
F411CEU6_V2Xsystem_RX2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001601c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009a0  080161c0  080161c0  000261c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08016b60  08016b60  00030250  2**0
                  CONTENTS
  4 .ARM          00000008  08016b60  08016b60  00026b60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08016b68  08016b68  00030250  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000018  08016b68  08016b68  00026b68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08016b80  08016b80  00026b80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000250  20000000  08016b84  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000420  20000250  08016dd4  00030250  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000670  08016dd4  00030670  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030250  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014660  00000000  00000000  00030280  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000302e  00000000  00000000  000448e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010e8  00000000  00000000  00047910  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f80  00000000  00000000  000489f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a3f8  00000000  00000000  00049978  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015e37  00000000  00000000  00063d70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000958e7  00000000  00000000  00079ba7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000cf  00000000  00000000  0010f48e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000059fc  00000000  00000000  0010f560  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         00000030  00000000  00000000  001153b0  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      00000453  00000000  00000000  00114f5c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <dw3000_driver>:
 80001a0:	12 03 ca de 0f ff ff ff 0c 65 01 08 14 65 01 08     .........e...e..
 80001b0:	48 64 01 08 0c 64 01 08 07 00 06 00                 Hd...d......

080001bc <dw3700_driver>:
 80001bc:	13 03 ca de 0f ff ff ff 0c 65 01 08 14 65 01 08     .........e...e..
 80001cc:	88 65 01 08 4c 65 01 08 07 00 06 00                 .e..Le......

080001d8 <dw3720_driver>:
 80001d8:	14 03 ca de 0f ff ff ff 0c 65 01 08 14 65 01 08     .........e...e..
 80001e8:	98 66 01 08 5c 66 01 08 07 00 06 00                 .f..\f......

080001f4 <__do_global_dtors_aux>:
 80001f4:	b510      	push	{r4, lr}
 80001f6:	4c05      	ldr	r4, [pc, #20]	; (800020c <__do_global_dtors_aux+0x18>)
 80001f8:	7823      	ldrb	r3, [r4, #0]
 80001fa:	b933      	cbnz	r3, 800020a <__do_global_dtors_aux+0x16>
 80001fc:	4b04      	ldr	r3, [pc, #16]	; (8000210 <__do_global_dtors_aux+0x1c>)
 80001fe:	b113      	cbz	r3, 8000206 <__do_global_dtors_aux+0x12>
 8000200:	4804      	ldr	r0, [pc, #16]	; (8000214 <__do_global_dtors_aux+0x20>)
 8000202:	f3af 8000 	nop.w
 8000206:	2301      	movs	r3, #1
 8000208:	7023      	strb	r3, [r4, #0]
 800020a:	bd10      	pop	{r4, pc}
 800020c:	20000250 	.word	0x20000250
 8000210:	00000000 	.word	0x00000000
 8000214:	080161a4 	.word	0x080161a4

08000218 <frame_dummy>:
 8000218:	b508      	push	{r3, lr}
 800021a:	4b03      	ldr	r3, [pc, #12]	; (8000228 <frame_dummy+0x10>)
 800021c:	b11b      	cbz	r3, 8000226 <frame_dummy+0xe>
 800021e:	4903      	ldr	r1, [pc, #12]	; (800022c <frame_dummy+0x14>)
 8000220:	4803      	ldr	r0, [pc, #12]	; (8000230 <frame_dummy+0x18>)
 8000222:	f3af 8000 	nop.w
 8000226:	bd08      	pop	{r3, pc}
 8000228:	00000000 	.word	0x00000000
 800022c:	20000254 	.word	0x20000254
 8000230:	080161a4 	.word	0x080161a4
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_idiv0>:
 80002f0:	4770      	bx	lr
 80002f2:	bf00      	nop

080002f4 <__aeabi_drsub>:
 80002f4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002f8:	e002      	b.n	8000300 <__adddf3>
 80002fa:	bf00      	nop

080002fc <__aeabi_dsub>:
 80002fc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000300 <__adddf3>:
 8000300:	b530      	push	{r4, r5, lr}
 8000302:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000306:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800030a:	ea94 0f05 	teq	r4, r5
 800030e:	bf08      	it	eq
 8000310:	ea90 0f02 	teqeq	r0, r2
 8000314:	bf1f      	itttt	ne
 8000316:	ea54 0c00 	orrsne.w	ip, r4, r0
 800031a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000322:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000326:	f000 80e2 	beq.w	80004ee <__adddf3+0x1ee>
 800032a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000332:	bfb8      	it	lt
 8000334:	426d      	neglt	r5, r5
 8000336:	dd0c      	ble.n	8000352 <__adddf3+0x52>
 8000338:	442c      	add	r4, r5
 800033a:	ea80 0202 	eor.w	r2, r0, r2
 800033e:	ea81 0303 	eor.w	r3, r1, r3
 8000342:	ea82 0000 	eor.w	r0, r2, r0
 8000346:	ea83 0101 	eor.w	r1, r3, r1
 800034a:	ea80 0202 	eor.w	r2, r0, r2
 800034e:	ea81 0303 	eor.w	r3, r1, r3
 8000352:	2d36      	cmp	r5, #54	; 0x36
 8000354:	bf88      	it	hi
 8000356:	bd30      	pophi	{r4, r5, pc}
 8000358:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800035c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000360:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000364:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000368:	d002      	beq.n	8000370 <__adddf3+0x70>
 800036a:	4240      	negs	r0, r0
 800036c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000370:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000374:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000378:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800037c:	d002      	beq.n	8000384 <__adddf3+0x84>
 800037e:	4252      	negs	r2, r2
 8000380:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000384:	ea94 0f05 	teq	r4, r5
 8000388:	f000 80a7 	beq.w	80004da <__adddf3+0x1da>
 800038c:	f1a4 0401 	sub.w	r4, r4, #1
 8000390:	f1d5 0e20 	rsbs	lr, r5, #32
 8000394:	db0d      	blt.n	80003b2 <__adddf3+0xb2>
 8000396:	fa02 fc0e 	lsl.w	ip, r2, lr
 800039a:	fa22 f205 	lsr.w	r2, r2, r5
 800039e:	1880      	adds	r0, r0, r2
 80003a0:	f141 0100 	adc.w	r1, r1, #0
 80003a4:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a8:	1880      	adds	r0, r0, r2
 80003aa:	fa43 f305 	asr.w	r3, r3, r5
 80003ae:	4159      	adcs	r1, r3
 80003b0:	e00e      	b.n	80003d0 <__adddf3+0xd0>
 80003b2:	f1a5 0520 	sub.w	r5, r5, #32
 80003b6:	f10e 0e20 	add.w	lr, lr, #32
 80003ba:	2a01      	cmp	r2, #1
 80003bc:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003c0:	bf28      	it	cs
 80003c2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c6:	fa43 f305 	asr.w	r3, r3, r5
 80003ca:	18c0      	adds	r0, r0, r3
 80003cc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003d4:	d507      	bpl.n	80003e6 <__adddf3+0xe6>
 80003d6:	f04f 0e00 	mov.w	lr, #0
 80003da:	f1dc 0c00 	rsbs	ip, ip, #0
 80003de:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003e2:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003ea:	d31b      	bcc.n	8000424 <__adddf3+0x124>
 80003ec:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003f0:	d30c      	bcc.n	800040c <__adddf3+0x10c>
 80003f2:	0849      	lsrs	r1, r1, #1
 80003f4:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003fc:	f104 0401 	add.w	r4, r4, #1
 8000400:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000404:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000408:	f080 809a 	bcs.w	8000540 <__adddf3+0x240>
 800040c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000410:	bf08      	it	eq
 8000412:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000416:	f150 0000 	adcs.w	r0, r0, #0
 800041a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041e:	ea41 0105 	orr.w	r1, r1, r5
 8000422:	bd30      	pop	{r4, r5, pc}
 8000424:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000428:	4140      	adcs	r0, r0
 800042a:	eb41 0101 	adc.w	r1, r1, r1
 800042e:	3c01      	subs	r4, #1
 8000430:	bf28      	it	cs
 8000432:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000436:	d2e9      	bcs.n	800040c <__adddf3+0x10c>
 8000438:	f091 0f00 	teq	r1, #0
 800043c:	bf04      	itt	eq
 800043e:	4601      	moveq	r1, r0
 8000440:	2000      	moveq	r0, #0
 8000442:	fab1 f381 	clz	r3, r1
 8000446:	bf08      	it	eq
 8000448:	3320      	addeq	r3, #32
 800044a:	f1a3 030b 	sub.w	r3, r3, #11
 800044e:	f1b3 0220 	subs.w	r2, r3, #32
 8000452:	da0c      	bge.n	800046e <__adddf3+0x16e>
 8000454:	320c      	adds	r2, #12
 8000456:	dd08      	ble.n	800046a <__adddf3+0x16a>
 8000458:	f102 0c14 	add.w	ip, r2, #20
 800045c:	f1c2 020c 	rsb	r2, r2, #12
 8000460:	fa01 f00c 	lsl.w	r0, r1, ip
 8000464:	fa21 f102 	lsr.w	r1, r1, r2
 8000468:	e00c      	b.n	8000484 <__adddf3+0x184>
 800046a:	f102 0214 	add.w	r2, r2, #20
 800046e:	bfd8      	it	le
 8000470:	f1c2 0c20 	rsble	ip, r2, #32
 8000474:	fa01 f102 	lsl.w	r1, r1, r2
 8000478:	fa20 fc0c 	lsr.w	ip, r0, ip
 800047c:	bfdc      	itt	le
 800047e:	ea41 010c 	orrle.w	r1, r1, ip
 8000482:	4090      	lslle	r0, r2
 8000484:	1ae4      	subs	r4, r4, r3
 8000486:	bfa2      	ittt	ge
 8000488:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800048c:	4329      	orrge	r1, r5
 800048e:	bd30      	popge	{r4, r5, pc}
 8000490:	ea6f 0404 	mvn.w	r4, r4
 8000494:	3c1f      	subs	r4, #31
 8000496:	da1c      	bge.n	80004d2 <__adddf3+0x1d2>
 8000498:	340c      	adds	r4, #12
 800049a:	dc0e      	bgt.n	80004ba <__adddf3+0x1ba>
 800049c:	f104 0414 	add.w	r4, r4, #20
 80004a0:	f1c4 0220 	rsb	r2, r4, #32
 80004a4:	fa20 f004 	lsr.w	r0, r0, r4
 80004a8:	fa01 f302 	lsl.w	r3, r1, r2
 80004ac:	ea40 0003 	orr.w	r0, r0, r3
 80004b0:	fa21 f304 	lsr.w	r3, r1, r4
 80004b4:	ea45 0103 	orr.w	r1, r5, r3
 80004b8:	bd30      	pop	{r4, r5, pc}
 80004ba:	f1c4 040c 	rsb	r4, r4, #12
 80004be:	f1c4 0220 	rsb	r2, r4, #32
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 f304 	lsl.w	r3, r1, r4
 80004ca:	ea40 0003 	orr.w	r0, r0, r3
 80004ce:	4629      	mov	r1, r5
 80004d0:	bd30      	pop	{r4, r5, pc}
 80004d2:	fa21 f004 	lsr.w	r0, r1, r4
 80004d6:	4629      	mov	r1, r5
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	f094 0f00 	teq	r4, #0
 80004de:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004e2:	bf06      	itte	eq
 80004e4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004e8:	3401      	addeq	r4, #1
 80004ea:	3d01      	subne	r5, #1
 80004ec:	e74e      	b.n	800038c <__adddf3+0x8c>
 80004ee:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004f2:	bf18      	it	ne
 80004f4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f8:	d029      	beq.n	800054e <__adddf3+0x24e>
 80004fa:	ea94 0f05 	teq	r4, r5
 80004fe:	bf08      	it	eq
 8000500:	ea90 0f02 	teqeq	r0, r2
 8000504:	d005      	beq.n	8000512 <__adddf3+0x212>
 8000506:	ea54 0c00 	orrs.w	ip, r4, r0
 800050a:	bf04      	itt	eq
 800050c:	4619      	moveq	r1, r3
 800050e:	4610      	moveq	r0, r2
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	ea91 0f03 	teq	r1, r3
 8000516:	bf1e      	ittt	ne
 8000518:	2100      	movne	r1, #0
 800051a:	2000      	movne	r0, #0
 800051c:	bd30      	popne	{r4, r5, pc}
 800051e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000522:	d105      	bne.n	8000530 <__adddf3+0x230>
 8000524:	0040      	lsls	r0, r0, #1
 8000526:	4149      	adcs	r1, r1
 8000528:	bf28      	it	cs
 800052a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800052e:	bd30      	pop	{r4, r5, pc}
 8000530:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000534:	bf3c      	itt	cc
 8000536:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800053a:	bd30      	popcc	{r4, r5, pc}
 800053c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000540:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000544:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000548:	f04f 0000 	mov.w	r0, #0
 800054c:	bd30      	pop	{r4, r5, pc}
 800054e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000552:	bf1a      	itte	ne
 8000554:	4619      	movne	r1, r3
 8000556:	4610      	movne	r0, r2
 8000558:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800055c:	bf1c      	itt	ne
 800055e:	460b      	movne	r3, r1
 8000560:	4602      	movne	r2, r0
 8000562:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000566:	bf06      	itte	eq
 8000568:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800056c:	ea91 0f03 	teqeq	r1, r3
 8000570:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000574:	bd30      	pop	{r4, r5, pc}
 8000576:	bf00      	nop

08000578 <__aeabi_ui2d>:
 8000578:	f090 0f00 	teq	r0, #0
 800057c:	bf04      	itt	eq
 800057e:	2100      	moveq	r1, #0
 8000580:	4770      	bxeq	lr
 8000582:	b530      	push	{r4, r5, lr}
 8000584:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000588:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800058c:	f04f 0500 	mov.w	r5, #0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e750      	b.n	8000438 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_i2d>:
 8000598:	f090 0f00 	teq	r0, #0
 800059c:	bf04      	itt	eq
 800059e:	2100      	moveq	r1, #0
 80005a0:	4770      	bxeq	lr
 80005a2:	b530      	push	{r4, r5, lr}
 80005a4:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a8:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ac:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80005b0:	bf48      	it	mi
 80005b2:	4240      	negmi	r0, r0
 80005b4:	f04f 0100 	mov.w	r1, #0
 80005b8:	e73e      	b.n	8000438 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_f2d>:
 80005bc:	0042      	lsls	r2, r0, #1
 80005be:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005c2:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005ca:	bf1f      	itttt	ne
 80005cc:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005d0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005d4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005d8:	4770      	bxne	lr
 80005da:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005de:	bf08      	it	eq
 80005e0:	4770      	bxeq	lr
 80005e2:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005e6:	bf04      	itt	eq
 80005e8:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005ec:	4770      	bxeq	lr
 80005ee:	b530      	push	{r4, r5, lr}
 80005f0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005f4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005f8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005fc:	e71c      	b.n	8000438 <__adddf3+0x138>
 80005fe:	bf00      	nop

08000600 <__aeabi_ul2d>:
 8000600:	ea50 0201 	orrs.w	r2, r0, r1
 8000604:	bf08      	it	eq
 8000606:	4770      	bxeq	lr
 8000608:	b530      	push	{r4, r5, lr}
 800060a:	f04f 0500 	mov.w	r5, #0
 800060e:	e00a      	b.n	8000626 <__aeabi_l2d+0x16>

08000610 <__aeabi_l2d>:
 8000610:	ea50 0201 	orrs.w	r2, r0, r1
 8000614:	bf08      	it	eq
 8000616:	4770      	bxeq	lr
 8000618:	b530      	push	{r4, r5, lr}
 800061a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800061e:	d502      	bpl.n	8000626 <__aeabi_l2d+0x16>
 8000620:	4240      	negs	r0, r0
 8000622:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000626:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800062a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800062e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000632:	f43f aed8 	beq.w	80003e6 <__adddf3+0xe6>
 8000636:	f04f 0203 	mov.w	r2, #3
 800063a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063e:	bf18      	it	ne
 8000640:	3203      	addne	r2, #3
 8000642:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000646:	bf18      	it	ne
 8000648:	3203      	addne	r2, #3
 800064a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064e:	f1c2 0320 	rsb	r3, r2, #32
 8000652:	fa00 fc03 	lsl.w	ip, r0, r3
 8000656:	fa20 f002 	lsr.w	r0, r0, r2
 800065a:	fa01 fe03 	lsl.w	lr, r1, r3
 800065e:	ea40 000e 	orr.w	r0, r0, lr
 8000662:	fa21 f102 	lsr.w	r1, r1, r2
 8000666:	4414      	add	r4, r2
 8000668:	e6bd      	b.n	80003e6 <__adddf3+0xe6>
 800066a:	bf00      	nop

0800066c <__aeabi_dmul>:
 800066c:	b570      	push	{r4, r5, r6, lr}
 800066e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000672:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000676:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800067a:	bf1d      	ittte	ne
 800067c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000680:	ea94 0f0c 	teqne	r4, ip
 8000684:	ea95 0f0c 	teqne	r5, ip
 8000688:	f000 f8de 	bleq	8000848 <__aeabi_dmul+0x1dc>
 800068c:	442c      	add	r4, r5
 800068e:	ea81 0603 	eor.w	r6, r1, r3
 8000692:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000696:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800069a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800069e:	bf18      	it	ne
 80006a0:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80006a4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006a8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80006ac:	d038      	beq.n	8000720 <__aeabi_dmul+0xb4>
 80006ae:	fba0 ce02 	umull	ip, lr, r0, r2
 80006b2:	f04f 0500 	mov.w	r5, #0
 80006b6:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006ba:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80006be:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006c2:	f04f 0600 	mov.w	r6, #0
 80006c6:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006ca:	f09c 0f00 	teq	ip, #0
 80006ce:	bf18      	it	ne
 80006d0:	f04e 0e01 	orrne.w	lr, lr, #1
 80006d4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006d8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006dc:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006e0:	d204      	bcs.n	80006ec <__aeabi_dmul+0x80>
 80006e2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006e6:	416d      	adcs	r5, r5
 80006e8:	eb46 0606 	adc.w	r6, r6, r6
 80006ec:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006f0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006f4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006f8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006fc:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000700:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000704:	bf88      	it	hi
 8000706:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800070a:	d81e      	bhi.n	800074a <__aeabi_dmul+0xde>
 800070c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000710:	bf08      	it	eq
 8000712:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000716:	f150 0000 	adcs.w	r0, r0, #0
 800071a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800071e:	bd70      	pop	{r4, r5, r6, pc}
 8000720:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000724:	ea46 0101 	orr.w	r1, r6, r1
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	ea81 0103 	eor.w	r1, r1, r3
 8000730:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000734:	bfc2      	ittt	gt
 8000736:	ebd4 050c 	rsbsgt	r5, r4, ip
 800073a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800073e:	bd70      	popgt	{r4, r5, r6, pc}
 8000740:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000744:	f04f 0e00 	mov.w	lr, #0
 8000748:	3c01      	subs	r4, #1
 800074a:	f300 80ab 	bgt.w	80008a4 <__aeabi_dmul+0x238>
 800074e:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000752:	bfde      	ittt	le
 8000754:	2000      	movle	r0, #0
 8000756:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800075a:	bd70      	pople	{r4, r5, r6, pc}
 800075c:	f1c4 0400 	rsb	r4, r4, #0
 8000760:	3c20      	subs	r4, #32
 8000762:	da35      	bge.n	80007d0 <__aeabi_dmul+0x164>
 8000764:	340c      	adds	r4, #12
 8000766:	dc1b      	bgt.n	80007a0 <__aeabi_dmul+0x134>
 8000768:	f104 0414 	add.w	r4, r4, #20
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f305 	lsl.w	r3, r0, r5
 8000774:	fa20 f004 	lsr.w	r0, r0, r4
 8000778:	fa01 f205 	lsl.w	r2, r1, r5
 800077c:	ea40 0002 	orr.w	r0, r0, r2
 8000780:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000784:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	fa21 f604 	lsr.w	r6, r1, r4
 8000790:	eb42 0106 	adc.w	r1, r2, r6
 8000794:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000798:	bf08      	it	eq
 800079a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079e:	bd70      	pop	{r4, r5, r6, pc}
 80007a0:	f1c4 040c 	rsb	r4, r4, #12
 80007a4:	f1c4 0520 	rsb	r5, r4, #32
 80007a8:	fa00 f304 	lsl.w	r3, r0, r4
 80007ac:	fa20 f005 	lsr.w	r0, r0, r5
 80007b0:	fa01 f204 	lsl.w	r2, r1, r4
 80007b4:	ea40 0002 	orr.w	r0, r0, r2
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007c0:	f141 0100 	adc.w	r1, r1, #0
 80007c4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c8:	bf08      	it	eq
 80007ca:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ce:	bd70      	pop	{r4, r5, r6, pc}
 80007d0:	f1c4 0520 	rsb	r5, r4, #32
 80007d4:	fa00 f205 	lsl.w	r2, r0, r5
 80007d8:	ea4e 0e02 	orr.w	lr, lr, r2
 80007dc:	fa20 f304 	lsr.w	r3, r0, r4
 80007e0:	fa01 f205 	lsl.w	r2, r1, r5
 80007e4:	ea43 0302 	orr.w	r3, r3, r2
 80007e8:	fa21 f004 	lsr.w	r0, r1, r4
 80007ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f0:	fa21 f204 	lsr.w	r2, r1, r4
 80007f4:	ea20 0002 	bic.w	r0, r0, r2
 80007f8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007fc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000800:	bf08      	it	eq
 8000802:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000806:	bd70      	pop	{r4, r5, r6, pc}
 8000808:	f094 0f00 	teq	r4, #0
 800080c:	d10f      	bne.n	800082e <__aeabi_dmul+0x1c2>
 800080e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000812:	0040      	lsls	r0, r0, #1
 8000814:	eb41 0101 	adc.w	r1, r1, r1
 8000818:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800081c:	bf08      	it	eq
 800081e:	3c01      	subeq	r4, #1
 8000820:	d0f7      	beq.n	8000812 <__aeabi_dmul+0x1a6>
 8000822:	ea41 0106 	orr.w	r1, r1, r6
 8000826:	f095 0f00 	teq	r5, #0
 800082a:	bf18      	it	ne
 800082c:	4770      	bxne	lr
 800082e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000832:	0052      	lsls	r2, r2, #1
 8000834:	eb43 0303 	adc.w	r3, r3, r3
 8000838:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800083c:	bf08      	it	eq
 800083e:	3d01      	subeq	r5, #1
 8000840:	d0f7      	beq.n	8000832 <__aeabi_dmul+0x1c6>
 8000842:	ea43 0306 	orr.w	r3, r3, r6
 8000846:	4770      	bx	lr
 8000848:	ea94 0f0c 	teq	r4, ip
 800084c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000850:	bf18      	it	ne
 8000852:	ea95 0f0c 	teqne	r5, ip
 8000856:	d00c      	beq.n	8000872 <__aeabi_dmul+0x206>
 8000858:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800085c:	bf18      	it	ne
 800085e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000862:	d1d1      	bne.n	8000808 <__aeabi_dmul+0x19c>
 8000864:	ea81 0103 	eor.w	r1, r1, r3
 8000868:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000876:	bf06      	itte	eq
 8000878:	4610      	moveq	r0, r2
 800087a:	4619      	moveq	r1, r3
 800087c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000880:	d019      	beq.n	80008b6 <__aeabi_dmul+0x24a>
 8000882:	ea94 0f0c 	teq	r4, ip
 8000886:	d102      	bne.n	800088e <__aeabi_dmul+0x222>
 8000888:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800088c:	d113      	bne.n	80008b6 <__aeabi_dmul+0x24a>
 800088e:	ea95 0f0c 	teq	r5, ip
 8000892:	d105      	bne.n	80008a0 <__aeabi_dmul+0x234>
 8000894:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000898:	bf1c      	itt	ne
 800089a:	4610      	movne	r0, r2
 800089c:	4619      	movne	r1, r3
 800089e:	d10a      	bne.n	80008b6 <__aeabi_dmul+0x24a>
 80008a0:	ea81 0103 	eor.w	r1, r1, r3
 80008a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80008a8:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008ac:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80008b0:	f04f 0000 	mov.w	r0, #0
 80008b4:	bd70      	pop	{r4, r5, r6, pc}
 80008b6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008ba:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80008be:	bd70      	pop	{r4, r5, r6, pc}

080008c0 <__aeabi_ddiv>:
 80008c0:	b570      	push	{r4, r5, r6, lr}
 80008c2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008c6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008ca:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ce:	bf1d      	ittte	ne
 80008d0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008d4:	ea94 0f0c 	teqne	r4, ip
 80008d8:	ea95 0f0c 	teqne	r5, ip
 80008dc:	f000 f8a7 	bleq	8000a2e <__aeabi_ddiv+0x16e>
 80008e0:	eba4 0405 	sub.w	r4, r4, r5
 80008e4:	ea81 0e03 	eor.w	lr, r1, r3
 80008e8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008ec:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008f0:	f000 8088 	beq.w	8000a04 <__aeabi_ddiv+0x144>
 80008f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008f8:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008fc:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000900:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000904:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000908:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800090c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000910:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000914:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000918:	429d      	cmp	r5, r3
 800091a:	bf08      	it	eq
 800091c:	4296      	cmpeq	r6, r2
 800091e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000922:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000926:	d202      	bcs.n	800092e <__aeabi_ddiv+0x6e>
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	1ab6      	subs	r6, r6, r2
 8000930:	eb65 0503 	sbc.w	r5, r5, r3
 8000934:	085b      	lsrs	r3, r3, #1
 8000936:	ea4f 0232 	mov.w	r2, r2, rrx
 800093a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800093e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000942:	ebb6 0e02 	subs.w	lr, r6, r2
 8000946:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094a:	bf22      	ittt	cs
 800094c:	1ab6      	subcs	r6, r6, r2
 800094e:	4675      	movcs	r5, lr
 8000950:	ea40 000c 	orrcs.w	r0, r0, ip
 8000954:	085b      	lsrs	r3, r3, #1
 8000956:	ea4f 0232 	mov.w	r2, r2, rrx
 800095a:	ebb6 0e02 	subs.w	lr, r6, r2
 800095e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000962:	bf22      	ittt	cs
 8000964:	1ab6      	subcs	r6, r6, r2
 8000966:	4675      	movcs	r5, lr
 8000968:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800096c:	085b      	lsrs	r3, r3, #1
 800096e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000972:	ebb6 0e02 	subs.w	lr, r6, r2
 8000976:	eb75 0e03 	sbcs.w	lr, r5, r3
 800097a:	bf22      	ittt	cs
 800097c:	1ab6      	subcs	r6, r6, r2
 800097e:	4675      	movcs	r5, lr
 8000980:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000984:	085b      	lsrs	r3, r3, #1
 8000986:	ea4f 0232 	mov.w	r2, r2, rrx
 800098a:	ebb6 0e02 	subs.w	lr, r6, r2
 800098e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000992:	bf22      	ittt	cs
 8000994:	1ab6      	subcs	r6, r6, r2
 8000996:	4675      	movcs	r5, lr
 8000998:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800099c:	ea55 0e06 	orrs.w	lr, r5, r6
 80009a0:	d018      	beq.n	80009d4 <__aeabi_ddiv+0x114>
 80009a2:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80009a6:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80009aa:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80009ae:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80009b2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009b6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009ba:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009be:	d1c0      	bne.n	8000942 <__aeabi_ddiv+0x82>
 80009c0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009c4:	d10b      	bne.n	80009de <__aeabi_ddiv+0x11e>
 80009c6:	ea41 0100 	orr.w	r1, r1, r0
 80009ca:	f04f 0000 	mov.w	r0, #0
 80009ce:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009d2:	e7b6      	b.n	8000942 <__aeabi_ddiv+0x82>
 80009d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009d8:	bf04      	itt	eq
 80009da:	4301      	orreq	r1, r0
 80009dc:	2000      	moveq	r0, #0
 80009de:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009e2:	bf88      	it	hi
 80009e4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009e8:	f63f aeaf 	bhi.w	800074a <__aeabi_dmul+0xde>
 80009ec:	ebb5 0c03 	subs.w	ip, r5, r3
 80009f0:	bf04      	itt	eq
 80009f2:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009fa:	f150 0000 	adcs.w	r0, r0, #0
 80009fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000a02:	bd70      	pop	{r4, r5, r6, pc}
 8000a04:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000a08:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a0c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a10:	bfc2      	ittt	gt
 8000a12:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a16:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a1a:	bd70      	popgt	{r4, r5, r6, pc}
 8000a1c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a20:	f04f 0e00 	mov.w	lr, #0
 8000a24:	3c01      	subs	r4, #1
 8000a26:	e690      	b.n	800074a <__aeabi_dmul+0xde>
 8000a28:	ea45 0e06 	orr.w	lr, r5, r6
 8000a2c:	e68d      	b.n	800074a <__aeabi_dmul+0xde>
 8000a2e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a32:	ea94 0f0c 	teq	r4, ip
 8000a36:	bf08      	it	eq
 8000a38:	ea95 0f0c 	teqeq	r5, ip
 8000a3c:	f43f af3b 	beq.w	80008b6 <__aeabi_dmul+0x24a>
 8000a40:	ea94 0f0c 	teq	r4, ip
 8000a44:	d10a      	bne.n	8000a5c <__aeabi_ddiv+0x19c>
 8000a46:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a4a:	f47f af34 	bne.w	80008b6 <__aeabi_dmul+0x24a>
 8000a4e:	ea95 0f0c 	teq	r5, ip
 8000a52:	f47f af25 	bne.w	80008a0 <__aeabi_dmul+0x234>
 8000a56:	4610      	mov	r0, r2
 8000a58:	4619      	mov	r1, r3
 8000a5a:	e72c      	b.n	80008b6 <__aeabi_dmul+0x24a>
 8000a5c:	ea95 0f0c 	teq	r5, ip
 8000a60:	d106      	bne.n	8000a70 <__aeabi_ddiv+0x1b0>
 8000a62:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a66:	f43f aefd 	beq.w	8000864 <__aeabi_dmul+0x1f8>
 8000a6a:	4610      	mov	r0, r2
 8000a6c:	4619      	mov	r1, r3
 8000a6e:	e722      	b.n	80008b6 <__aeabi_dmul+0x24a>
 8000a70:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a74:	bf18      	it	ne
 8000a76:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a7a:	f47f aec5 	bne.w	8000808 <__aeabi_dmul+0x19c>
 8000a7e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a82:	f47f af0d 	bne.w	80008a0 <__aeabi_dmul+0x234>
 8000a86:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a8a:	f47f aeeb 	bne.w	8000864 <__aeabi_dmul+0x1f8>
 8000a8e:	e712      	b.n	80008b6 <__aeabi_dmul+0x24a>

08000a90 <__gedf2>:
 8000a90:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a94:	e006      	b.n	8000aa4 <__cmpdf2+0x4>
 8000a96:	bf00      	nop

08000a98 <__ledf2>:
 8000a98:	f04f 0c01 	mov.w	ip, #1
 8000a9c:	e002      	b.n	8000aa4 <__cmpdf2+0x4>
 8000a9e:	bf00      	nop

08000aa0 <__cmpdf2>:
 8000aa0:	f04f 0c01 	mov.w	ip, #1
 8000aa4:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000aa8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aac:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	bf18      	it	ne
 8000ab6:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000aba:	d01b      	beq.n	8000af4 <__cmpdf2+0x54>
 8000abc:	b001      	add	sp, #4
 8000abe:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000ac2:	bf0c      	ite	eq
 8000ac4:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ac8:	ea91 0f03 	teqne	r1, r3
 8000acc:	bf02      	ittt	eq
 8000ace:	ea90 0f02 	teqeq	r0, r2
 8000ad2:	2000      	moveq	r0, #0
 8000ad4:	4770      	bxeq	lr
 8000ad6:	f110 0f00 	cmn.w	r0, #0
 8000ada:	ea91 0f03 	teq	r1, r3
 8000ade:	bf58      	it	pl
 8000ae0:	4299      	cmppl	r1, r3
 8000ae2:	bf08      	it	eq
 8000ae4:	4290      	cmpeq	r0, r2
 8000ae6:	bf2c      	ite	cs
 8000ae8:	17d8      	asrcs	r0, r3, #31
 8000aea:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aee:	f040 0001 	orr.w	r0, r0, #1
 8000af2:	4770      	bx	lr
 8000af4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000afc:	d102      	bne.n	8000b04 <__cmpdf2+0x64>
 8000afe:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b02:	d107      	bne.n	8000b14 <__cmpdf2+0x74>
 8000b04:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b08:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b0c:	d1d6      	bne.n	8000abc <__cmpdf2+0x1c>
 8000b0e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b12:	d0d3      	beq.n	8000abc <__cmpdf2+0x1c>
 8000b14:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b18:	4770      	bx	lr
 8000b1a:	bf00      	nop

08000b1c <__aeabi_cdrcmple>:
 8000b1c:	4684      	mov	ip, r0
 8000b1e:	4610      	mov	r0, r2
 8000b20:	4662      	mov	r2, ip
 8000b22:	468c      	mov	ip, r1
 8000b24:	4619      	mov	r1, r3
 8000b26:	4663      	mov	r3, ip
 8000b28:	e000      	b.n	8000b2c <__aeabi_cdcmpeq>
 8000b2a:	bf00      	nop

08000b2c <__aeabi_cdcmpeq>:
 8000b2c:	b501      	push	{r0, lr}
 8000b2e:	f7ff ffb7 	bl	8000aa0 <__cmpdf2>
 8000b32:	2800      	cmp	r0, #0
 8000b34:	bf48      	it	mi
 8000b36:	f110 0f00 	cmnmi.w	r0, #0
 8000b3a:	bd01      	pop	{r0, pc}

08000b3c <__aeabi_dcmpeq>:
 8000b3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b40:	f7ff fff4 	bl	8000b2c <__aeabi_cdcmpeq>
 8000b44:	bf0c      	ite	eq
 8000b46:	2001      	moveq	r0, #1
 8000b48:	2000      	movne	r0, #0
 8000b4a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4e:	bf00      	nop

08000b50 <__aeabi_dcmplt>:
 8000b50:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b54:	f7ff ffea 	bl	8000b2c <__aeabi_cdcmpeq>
 8000b58:	bf34      	ite	cc
 8000b5a:	2001      	movcc	r0, #1
 8000b5c:	2000      	movcs	r0, #0
 8000b5e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b62:	bf00      	nop

08000b64 <__aeabi_dcmple>:
 8000b64:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b68:	f7ff ffe0 	bl	8000b2c <__aeabi_cdcmpeq>
 8000b6c:	bf94      	ite	ls
 8000b6e:	2001      	movls	r0, #1
 8000b70:	2000      	movhi	r0, #0
 8000b72:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b76:	bf00      	nop

08000b78 <__aeabi_dcmpge>:
 8000b78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b7c:	f7ff ffce 	bl	8000b1c <__aeabi_cdrcmple>
 8000b80:	bf94      	ite	ls
 8000b82:	2001      	movls	r0, #1
 8000b84:	2000      	movhi	r0, #0
 8000b86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b8a:	bf00      	nop

08000b8c <__aeabi_dcmpgt>:
 8000b8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b90:	f7ff ffc4 	bl	8000b1c <__aeabi_cdrcmple>
 8000b94:	bf34      	ite	cc
 8000b96:	2001      	movcc	r0, #1
 8000b98:	2000      	movcs	r0, #0
 8000b9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b9e:	bf00      	nop

08000ba0 <__aeabi_dcmpun>:
 8000ba0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ba4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba8:	d102      	bne.n	8000bb0 <__aeabi_dcmpun+0x10>
 8000baa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000bae:	d10a      	bne.n	8000bc6 <__aeabi_dcmpun+0x26>
 8000bb0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000bb4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bb8:	d102      	bne.n	8000bc0 <__aeabi_dcmpun+0x20>
 8000bba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000bbe:	d102      	bne.n	8000bc6 <__aeabi_dcmpun+0x26>
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	f04f 0001 	mov.w	r0, #1
 8000bca:	4770      	bx	lr

08000bcc <__aeabi_d2iz>:
 8000bcc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bd0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd4:	d215      	bcs.n	8000c02 <__aeabi_d2iz+0x36>
 8000bd6:	d511      	bpl.n	8000bfc <__aeabi_d2iz+0x30>
 8000bd8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bdc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000be0:	d912      	bls.n	8000c08 <__aeabi_d2iz+0x3c>
 8000be2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bea:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bee:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bf2:	fa23 f002 	lsr.w	r0, r3, r2
 8000bf6:	bf18      	it	ne
 8000bf8:	4240      	negne	r0, r0
 8000bfa:	4770      	bx	lr
 8000bfc:	f04f 0000 	mov.w	r0, #0
 8000c00:	4770      	bx	lr
 8000c02:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c06:	d105      	bne.n	8000c14 <__aeabi_d2iz+0x48>
 8000c08:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000c0c:	bf08      	it	eq
 8000c0e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000c12:	4770      	bx	lr
 8000c14:	f04f 0000 	mov.w	r0, #0
 8000c18:	4770      	bx	lr
 8000c1a:	bf00      	nop

08000c1c <__aeabi_d2f>:
 8000c1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c20:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c24:	bf24      	itt	cs
 8000c26:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c2a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c2e:	d90d      	bls.n	8000c4c <__aeabi_d2f+0x30>
 8000c30:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c34:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c38:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c3c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c40:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c44:	bf08      	it	eq
 8000c46:	f020 0001 	biceq.w	r0, r0, #1
 8000c4a:	4770      	bx	lr
 8000c4c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c50:	d121      	bne.n	8000c96 <__aeabi_d2f+0x7a>
 8000c52:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c56:	bfbc      	itt	lt
 8000c58:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c5c:	4770      	bxlt	lr
 8000c5e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c62:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c66:	f1c2 0218 	rsb	r2, r2, #24
 8000c6a:	f1c2 0c20 	rsb	ip, r2, #32
 8000c6e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c72:	fa20 f002 	lsr.w	r0, r0, r2
 8000c76:	bf18      	it	ne
 8000c78:	f040 0001 	orrne.w	r0, r0, #1
 8000c7c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c80:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c84:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c88:	ea40 000c 	orr.w	r0, r0, ip
 8000c8c:	fa23 f302 	lsr.w	r3, r3, r2
 8000c90:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c94:	e7cc      	b.n	8000c30 <__aeabi_d2f+0x14>
 8000c96:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c9a:	d107      	bne.n	8000cac <__aeabi_d2f+0x90>
 8000c9c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ca0:	bf1e      	ittt	ne
 8000ca2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ca6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000caa:	4770      	bxne	lr
 8000cac:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cb0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cb4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb8:	4770      	bx	lr
 8000cba:	bf00      	nop

08000cbc <__aeabi_uldivmod>:
 8000cbc:	b953      	cbnz	r3, 8000cd4 <__aeabi_uldivmod+0x18>
 8000cbe:	b94a      	cbnz	r2, 8000cd4 <__aeabi_uldivmod+0x18>
 8000cc0:	2900      	cmp	r1, #0
 8000cc2:	bf08      	it	eq
 8000cc4:	2800      	cmpeq	r0, #0
 8000cc6:	bf1c      	itt	ne
 8000cc8:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000ccc:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000cd0:	f7ff bb0e 	b.w	80002f0 <__aeabi_idiv0>
 8000cd4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cd8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cdc:	f000 f806 	bl	8000cec <__udivmoddi4>
 8000ce0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ce4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce8:	b004      	add	sp, #16
 8000cea:	4770      	bx	lr

08000cec <__udivmoddi4>:
 8000cec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cf0:	9d08      	ldr	r5, [sp, #32]
 8000cf2:	4604      	mov	r4, r0
 8000cf4:	468e      	mov	lr, r1
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d14d      	bne.n	8000d96 <__udivmoddi4+0xaa>
 8000cfa:	428a      	cmp	r2, r1
 8000cfc:	4694      	mov	ip, r2
 8000cfe:	d969      	bls.n	8000dd4 <__udivmoddi4+0xe8>
 8000d00:	fab2 f282 	clz	r2, r2
 8000d04:	b152      	cbz	r2, 8000d1c <__udivmoddi4+0x30>
 8000d06:	fa01 f302 	lsl.w	r3, r1, r2
 8000d0a:	f1c2 0120 	rsb	r1, r2, #32
 8000d0e:	fa20 f101 	lsr.w	r1, r0, r1
 8000d12:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d16:	ea41 0e03 	orr.w	lr, r1, r3
 8000d1a:	4094      	lsls	r4, r2
 8000d1c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d20:	0c21      	lsrs	r1, r4, #16
 8000d22:	fbbe f6f8 	udiv	r6, lr, r8
 8000d26:	fa1f f78c 	uxth.w	r7, ip
 8000d2a:	fb08 e316 	mls	r3, r8, r6, lr
 8000d2e:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d32:	fb06 f107 	mul.w	r1, r6, r7
 8000d36:	4299      	cmp	r1, r3
 8000d38:	d90a      	bls.n	8000d50 <__udivmoddi4+0x64>
 8000d3a:	eb1c 0303 	adds.w	r3, ip, r3
 8000d3e:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000d42:	f080 811f 	bcs.w	8000f84 <__udivmoddi4+0x298>
 8000d46:	4299      	cmp	r1, r3
 8000d48:	f240 811c 	bls.w	8000f84 <__udivmoddi4+0x298>
 8000d4c:	3e02      	subs	r6, #2
 8000d4e:	4463      	add	r3, ip
 8000d50:	1a5b      	subs	r3, r3, r1
 8000d52:	b2a4      	uxth	r4, r4
 8000d54:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d58:	fb08 3310 	mls	r3, r8, r0, r3
 8000d5c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d60:	fb00 f707 	mul.w	r7, r0, r7
 8000d64:	42a7      	cmp	r7, r4
 8000d66:	d90a      	bls.n	8000d7e <__udivmoddi4+0x92>
 8000d68:	eb1c 0404 	adds.w	r4, ip, r4
 8000d6c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d70:	f080 810a 	bcs.w	8000f88 <__udivmoddi4+0x29c>
 8000d74:	42a7      	cmp	r7, r4
 8000d76:	f240 8107 	bls.w	8000f88 <__udivmoddi4+0x29c>
 8000d7a:	4464      	add	r4, ip
 8000d7c:	3802      	subs	r0, #2
 8000d7e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d82:	1be4      	subs	r4, r4, r7
 8000d84:	2600      	movs	r6, #0
 8000d86:	b11d      	cbz	r5, 8000d90 <__udivmoddi4+0xa4>
 8000d88:	40d4      	lsrs	r4, r2
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	e9c5 4300 	strd	r4, r3, [r5]
 8000d90:	4631      	mov	r1, r6
 8000d92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d96:	428b      	cmp	r3, r1
 8000d98:	d909      	bls.n	8000dae <__udivmoddi4+0xc2>
 8000d9a:	2d00      	cmp	r5, #0
 8000d9c:	f000 80ef 	beq.w	8000f7e <__udivmoddi4+0x292>
 8000da0:	2600      	movs	r6, #0
 8000da2:	e9c5 0100 	strd	r0, r1, [r5]
 8000da6:	4630      	mov	r0, r6
 8000da8:	4631      	mov	r1, r6
 8000daa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dae:	fab3 f683 	clz	r6, r3
 8000db2:	2e00      	cmp	r6, #0
 8000db4:	d14a      	bne.n	8000e4c <__udivmoddi4+0x160>
 8000db6:	428b      	cmp	r3, r1
 8000db8:	d302      	bcc.n	8000dc0 <__udivmoddi4+0xd4>
 8000dba:	4282      	cmp	r2, r0
 8000dbc:	f200 80f9 	bhi.w	8000fb2 <__udivmoddi4+0x2c6>
 8000dc0:	1a84      	subs	r4, r0, r2
 8000dc2:	eb61 0303 	sbc.w	r3, r1, r3
 8000dc6:	2001      	movs	r0, #1
 8000dc8:	469e      	mov	lr, r3
 8000dca:	2d00      	cmp	r5, #0
 8000dcc:	d0e0      	beq.n	8000d90 <__udivmoddi4+0xa4>
 8000dce:	e9c5 4e00 	strd	r4, lr, [r5]
 8000dd2:	e7dd      	b.n	8000d90 <__udivmoddi4+0xa4>
 8000dd4:	b902      	cbnz	r2, 8000dd8 <__udivmoddi4+0xec>
 8000dd6:	deff      	udf	#255	; 0xff
 8000dd8:	fab2 f282 	clz	r2, r2
 8000ddc:	2a00      	cmp	r2, #0
 8000dde:	f040 8092 	bne.w	8000f06 <__udivmoddi4+0x21a>
 8000de2:	eba1 010c 	sub.w	r1, r1, ip
 8000de6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dea:	fa1f fe8c 	uxth.w	lr, ip
 8000dee:	2601      	movs	r6, #1
 8000df0:	0c20      	lsrs	r0, r4, #16
 8000df2:	fbb1 f3f7 	udiv	r3, r1, r7
 8000df6:	fb07 1113 	mls	r1, r7, r3, r1
 8000dfa:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dfe:	fb0e f003 	mul.w	r0, lr, r3
 8000e02:	4288      	cmp	r0, r1
 8000e04:	d908      	bls.n	8000e18 <__udivmoddi4+0x12c>
 8000e06:	eb1c 0101 	adds.w	r1, ip, r1
 8000e0a:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000e0e:	d202      	bcs.n	8000e16 <__udivmoddi4+0x12a>
 8000e10:	4288      	cmp	r0, r1
 8000e12:	f200 80cb 	bhi.w	8000fac <__udivmoddi4+0x2c0>
 8000e16:	4643      	mov	r3, r8
 8000e18:	1a09      	subs	r1, r1, r0
 8000e1a:	b2a4      	uxth	r4, r4
 8000e1c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e20:	fb07 1110 	mls	r1, r7, r0, r1
 8000e24:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e28:	fb0e fe00 	mul.w	lr, lr, r0
 8000e2c:	45a6      	cmp	lr, r4
 8000e2e:	d908      	bls.n	8000e42 <__udivmoddi4+0x156>
 8000e30:	eb1c 0404 	adds.w	r4, ip, r4
 8000e34:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000e38:	d202      	bcs.n	8000e40 <__udivmoddi4+0x154>
 8000e3a:	45a6      	cmp	lr, r4
 8000e3c:	f200 80bb 	bhi.w	8000fb6 <__udivmoddi4+0x2ca>
 8000e40:	4608      	mov	r0, r1
 8000e42:	eba4 040e 	sub.w	r4, r4, lr
 8000e46:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e4a:	e79c      	b.n	8000d86 <__udivmoddi4+0x9a>
 8000e4c:	f1c6 0720 	rsb	r7, r6, #32
 8000e50:	40b3      	lsls	r3, r6
 8000e52:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e56:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e5a:	fa20 f407 	lsr.w	r4, r0, r7
 8000e5e:	fa01 f306 	lsl.w	r3, r1, r6
 8000e62:	431c      	orrs	r4, r3
 8000e64:	40f9      	lsrs	r1, r7
 8000e66:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e6a:	fa00 f306 	lsl.w	r3, r0, r6
 8000e6e:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e72:	0c20      	lsrs	r0, r4, #16
 8000e74:	fa1f fe8c 	uxth.w	lr, ip
 8000e78:	fb09 1118 	mls	r1, r9, r8, r1
 8000e7c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e80:	fb08 f00e 	mul.w	r0, r8, lr
 8000e84:	4288      	cmp	r0, r1
 8000e86:	fa02 f206 	lsl.w	r2, r2, r6
 8000e8a:	d90b      	bls.n	8000ea4 <__udivmoddi4+0x1b8>
 8000e8c:	eb1c 0101 	adds.w	r1, ip, r1
 8000e90:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000e94:	f080 8088 	bcs.w	8000fa8 <__udivmoddi4+0x2bc>
 8000e98:	4288      	cmp	r0, r1
 8000e9a:	f240 8085 	bls.w	8000fa8 <__udivmoddi4+0x2bc>
 8000e9e:	f1a8 0802 	sub.w	r8, r8, #2
 8000ea2:	4461      	add	r1, ip
 8000ea4:	1a09      	subs	r1, r1, r0
 8000ea6:	b2a4      	uxth	r4, r4
 8000ea8:	fbb1 f0f9 	udiv	r0, r1, r9
 8000eac:	fb09 1110 	mls	r1, r9, r0, r1
 8000eb0:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000eb4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000eb8:	458e      	cmp	lr, r1
 8000eba:	d908      	bls.n	8000ece <__udivmoddi4+0x1e2>
 8000ebc:	eb1c 0101 	adds.w	r1, ip, r1
 8000ec0:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000ec4:	d26c      	bcs.n	8000fa0 <__udivmoddi4+0x2b4>
 8000ec6:	458e      	cmp	lr, r1
 8000ec8:	d96a      	bls.n	8000fa0 <__udivmoddi4+0x2b4>
 8000eca:	3802      	subs	r0, #2
 8000ecc:	4461      	add	r1, ip
 8000ece:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000ed2:	fba0 9402 	umull	r9, r4, r0, r2
 8000ed6:	eba1 010e 	sub.w	r1, r1, lr
 8000eda:	42a1      	cmp	r1, r4
 8000edc:	46c8      	mov	r8, r9
 8000ede:	46a6      	mov	lr, r4
 8000ee0:	d356      	bcc.n	8000f90 <__udivmoddi4+0x2a4>
 8000ee2:	d053      	beq.n	8000f8c <__udivmoddi4+0x2a0>
 8000ee4:	b15d      	cbz	r5, 8000efe <__udivmoddi4+0x212>
 8000ee6:	ebb3 0208 	subs.w	r2, r3, r8
 8000eea:	eb61 010e 	sbc.w	r1, r1, lr
 8000eee:	fa01 f707 	lsl.w	r7, r1, r7
 8000ef2:	fa22 f306 	lsr.w	r3, r2, r6
 8000ef6:	40f1      	lsrs	r1, r6
 8000ef8:	431f      	orrs	r7, r3
 8000efa:	e9c5 7100 	strd	r7, r1, [r5]
 8000efe:	2600      	movs	r6, #0
 8000f00:	4631      	mov	r1, r6
 8000f02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f06:	f1c2 0320 	rsb	r3, r2, #32
 8000f0a:	40d8      	lsrs	r0, r3
 8000f0c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f10:	fa21 f303 	lsr.w	r3, r1, r3
 8000f14:	4091      	lsls	r1, r2
 8000f16:	4301      	orrs	r1, r0
 8000f18:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f1c:	fa1f fe8c 	uxth.w	lr, ip
 8000f20:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f24:	fb07 3610 	mls	r6, r7, r0, r3
 8000f28:	0c0b      	lsrs	r3, r1, #16
 8000f2a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f2e:	fb00 f60e 	mul.w	r6, r0, lr
 8000f32:	429e      	cmp	r6, r3
 8000f34:	fa04 f402 	lsl.w	r4, r4, r2
 8000f38:	d908      	bls.n	8000f4c <__udivmoddi4+0x260>
 8000f3a:	eb1c 0303 	adds.w	r3, ip, r3
 8000f3e:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000f42:	d22f      	bcs.n	8000fa4 <__udivmoddi4+0x2b8>
 8000f44:	429e      	cmp	r6, r3
 8000f46:	d92d      	bls.n	8000fa4 <__udivmoddi4+0x2b8>
 8000f48:	3802      	subs	r0, #2
 8000f4a:	4463      	add	r3, ip
 8000f4c:	1b9b      	subs	r3, r3, r6
 8000f4e:	b289      	uxth	r1, r1
 8000f50:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f54:	fb07 3316 	mls	r3, r7, r6, r3
 8000f58:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f5c:	fb06 f30e 	mul.w	r3, r6, lr
 8000f60:	428b      	cmp	r3, r1
 8000f62:	d908      	bls.n	8000f76 <__udivmoddi4+0x28a>
 8000f64:	eb1c 0101 	adds.w	r1, ip, r1
 8000f68:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000f6c:	d216      	bcs.n	8000f9c <__udivmoddi4+0x2b0>
 8000f6e:	428b      	cmp	r3, r1
 8000f70:	d914      	bls.n	8000f9c <__udivmoddi4+0x2b0>
 8000f72:	3e02      	subs	r6, #2
 8000f74:	4461      	add	r1, ip
 8000f76:	1ac9      	subs	r1, r1, r3
 8000f78:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f7c:	e738      	b.n	8000df0 <__udivmoddi4+0x104>
 8000f7e:	462e      	mov	r6, r5
 8000f80:	4628      	mov	r0, r5
 8000f82:	e705      	b.n	8000d90 <__udivmoddi4+0xa4>
 8000f84:	4606      	mov	r6, r0
 8000f86:	e6e3      	b.n	8000d50 <__udivmoddi4+0x64>
 8000f88:	4618      	mov	r0, r3
 8000f8a:	e6f8      	b.n	8000d7e <__udivmoddi4+0x92>
 8000f8c:	454b      	cmp	r3, r9
 8000f8e:	d2a9      	bcs.n	8000ee4 <__udivmoddi4+0x1f8>
 8000f90:	ebb9 0802 	subs.w	r8, r9, r2
 8000f94:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f98:	3801      	subs	r0, #1
 8000f9a:	e7a3      	b.n	8000ee4 <__udivmoddi4+0x1f8>
 8000f9c:	4646      	mov	r6, r8
 8000f9e:	e7ea      	b.n	8000f76 <__udivmoddi4+0x28a>
 8000fa0:	4620      	mov	r0, r4
 8000fa2:	e794      	b.n	8000ece <__udivmoddi4+0x1e2>
 8000fa4:	4640      	mov	r0, r8
 8000fa6:	e7d1      	b.n	8000f4c <__udivmoddi4+0x260>
 8000fa8:	46d0      	mov	r8, sl
 8000faa:	e77b      	b.n	8000ea4 <__udivmoddi4+0x1b8>
 8000fac:	3b02      	subs	r3, #2
 8000fae:	4461      	add	r1, ip
 8000fb0:	e732      	b.n	8000e18 <__udivmoddi4+0x12c>
 8000fb2:	4630      	mov	r0, r6
 8000fb4:	e709      	b.n	8000dca <__udivmoddi4+0xde>
 8000fb6:	4464      	add	r4, ip
 8000fb8:	3802      	subs	r0, #2
 8000fba:	e742      	b.n	8000e42 <__udivmoddi4+0x156>
 8000fbc:	0000      	movs	r0, r0
	...

08000fc0 <UWB_pdoa>:
uint8_t pdoa_message_data[40]; // Will hold the data to send to the virtual COM
//static uint8_t rx_buffer[FRAME_LEN_MAX];
/**
 * Application entry point.
 */
int UWB_pdoa(void){
 8000fc0:	b5b0      	push	{r4, r5, r7, lr}
 8000fc2:	b088      	sub	sp, #32
 8000fc4:	af04      	add	r7, sp, #16

//    uint32_t dev_id;
    uint16_t frame_len;

    unsigned char car_f = 0;
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	73fb      	strb	r3, [r7, #15]
    unsigned char tli_f = 0;
 8000fca:	2300      	movs	r3, #0
 8000fcc:	73bb      	strb	r3, [r7, #14]
    unsigned char Ped_f = 0;
 8000fce:	2300      	movs	r3, #0
 8000fd0:	737b      	strb	r3, [r7, #13]

    /* Sends application name to test_run_info function. */

    port_set_dw_ic_spi_fastrate();
 8000fd2:	f000 fed7 	bl	8001d84 <port_set_dw_ic_spi_fastrate>

    /* Reset DW IC */
    reset_DWIC(); /* Target specific drive of RSTn line into DW IC low for a period. */
 8000fd6:	f000 fe55 	bl	8001c84 <reset_DWIC>

    Sleep(2); // Time needed for DW3000 to start up (transition from INIT_RC to IDLE_RC
 8000fda:	2002      	movs	r0, #2
 8000fdc:	f000 fe26 	bl	8001c2c <Sleep>

    /* Probe for the correct device driver. */
    dwt_probe((struct dwt_probe_s *)&dw3000_probe_interf);
 8000fe0:	48a3      	ldr	r0, [pc, #652]	; (8001270 <UWB_pdoa+0x2b0>)
 8000fe2:	f004 fbab 	bl	800573c <dwt_probe>

//    dev_id = dwt_readdevid();


    while (!dwt_checkidlerc()) /* Need to make sure DW IC is in IDLE_RC before proceeding */ { };
 8000fe6:	bf00      	nop
 8000fe8:	f004 fcee 	bl	80059c8 <dwt_checkidlerc>
 8000fec:	4603      	mov	r3, r0
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d0fa      	beq.n	8000fe8 <UWB_pdoa+0x28>

    if (dwt_initialise(DWT_DW_IDLE) == DWT_ERROR)
 8000ff2:	2001      	movs	r0, #1
 8000ff4:	f004 fbfc 	bl	80057f0 <dwt_initialise>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000ffe:	d103      	bne.n	8001008 <UWB_pdoa+0x48>
    {
        test_run_info((unsigned char *)"INIT FAILED");
 8001000:	489c      	ldr	r0, [pc, #624]	; (8001274 <UWB_pdoa+0x2b4>)
 8001002:	f000 ff8d 	bl	8001f20 <test_run_info>
        while (1) { };
 8001006:	e7fe      	b.n	8001006 <UWB_pdoa+0x46>
    }
    /* Configure DW3000. */
    /* if the dwt_configure returns DWT_ERROR either the PLL or RX calibration has failed the host should reset the device */
    if (dwt_configure(&config_PDOA))
 8001008:	489b      	ldr	r0, [pc, #620]	; (8001278 <UWB_pdoa+0x2b8>)
 800100a:	f004 fbfd 	bl	8005808 <dwt_configure>
 800100e:	4603      	mov	r3, r0
 8001010:	2b00      	cmp	r3, #0
 8001012:	d003      	beq.n	800101c <UWB_pdoa+0x5c>
    {
        test_run_info((unsigned char *)"CONFIG FAILED     ");
 8001014:	4899      	ldr	r0, [pc, #612]	; (800127c <UWB_pdoa+0x2bc>)
 8001016:	f000 ff83 	bl	8001f20 <test_run_info>
        while (1) { };
 800101a:	e7fe      	b.n	800101a <UWB_pdoa+0x5a>
    }

    /* Register RX call-back. */
    dwt_setcallbacks(NULL, *rx_ok_cb, *rx_err_cb, *rx_err_cb, NULL, NULL, NULL);
 800101c:	2300      	movs	r3, #0
 800101e:	9302      	str	r3, [sp, #8]
 8001020:	2300      	movs	r3, #0
 8001022:	9301      	str	r3, [sp, #4]
 8001024:	2300      	movs	r3, #0
 8001026:	9300      	str	r3, [sp, #0]
 8001028:	4b95      	ldr	r3, [pc, #596]	; (8001280 <UWB_pdoa+0x2c0>)
 800102a:	4a95      	ldr	r2, [pc, #596]	; (8001280 <UWB_pdoa+0x2c0>)
 800102c:	4995      	ldr	r1, [pc, #596]	; (8001284 <UWB_pdoa+0x2c4>)
 800102e:	2000      	movs	r0, #0
 8001030:	f004 fcb8 	bl	80059a4 <dwt_setcallbacks>

    /* Enable wanted interrupts (RX good frames and RX errors). */
    dwt_setinterrupt(DWT_INT_RXFCG_BIT_MASK | SYS_STATUS_ALL_RX_ERR, 0, DWT_ENABLE_INT);
 8001034:	2201      	movs	r2, #1
 8001036:	2100      	movs	r1, #0
 8001038:	4893      	ldr	r0, [pc, #588]	; (8001288 <UWB_pdoa+0x2c8>)
 800103a:	f004 fce3 	bl	8005a04 <dwt_setinterrupt>

    /*Clearing the SPI ready interrupt*/
    dwt_writesysstatuslo(DWT_INT_RCINIT_BIT_MASK | DWT_INT_SPIRDY_BIT_MASK);
 800103e:	f04f 70c0 	mov.w	r0, #25165824	; 0x1800000
 8001042:	f004 fd55 	bl	8005af0 <dwt_writesysstatuslo>

    /* Install DW IC IRQ handler. */
    port_set_dwic_isr(dwt_isr);
 8001046:	4891      	ldr	r0, [pc, #580]	; (800128c <UWB_pdoa+0x2cc>)
 8001048:	f000 feea 	bl	8001e20 <port_set_dwic_isr>

    /* Activate reception immediately. See NOTE 1 below. */
    dwt_rxenable(DWT_START_RX_IMMEDIATE);
 800104c:	2000      	movs	r0, #0
 800104e:	f004 fc8b 	bl	8005968 <dwt_rxenable>

    dwt_setleds(DWT_LEDS_ENABLE | DWT_LEDS_INIT_BLINK);
 8001052:	2003      	movs	r0, #3
 8001054:	f004 fd3a 	bl	8005acc <dwt_setleds>
    /*loop forever receiving frames*/


    int num_loop = 0;
 8001058:	2300      	movs	r3, #0
 800105a:	60bb      	str	r3, [r7, #8]

    while (!(Ped_f && car_f && tli_f)){
 800105c:	e0ed      	b.n	800123a <UWB_pdoa+0x27a>

    	if (num_loop > 2000){
 800105e:	68bb      	ldr	r3, [r7, #8]
 8001060:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001064:	dd01      	ble.n	800106a <UWB_pdoa+0xaa>
    		return 0;
 8001066:	2300      	movs	r3, #0
 8001068:	e0f4      	b.n	8001254 <UWB_pdoa+0x294>
    	}
    	num_loop++;
 800106a:	68bb      	ldr	r3, [r7, #8]
 800106c:	3301      	adds	r3, #1
 800106e:	60bb      	str	r3, [r7, #8]

    	int goodSts = 0; /* Used for checking STS quality in received signal */
 8001070:	2300      	movs	r3, #0
 8001072:	607b      	str	r3, [r7, #4]
    	int16_t stsQual; /* This will contain STS quality index */

    	    // Checking STS quality and STS status. See note 4
    	if (((goodSts = dwt_readstsquality(&stsQual)) >= 0)){
 8001074:	463b      	mov	r3, r7
 8001076:	4618      	mov	r0, r3
 8001078:	f004 fd1a 	bl	8005ab0 <dwt_readstsquality>
 800107c:	6078      	str	r0, [r7, #4]
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	2b00      	cmp	r3, #0
 8001082:	db05      	blt.n	8001090 <UWB_pdoa+0xd0>
    	        pdoa_val = dwt_readpdoa();
 8001084:	f004 fc3c 	bl	8005900 <dwt_readpdoa>
 8001088:	4603      	mov	r3, r0
 800108a:	461a      	mov	r2, r3
 800108c:	4b80      	ldr	r3, [pc, #512]	; (8001290 <UWB_pdoa+0x2d0>)
 800108e:	801a      	strh	r2, [r3, #0]
    	    }

    	memset(rx_buffer2, 0, sizeof(rx_buffer2)); //meg_rx
 8001090:	227f      	movs	r2, #127	; 0x7f
 8001092:	2100      	movs	r1, #0
 8001094:	487f      	ldr	r0, [pc, #508]	; (8001294 <UWB_pdoa+0x2d4>)
 8001096:	f013 f8b5 	bl	8014204 <memset>
    	dwt_rxenable(DWT_START_RX_IMMEDIATE);
 800109a:	2000      	movs	r0, #0
 800109c:	f004 fc64 	bl	8005968 <dwt_rxenable>
    	frame_len = dwt_getframelength();
 80010a0:	f004 fd5c 	bl	8005b5c <dwt_getframelength>
 80010a4:	4603      	mov	r3, r0
 80010a6:	807b      	strh	r3, [r7, #2]

    	if (frame_len <= FRAME_LEN_MAX){
 80010a8:	887b      	ldrh	r3, [r7, #2]
 80010aa:	2b7f      	cmp	r3, #127	; 0x7f
 80010ac:	d807      	bhi.n	80010be <UWB_pdoa+0xfe>

    		dwt_readrxdata(rx_buffer2, frame_len - FCS_LEN, 0); /* No need to read the FCS/CRC. */
 80010ae:	887b      	ldrh	r3, [r7, #2]
 80010b0:	3b02      	subs	r3, #2
 80010b2:	b29b      	uxth	r3, r3
 80010b4:	2200      	movs	r2, #0
 80010b6:	4619      	mov	r1, r3
 80010b8:	4876      	ldr	r0, [pc, #472]	; (8001294 <UWB_pdoa+0x2d4>)
 80010ba:	f004 fcd7 	bl	8005a6c <dwt_readrxdata>
		}

		/* Clear good RX frame event in the DW IC status register. */
		dwt_writesysstatuslo(DWT_INT_RXFCG_BIT_MASK);
 80010be:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80010c2:	f004 fd15 	bl	8005af0 <dwt_writesysstatuslo>


        if ((last_pdoa_val != pdoa_val)&&(pdoa_val != 0)){
 80010c6:	4b74      	ldr	r3, [pc, #464]	; (8001298 <UWB_pdoa+0x2d8>)
 80010c8:	f9b3 2000 	ldrsh.w	r2, [r3]
 80010cc:	4b70      	ldr	r3, [pc, #448]	; (8001290 <UWB_pdoa+0x2d0>)
 80010ce:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010d2:	429a      	cmp	r2, r3
 80010d4:	f000 80b1 	beq.w	800123a <UWB_pdoa+0x27a>
 80010d8:	4b6d      	ldr	r3, [pc, #436]	; (8001290 <UWB_pdoa+0x2d0>)
 80010da:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010de:	2b00      	cmp	r3, #0
 80010e0:	f000 80ab 	beq.w	800123a <UWB_pdoa+0x27a>

    		last_pdoa_val = pdoa_val;
 80010e4:	4b6a      	ldr	r3, [pc, #424]	; (8001290 <UWB_pdoa+0x2d0>)
 80010e6:	f9b3 2000 	ldrsh.w	r2, [r3]
 80010ea:	4b6b      	ldr	r3, [pc, #428]	; (8001298 <UWB_pdoa+0x2d8>)
 80010ec:	801a      	strh	r2, [r3, #0]

    		pdoa_deg  = ((float)last_pdoa_val / (1 << 11)) * 180 / M_PI;
 80010ee:	4b6a      	ldr	r3, [pc, #424]	; (8001298 <UWB_pdoa+0x2d8>)
 80010f0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80010f4:	ee07 3a90 	vmov	s15, r3
 80010f8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80010fc:	eddf 6a67 	vldr	s13, [pc, #412]	; 800129c <UWB_pdoa+0x2dc>
 8001100:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001104:	ed9f 7a66 	vldr	s14, [pc, #408]	; 80012a0 <UWB_pdoa+0x2e0>
 8001108:	ee67 7a87 	vmul.f32	s15, s15, s14
 800110c:	ee17 0a90 	vmov	r0, s15
 8001110:	f7ff fa54 	bl	80005bc <__aeabi_f2d>
 8001114:	a352      	add	r3, pc, #328	; (adr r3, 8001260 <UWB_pdoa+0x2a0>)
 8001116:	e9d3 2300 	ldrd	r2, r3, [r3]
 800111a:	f7ff fbd1 	bl	80008c0 <__aeabi_ddiv>
 800111e:	4602      	mov	r2, r0
 8001120:	460b      	mov	r3, r1
 8001122:	4610      	mov	r0, r2
 8001124:	4619      	mov	r1, r3
 8001126:	f7ff fd79 	bl	8000c1c <__aeabi_d2f>
 800112a:	4603      	mov	r3, r0
 800112c:	4a5d      	ldr	r2, [pc, #372]	; (80012a4 <UWB_pdoa+0x2e4>)
 800112e:	6013      	str	r3, [r2, #0]
    		pdoa_deg = fmod(pdoa_deg - pdoa_interval_shift + 540.0f, 360.0f) + pdoa_interval_shift - 180.0f;
 8001130:	4b5c      	ldr	r3, [pc, #368]	; (80012a4 <UWB_pdoa+0x2e4>)
 8001132:	edd3 7a00 	vldr	s15, [r3]
 8001136:	eebb 7a06 	vmov.f32	s14, #182	; 0xc1b00000 -22.0
 800113a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800113e:	ed9f 7a5a 	vldr	s14, [pc, #360]	; 80012a8 <UWB_pdoa+0x2e8>
 8001142:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001146:	ee17 0a90 	vmov	r0, s15
 800114a:	f7ff fa37 	bl	80005bc <__aeabi_f2d>
 800114e:	4602      	mov	r2, r0
 8001150:	460b      	mov	r3, r1
 8001152:	ed9f 1b45 	vldr	d1, [pc, #276]	; 8001268 <UWB_pdoa+0x2a8>
 8001156:	ec43 2b10 	vmov	d0, r2, r3
 800115a:	f014 ffaf 	bl	80160bc <fmod>
 800115e:	ec55 4b10 	vmov	r4, r5, d0
 8001162:	4b52      	ldr	r3, [pc, #328]	; (80012ac <UWB_pdoa+0x2ec>)
 8001164:	4618      	mov	r0, r3
 8001166:	f7ff fa29 	bl	80005bc <__aeabi_f2d>
 800116a:	4602      	mov	r2, r0
 800116c:	460b      	mov	r3, r1
 800116e:	4620      	mov	r0, r4
 8001170:	4629      	mov	r1, r5
 8001172:	f7ff f8c5 	bl	8000300 <__adddf3>
 8001176:	4602      	mov	r2, r0
 8001178:	460b      	mov	r3, r1
 800117a:	4610      	mov	r0, r2
 800117c:	4619      	mov	r1, r3
 800117e:	f04f 0200 	mov.w	r2, #0
 8001182:	4b4b      	ldr	r3, [pc, #300]	; (80012b0 <UWB_pdoa+0x2f0>)
 8001184:	f7ff f8ba 	bl	80002fc <__aeabi_dsub>
 8001188:	4602      	mov	r2, r0
 800118a:	460b      	mov	r3, r1
 800118c:	4610      	mov	r0, r2
 800118e:	4619      	mov	r1, r3
 8001190:	f7ff fd44 	bl	8000c1c <__aeabi_d2f>
 8001194:	4603      	mov	r3, r0
 8001196:	4a43      	ldr	r2, [pc, #268]	; (80012a4 <UWB_pdoa+0x2e4>)
 8001198:	6013      	str	r3, [r2, #0]


            if (rx_buffer2[2] == 'D' && car_f == 0){
 800119a:	4b3e      	ldr	r3, [pc, #248]	; (8001294 <UWB_pdoa+0x2d4>)
 800119c:	789b      	ldrb	r3, [r3, #2]
 800119e:	2b44      	cmp	r3, #68	; 0x44
 80011a0:	d114      	bne.n	80011cc <UWB_pdoa+0x20c>
 80011a2:	7bfb      	ldrb	r3, [r7, #15]
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d111      	bne.n	80011cc <UWB_pdoa+0x20c>
            	data_rx.C_pdoa_f = pdoa_deg;
 80011a8:	4b3e      	ldr	r3, [pc, #248]	; (80012a4 <UWB_pdoa+0x2e4>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	4a41      	ldr	r2, [pc, #260]	; (80012b4 <UWB_pdoa+0x2f4>)
 80011ae:	6153      	str	r3, [r2, #20]
            	sprintf((char *)&data_rx.C_pdoa, "%d", (int)pdoa_deg);
 80011b0:	4b3c      	ldr	r3, [pc, #240]	; (80012a4 <UWB_pdoa+0x2e4>)
 80011b2:	edd3 7a00 	vldr	s15, [r3]
 80011b6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011ba:	ee17 2a90 	vmov	r2, s15
 80011be:	493e      	ldr	r1, [pc, #248]	; (80012b8 <UWB_pdoa+0x2f8>)
 80011c0:	483e      	ldr	r0, [pc, #248]	; (80012bc <UWB_pdoa+0x2fc>)
 80011c2:	f014 fc69 	bl	8015a98 <siprintf>
            	car_f = 1;
 80011c6:	2301      	movs	r3, #1
 80011c8:	73fb      	strb	r3, [r7, #15]
 80011ca:	e036      	b.n	800123a <UWB_pdoa+0x27a>
            }
            else if (rx_buffer2[2] == 'P' && Ped_f == 0){
 80011cc:	4b31      	ldr	r3, [pc, #196]	; (8001294 <UWB_pdoa+0x2d4>)
 80011ce:	789b      	ldrb	r3, [r3, #2]
 80011d0:	2b50      	cmp	r3, #80	; 0x50
 80011d2:	d114      	bne.n	80011fe <UWB_pdoa+0x23e>
 80011d4:	7b7b      	ldrb	r3, [r7, #13]
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d111      	bne.n	80011fe <UWB_pdoa+0x23e>
				data_rx.P_pdoa_f = pdoa_deg;
 80011da:	4b32      	ldr	r3, [pc, #200]	; (80012a4 <UWB_pdoa+0x2e4>)
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	4a35      	ldr	r2, [pc, #212]	; (80012b4 <UWB_pdoa+0x2f4>)
 80011e0:	6393      	str	r3, [r2, #56]	; 0x38
				sprintf((char *)&data_rx.P_pdoa, "%d", (int)pdoa_deg);
 80011e2:	4b30      	ldr	r3, [pc, #192]	; (80012a4 <UWB_pdoa+0x2e4>)
 80011e4:	edd3 7a00 	vldr	s15, [r3]
 80011e8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80011ec:	ee17 2a90 	vmov	r2, s15
 80011f0:	4931      	ldr	r1, [pc, #196]	; (80012b8 <UWB_pdoa+0x2f8>)
 80011f2:	4833      	ldr	r0, [pc, #204]	; (80012c0 <UWB_pdoa+0x300>)
 80011f4:	f014 fc50 	bl	8015a98 <siprintf>
				Ped_f = 1;
 80011f8:	2301      	movs	r3, #1
 80011fa:	737b      	strb	r3, [r7, #13]
 80011fc:	e01d      	b.n	800123a <UWB_pdoa+0x27a>
			}
            else if (rx_buffer2[2] == 'T' && tli_f == 0){
 80011fe:	4b25      	ldr	r3, [pc, #148]	; (8001294 <UWB_pdoa+0x2d4>)
 8001200:	789b      	ldrb	r3, [r3, #2]
 8001202:	2b54      	cmp	r3, #84	; 0x54
 8001204:	d119      	bne.n	800123a <UWB_pdoa+0x27a>
 8001206:	7bbb      	ldrb	r3, [r7, #14]
 8001208:	2b00      	cmp	r3, #0
 800120a:	d116      	bne.n	800123a <UWB_pdoa+0x27a>
				sprintf((char *)&data_rx.T_pdoa, "%d", (int)pdoa_deg);
 800120c:	4b25      	ldr	r3, [pc, #148]	; (80012a4 <UWB_pdoa+0x2e4>)
 800120e:	edd3 7a00 	vldr	s15, [r3]
 8001212:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001216:	ee17 2a90 	vmov	r2, s15
 800121a:	4927      	ldr	r1, [pc, #156]	; (80012b8 <UWB_pdoa+0x2f8>)
 800121c:	4829      	ldr	r0, [pc, #164]	; (80012c4 <UWB_pdoa+0x304>)
 800121e:	f014 fc3b 	bl	8015a98 <siprintf>
				data_rx.T_data[0] = (unsigned char)rx_buffer2[9];
 8001222:	4b1c      	ldr	r3, [pc, #112]	; (8001294 <UWB_pdoa+0x2d4>)
 8001224:	7a5a      	ldrb	r2, [r3, #9]
 8001226:	4b23      	ldr	r3, [pc, #140]	; (80012b4 <UWB_pdoa+0x2f4>)
 8001228:	f883 2055 	strb.w	r2, [r3, #85]	; 0x55
				data_rx.T_time[0] = (unsigned char)rx_buffer2[8];
 800122c:	4b19      	ldr	r3, [pc, #100]	; (8001294 <UWB_pdoa+0x2d4>)
 800122e:	7a1a      	ldrb	r2, [r3, #8]
 8001230:	4b20      	ldr	r3, [pc, #128]	; (80012b4 <UWB_pdoa+0x2f4>)
 8001232:	f883 2057 	strb.w	r2, [r3, #87]	; 0x57
				tli_f = 1;
 8001236:	2301      	movs	r3, #1
 8001238:	73bb      	strb	r3, [r7, #14]
    while (!(Ped_f && car_f && tli_f)){
 800123a:	7b7b      	ldrb	r3, [r7, #13]
 800123c:	2b00      	cmp	r3, #0
 800123e:	f43f af0e 	beq.w	800105e <UWB_pdoa+0x9e>
 8001242:	7bfb      	ldrb	r3, [r7, #15]
 8001244:	2b00      	cmp	r3, #0
 8001246:	f43f af0a 	beq.w	800105e <UWB_pdoa+0x9e>
 800124a:	7bbb      	ldrb	r3, [r7, #14]
 800124c:	2b00      	cmp	r3, #0
 800124e:	f43f af06 	beq.w	800105e <UWB_pdoa+0x9e>
			}
        }
    }
    return DWT_SUCCESS;
 8001252:	2300      	movs	r3, #0
}
 8001254:	4618      	mov	r0, r3
 8001256:	3710      	adds	r7, #16
 8001258:	46bd      	mov	sp, r7
 800125a:	bdb0      	pop	{r4, r5, r7, pc}
 800125c:	f3af 8000 	nop.w
 8001260:	54442d18 	.word	0x54442d18
 8001264:	400921fb 	.word	0x400921fb
 8001268:	00000000 	.word	0x00000000
 800126c:	40768000 	.word	0x40768000
 8001270:	080162e8 	.word	0x080162e8
 8001274:	080161c0 	.word	0x080161c0
 8001278:	20000000 	.word	0x20000000
 800127c:	080161cc 	.word	0x080161cc
 8001280:	08001305 	.word	0x08001305
 8001284:	080012c9 	.word	0x080012c9
 8001288:	3405d000 	.word	0x3405d000
 800128c:	080059f1 	.word	0x080059f1
 8001290:	2000000e 	.word	0x2000000e
 8001294:	200002cc 	.word	0x200002cc
 8001298:	2000034c 	.word	0x2000034c
 800129c:	45000000 	.word	0x45000000
 80012a0:	43340000 	.word	0x43340000
 80012a4:	200002c8 	.word	0x200002c8
 80012a8:	44070000 	.word	0x44070000
 80012ac:	c1b00000 	.word	0xc1b00000
 80012b0:	40668000 	.word	0x40668000
 80012b4:	2000026c 	.word	0x2000026c
 80012b8:	080161e0 	.word	0x080161e0
 80012bc:	20000278 	.word	0x20000278
 80012c0:	2000029c 	.word	0x2000029c
 80012c4:	200002bb 	.word	0x200002bb

080012c8 <rx_ok_cb>:
 *
 * @param  cb_data  callback data
 *
 * @return  none
 */
static void rx_ok_cb(const dwt_cb_data_t *cb_data){
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b084      	sub	sp, #16
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]


    int goodSts = 0; /* Used for checking STS quality in received signal */
 80012d0:	2300      	movs	r3, #0
 80012d2:	60fb      	str	r3, [r7, #12]
    int16_t stsQual; /* This will contain STS quality index */

    (void)cb_data;
    // Checking STS quality and STS status. See note 4
    if (((goodSts = dwt_readstsquality(&stsQual)) >= 0))
 80012d4:	f107 030a 	add.w	r3, r7, #10
 80012d8:	4618      	mov	r0, r3
 80012da:	f004 fbe9 	bl	8005ab0 <dwt_readstsquality>
 80012de:	60f8      	str	r0, [r7, #12]
 80012e0:	68fb      	ldr	r3, [r7, #12]
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	db05      	blt.n	80012f2 <rx_ok_cb+0x2a>
    {
        pdoa_val = dwt_readpdoa();
 80012e6:	f004 fb0b 	bl	8005900 <dwt_readpdoa>
 80012ea:	4603      	mov	r3, r0
 80012ec:	461a      	mov	r2, r3
 80012ee:	4b04      	ldr	r3, [pc, #16]	; (8001300 <rx_ok_cb+0x38>)
 80012f0:	801a      	strh	r2, [r3, #0]
    }

    dwt_rxenable(DWT_START_RX_IMMEDIATE);
 80012f2:	2000      	movs	r0, #0
 80012f4:	f004 fb38 	bl	8005968 <dwt_rxenable>
}
 80012f8:	bf00      	nop
 80012fa:	3710      	adds	r7, #16
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	2000000e 	.word	0x2000000e

08001304 <rx_err_cb>:
 * @param  cb_data  callback data
 *
 * @return  none
 */
static void rx_err_cb(const dwt_cb_data_t *cb_data)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b082      	sub	sp, #8
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
    (void)cb_data;
    dwt_rxenable(DWT_START_RX_IMMEDIATE);
 800130c:	2000      	movs	r0, #0
 800130e:	f004 fb2b 	bl	8005968 <dwt_rxenable>
}
 8001312:	bf00      	nop
 8001314:	3708      	adds	r7, #8
 8001316:	46bd      	mov	sp, r7
 8001318:	bd80      	pop	{r7, pc}
 800131a:	0000      	movs	r0, r0
 800131c:	0000      	movs	r0, r0
	...

08001320 <ss_twr_initiator_RX>:
 * @param  none
 *
 * @return none
 */

int ss_twr_initiator_RX(uint8_t *data, float *dist_data, uint8_t *data2, float *dist_data2){
 8001320:	b580      	push	{r7, lr}
 8001322:	b094      	sub	sp, #80	; 0x50
 8001324:	af00      	add	r7, sp, #0
 8001326:	60f8      	str	r0, [r7, #12]
 8001328:	60b9      	str	r1, [r7, #8]
 800132a:	607a      	str	r2, [r7, #4]
 800132c:	603b      	str	r3, [r7, #0]

	unsigned char car_rx = 0;
 800132e:	2300      	movs	r3, #0
 8001330:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	unsigned char ped_rx = 0;
 8001334:	2300      	movs	r3, #0
 8001336:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e


    /* Configure SPI rate, DW3000 supports up to 36 MHz */
    port_set_dw_ic_spi_fastrate();
 800133a:	f000 fd23 	bl	8001d84 <port_set_dw_ic_spi_fastrate>

    /* Reset and initialize DW chip. */
    reset_DWIC(); /* Target specific drive of RSTn line into DW3000 low for a period. */
 800133e:	f000 fca1 	bl	8001c84 <reset_DWIC>

    Sleep(2); // Time needed for DW3000 to start up (transition from INIT_RC to IDLE_RC, or could wait for SPIRDY event)
 8001342:	2002      	movs	r0, #2
 8001344:	f000 fc72 	bl	8001c2c <Sleep>

    /* Probe for the correct device driver. */
    dwt_probe((struct dwt_probe_s *)&dw3000_probe_interf);
 8001348:	4881      	ldr	r0, [pc, #516]	; (8001550 <ss_twr_initiator_RX+0x230>)
 800134a:	f004 f9f7 	bl	800573c <dwt_probe>

    while (!dwt_checkidlerc()) /* Need to make sure DW IC is in IDLE_RC before proceeding */ { };
 800134e:	bf00      	nop
 8001350:	f004 fb3a 	bl	80059c8 <dwt_checkidlerc>
 8001354:	4603      	mov	r3, r0
 8001356:	2b00      	cmp	r3, #0
 8001358:	d0fa      	beq.n	8001350 <ss_twr_initiator_RX+0x30>

    if (dwt_initialise(DWT_DW_INIT) == DWT_ERROR)
 800135a:	2000      	movs	r0, #0
 800135c:	f004 fa48 	bl	80057f0 <dwt_initialise>
 8001360:	4603      	mov	r3, r0
 8001362:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001366:	d103      	bne.n	8001370 <ss_twr_initiator_RX+0x50>
    {
        test_run_info((unsigned char *)"INIT FAILED     ");
 8001368:	487a      	ldr	r0, [pc, #488]	; (8001554 <ss_twr_initiator_RX+0x234>)
 800136a:	f000 fdd9 	bl	8001f20 <test_run_info>
        while (1) { };
 800136e:	e7fe      	b.n	800136e <ss_twr_initiator_RX+0x4e>
    }
//
//    /* Enabling LEDs here for debug so that for each TX the D1 LED will flash on DW3000 red eval-shield boards. */
    dwt_setleds(DWT_LEDS_ENABLE | DWT_LEDS_INIT_BLINK);
 8001370:	2003      	movs	r0, #3
 8001372:	f004 fbab 	bl	8005acc <dwt_setleds>

    /* Configure DW IC. See NOTE 13 below. */
    /* if the dwt_configure returns DWT_ERROR either the PLL or RX calibration has failed the host should reset the device */
    if (dwt_configure(&config))
 8001376:	4878      	ldr	r0, [pc, #480]	; (8001558 <ss_twr_initiator_RX+0x238>)
 8001378:	f004 fa46 	bl	8005808 <dwt_configure>
 800137c:	4603      	mov	r3, r0
 800137e:	2b00      	cmp	r3, #0
 8001380:	d003      	beq.n	800138a <ss_twr_initiator_RX+0x6a>
    {
        test_run_info((unsigned char *)"CONFIG FAILED     ");
 8001382:	4876      	ldr	r0, [pc, #472]	; (800155c <ss_twr_initiator_RX+0x23c>)
 8001384:	f000 fdcc 	bl	8001f20 <test_run_info>
        while (1) { };
 8001388:	e7fe      	b.n	8001388 <ss_twr_initiator_RX+0x68>
    }

    /* Configure the TX spectrum parameters (power, PG delay and PG count) */
    dwt_configuretxrf(&txconfig_options);
 800138a:	4875      	ldr	r0, [pc, #468]	; (8001560 <ss_twr_initiator_RX+0x240>)
 800138c:	f004 fa48 	bl	8005820 <dwt_configuretxrf>

    /* Apply default antenna delay value. See NOTE 2 below. */
    dwt_setrxantennadelay(RX_ANT_DLY);
 8001390:	f244 0001 	movw	r0, #16385	; 0x4001
 8001394:	f004 fa50 	bl	8005838 <dwt_setrxantennadelay>
    dwt_settxantennadelay(TX_ANT_DLY);
 8001398:	f244 0001 	movw	r0, #16385	; 0x4001
 800139c:	f004 fa5e 	bl	800585c <dwt_settxantennadelay>

    /* Set expected response's delay and timeout. See NOTE 1 and 5 below.
     * As this example only handles one incoming frame with always the same delay and timeout, those values can be set here once for all. */
    dwt_setrxaftertxdelay(POLL_TX_TO_RESP_RX_DLY_UUS);
 80013a0:	20f0      	movs	r0, #240	; 0xf0
 80013a2:	f004 fb51 	bl	8005a48 <dwt_setrxaftertxdelay>
    dwt_setrxtimeout(RESP_RX_TIMEOUT_UUS);
 80013a6:	f44f 70c8 	mov.w	r0, #400	; 0x190
 80013aa:	f004 fae9 	bl	8005980 <dwt_setrxtimeout>

    /* Next can enable TX/RX states output on GPIOs 5 and 6 to help debug, and also TX/RX LEDs
     * Note, in real low power applications the LEDs should not be used. */
    dwt_setlnapamode(DWT_LNA_ENABLE | DWT_PA_ENABLE);
 80013ae:	2003      	movs	r0, #3
 80013b0:	f004 fa10 	bl	80057d4 <dwt_setlnapamode>

    /* Loop forever initiating ranging exchanges. */
    while (!(car_rx)){
 80013b4:	e0be      	b.n	8001534 <ss_twr_initiator_RX+0x214>

        /* Write frame data to DW IC and prepare transmission. See NOTE 7 below. */
        tx_poll_msg[ALL_MSG_SN_IDX] = frame_seq_nb;
 80013b6:	4b6b      	ldr	r3, [pc, #428]	; (8001564 <ss_twr_initiator_RX+0x244>)
 80013b8:	781a      	ldrb	r2, [r3, #0]
 80013ba:	4b6b      	ldr	r3, [pc, #428]	; (8001568 <ss_twr_initiator_RX+0x248>)
 80013bc:	709a      	strb	r2, [r3, #2]
        dwt_writesysstatuslo(DWT_INT_TXFRS_BIT_MASK);
 80013be:	2080      	movs	r0, #128	; 0x80
 80013c0:	f004 fb96 	bl	8005af0 <dwt_writesysstatuslo>
        dwt_writetxdata(sizeof(tx_poll_msg), tx_poll_msg, 0); /* Zero offset in TX buffer. */
 80013c4:	2200      	movs	r2, #0
 80013c6:	4968      	ldr	r1, [pc, #416]	; (8001568 <ss_twr_initiator_RX+0x248>)
 80013c8:	200c      	movs	r0, #12
 80013ca:	f004 fa59 	bl	8005880 <dwt_writetxdata>
        dwt_writetxfctrl(sizeof(tx_poll_msg), 0, 1);          /* Zero offset in TX buffer, ranging. */
 80013ce:	2201      	movs	r2, #1
 80013d0:	2100      	movs	r1, #0
 80013d2:	200c      	movs	r0, #12
 80013d4:	f004 fa62 	bl	800589c <dwt_writetxfctrl>

        /* Start transmission, indicating that a response is expected so that reception is enabled automatically after the frame is sent and the delay
         * set by dwt_setrxaftertxdelay() has elapsed. */
        dwt_starttx(DWT_START_TX_IMMEDIATE | DWT_RESPONSE_EXPECTED);
 80013d8:	2002      	movs	r0, #2
 80013da:	f004 fa6d 	bl	80058b8 <dwt_starttx>

        /* We assume that the transmission is achieved correctly, poll for reception of a frame or error/timeout. See NOTE 8 below. */
        waitforsysstatus(&status_reg, NULL, (DWT_INT_RXFCG_BIT_MASK | SYS_STATUS_ALL_RX_TO | SYS_STATUS_ALL_RX_ERR), 0);
 80013de:	2300      	movs	r3, #0
 80013e0:	4a62      	ldr	r2, [pc, #392]	; (800156c <ss_twr_initiator_RX+0x24c>)
 80013e2:	2100      	movs	r1, #0
 80013e4:	4862      	ldr	r0, [pc, #392]	; (8001570 <ss_twr_initiator_RX+0x250>)
 80013e6:	f000 fd59 	bl	8001e9c <waitforsysstatus>

        /* Increment frame sequence number after transmission of the poll message (modulo 256). */
        frame_seq_nb++;
 80013ea:	4b5e      	ldr	r3, [pc, #376]	; (8001564 <ss_twr_initiator_RX+0x244>)
 80013ec:	781b      	ldrb	r3, [r3, #0]
 80013ee:	3301      	adds	r3, #1
 80013f0:	b2da      	uxtb	r2, r3
 80013f2:	4b5c      	ldr	r3, [pc, #368]	; (8001564 <ss_twr_initiator_RX+0x244>)
 80013f4:	701a      	strb	r2, [r3, #0]

        if (status_reg & DWT_INT_RXFCG_BIT_MASK){
 80013f6:	4b5e      	ldr	r3, [pc, #376]	; (8001570 <ss_twr_initiator_RX+0x250>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80013fe:	2b00      	cmp	r3, #0
 8001400:	f000 8092 	beq.w	8001528 <ss_twr_initiator_RX+0x208>

            uint16_t frame_len;

            /* Clear good RX frame event in the DW IC status register. */
            dwt_writesysstatuslo(DWT_INT_RXFCG_BIT_MASK);
 8001404:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001408:	f004 fb72 	bl	8005af0 <dwt_writesysstatuslo>

            /* A frame has been received, read it into the local buffer. */
            frame_len = dwt_getframelength();
 800140c:	f004 fba6 	bl	8005b5c <dwt_getframelength>
 8001410:	4603      	mov	r3, r0
 8001412:	86fb      	strh	r3, [r7, #54]	; 0x36

            if (frame_len <= sizeof(rx_buffer)){
 8001414:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8001416:	2b14      	cmp	r3, #20
 8001418:	f200 8089 	bhi.w	800152e <ss_twr_initiator_RX+0x20e>
                dwt_readrxdata(rx_buffer, frame_len, 0);
 800141c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800141e:	2200      	movs	r2, #0
 8001420:	4619      	mov	r1, r3
 8001422:	4854      	ldr	r0, [pc, #336]	; (8001574 <ss_twr_initiator_RX+0x254>)
 8001424:	f004 fb22 	bl	8005a6c <dwt_readrxdata>

                /* Check that the frame is the expected response from the companion "SS TWR responder" example.
                 * As the sequence number field of the frame is not relevant, it is cleared to simplify the validation of the frame. */
                rx_buffer[ALL_MSG_SN_IDX] = 0;
 8001428:	4b52      	ldr	r3, [pc, #328]	; (8001574 <ss_twr_initiator_RX+0x254>)
 800142a:	2200      	movs	r2, #0
 800142c:	709a      	strb	r2, [r3, #2]

                if ((memcmp(rx_buffer, rx_resp_msg, ALL_MSG_COMMON_LEN) == 0)){
 800142e:	220a      	movs	r2, #10
 8001430:	4951      	ldr	r1, [pc, #324]	; (8001578 <ss_twr_initiator_RX+0x258>)
 8001432:	4850      	ldr	r0, [pc, #320]	; (8001574 <ss_twr_initiator_RX+0x254>)
 8001434:	f012 feae 	bl	8014194 <memcmp>
 8001438:	4603      	mov	r3, r0
 800143a:	2b00      	cmp	r3, #0
 800143c:	d177      	bne.n	800152e <ss_twr_initiator_RX+0x20e>
                	car_rx = 1;
 800143e:	2301      	movs	r3, #1
 8001440:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
                	uint32_t poll_tx_ts, resp_rx_ts, poll_rx_ts, resp_tx_ts;
					int32_t rtd_init, rtd_resp;
					float clockOffsetRatio;

					/* Retrieve poll transmission and response reception timestamps. See NOTE 9 below. */
					poll_tx_ts = dwt_readtxtimestamplo32();
 8001444:	f004 fa4a 	bl	80058dc <dwt_readtxtimestamplo32>
 8001448:	6338      	str	r0, [r7, #48]	; 0x30
					resp_rx_ts = dwt_readrxtimestamplo32();
 800144a:	f004 fa6d 	bl	8005928 <dwt_readrxtimestamplo32>
 800144e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* Read carrier integrator value and calculate clock offset ratio. See NOTE 11 below. */
					clockOffsetRatio = ((float)dwt_readclockoffset()) / (uint32_t)(1 << 26);
 8001450:	f004 fb1a 	bl	8005a88 <dwt_readclockoffset>
 8001454:	4603      	mov	r3, r0
 8001456:	ee07 3a90 	vmov	s15, r3
 800145a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800145e:	eddf 6a47 	vldr	s13, [pc, #284]	; 800157c <ss_twr_initiator_RX+0x25c>
 8001462:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001466:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28

					/* Get timestamps embedded in response message. */
					resp_msg_get_ts(&rx_buffer[RESP_MSG_POLL_RX_TS_IDX], &poll_rx_ts);
 800146a:	f107 031c 	add.w	r3, r7, #28
 800146e:	4619      	mov	r1, r3
 8001470:	4843      	ldr	r0, [pc, #268]	; (8001580 <ss_twr_initiator_RX+0x260>)
 8001472:	f000 fced 	bl	8001e50 <resp_msg_get_ts>
					resp_msg_get_ts(&rx_buffer[RESP_MSG_RESP_TX_TS_IDX], &resp_tx_ts);
 8001476:	f107 0318 	add.w	r3, r7, #24
 800147a:	4619      	mov	r1, r3
 800147c:	4841      	ldr	r0, [pc, #260]	; (8001584 <ss_twr_initiator_RX+0x264>)
 800147e:	f000 fce7 	bl	8001e50 <resp_msg_get_ts>

					/* Compute time of flight and distance, using clock offset ratio to correct for differing local and remote clock rates */
					rtd_init = resp_rx_ts - poll_tx_ts;
 8001482:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001484:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001486:	1ad3      	subs	r3, r2, r3
 8001488:	627b      	str	r3, [r7, #36]	; 0x24
					rtd_resp = resp_tx_ts - poll_rx_ts;
 800148a:	69ba      	ldr	r2, [r7, #24]
 800148c:	69fb      	ldr	r3, [r7, #28]
 800148e:	1ad3      	subs	r3, r2, r3
 8001490:	623b      	str	r3, [r7, #32]

					tof = ((rtd_init - rtd_resp * (1 - clockOffsetRatio)) / 2.0) * DWT_TIME_UNITS;
 8001492:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001494:	ee07 3a90 	vmov	s15, r3
 8001498:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800149c:	6a3b      	ldr	r3, [r7, #32]
 800149e:	ee07 3a90 	vmov	s15, r3
 80014a2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80014a6:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 80014aa:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80014ae:	ee76 7a67 	vsub.f32	s15, s12, s15
 80014b2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80014b6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014ba:	ee17 0a90 	vmov	r0, s15
 80014be:	f7ff f87d 	bl	80005bc <__aeabi_f2d>
 80014c2:	f04f 0200 	mov.w	r2, #0
 80014c6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80014ca:	f7ff f9f9 	bl	80008c0 <__aeabi_ddiv>
 80014ce:	4602      	mov	r2, r0
 80014d0:	460b      	mov	r3, r1
 80014d2:	4610      	mov	r0, r2
 80014d4:	4619      	mov	r1, r3
 80014d6:	a31a      	add	r3, pc, #104	; (adr r3, 8001540 <ss_twr_initiator_RX+0x220>)
 80014d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014dc:	f7ff f8c6 	bl	800066c <__aeabi_dmul>
 80014e0:	4602      	mov	r2, r0
 80014e2:	460b      	mov	r3, r1
 80014e4:	4928      	ldr	r1, [pc, #160]	; (8001588 <ss_twr_initiator_RX+0x268>)
 80014e6:	e9c1 2300 	strd	r2, r3, [r1]
					distance = tof * SPEED_OF_LIGHT;
 80014ea:	4b27      	ldr	r3, [pc, #156]	; (8001588 <ss_twr_initiator_RX+0x268>)
 80014ec:	e9d3 0100 	ldrd	r0, r1, [r3]
 80014f0:	a315      	add	r3, pc, #84	; (adr r3, 8001548 <ss_twr_initiator_RX+0x228>)
 80014f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014f6:	f7ff f8b9 	bl	800066c <__aeabi_dmul>
 80014fa:	4602      	mov	r2, r0
 80014fc:	460b      	mov	r3, r1
 80014fe:	4923      	ldr	r1, [pc, #140]	; (800158c <ss_twr_initiator_RX+0x26c>)
 8001500:	e9c1 2300 	strd	r2, r3, [r1]
					/* Display computed distance on LCD. */
					//snprintf(dist_str, sizeof(dist_str), "DIST: %3.2f m", distance);

					*dist_data = distance;
 8001504:	4b21      	ldr	r3, [pc, #132]	; (800158c <ss_twr_initiator_RX+0x26c>)
 8001506:	e9d3 2300 	ldrd	r2, r3, [r3]
 800150a:	4610      	mov	r0, r2
 800150c:	4619      	mov	r1, r3
 800150e:	f7ff fb85 	bl	8000c1c <__aeabi_d2f>
 8001512:	4602      	mov	r2, r0
 8001514:	68bb      	ldr	r3, [r7, #8]
 8001516:	601a      	str	r2, [r3, #0]
					sprintf((char *)data, "%3.2f",distance);
 8001518:	4b1c      	ldr	r3, [pc, #112]	; (800158c <ss_twr_initiator_RX+0x26c>)
 800151a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800151e:	491c      	ldr	r1, [pc, #112]	; (8001590 <ss_twr_initiator_RX+0x270>)
 8001520:	68f8      	ldr	r0, [r7, #12]
 8001522:	f014 fab9 	bl	8015a98 <siprintf>
 8001526:	e002      	b.n	800152e <ss_twr_initiator_RX+0x20e>
                }
            }
        }
        else{
            /* Clear RX error/timeout events in the DW IC status register. */
            dwt_writesysstatuslo(SYS_STATUS_ALL_RX_TO | SYS_STATUS_ALL_RX_ERR);
 8001528:	481a      	ldr	r0, [pc, #104]	; (8001594 <ss_twr_initiator_RX+0x274>)
 800152a:	f004 fae1 	bl	8005af0 <dwt_writesysstatuslo>
        }

        /* Execute a delay between ranging exchanges. */
        Sleep(RNG_DELAY_MS);
 800152e:	200a      	movs	r0, #10
 8001530:	f000 fb7c 	bl	8001c2c <Sleep>
    while (!(car_rx)){
 8001534:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8001538:	2b00      	cmp	r3, #0
 800153a:	f43f af3c 	beq.w	80013b6 <ss_twr_initiator_RX+0x96>
    }
    while (!(ped_rx)){
 800153e:	e0ed      	b.n	800171c <ss_twr_initiator_RX+0x3fc>
 8001540:	3bce48fa 	.word	0x3bce48fa
 8001544:	3db13518 	.word	0x3db13518
 8001548:	13000000 	.word	0x13000000
 800154c:	41b1dd19 	.word	0x41b1dd19
 8001550:	080162e8 	.word	0x080162e8
 8001554:	080161e4 	.word	0x080161e4
 8001558:	20000010 	.word	0x20000010
 800155c:	080161f8 	.word	0x080161f8
 8001560:	20000060 	.word	0x20000060
 8001564:	2000034e 	.word	0x2000034e
 8001568:	20000020 	.word	0x20000020
 800156c:	3427d000 	.word	0x3427d000
 8001570:	20000364 	.word	0x20000364
 8001574:	20000350 	.word	0x20000350
 8001578:	2000002c 	.word	0x2000002c
 800157c:	4c800000 	.word	0x4c800000
 8001580:	2000035a 	.word	0x2000035a
 8001584:	2000035e 	.word	0x2000035e
 8001588:	20000368 	.word	0x20000368
 800158c:	20000370 	.word	0x20000370
 8001590:	0801620c 	.word	0x0801620c
 8001594:	34279000 	.word	0x34279000

            /* Write frame data to DW IC and prepare transmission. See NOTE 7 below. */
            tx_poll_msg_P[ALL_MSG_SN_IDX] = frame_seq_nb;
 8001598:	4b69      	ldr	r3, [pc, #420]	; (8001740 <ss_twr_initiator_RX+0x420>)
 800159a:	781a      	ldrb	r2, [r3, #0]
 800159c:	4b69      	ldr	r3, [pc, #420]	; (8001744 <ss_twr_initiator_RX+0x424>)
 800159e:	709a      	strb	r2, [r3, #2]
            dwt_writesysstatuslo(DWT_INT_TXFRS_BIT_MASK);
 80015a0:	2080      	movs	r0, #128	; 0x80
 80015a2:	f004 faa5 	bl	8005af0 <dwt_writesysstatuslo>
            dwt_writetxdata(sizeof(tx_poll_msg_P), tx_poll_msg_P, 0); /* Zero offset in TX buffer. */
 80015a6:	2200      	movs	r2, #0
 80015a8:	4966      	ldr	r1, [pc, #408]	; (8001744 <ss_twr_initiator_RX+0x424>)
 80015aa:	200c      	movs	r0, #12
 80015ac:	f004 f968 	bl	8005880 <dwt_writetxdata>
            dwt_writetxfctrl(sizeof(tx_poll_msg_P), 0, 1);          /* Zero offset in TX buffer, ranging. */
 80015b0:	2201      	movs	r2, #1
 80015b2:	2100      	movs	r1, #0
 80015b4:	200c      	movs	r0, #12
 80015b6:	f004 f971 	bl	800589c <dwt_writetxfctrl>

            /* Start transmission, indicating that a response is expected so that reception is enabled automatically after the frame is sent and the delay
             * set by dwt_setrxaftertxdelay() has elapsed. */
            dwt_starttx(DWT_START_TX_IMMEDIATE | DWT_RESPONSE_EXPECTED);
 80015ba:	2002      	movs	r0, #2
 80015bc:	f004 f97c 	bl	80058b8 <dwt_starttx>

            /* We assume that the transmission is achieved correctly, poll for reception of a frame or error/timeout. See NOTE 8 below. */
            waitforsysstatus(&status_reg, NULL, (DWT_INT_RXFCG_BIT_MASK | SYS_STATUS_ALL_RX_TO | SYS_STATUS_ALL_RX_ERR), 0);
 80015c0:	2300      	movs	r3, #0
 80015c2:	4a61      	ldr	r2, [pc, #388]	; (8001748 <ss_twr_initiator_RX+0x428>)
 80015c4:	2100      	movs	r1, #0
 80015c6:	4861      	ldr	r0, [pc, #388]	; (800174c <ss_twr_initiator_RX+0x42c>)
 80015c8:	f000 fc68 	bl	8001e9c <waitforsysstatus>

            /* Increment frame sequence number after transmission of the poll message (modulo 256). */
            frame_seq_nb++;
 80015cc:	4b5c      	ldr	r3, [pc, #368]	; (8001740 <ss_twr_initiator_RX+0x420>)
 80015ce:	781b      	ldrb	r3, [r3, #0]
 80015d0:	3301      	adds	r3, #1
 80015d2:	b2da      	uxtb	r2, r3
 80015d4:	4b5a      	ldr	r3, [pc, #360]	; (8001740 <ss_twr_initiator_RX+0x420>)
 80015d6:	701a      	strb	r2, [r3, #0]

            if (status_reg & DWT_INT_RXFCG_BIT_MASK){
 80015d8:	4b5c      	ldr	r3, [pc, #368]	; (800174c <ss_twr_initiator_RX+0x42c>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	f000 8095 	beq.w	8001710 <ss_twr_initiator_RX+0x3f0>

                uint16_t frame_len;

                /* Clear good RX frame event in the DW IC status register. */
                dwt_writesysstatuslo(DWT_INT_RXFCG_BIT_MASK);
 80015e6:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80015ea:	f004 fa81 	bl	8005af0 <dwt_writesysstatuslo>

                /* A frame has been received, read it into the local buffer. */
                frame_len = dwt_getframelength();
 80015ee:	f004 fab5 	bl	8005b5c <dwt_getframelength>
 80015f2:	4603      	mov	r3, r0
 80015f4:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c

                if (frame_len <= sizeof(rx_buffer)){
 80015f8:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 80015fc:	2b14      	cmp	r3, #20
 80015fe:	f200 808a 	bhi.w	8001716 <ss_twr_initiator_RX+0x3f6>
                    dwt_readrxdata(rx_buffer, frame_len, 0);
 8001602:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 8001606:	2200      	movs	r2, #0
 8001608:	4619      	mov	r1, r3
 800160a:	4851      	ldr	r0, [pc, #324]	; (8001750 <ss_twr_initiator_RX+0x430>)
 800160c:	f004 fa2e 	bl	8005a6c <dwt_readrxdata>

                    /* Check that the frame is the expected response from the companion "SS TWR responder" example.
                     * As the sequence number field of the frame is not relevant, it is cleared to simplify the validation of the frame. */
                    rx_buffer[ALL_MSG_SN_IDX] = 0;
 8001610:	4b4f      	ldr	r3, [pc, #316]	; (8001750 <ss_twr_initiator_RX+0x430>)
 8001612:	2200      	movs	r2, #0
 8001614:	709a      	strb	r2, [r3, #2]

                    if ((memcmp(rx_buffer, rx_resp_msg_P, ALL_MSG_COMMON_LEN) == 0)){
 8001616:	220a      	movs	r2, #10
 8001618:	494e      	ldr	r1, [pc, #312]	; (8001754 <ss_twr_initiator_RX+0x434>)
 800161a:	484d      	ldr	r0, [pc, #308]	; (8001750 <ss_twr_initiator_RX+0x430>)
 800161c:	f012 fdba 	bl	8014194 <memcmp>
 8001620:	4603      	mov	r3, r0
 8001622:	2b00      	cmp	r3, #0
 8001624:	d177      	bne.n	8001716 <ss_twr_initiator_RX+0x3f6>
                    	ped_rx = 1;
 8001626:	2301      	movs	r3, #1
 8001628:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
                    	uint32_t poll_tx_ts, resp_rx_ts, poll_rx_ts, resp_tx_ts;
    					int32_t rtd_init, rtd_resp;
    					float clockOffsetRatio;

    					/* Retrieve poll transmission and response reception timestamps. See NOTE 9 below. */
    					poll_tx_ts = dwt_readtxtimestamplo32();
 800162c:	f004 f956 	bl	80058dc <dwt_readtxtimestamplo32>
 8001630:	64b8      	str	r0, [r7, #72]	; 0x48
    					resp_rx_ts = dwt_readrxtimestamplo32();
 8001632:	f004 f979 	bl	8005928 <dwt_readrxtimestamplo32>
 8001636:	6478      	str	r0, [r7, #68]	; 0x44

    					/* Read carrier integrator value and calculate clock offset ratio. See NOTE 11 below. */
    					clockOffsetRatio = ((float)dwt_readclockoffset()) / (uint32_t)(1 << 26);
 8001638:	f004 fa26 	bl	8005a88 <dwt_readclockoffset>
 800163c:	4603      	mov	r3, r0
 800163e:	ee07 3a90 	vmov	s15, r3
 8001642:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001646:	eddf 6a44 	vldr	s13, [pc, #272]	; 8001758 <ss_twr_initiator_RX+0x438>
 800164a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800164e:	edc7 7a10 	vstr	s15, [r7, #64]	; 0x40

    					/* Get timestamps embedded in response message. */
    					resp_msg_get_ts(&rx_buffer[RESP_MSG_POLL_RX_TS_IDX], &poll_rx_ts);
 8001652:	f107 0314 	add.w	r3, r7, #20
 8001656:	4619      	mov	r1, r3
 8001658:	4840      	ldr	r0, [pc, #256]	; (800175c <ss_twr_initiator_RX+0x43c>)
 800165a:	f000 fbf9 	bl	8001e50 <resp_msg_get_ts>
    					resp_msg_get_ts(&rx_buffer[RESP_MSG_RESP_TX_TS_IDX], &resp_tx_ts);
 800165e:	f107 0310 	add.w	r3, r7, #16
 8001662:	4619      	mov	r1, r3
 8001664:	483e      	ldr	r0, [pc, #248]	; (8001760 <ss_twr_initiator_RX+0x440>)
 8001666:	f000 fbf3 	bl	8001e50 <resp_msg_get_ts>

    					/* Compute time of flight and distance, using clock offset ratio to correct for differing local and remote clock rates */
    					rtd_init = resp_rx_ts - poll_tx_ts;
 800166a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800166c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800166e:	1ad3      	subs	r3, r2, r3
 8001670:	63fb      	str	r3, [r7, #60]	; 0x3c
    					rtd_resp = resp_tx_ts - poll_rx_ts;
 8001672:	693a      	ldr	r2, [r7, #16]
 8001674:	697b      	ldr	r3, [r7, #20]
 8001676:	1ad3      	subs	r3, r2, r3
 8001678:	63bb      	str	r3, [r7, #56]	; 0x38

    					tof = ((rtd_init - rtd_resp * (1 - clockOffsetRatio)) / 2.0) * DWT_TIME_UNITS;
 800167a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800167c:	ee07 3a90 	vmov	s15, r3
 8001680:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001684:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001686:	ee07 3a90 	vmov	s15, r3
 800168a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800168e:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8001692:	edd7 7a10 	vldr	s15, [r7, #64]	; 0x40
 8001696:	ee76 7a67 	vsub.f32	s15, s12, s15
 800169a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800169e:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016a2:	ee17 0a90 	vmov	r0, s15
 80016a6:	f7fe ff89 	bl	80005bc <__aeabi_f2d>
 80016aa:	f04f 0200 	mov.w	r2, #0
 80016ae:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80016b2:	f7ff f905 	bl	80008c0 <__aeabi_ddiv>
 80016b6:	4602      	mov	r2, r0
 80016b8:	460b      	mov	r3, r1
 80016ba:	4610      	mov	r0, r2
 80016bc:	4619      	mov	r1, r3
 80016be:	a31c      	add	r3, pc, #112	; (adr r3, 8001730 <ss_twr_initiator_RX+0x410>)
 80016c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016c4:	f7fe ffd2 	bl	800066c <__aeabi_dmul>
 80016c8:	4602      	mov	r2, r0
 80016ca:	460b      	mov	r3, r1
 80016cc:	4925      	ldr	r1, [pc, #148]	; (8001764 <ss_twr_initiator_RX+0x444>)
 80016ce:	e9c1 2300 	strd	r2, r3, [r1]
    					distance = tof * SPEED_OF_LIGHT;
 80016d2:	4b24      	ldr	r3, [pc, #144]	; (8001764 <ss_twr_initiator_RX+0x444>)
 80016d4:	e9d3 0100 	ldrd	r0, r1, [r3]
 80016d8:	a317      	add	r3, pc, #92	; (adr r3, 8001738 <ss_twr_initiator_RX+0x418>)
 80016da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016de:	f7fe ffc5 	bl	800066c <__aeabi_dmul>
 80016e2:	4602      	mov	r2, r0
 80016e4:	460b      	mov	r3, r1
 80016e6:	4920      	ldr	r1, [pc, #128]	; (8001768 <ss_twr_initiator_RX+0x448>)
 80016e8:	e9c1 2300 	strd	r2, r3, [r1]
    					/* Display computed distance on LCD. */
    					//snprintf(dist_str, sizeof(dist_str), "DIST: %3.2f m", distance);

    					*dist_data2 = distance;
 80016ec:	4b1e      	ldr	r3, [pc, #120]	; (8001768 <ss_twr_initiator_RX+0x448>)
 80016ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016f2:	4610      	mov	r0, r2
 80016f4:	4619      	mov	r1, r3
 80016f6:	f7ff fa91 	bl	8000c1c <__aeabi_d2f>
 80016fa:	4602      	mov	r2, r0
 80016fc:	683b      	ldr	r3, [r7, #0]
 80016fe:	601a      	str	r2, [r3, #0]
    					sprintf((char *)data2, "%3.2f",distance);
 8001700:	4b19      	ldr	r3, [pc, #100]	; (8001768 <ss_twr_initiator_RX+0x448>)
 8001702:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001706:	4919      	ldr	r1, [pc, #100]	; (800176c <ss_twr_initiator_RX+0x44c>)
 8001708:	6878      	ldr	r0, [r7, #4]
 800170a:	f014 f9c5 	bl	8015a98 <siprintf>
 800170e:	e002      	b.n	8001716 <ss_twr_initiator_RX+0x3f6>
                    }
                }
            }
            else{
                /* Clear RX error/timeout events in the DW IC status register. */
                dwt_writesysstatuslo(SYS_STATUS_ALL_RX_TO | SYS_STATUS_ALL_RX_ERR);
 8001710:	4817      	ldr	r0, [pc, #92]	; (8001770 <ss_twr_initiator_RX+0x450>)
 8001712:	f004 f9ed 	bl	8005af0 <dwt_writesysstatuslo>
            }

            /* Execute a delay between ranging exchanges. */
            Sleep(RNG_DELAY_MS);
 8001716:	200a      	movs	r0, #10
 8001718:	f000 fa88 	bl	8001c2c <Sleep>
    while (!(ped_rx)){
 800171c:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 8001720:	2b00      	cmp	r3, #0
 8001722:	f43f af39 	beq.w	8001598 <ss_twr_initiator_RX+0x278>
        }
    return 0;
 8001726:	2300      	movs	r3, #0
}
 8001728:	4618      	mov	r0, r3
 800172a:	3750      	adds	r7, #80	; 0x50
 800172c:	46bd      	mov	sp, r7
 800172e:	bd80      	pop	{r7, pc}
 8001730:	3bce48fa 	.word	0x3bce48fa
 8001734:	3db13518 	.word	0x3db13518
 8001738:	13000000 	.word	0x13000000
 800173c:	41b1dd19 	.word	0x41b1dd19
 8001740:	2000034e 	.word	0x2000034e
 8001744:	20000040 	.word	0x20000040
 8001748:	3427d000 	.word	0x3427d000
 800174c:	20000364 	.word	0x20000364
 8001750:	20000350 	.word	0x20000350
 8001754:	2000004c 	.word	0x2000004c
 8001758:	4c800000 	.word	0x4c800000
 800175c:	2000035a 	.word	0x2000035a
 8001760:	2000035e 	.word	0x2000035e
 8001764:	20000368 	.word	0x20000368
 8001768:	20000370 	.word	0x20000370
 800176c:	0801620c 	.word	0x0801620c
 8001770:	34279000 	.word	0x34279000

08001774 <decamutexon>:
 * output parameters
 *
 * returns the state of the DW1000 interrupt
 */
decaIrqStatus_t decamutexon(void)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b082      	sub	sp, #8
 8001778:	af00      	add	r7, sp, #0
    decaIrqStatus_t s = port_GetEXT_IRQStatus();
 800177a:	f000 fb37 	bl	8001dec <port_GetEXT_IRQStatus>
 800177e:	4603      	mov	r3, r0
 8001780:	607b      	str	r3, [r7, #4]

    if (s)
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	2b00      	cmp	r3, #0
 8001786:	d001      	beq.n	800178c <decamutexon+0x18>
    {
        port_DisableEXT_IRQ(); // disable the external interrupt line
 8001788:	f000 fb0c 	bl	8001da4 <port_DisableEXT_IRQ>
    }
    return s; // return state before disable, value is used to re-enable in decamutexoff call
 800178c:	687b      	ldr	r3, [r7, #4]
}
 800178e:	4618      	mov	r0, r3
 8001790:	3708      	adds	r7, #8
 8001792:	46bd      	mov	sp, r7
 8001794:	bd80      	pop	{r7, pc}

08001796 <decamutexoff>:
 * output parameters
 *
 * returns the state of the DW1000 interrupt
 */
void decamutexoff(decaIrqStatus_t s) // put a function here that re-enables the interrupt at the end of the critical section
{
 8001796:	b580      	push	{r7, lr}
 8001798:	b082      	sub	sp, #8
 800179a:	af00      	add	r7, sp, #0
 800179c:	6078      	str	r0, [r7, #4]
    if (s)
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d001      	beq.n	80017a8 <decamutexoff+0x12>
    { // need to check the port state as we can't use level sensitive interrupt on the STM ARM
        port_EnableEXT_IRQ();
 80017a4:	f000 fb10 	bl	8001dc8 <port_EnableEXT_IRQ>
    }
}
 80017a8:	bf00      	nop
 80017aa:	3708      	adds	r7, #8
 80017ac:	46bd      	mov	sp, r7
 80017ae:	bd80      	pop	{r7, pc}

080017b0 <deca_sleep>:
#include <deca_device_api.h>
#include <port.h>

/* Wrapper function to be used by decadriver. Declared in deca_device_api.h */
void deca_sleep(unsigned int time_ms)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b082      	sub	sp, #8
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
    Sleep(time_ms);
 80017b8:	6878      	ldr	r0, [r7, #4]
 80017ba:	f000 fa37 	bl	8001c2c <Sleep>
}
 80017be:	bf00      	nop
 80017c0:	3708      	adds	r7, #8
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bd80      	pop	{r7, pc}

080017c6 <deca_usleep>:

/* Wrapper function to be used by decadriver. Declared in deca_device_api.h */
void deca_usleep(unsigned long time_us)
{
 80017c6:	b580      	push	{r7, lr}
 80017c8:	b082      	sub	sp, #8
 80017ca:	af00      	add	r7, sp, #0
 80017cc:	6078      	str	r0, [r7, #4]
    usleep(time_us);
 80017ce:	6878      	ldr	r0, [r7, #4]
 80017d0:	f000 fa10 	bl	8001bf4 <usleep>
}
 80017d4:	bf00      	nop
 80017d6:	3708      	adds	r7, #8
 80017d8:	46bd      	mov	sp, r7
 80017da:	bd80      	pop	{r7, pc}

080017dc <writetospiwithcrc>:
 * Low level abstract function to write to the SPI when SPI CRC mode is used
 * Takes two separate byte buffers for write header and write data, and a CRC8 byte which is written last
 * returns 0 for success, or -1 for error
 */
int writetospiwithcrc(uint16_t headerLength, const uint8_t *headerBuffer, uint16_t bodyLength, const uint8_t *bodyBuffer, uint8_t crc8)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b086      	sub	sp, #24
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	60b9      	str	r1, [r7, #8]
 80017e4:	607b      	str	r3, [r7, #4]
 80017e6:	4603      	mov	r3, r0
 80017e8:	81fb      	strh	r3, [r7, #14]
 80017ea:	4613      	mov	r3, r2
 80017ec:	81bb      	strh	r3, [r7, #12]
#ifdef DWT_ENABLE_CRC
    decaIrqStatus_t stat;
    stat = decamutexon();
 80017ee:	f7ff ffc1 	bl	8001774 <decamutexon>
 80017f2:	6178      	str	r0, [r7, #20]
    while (HAL_SPI_GetState(hcurrent_active_spi) != HAL_SPI_STATE_READY);
 80017f4:	bf00      	nop
 80017f6:	4b1d      	ldr	r3, [pc, #116]	; (800186c <writetospiwithcrc+0x90>)
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	4618      	mov	r0, r3
 80017fc:	f002 fa4f 	bl	8003c9e <HAL_SPI_GetState>
 8001800:	4603      	mov	r3, r0
 8001802:	2b01      	cmp	r3, #1
 8001804:	d1f7      	bne.n	80017f6 <writetospiwithcrc+0x1a>

    HAL_GPIO_WritePin(DW_NSS_GPIO_Port, pin_io_active_spi, SPI_CS_state); /**< Put chip select line low */
 8001806:	4b1a      	ldr	r3, [pc, #104]	; (8001870 <writetospiwithcrc+0x94>)
 8001808:	881b      	ldrh	r3, [r3, #0]
 800180a:	4a1a      	ldr	r2, [pc, #104]	; (8001874 <writetospiwithcrc+0x98>)
 800180c:	7812      	ldrb	r2, [r2, #0]
 800180e:	4619      	mov	r1, r3
 8001810:	4819      	ldr	r0, [pc, #100]	; (8001878 <writetospiwithcrc+0x9c>)
 8001812:	f001 fc0d 	bl	8003030 <HAL_GPIO_WritePin>


    HAL_SPI_Transmit(hcurrent_active_spi, (uint8_t *)headerBuffer, headerLength, 10);    /* Send header in polling mode */
 8001816:	4b15      	ldr	r3, [pc, #84]	; (800186c <writetospiwithcrc+0x90>)
 8001818:	6818      	ldr	r0, [r3, #0]
 800181a:	89fa      	ldrh	r2, [r7, #14]
 800181c:	230a      	movs	r3, #10
 800181e:	68b9      	ldr	r1, [r7, #8]
 8001820:	f002 f901 	bl	8003a26 <HAL_SPI_Transmit>
    HAL_SPI_Transmit(hcurrent_active_spi, (uint8_t *)bodyBuffer, bodyLength, 10);        /* Send data in polling mode */
 8001824:	4b11      	ldr	r3, [pc, #68]	; (800186c <writetospiwithcrc+0x90>)
 8001826:	6818      	ldr	r0, [r3, #0]
 8001828:	89ba      	ldrh	r2, [r7, #12]
 800182a:	230a      	movs	r3, #10
 800182c:	6879      	ldr	r1, [r7, #4]
 800182e:	f002 f8fa 	bl	8003a26 <HAL_SPI_Transmit>
    HAL_SPI_Transmit(hcurrent_active_spi, (uint8_t *)&crc8, 1, 10);      /* Send data in polling mode */
 8001832:	4b0e      	ldr	r3, [pc, #56]	; (800186c <writetospiwithcrc+0x90>)
 8001834:	6818      	ldr	r0, [r3, #0]
 8001836:	230a      	movs	r3, #10
 8001838:	2201      	movs	r2, #1
 800183a:	f107 0120 	add.w	r1, r7, #32
 800183e:	f002 f8f2 	bl	8003a26 <HAL_SPI_Transmit>

    HAL_GPIO_WritePin(DW_NSS_GPIO_Port, pin_io_active_spi,(GPIO_PinState)(!((uint8_t)SPI_CS_state))); /**< Put chip select line high */
 8001842:	4b0b      	ldr	r3, [pc, #44]	; (8001870 <writetospiwithcrc+0x94>)
 8001844:	8819      	ldrh	r1, [r3, #0]
 8001846:	4b0b      	ldr	r3, [pc, #44]	; (8001874 <writetospiwithcrc+0x98>)
 8001848:	781b      	ldrb	r3, [r3, #0]
 800184a:	2b00      	cmp	r3, #0
 800184c:	bf0c      	ite	eq
 800184e:	2301      	moveq	r3, #1
 8001850:	2300      	movne	r3, #0
 8001852:	b2db      	uxtb	r3, r3
 8001854:	461a      	mov	r2, r3
 8001856:	4808      	ldr	r0, [pc, #32]	; (8001878 <writetospiwithcrc+0x9c>)
 8001858:	f001 fbea 	bl	8003030 <HAL_GPIO_WritePin>

    decamutexoff(stat);
 800185c:	6978      	ldr	r0, [r7, #20]
 800185e:	f7ff ff9a 	bl	8001796 <decamutexoff>
#endif //DWT_ENABLE_CRC
    return 0;
 8001862:	2300      	movs	r3, #0
} // end writetospiwithcrc()
 8001864:	4618      	mov	r0, r3
 8001866:	3718      	adds	r7, #24
 8001868:	46bd      	mov	sp, r7
 800186a:	bd80      	pop	{r7, pc}
 800186c:	20000068 	.word	0x20000068
 8001870:	2000006c 	.word	0x2000006c
 8001874:	20000460 	.word	0x20000460
 8001878:	40020000 	.word	0x40020000

0800187c <writetospi>:
 * Low level abstract function to write to the SPI
 * Takes two separate byte buffers for write header and write data
 * returns 0 for success, or -1 for error
 */
int writetospi(uint16_t headerLength, const uint8_t *headerBuffer, uint16_t bodyLength, const uint8_t *bodyBuffer)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b086      	sub	sp, #24
 8001880:	af00      	add	r7, sp, #0
 8001882:	60b9      	str	r1, [r7, #8]
 8001884:	607b      	str	r3, [r7, #4]
 8001886:	4603      	mov	r3, r0
 8001888:	81fb      	strh	r3, [r7, #14]
 800188a:	4613      	mov	r3, r2
 800188c:	81bb      	strh	r3, [r7, #12]
    decaIrqStatus_t stat;
    stat = decamutexon();
 800188e:	f7ff ff71 	bl	8001774 <decamutexon>
 8001892:	6178      	str	r0, [r7, #20]

    while (HAL_SPI_GetState(hcurrent_active_spi) != HAL_SPI_STATE_READY);
 8001894:	bf00      	nop
 8001896:	4b1c      	ldr	r3, [pc, #112]	; (8001908 <writetospi+0x8c>)
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	4618      	mov	r0, r3
 800189c:	f002 f9ff 	bl	8003c9e <HAL_SPI_GetState>
 80018a0:	4603      	mov	r3, r0
 80018a2:	2b01      	cmp	r3, #1
 80018a4:	d1f7      	bne.n	8001896 <writetospi+0x1a>

    HAL_GPIO_WritePin(DW_NSS_GPIO_Port, pin_io_active_spi, SPI_CS_state); /**< Put chip select line low */
 80018a6:	4b19      	ldr	r3, [pc, #100]	; (800190c <writetospi+0x90>)
 80018a8:	881b      	ldrh	r3, [r3, #0]
 80018aa:	4a19      	ldr	r2, [pc, #100]	; (8001910 <writetospi+0x94>)
 80018ac:	7812      	ldrb	r2, [r2, #0]
 80018ae:	4619      	mov	r1, r3
 80018b0:	4818      	ldr	r0, [pc, #96]	; (8001914 <writetospi+0x98>)
 80018b2:	f001 fbbd 	bl	8003030 <HAL_GPIO_WritePin>

    HAL_SPI_Transmit(hcurrent_active_spi, (uint8_t *)headerBuffer, headerLength, HAL_MAX_DELAY); /* Send header in polling mode */
 80018b6:	4b14      	ldr	r3, [pc, #80]	; (8001908 <writetospi+0x8c>)
 80018b8:	6818      	ldr	r0, [r3, #0]
 80018ba:	89fa      	ldrh	r2, [r7, #14]
 80018bc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80018c0:	68b9      	ldr	r1, [r7, #8]
 80018c2:	f002 f8b0 	bl	8003a26 <HAL_SPI_Transmit>

    if(bodyLength != 0)
 80018c6:	89bb      	ldrh	r3, [r7, #12]
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d007      	beq.n	80018dc <writetospi+0x60>
    {
        HAL_SPI_Transmit(hcurrent_active_spi, (uint8_t *)bodyBuffer,   bodyLength, HAL_MAX_DELAY);     /* Send data in polling mode */
 80018cc:	4b0e      	ldr	r3, [pc, #56]	; (8001908 <writetospi+0x8c>)
 80018ce:	6818      	ldr	r0, [r3, #0]
 80018d0:	89ba      	ldrh	r2, [r7, #12]
 80018d2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80018d6:	6879      	ldr	r1, [r7, #4]
 80018d8:	f002 f8a5 	bl	8003a26 <HAL_SPI_Transmit>
    }

    HAL_GPIO_WritePin(DW_NSS_GPIO_Port, pin_io_active_spi, (GPIO_PinState)(!((uint8_t)SPI_CS_state))); /**< Put chip select line high */
 80018dc:	4b0b      	ldr	r3, [pc, #44]	; (800190c <writetospi+0x90>)
 80018de:	8819      	ldrh	r1, [r3, #0]
 80018e0:	4b0b      	ldr	r3, [pc, #44]	; (8001910 <writetospi+0x94>)
 80018e2:	781b      	ldrb	r3, [r3, #0]
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	bf0c      	ite	eq
 80018e8:	2301      	moveq	r3, #1
 80018ea:	2300      	movne	r3, #0
 80018ec:	b2db      	uxtb	r3, r3
 80018ee:	461a      	mov	r2, r3
 80018f0:	4808      	ldr	r0, [pc, #32]	; (8001914 <writetospi+0x98>)
 80018f2:	f001 fb9d 	bl	8003030 <HAL_GPIO_WritePin>

    decamutexoff(stat);
 80018f6:	6978      	ldr	r0, [r7, #20]
 80018f8:	f7ff ff4d 	bl	8001796 <decamutexoff>

    return 0;
 80018fc:	2300      	movs	r3, #0
} // end writetospi()
 80018fe:	4618      	mov	r0, r3
 8001900:	3718      	adds	r7, #24
 8001902:	46bd      	mov	sp, r7
 8001904:	bd80      	pop	{r7, pc}
 8001906:	bf00      	nop
 8001908:	20000068 	.word	0x20000068
 800190c:	2000006c 	.word	0x2000006c
 8001910:	20000460 	.word	0x20000460
 8001914:	40020000 	.word	0x40020000

08001918 <readfromspi>:
 * returns the offset into read buffer where first byte of read data may be found,
 * or returns -1 if there was an error
 */
//#pragma GCC optimize ("O3")
int readfromspi(uint16_t headerLength, uint8_t *headerBuffer, uint16_t readlength, uint8_t *readBuffer)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b086      	sub	sp, #24
 800191c:	af00      	add	r7, sp, #0
 800191e:	60b9      	str	r1, [r7, #8]
 8001920:	607b      	str	r3, [r7, #4]
 8001922:	4603      	mov	r3, r0
 8001924:	81fb      	strh	r3, [r7, #14]
 8001926:	4613      	mov	r3, r2
 8001928:	81bb      	strh	r3, [r7, #12]

    decaIrqStatus_t stat;
    stat = decamutexon();
 800192a:	f7ff ff23 	bl	8001774 <decamutexon>
 800192e:	6178      	str	r0, [r7, #20]

    /* Blocking: Check whether previous transfer has been finished */
    while (HAL_SPI_GetState(hcurrent_active_spi) != HAL_SPI_STATE_READY);
 8001930:	bf00      	nop
 8001932:	4b2e      	ldr	r3, [pc, #184]	; (80019ec <readfromspi+0xd4>)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	4618      	mov	r0, r3
 8001938:	f002 f9b1 	bl	8003c9e <HAL_SPI_GetState>
 800193c:	4603      	mov	r3, r0
 800193e:	2b01      	cmp	r3, #1
 8001940:	d1f7      	bne.n	8001932 <readfromspi+0x1a>

    HAL_GPIO_WritePin(DW_NSS_GPIO_Port, pin_io_active_spi, SPI_CS_state); /**< Put chip select line low */
 8001942:	4b2b      	ldr	r3, [pc, #172]	; (80019f0 <readfromspi+0xd8>)
 8001944:	881b      	ldrh	r3, [r3, #0]
 8001946:	4a2b      	ldr	r2, [pc, #172]	; (80019f4 <readfromspi+0xdc>)
 8001948:	7812      	ldrb	r2, [r2, #0]
 800194a:	4619      	mov	r1, r3
 800194c:	482a      	ldr	r0, [pc, #168]	; (80019f8 <readfromspi+0xe0>)
 800194e:	f001 fb6f 	bl	8003030 <HAL_GPIO_WritePin>

    /* Send header */
    HAL_SPI_Transmit(hcurrent_active_spi, (uint8_t*)headerBuffer, headerLength, HAL_MAX_DELAY); //No timeout
 8001952:	4b26      	ldr	r3, [pc, #152]	; (80019ec <readfromspi+0xd4>)
 8001954:	6818      	ldr	r0, [r3, #0]
 8001956:	89fa      	ldrh	r2, [r7, #14]
 8001958:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800195c:	68b9      	ldr	r1, [r7, #8]
 800195e:	f002 f862 	bl	8003a26 <HAL_SPI_Transmit>

    while(__HAL_SPI_GET_FLAG(hcurrent_active_spi, SPI_FLAG_TXE) == RESET)//Verify that the transmit was ended
 8001962:	bf00      	nop
 8001964:	4b21      	ldr	r3, [pc, #132]	; (80019ec <readfromspi+0xd4>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	689b      	ldr	r3, [r3, #8]
 800196c:	f003 0302 	and.w	r3, r3, #2
 8001970:	2b02      	cmp	r3, #2
 8001972:	d1f7      	bne.n	8001964 <readfromspi+0x4c>
    {
    }

    /* for the data buffer use LL functions directly as the HAL SPI read function
     * has issue reading single bytes */
    while (readlength-- > 0)
 8001974:	e01f      	b.n	80019b6 <readfromspi+0x9e>
    {
        /* Wait until TXE flag is set to send data */
        while(__HAL_SPI_GET_FLAG(hcurrent_active_spi, SPI_FLAG_TXE) == RESET)
 8001976:	bf00      	nop
 8001978:	4b1c      	ldr	r3, [pc, #112]	; (80019ec <readfromspi+0xd4>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	689b      	ldr	r3, [r3, #8]
 8001980:	f003 0302 	and.w	r3, r3, #2
 8001984:	2b02      	cmp	r3, #2
 8001986:	d1f7      	bne.n	8001978 <readfromspi+0x60>
        {
        }

        hcurrent_active_spi->Instance->DR=0;
 8001988:	4b18      	ldr	r3, [pc, #96]	; (80019ec <readfromspi+0xd4>)
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	2200      	movs	r2, #0
 8001990:	60da      	str	r2, [r3, #12]
        /* set output to 0 (MOSI), this is necessary for
        e.g. when waking up DW3000 from DEEPSLEEP via dwt_spicswakeup() function.
        */

        /* Wait until RXNE flag is set to read data */
        while(__HAL_SPI_GET_FLAG(hcurrent_active_spi, SPI_FLAG_RXNE) == RESET)
 8001992:	bf00      	nop
 8001994:	4b15      	ldr	r3, [pc, #84]	; (80019ec <readfromspi+0xd4>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	689b      	ldr	r3, [r3, #8]
 800199c:	f003 0301 	and.w	r3, r3, #1
 80019a0:	2b01      	cmp	r3, #1
 80019a2:	d1f7      	bne.n	8001994 <readfromspi+0x7c>
        {
        }

        (*readBuffer++) = hcurrent_active_spi->Instance->DR;  //copy data read form (MISO)
 80019a4:	4b11      	ldr	r3, [pc, #68]	; (80019ec <readfromspi+0xd4>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	68d9      	ldr	r1, [r3, #12]
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	1c5a      	adds	r2, r3, #1
 80019b0:	607a      	str	r2, [r7, #4]
 80019b2:	b2ca      	uxtb	r2, r1
 80019b4:	701a      	strb	r2, [r3, #0]
    while (readlength-- > 0)
 80019b6:	89bb      	ldrh	r3, [r7, #12]
 80019b8:	1e5a      	subs	r2, r3, #1
 80019ba:	81ba      	strh	r2, [r7, #12]
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d1da      	bne.n	8001976 <readfromspi+0x5e>
    }


    HAL_GPIO_WritePin(DW_NSS_GPIO_Port, pin_io_active_spi, (GPIO_PinState)(!((uint8_t)SPI_CS_state))); /**< Put chip select line high */
 80019c0:	4b0b      	ldr	r3, [pc, #44]	; (80019f0 <readfromspi+0xd8>)
 80019c2:	8819      	ldrh	r1, [r3, #0]
 80019c4:	4b0b      	ldr	r3, [pc, #44]	; (80019f4 <readfromspi+0xdc>)
 80019c6:	781b      	ldrb	r3, [r3, #0]
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	bf0c      	ite	eq
 80019cc:	2301      	moveq	r3, #1
 80019ce:	2300      	movne	r3, #0
 80019d0:	b2db      	uxtb	r3, r3
 80019d2:	461a      	mov	r2, r3
 80019d4:	4808      	ldr	r0, [pc, #32]	; (80019f8 <readfromspi+0xe0>)
 80019d6:	f001 fb2b 	bl	8003030 <HAL_GPIO_WritePin>

    decamutexoff(stat);
 80019da:	6978      	ldr	r0, [r7, #20]
 80019dc:	f7ff fedb 	bl	8001796 <decamutexoff>

    return 0;
 80019e0:	2300      	movs	r3, #0
} // end readfromspi()
 80019e2:	4618      	mov	r0, r3
 80019e4:	3718      	adds	r7, #24
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bd80      	pop	{r7, pc}
 80019ea:	bf00      	nop
 80019ec:	20000068 	.word	0x20000068
 80019f0:	2000006c 	.word	0x2000006c
 80019f4:	20000460 	.word	0x20000460
 80019f8:	40020000 	.word	0x40020000
 80019fc:	00000000 	.word	0x00000000

08001a00 <get_XY_cood>:


//extern struct data data_rx;


int get_XY_cood(float pdoa, float dist, uint8_t *X_data, uint8_t *Y_data){
 8001a00:	b5b0      	push	{r4, r5, r7, lr}
 8001a02:	b08c      	sub	sp, #48	; 0x30
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	ed87 0a03 	vstr	s0, [r7, #12]
 8001a0a:	edc7 0a02 	vstr	s1, [r7, #8]
 8001a0e:	6078      	str	r0, [r7, #4]
 8001a10:	6039      	str	r1, [r7, #0]

    float	r_m, x_m, y_m, l_m, d_m;
    double	p_diff_m; /* Path difference between the ports (m). */


	l_m = L_M_5;
 8001a12:	4b51      	ldr	r3, [pc, #324]	; (8001b58 <get_XY_cood+0x158>)
 8001a14:	62bb      	str	r3, [r7, #40]	; 0x28
	d_m = D_M_5;
 8001a16:	4b51      	ldr	r3, [pc, #324]	; (8001b5c <get_XY_cood+0x15c>)
 8001a18:	627b      	str	r3, [r7, #36]	; 0x24

    r_m = (dist-0.2) / 100.0f;
 8001a1a:	68b8      	ldr	r0, [r7, #8]
 8001a1c:	f7fe fdce 	bl	80005bc <__aeabi_f2d>
 8001a20:	a34b      	add	r3, pc, #300	; (adr r3, 8001b50 <get_XY_cood+0x150>)
 8001a22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a26:	f7fe fc69 	bl	80002fc <__aeabi_dsub>
 8001a2a:	4602      	mov	r2, r0
 8001a2c:	460b      	mov	r3, r1
 8001a2e:	4610      	mov	r0, r2
 8001a30:	4619      	mov	r1, r3
 8001a32:	f04f 0200 	mov.w	r2, #0
 8001a36:	4b4a      	ldr	r3, [pc, #296]	; (8001b60 <get_XY_cood+0x160>)
 8001a38:	f7fe ff42 	bl	80008c0 <__aeabi_ddiv>
 8001a3c:	4602      	mov	r2, r0
 8001a3e:	460b      	mov	r3, r1
 8001a40:	4610      	mov	r0, r2
 8001a42:	4619      	mov	r1, r3
 8001a44:	f7ff f8ea 	bl	8000c1c <__aeabi_d2f>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	623b      	str	r3, [r7, #32]

	p_diff_m = (pdoa / 360.0f * l_m);
 8001a4c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001a50:	eddf 6a44 	vldr	s13, [pc, #272]	; 8001b64 <get_XY_cood+0x164>
 8001a54:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001a58:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001a5c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a60:	ee17 0a90 	vmov	r0, s15
 8001a64:	f7fe fdaa 	bl	80005bc <__aeabi_f2d>
 8001a68:	4602      	mov	r2, r0
 8001a6a:	460b      	mov	r3, r1
 8001a6c:	e9c7 2306 	strd	r2, r3, [r7, #24]

    /* x and y from path difference and range */
    x_m = p_diff_m  / d_m * r_m;
 8001a70:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001a72:	f7fe fda3 	bl	80005bc <__aeabi_f2d>
 8001a76:	4602      	mov	r2, r0
 8001a78:	460b      	mov	r3, r1
 8001a7a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001a7e:	f7fe ff1f 	bl	80008c0 <__aeabi_ddiv>
 8001a82:	4602      	mov	r2, r0
 8001a84:	460b      	mov	r3, r1
 8001a86:	4614      	mov	r4, r2
 8001a88:	461d      	mov	r5, r3
 8001a8a:	6a38      	ldr	r0, [r7, #32]
 8001a8c:	f7fe fd96 	bl	80005bc <__aeabi_f2d>
 8001a90:	4602      	mov	r2, r0
 8001a92:	460b      	mov	r3, r1
 8001a94:	4620      	mov	r0, r4
 8001a96:	4629      	mov	r1, r5
 8001a98:	f7fe fde8 	bl	800066c <__aeabi_dmul>
 8001a9c:	4602      	mov	r2, r0
 8001a9e:	460b      	mov	r3, r1
 8001aa0:	4610      	mov	r0, r2
 8001aa2:	4619      	mov	r1, r3
 8001aa4:	f7ff f8ba 	bl	8000c1c <__aeabi_d2f>
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	617b      	str	r3, [r7, #20]

    if (fabs(x_m) < r_m){
 8001aac:	edd7 7a05 	vldr	s15, [r7, #20]
 8001ab0:	eef0 7ae7 	vabs.f32	s15, s15
 8001ab4:	ed97 7a08 	vldr	s14, [r7, #32]
 8001ab8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001abc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ac0:	dd1c      	ble.n	8001afc <get_XY_cood+0xfc>
    	y_m = sqrt(r_m*r_m - x_m*x_m);
 8001ac2:	edd7 7a08 	vldr	s15, [r7, #32]
 8001ac6:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8001aca:	edd7 7a05 	vldr	s15, [r7, #20]
 8001ace:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001ad2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ad6:	ee17 0a90 	vmov	r0, s15
 8001ada:	f7fe fd6f 	bl	80005bc <__aeabi_f2d>
 8001ade:	4602      	mov	r2, r0
 8001ae0:	460b      	mov	r3, r1
 8001ae2:	ec43 2b10 	vmov	d0, r2, r3
 8001ae6:	f014 fb17 	bl	8016118 <sqrt>
 8001aea:	ec53 2b10 	vmov	r2, r3, d0
 8001aee:	4610      	mov	r0, r2
 8001af0:	4619      	mov	r1, r3
 8001af2:	f7ff f893 	bl	8000c1c <__aeabi_d2f>
 8001af6:	4603      	mov	r3, r0
 8001af8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001afa:	e002      	b.n	8001b02 <get_XY_cood+0x102>
    }
    else{
    	y_m = 0.0f;
 8001afc:	f04f 0300 	mov.w	r3, #0
 8001b00:	62fb      	str	r3, [r7, #44]	; 0x2c
    }

    /* m -> cm */

    sprintf((char *)X_data, "%3.2f", (x_m * 100.0f));
 8001b02:	edd7 7a05 	vldr	s15, [r7, #20]
 8001b06:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8001b68 <get_XY_cood+0x168>
 8001b0a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b0e:	ee17 0a90 	vmov	r0, s15
 8001b12:	f7fe fd53 	bl	80005bc <__aeabi_f2d>
 8001b16:	4602      	mov	r2, r0
 8001b18:	460b      	mov	r3, r1
 8001b1a:	4914      	ldr	r1, [pc, #80]	; (8001b6c <get_XY_cood+0x16c>)
 8001b1c:	6878      	ldr	r0, [r7, #4]
 8001b1e:	f013 ffbb 	bl	8015a98 <siprintf>
    sprintf((char *)Y_data, "%3.2f", (y_m * 100.0f));
 8001b22:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001b26:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8001b68 <get_XY_cood+0x168>
 8001b2a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b2e:	ee17 0a90 	vmov	r0, s15
 8001b32:	f7fe fd43 	bl	80005bc <__aeabi_f2d>
 8001b36:	4602      	mov	r2, r0
 8001b38:	460b      	mov	r3, r1
 8001b3a:	490c      	ldr	r1, [pc, #48]	; (8001b6c <get_XY_cood+0x16c>)
 8001b3c:	6838      	ldr	r0, [r7, #0]
 8001b3e:	f013 ffab 	bl	8015a98 <siprintf>

	return 0;
 8001b42:	2300      	movs	r3, #0
}
 8001b44:	4618      	mov	r0, r3
 8001b46:	3730      	adds	r7, #48	; 0x30
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	bdb0      	pop	{r4, r5, r7, pc}
 8001b4c:	f3af 8000 	nop.w
 8001b50:	9999999a 	.word	0x9999999a
 8001b54:	3fc99999 	.word	0x3fc99999
 8001b58:	3d3d2950 	.word	0x3d3d2950
 8001b5c:	3cba9710 	.word	0x3cba9710
 8001b60:	40590000 	.word	0x40590000
 8001b64:	43b40000 	.word	0x43b40000
 8001b68:	42c80000 	.word	0x42c80000
 8001b6c:	08016214 	.word	0x08016214

08001b70 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b70:	b480      	push	{r7}
 8001b72:	b083      	sub	sp, #12
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	4603      	mov	r3, r0
 8001b78:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	db0b      	blt.n	8001b9a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b82:	79fb      	ldrb	r3, [r7, #7]
 8001b84:	f003 021f 	and.w	r2, r3, #31
 8001b88:	4907      	ldr	r1, [pc, #28]	; (8001ba8 <__NVIC_EnableIRQ+0x38>)
 8001b8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b8e:	095b      	lsrs	r3, r3, #5
 8001b90:	2001      	movs	r0, #1
 8001b92:	fa00 f202 	lsl.w	r2, r0, r2
 8001b96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001b9a:	bf00      	nop
 8001b9c:	370c      	adds	r7, #12
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba4:	4770      	bx	lr
 8001ba6:	bf00      	nop
 8001ba8:	e000e100 	.word	0xe000e100

08001bac <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001bac:	b480      	push	{r7}
 8001bae:	b083      	sub	sp, #12
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	db12      	blt.n	8001be4 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001bbe:	79fb      	ldrb	r3, [r7, #7]
 8001bc0:	f003 021f 	and.w	r2, r3, #31
 8001bc4:	490a      	ldr	r1, [pc, #40]	; (8001bf0 <__NVIC_DisableIRQ+0x44>)
 8001bc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bca:	095b      	lsrs	r3, r3, #5
 8001bcc:	2001      	movs	r0, #1
 8001bce:	fa00 f202 	lsl.w	r2, r0, r2
 8001bd2:	3320      	adds	r3, #32
 8001bd4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001bd8:	f3bf 8f4f 	dsb	sy
}
 8001bdc:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001bde:	f3bf 8f6f 	isb	sy
}
 8001be2:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8001be4:	bf00      	nop
 8001be6:	370c      	adds	r7, #12
 8001be8:	46bd      	mov	sp, r7
 8001bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bee:	4770      	bx	lr
 8001bf0:	e000e100 	.word	0xe000e100

08001bf4 <usleep>:
/* @fn    usleep
 * @brief precise usleep() delay
 * */
#pragma GCC optimize("O0")
int usleep(useconds_t usec)
{
 8001bf4:	b480      	push	{r7}
 8001bf6:	b085      	sub	sp, #20
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
    unsigned int i;

    usec *= 12;
 8001bfc:	687a      	ldr	r2, [r7, #4]
 8001bfe:	4613      	mov	r3, r2
 8001c00:	005b      	lsls	r3, r3, #1
 8001c02:	4413      	add	r3, r2
 8001c04:	009b      	lsls	r3, r3, #2
 8001c06:	607b      	str	r3, [r7, #4]
    for (i = 0; i < usec; i++)
 8001c08:	2300      	movs	r3, #0
 8001c0a:	60fb      	str	r3, [r7, #12]
 8001c0c:	e003      	b.n	8001c16 <usleep+0x22>
    {
        __NOP();
 8001c0e:	bf00      	nop
    for (i = 0; i < usec; i++)
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	3301      	adds	r3, #1
 8001c14:	60fb      	str	r3, [r7, #12]
 8001c16:	68fa      	ldr	r2, [r7, #12]
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	429a      	cmp	r2, r3
 8001c1c:	d3f7      	bcc.n	8001c0e <usleep+0x1a>
    }
    return 0;
 8001c1e:	2300      	movs	r3, #0
}
 8001c20:	4618      	mov	r0, r3
 8001c22:	3714      	adds	r7, #20
 8001c24:	46bd      	mov	sp, r7
 8001c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2a:	4770      	bx	lr

08001c2c <Sleep>:

/* @fn    Sleep
 * @brief Sleep delay in ms using SysTick timer
 * */
__INLINE void Sleep(uint32_t x)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b082      	sub	sp, #8
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
    HAL_Delay(x);
 8001c34:	6878      	ldr	r0, [r7, #4]
 8001c36:	f000 ff0f 	bl	8002a58 <HAL_Delay>
}
 8001c3a:	bf00      	nop
 8001c3c:	3708      	adds	r7, #8
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bd80      	pop	{r7, pc}
	...

08001c44 <EXTI_GetITEnStatus>:
 * @brief  Checks whether the specified IRQn line is enabled or not.
 * @param  IRQn: specifies the IRQn line to check.
 * @return "0" when IRQn is "not enabled" and !0 otherwise
 */
ITStatus EXTI_GetITEnStatus(IRQn_Type IRQn)
{
 8001c44:	b480      	push	{r7}
 8001c46:	b083      	sub	sp, #12
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	71fb      	strb	r3, [r7, #7]
    return ((NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] & (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL))) == (uint32_t)RESET) ? (RESET) : (SET);
 8001c4e:	4a0c      	ldr	r2, [pc, #48]	; (8001c80 <EXTI_GetITEnStatus+0x3c>)
 8001c50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c54:	095b      	lsrs	r3, r3, #5
 8001c56:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001c5a:	79fb      	ldrb	r3, [r7, #7]
 8001c5c:	f003 031f 	and.w	r3, r3, #31
 8001c60:	fa22 f303 	lsr.w	r3, r2, r3
 8001c64:	f003 0301 	and.w	r3, r3, #1
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	bf14      	ite	ne
 8001c6c:	2301      	movne	r3, #1
 8001c6e:	2300      	moveq	r3, #0
 8001c70:	b2db      	uxtb	r3, r3
}
 8001c72:	4618      	mov	r0, r3
 8001c74:	370c      	adds	r7, #12
 8001c76:	46bd      	mov	sp, r7
 8001c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7c:	4770      	bx	lr
 8001c7e:	bf00      	nop
 8001c80:	e000e100 	.word	0xe000e100

08001c84 <reset_DWIC>:
 *          In general it is output, but it also can be used to reset the digital
 *          part of DW IC by driving this pin low.
 *          Note, the DW_RESET pin should not be driven high externally.
 * */
void reset_DWIC(void)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b086      	sub	sp, #24
 8001c88:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct;

    // Enable GPIO used for DW1000 reset as open collector output
    GPIO_InitStruct.Pin = DW_RESET_Pin;
 8001c8a:	2301      	movs	r3, #1
 8001c8c:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001c8e:	2311      	movs	r3, #17
 8001c90:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c92:	2300      	movs	r3, #0
 8001c94:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(DW_RESET_GPIO_Port, &GPIO_InitStruct);
 8001c96:	1d3b      	adds	r3, r7, #4
 8001c98:	4619      	mov	r1, r3
 8001c9a:	480a      	ldr	r0, [pc, #40]	; (8001cc4 <reset_DWIC+0x40>)
 8001c9c:	f001 f844 	bl	8002d28 <HAL_GPIO_Init>

    // drive the RSTn pin low
    HAL_GPIO_WritePin(DW_RESET_GPIO_Port, DW_RESET_Pin, GPIO_PIN_RESET);
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	2101      	movs	r1, #1
 8001ca4:	4807      	ldr	r0, [pc, #28]	; (8001cc4 <reset_DWIC+0x40>)
 8001ca6:	f001 f9c3 	bl	8003030 <HAL_GPIO_WritePin>

    usleep(1);
 8001caa:	2001      	movs	r0, #1
 8001cac:	f7ff ffa2 	bl	8001bf4 <usleep>

    // put the pin back to output open-drain (not active)
    setup_DWICRSTnIRQ(0);
 8001cb0:	2000      	movs	r0, #0
 8001cb2:	f000 f809 	bl	8001cc8 <setup_DWICRSTnIRQ>
    Sleep(2);
 8001cb6:	2002      	movs	r0, #2
 8001cb8:	f7ff ffb8 	bl	8001c2c <Sleep>
}
 8001cbc:	bf00      	nop
 8001cbe:	3718      	adds	r7, #24
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	bd80      	pop	{r7, pc}
 8001cc4:	40020400 	.word	0x40020400

08001cc8 <setup_DWICRSTnIRQ>:
 * @brief   setup the DW_RESET pin mode
 *          0 - output Open collector mode
 *          !0 - input mode with connected EXTI0 IRQ
 * */
void setup_DWICRSTnIRQ(int enable)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b088      	sub	sp, #32
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef GPIO_InitStruct;

    if (enable)
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d015      	beq.n	8001d02 <setup_DWICRSTnIRQ+0x3a>
    {
        // Enable GPIO used as DECA RESET for interrupt
        GPIO_InitStruct.Pin = DW_RESET_Pin;
 8001cd6:	2301      	movs	r3, #1
 8001cd8:	60fb      	str	r3, [r7, #12]
        GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001cda:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001cde:	613b      	str	r3, [r7, #16]
        GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	617b      	str	r3, [r7, #20]
        HAL_GPIO_Init(DW_RESET_GPIO_Port, &GPIO_InitStruct);
 8001ce4:	f107 030c 	add.w	r3, r7, #12
 8001ce8:	4619      	mov	r1, r3
 8001cea:	4813      	ldr	r0, [pc, #76]	; (8001d38 <setup_DWICRSTnIRQ+0x70>)
 8001cec:	f001 f81c 	bl	8002d28 <HAL_GPIO_Init>

        HAL_NVIC_EnableIRQ(EXTI0_IRQn); // pin #0 -> EXTI #0
 8001cf0:	2006      	movs	r0, #6
 8001cf2:	f000 fff0 	bl	8002cd6 <HAL_NVIC_EnableIRQ>
        HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	2105      	movs	r1, #5
 8001cfa:	2006      	movs	r0, #6
 8001cfc:	f000 ffcf 	bl	8002c9e <HAL_NVIC_SetPriority>
        GPIO_InitStruct.Pull = GPIO_NOPULL;
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
        HAL_GPIO_Init(DW_RESET_GPIO_Port, &GPIO_InitStruct);
        HAL_GPIO_WritePin(DW_RESET_GPIO_Port, DW_RESET_Pin, GPIO_PIN_SET);
    }
}
 8001d00:	e015      	b.n	8001d2e <setup_DWICRSTnIRQ+0x66>
        HAL_NVIC_DisableIRQ(EXTI0_IRQn); // pin #0 -> EXTI #0
 8001d02:	2006      	movs	r0, #6
 8001d04:	f000 fff5 	bl	8002cf2 <HAL_NVIC_DisableIRQ>
        GPIO_InitStruct.Pin = DW_RESET_Pin;
 8001d08:	2301      	movs	r3, #1
 8001d0a:	60fb      	str	r3, [r7, #12]
        GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8001d0c:	2311      	movs	r3, #17
 8001d0e:	613b      	str	r3, [r7, #16]
        GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d10:	2300      	movs	r3, #0
 8001d12:	617b      	str	r3, [r7, #20]
        GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d14:	2302      	movs	r3, #2
 8001d16:	61bb      	str	r3, [r7, #24]
        HAL_GPIO_Init(DW_RESET_GPIO_Port, &GPIO_InitStruct);
 8001d18:	f107 030c 	add.w	r3, r7, #12
 8001d1c:	4619      	mov	r1, r3
 8001d1e:	4806      	ldr	r0, [pc, #24]	; (8001d38 <setup_DWICRSTnIRQ+0x70>)
 8001d20:	f001 f802 	bl	8002d28 <HAL_GPIO_Init>
        HAL_GPIO_WritePin(DW_RESET_GPIO_Port, DW_RESET_Pin, GPIO_PIN_SET);
 8001d24:	2201      	movs	r2, #1
 8001d26:	2101      	movs	r1, #1
 8001d28:	4803      	ldr	r0, [pc, #12]	; (8001d38 <setup_DWICRSTnIRQ+0x70>)
 8001d2a:	f001 f981 	bl	8003030 <HAL_GPIO_WritePin>
}
 8001d2e:	bf00      	nop
 8001d30:	3720      	adds	r7, #32
 8001d32:	46bd      	mov	sp, r7
 8001d34:	bd80      	pop	{r7, pc}
 8001d36:	bf00      	nop
 8001d38:	40020400 	.word	0x40020400

08001d3c <wakeup_device_with_io>:
 *
 * output -None
 *
 */
void wakeup_device_with_io(void)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	af00      	add	r7, sp, #0
    SET_WAKEUP_PIN_IO_HIGH;
 8001d40:	2201      	movs	r2, #1
 8001d42:	2102      	movs	r1, #2
 8001d44:	4806      	ldr	r0, [pc, #24]	; (8001d60 <wakeup_device_with_io+0x24>)
 8001d46:	f001 f973 	bl	8003030 <HAL_GPIO_WritePin>
    WAIT_200uSEC;
 8001d4a:	2001      	movs	r0, #1
 8001d4c:	f7ff ff6e 	bl	8001c2c <Sleep>
    SET_WAKEUP_PIN_IO_LOW;
 8001d50:	2200      	movs	r2, #0
 8001d52:	2102      	movs	r1, #2
 8001d54:	4802      	ldr	r0, [pc, #8]	; (8001d60 <wakeup_device_with_io+0x24>)
 8001d56:	f001 f96b 	bl	8003030 <HAL_GPIO_WritePin>
}
 8001d5a:	bf00      	nop
 8001d5c:	bd80      	pop	{r7, pc}
 8001d5e:	bf00      	nop
 8001d60:	40020400 	.word	0x40020400

08001d64 <port_set_dw_ic_spi_slowrate>:
/* @fn      port_set_dw_ic_spi_slowrate
 * @brief   set 4.5MHz
 *          note: hspi1 is clocked from 72MHz
 * */
void port_set_dw_ic_spi_slowrate(void)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	af00      	add	r7, sp, #0
    hcurrent_active_spi->Init.BaudRatePrescaler=SPI_BAUDRATEPRESCALER_16;
 8001d68:	4b05      	ldr	r3, [pc, #20]	; (8001d80 <port_set_dw_ic_spi_slowrate+0x1c>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	2218      	movs	r2, #24
 8001d6e:	61da      	str	r2, [r3, #28]
    HAL_SPI_Init(hcurrent_active_spi);
 8001d70:	4b03      	ldr	r3, [pc, #12]	; (8001d80 <port_set_dw_ic_spi_slowrate+0x1c>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4618      	mov	r0, r3
 8001d76:	f001 fdcd 	bl	8003914 <HAL_SPI_Init>
}
 8001d7a:	bf00      	nop
 8001d7c:	bd80      	pop	{r7, pc}
 8001d7e:	bf00      	nop
 8001d80:	20000068 	.word	0x20000068

08001d84 <port_set_dw_ic_spi_fastrate>:
/* @fn      port_set_dw_ic_spi_fastrate
 * @brief   set 18MHz
 *          note: hspi1 is clocked from 72MHz
 * */
void port_set_dw_ic_spi_fastrate(void)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	af00      	add	r7, sp, #0
    hcurrent_active_spi->Init.BaudRatePrescaler=SPI_BAUDRATEPRESCALER_2;
 8001d88:	4b05      	ldr	r3, [pc, #20]	; (8001da0 <port_set_dw_ic_spi_fastrate+0x1c>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	2200      	movs	r2, #0
 8001d8e:	61da      	str	r2, [r3, #28]
    HAL_SPI_Init(hcurrent_active_spi);
 8001d90:	4b03      	ldr	r3, [pc, #12]	; (8001da0 <port_set_dw_ic_spi_fastrate+0x1c>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	4618      	mov	r0, r3
 8001d96:	f001 fdbd 	bl	8003914 <HAL_SPI_Init>
}
 8001d9a:	bf00      	nop
 8001d9c:	bd80      	pop	{r7, pc}
 8001d9e:	bf00      	nop
 8001da0:	20000068 	.word	0x20000068

08001da4 <port_DisableEXT_IRQ>:
/* @fn      port_DisableEXT_IRQ
 * @brief   wrapper to disable DW_IRQ pin IRQ
 *          in current implementation it disables all IRQ from lines 5:9
 * */
__INLINE void port_DisableEXT_IRQ(void)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	af00      	add	r7, sp, #0
    if(SPI_1 == host_spi)
 8001da8:	4b06      	ldr	r3, [pc, #24]	; (8001dc4 <port_DisableEXT_IRQ+0x20>)
 8001daa:	781b      	ldrb	r3, [r3, #0]
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d103      	bne.n	8001db8 <port_DisableEXT_IRQ+0x14>
    {
        NVIC_DisableIRQ(DECAIRQ_EXTI_IRQn);
 8001db0:	2028      	movs	r0, #40	; 0x28
 8001db2:	f7ff fefb 	bl	8001bac <__NVIC_DisableIRQ>
    else
    {
        NVIC_DisableIRQ(DECAIRQ_EXTI_IRQn2);
    }

}
 8001db6:	e002      	b.n	8001dbe <port_DisableEXT_IRQ+0x1a>
        NVIC_DisableIRQ(DECAIRQ_EXTI_IRQn2);
 8001db8:	2017      	movs	r0, #23
 8001dba:	f7ff fef7 	bl	8001bac <__NVIC_DisableIRQ>
}
 8001dbe:	bf00      	nop
 8001dc0:	bd80      	pop	{r7, pc}
 8001dc2:	bf00      	nop
 8001dc4:	20000461 	.word	0x20000461

08001dc8 <port_EnableEXT_IRQ>:
/* @fn      port_EnableEXT_IRQ
 * @brief   wrapper to enable DW_IRQ pin IRQ
 *          in current implementation it enables all IRQ from lines 5:9
 * */
__INLINE void port_EnableEXT_IRQ(void)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	af00      	add	r7, sp, #0
    if(SPI_1 == host_spi)
 8001dcc:	4b06      	ldr	r3, [pc, #24]	; (8001de8 <port_EnableEXT_IRQ+0x20>)
 8001dce:	781b      	ldrb	r3, [r3, #0]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d103      	bne.n	8001ddc <port_EnableEXT_IRQ+0x14>
    {
        NVIC_EnableIRQ(DECAIRQ_EXTI_IRQn);
 8001dd4:	2028      	movs	r0, #40	; 0x28
 8001dd6:	f7ff fecb 	bl	8001b70 <__NVIC_EnableIRQ>
    }
    else
    {
        NVIC_EnableIRQ(DECAIRQ_EXTI_IRQn2);
    }
}
 8001dda:	e002      	b.n	8001de2 <port_EnableEXT_IRQ+0x1a>
        NVIC_EnableIRQ(DECAIRQ_EXTI_IRQn2);
 8001ddc:	2017      	movs	r0, #23
 8001dde:	f7ff fec7 	bl	8001b70 <__NVIC_EnableIRQ>
}
 8001de2:	bf00      	nop
 8001de4:	bd80      	pop	{r7, pc}
 8001de6:	bf00      	nop
 8001de8:	20000461 	.word	0x20000461

08001dec <port_GetEXT_IRQStatus>:

/* @fn      port_GetEXT_IRQStatus
 * @brief   wrapper to read a DW_IRQ pin IRQ status
 * */
__INLINE uint32_t port_GetEXT_IRQStatus(void)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b082      	sub	sp, #8
 8001df0:	af00      	add	r7, sp, #0
    uint32_t status;

    if(SPI_1 == host_spi)
 8001df2:	4b0a      	ldr	r3, [pc, #40]	; (8001e1c <port_GetEXT_IRQStatus+0x30>)
 8001df4:	781b      	ldrb	r3, [r3, #0]
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d105      	bne.n	8001e06 <port_GetEXT_IRQStatus+0x1a>
    {
        status = EXTI_GetITEnStatus(DECAIRQ_EXTI_IRQn);
 8001dfa:	2028      	movs	r0, #40	; 0x28
 8001dfc:	f7ff ff22 	bl	8001c44 <EXTI_GetITEnStatus>
 8001e00:	4603      	mov	r3, r0
 8001e02:	607b      	str	r3, [r7, #4]
 8001e04:	e004      	b.n	8001e10 <port_GetEXT_IRQStatus+0x24>
    }
    else
    {
        status = EXTI_GetITEnStatus(DECAIRQ_EXTI_IRQn2);
 8001e06:	2017      	movs	r0, #23
 8001e08:	f7ff ff1c 	bl	8001c44 <EXTI_GetITEnStatus>
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	607b      	str	r3, [r7, #4]
    }
    return status;
 8001e10:	687b      	ldr	r3, [r7, #4]
}
 8001e12:	4618      	mov	r0, r3
 8001e14:	3708      	adds	r7, #8
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bd80      	pop	{r7, pc}
 8001e1a:	bf00      	nop
 8001e1c:	20000461 	.word	0x20000461

08001e20 <port_set_dwic_isr>:
// * @param deca_isr function pointer to DW IC interrupt handler to install
// *
// * @return none
// */
void port_set_dwic_isr(port_dwic_isr_t dwic_isr)
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	b084      	sub	sp, #16
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
    /* Check DW IC IRQ activation status. */
    ITStatus en = port_GetEXT_IRQStatus();
 8001e28:	f7ff ffe0 	bl	8001dec <port_GetEXT_IRQStatus>
 8001e2c:	4603      	mov	r3, r0
 8001e2e:	73fb      	strb	r3, [r7, #15]

    /* If needed, deactivate DW IC IRQ during the installation of the new handler. */
    port_DisableEXT_IRQ();
 8001e30:	f7ff ffb8 	bl	8001da4 <port_DisableEXT_IRQ>

    port_dwic_isr = dwic_isr;
 8001e34:	4a05      	ldr	r2, [pc, #20]	; (8001e4c <port_set_dwic_isr+0x2c>)
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	6013      	str	r3, [r2, #0]

    if (!en)
 8001e3a:	7bfb      	ldrb	r3, [r7, #15]
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d101      	bne.n	8001e44 <port_set_dwic_isr+0x24>
    {
        port_EnableEXT_IRQ();
 8001e40:	f7ff ffc2 	bl	8001dc8 <port_EnableEXT_IRQ>
    }
}
 8001e44:	bf00      	nop
 8001e46:	3710      	adds	r7, #16
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	bd80      	pop	{r7, pc}
 8001e4c:	20000378 	.word	0x20000378

08001e50 <resp_msg_get_ts>:
 *         ts  timestamp value
 *
 * @return none
 */
void resp_msg_get_ts(uint8_t *ts_field, uint32_t *ts)
{
 8001e50:	b480      	push	{r7}
 8001e52:	b085      	sub	sp, #20
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
 8001e58:	6039      	str	r1, [r7, #0]
    int i;
    *ts = 0;
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	601a      	str	r2, [r3, #0]
    for (i = 0; i < RESP_MSG_TS_LEN; i++)
 8001e60:	2300      	movs	r3, #0
 8001e62:	60fb      	str	r3, [r7, #12]
 8001e64:	e010      	b.n	8001e88 <resp_msg_get_ts+0x38>
    {
        *ts += (uint32_t)ts_field[i] << (i * 8);
 8001e66:	683b      	ldr	r3, [r7, #0]
 8001e68:	681a      	ldr	r2, [r3, #0]
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	6879      	ldr	r1, [r7, #4]
 8001e6e:	440b      	add	r3, r1
 8001e70:	781b      	ldrb	r3, [r3, #0]
 8001e72:	4619      	mov	r1, r3
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	00db      	lsls	r3, r3, #3
 8001e78:	fa01 f303 	lsl.w	r3, r1, r3
 8001e7c:	441a      	add	r2, r3
 8001e7e:	683b      	ldr	r3, [r7, #0]
 8001e80:	601a      	str	r2, [r3, #0]
    for (i = 0; i < RESP_MSG_TS_LEN; i++)
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	3301      	adds	r3, #1
 8001e86:	60fb      	str	r3, [r7, #12]
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	2b03      	cmp	r3, #3
 8001e8c:	ddeb      	ble.n	8001e66 <resp_msg_get_ts+0x16>
    }
}
 8001e8e:	bf00      	nop
 8001e90:	bf00      	nop
 8001e92:	3714      	adds	r7, #20
 8001e94:	46bd      	mov	sp, r7
 8001e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9a:	4770      	bx	lr

08001e9c <waitforsysstatus>:
 *               0 - The function will not wait for any bits in the system status register (lower 32 bits).
 *
 * return None
 */
void waitforsysstatus(uint32_t *lo_result, uint32_t *hi_result, uint32_t lo_mask, uint32_t hi_mask)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b086      	sub	sp, #24
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	60f8      	str	r0, [r7, #12]
 8001ea4:	60b9      	str	r1, [r7, #8]
 8001ea6:	607a      	str	r2, [r7, #4]
 8001ea8:	603b      	str	r3, [r7, #0]
    uint32_t lo_result_tmp = 0;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	617b      	str	r3, [r7, #20]
    uint32_t hi_result_tmp = 0;
 8001eae:	2300      	movs	r3, #0
 8001eb0:	613b      	str	r3, [r7, #16]

    // If a mask has been passed into the function for the system status register (lower 32-bits)
    if (lo_mask)
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d014      	beq.n	8001ee2 <waitforsysstatus+0x46>
    {
        while (!((lo_result_tmp = dwt_readsysstatuslo()) & (lo_mask)))
 8001eb8:	e00a      	b.n	8001ed0 <waitforsysstatus+0x34>
        {
            // If a mask value is set for the system status register (higher 32-bits)
            if (hi_mask)
 8001eba:	683b      	ldr	r3, [r7, #0]
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d007      	beq.n	8001ed0 <waitforsysstatus+0x34>
            {
                // If mask value for the system status register (higher 32-bits) is found
                if ((hi_result_tmp = dwt_readsysstatushi()) & hi_mask)
 8001ec0:	f003 fe3a 	bl	8005b38 <dwt_readsysstatushi>
 8001ec4:	6138      	str	r0, [r7, #16]
 8001ec6:	693a      	ldr	r2, [r7, #16]
 8001ec8:	683b      	ldr	r3, [r7, #0]
 8001eca:	4013      	ands	r3, r2
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d115      	bne.n	8001efc <waitforsysstatus+0x60>
        while (!((lo_result_tmp = dwt_readsysstatuslo()) & (lo_mask)))
 8001ed0:	f003 fe20 	bl	8005b14 <dwt_readsysstatuslo>
 8001ed4:	6178      	str	r0, [r7, #20]
 8001ed6:	697a      	ldr	r2, [r7, #20]
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	4013      	ands	r3, r2
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d0ec      	beq.n	8001eba <waitforsysstatus+0x1e>
 8001ee0:	e00d      	b.n	8001efe <waitforsysstatus+0x62>
                }
            }
        }
    }
    // if only a mask value for the system status register (higher 32-bits) is set
    else if (hi_mask)
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d00a      	beq.n	8001efe <waitforsysstatus+0x62>
    {
        while (!((hi_result_tmp = dwt_readsysstatushi()) & (hi_mask))) { };
 8001ee8:	bf00      	nop
 8001eea:	f003 fe25 	bl	8005b38 <dwt_readsysstatushi>
 8001eee:	6138      	str	r0, [r7, #16]
 8001ef0:	693a      	ldr	r2, [r7, #16]
 8001ef2:	683b      	ldr	r3, [r7, #0]
 8001ef4:	4013      	ands	r3, r2
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d0f7      	beq.n	8001eea <waitforsysstatus+0x4e>
 8001efa:	e000      	b.n	8001efe <waitforsysstatus+0x62>
                    break;
 8001efc:	bf00      	nop
    }

    if (lo_result != NULL)
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d002      	beq.n	8001f0a <waitforsysstatus+0x6e>
    {
        *lo_result = lo_result_tmp;
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	697a      	ldr	r2, [r7, #20]
 8001f08:	601a      	str	r2, [r3, #0]
    }

    if (hi_result != NULL)
 8001f0a:	68bb      	ldr	r3, [r7, #8]
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d002      	beq.n	8001f16 <waitforsysstatus+0x7a>
    {
        *hi_result = hi_result_tmp;
 8001f10:	68bb      	ldr	r3, [r7, #8]
 8001f12:	693a      	ldr	r2, [r7, #16]
 8001f14:	601a      	str	r2, [r3, #0]
    }
}
 8001f16:	bf00      	nop
 8001f18:	3718      	adds	r7, #24
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	bd80      	pop	{r7, pc}
	...

08001f20 <test_run_info>:

extern struct data data_rx;
extern int unit_test_main(void);


void test_run_info(unsigned char *data){
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b084      	sub	sp, #16
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]

	uint16_t data_length = strlen((const char *)data);
 8001f28:	6878      	ldr	r0, [r7, #4]
 8001f2a:	f7fe f9d9 	bl	80002e0 <strlen>
 8001f2e:	4603      	mov	r3, r0
 8001f30:	81fb      	strh	r3, [r7, #14]
	HAL_UART_Transmit(&huart1, data, data_length, 10);
 8001f32:	89fa      	ldrh	r2, [r7, #14]
 8001f34:	230a      	movs	r3, #10
 8001f36:	6879      	ldr	r1, [r7, #4]
 8001f38:	4803      	ldr	r0, [pc, #12]	; (8001f48 <test_run_info+0x28>)
 8001f3a:	f002 ff2a 	bl	8004d92 <HAL_UART_Transmit>
}
 8001f3e:	bf00      	nop
 8001f40:	3710      	adds	r7, #16
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bd80      	pop	{r7, pc}
 8001f46:	bf00      	nop
 8001f48:	2000041c 	.word	0x2000041c

08001f4c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001f50:	f000 fd10 	bl	8002974 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001f54:	f000 f8d2 	bl	80020fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001f58:	f000 fa52 	bl	8002400 <MX_GPIO_Init>
  MX_SPI1_Init();
 8001f5c:	f000 f938 	bl	80021d0 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8001f60:	f000 fa24 	bl	80023ac <MX_USART1_UART_Init>
  MX_TIM1_Init();
 8001f64:	f000 f96a 	bl	800223c <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

	/* USER CODE BEGIN 2 */
	port_DisableEXT_IRQ();
 8001f68:	f7ff ff1c 	bl	8001da4 <port_DisableEXT_IRQ>
	setup_DWICRSTnIRQ(0);
 8001f6c:	2000      	movs	r0, #0
 8001f6e:	f7ff feab 	bl	8001cc8 <setup_DWICRSTnIRQ>

	HAL_GPIO_WritePin(GPIOB,  GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_SET);
 8001f72:	2201      	movs	r2, #1
 8001f74:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 8001f78:	4849      	ldr	r0, [pc, #292]	; (80020a0 <main+0x154>)
 8001f7a:	f001 f859 	bl	8003030 <HAL_GPIO_WritePin>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1){

	  HAL_GPIO_WritePin(GPIOB,  GPIO_PIN_15, GPIO_PIN_RESET);
 8001f7e:	2200      	movs	r2, #0
 8001f80:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001f84:	4846      	ldr	r0, [pc, #280]	; (80020a0 <main+0x154>)
 8001f86:	f001 f853 	bl	8003030 <HAL_GPIO_WritePin>
	  UWB_pdoa();
 8001f8a:	f7ff f819 	bl	8000fc0 <UWB_pdoa>
	  HAL_GPIO_WritePin(GPIOB,  GPIO_PIN_15, GPIO_PIN_SET);
 8001f8e:	2201      	movs	r2, #1
 8001f90:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001f94:	4842      	ldr	r0, [pc, #264]	; (80020a0 <main+0x154>)
 8001f96:	f001 f84b 	bl	8003030 <HAL_GPIO_WritePin>


	  HAL_GPIO_WritePin(GPIOB,  GPIO_PIN_13, GPIO_PIN_RESET);
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001fa0:	483f      	ldr	r0, [pc, #252]	; (80020a0 <main+0x154>)
 8001fa2:	f001 f845 	bl	8003030 <HAL_GPIO_WritePin>
	  ss_twr_initiator_RX(data_rx.C_dist, &data_rx.C_dist_f, data_rx.P_dist, &data_rx.P_dist_f);
 8001fa6:	4b3f      	ldr	r3, [pc, #252]	; (80020a4 <main+0x158>)
 8001fa8:	4a3f      	ldr	r2, [pc, #252]	; (80020a8 <main+0x15c>)
 8001faa:	4940      	ldr	r1, [pc, #256]	; (80020ac <main+0x160>)
 8001fac:	4840      	ldr	r0, [pc, #256]	; (80020b0 <main+0x164>)
 8001fae:	f7ff f9b7 	bl	8001320 <ss_twr_initiator_RX>
	  HAL_GPIO_WritePin(GPIOB,  GPIO_PIN_13, GPIO_PIN_SET);
 8001fb2:	2201      	movs	r2, #1
 8001fb4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001fb8:	4839      	ldr	r0, [pc, #228]	; (80020a0 <main+0x154>)
 8001fba:	f001 f839 	bl	8003030 <HAL_GPIO_WritePin>



	  HAL_GPIO_WritePin(GPIOB,  GPIO_PIN_14, GPIO_PIN_RESET);
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001fc4:	4836      	ldr	r0, [pc, #216]	; (80020a0 <main+0x154>)
 8001fc6:	f001 f833 	bl	8003030 <HAL_GPIO_WritePin>
	  test_run_info((unsigned char *)"[type:Tli, PDoA : ");
 8001fca:	483a      	ldr	r0, [pc, #232]	; (80020b4 <main+0x168>)
 8001fcc:	f7ff ffa8 	bl	8001f20 <test_run_info>
	  test_run_info((unsigned char *)&data_rx.T_pdoa);
 8001fd0:	4839      	ldr	r0, [pc, #228]	; (80020b8 <main+0x16c>)
 8001fd2:	f7ff ffa5 	bl	8001f20 <test_run_info>
	  test_run_info((unsigned char *)", data : ");
 8001fd6:	4839      	ldr	r0, [pc, #228]	; (80020bc <main+0x170>)
 8001fd8:	f7ff ffa2 	bl	8001f20 <test_run_info>
	  test_run_info((unsigned char *)&data_rx.T_data);
 8001fdc:	4838      	ldr	r0, [pc, #224]	; (80020c0 <main+0x174>)
 8001fde:	f7ff ff9f 	bl	8001f20 <test_run_info>
	  test_run_info((unsigned char *)", Time : ");
 8001fe2:	4838      	ldr	r0, [pc, #224]	; (80020c4 <main+0x178>)
 8001fe4:	f7ff ff9c 	bl	8001f20 <test_run_info>
	  test_run_info((unsigned char *)&data_rx.T_time);
 8001fe8:	4837      	ldr	r0, [pc, #220]	; (80020c8 <main+0x17c>)
 8001fea:	f7ff ff99 	bl	8001f20 <test_run_info>
	  test_run_info((unsigned char *)"]\n");
 8001fee:	4837      	ldr	r0, [pc, #220]	; (80020cc <main+0x180>)
 8001ff0:	f7ff ff96 	bl	8001f20 <test_run_info>


	  test_run_info((unsigned char *)"[type:car, PDoA : ");
 8001ff4:	4836      	ldr	r0, [pc, #216]	; (80020d0 <main+0x184>)
 8001ff6:	f7ff ff93 	bl	8001f20 <test_run_info>
	  test_run_info((unsigned char *)&data_rx.C_pdoa);
 8001ffa:	4836      	ldr	r0, [pc, #216]	; (80020d4 <main+0x188>)
 8001ffc:	f7ff ff90 	bl	8001f20 <test_run_info>
	  test_run_info((unsigned char *)", DIST : ");
 8002000:	4835      	ldr	r0, [pc, #212]	; (80020d8 <main+0x18c>)
 8002002:	f7ff ff8d 	bl	8001f20 <test_run_info>
	  test_run_info((unsigned char *)&data_rx.C_dist);
 8002006:	482a      	ldr	r0, [pc, #168]	; (80020b0 <main+0x164>)
 8002008:	f7ff ff8a 	bl	8001f20 <test_run_info>


	  get_XY_cood(data_rx.C_pdoa_f, data_rx.C_dist_f, data_rx.C_x, data_rx.C_y);
 800200c:	4b28      	ldr	r3, [pc, #160]	; (80020b0 <main+0x164>)
 800200e:	edd3 7a05 	vldr	s15, [r3, #20]
 8002012:	4b27      	ldr	r3, [pc, #156]	; (80020b0 <main+0x164>)
 8002014:	ed93 7a02 	vldr	s14, [r3, #8]
 8002018:	4930      	ldr	r1, [pc, #192]	; (80020dc <main+0x190>)
 800201a:	4831      	ldr	r0, [pc, #196]	; (80020e0 <main+0x194>)
 800201c:	eef0 0a47 	vmov.f32	s1, s14
 8002020:	eeb0 0a67 	vmov.f32	s0, s15
 8002024:	f7ff fcec 	bl	8001a00 <get_XY_cood>

	  test_run_info((unsigned char *)", X : ");
 8002028:	482e      	ldr	r0, [pc, #184]	; (80020e4 <main+0x198>)
 800202a:	f7ff ff79 	bl	8001f20 <test_run_info>
	  test_run_info((unsigned char *)&data_rx.C_x);
 800202e:	482c      	ldr	r0, [pc, #176]	; (80020e0 <main+0x194>)
 8002030:	f7ff ff76 	bl	8001f20 <test_run_info>
	  test_run_info((unsigned char *)", Y : ");
 8002034:	482c      	ldr	r0, [pc, #176]	; (80020e8 <main+0x19c>)
 8002036:	f7ff ff73 	bl	8001f20 <test_run_info>
	  test_run_info((unsigned char *)&data_rx.C_y);
 800203a:	4828      	ldr	r0, [pc, #160]	; (80020dc <main+0x190>)
 800203c:	f7ff ff70 	bl	8001f20 <test_run_info>


	  test_run_info((unsigned char *)"]\n[type:Ped, PDoA : ");
 8002040:	482a      	ldr	r0, [pc, #168]	; (80020ec <main+0x1a0>)
 8002042:	f7ff ff6d 	bl	8001f20 <test_run_info>
	  test_run_info((unsigned char *)&data_rx.P_pdoa);
 8002046:	482a      	ldr	r0, [pc, #168]	; (80020f0 <main+0x1a4>)
 8002048:	f7ff ff6a 	bl	8001f20 <test_run_info>
	  test_run_info((unsigned char *)", DIST : ");
 800204c:	4822      	ldr	r0, [pc, #136]	; (80020d8 <main+0x18c>)
 800204e:	f7ff ff67 	bl	8001f20 <test_run_info>
	  test_run_info((unsigned char *)&data_rx.P_dist);
 8002052:	4815      	ldr	r0, [pc, #84]	; (80020a8 <main+0x15c>)
 8002054:	f7ff ff64 	bl	8001f20 <test_run_info>

	  get_XY_cood(data_rx.P_pdoa_f, data_rx.P_dist_f, data_rx.P_x, data_rx.P_y);
 8002058:	4b15      	ldr	r3, [pc, #84]	; (80020b0 <main+0x164>)
 800205a:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 800205e:	4b14      	ldr	r3, [pc, #80]	; (80020b0 <main+0x164>)
 8002060:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 8002064:	4923      	ldr	r1, [pc, #140]	; (80020f4 <main+0x1a8>)
 8002066:	4824      	ldr	r0, [pc, #144]	; (80020f8 <main+0x1ac>)
 8002068:	eef0 0a47 	vmov.f32	s1, s14
 800206c:	eeb0 0a67 	vmov.f32	s0, s15
 8002070:	f7ff fcc6 	bl	8001a00 <get_XY_cood>

	  test_run_info((unsigned char *)", X : ");
 8002074:	481b      	ldr	r0, [pc, #108]	; (80020e4 <main+0x198>)
 8002076:	f7ff ff53 	bl	8001f20 <test_run_info>
	  test_run_info((unsigned char *)&data_rx.P_x);
 800207a:	481f      	ldr	r0, [pc, #124]	; (80020f8 <main+0x1ac>)
 800207c:	f7ff ff50 	bl	8001f20 <test_run_info>
	  test_run_info((unsigned char *)", Y : ");
 8002080:	4819      	ldr	r0, [pc, #100]	; (80020e8 <main+0x19c>)
 8002082:	f7ff ff4d 	bl	8001f20 <test_run_info>
	  test_run_info((unsigned char *)&data_rx.P_y);
 8002086:	481b      	ldr	r0, [pc, #108]	; (80020f4 <main+0x1a8>)
 8002088:	f7ff ff4a 	bl	8001f20 <test_run_info>
	  test_run_info((unsigned char *)"]\n");
 800208c:	480f      	ldr	r0, [pc, #60]	; (80020cc <main+0x180>)
 800208e:	f7ff ff47 	bl	8001f20 <test_run_info>

	  HAL_GPIO_WritePin(GPIOB,  GPIO_PIN_14, GPIO_PIN_SET);
 8002092:	2201      	movs	r2, #1
 8002094:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002098:	4801      	ldr	r0, [pc, #4]	; (80020a0 <main+0x154>)
 800209a:	f000 ffc9 	bl	8003030 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOB,  GPIO_PIN_15, GPIO_PIN_RESET);
 800209e:	e76e      	b.n	8001f7e <main+0x32>
 80020a0:	40020400 	.word	0x40020400
 80020a4:	20000298 	.word	0x20000298
 80020a8:	20000291 	.word	0x20000291
 80020ac:	20000274 	.word	0x20000274
 80020b0:	2000026c 	.word	0x2000026c
 80020b4:	0801625c 	.word	0x0801625c
 80020b8:	200002bb 	.word	0x200002bb
 80020bc:	08016270 	.word	0x08016270
 80020c0:	200002c1 	.word	0x200002c1
 80020c4:	0801627c 	.word	0x0801627c
 80020c8:	200002c3 	.word	0x200002c3
 80020cc:	08016288 	.word	0x08016288
 80020d0:	0801628c 	.word	0x0801628c
 80020d4:	20000278 	.word	0x20000278
 80020d8:	080162a0 	.word	0x080162a0
 80020dc:	2000028b 	.word	0x2000028b
 80020e0:	20000285 	.word	0x20000285
 80020e4:	080162ac 	.word	0x080162ac
 80020e8:	080162b4 	.word	0x080162b4
 80020ec:	080162bc 	.word	0x080162bc
 80020f0:	2000029c 	.word	0x2000029c
 80020f4:	200002af 	.word	0x200002af
 80020f8:	200002a9 	.word	0x200002a9

080020fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b094      	sub	sp, #80	; 0x50
 8002100:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002102:	f107 0320 	add.w	r3, r7, #32
 8002106:	2230      	movs	r2, #48	; 0x30
 8002108:	2100      	movs	r1, #0
 800210a:	4618      	mov	r0, r3
 800210c:	f012 f87a 	bl	8014204 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002110:	f107 030c 	add.w	r3, r7, #12
 8002114:	2200      	movs	r2, #0
 8002116:	601a      	str	r2, [r3, #0]
 8002118:	605a      	str	r2, [r3, #4]
 800211a:	609a      	str	r2, [r3, #8]
 800211c:	60da      	str	r2, [r3, #12]
 800211e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002120:	2300      	movs	r3, #0
 8002122:	60bb      	str	r3, [r7, #8]
 8002124:	4b28      	ldr	r3, [pc, #160]	; (80021c8 <SystemClock_Config+0xcc>)
 8002126:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002128:	4a27      	ldr	r2, [pc, #156]	; (80021c8 <SystemClock_Config+0xcc>)
 800212a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800212e:	6413      	str	r3, [r2, #64]	; 0x40
 8002130:	4b25      	ldr	r3, [pc, #148]	; (80021c8 <SystemClock_Config+0xcc>)
 8002132:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002134:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002138:	60bb      	str	r3, [r7, #8]
 800213a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800213c:	2300      	movs	r3, #0
 800213e:	607b      	str	r3, [r7, #4]
 8002140:	4b22      	ldr	r3, [pc, #136]	; (80021cc <SystemClock_Config+0xd0>)
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4a21      	ldr	r2, [pc, #132]	; (80021cc <SystemClock_Config+0xd0>)
 8002146:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800214a:	6013      	str	r3, [r2, #0]
 800214c:	4b1f      	ldr	r3, [pc, #124]	; (80021cc <SystemClock_Config+0xd0>)
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002154:	607b      	str	r3, [r7, #4]
 8002156:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002158:	2301      	movs	r3, #1
 800215a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800215c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002160:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002162:	2302      	movs	r3, #2
 8002164:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002166:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800216a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 20;
 800216c:	2314      	movs	r3, #20
 800216e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 160;
 8002170:	23a0      	movs	r3, #160	; 0xa0
 8002172:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8002174:	2304      	movs	r3, #4
 8002176:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002178:	2304      	movs	r3, #4
 800217a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800217c:	f107 0320 	add.w	r3, r7, #32
 8002180:	4618      	mov	r0, r3
 8002182:	f000 ff6f 	bl	8003064 <HAL_RCC_OscConfig>
 8002186:	4603      	mov	r3, r0
 8002188:	2b00      	cmp	r3, #0
 800218a:	d001      	beq.n	8002190 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800218c:	f000 f9e4 	bl	8002558 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002190:	230f      	movs	r3, #15
 8002192:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002194:	2302      	movs	r3, #2
 8002196:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002198:	2300      	movs	r3, #0
 800219a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800219c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80021a0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80021a2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80021a6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80021a8:	f107 030c 	add.w	r3, r7, #12
 80021ac:	2101      	movs	r1, #1
 80021ae:	4618      	mov	r0, r3
 80021b0:	f001 f9d0 	bl	8003554 <HAL_RCC_ClockConfig>
 80021b4:	4603      	mov	r3, r0
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d001      	beq.n	80021be <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80021ba:	f000 f9cd 	bl	8002558 <Error_Handler>
  }
}
 80021be:	bf00      	nop
 80021c0:	3750      	adds	r7, #80	; 0x50
 80021c2:	46bd      	mov	sp, r7
 80021c4:	bd80      	pop	{r7, pc}
 80021c6:	bf00      	nop
 80021c8:	40023800 	.word	0x40023800
 80021cc:	40007000 	.word	0x40007000

080021d0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80021d4:	4b17      	ldr	r3, [pc, #92]	; (8002234 <MX_SPI1_Init+0x64>)
 80021d6:	4a18      	ldr	r2, [pc, #96]	; (8002238 <MX_SPI1_Init+0x68>)
 80021d8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80021da:	4b16      	ldr	r3, [pc, #88]	; (8002234 <MX_SPI1_Init+0x64>)
 80021dc:	f44f 7282 	mov.w	r2, #260	; 0x104
 80021e0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80021e2:	4b14      	ldr	r3, [pc, #80]	; (8002234 <MX_SPI1_Init+0x64>)
 80021e4:	2200      	movs	r2, #0
 80021e6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80021e8:	4b12      	ldr	r3, [pc, #72]	; (8002234 <MX_SPI1_Init+0x64>)
 80021ea:	2200      	movs	r2, #0
 80021ec:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80021ee:	4b11      	ldr	r3, [pc, #68]	; (8002234 <MX_SPI1_Init+0x64>)
 80021f0:	2200      	movs	r2, #0
 80021f2:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80021f4:	4b0f      	ldr	r3, [pc, #60]	; (8002234 <MX_SPI1_Init+0x64>)
 80021f6:	2200      	movs	r2, #0
 80021f8:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80021fa:	4b0e      	ldr	r3, [pc, #56]	; (8002234 <MX_SPI1_Init+0x64>)
 80021fc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002200:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8002202:	4b0c      	ldr	r3, [pc, #48]	; (8002234 <MX_SPI1_Init+0x64>)
 8002204:	2208      	movs	r2, #8
 8002206:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002208:	4b0a      	ldr	r3, [pc, #40]	; (8002234 <MX_SPI1_Init+0x64>)
 800220a:	2200      	movs	r2, #0
 800220c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800220e:	4b09      	ldr	r3, [pc, #36]	; (8002234 <MX_SPI1_Init+0x64>)
 8002210:	2200      	movs	r2, #0
 8002212:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002214:	4b07      	ldr	r3, [pc, #28]	; (8002234 <MX_SPI1_Init+0x64>)
 8002216:	2200      	movs	r2, #0
 8002218:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800221a:	4b06      	ldr	r3, [pc, #24]	; (8002234 <MX_SPI1_Init+0x64>)
 800221c:	220a      	movs	r2, #10
 800221e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002220:	4804      	ldr	r0, [pc, #16]	; (8002234 <MX_SPI1_Init+0x64>)
 8002222:	f001 fb77 	bl	8003914 <HAL_SPI_Init>
 8002226:	4603      	mov	r3, r0
 8002228:	2b00      	cmp	r3, #0
 800222a:	d001      	beq.n	8002230 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800222c:	f000 f994 	bl	8002558 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002230:	bf00      	nop
 8002232:	bd80      	pop	{r7, pc}
 8002234:	2000037c 	.word	0x2000037c
 8002238:	40013000 	.word	0x40013000

0800223c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	b09a      	sub	sp, #104	; 0x68
 8002240:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002242:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8002246:	2200      	movs	r2, #0
 8002248:	601a      	str	r2, [r3, #0]
 800224a:	605a      	str	r2, [r3, #4]
 800224c:	609a      	str	r2, [r3, #8]
 800224e:	60da      	str	r2, [r3, #12]
  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8002250:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002254:	2200      	movs	r2, #0
 8002256:	601a      	str	r2, [r3, #0]
 8002258:	605a      	str	r2, [r3, #4]
 800225a:	609a      	str	r2, [r3, #8]
 800225c:	60da      	str	r2, [r3, #12]
 800225e:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002260:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8002264:	2200      	movs	r2, #0
 8002266:	601a      	str	r2, [r3, #0]
 8002268:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800226a:	f107 0320 	add.w	r3, r7, #32
 800226e:	2200      	movs	r2, #0
 8002270:	601a      	str	r2, [r3, #0]
 8002272:	605a      	str	r2, [r3, #4]
 8002274:	609a      	str	r2, [r3, #8]
 8002276:	60da      	str	r2, [r3, #12]
 8002278:	611a      	str	r2, [r3, #16]
 800227a:	615a      	str	r2, [r3, #20]
 800227c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800227e:	463b      	mov	r3, r7
 8002280:	2220      	movs	r2, #32
 8002282:	2100      	movs	r1, #0
 8002284:	4618      	mov	r0, r3
 8002286:	f011 ffbd 	bl	8014204 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800228a:	4b46      	ldr	r3, [pc, #280]	; (80023a4 <MX_TIM1_Init+0x168>)
 800228c:	4a46      	ldr	r2, [pc, #280]	; (80023a8 <MX_TIM1_Init+0x16c>)
 800228e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8002290:	4b44      	ldr	r3, [pc, #272]	; (80023a4 <MX_TIM1_Init+0x168>)
 8002292:	2200      	movs	r2, #0
 8002294:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002296:	4b43      	ldr	r3, [pc, #268]	; (80023a4 <MX_TIM1_Init+0x168>)
 8002298:	2200      	movs	r2, #0
 800229a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800229c:	4b41      	ldr	r3, [pc, #260]	; (80023a4 <MX_TIM1_Init+0x168>)
 800229e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80022a2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV2;
 80022a4:	4b3f      	ldr	r3, [pc, #252]	; (80023a4 <MX_TIM1_Init+0x168>)
 80022a6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80022aa:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80022ac:	4b3d      	ldr	r3, [pc, #244]	; (80023a4 <MX_TIM1_Init+0x168>)
 80022ae:	2200      	movs	r2, #0
 80022b0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80022b2:	4b3c      	ldr	r3, [pc, #240]	; (80023a4 <MX_TIM1_Init+0x168>)
 80022b4:	2200      	movs	r2, #0
 80022b6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80022b8:	483a      	ldr	r0, [pc, #232]	; (80023a4 <MX_TIM1_Init+0x168>)
 80022ba:	f001 fdc9 	bl	8003e50 <HAL_TIM_Base_Init>
 80022be:	4603      	mov	r3, r0
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d001      	beq.n	80022c8 <MX_TIM1_Init+0x8c>
  {
    Error_Handler();
 80022c4:	f000 f948 	bl	8002558 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80022c8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80022cc:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80022ce:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80022d2:	4619      	mov	r1, r3
 80022d4:	4833      	ldr	r0, [pc, #204]	; (80023a4 <MX_TIM1_Init+0x168>)
 80022d6:	f001 ffc7 	bl	8004268 <HAL_TIM_ConfigClockSource>
 80022da:	4603      	mov	r3, r0
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d001      	beq.n	80022e4 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 80022e0:	f000 f93a 	bl	8002558 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 80022e4:	482f      	ldr	r0, [pc, #188]	; (80023a4 <MX_TIM1_Init+0x168>)
 80022e6:	f001 fe02 	bl	8003eee <HAL_TIM_OC_Init>
 80022ea:	4603      	mov	r3, r0
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d001      	beq.n	80022f4 <MX_TIM1_Init+0xb8>
  {
    Error_Handler();
 80022f0:	f000 f932 	bl	8002558 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_TRIGGER;
 80022f4:	2306      	movs	r3, #6
 80022f6:	647b      	str	r3, [r7, #68]	; 0x44
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 80022f8:	2300      	movs	r3, #0
 80022fa:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_SlaveConfigSynchro(&htim1, &sSlaveConfig) != HAL_OK)
 80022fc:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002300:	4619      	mov	r1, r3
 8002302:	4828      	ldr	r0, [pc, #160]	; (80023a4 <MX_TIM1_Init+0x168>)
 8002304:	f002 f877 	bl	80043f6 <HAL_TIM_SlaveConfigSynchro>
 8002308:	4603      	mov	r3, r0
 800230a:	2b00      	cmp	r3, #0
 800230c:	d001      	beq.n	8002312 <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 800230e:	f000 f923 	bl	8002558 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002312:	2300      	movs	r3, #0
 8002314:	63fb      	str	r3, [r7, #60]	; 0x3c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002316:	2300      	movs	r3, #0
 8002318:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800231a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800231e:	4619      	mov	r1, r3
 8002320:	4820      	ldr	r0, [pc, #128]	; (80023a4 <MX_TIM1_Init+0x168>)
 8002322:	f002 fc15 	bl	8004b50 <HAL_TIMEx_MasterConfigSynchronization>
 8002326:	4603      	mov	r3, r0
 8002328:	2b00      	cmp	r3, #0
 800232a:	d001      	beq.n	8002330 <MX_TIM1_Init+0xf4>
  {
    Error_Handler();
 800232c:	f000 f914 	bl	8002558 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8002330:	2300      	movs	r3, #0
 8002332:	623b      	str	r3, [r7, #32]
  sConfigOC.Pulse = 0;
 8002334:	2300      	movs	r3, #0
 8002336:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002338:	2300      	movs	r3, #0
 800233a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800233c:	2300      	movs	r3, #0
 800233e:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002340:	2300      	movs	r3, #0
 8002342:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002344:	2300      	movs	r3, #0
 8002346:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002348:	2300      	movs	r3, #0
 800234a:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800234c:	f107 0320 	add.w	r3, r7, #32
 8002350:	2200      	movs	r2, #0
 8002352:	4619      	mov	r1, r3
 8002354:	4813      	ldr	r0, [pc, #76]	; (80023a4 <MX_TIM1_Init+0x168>)
 8002356:	f001 ff2b 	bl	80041b0 <HAL_TIM_OC_ConfigChannel>
 800235a:	4603      	mov	r3, r0
 800235c:	2b00      	cmp	r3, #0
 800235e:	d001      	beq.n	8002364 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8002360:	f000 f8fa 	bl	8002558 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002364:	2300      	movs	r3, #0
 8002366:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002368:	2300      	movs	r3, #0
 800236a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800236c:	2300      	movs	r3, #0
 800236e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002370:	2300      	movs	r3, #0
 8002372:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002374:	2300      	movs	r3, #0
 8002376:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002378:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800237c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800237e:	2300      	movs	r3, #0
 8002380:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002382:	463b      	mov	r3, r7
 8002384:	4619      	mov	r1, r3
 8002386:	4807      	ldr	r0, [pc, #28]	; (80023a4 <MX_TIM1_Init+0x168>)
 8002388:	f002 fc50 	bl	8004c2c <HAL_TIMEx_ConfigBreakDeadTime>
 800238c:	4603      	mov	r3, r0
 800238e:	2b00      	cmp	r3, #0
 8002390:	d001      	beq.n	8002396 <MX_TIM1_Init+0x15a>
  {
    Error_Handler();
 8002392:	f000 f8e1 	bl	8002558 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002396:	4803      	ldr	r0, [pc, #12]	; (80023a4 <MX_TIM1_Init+0x168>)
 8002398:	f000 f97c 	bl	8002694 <HAL_TIM_MspPostInit>

}
 800239c:	bf00      	nop
 800239e:	3768      	adds	r7, #104	; 0x68
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bd80      	pop	{r7, pc}
 80023a4:	200003d4 	.word	0x200003d4
 80023a8:	40010000 	.word	0x40010000

080023ac <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80023b0:	4b11      	ldr	r3, [pc, #68]	; (80023f8 <MX_USART1_UART_Init+0x4c>)
 80023b2:	4a12      	ldr	r2, [pc, #72]	; (80023fc <MX_USART1_UART_Init+0x50>)
 80023b4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80023b6:	4b10      	ldr	r3, [pc, #64]	; (80023f8 <MX_USART1_UART_Init+0x4c>)
 80023b8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80023bc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80023be:	4b0e      	ldr	r3, [pc, #56]	; (80023f8 <MX_USART1_UART_Init+0x4c>)
 80023c0:	2200      	movs	r2, #0
 80023c2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80023c4:	4b0c      	ldr	r3, [pc, #48]	; (80023f8 <MX_USART1_UART_Init+0x4c>)
 80023c6:	2200      	movs	r2, #0
 80023c8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80023ca:	4b0b      	ldr	r3, [pc, #44]	; (80023f8 <MX_USART1_UART_Init+0x4c>)
 80023cc:	2200      	movs	r2, #0
 80023ce:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80023d0:	4b09      	ldr	r3, [pc, #36]	; (80023f8 <MX_USART1_UART_Init+0x4c>)
 80023d2:	220c      	movs	r2, #12
 80023d4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80023d6:	4b08      	ldr	r3, [pc, #32]	; (80023f8 <MX_USART1_UART_Init+0x4c>)
 80023d8:	2200      	movs	r2, #0
 80023da:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80023dc:	4b06      	ldr	r3, [pc, #24]	; (80023f8 <MX_USART1_UART_Init+0x4c>)
 80023de:	2200      	movs	r2, #0
 80023e0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80023e2:	4805      	ldr	r0, [pc, #20]	; (80023f8 <MX_USART1_UART_Init+0x4c>)
 80023e4:	f002 fc88 	bl	8004cf8 <HAL_UART_Init>
 80023e8:	4603      	mov	r3, r0
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d001      	beq.n	80023f2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80023ee:	f000 f8b3 	bl	8002558 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80023f2:	bf00      	nop
 80023f4:	bd80      	pop	{r7, pc}
 80023f6:	bf00      	nop
 80023f8:	2000041c 	.word	0x2000041c
 80023fc:	40011000 	.word	0x40011000

08002400 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b08a      	sub	sp, #40	; 0x28
 8002404:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002406:	f107 0314 	add.w	r3, r7, #20
 800240a:	2200      	movs	r2, #0
 800240c:	601a      	str	r2, [r3, #0]
 800240e:	605a      	str	r2, [r3, #4]
 8002410:	609a      	str	r2, [r3, #8]
 8002412:	60da      	str	r2, [r3, #12]
 8002414:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002416:	2300      	movs	r3, #0
 8002418:	613b      	str	r3, [r7, #16]
 800241a:	4b4b      	ldr	r3, [pc, #300]	; (8002548 <MX_GPIO_Init+0x148>)
 800241c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800241e:	4a4a      	ldr	r2, [pc, #296]	; (8002548 <MX_GPIO_Init+0x148>)
 8002420:	f043 0304 	orr.w	r3, r3, #4
 8002424:	6313      	str	r3, [r2, #48]	; 0x30
 8002426:	4b48      	ldr	r3, [pc, #288]	; (8002548 <MX_GPIO_Init+0x148>)
 8002428:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800242a:	f003 0304 	and.w	r3, r3, #4
 800242e:	613b      	str	r3, [r7, #16]
 8002430:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002432:	2300      	movs	r3, #0
 8002434:	60fb      	str	r3, [r7, #12]
 8002436:	4b44      	ldr	r3, [pc, #272]	; (8002548 <MX_GPIO_Init+0x148>)
 8002438:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800243a:	4a43      	ldr	r2, [pc, #268]	; (8002548 <MX_GPIO_Init+0x148>)
 800243c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002440:	6313      	str	r3, [r2, #48]	; 0x30
 8002442:	4b41      	ldr	r3, [pc, #260]	; (8002548 <MX_GPIO_Init+0x148>)
 8002444:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002446:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800244a:	60fb      	str	r3, [r7, #12]
 800244c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800244e:	2300      	movs	r3, #0
 8002450:	60bb      	str	r3, [r7, #8]
 8002452:	4b3d      	ldr	r3, [pc, #244]	; (8002548 <MX_GPIO_Init+0x148>)
 8002454:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002456:	4a3c      	ldr	r2, [pc, #240]	; (8002548 <MX_GPIO_Init+0x148>)
 8002458:	f043 0301 	orr.w	r3, r3, #1
 800245c:	6313      	str	r3, [r2, #48]	; 0x30
 800245e:	4b3a      	ldr	r3, [pc, #232]	; (8002548 <MX_GPIO_Init+0x148>)
 8002460:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002462:	f003 0301 	and.w	r3, r3, #1
 8002466:	60bb      	str	r3, [r7, #8]
 8002468:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800246a:	2300      	movs	r3, #0
 800246c:	607b      	str	r3, [r7, #4]
 800246e:	4b36      	ldr	r3, [pc, #216]	; (8002548 <MX_GPIO_Init+0x148>)
 8002470:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002472:	4a35      	ldr	r2, [pc, #212]	; (8002548 <MX_GPIO_Init+0x148>)
 8002474:	f043 0302 	orr.w	r3, r3, #2
 8002478:	6313      	str	r3, [r2, #48]	; 0x30
 800247a:	4b33      	ldr	r3, [pc, #204]	; (8002548 <MX_GPIO_Init+0x148>)
 800247c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800247e:	f003 0302 	and.w	r3, r3, #2
 8002482:	607b      	str	r3, [r7, #4]
 8002484:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_S_GPIO_Port, LED_S_Pin, GPIO_PIN_RESET);
 8002486:	2200      	movs	r2, #0
 8002488:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800248c:	482f      	ldr	r0, [pc, #188]	; (800254c <MX_GPIO_Init+0x14c>)
 800248e:	f000 fdcf 	bl	8003030 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DW_NSS_GPIO_Port, DW_NSS_Pin, GPIO_PIN_RESET);
 8002492:	2200      	movs	r2, #0
 8002494:	2110      	movs	r1, #16
 8002496:	482e      	ldr	r0, [pc, #184]	; (8002550 <MX_GPIO_Init+0x150>)
 8002498:	f000 fdca 	bl	8003030 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, DW_RESET_Pin|DW_NSS1_WAKEUP_Pin, GPIO_PIN_RESET);
 800249c:	2200      	movs	r2, #0
 800249e:	2103      	movs	r1, #3
 80024a0:	482c      	ldr	r0, [pc, #176]	; (8002554 <MX_GPIO_Init+0x154>)
 80024a2:	f000 fdc5 	bl	8003030 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_r_Pin|LED_y_Pin|LED_g_Pin, GPIO_PIN_SET);
 80024a6:	2201      	movs	r2, #1
 80024a8:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 80024ac:	4829      	ldr	r0, [pc, #164]	; (8002554 <MX_GPIO_Init+0x154>)
 80024ae:	f000 fdbf 	bl	8003030 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_S_Pin */
  GPIO_InitStruct.Pin = LED_S_Pin;
 80024b2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80024b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024b8:	2301      	movs	r3, #1
 80024ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024bc:	2300      	movs	r3, #0
 80024be:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024c0:	2300      	movs	r3, #0
 80024c2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_S_GPIO_Port, &GPIO_InitStruct);
 80024c4:	f107 0314 	add.w	r3, r7, #20
 80024c8:	4619      	mov	r1, r3
 80024ca:	4820      	ldr	r0, [pc, #128]	; (800254c <MX_GPIO_Init+0x14c>)
 80024cc:	f000 fc2c 	bl	8002d28 <HAL_GPIO_Init>

  /*Configure GPIO pins : DW_IRQ2_Pin DW_IRQn_Pin */
  GPIO_InitStruct.Pin = DW_IRQ2_Pin|DW_IRQn_Pin;
 80024d0:	2306      	movs	r3, #6
 80024d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80024d4:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80024d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024da:	2300      	movs	r3, #0
 80024dc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024de:	f107 0314 	add.w	r3, r7, #20
 80024e2:	4619      	mov	r1, r3
 80024e4:	481a      	ldr	r0, [pc, #104]	; (8002550 <MX_GPIO_Init+0x150>)
 80024e6:	f000 fc1f 	bl	8002d28 <HAL_GPIO_Init>

  /*Configure GPIO pin : DW_NSS_Pin */
  GPIO_InitStruct.Pin = DW_NSS_Pin;
 80024ea:	2310      	movs	r3, #16
 80024ec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024ee:	2301      	movs	r3, #1
 80024f0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024f2:	2300      	movs	r3, #0
 80024f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024f6:	2300      	movs	r3, #0
 80024f8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(DW_NSS_GPIO_Port, &GPIO_InitStruct);
 80024fa:	f107 0314 	add.w	r3, r7, #20
 80024fe:	4619      	mov	r1, r3
 8002500:	4813      	ldr	r0, [pc, #76]	; (8002550 <MX_GPIO_Init+0x150>)
 8002502:	f000 fc11 	bl	8002d28 <HAL_GPIO_Init>

  /*Configure GPIO pins : DW_RESET_Pin DW_NSS1_WAKEUP_Pin */
  GPIO_InitStruct.Pin = DW_RESET_Pin|DW_NSS1_WAKEUP_Pin;
 8002506:	2303      	movs	r3, #3
 8002508:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800250a:	2301      	movs	r3, #1
 800250c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800250e:	2300      	movs	r3, #0
 8002510:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002512:	2300      	movs	r3, #0
 8002514:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002516:	f107 0314 	add.w	r3, r7, #20
 800251a:	4619      	mov	r1, r3
 800251c:	480d      	ldr	r0, [pc, #52]	; (8002554 <MX_GPIO_Init+0x154>)
 800251e:	f000 fc03 	bl	8002d28 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_r_Pin LED_y_Pin LED_g_Pin */
  GPIO_InitStruct.Pin = LED_r_Pin|LED_y_Pin|LED_g_Pin;
 8002522:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8002526:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002528:	2301      	movs	r3, #1
 800252a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800252c:	2301      	movs	r3, #1
 800252e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002530:	2300      	movs	r3, #0
 8002532:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002534:	f107 0314 	add.w	r3, r7, #20
 8002538:	4619      	mov	r1, r3
 800253a:	4806      	ldr	r0, [pc, #24]	; (8002554 <MX_GPIO_Init+0x154>)
 800253c:	f000 fbf4 	bl	8002d28 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002540:	bf00      	nop
 8002542:	3728      	adds	r7, #40	; 0x28
 8002544:	46bd      	mov	sp, r7
 8002546:	bd80      	pop	{r7, pc}
 8002548:	40023800 	.word	0x40023800
 800254c:	40020800 	.word	0x40020800
 8002550:	40020000 	.word	0x40020000
 8002554:	40020400 	.word	0x40020400

08002558 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002558:	b480      	push	{r7}
 800255a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800255c:	b672      	cpsid	i
}
 800255e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002560:	e7fe      	b.n	8002560 <Error_Handler+0x8>
	...

08002564 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002564:	b480      	push	{r7}
 8002566:	b083      	sub	sp, #12
 8002568:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800256a:	2300      	movs	r3, #0
 800256c:	607b      	str	r3, [r7, #4]
 800256e:	4b10      	ldr	r3, [pc, #64]	; (80025b0 <HAL_MspInit+0x4c>)
 8002570:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002572:	4a0f      	ldr	r2, [pc, #60]	; (80025b0 <HAL_MspInit+0x4c>)
 8002574:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002578:	6453      	str	r3, [r2, #68]	; 0x44
 800257a:	4b0d      	ldr	r3, [pc, #52]	; (80025b0 <HAL_MspInit+0x4c>)
 800257c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800257e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002582:	607b      	str	r3, [r7, #4]
 8002584:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002586:	2300      	movs	r3, #0
 8002588:	603b      	str	r3, [r7, #0]
 800258a:	4b09      	ldr	r3, [pc, #36]	; (80025b0 <HAL_MspInit+0x4c>)
 800258c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800258e:	4a08      	ldr	r2, [pc, #32]	; (80025b0 <HAL_MspInit+0x4c>)
 8002590:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002594:	6413      	str	r3, [r2, #64]	; 0x40
 8002596:	4b06      	ldr	r3, [pc, #24]	; (80025b0 <HAL_MspInit+0x4c>)
 8002598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800259a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800259e:	603b      	str	r3, [r7, #0]
 80025a0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80025a2:	bf00      	nop
 80025a4:	370c      	adds	r7, #12
 80025a6:	46bd      	mov	sp, r7
 80025a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ac:	4770      	bx	lr
 80025ae:	bf00      	nop
 80025b0:	40023800 	.word	0x40023800

080025b4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80025b4:	b580      	push	{r7, lr}
 80025b6:	b08a      	sub	sp, #40	; 0x28
 80025b8:	af00      	add	r7, sp, #0
 80025ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025bc:	f107 0314 	add.w	r3, r7, #20
 80025c0:	2200      	movs	r2, #0
 80025c2:	601a      	str	r2, [r3, #0]
 80025c4:	605a      	str	r2, [r3, #4]
 80025c6:	609a      	str	r2, [r3, #8]
 80025c8:	60da      	str	r2, [r3, #12]
 80025ca:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	4a19      	ldr	r2, [pc, #100]	; (8002638 <HAL_SPI_MspInit+0x84>)
 80025d2:	4293      	cmp	r3, r2
 80025d4:	d12b      	bne.n	800262e <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80025d6:	2300      	movs	r3, #0
 80025d8:	613b      	str	r3, [r7, #16]
 80025da:	4b18      	ldr	r3, [pc, #96]	; (800263c <HAL_SPI_MspInit+0x88>)
 80025dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025de:	4a17      	ldr	r2, [pc, #92]	; (800263c <HAL_SPI_MspInit+0x88>)
 80025e0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80025e4:	6453      	str	r3, [r2, #68]	; 0x44
 80025e6:	4b15      	ldr	r3, [pc, #84]	; (800263c <HAL_SPI_MspInit+0x88>)
 80025e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025ea:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80025ee:	613b      	str	r3, [r7, #16]
 80025f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025f2:	2300      	movs	r3, #0
 80025f4:	60fb      	str	r3, [r7, #12]
 80025f6:	4b11      	ldr	r3, [pc, #68]	; (800263c <HAL_SPI_MspInit+0x88>)
 80025f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025fa:	4a10      	ldr	r2, [pc, #64]	; (800263c <HAL_SPI_MspInit+0x88>)
 80025fc:	f043 0301 	orr.w	r3, r3, #1
 8002600:	6313      	str	r3, [r2, #48]	; 0x30
 8002602:	4b0e      	ldr	r3, [pc, #56]	; (800263c <HAL_SPI_MspInit+0x88>)
 8002604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002606:	f003 0301 	and.w	r3, r3, #1
 800260a:	60fb      	str	r3, [r7, #12]
 800260c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800260e:	23e0      	movs	r3, #224	; 0xe0
 8002610:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002612:	2302      	movs	r3, #2
 8002614:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002616:	2300      	movs	r3, #0
 8002618:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800261a:	2303      	movs	r3, #3
 800261c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800261e:	2305      	movs	r3, #5
 8002620:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002622:	f107 0314 	add.w	r3, r7, #20
 8002626:	4619      	mov	r1, r3
 8002628:	4805      	ldr	r0, [pc, #20]	; (8002640 <HAL_SPI_MspInit+0x8c>)
 800262a:	f000 fb7d 	bl	8002d28 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800262e:	bf00      	nop
 8002630:	3728      	adds	r7, #40	; 0x28
 8002632:	46bd      	mov	sp, r7
 8002634:	bd80      	pop	{r7, pc}
 8002636:	bf00      	nop
 8002638:	40013000 	.word	0x40013000
 800263c:	40023800 	.word	0x40023800
 8002640:	40020000 	.word	0x40020000

08002644 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b084      	sub	sp, #16
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	4a0e      	ldr	r2, [pc, #56]	; (800268c <HAL_TIM_Base_MspInit+0x48>)
 8002652:	4293      	cmp	r3, r2
 8002654:	d115      	bne.n	8002682 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002656:	2300      	movs	r3, #0
 8002658:	60fb      	str	r3, [r7, #12]
 800265a:	4b0d      	ldr	r3, [pc, #52]	; (8002690 <HAL_TIM_Base_MspInit+0x4c>)
 800265c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800265e:	4a0c      	ldr	r2, [pc, #48]	; (8002690 <HAL_TIM_Base_MspInit+0x4c>)
 8002660:	f043 0301 	orr.w	r3, r3, #1
 8002664:	6453      	str	r3, [r2, #68]	; 0x44
 8002666:	4b0a      	ldr	r3, [pc, #40]	; (8002690 <HAL_TIM_Base_MspInit+0x4c>)
 8002668:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800266a:	f003 0301 	and.w	r3, r3, #1
 800266e:	60fb      	str	r3, [r7, #12]
 8002670:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 5, 0);
 8002672:	2200      	movs	r2, #0
 8002674:	2105      	movs	r1, #5
 8002676:	201b      	movs	r0, #27
 8002678:	f000 fb11 	bl	8002c9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 800267c:	201b      	movs	r0, #27
 800267e:	f000 fb2a 	bl	8002cd6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8002682:	bf00      	nop
 8002684:	3710      	adds	r7, #16
 8002686:	46bd      	mov	sp, r7
 8002688:	bd80      	pop	{r7, pc}
 800268a:	bf00      	nop
 800268c:	40010000 	.word	0x40010000
 8002690:	40023800 	.word	0x40023800

08002694 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	b088      	sub	sp, #32
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800269c:	f107 030c 	add.w	r3, r7, #12
 80026a0:	2200      	movs	r2, #0
 80026a2:	601a      	str	r2, [r3, #0]
 80026a4:	605a      	str	r2, [r3, #4]
 80026a6:	609a      	str	r2, [r3, #8]
 80026a8:	60da      	str	r2, [r3, #12]
 80026aa:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	4a12      	ldr	r2, [pc, #72]	; (80026fc <HAL_TIM_MspPostInit+0x68>)
 80026b2:	4293      	cmp	r3, r2
 80026b4:	d11e      	bne.n	80026f4 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026b6:	2300      	movs	r3, #0
 80026b8:	60bb      	str	r3, [r7, #8]
 80026ba:	4b11      	ldr	r3, [pc, #68]	; (8002700 <HAL_TIM_MspPostInit+0x6c>)
 80026bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026be:	4a10      	ldr	r2, [pc, #64]	; (8002700 <HAL_TIM_MspPostInit+0x6c>)
 80026c0:	f043 0301 	orr.w	r3, r3, #1
 80026c4:	6313      	str	r3, [r2, #48]	; 0x30
 80026c6:	4b0e      	ldr	r3, [pc, #56]	; (8002700 <HAL_TIM_MspPostInit+0x6c>)
 80026c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026ca:	f003 0301 	and.w	r3, r3, #1
 80026ce:	60bb      	str	r3, [r7, #8]
 80026d0:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80026d2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80026d6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026d8:	2302      	movs	r3, #2
 80026da:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026dc:	2300      	movs	r3, #0
 80026de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026e0:	2300      	movs	r3, #0
 80026e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80026e4:	2301      	movs	r3, #1
 80026e6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026e8:	f107 030c 	add.w	r3, r7, #12
 80026ec:	4619      	mov	r1, r3
 80026ee:	4805      	ldr	r0, [pc, #20]	; (8002704 <HAL_TIM_MspPostInit+0x70>)
 80026f0:	f000 fb1a 	bl	8002d28 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80026f4:	bf00      	nop
 80026f6:	3720      	adds	r7, #32
 80026f8:	46bd      	mov	sp, r7
 80026fa:	bd80      	pop	{r7, pc}
 80026fc:	40010000 	.word	0x40010000
 8002700:	40023800 	.word	0x40023800
 8002704:	40020000 	.word	0x40020000

08002708 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002708:	b580      	push	{r7, lr}
 800270a:	b08a      	sub	sp, #40	; 0x28
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002710:	f107 0314 	add.w	r3, r7, #20
 8002714:	2200      	movs	r2, #0
 8002716:	601a      	str	r2, [r3, #0]
 8002718:	605a      	str	r2, [r3, #4]
 800271a:	609a      	str	r2, [r3, #8]
 800271c:	60da      	str	r2, [r3, #12]
 800271e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	4a19      	ldr	r2, [pc, #100]	; (800278c <HAL_UART_MspInit+0x84>)
 8002726:	4293      	cmp	r3, r2
 8002728:	d12b      	bne.n	8002782 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800272a:	2300      	movs	r3, #0
 800272c:	613b      	str	r3, [r7, #16]
 800272e:	4b18      	ldr	r3, [pc, #96]	; (8002790 <HAL_UART_MspInit+0x88>)
 8002730:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002732:	4a17      	ldr	r2, [pc, #92]	; (8002790 <HAL_UART_MspInit+0x88>)
 8002734:	f043 0310 	orr.w	r3, r3, #16
 8002738:	6453      	str	r3, [r2, #68]	; 0x44
 800273a:	4b15      	ldr	r3, [pc, #84]	; (8002790 <HAL_UART_MspInit+0x88>)
 800273c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800273e:	f003 0310 	and.w	r3, r3, #16
 8002742:	613b      	str	r3, [r7, #16]
 8002744:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002746:	2300      	movs	r3, #0
 8002748:	60fb      	str	r3, [r7, #12]
 800274a:	4b11      	ldr	r3, [pc, #68]	; (8002790 <HAL_UART_MspInit+0x88>)
 800274c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800274e:	4a10      	ldr	r2, [pc, #64]	; (8002790 <HAL_UART_MspInit+0x88>)
 8002750:	f043 0302 	orr.w	r3, r3, #2
 8002754:	6313      	str	r3, [r2, #48]	; 0x30
 8002756:	4b0e      	ldr	r3, [pc, #56]	; (8002790 <HAL_UART_MspInit+0x88>)
 8002758:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800275a:	f003 0302 	and.w	r3, r3, #2
 800275e:	60fb      	str	r3, [r7, #12]
 8002760:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002762:	23c0      	movs	r3, #192	; 0xc0
 8002764:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002766:	2302      	movs	r3, #2
 8002768:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800276a:	2300      	movs	r3, #0
 800276c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800276e:	2303      	movs	r3, #3
 8002770:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002772:	2307      	movs	r3, #7
 8002774:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002776:	f107 0314 	add.w	r3, r7, #20
 800277a:	4619      	mov	r1, r3
 800277c:	4805      	ldr	r0, [pc, #20]	; (8002794 <HAL_UART_MspInit+0x8c>)
 800277e:	f000 fad3 	bl	8002d28 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002782:	bf00      	nop
 8002784:	3728      	adds	r7, #40	; 0x28
 8002786:	46bd      	mov	sp, r7
 8002788:	bd80      	pop	{r7, pc}
 800278a:	bf00      	nop
 800278c:	40011000 	.word	0x40011000
 8002790:	40023800 	.word	0x40023800
 8002794:	40020400 	.word	0x40020400

08002798 <SVC_Handler>:
/******************************************************************************/
/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002798:	b480      	push	{r7}
 800279a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800279c:	bf00      	nop
 800279e:	46bd      	mov	sp, r7
 80027a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a4:	4770      	bx	lr

080027a6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80027a6:	b480      	push	{r7}
 80027a8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80027aa:	bf00      	nop
 80027ac:	46bd      	mov	sp, r7
 80027ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b2:	4770      	bx	lr

080027b4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80027b4:	b480      	push	{r7}
 80027b6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80027b8:	bf00      	nop
 80027ba:	46bd      	mov	sp, r7
 80027bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c0:	4770      	bx	lr

080027c2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80027c2:	b580      	push	{r7, lr}
 80027c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80027c6:	f000 f927 	bl	8002a18 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80027ca:	bf00      	nop
 80027cc:	bd80      	pop	{r7, pc}
	...

080027d0 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80027d4:	4802      	ldr	r0, [pc, #8]	; (80027e0 <TIM1_CC_IRQHandler+0x10>)
 80027d6:	f001 fbe3 	bl	8003fa0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 80027da:	bf00      	nop
 80027dc:	bd80      	pop	{r7, pc}
 80027de:	bf00      	nop
 80027e0:	200003d4 	.word	0x200003d4

080027e4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80027e4:	b480      	push	{r7}
 80027e6:	af00      	add	r7, sp, #0
  return 1;
 80027e8:	2301      	movs	r3, #1
}
 80027ea:	4618      	mov	r0, r3
 80027ec:	46bd      	mov	sp, r7
 80027ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f2:	4770      	bx	lr

080027f4 <_kill>:

int _kill(int pid, int sig)
{
 80027f4:	b580      	push	{r7, lr}
 80027f6:	b082      	sub	sp, #8
 80027f8:	af00      	add	r7, sp, #0
 80027fa:	6078      	str	r0, [r7, #4]
 80027fc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80027fe:	f011 fa05 	bl	8013c0c <__errno>
 8002802:	4603      	mov	r3, r0
 8002804:	2216      	movs	r2, #22
 8002806:	601a      	str	r2, [r3, #0]
  return -1;
 8002808:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800280c:	4618      	mov	r0, r3
 800280e:	3708      	adds	r7, #8
 8002810:	46bd      	mov	sp, r7
 8002812:	bd80      	pop	{r7, pc}

08002814 <_exit>:

void _exit (int status)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	b082      	sub	sp, #8
 8002818:	af00      	add	r7, sp, #0
 800281a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800281c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002820:	6878      	ldr	r0, [r7, #4]
 8002822:	f7ff ffe7 	bl	80027f4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002826:	e7fe      	b.n	8002826 <_exit+0x12>

08002828 <_close>:
  }
  return len;
}

int _close(int file)
{
 8002828:	b480      	push	{r7}
 800282a:	b083      	sub	sp, #12
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002830:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002834:	4618      	mov	r0, r3
 8002836:	370c      	adds	r7, #12
 8002838:	46bd      	mov	sp, r7
 800283a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283e:	4770      	bx	lr

08002840 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002840:	b480      	push	{r7}
 8002842:	b083      	sub	sp, #12
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
 8002848:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800284a:	683b      	ldr	r3, [r7, #0]
 800284c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002850:	605a      	str	r2, [r3, #4]
  return 0;
 8002852:	2300      	movs	r3, #0
}
 8002854:	4618      	mov	r0, r3
 8002856:	370c      	adds	r7, #12
 8002858:	46bd      	mov	sp, r7
 800285a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285e:	4770      	bx	lr

08002860 <_isatty>:

int _isatty(int file)
{
 8002860:	b480      	push	{r7}
 8002862:	b083      	sub	sp, #12
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002868:	2301      	movs	r3, #1
}
 800286a:	4618      	mov	r0, r3
 800286c:	370c      	adds	r7, #12
 800286e:	46bd      	mov	sp, r7
 8002870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002874:	4770      	bx	lr

08002876 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002876:	b480      	push	{r7}
 8002878:	b085      	sub	sp, #20
 800287a:	af00      	add	r7, sp, #0
 800287c:	60f8      	str	r0, [r7, #12]
 800287e:	60b9      	str	r1, [r7, #8]
 8002880:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002882:	2300      	movs	r3, #0
}
 8002884:	4618      	mov	r0, r3
 8002886:	3714      	adds	r7, #20
 8002888:	46bd      	mov	sp, r7
 800288a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288e:	4770      	bx	lr

08002890 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002890:	b580      	push	{r7, lr}
 8002892:	b086      	sub	sp, #24
 8002894:	af00      	add	r7, sp, #0
 8002896:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002898:	4a14      	ldr	r2, [pc, #80]	; (80028ec <_sbrk+0x5c>)
 800289a:	4b15      	ldr	r3, [pc, #84]	; (80028f0 <_sbrk+0x60>)
 800289c:	1ad3      	subs	r3, r2, r3
 800289e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80028a0:	697b      	ldr	r3, [r7, #20]
 80028a2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80028a4:	4b13      	ldr	r3, [pc, #76]	; (80028f4 <_sbrk+0x64>)
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d102      	bne.n	80028b2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80028ac:	4b11      	ldr	r3, [pc, #68]	; (80028f4 <_sbrk+0x64>)
 80028ae:	4a12      	ldr	r2, [pc, #72]	; (80028f8 <_sbrk+0x68>)
 80028b0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80028b2:	4b10      	ldr	r3, [pc, #64]	; (80028f4 <_sbrk+0x64>)
 80028b4:	681a      	ldr	r2, [r3, #0]
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	4413      	add	r3, r2
 80028ba:	693a      	ldr	r2, [r7, #16]
 80028bc:	429a      	cmp	r2, r3
 80028be:	d207      	bcs.n	80028d0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80028c0:	f011 f9a4 	bl	8013c0c <__errno>
 80028c4:	4603      	mov	r3, r0
 80028c6:	220c      	movs	r2, #12
 80028c8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80028ca:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80028ce:	e009      	b.n	80028e4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80028d0:	4b08      	ldr	r3, [pc, #32]	; (80028f4 <_sbrk+0x64>)
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80028d6:	4b07      	ldr	r3, [pc, #28]	; (80028f4 <_sbrk+0x64>)
 80028d8:	681a      	ldr	r2, [r3, #0]
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	4413      	add	r3, r2
 80028de:	4a05      	ldr	r2, [pc, #20]	; (80028f4 <_sbrk+0x64>)
 80028e0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80028e2:	68fb      	ldr	r3, [r7, #12]
}
 80028e4:	4618      	mov	r0, r3
 80028e6:	3718      	adds	r7, #24
 80028e8:	46bd      	mov	sp, r7
 80028ea:	bd80      	pop	{r7, pc}
 80028ec:	20020000 	.word	0x20020000
 80028f0:	00000400 	.word	0x00000400
 80028f4:	20000464 	.word	0x20000464
 80028f8:	20000670 	.word	0x20000670

080028fc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80028fc:	b480      	push	{r7}
 80028fe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002900:	4b06      	ldr	r3, [pc, #24]	; (800291c <SystemInit+0x20>)
 8002902:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002906:	4a05      	ldr	r2, [pc, #20]	; (800291c <SystemInit+0x20>)
 8002908:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800290c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002910:	bf00      	nop
 8002912:	46bd      	mov	sp, r7
 8002914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002918:	4770      	bx	lr
 800291a:	bf00      	nop
 800291c:	e000ed00 	.word	0xe000ed00

08002920 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002920:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002958 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002924:	480d      	ldr	r0, [pc, #52]	; (800295c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002926:	490e      	ldr	r1, [pc, #56]	; (8002960 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002928:	4a0e      	ldr	r2, [pc, #56]	; (8002964 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800292a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800292c:	e002      	b.n	8002934 <LoopCopyDataInit>

0800292e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800292e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002930:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002932:	3304      	adds	r3, #4

08002934 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002934:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002936:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002938:	d3f9      	bcc.n	800292e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800293a:	4a0b      	ldr	r2, [pc, #44]	; (8002968 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800293c:	4c0b      	ldr	r4, [pc, #44]	; (800296c <LoopFillZerobss+0x26>)
  movs r3, #0
 800293e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002940:	e001      	b.n	8002946 <LoopFillZerobss>

08002942 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002942:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002944:	3204      	adds	r2, #4

08002946 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002946:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002948:	d3fb      	bcc.n	8002942 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800294a:	f7ff ffd7 	bl	80028fc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800294e:	f011 fb53 	bl	8013ff8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002952:	f7ff fafb 	bl	8001f4c <main>
  bx  lr    
 8002956:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002958:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800295c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002960:	20000250 	.word	0x20000250
  ldr r2, =_sidata
 8002964:	08016b84 	.word	0x08016b84
  ldr r2, =_sbss
 8002968:	20000250 	.word	0x20000250
  ldr r4, =_ebss
 800296c:	20000670 	.word	0x20000670

08002970 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002970:	e7fe      	b.n	8002970 <ADC_IRQHandler>
	...

08002974 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002978:	4b0e      	ldr	r3, [pc, #56]	; (80029b4 <HAL_Init+0x40>)
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	4a0d      	ldr	r2, [pc, #52]	; (80029b4 <HAL_Init+0x40>)
 800297e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002982:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002984:	4b0b      	ldr	r3, [pc, #44]	; (80029b4 <HAL_Init+0x40>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	4a0a      	ldr	r2, [pc, #40]	; (80029b4 <HAL_Init+0x40>)
 800298a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800298e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002990:	4b08      	ldr	r3, [pc, #32]	; (80029b4 <HAL_Init+0x40>)
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	4a07      	ldr	r2, [pc, #28]	; (80029b4 <HAL_Init+0x40>)
 8002996:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800299a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800299c:	2003      	movs	r0, #3
 800299e:	f000 f973 	bl	8002c88 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80029a2:	2000      	movs	r0, #0
 80029a4:	f000 f808 	bl	80029b8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80029a8:	f7ff fddc 	bl	8002564 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80029ac:	2300      	movs	r3, #0
}
 80029ae:	4618      	mov	r0, r3
 80029b0:	bd80      	pop	{r7, pc}
 80029b2:	bf00      	nop
 80029b4:	40023c00 	.word	0x40023c00

080029b8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b082      	sub	sp, #8
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80029c0:	4b12      	ldr	r3, [pc, #72]	; (8002a0c <HAL_InitTick+0x54>)
 80029c2:	681a      	ldr	r2, [r3, #0]
 80029c4:	4b12      	ldr	r3, [pc, #72]	; (8002a10 <HAL_InitTick+0x58>)
 80029c6:	781b      	ldrb	r3, [r3, #0]
 80029c8:	4619      	mov	r1, r3
 80029ca:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80029ce:	fbb3 f3f1 	udiv	r3, r3, r1
 80029d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80029d6:	4618      	mov	r0, r3
 80029d8:	f000 f999 	bl	8002d0e <HAL_SYSTICK_Config>
 80029dc:	4603      	mov	r3, r0
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d001      	beq.n	80029e6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80029e2:	2301      	movs	r3, #1
 80029e4:	e00e      	b.n	8002a04 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	2b0f      	cmp	r3, #15
 80029ea:	d80a      	bhi.n	8002a02 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80029ec:	2200      	movs	r2, #0
 80029ee:	6879      	ldr	r1, [r7, #4]
 80029f0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80029f4:	f000 f953 	bl	8002c9e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80029f8:	4a06      	ldr	r2, [pc, #24]	; (8002a14 <HAL_InitTick+0x5c>)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80029fe:	2300      	movs	r3, #0
 8002a00:	e000      	b.n	8002a04 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002a02:	2301      	movs	r3, #1
}
 8002a04:	4618      	mov	r0, r3
 8002a06:	3708      	adds	r7, #8
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	bd80      	pop	{r7, pc}
 8002a0c:	20000070 	.word	0x20000070
 8002a10:	20000078 	.word	0x20000078
 8002a14:	20000074 	.word	0x20000074

08002a18 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002a1c:	4b06      	ldr	r3, [pc, #24]	; (8002a38 <HAL_IncTick+0x20>)
 8002a1e:	781b      	ldrb	r3, [r3, #0]
 8002a20:	461a      	mov	r2, r3
 8002a22:	4b06      	ldr	r3, [pc, #24]	; (8002a3c <HAL_IncTick+0x24>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	4413      	add	r3, r2
 8002a28:	4a04      	ldr	r2, [pc, #16]	; (8002a3c <HAL_IncTick+0x24>)
 8002a2a:	6013      	str	r3, [r2, #0]
}
 8002a2c:	bf00      	nop
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a34:	4770      	bx	lr
 8002a36:	bf00      	nop
 8002a38:	20000078 	.word	0x20000078
 8002a3c:	20000468 	.word	0x20000468

08002a40 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002a40:	b480      	push	{r7}
 8002a42:	af00      	add	r7, sp, #0
  return uwTick;
 8002a44:	4b03      	ldr	r3, [pc, #12]	; (8002a54 <HAL_GetTick+0x14>)
 8002a46:	681b      	ldr	r3, [r3, #0]
}
 8002a48:	4618      	mov	r0, r3
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a50:	4770      	bx	lr
 8002a52:	bf00      	nop
 8002a54:	20000468 	.word	0x20000468

08002a58 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b084      	sub	sp, #16
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002a60:	f7ff ffee 	bl	8002a40 <HAL_GetTick>
 8002a64:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002a70:	d005      	beq.n	8002a7e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002a72:	4b0a      	ldr	r3, [pc, #40]	; (8002a9c <HAL_Delay+0x44>)
 8002a74:	781b      	ldrb	r3, [r3, #0]
 8002a76:	461a      	mov	r2, r3
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	4413      	add	r3, r2
 8002a7c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002a7e:	bf00      	nop
 8002a80:	f7ff ffde 	bl	8002a40 <HAL_GetTick>
 8002a84:	4602      	mov	r2, r0
 8002a86:	68bb      	ldr	r3, [r7, #8]
 8002a88:	1ad3      	subs	r3, r2, r3
 8002a8a:	68fa      	ldr	r2, [r7, #12]
 8002a8c:	429a      	cmp	r2, r3
 8002a8e:	d8f7      	bhi.n	8002a80 <HAL_Delay+0x28>
  {
  }
}
 8002a90:	bf00      	nop
 8002a92:	bf00      	nop
 8002a94:	3710      	adds	r7, #16
 8002a96:	46bd      	mov	sp, r7
 8002a98:	bd80      	pop	{r7, pc}
 8002a9a:	bf00      	nop
 8002a9c:	20000078 	.word	0x20000078

08002aa0 <__NVIC_SetPriorityGrouping>:
{
 8002aa0:	b480      	push	{r7}
 8002aa2:	b085      	sub	sp, #20
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	f003 0307 	and.w	r3, r3, #7
 8002aae:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002ab0:	4b0c      	ldr	r3, [pc, #48]	; (8002ae4 <__NVIC_SetPriorityGrouping+0x44>)
 8002ab2:	68db      	ldr	r3, [r3, #12]
 8002ab4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002ab6:	68ba      	ldr	r2, [r7, #8]
 8002ab8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002abc:	4013      	ands	r3, r2
 8002abe:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ac4:	68bb      	ldr	r3, [r7, #8]
 8002ac6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ac8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002acc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ad0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002ad2:	4a04      	ldr	r2, [pc, #16]	; (8002ae4 <__NVIC_SetPriorityGrouping+0x44>)
 8002ad4:	68bb      	ldr	r3, [r7, #8]
 8002ad6:	60d3      	str	r3, [r2, #12]
}
 8002ad8:	bf00      	nop
 8002ada:	3714      	adds	r7, #20
 8002adc:	46bd      	mov	sp, r7
 8002ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae2:	4770      	bx	lr
 8002ae4:	e000ed00 	.word	0xe000ed00

08002ae8 <__NVIC_GetPriorityGrouping>:
{
 8002ae8:	b480      	push	{r7}
 8002aea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002aec:	4b04      	ldr	r3, [pc, #16]	; (8002b00 <__NVIC_GetPriorityGrouping+0x18>)
 8002aee:	68db      	ldr	r3, [r3, #12]
 8002af0:	0a1b      	lsrs	r3, r3, #8
 8002af2:	f003 0307 	and.w	r3, r3, #7
}
 8002af6:	4618      	mov	r0, r3
 8002af8:	46bd      	mov	sp, r7
 8002afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afe:	4770      	bx	lr
 8002b00:	e000ed00 	.word	0xe000ed00

08002b04 <__NVIC_EnableIRQ>:
{
 8002b04:	b480      	push	{r7}
 8002b06:	b083      	sub	sp, #12
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	4603      	mov	r3, r0
 8002b0c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	db0b      	blt.n	8002b2e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b16:	79fb      	ldrb	r3, [r7, #7]
 8002b18:	f003 021f 	and.w	r2, r3, #31
 8002b1c:	4907      	ldr	r1, [pc, #28]	; (8002b3c <__NVIC_EnableIRQ+0x38>)
 8002b1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b22:	095b      	lsrs	r3, r3, #5
 8002b24:	2001      	movs	r0, #1
 8002b26:	fa00 f202 	lsl.w	r2, r0, r2
 8002b2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002b2e:	bf00      	nop
 8002b30:	370c      	adds	r7, #12
 8002b32:	46bd      	mov	sp, r7
 8002b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b38:	4770      	bx	lr
 8002b3a:	bf00      	nop
 8002b3c:	e000e100 	.word	0xe000e100

08002b40 <__NVIC_DisableIRQ>:
{
 8002b40:	b480      	push	{r7}
 8002b42:	b083      	sub	sp, #12
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	4603      	mov	r3, r0
 8002b48:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	db12      	blt.n	8002b78 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b52:	79fb      	ldrb	r3, [r7, #7]
 8002b54:	f003 021f 	and.w	r2, r3, #31
 8002b58:	490a      	ldr	r1, [pc, #40]	; (8002b84 <__NVIC_DisableIRQ+0x44>)
 8002b5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b5e:	095b      	lsrs	r3, r3, #5
 8002b60:	2001      	movs	r0, #1
 8002b62:	fa00 f202 	lsl.w	r2, r0, r2
 8002b66:	3320      	adds	r3, #32
 8002b68:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8002b6c:	f3bf 8f4f 	dsb	sy
}
 8002b70:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002b72:	f3bf 8f6f 	isb	sy
}
 8002b76:	bf00      	nop
}
 8002b78:	bf00      	nop
 8002b7a:	370c      	adds	r7, #12
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b82:	4770      	bx	lr
 8002b84:	e000e100 	.word	0xe000e100

08002b88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b88:	b480      	push	{r7}
 8002b8a:	b083      	sub	sp, #12
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	4603      	mov	r3, r0
 8002b90:	6039      	str	r1, [r7, #0]
 8002b92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	db0a      	blt.n	8002bb2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	b2da      	uxtb	r2, r3
 8002ba0:	490c      	ldr	r1, [pc, #48]	; (8002bd4 <__NVIC_SetPriority+0x4c>)
 8002ba2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ba6:	0112      	lsls	r2, r2, #4
 8002ba8:	b2d2      	uxtb	r2, r2
 8002baa:	440b      	add	r3, r1
 8002bac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002bb0:	e00a      	b.n	8002bc8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002bb2:	683b      	ldr	r3, [r7, #0]
 8002bb4:	b2da      	uxtb	r2, r3
 8002bb6:	4908      	ldr	r1, [pc, #32]	; (8002bd8 <__NVIC_SetPriority+0x50>)
 8002bb8:	79fb      	ldrb	r3, [r7, #7]
 8002bba:	f003 030f 	and.w	r3, r3, #15
 8002bbe:	3b04      	subs	r3, #4
 8002bc0:	0112      	lsls	r2, r2, #4
 8002bc2:	b2d2      	uxtb	r2, r2
 8002bc4:	440b      	add	r3, r1
 8002bc6:	761a      	strb	r2, [r3, #24]
}
 8002bc8:	bf00      	nop
 8002bca:	370c      	adds	r7, #12
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd2:	4770      	bx	lr
 8002bd4:	e000e100 	.word	0xe000e100
 8002bd8:	e000ed00 	.word	0xe000ed00

08002bdc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002bdc:	b480      	push	{r7}
 8002bde:	b089      	sub	sp, #36	; 0x24
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	60f8      	str	r0, [r7, #12]
 8002be4:	60b9      	str	r1, [r7, #8]
 8002be6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	f003 0307 	and.w	r3, r3, #7
 8002bee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002bf0:	69fb      	ldr	r3, [r7, #28]
 8002bf2:	f1c3 0307 	rsb	r3, r3, #7
 8002bf6:	2b04      	cmp	r3, #4
 8002bf8:	bf28      	it	cs
 8002bfa:	2304      	movcs	r3, #4
 8002bfc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002bfe:	69fb      	ldr	r3, [r7, #28]
 8002c00:	3304      	adds	r3, #4
 8002c02:	2b06      	cmp	r3, #6
 8002c04:	d902      	bls.n	8002c0c <NVIC_EncodePriority+0x30>
 8002c06:	69fb      	ldr	r3, [r7, #28]
 8002c08:	3b03      	subs	r3, #3
 8002c0a:	e000      	b.n	8002c0e <NVIC_EncodePriority+0x32>
 8002c0c:	2300      	movs	r3, #0
 8002c0e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c10:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002c14:	69bb      	ldr	r3, [r7, #24]
 8002c16:	fa02 f303 	lsl.w	r3, r2, r3
 8002c1a:	43da      	mvns	r2, r3
 8002c1c:	68bb      	ldr	r3, [r7, #8]
 8002c1e:	401a      	ands	r2, r3
 8002c20:	697b      	ldr	r3, [r7, #20]
 8002c22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002c24:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002c28:	697b      	ldr	r3, [r7, #20]
 8002c2a:	fa01 f303 	lsl.w	r3, r1, r3
 8002c2e:	43d9      	mvns	r1, r3
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002c34:	4313      	orrs	r3, r2
         );
}
 8002c36:	4618      	mov	r0, r3
 8002c38:	3724      	adds	r7, #36	; 0x24
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c40:	4770      	bx	lr
	...

08002c44 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b082      	sub	sp, #8
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	3b01      	subs	r3, #1
 8002c50:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002c54:	d301      	bcc.n	8002c5a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002c56:	2301      	movs	r3, #1
 8002c58:	e00f      	b.n	8002c7a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002c5a:	4a0a      	ldr	r2, [pc, #40]	; (8002c84 <SysTick_Config+0x40>)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	3b01      	subs	r3, #1
 8002c60:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002c62:	210f      	movs	r1, #15
 8002c64:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002c68:	f7ff ff8e 	bl	8002b88 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c6c:	4b05      	ldr	r3, [pc, #20]	; (8002c84 <SysTick_Config+0x40>)
 8002c6e:	2200      	movs	r2, #0
 8002c70:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c72:	4b04      	ldr	r3, [pc, #16]	; (8002c84 <SysTick_Config+0x40>)
 8002c74:	2207      	movs	r2, #7
 8002c76:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c78:	2300      	movs	r3, #0
}
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	3708      	adds	r7, #8
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	bd80      	pop	{r7, pc}
 8002c82:	bf00      	nop
 8002c84:	e000e010 	.word	0xe000e010

08002c88 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b082      	sub	sp, #8
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c90:	6878      	ldr	r0, [r7, #4]
 8002c92:	f7ff ff05 	bl	8002aa0 <__NVIC_SetPriorityGrouping>
}
 8002c96:	bf00      	nop
 8002c98:	3708      	adds	r7, #8
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	bd80      	pop	{r7, pc}

08002c9e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c9e:	b580      	push	{r7, lr}
 8002ca0:	b086      	sub	sp, #24
 8002ca2:	af00      	add	r7, sp, #0
 8002ca4:	4603      	mov	r3, r0
 8002ca6:	60b9      	str	r1, [r7, #8]
 8002ca8:	607a      	str	r2, [r7, #4]
 8002caa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002cac:	2300      	movs	r3, #0
 8002cae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002cb0:	f7ff ff1a 	bl	8002ae8 <__NVIC_GetPriorityGrouping>
 8002cb4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002cb6:	687a      	ldr	r2, [r7, #4]
 8002cb8:	68b9      	ldr	r1, [r7, #8]
 8002cba:	6978      	ldr	r0, [r7, #20]
 8002cbc:	f7ff ff8e 	bl	8002bdc <NVIC_EncodePriority>
 8002cc0:	4602      	mov	r2, r0
 8002cc2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002cc6:	4611      	mov	r1, r2
 8002cc8:	4618      	mov	r0, r3
 8002cca:	f7ff ff5d 	bl	8002b88 <__NVIC_SetPriority>
}
 8002cce:	bf00      	nop
 8002cd0:	3718      	adds	r7, #24
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	bd80      	pop	{r7, pc}

08002cd6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002cd6:	b580      	push	{r7, lr}
 8002cd8:	b082      	sub	sp, #8
 8002cda:	af00      	add	r7, sp, #0
 8002cdc:	4603      	mov	r3, r0
 8002cde:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002ce0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	f7ff ff0d 	bl	8002b04 <__NVIC_EnableIRQ>
}
 8002cea:	bf00      	nop
 8002cec:	3708      	adds	r7, #8
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	bd80      	pop	{r7, pc}

08002cf2 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002cf2:	b580      	push	{r7, lr}
 8002cf4:	b082      	sub	sp, #8
 8002cf6:	af00      	add	r7, sp, #0
 8002cf8:	4603      	mov	r3, r0
 8002cfa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8002cfc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d00:	4618      	mov	r0, r3
 8002d02:	f7ff ff1d 	bl	8002b40 <__NVIC_DisableIRQ>
}
 8002d06:	bf00      	nop
 8002d08:	3708      	adds	r7, #8
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	bd80      	pop	{r7, pc}

08002d0e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002d0e:	b580      	push	{r7, lr}
 8002d10:	b082      	sub	sp, #8
 8002d12:	af00      	add	r7, sp, #0
 8002d14:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002d16:	6878      	ldr	r0, [r7, #4]
 8002d18:	f7ff ff94 	bl	8002c44 <SysTick_Config>
 8002d1c:	4603      	mov	r3, r0
}
 8002d1e:	4618      	mov	r0, r3
 8002d20:	3708      	adds	r7, #8
 8002d22:	46bd      	mov	sp, r7
 8002d24:	bd80      	pop	{r7, pc}
	...

08002d28 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d28:	b480      	push	{r7}
 8002d2a:	b089      	sub	sp, #36	; 0x24
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
 8002d30:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002d32:	2300      	movs	r3, #0
 8002d34:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002d36:	2300      	movs	r3, #0
 8002d38:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002d3e:	2300      	movs	r3, #0
 8002d40:	61fb      	str	r3, [r7, #28]
 8002d42:	e159      	b.n	8002ff8 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002d44:	2201      	movs	r2, #1
 8002d46:	69fb      	ldr	r3, [r7, #28]
 8002d48:	fa02 f303 	lsl.w	r3, r2, r3
 8002d4c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002d4e:	683b      	ldr	r3, [r7, #0]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	697a      	ldr	r2, [r7, #20]
 8002d54:	4013      	ands	r3, r2
 8002d56:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002d58:	693a      	ldr	r2, [r7, #16]
 8002d5a:	697b      	ldr	r3, [r7, #20]
 8002d5c:	429a      	cmp	r2, r3
 8002d5e:	f040 8148 	bne.w	8002ff2 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002d62:	683b      	ldr	r3, [r7, #0]
 8002d64:	685b      	ldr	r3, [r3, #4]
 8002d66:	f003 0303 	and.w	r3, r3, #3
 8002d6a:	2b01      	cmp	r3, #1
 8002d6c:	d005      	beq.n	8002d7a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d6e:	683b      	ldr	r3, [r7, #0]
 8002d70:	685b      	ldr	r3, [r3, #4]
 8002d72:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002d76:	2b02      	cmp	r3, #2
 8002d78:	d130      	bne.n	8002ddc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	689b      	ldr	r3, [r3, #8]
 8002d7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002d80:	69fb      	ldr	r3, [r7, #28]
 8002d82:	005b      	lsls	r3, r3, #1
 8002d84:	2203      	movs	r2, #3
 8002d86:	fa02 f303 	lsl.w	r3, r2, r3
 8002d8a:	43db      	mvns	r3, r3
 8002d8c:	69ba      	ldr	r2, [r7, #24]
 8002d8e:	4013      	ands	r3, r2
 8002d90:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002d92:	683b      	ldr	r3, [r7, #0]
 8002d94:	68da      	ldr	r2, [r3, #12]
 8002d96:	69fb      	ldr	r3, [r7, #28]
 8002d98:	005b      	lsls	r3, r3, #1
 8002d9a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d9e:	69ba      	ldr	r2, [r7, #24]
 8002da0:	4313      	orrs	r3, r2
 8002da2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	69ba      	ldr	r2, [r7, #24]
 8002da8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	685b      	ldr	r3, [r3, #4]
 8002dae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002db0:	2201      	movs	r2, #1
 8002db2:	69fb      	ldr	r3, [r7, #28]
 8002db4:	fa02 f303 	lsl.w	r3, r2, r3
 8002db8:	43db      	mvns	r3, r3
 8002dba:	69ba      	ldr	r2, [r7, #24]
 8002dbc:	4013      	ands	r3, r2
 8002dbe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002dc0:	683b      	ldr	r3, [r7, #0]
 8002dc2:	685b      	ldr	r3, [r3, #4]
 8002dc4:	091b      	lsrs	r3, r3, #4
 8002dc6:	f003 0201 	and.w	r2, r3, #1
 8002dca:	69fb      	ldr	r3, [r7, #28]
 8002dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8002dd0:	69ba      	ldr	r2, [r7, #24]
 8002dd2:	4313      	orrs	r3, r2
 8002dd4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	69ba      	ldr	r2, [r7, #24]
 8002dda:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	685b      	ldr	r3, [r3, #4]
 8002de0:	f003 0303 	and.w	r3, r3, #3
 8002de4:	2b03      	cmp	r3, #3
 8002de6:	d017      	beq.n	8002e18 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	68db      	ldr	r3, [r3, #12]
 8002dec:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002dee:	69fb      	ldr	r3, [r7, #28]
 8002df0:	005b      	lsls	r3, r3, #1
 8002df2:	2203      	movs	r2, #3
 8002df4:	fa02 f303 	lsl.w	r3, r2, r3
 8002df8:	43db      	mvns	r3, r3
 8002dfa:	69ba      	ldr	r2, [r7, #24]
 8002dfc:	4013      	ands	r3, r2
 8002dfe:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	689a      	ldr	r2, [r3, #8]
 8002e04:	69fb      	ldr	r3, [r7, #28]
 8002e06:	005b      	lsls	r3, r3, #1
 8002e08:	fa02 f303 	lsl.w	r3, r2, r3
 8002e0c:	69ba      	ldr	r2, [r7, #24]
 8002e0e:	4313      	orrs	r3, r2
 8002e10:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	69ba      	ldr	r2, [r7, #24]
 8002e16:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	685b      	ldr	r3, [r3, #4]
 8002e1c:	f003 0303 	and.w	r3, r3, #3
 8002e20:	2b02      	cmp	r3, #2
 8002e22:	d123      	bne.n	8002e6c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002e24:	69fb      	ldr	r3, [r7, #28]
 8002e26:	08da      	lsrs	r2, r3, #3
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	3208      	adds	r2, #8
 8002e2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e30:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002e32:	69fb      	ldr	r3, [r7, #28]
 8002e34:	f003 0307 	and.w	r3, r3, #7
 8002e38:	009b      	lsls	r3, r3, #2
 8002e3a:	220f      	movs	r2, #15
 8002e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e40:	43db      	mvns	r3, r3
 8002e42:	69ba      	ldr	r2, [r7, #24]
 8002e44:	4013      	ands	r3, r2
 8002e46:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	691a      	ldr	r2, [r3, #16]
 8002e4c:	69fb      	ldr	r3, [r7, #28]
 8002e4e:	f003 0307 	and.w	r3, r3, #7
 8002e52:	009b      	lsls	r3, r3, #2
 8002e54:	fa02 f303 	lsl.w	r3, r2, r3
 8002e58:	69ba      	ldr	r2, [r7, #24]
 8002e5a:	4313      	orrs	r3, r2
 8002e5c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002e5e:	69fb      	ldr	r3, [r7, #28]
 8002e60:	08da      	lsrs	r2, r3, #3
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	3208      	adds	r2, #8
 8002e66:	69b9      	ldr	r1, [r7, #24]
 8002e68:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002e72:	69fb      	ldr	r3, [r7, #28]
 8002e74:	005b      	lsls	r3, r3, #1
 8002e76:	2203      	movs	r2, #3
 8002e78:	fa02 f303 	lsl.w	r3, r2, r3
 8002e7c:	43db      	mvns	r3, r3
 8002e7e:	69ba      	ldr	r2, [r7, #24]
 8002e80:	4013      	ands	r3, r2
 8002e82:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	685b      	ldr	r3, [r3, #4]
 8002e88:	f003 0203 	and.w	r2, r3, #3
 8002e8c:	69fb      	ldr	r3, [r7, #28]
 8002e8e:	005b      	lsls	r3, r3, #1
 8002e90:	fa02 f303 	lsl.w	r3, r2, r3
 8002e94:	69ba      	ldr	r2, [r7, #24]
 8002e96:	4313      	orrs	r3, r2
 8002e98:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	69ba      	ldr	r2, [r7, #24]
 8002e9e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	685b      	ldr	r3, [r3, #4]
 8002ea4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	f000 80a2 	beq.w	8002ff2 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002eae:	2300      	movs	r3, #0
 8002eb0:	60fb      	str	r3, [r7, #12]
 8002eb2:	4b57      	ldr	r3, [pc, #348]	; (8003010 <HAL_GPIO_Init+0x2e8>)
 8002eb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002eb6:	4a56      	ldr	r2, [pc, #344]	; (8003010 <HAL_GPIO_Init+0x2e8>)
 8002eb8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ebc:	6453      	str	r3, [r2, #68]	; 0x44
 8002ebe:	4b54      	ldr	r3, [pc, #336]	; (8003010 <HAL_GPIO_Init+0x2e8>)
 8002ec0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ec2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ec6:	60fb      	str	r3, [r7, #12]
 8002ec8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002eca:	4a52      	ldr	r2, [pc, #328]	; (8003014 <HAL_GPIO_Init+0x2ec>)
 8002ecc:	69fb      	ldr	r3, [r7, #28]
 8002ece:	089b      	lsrs	r3, r3, #2
 8002ed0:	3302      	adds	r3, #2
 8002ed2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ed6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002ed8:	69fb      	ldr	r3, [r7, #28]
 8002eda:	f003 0303 	and.w	r3, r3, #3
 8002ede:	009b      	lsls	r3, r3, #2
 8002ee0:	220f      	movs	r2, #15
 8002ee2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ee6:	43db      	mvns	r3, r3
 8002ee8:	69ba      	ldr	r2, [r7, #24]
 8002eea:	4013      	ands	r3, r2
 8002eec:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	4a49      	ldr	r2, [pc, #292]	; (8003018 <HAL_GPIO_Init+0x2f0>)
 8002ef2:	4293      	cmp	r3, r2
 8002ef4:	d019      	beq.n	8002f2a <HAL_GPIO_Init+0x202>
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	4a48      	ldr	r2, [pc, #288]	; (800301c <HAL_GPIO_Init+0x2f4>)
 8002efa:	4293      	cmp	r3, r2
 8002efc:	d013      	beq.n	8002f26 <HAL_GPIO_Init+0x1fe>
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	4a47      	ldr	r2, [pc, #284]	; (8003020 <HAL_GPIO_Init+0x2f8>)
 8002f02:	4293      	cmp	r3, r2
 8002f04:	d00d      	beq.n	8002f22 <HAL_GPIO_Init+0x1fa>
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	4a46      	ldr	r2, [pc, #280]	; (8003024 <HAL_GPIO_Init+0x2fc>)
 8002f0a:	4293      	cmp	r3, r2
 8002f0c:	d007      	beq.n	8002f1e <HAL_GPIO_Init+0x1f6>
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	4a45      	ldr	r2, [pc, #276]	; (8003028 <HAL_GPIO_Init+0x300>)
 8002f12:	4293      	cmp	r3, r2
 8002f14:	d101      	bne.n	8002f1a <HAL_GPIO_Init+0x1f2>
 8002f16:	2304      	movs	r3, #4
 8002f18:	e008      	b.n	8002f2c <HAL_GPIO_Init+0x204>
 8002f1a:	2307      	movs	r3, #7
 8002f1c:	e006      	b.n	8002f2c <HAL_GPIO_Init+0x204>
 8002f1e:	2303      	movs	r3, #3
 8002f20:	e004      	b.n	8002f2c <HAL_GPIO_Init+0x204>
 8002f22:	2302      	movs	r3, #2
 8002f24:	e002      	b.n	8002f2c <HAL_GPIO_Init+0x204>
 8002f26:	2301      	movs	r3, #1
 8002f28:	e000      	b.n	8002f2c <HAL_GPIO_Init+0x204>
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	69fa      	ldr	r2, [r7, #28]
 8002f2e:	f002 0203 	and.w	r2, r2, #3
 8002f32:	0092      	lsls	r2, r2, #2
 8002f34:	4093      	lsls	r3, r2
 8002f36:	69ba      	ldr	r2, [r7, #24]
 8002f38:	4313      	orrs	r3, r2
 8002f3a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002f3c:	4935      	ldr	r1, [pc, #212]	; (8003014 <HAL_GPIO_Init+0x2ec>)
 8002f3e:	69fb      	ldr	r3, [r7, #28]
 8002f40:	089b      	lsrs	r3, r3, #2
 8002f42:	3302      	adds	r3, #2
 8002f44:	69ba      	ldr	r2, [r7, #24]
 8002f46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002f4a:	4b38      	ldr	r3, [pc, #224]	; (800302c <HAL_GPIO_Init+0x304>)
 8002f4c:	689b      	ldr	r3, [r3, #8]
 8002f4e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f50:	693b      	ldr	r3, [r7, #16]
 8002f52:	43db      	mvns	r3, r3
 8002f54:	69ba      	ldr	r2, [r7, #24]
 8002f56:	4013      	ands	r3, r2
 8002f58:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002f5a:	683b      	ldr	r3, [r7, #0]
 8002f5c:	685b      	ldr	r3, [r3, #4]
 8002f5e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d003      	beq.n	8002f6e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002f66:	69ba      	ldr	r2, [r7, #24]
 8002f68:	693b      	ldr	r3, [r7, #16]
 8002f6a:	4313      	orrs	r3, r2
 8002f6c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002f6e:	4a2f      	ldr	r2, [pc, #188]	; (800302c <HAL_GPIO_Init+0x304>)
 8002f70:	69bb      	ldr	r3, [r7, #24]
 8002f72:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002f74:	4b2d      	ldr	r3, [pc, #180]	; (800302c <HAL_GPIO_Init+0x304>)
 8002f76:	68db      	ldr	r3, [r3, #12]
 8002f78:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f7a:	693b      	ldr	r3, [r7, #16]
 8002f7c:	43db      	mvns	r3, r3
 8002f7e:	69ba      	ldr	r2, [r7, #24]
 8002f80:	4013      	ands	r3, r2
 8002f82:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002f84:	683b      	ldr	r3, [r7, #0]
 8002f86:	685b      	ldr	r3, [r3, #4]
 8002f88:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d003      	beq.n	8002f98 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002f90:	69ba      	ldr	r2, [r7, #24]
 8002f92:	693b      	ldr	r3, [r7, #16]
 8002f94:	4313      	orrs	r3, r2
 8002f96:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002f98:	4a24      	ldr	r2, [pc, #144]	; (800302c <HAL_GPIO_Init+0x304>)
 8002f9a:	69bb      	ldr	r3, [r7, #24]
 8002f9c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002f9e:	4b23      	ldr	r3, [pc, #140]	; (800302c <HAL_GPIO_Init+0x304>)
 8002fa0:	685b      	ldr	r3, [r3, #4]
 8002fa2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002fa4:	693b      	ldr	r3, [r7, #16]
 8002fa6:	43db      	mvns	r3, r3
 8002fa8:	69ba      	ldr	r2, [r7, #24]
 8002faa:	4013      	ands	r3, r2
 8002fac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002fae:	683b      	ldr	r3, [r7, #0]
 8002fb0:	685b      	ldr	r3, [r3, #4]
 8002fb2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d003      	beq.n	8002fc2 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002fba:	69ba      	ldr	r2, [r7, #24]
 8002fbc:	693b      	ldr	r3, [r7, #16]
 8002fbe:	4313      	orrs	r3, r2
 8002fc0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002fc2:	4a1a      	ldr	r2, [pc, #104]	; (800302c <HAL_GPIO_Init+0x304>)
 8002fc4:	69bb      	ldr	r3, [r7, #24]
 8002fc6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002fc8:	4b18      	ldr	r3, [pc, #96]	; (800302c <HAL_GPIO_Init+0x304>)
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002fce:	693b      	ldr	r3, [r7, #16]
 8002fd0:	43db      	mvns	r3, r3
 8002fd2:	69ba      	ldr	r2, [r7, #24]
 8002fd4:	4013      	ands	r3, r2
 8002fd6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002fd8:	683b      	ldr	r3, [r7, #0]
 8002fda:	685b      	ldr	r3, [r3, #4]
 8002fdc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d003      	beq.n	8002fec <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002fe4:	69ba      	ldr	r2, [r7, #24]
 8002fe6:	693b      	ldr	r3, [r7, #16]
 8002fe8:	4313      	orrs	r3, r2
 8002fea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002fec:	4a0f      	ldr	r2, [pc, #60]	; (800302c <HAL_GPIO_Init+0x304>)
 8002fee:	69bb      	ldr	r3, [r7, #24]
 8002ff0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002ff2:	69fb      	ldr	r3, [r7, #28]
 8002ff4:	3301      	adds	r3, #1
 8002ff6:	61fb      	str	r3, [r7, #28]
 8002ff8:	69fb      	ldr	r3, [r7, #28]
 8002ffa:	2b0f      	cmp	r3, #15
 8002ffc:	f67f aea2 	bls.w	8002d44 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003000:	bf00      	nop
 8003002:	bf00      	nop
 8003004:	3724      	adds	r7, #36	; 0x24
 8003006:	46bd      	mov	sp, r7
 8003008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300c:	4770      	bx	lr
 800300e:	bf00      	nop
 8003010:	40023800 	.word	0x40023800
 8003014:	40013800 	.word	0x40013800
 8003018:	40020000 	.word	0x40020000
 800301c:	40020400 	.word	0x40020400
 8003020:	40020800 	.word	0x40020800
 8003024:	40020c00 	.word	0x40020c00
 8003028:	40021000 	.word	0x40021000
 800302c:	40013c00 	.word	0x40013c00

08003030 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003030:	b480      	push	{r7}
 8003032:	b083      	sub	sp, #12
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
 8003038:	460b      	mov	r3, r1
 800303a:	807b      	strh	r3, [r7, #2]
 800303c:	4613      	mov	r3, r2
 800303e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003040:	787b      	ldrb	r3, [r7, #1]
 8003042:	2b00      	cmp	r3, #0
 8003044:	d003      	beq.n	800304e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003046:	887a      	ldrh	r2, [r7, #2]
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800304c:	e003      	b.n	8003056 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800304e:	887b      	ldrh	r3, [r7, #2]
 8003050:	041a      	lsls	r2, r3, #16
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	619a      	str	r2, [r3, #24]
}
 8003056:	bf00      	nop
 8003058:	370c      	adds	r7, #12
 800305a:	46bd      	mov	sp, r7
 800305c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003060:	4770      	bx	lr
	...

08003064 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	b086      	sub	sp, #24
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2b00      	cmp	r3, #0
 8003070:	d101      	bne.n	8003076 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003072:	2301      	movs	r3, #1
 8003074:	e267      	b.n	8003546 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f003 0301 	and.w	r3, r3, #1
 800307e:	2b00      	cmp	r3, #0
 8003080:	d075      	beq.n	800316e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003082:	4b88      	ldr	r3, [pc, #544]	; (80032a4 <HAL_RCC_OscConfig+0x240>)
 8003084:	689b      	ldr	r3, [r3, #8]
 8003086:	f003 030c 	and.w	r3, r3, #12
 800308a:	2b04      	cmp	r3, #4
 800308c:	d00c      	beq.n	80030a8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800308e:	4b85      	ldr	r3, [pc, #532]	; (80032a4 <HAL_RCC_OscConfig+0x240>)
 8003090:	689b      	ldr	r3, [r3, #8]
 8003092:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003096:	2b08      	cmp	r3, #8
 8003098:	d112      	bne.n	80030c0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800309a:	4b82      	ldr	r3, [pc, #520]	; (80032a4 <HAL_RCC_OscConfig+0x240>)
 800309c:	685b      	ldr	r3, [r3, #4]
 800309e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80030a2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80030a6:	d10b      	bne.n	80030c0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030a8:	4b7e      	ldr	r3, [pc, #504]	; (80032a4 <HAL_RCC_OscConfig+0x240>)
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d05b      	beq.n	800316c <HAL_RCC_OscConfig+0x108>
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	685b      	ldr	r3, [r3, #4]
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d157      	bne.n	800316c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80030bc:	2301      	movs	r3, #1
 80030be:	e242      	b.n	8003546 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	685b      	ldr	r3, [r3, #4]
 80030c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80030c8:	d106      	bne.n	80030d8 <HAL_RCC_OscConfig+0x74>
 80030ca:	4b76      	ldr	r3, [pc, #472]	; (80032a4 <HAL_RCC_OscConfig+0x240>)
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	4a75      	ldr	r2, [pc, #468]	; (80032a4 <HAL_RCC_OscConfig+0x240>)
 80030d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030d4:	6013      	str	r3, [r2, #0]
 80030d6:	e01d      	b.n	8003114 <HAL_RCC_OscConfig+0xb0>
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	685b      	ldr	r3, [r3, #4]
 80030dc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80030e0:	d10c      	bne.n	80030fc <HAL_RCC_OscConfig+0x98>
 80030e2:	4b70      	ldr	r3, [pc, #448]	; (80032a4 <HAL_RCC_OscConfig+0x240>)
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	4a6f      	ldr	r2, [pc, #444]	; (80032a4 <HAL_RCC_OscConfig+0x240>)
 80030e8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80030ec:	6013      	str	r3, [r2, #0]
 80030ee:	4b6d      	ldr	r3, [pc, #436]	; (80032a4 <HAL_RCC_OscConfig+0x240>)
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	4a6c      	ldr	r2, [pc, #432]	; (80032a4 <HAL_RCC_OscConfig+0x240>)
 80030f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030f8:	6013      	str	r3, [r2, #0]
 80030fa:	e00b      	b.n	8003114 <HAL_RCC_OscConfig+0xb0>
 80030fc:	4b69      	ldr	r3, [pc, #420]	; (80032a4 <HAL_RCC_OscConfig+0x240>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	4a68      	ldr	r2, [pc, #416]	; (80032a4 <HAL_RCC_OscConfig+0x240>)
 8003102:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003106:	6013      	str	r3, [r2, #0]
 8003108:	4b66      	ldr	r3, [pc, #408]	; (80032a4 <HAL_RCC_OscConfig+0x240>)
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	4a65      	ldr	r2, [pc, #404]	; (80032a4 <HAL_RCC_OscConfig+0x240>)
 800310e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003112:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	685b      	ldr	r3, [r3, #4]
 8003118:	2b00      	cmp	r3, #0
 800311a:	d013      	beq.n	8003144 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800311c:	f7ff fc90 	bl	8002a40 <HAL_GetTick>
 8003120:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003122:	e008      	b.n	8003136 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003124:	f7ff fc8c 	bl	8002a40 <HAL_GetTick>
 8003128:	4602      	mov	r2, r0
 800312a:	693b      	ldr	r3, [r7, #16]
 800312c:	1ad3      	subs	r3, r2, r3
 800312e:	2b64      	cmp	r3, #100	; 0x64
 8003130:	d901      	bls.n	8003136 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003132:	2303      	movs	r3, #3
 8003134:	e207      	b.n	8003546 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003136:	4b5b      	ldr	r3, [pc, #364]	; (80032a4 <HAL_RCC_OscConfig+0x240>)
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800313e:	2b00      	cmp	r3, #0
 8003140:	d0f0      	beq.n	8003124 <HAL_RCC_OscConfig+0xc0>
 8003142:	e014      	b.n	800316e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003144:	f7ff fc7c 	bl	8002a40 <HAL_GetTick>
 8003148:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800314a:	e008      	b.n	800315e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800314c:	f7ff fc78 	bl	8002a40 <HAL_GetTick>
 8003150:	4602      	mov	r2, r0
 8003152:	693b      	ldr	r3, [r7, #16]
 8003154:	1ad3      	subs	r3, r2, r3
 8003156:	2b64      	cmp	r3, #100	; 0x64
 8003158:	d901      	bls.n	800315e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800315a:	2303      	movs	r3, #3
 800315c:	e1f3      	b.n	8003546 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800315e:	4b51      	ldr	r3, [pc, #324]	; (80032a4 <HAL_RCC_OscConfig+0x240>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003166:	2b00      	cmp	r3, #0
 8003168:	d1f0      	bne.n	800314c <HAL_RCC_OscConfig+0xe8>
 800316a:	e000      	b.n	800316e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800316c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	f003 0302 	and.w	r3, r3, #2
 8003176:	2b00      	cmp	r3, #0
 8003178:	d063      	beq.n	8003242 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800317a:	4b4a      	ldr	r3, [pc, #296]	; (80032a4 <HAL_RCC_OscConfig+0x240>)
 800317c:	689b      	ldr	r3, [r3, #8]
 800317e:	f003 030c 	and.w	r3, r3, #12
 8003182:	2b00      	cmp	r3, #0
 8003184:	d00b      	beq.n	800319e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003186:	4b47      	ldr	r3, [pc, #284]	; (80032a4 <HAL_RCC_OscConfig+0x240>)
 8003188:	689b      	ldr	r3, [r3, #8]
 800318a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800318e:	2b08      	cmp	r3, #8
 8003190:	d11c      	bne.n	80031cc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003192:	4b44      	ldr	r3, [pc, #272]	; (80032a4 <HAL_RCC_OscConfig+0x240>)
 8003194:	685b      	ldr	r3, [r3, #4]
 8003196:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800319a:	2b00      	cmp	r3, #0
 800319c:	d116      	bne.n	80031cc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800319e:	4b41      	ldr	r3, [pc, #260]	; (80032a4 <HAL_RCC_OscConfig+0x240>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	f003 0302 	and.w	r3, r3, #2
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d005      	beq.n	80031b6 <HAL_RCC_OscConfig+0x152>
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	68db      	ldr	r3, [r3, #12]
 80031ae:	2b01      	cmp	r3, #1
 80031b0:	d001      	beq.n	80031b6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80031b2:	2301      	movs	r3, #1
 80031b4:	e1c7      	b.n	8003546 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031b6:	4b3b      	ldr	r3, [pc, #236]	; (80032a4 <HAL_RCC_OscConfig+0x240>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	691b      	ldr	r3, [r3, #16]
 80031c2:	00db      	lsls	r3, r3, #3
 80031c4:	4937      	ldr	r1, [pc, #220]	; (80032a4 <HAL_RCC_OscConfig+0x240>)
 80031c6:	4313      	orrs	r3, r2
 80031c8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80031ca:	e03a      	b.n	8003242 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	68db      	ldr	r3, [r3, #12]
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d020      	beq.n	8003216 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80031d4:	4b34      	ldr	r3, [pc, #208]	; (80032a8 <HAL_RCC_OscConfig+0x244>)
 80031d6:	2201      	movs	r2, #1
 80031d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031da:	f7ff fc31 	bl	8002a40 <HAL_GetTick>
 80031de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031e0:	e008      	b.n	80031f4 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80031e2:	f7ff fc2d 	bl	8002a40 <HAL_GetTick>
 80031e6:	4602      	mov	r2, r0
 80031e8:	693b      	ldr	r3, [r7, #16]
 80031ea:	1ad3      	subs	r3, r2, r3
 80031ec:	2b02      	cmp	r3, #2
 80031ee:	d901      	bls.n	80031f4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80031f0:	2303      	movs	r3, #3
 80031f2:	e1a8      	b.n	8003546 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031f4:	4b2b      	ldr	r3, [pc, #172]	; (80032a4 <HAL_RCC_OscConfig+0x240>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f003 0302 	and.w	r3, r3, #2
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d0f0      	beq.n	80031e2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003200:	4b28      	ldr	r3, [pc, #160]	; (80032a4 <HAL_RCC_OscConfig+0x240>)
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	691b      	ldr	r3, [r3, #16]
 800320c:	00db      	lsls	r3, r3, #3
 800320e:	4925      	ldr	r1, [pc, #148]	; (80032a4 <HAL_RCC_OscConfig+0x240>)
 8003210:	4313      	orrs	r3, r2
 8003212:	600b      	str	r3, [r1, #0]
 8003214:	e015      	b.n	8003242 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003216:	4b24      	ldr	r3, [pc, #144]	; (80032a8 <HAL_RCC_OscConfig+0x244>)
 8003218:	2200      	movs	r2, #0
 800321a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800321c:	f7ff fc10 	bl	8002a40 <HAL_GetTick>
 8003220:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003222:	e008      	b.n	8003236 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003224:	f7ff fc0c 	bl	8002a40 <HAL_GetTick>
 8003228:	4602      	mov	r2, r0
 800322a:	693b      	ldr	r3, [r7, #16]
 800322c:	1ad3      	subs	r3, r2, r3
 800322e:	2b02      	cmp	r3, #2
 8003230:	d901      	bls.n	8003236 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003232:	2303      	movs	r3, #3
 8003234:	e187      	b.n	8003546 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003236:	4b1b      	ldr	r3, [pc, #108]	; (80032a4 <HAL_RCC_OscConfig+0x240>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f003 0302 	and.w	r3, r3, #2
 800323e:	2b00      	cmp	r3, #0
 8003240:	d1f0      	bne.n	8003224 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f003 0308 	and.w	r3, r3, #8
 800324a:	2b00      	cmp	r3, #0
 800324c:	d036      	beq.n	80032bc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	695b      	ldr	r3, [r3, #20]
 8003252:	2b00      	cmp	r3, #0
 8003254:	d016      	beq.n	8003284 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003256:	4b15      	ldr	r3, [pc, #84]	; (80032ac <HAL_RCC_OscConfig+0x248>)
 8003258:	2201      	movs	r2, #1
 800325a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800325c:	f7ff fbf0 	bl	8002a40 <HAL_GetTick>
 8003260:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003262:	e008      	b.n	8003276 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003264:	f7ff fbec 	bl	8002a40 <HAL_GetTick>
 8003268:	4602      	mov	r2, r0
 800326a:	693b      	ldr	r3, [r7, #16]
 800326c:	1ad3      	subs	r3, r2, r3
 800326e:	2b02      	cmp	r3, #2
 8003270:	d901      	bls.n	8003276 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003272:	2303      	movs	r3, #3
 8003274:	e167      	b.n	8003546 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003276:	4b0b      	ldr	r3, [pc, #44]	; (80032a4 <HAL_RCC_OscConfig+0x240>)
 8003278:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800327a:	f003 0302 	and.w	r3, r3, #2
 800327e:	2b00      	cmp	r3, #0
 8003280:	d0f0      	beq.n	8003264 <HAL_RCC_OscConfig+0x200>
 8003282:	e01b      	b.n	80032bc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003284:	4b09      	ldr	r3, [pc, #36]	; (80032ac <HAL_RCC_OscConfig+0x248>)
 8003286:	2200      	movs	r2, #0
 8003288:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800328a:	f7ff fbd9 	bl	8002a40 <HAL_GetTick>
 800328e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003290:	e00e      	b.n	80032b0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003292:	f7ff fbd5 	bl	8002a40 <HAL_GetTick>
 8003296:	4602      	mov	r2, r0
 8003298:	693b      	ldr	r3, [r7, #16]
 800329a:	1ad3      	subs	r3, r2, r3
 800329c:	2b02      	cmp	r3, #2
 800329e:	d907      	bls.n	80032b0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80032a0:	2303      	movs	r3, #3
 80032a2:	e150      	b.n	8003546 <HAL_RCC_OscConfig+0x4e2>
 80032a4:	40023800 	.word	0x40023800
 80032a8:	42470000 	.word	0x42470000
 80032ac:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80032b0:	4b88      	ldr	r3, [pc, #544]	; (80034d4 <HAL_RCC_OscConfig+0x470>)
 80032b2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80032b4:	f003 0302 	and.w	r3, r3, #2
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d1ea      	bne.n	8003292 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f003 0304 	and.w	r3, r3, #4
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	f000 8097 	beq.w	80033f8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80032ca:	2300      	movs	r3, #0
 80032cc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80032ce:	4b81      	ldr	r3, [pc, #516]	; (80034d4 <HAL_RCC_OscConfig+0x470>)
 80032d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d10f      	bne.n	80032fa <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80032da:	2300      	movs	r3, #0
 80032dc:	60bb      	str	r3, [r7, #8]
 80032de:	4b7d      	ldr	r3, [pc, #500]	; (80034d4 <HAL_RCC_OscConfig+0x470>)
 80032e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032e2:	4a7c      	ldr	r2, [pc, #496]	; (80034d4 <HAL_RCC_OscConfig+0x470>)
 80032e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80032e8:	6413      	str	r3, [r2, #64]	; 0x40
 80032ea:	4b7a      	ldr	r3, [pc, #488]	; (80034d4 <HAL_RCC_OscConfig+0x470>)
 80032ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032f2:	60bb      	str	r3, [r7, #8]
 80032f4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80032f6:	2301      	movs	r3, #1
 80032f8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032fa:	4b77      	ldr	r3, [pc, #476]	; (80034d8 <HAL_RCC_OscConfig+0x474>)
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003302:	2b00      	cmp	r3, #0
 8003304:	d118      	bne.n	8003338 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003306:	4b74      	ldr	r3, [pc, #464]	; (80034d8 <HAL_RCC_OscConfig+0x474>)
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	4a73      	ldr	r2, [pc, #460]	; (80034d8 <HAL_RCC_OscConfig+0x474>)
 800330c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003310:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003312:	f7ff fb95 	bl	8002a40 <HAL_GetTick>
 8003316:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003318:	e008      	b.n	800332c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800331a:	f7ff fb91 	bl	8002a40 <HAL_GetTick>
 800331e:	4602      	mov	r2, r0
 8003320:	693b      	ldr	r3, [r7, #16]
 8003322:	1ad3      	subs	r3, r2, r3
 8003324:	2b02      	cmp	r3, #2
 8003326:	d901      	bls.n	800332c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003328:	2303      	movs	r3, #3
 800332a:	e10c      	b.n	8003546 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800332c:	4b6a      	ldr	r3, [pc, #424]	; (80034d8 <HAL_RCC_OscConfig+0x474>)
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003334:	2b00      	cmp	r3, #0
 8003336:	d0f0      	beq.n	800331a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	689b      	ldr	r3, [r3, #8]
 800333c:	2b01      	cmp	r3, #1
 800333e:	d106      	bne.n	800334e <HAL_RCC_OscConfig+0x2ea>
 8003340:	4b64      	ldr	r3, [pc, #400]	; (80034d4 <HAL_RCC_OscConfig+0x470>)
 8003342:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003344:	4a63      	ldr	r2, [pc, #396]	; (80034d4 <HAL_RCC_OscConfig+0x470>)
 8003346:	f043 0301 	orr.w	r3, r3, #1
 800334a:	6713      	str	r3, [r2, #112]	; 0x70
 800334c:	e01c      	b.n	8003388 <HAL_RCC_OscConfig+0x324>
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	689b      	ldr	r3, [r3, #8]
 8003352:	2b05      	cmp	r3, #5
 8003354:	d10c      	bne.n	8003370 <HAL_RCC_OscConfig+0x30c>
 8003356:	4b5f      	ldr	r3, [pc, #380]	; (80034d4 <HAL_RCC_OscConfig+0x470>)
 8003358:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800335a:	4a5e      	ldr	r2, [pc, #376]	; (80034d4 <HAL_RCC_OscConfig+0x470>)
 800335c:	f043 0304 	orr.w	r3, r3, #4
 8003360:	6713      	str	r3, [r2, #112]	; 0x70
 8003362:	4b5c      	ldr	r3, [pc, #368]	; (80034d4 <HAL_RCC_OscConfig+0x470>)
 8003364:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003366:	4a5b      	ldr	r2, [pc, #364]	; (80034d4 <HAL_RCC_OscConfig+0x470>)
 8003368:	f043 0301 	orr.w	r3, r3, #1
 800336c:	6713      	str	r3, [r2, #112]	; 0x70
 800336e:	e00b      	b.n	8003388 <HAL_RCC_OscConfig+0x324>
 8003370:	4b58      	ldr	r3, [pc, #352]	; (80034d4 <HAL_RCC_OscConfig+0x470>)
 8003372:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003374:	4a57      	ldr	r2, [pc, #348]	; (80034d4 <HAL_RCC_OscConfig+0x470>)
 8003376:	f023 0301 	bic.w	r3, r3, #1
 800337a:	6713      	str	r3, [r2, #112]	; 0x70
 800337c:	4b55      	ldr	r3, [pc, #340]	; (80034d4 <HAL_RCC_OscConfig+0x470>)
 800337e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003380:	4a54      	ldr	r2, [pc, #336]	; (80034d4 <HAL_RCC_OscConfig+0x470>)
 8003382:	f023 0304 	bic.w	r3, r3, #4
 8003386:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	689b      	ldr	r3, [r3, #8]
 800338c:	2b00      	cmp	r3, #0
 800338e:	d015      	beq.n	80033bc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003390:	f7ff fb56 	bl	8002a40 <HAL_GetTick>
 8003394:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003396:	e00a      	b.n	80033ae <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003398:	f7ff fb52 	bl	8002a40 <HAL_GetTick>
 800339c:	4602      	mov	r2, r0
 800339e:	693b      	ldr	r3, [r7, #16]
 80033a0:	1ad3      	subs	r3, r2, r3
 80033a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80033a6:	4293      	cmp	r3, r2
 80033a8:	d901      	bls.n	80033ae <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80033aa:	2303      	movs	r3, #3
 80033ac:	e0cb      	b.n	8003546 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033ae:	4b49      	ldr	r3, [pc, #292]	; (80034d4 <HAL_RCC_OscConfig+0x470>)
 80033b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033b2:	f003 0302 	and.w	r3, r3, #2
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d0ee      	beq.n	8003398 <HAL_RCC_OscConfig+0x334>
 80033ba:	e014      	b.n	80033e6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80033bc:	f7ff fb40 	bl	8002a40 <HAL_GetTick>
 80033c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80033c2:	e00a      	b.n	80033da <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80033c4:	f7ff fb3c 	bl	8002a40 <HAL_GetTick>
 80033c8:	4602      	mov	r2, r0
 80033ca:	693b      	ldr	r3, [r7, #16]
 80033cc:	1ad3      	subs	r3, r2, r3
 80033ce:	f241 3288 	movw	r2, #5000	; 0x1388
 80033d2:	4293      	cmp	r3, r2
 80033d4:	d901      	bls.n	80033da <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80033d6:	2303      	movs	r3, #3
 80033d8:	e0b5      	b.n	8003546 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80033da:	4b3e      	ldr	r3, [pc, #248]	; (80034d4 <HAL_RCC_OscConfig+0x470>)
 80033dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033de:	f003 0302 	and.w	r3, r3, #2
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d1ee      	bne.n	80033c4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80033e6:	7dfb      	ldrb	r3, [r7, #23]
 80033e8:	2b01      	cmp	r3, #1
 80033ea:	d105      	bne.n	80033f8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80033ec:	4b39      	ldr	r3, [pc, #228]	; (80034d4 <HAL_RCC_OscConfig+0x470>)
 80033ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033f0:	4a38      	ldr	r2, [pc, #224]	; (80034d4 <HAL_RCC_OscConfig+0x470>)
 80033f2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80033f6:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	699b      	ldr	r3, [r3, #24]
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	f000 80a1 	beq.w	8003544 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003402:	4b34      	ldr	r3, [pc, #208]	; (80034d4 <HAL_RCC_OscConfig+0x470>)
 8003404:	689b      	ldr	r3, [r3, #8]
 8003406:	f003 030c 	and.w	r3, r3, #12
 800340a:	2b08      	cmp	r3, #8
 800340c:	d05c      	beq.n	80034c8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	699b      	ldr	r3, [r3, #24]
 8003412:	2b02      	cmp	r3, #2
 8003414:	d141      	bne.n	800349a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003416:	4b31      	ldr	r3, [pc, #196]	; (80034dc <HAL_RCC_OscConfig+0x478>)
 8003418:	2200      	movs	r2, #0
 800341a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800341c:	f7ff fb10 	bl	8002a40 <HAL_GetTick>
 8003420:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003422:	e008      	b.n	8003436 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003424:	f7ff fb0c 	bl	8002a40 <HAL_GetTick>
 8003428:	4602      	mov	r2, r0
 800342a:	693b      	ldr	r3, [r7, #16]
 800342c:	1ad3      	subs	r3, r2, r3
 800342e:	2b02      	cmp	r3, #2
 8003430:	d901      	bls.n	8003436 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003432:	2303      	movs	r3, #3
 8003434:	e087      	b.n	8003546 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003436:	4b27      	ldr	r3, [pc, #156]	; (80034d4 <HAL_RCC_OscConfig+0x470>)
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800343e:	2b00      	cmp	r3, #0
 8003440:	d1f0      	bne.n	8003424 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	69da      	ldr	r2, [r3, #28]
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6a1b      	ldr	r3, [r3, #32]
 800344a:	431a      	orrs	r2, r3
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003450:	019b      	lsls	r3, r3, #6
 8003452:	431a      	orrs	r2, r3
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003458:	085b      	lsrs	r3, r3, #1
 800345a:	3b01      	subs	r3, #1
 800345c:	041b      	lsls	r3, r3, #16
 800345e:	431a      	orrs	r2, r3
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003464:	061b      	lsls	r3, r3, #24
 8003466:	491b      	ldr	r1, [pc, #108]	; (80034d4 <HAL_RCC_OscConfig+0x470>)
 8003468:	4313      	orrs	r3, r2
 800346a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800346c:	4b1b      	ldr	r3, [pc, #108]	; (80034dc <HAL_RCC_OscConfig+0x478>)
 800346e:	2201      	movs	r2, #1
 8003470:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003472:	f7ff fae5 	bl	8002a40 <HAL_GetTick>
 8003476:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003478:	e008      	b.n	800348c <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800347a:	f7ff fae1 	bl	8002a40 <HAL_GetTick>
 800347e:	4602      	mov	r2, r0
 8003480:	693b      	ldr	r3, [r7, #16]
 8003482:	1ad3      	subs	r3, r2, r3
 8003484:	2b02      	cmp	r3, #2
 8003486:	d901      	bls.n	800348c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003488:	2303      	movs	r3, #3
 800348a:	e05c      	b.n	8003546 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800348c:	4b11      	ldr	r3, [pc, #68]	; (80034d4 <HAL_RCC_OscConfig+0x470>)
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003494:	2b00      	cmp	r3, #0
 8003496:	d0f0      	beq.n	800347a <HAL_RCC_OscConfig+0x416>
 8003498:	e054      	b.n	8003544 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800349a:	4b10      	ldr	r3, [pc, #64]	; (80034dc <HAL_RCC_OscConfig+0x478>)
 800349c:	2200      	movs	r2, #0
 800349e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034a0:	f7ff face 	bl	8002a40 <HAL_GetTick>
 80034a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034a6:	e008      	b.n	80034ba <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80034a8:	f7ff faca 	bl	8002a40 <HAL_GetTick>
 80034ac:	4602      	mov	r2, r0
 80034ae:	693b      	ldr	r3, [r7, #16]
 80034b0:	1ad3      	subs	r3, r2, r3
 80034b2:	2b02      	cmp	r3, #2
 80034b4:	d901      	bls.n	80034ba <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80034b6:	2303      	movs	r3, #3
 80034b8:	e045      	b.n	8003546 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034ba:	4b06      	ldr	r3, [pc, #24]	; (80034d4 <HAL_RCC_OscConfig+0x470>)
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d1f0      	bne.n	80034a8 <HAL_RCC_OscConfig+0x444>
 80034c6:	e03d      	b.n	8003544 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	699b      	ldr	r3, [r3, #24]
 80034cc:	2b01      	cmp	r3, #1
 80034ce:	d107      	bne.n	80034e0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80034d0:	2301      	movs	r3, #1
 80034d2:	e038      	b.n	8003546 <HAL_RCC_OscConfig+0x4e2>
 80034d4:	40023800 	.word	0x40023800
 80034d8:	40007000 	.word	0x40007000
 80034dc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80034e0:	4b1b      	ldr	r3, [pc, #108]	; (8003550 <HAL_RCC_OscConfig+0x4ec>)
 80034e2:	685b      	ldr	r3, [r3, #4]
 80034e4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	699b      	ldr	r3, [r3, #24]
 80034ea:	2b01      	cmp	r3, #1
 80034ec:	d028      	beq.n	8003540 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80034f8:	429a      	cmp	r2, r3
 80034fa:	d121      	bne.n	8003540 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003506:	429a      	cmp	r2, r3
 8003508:	d11a      	bne.n	8003540 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800350a:	68fa      	ldr	r2, [r7, #12]
 800350c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003510:	4013      	ands	r3, r2
 8003512:	687a      	ldr	r2, [r7, #4]
 8003514:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003516:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003518:	4293      	cmp	r3, r2
 800351a:	d111      	bne.n	8003540 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003526:	085b      	lsrs	r3, r3, #1
 8003528:	3b01      	subs	r3, #1
 800352a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800352c:	429a      	cmp	r2, r3
 800352e:	d107      	bne.n	8003540 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800353a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800353c:	429a      	cmp	r2, r3
 800353e:	d001      	beq.n	8003544 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003540:	2301      	movs	r3, #1
 8003542:	e000      	b.n	8003546 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003544:	2300      	movs	r3, #0
}
 8003546:	4618      	mov	r0, r3
 8003548:	3718      	adds	r7, #24
 800354a:	46bd      	mov	sp, r7
 800354c:	bd80      	pop	{r7, pc}
 800354e:	bf00      	nop
 8003550:	40023800 	.word	0x40023800

08003554 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	b084      	sub	sp, #16
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]
 800355c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	2b00      	cmp	r3, #0
 8003562:	d101      	bne.n	8003568 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003564:	2301      	movs	r3, #1
 8003566:	e0cc      	b.n	8003702 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003568:	4b68      	ldr	r3, [pc, #416]	; (800370c <HAL_RCC_ClockConfig+0x1b8>)
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f003 0307 	and.w	r3, r3, #7
 8003570:	683a      	ldr	r2, [r7, #0]
 8003572:	429a      	cmp	r2, r3
 8003574:	d90c      	bls.n	8003590 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003576:	4b65      	ldr	r3, [pc, #404]	; (800370c <HAL_RCC_ClockConfig+0x1b8>)
 8003578:	683a      	ldr	r2, [r7, #0]
 800357a:	b2d2      	uxtb	r2, r2
 800357c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800357e:	4b63      	ldr	r3, [pc, #396]	; (800370c <HAL_RCC_ClockConfig+0x1b8>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f003 0307 	and.w	r3, r3, #7
 8003586:	683a      	ldr	r2, [r7, #0]
 8003588:	429a      	cmp	r2, r3
 800358a:	d001      	beq.n	8003590 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800358c:	2301      	movs	r3, #1
 800358e:	e0b8      	b.n	8003702 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	f003 0302 	and.w	r3, r3, #2
 8003598:	2b00      	cmp	r3, #0
 800359a:	d020      	beq.n	80035de <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f003 0304 	and.w	r3, r3, #4
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d005      	beq.n	80035b4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80035a8:	4b59      	ldr	r3, [pc, #356]	; (8003710 <HAL_RCC_ClockConfig+0x1bc>)
 80035aa:	689b      	ldr	r3, [r3, #8]
 80035ac:	4a58      	ldr	r2, [pc, #352]	; (8003710 <HAL_RCC_ClockConfig+0x1bc>)
 80035ae:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80035b2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f003 0308 	and.w	r3, r3, #8
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d005      	beq.n	80035cc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80035c0:	4b53      	ldr	r3, [pc, #332]	; (8003710 <HAL_RCC_ClockConfig+0x1bc>)
 80035c2:	689b      	ldr	r3, [r3, #8]
 80035c4:	4a52      	ldr	r2, [pc, #328]	; (8003710 <HAL_RCC_ClockConfig+0x1bc>)
 80035c6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80035ca:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80035cc:	4b50      	ldr	r3, [pc, #320]	; (8003710 <HAL_RCC_ClockConfig+0x1bc>)
 80035ce:	689b      	ldr	r3, [r3, #8]
 80035d0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	689b      	ldr	r3, [r3, #8]
 80035d8:	494d      	ldr	r1, [pc, #308]	; (8003710 <HAL_RCC_ClockConfig+0x1bc>)
 80035da:	4313      	orrs	r3, r2
 80035dc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f003 0301 	and.w	r3, r3, #1
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d044      	beq.n	8003674 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	2b01      	cmp	r3, #1
 80035f0:	d107      	bne.n	8003602 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035f2:	4b47      	ldr	r3, [pc, #284]	; (8003710 <HAL_RCC_ClockConfig+0x1bc>)
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d119      	bne.n	8003632 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80035fe:	2301      	movs	r3, #1
 8003600:	e07f      	b.n	8003702 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	685b      	ldr	r3, [r3, #4]
 8003606:	2b02      	cmp	r3, #2
 8003608:	d003      	beq.n	8003612 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800360e:	2b03      	cmp	r3, #3
 8003610:	d107      	bne.n	8003622 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003612:	4b3f      	ldr	r3, [pc, #252]	; (8003710 <HAL_RCC_ClockConfig+0x1bc>)
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800361a:	2b00      	cmp	r3, #0
 800361c:	d109      	bne.n	8003632 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800361e:	2301      	movs	r3, #1
 8003620:	e06f      	b.n	8003702 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003622:	4b3b      	ldr	r3, [pc, #236]	; (8003710 <HAL_RCC_ClockConfig+0x1bc>)
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f003 0302 	and.w	r3, r3, #2
 800362a:	2b00      	cmp	r3, #0
 800362c:	d101      	bne.n	8003632 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800362e:	2301      	movs	r3, #1
 8003630:	e067      	b.n	8003702 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003632:	4b37      	ldr	r3, [pc, #220]	; (8003710 <HAL_RCC_ClockConfig+0x1bc>)
 8003634:	689b      	ldr	r3, [r3, #8]
 8003636:	f023 0203 	bic.w	r2, r3, #3
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	685b      	ldr	r3, [r3, #4]
 800363e:	4934      	ldr	r1, [pc, #208]	; (8003710 <HAL_RCC_ClockConfig+0x1bc>)
 8003640:	4313      	orrs	r3, r2
 8003642:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003644:	f7ff f9fc 	bl	8002a40 <HAL_GetTick>
 8003648:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800364a:	e00a      	b.n	8003662 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800364c:	f7ff f9f8 	bl	8002a40 <HAL_GetTick>
 8003650:	4602      	mov	r2, r0
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	1ad3      	subs	r3, r2, r3
 8003656:	f241 3288 	movw	r2, #5000	; 0x1388
 800365a:	4293      	cmp	r3, r2
 800365c:	d901      	bls.n	8003662 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800365e:	2303      	movs	r3, #3
 8003660:	e04f      	b.n	8003702 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003662:	4b2b      	ldr	r3, [pc, #172]	; (8003710 <HAL_RCC_ClockConfig+0x1bc>)
 8003664:	689b      	ldr	r3, [r3, #8]
 8003666:	f003 020c 	and.w	r2, r3, #12
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	685b      	ldr	r3, [r3, #4]
 800366e:	009b      	lsls	r3, r3, #2
 8003670:	429a      	cmp	r2, r3
 8003672:	d1eb      	bne.n	800364c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003674:	4b25      	ldr	r3, [pc, #148]	; (800370c <HAL_RCC_ClockConfig+0x1b8>)
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f003 0307 	and.w	r3, r3, #7
 800367c:	683a      	ldr	r2, [r7, #0]
 800367e:	429a      	cmp	r2, r3
 8003680:	d20c      	bcs.n	800369c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003682:	4b22      	ldr	r3, [pc, #136]	; (800370c <HAL_RCC_ClockConfig+0x1b8>)
 8003684:	683a      	ldr	r2, [r7, #0]
 8003686:	b2d2      	uxtb	r2, r2
 8003688:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800368a:	4b20      	ldr	r3, [pc, #128]	; (800370c <HAL_RCC_ClockConfig+0x1b8>)
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f003 0307 	and.w	r3, r3, #7
 8003692:	683a      	ldr	r2, [r7, #0]
 8003694:	429a      	cmp	r2, r3
 8003696:	d001      	beq.n	800369c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003698:	2301      	movs	r3, #1
 800369a:	e032      	b.n	8003702 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f003 0304 	and.w	r3, r3, #4
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d008      	beq.n	80036ba <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80036a8:	4b19      	ldr	r3, [pc, #100]	; (8003710 <HAL_RCC_ClockConfig+0x1bc>)
 80036aa:	689b      	ldr	r3, [r3, #8]
 80036ac:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	68db      	ldr	r3, [r3, #12]
 80036b4:	4916      	ldr	r1, [pc, #88]	; (8003710 <HAL_RCC_ClockConfig+0x1bc>)
 80036b6:	4313      	orrs	r3, r2
 80036b8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f003 0308 	and.w	r3, r3, #8
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d009      	beq.n	80036da <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80036c6:	4b12      	ldr	r3, [pc, #72]	; (8003710 <HAL_RCC_ClockConfig+0x1bc>)
 80036c8:	689b      	ldr	r3, [r3, #8]
 80036ca:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	691b      	ldr	r3, [r3, #16]
 80036d2:	00db      	lsls	r3, r3, #3
 80036d4:	490e      	ldr	r1, [pc, #56]	; (8003710 <HAL_RCC_ClockConfig+0x1bc>)
 80036d6:	4313      	orrs	r3, r2
 80036d8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80036da:	f000 f821 	bl	8003720 <HAL_RCC_GetSysClockFreq>
 80036de:	4602      	mov	r2, r0
 80036e0:	4b0b      	ldr	r3, [pc, #44]	; (8003710 <HAL_RCC_ClockConfig+0x1bc>)
 80036e2:	689b      	ldr	r3, [r3, #8]
 80036e4:	091b      	lsrs	r3, r3, #4
 80036e6:	f003 030f 	and.w	r3, r3, #15
 80036ea:	490a      	ldr	r1, [pc, #40]	; (8003714 <HAL_RCC_ClockConfig+0x1c0>)
 80036ec:	5ccb      	ldrb	r3, [r1, r3]
 80036ee:	fa22 f303 	lsr.w	r3, r2, r3
 80036f2:	4a09      	ldr	r2, [pc, #36]	; (8003718 <HAL_RCC_ClockConfig+0x1c4>)
 80036f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80036f6:	4b09      	ldr	r3, [pc, #36]	; (800371c <HAL_RCC_ClockConfig+0x1c8>)
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	4618      	mov	r0, r3
 80036fc:	f7ff f95c 	bl	80029b8 <HAL_InitTick>

  return HAL_OK;
 8003700:	2300      	movs	r3, #0
}
 8003702:	4618      	mov	r0, r3
 8003704:	3710      	adds	r7, #16
 8003706:	46bd      	mov	sp, r7
 8003708:	bd80      	pop	{r7, pc}
 800370a:	bf00      	nop
 800370c:	40023c00 	.word	0x40023c00
 8003710:	40023800 	.word	0x40023800
 8003714:	080162f4 	.word	0x080162f4
 8003718:	20000070 	.word	0x20000070
 800371c:	20000074 	.word	0x20000074

08003720 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003720:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003724:	b090      	sub	sp, #64	; 0x40
 8003726:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003728:	2300      	movs	r3, #0
 800372a:	637b      	str	r3, [r7, #52]	; 0x34
 800372c:	2300      	movs	r3, #0
 800372e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003730:	2300      	movs	r3, #0
 8003732:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8003734:	2300      	movs	r3, #0
 8003736:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003738:	4b59      	ldr	r3, [pc, #356]	; (80038a0 <HAL_RCC_GetSysClockFreq+0x180>)
 800373a:	689b      	ldr	r3, [r3, #8]
 800373c:	f003 030c 	and.w	r3, r3, #12
 8003740:	2b08      	cmp	r3, #8
 8003742:	d00d      	beq.n	8003760 <HAL_RCC_GetSysClockFreq+0x40>
 8003744:	2b08      	cmp	r3, #8
 8003746:	f200 80a1 	bhi.w	800388c <HAL_RCC_GetSysClockFreq+0x16c>
 800374a:	2b00      	cmp	r3, #0
 800374c:	d002      	beq.n	8003754 <HAL_RCC_GetSysClockFreq+0x34>
 800374e:	2b04      	cmp	r3, #4
 8003750:	d003      	beq.n	800375a <HAL_RCC_GetSysClockFreq+0x3a>
 8003752:	e09b      	b.n	800388c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003754:	4b53      	ldr	r3, [pc, #332]	; (80038a4 <HAL_RCC_GetSysClockFreq+0x184>)
 8003756:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8003758:	e09b      	b.n	8003892 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800375a:	4b53      	ldr	r3, [pc, #332]	; (80038a8 <HAL_RCC_GetSysClockFreq+0x188>)
 800375c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800375e:	e098      	b.n	8003892 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003760:	4b4f      	ldr	r3, [pc, #316]	; (80038a0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003762:	685b      	ldr	r3, [r3, #4]
 8003764:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003768:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800376a:	4b4d      	ldr	r3, [pc, #308]	; (80038a0 <HAL_RCC_GetSysClockFreq+0x180>)
 800376c:	685b      	ldr	r3, [r3, #4]
 800376e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003772:	2b00      	cmp	r3, #0
 8003774:	d028      	beq.n	80037c8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003776:	4b4a      	ldr	r3, [pc, #296]	; (80038a0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003778:	685b      	ldr	r3, [r3, #4]
 800377a:	099b      	lsrs	r3, r3, #6
 800377c:	2200      	movs	r2, #0
 800377e:	623b      	str	r3, [r7, #32]
 8003780:	627a      	str	r2, [r7, #36]	; 0x24
 8003782:	6a3b      	ldr	r3, [r7, #32]
 8003784:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003788:	2100      	movs	r1, #0
 800378a:	4b47      	ldr	r3, [pc, #284]	; (80038a8 <HAL_RCC_GetSysClockFreq+0x188>)
 800378c:	fb03 f201 	mul.w	r2, r3, r1
 8003790:	2300      	movs	r3, #0
 8003792:	fb00 f303 	mul.w	r3, r0, r3
 8003796:	4413      	add	r3, r2
 8003798:	4a43      	ldr	r2, [pc, #268]	; (80038a8 <HAL_RCC_GetSysClockFreq+0x188>)
 800379a:	fba0 1202 	umull	r1, r2, r0, r2
 800379e:	62fa      	str	r2, [r7, #44]	; 0x2c
 80037a0:	460a      	mov	r2, r1
 80037a2:	62ba      	str	r2, [r7, #40]	; 0x28
 80037a4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80037a6:	4413      	add	r3, r2
 80037a8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80037aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80037ac:	2200      	movs	r2, #0
 80037ae:	61bb      	str	r3, [r7, #24]
 80037b0:	61fa      	str	r2, [r7, #28]
 80037b2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80037b6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80037ba:	f7fd fa7f 	bl	8000cbc <__aeabi_uldivmod>
 80037be:	4602      	mov	r2, r0
 80037c0:	460b      	mov	r3, r1
 80037c2:	4613      	mov	r3, r2
 80037c4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80037c6:	e053      	b.n	8003870 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80037c8:	4b35      	ldr	r3, [pc, #212]	; (80038a0 <HAL_RCC_GetSysClockFreq+0x180>)
 80037ca:	685b      	ldr	r3, [r3, #4]
 80037cc:	099b      	lsrs	r3, r3, #6
 80037ce:	2200      	movs	r2, #0
 80037d0:	613b      	str	r3, [r7, #16]
 80037d2:	617a      	str	r2, [r7, #20]
 80037d4:	693b      	ldr	r3, [r7, #16]
 80037d6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 80037da:	f04f 0b00 	mov.w	fp, #0
 80037de:	4652      	mov	r2, sl
 80037e0:	465b      	mov	r3, fp
 80037e2:	f04f 0000 	mov.w	r0, #0
 80037e6:	f04f 0100 	mov.w	r1, #0
 80037ea:	0159      	lsls	r1, r3, #5
 80037ec:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80037f0:	0150      	lsls	r0, r2, #5
 80037f2:	4602      	mov	r2, r0
 80037f4:	460b      	mov	r3, r1
 80037f6:	ebb2 080a 	subs.w	r8, r2, sl
 80037fa:	eb63 090b 	sbc.w	r9, r3, fp
 80037fe:	f04f 0200 	mov.w	r2, #0
 8003802:	f04f 0300 	mov.w	r3, #0
 8003806:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800380a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 800380e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003812:	ebb2 0408 	subs.w	r4, r2, r8
 8003816:	eb63 0509 	sbc.w	r5, r3, r9
 800381a:	f04f 0200 	mov.w	r2, #0
 800381e:	f04f 0300 	mov.w	r3, #0
 8003822:	00eb      	lsls	r3, r5, #3
 8003824:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003828:	00e2      	lsls	r2, r4, #3
 800382a:	4614      	mov	r4, r2
 800382c:	461d      	mov	r5, r3
 800382e:	eb14 030a 	adds.w	r3, r4, sl
 8003832:	603b      	str	r3, [r7, #0]
 8003834:	eb45 030b 	adc.w	r3, r5, fp
 8003838:	607b      	str	r3, [r7, #4]
 800383a:	f04f 0200 	mov.w	r2, #0
 800383e:	f04f 0300 	mov.w	r3, #0
 8003842:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003846:	4629      	mov	r1, r5
 8003848:	028b      	lsls	r3, r1, #10
 800384a:	4621      	mov	r1, r4
 800384c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003850:	4621      	mov	r1, r4
 8003852:	028a      	lsls	r2, r1, #10
 8003854:	4610      	mov	r0, r2
 8003856:	4619      	mov	r1, r3
 8003858:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800385a:	2200      	movs	r2, #0
 800385c:	60bb      	str	r3, [r7, #8]
 800385e:	60fa      	str	r2, [r7, #12]
 8003860:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003864:	f7fd fa2a 	bl	8000cbc <__aeabi_uldivmod>
 8003868:	4602      	mov	r2, r0
 800386a:	460b      	mov	r3, r1
 800386c:	4613      	mov	r3, r2
 800386e:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003870:	4b0b      	ldr	r3, [pc, #44]	; (80038a0 <HAL_RCC_GetSysClockFreq+0x180>)
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	0c1b      	lsrs	r3, r3, #16
 8003876:	f003 0303 	and.w	r3, r3, #3
 800387a:	3301      	adds	r3, #1
 800387c:	005b      	lsls	r3, r3, #1
 800387e:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8003880:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003882:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003884:	fbb2 f3f3 	udiv	r3, r2, r3
 8003888:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800388a:	e002      	b.n	8003892 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800388c:	4b05      	ldr	r3, [pc, #20]	; (80038a4 <HAL_RCC_GetSysClockFreq+0x184>)
 800388e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003890:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003892:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8003894:	4618      	mov	r0, r3
 8003896:	3740      	adds	r7, #64	; 0x40
 8003898:	46bd      	mov	sp, r7
 800389a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800389e:	bf00      	nop
 80038a0:	40023800 	.word	0x40023800
 80038a4:	00f42400 	.word	0x00f42400
 80038a8:	017d7840 	.word	0x017d7840

080038ac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80038ac:	b480      	push	{r7}
 80038ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80038b0:	4b03      	ldr	r3, [pc, #12]	; (80038c0 <HAL_RCC_GetHCLKFreq+0x14>)
 80038b2:	681b      	ldr	r3, [r3, #0]
}
 80038b4:	4618      	mov	r0, r3
 80038b6:	46bd      	mov	sp, r7
 80038b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038bc:	4770      	bx	lr
 80038be:	bf00      	nop
 80038c0:	20000070 	.word	0x20000070

080038c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80038c8:	f7ff fff0 	bl	80038ac <HAL_RCC_GetHCLKFreq>
 80038cc:	4602      	mov	r2, r0
 80038ce:	4b05      	ldr	r3, [pc, #20]	; (80038e4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80038d0:	689b      	ldr	r3, [r3, #8]
 80038d2:	0a9b      	lsrs	r3, r3, #10
 80038d4:	f003 0307 	and.w	r3, r3, #7
 80038d8:	4903      	ldr	r1, [pc, #12]	; (80038e8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80038da:	5ccb      	ldrb	r3, [r1, r3]
 80038dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80038e0:	4618      	mov	r0, r3
 80038e2:	bd80      	pop	{r7, pc}
 80038e4:	40023800 	.word	0x40023800
 80038e8:	08016304 	.word	0x08016304

080038ec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80038ec:	b580      	push	{r7, lr}
 80038ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80038f0:	f7ff ffdc 	bl	80038ac <HAL_RCC_GetHCLKFreq>
 80038f4:	4602      	mov	r2, r0
 80038f6:	4b05      	ldr	r3, [pc, #20]	; (800390c <HAL_RCC_GetPCLK2Freq+0x20>)
 80038f8:	689b      	ldr	r3, [r3, #8]
 80038fa:	0b5b      	lsrs	r3, r3, #13
 80038fc:	f003 0307 	and.w	r3, r3, #7
 8003900:	4903      	ldr	r1, [pc, #12]	; (8003910 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003902:	5ccb      	ldrb	r3, [r1, r3]
 8003904:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003908:	4618      	mov	r0, r3
 800390a:	bd80      	pop	{r7, pc}
 800390c:	40023800 	.word	0x40023800
 8003910:	08016304 	.word	0x08016304

08003914 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003914:	b580      	push	{r7, lr}
 8003916:	b082      	sub	sp, #8
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	2b00      	cmp	r3, #0
 8003920:	d101      	bne.n	8003926 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003922:	2301      	movs	r3, #1
 8003924:	e07b      	b.n	8003a1e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800392a:	2b00      	cmp	r3, #0
 800392c:	d108      	bne.n	8003940 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	685b      	ldr	r3, [r3, #4]
 8003932:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003936:	d009      	beq.n	800394c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	2200      	movs	r2, #0
 800393c:	61da      	str	r2, [r3, #28]
 800393e:	e005      	b.n	800394c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	2200      	movs	r2, #0
 8003944:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	2200      	movs	r2, #0
 800394a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	2200      	movs	r2, #0
 8003950:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003958:	b2db      	uxtb	r3, r3
 800395a:	2b00      	cmp	r3, #0
 800395c:	d106      	bne.n	800396c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	2200      	movs	r2, #0
 8003962:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003966:	6878      	ldr	r0, [r7, #4]
 8003968:	f7fe fe24 	bl	80025b4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	2202      	movs	r2, #2
 8003970:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	681a      	ldr	r2, [r3, #0]
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003982:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	685b      	ldr	r3, [r3, #4]
 8003988:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	689b      	ldr	r3, [r3, #8]
 8003990:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003994:	431a      	orrs	r2, r3
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	68db      	ldr	r3, [r3, #12]
 800399a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800399e:	431a      	orrs	r2, r3
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	691b      	ldr	r3, [r3, #16]
 80039a4:	f003 0302 	and.w	r3, r3, #2
 80039a8:	431a      	orrs	r2, r3
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	695b      	ldr	r3, [r3, #20]
 80039ae:	f003 0301 	and.w	r3, r3, #1
 80039b2:	431a      	orrs	r2, r3
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	699b      	ldr	r3, [r3, #24]
 80039b8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80039bc:	431a      	orrs	r2, r3
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	69db      	ldr	r3, [r3, #28]
 80039c2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80039c6:	431a      	orrs	r2, r3
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6a1b      	ldr	r3, [r3, #32]
 80039cc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80039d0:	ea42 0103 	orr.w	r1, r2, r3
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039d8:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	430a      	orrs	r2, r1
 80039e2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	699b      	ldr	r3, [r3, #24]
 80039e8:	0c1b      	lsrs	r3, r3, #16
 80039ea:	f003 0104 	and.w	r1, r3, #4
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039f2:	f003 0210 	and.w	r2, r3, #16
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	430a      	orrs	r2, r1
 80039fc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	69da      	ldr	r2, [r3, #28]
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003a0c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	2200      	movs	r2, #0
 8003a12:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	2201      	movs	r2, #1
 8003a18:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8003a1c:	2300      	movs	r3, #0
}
 8003a1e:	4618      	mov	r0, r3
 8003a20:	3708      	adds	r7, #8
 8003a22:	46bd      	mov	sp, r7
 8003a24:	bd80      	pop	{r7, pc}

08003a26 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a26:	b580      	push	{r7, lr}
 8003a28:	b088      	sub	sp, #32
 8003a2a:	af00      	add	r7, sp, #0
 8003a2c:	60f8      	str	r0, [r7, #12]
 8003a2e:	60b9      	str	r1, [r7, #8]
 8003a30:	603b      	str	r3, [r7, #0]
 8003a32:	4613      	mov	r3, r2
 8003a34:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003a36:	2300      	movs	r3, #0
 8003a38:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003a40:	2b01      	cmp	r3, #1
 8003a42:	d101      	bne.n	8003a48 <HAL_SPI_Transmit+0x22>
 8003a44:	2302      	movs	r3, #2
 8003a46:	e126      	b.n	8003c96 <HAL_SPI_Transmit+0x270>
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	2201      	movs	r2, #1
 8003a4c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003a50:	f7fe fff6 	bl	8002a40 <HAL_GetTick>
 8003a54:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8003a56:	88fb      	ldrh	r3, [r7, #6]
 8003a58:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003a60:	b2db      	uxtb	r3, r3
 8003a62:	2b01      	cmp	r3, #1
 8003a64:	d002      	beq.n	8003a6c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8003a66:	2302      	movs	r3, #2
 8003a68:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003a6a:	e10b      	b.n	8003c84 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8003a6c:	68bb      	ldr	r3, [r7, #8]
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d002      	beq.n	8003a78 <HAL_SPI_Transmit+0x52>
 8003a72:	88fb      	ldrh	r3, [r7, #6]
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d102      	bne.n	8003a7e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8003a78:	2301      	movs	r3, #1
 8003a7a:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003a7c:	e102      	b.n	8003c84 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	2203      	movs	r2, #3
 8003a82:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	2200      	movs	r2, #0
 8003a8a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	68ba      	ldr	r2, [r7, #8]
 8003a90:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	88fa      	ldrh	r2, [r7, #6]
 8003a96:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	88fa      	ldrh	r2, [r7, #6]
 8003a9c:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	2200      	movs	r2, #0
 8003aae:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	2200      	movs	r2, #0
 8003aba:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	689b      	ldr	r3, [r3, #8]
 8003ac0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003ac4:	d10f      	bne.n	8003ae6 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	681a      	ldr	r2, [r3, #0]
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003ad4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	681a      	ldr	r2, [r3, #0]
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003ae4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003af0:	2b40      	cmp	r3, #64	; 0x40
 8003af2:	d007      	beq.n	8003b04 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	681a      	ldr	r2, [r3, #0]
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003b02:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	68db      	ldr	r3, [r3, #12]
 8003b08:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003b0c:	d14b      	bne.n	8003ba6 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	685b      	ldr	r3, [r3, #4]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d002      	beq.n	8003b1c <HAL_SPI_Transmit+0xf6>
 8003b16:	8afb      	ldrh	r3, [r7, #22]
 8003b18:	2b01      	cmp	r3, #1
 8003b1a:	d13e      	bne.n	8003b9a <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b20:	881a      	ldrh	r2, [r3, #0]
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b2c:	1c9a      	adds	r2, r3, #2
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003b36:	b29b      	uxth	r3, r3
 8003b38:	3b01      	subs	r3, #1
 8003b3a:	b29a      	uxth	r2, r3
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003b40:	e02b      	b.n	8003b9a <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	689b      	ldr	r3, [r3, #8]
 8003b48:	f003 0302 	and.w	r3, r3, #2
 8003b4c:	2b02      	cmp	r3, #2
 8003b4e:	d112      	bne.n	8003b76 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b54:	881a      	ldrh	r2, [r3, #0]
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b60:	1c9a      	adds	r2, r3, #2
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003b6a:	b29b      	uxth	r3, r3
 8003b6c:	3b01      	subs	r3, #1
 8003b6e:	b29a      	uxth	r2, r3
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	86da      	strh	r2, [r3, #54]	; 0x36
 8003b74:	e011      	b.n	8003b9a <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003b76:	f7fe ff63 	bl	8002a40 <HAL_GetTick>
 8003b7a:	4602      	mov	r2, r0
 8003b7c:	69bb      	ldr	r3, [r7, #24]
 8003b7e:	1ad3      	subs	r3, r2, r3
 8003b80:	683a      	ldr	r2, [r7, #0]
 8003b82:	429a      	cmp	r2, r3
 8003b84:	d803      	bhi.n	8003b8e <HAL_SPI_Transmit+0x168>
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003b8c:	d102      	bne.n	8003b94 <HAL_SPI_Transmit+0x16e>
 8003b8e:	683b      	ldr	r3, [r7, #0]
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d102      	bne.n	8003b9a <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8003b94:	2303      	movs	r3, #3
 8003b96:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003b98:	e074      	b.n	8003c84 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8003b9a:	68fb      	ldr	r3, [r7, #12]
 8003b9c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003b9e:	b29b      	uxth	r3, r3
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d1ce      	bne.n	8003b42 <HAL_SPI_Transmit+0x11c>
 8003ba4:	e04c      	b.n	8003c40 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	685b      	ldr	r3, [r3, #4]
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d002      	beq.n	8003bb4 <HAL_SPI_Transmit+0x18e>
 8003bae:	8afb      	ldrh	r3, [r7, #22]
 8003bb0:	2b01      	cmp	r3, #1
 8003bb2:	d140      	bne.n	8003c36 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	330c      	adds	r3, #12
 8003bbe:	7812      	ldrb	r2, [r2, #0]
 8003bc0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bc6:	1c5a      	adds	r2, r3, #1
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003bd0:	b29b      	uxth	r3, r3
 8003bd2:	3b01      	subs	r3, #1
 8003bd4:	b29a      	uxth	r2, r3
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003bda:	e02c      	b.n	8003c36 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	689b      	ldr	r3, [r3, #8]
 8003be2:	f003 0302 	and.w	r3, r3, #2
 8003be6:	2b02      	cmp	r3, #2
 8003be8:	d113      	bne.n	8003c12 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	330c      	adds	r3, #12
 8003bf4:	7812      	ldrb	r2, [r2, #0]
 8003bf6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003bfc:	1c5a      	adds	r2, r3, #1
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003c06:	b29b      	uxth	r3, r3
 8003c08:	3b01      	subs	r3, #1
 8003c0a:	b29a      	uxth	r2, r3
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	86da      	strh	r2, [r3, #54]	; 0x36
 8003c10:	e011      	b.n	8003c36 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003c12:	f7fe ff15 	bl	8002a40 <HAL_GetTick>
 8003c16:	4602      	mov	r2, r0
 8003c18:	69bb      	ldr	r3, [r7, #24]
 8003c1a:	1ad3      	subs	r3, r2, r3
 8003c1c:	683a      	ldr	r2, [r7, #0]
 8003c1e:	429a      	cmp	r2, r3
 8003c20:	d803      	bhi.n	8003c2a <HAL_SPI_Transmit+0x204>
 8003c22:	683b      	ldr	r3, [r7, #0]
 8003c24:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003c28:	d102      	bne.n	8003c30 <HAL_SPI_Transmit+0x20a>
 8003c2a:	683b      	ldr	r3, [r7, #0]
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d102      	bne.n	8003c36 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8003c30:	2303      	movs	r3, #3
 8003c32:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003c34:	e026      	b.n	8003c84 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003c3a:	b29b      	uxth	r3, r3
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d1cd      	bne.n	8003bdc <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003c40:	69ba      	ldr	r2, [r7, #24]
 8003c42:	6839      	ldr	r1, [r7, #0]
 8003c44:	68f8      	ldr	r0, [r7, #12]
 8003c46:	f000 f8c1 	bl	8003dcc <SPI_EndRxTxTransaction>
 8003c4a:	4603      	mov	r3, r0
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d002      	beq.n	8003c56 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	2220      	movs	r2, #32
 8003c54:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	689b      	ldr	r3, [r3, #8]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d10a      	bne.n	8003c74 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003c5e:	2300      	movs	r3, #0
 8003c60:	613b      	str	r3, [r7, #16]
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	68db      	ldr	r3, [r3, #12]
 8003c68:	613b      	str	r3, [r7, #16]
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	689b      	ldr	r3, [r3, #8]
 8003c70:	613b      	str	r3, [r7, #16]
 8003c72:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d002      	beq.n	8003c82 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8003c7c:	2301      	movs	r3, #1
 8003c7e:	77fb      	strb	r3, [r7, #31]
 8003c80:	e000      	b.n	8003c84 <HAL_SPI_Transmit+0x25e>
  }

error:
 8003c82:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	2201      	movs	r2, #1
 8003c88:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	2200      	movs	r2, #0
 8003c90:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003c94:	7ffb      	ldrb	r3, [r7, #31]
}
 8003c96:	4618      	mov	r0, r3
 8003c98:	3720      	adds	r7, #32
 8003c9a:	46bd      	mov	sp, r7
 8003c9c:	bd80      	pop	{r7, pc}

08003c9e <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8003c9e:	b480      	push	{r7}
 8003ca0:	b083      	sub	sp, #12
 8003ca2:	af00      	add	r7, sp, #0
 8003ca4:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003cac:	b2db      	uxtb	r3, r3
}
 8003cae:	4618      	mov	r0, r3
 8003cb0:	370c      	adds	r7, #12
 8003cb2:	46bd      	mov	sp, r7
 8003cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb8:	4770      	bx	lr
	...

08003cbc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b088      	sub	sp, #32
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	60f8      	str	r0, [r7, #12]
 8003cc4:	60b9      	str	r1, [r7, #8]
 8003cc6:	603b      	str	r3, [r7, #0]
 8003cc8:	4613      	mov	r3, r2
 8003cca:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003ccc:	f7fe feb8 	bl	8002a40 <HAL_GetTick>
 8003cd0:	4602      	mov	r2, r0
 8003cd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cd4:	1a9b      	subs	r3, r3, r2
 8003cd6:	683a      	ldr	r2, [r7, #0]
 8003cd8:	4413      	add	r3, r2
 8003cda:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003cdc:	f7fe feb0 	bl	8002a40 <HAL_GetTick>
 8003ce0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003ce2:	4b39      	ldr	r3, [pc, #228]	; (8003dc8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	015b      	lsls	r3, r3, #5
 8003ce8:	0d1b      	lsrs	r3, r3, #20
 8003cea:	69fa      	ldr	r2, [r7, #28]
 8003cec:	fb02 f303 	mul.w	r3, r2, r3
 8003cf0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003cf2:	e054      	b.n	8003d9e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003cf4:	683b      	ldr	r3, [r7, #0]
 8003cf6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003cfa:	d050      	beq.n	8003d9e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003cfc:	f7fe fea0 	bl	8002a40 <HAL_GetTick>
 8003d00:	4602      	mov	r2, r0
 8003d02:	69bb      	ldr	r3, [r7, #24]
 8003d04:	1ad3      	subs	r3, r2, r3
 8003d06:	69fa      	ldr	r2, [r7, #28]
 8003d08:	429a      	cmp	r2, r3
 8003d0a:	d902      	bls.n	8003d12 <SPI_WaitFlagStateUntilTimeout+0x56>
 8003d0c:	69fb      	ldr	r3, [r7, #28]
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d13d      	bne.n	8003d8e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	685a      	ldr	r2, [r3, #4]
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003d20:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	685b      	ldr	r3, [r3, #4]
 8003d26:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003d2a:	d111      	bne.n	8003d50 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	689b      	ldr	r3, [r3, #8]
 8003d30:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003d34:	d004      	beq.n	8003d40 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	689b      	ldr	r3, [r3, #8]
 8003d3a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003d3e:	d107      	bne.n	8003d50 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	681a      	ldr	r2, [r3, #0]
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003d4e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d54:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003d58:	d10f      	bne.n	8003d7a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	681a      	ldr	r2, [r3, #0]
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003d68:	601a      	str	r2, [r3, #0]
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	681a      	ldr	r2, [r3, #0]
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003d78:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	2201      	movs	r2, #1
 8003d7e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	2200      	movs	r2, #0
 8003d86:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8003d8a:	2303      	movs	r3, #3
 8003d8c:	e017      	b.n	8003dbe <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003d8e:	697b      	ldr	r3, [r7, #20]
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d101      	bne.n	8003d98 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003d94:	2300      	movs	r3, #0
 8003d96:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003d98:	697b      	ldr	r3, [r7, #20]
 8003d9a:	3b01      	subs	r3, #1
 8003d9c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	689a      	ldr	r2, [r3, #8]
 8003da4:	68bb      	ldr	r3, [r7, #8]
 8003da6:	4013      	ands	r3, r2
 8003da8:	68ba      	ldr	r2, [r7, #8]
 8003daa:	429a      	cmp	r2, r3
 8003dac:	bf0c      	ite	eq
 8003dae:	2301      	moveq	r3, #1
 8003db0:	2300      	movne	r3, #0
 8003db2:	b2db      	uxtb	r3, r3
 8003db4:	461a      	mov	r2, r3
 8003db6:	79fb      	ldrb	r3, [r7, #7]
 8003db8:	429a      	cmp	r2, r3
 8003dba:	d19b      	bne.n	8003cf4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003dbc:	2300      	movs	r3, #0
}
 8003dbe:	4618      	mov	r0, r3
 8003dc0:	3720      	adds	r7, #32
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	bd80      	pop	{r7, pc}
 8003dc6:	bf00      	nop
 8003dc8:	20000070 	.word	0x20000070

08003dcc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	b088      	sub	sp, #32
 8003dd0:	af02      	add	r7, sp, #8
 8003dd2:	60f8      	str	r0, [r7, #12]
 8003dd4:	60b9      	str	r1, [r7, #8]
 8003dd6:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003dd8:	4b1b      	ldr	r3, [pc, #108]	; (8003e48 <SPI_EndRxTxTransaction+0x7c>)
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	4a1b      	ldr	r2, [pc, #108]	; (8003e4c <SPI_EndRxTxTransaction+0x80>)
 8003dde:	fba2 2303 	umull	r2, r3, r2, r3
 8003de2:	0d5b      	lsrs	r3, r3, #21
 8003de4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003de8:	fb02 f303 	mul.w	r3, r2, r3
 8003dec:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	685b      	ldr	r3, [r3, #4]
 8003df2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003df6:	d112      	bne.n	8003e1e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	9300      	str	r3, [sp, #0]
 8003dfc:	68bb      	ldr	r3, [r7, #8]
 8003dfe:	2200      	movs	r2, #0
 8003e00:	2180      	movs	r1, #128	; 0x80
 8003e02:	68f8      	ldr	r0, [r7, #12]
 8003e04:	f7ff ff5a 	bl	8003cbc <SPI_WaitFlagStateUntilTimeout>
 8003e08:	4603      	mov	r3, r0
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d016      	beq.n	8003e3c <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e12:	f043 0220 	orr.w	r2, r3, #32
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003e1a:	2303      	movs	r3, #3
 8003e1c:	e00f      	b.n	8003e3e <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003e1e:	697b      	ldr	r3, [r7, #20]
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d00a      	beq.n	8003e3a <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8003e24:	697b      	ldr	r3, [r7, #20]
 8003e26:	3b01      	subs	r3, #1
 8003e28:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	689b      	ldr	r3, [r3, #8]
 8003e30:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e34:	2b80      	cmp	r3, #128	; 0x80
 8003e36:	d0f2      	beq.n	8003e1e <SPI_EndRxTxTransaction+0x52>
 8003e38:	e000      	b.n	8003e3c <SPI_EndRxTxTransaction+0x70>
        break;
 8003e3a:	bf00      	nop
  }

  return HAL_OK;
 8003e3c:	2300      	movs	r3, #0
}
 8003e3e:	4618      	mov	r0, r3
 8003e40:	3718      	adds	r7, #24
 8003e42:	46bd      	mov	sp, r7
 8003e44:	bd80      	pop	{r7, pc}
 8003e46:	bf00      	nop
 8003e48:	20000070 	.word	0x20000070
 8003e4c:	165e9f81 	.word	0x165e9f81

08003e50 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003e50:	b580      	push	{r7, lr}
 8003e52:	b082      	sub	sp, #8
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d101      	bne.n	8003e62 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003e5e:	2301      	movs	r3, #1
 8003e60:	e041      	b.n	8003ee6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e68:	b2db      	uxtb	r3, r3
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d106      	bne.n	8003e7c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	2200      	movs	r2, #0
 8003e72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003e76:	6878      	ldr	r0, [r7, #4]
 8003e78:	f7fe fbe4 	bl	8002644 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	2202      	movs	r2, #2
 8003e80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681a      	ldr	r2, [r3, #0]
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	3304      	adds	r3, #4
 8003e8c:	4619      	mov	r1, r3
 8003e8e:	4610      	mov	r0, r2
 8003e90:	f000 fb26 	bl	80044e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	2201      	movs	r2, #1
 8003e98:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2201      	movs	r2, #1
 8003ea0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2201      	movs	r2, #1
 8003ea8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	2201      	movs	r2, #1
 8003eb0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	2201      	movs	r2, #1
 8003eb8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	2201      	movs	r2, #1
 8003ec0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	2201      	movs	r2, #1
 8003ec8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	2201      	movs	r2, #1
 8003ed0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	2201      	movs	r2, #1
 8003ed8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2201      	movs	r2, #1
 8003ee0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003ee4:	2300      	movs	r3, #0
}
 8003ee6:	4618      	mov	r0, r3
 8003ee8:	3708      	adds	r7, #8
 8003eea:	46bd      	mov	sp, r7
 8003eec:	bd80      	pop	{r7, pc}

08003eee <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8003eee:	b580      	push	{r7, lr}
 8003ef0:	b082      	sub	sp, #8
 8003ef2:	af00      	add	r7, sp, #0
 8003ef4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d101      	bne.n	8003f00 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8003efc:	2301      	movs	r3, #1
 8003efe:	e041      	b.n	8003f84 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f06:	b2db      	uxtb	r3, r3
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d106      	bne.n	8003f1a <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	2200      	movs	r2, #0
 8003f10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8003f14:	6878      	ldr	r0, [r7, #4]
 8003f16:	f000 f839 	bl	8003f8c <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	2202      	movs	r2, #2
 8003f1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681a      	ldr	r2, [r3, #0]
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	3304      	adds	r3, #4
 8003f2a:	4619      	mov	r1, r3
 8003f2c:	4610      	mov	r0, r2
 8003f2e:	f000 fad7 	bl	80044e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	2201      	movs	r2, #1
 8003f36:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	2201      	movs	r2, #1
 8003f3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	2201      	movs	r2, #1
 8003f46:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	2201      	movs	r2, #1
 8003f4e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	2201      	movs	r2, #1
 8003f56:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	2201      	movs	r2, #1
 8003f5e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	2201      	movs	r2, #1
 8003f66:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	2201      	movs	r2, #1
 8003f6e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	2201      	movs	r2, #1
 8003f76:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	2201      	movs	r2, #1
 8003f7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003f82:	2300      	movs	r3, #0
}
 8003f84:	4618      	mov	r0, r3
 8003f86:	3708      	adds	r7, #8
 8003f88:	46bd      	mov	sp, r7
 8003f8a:	bd80      	pop	{r7, pc}

08003f8c <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8003f8c:	b480      	push	{r7}
 8003f8e:	b083      	sub	sp, #12
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8003f94:	bf00      	nop
 8003f96:	370c      	adds	r7, #12
 8003f98:	46bd      	mov	sp, r7
 8003f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9e:	4770      	bx	lr

08003fa0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b082      	sub	sp, #8
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	691b      	ldr	r3, [r3, #16]
 8003fae:	f003 0302 	and.w	r3, r3, #2
 8003fb2:	2b02      	cmp	r3, #2
 8003fb4:	d122      	bne.n	8003ffc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	68db      	ldr	r3, [r3, #12]
 8003fbc:	f003 0302 	and.w	r3, r3, #2
 8003fc0:	2b02      	cmp	r3, #2
 8003fc2:	d11b      	bne.n	8003ffc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f06f 0202 	mvn.w	r2, #2
 8003fcc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	2201      	movs	r2, #1
 8003fd2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	699b      	ldr	r3, [r3, #24]
 8003fda:	f003 0303 	and.w	r3, r3, #3
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d003      	beq.n	8003fea <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003fe2:	6878      	ldr	r0, [r7, #4]
 8003fe4:	f000 fa5d 	bl	80044a2 <HAL_TIM_IC_CaptureCallback>
 8003fe8:	e005      	b.n	8003ff6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003fea:	6878      	ldr	r0, [r7, #4]
 8003fec:	f000 fa4f 	bl	800448e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ff0:	6878      	ldr	r0, [r7, #4]
 8003ff2:	f000 fa60 	bl	80044b6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	691b      	ldr	r3, [r3, #16]
 8004002:	f003 0304 	and.w	r3, r3, #4
 8004006:	2b04      	cmp	r3, #4
 8004008:	d122      	bne.n	8004050 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	68db      	ldr	r3, [r3, #12]
 8004010:	f003 0304 	and.w	r3, r3, #4
 8004014:	2b04      	cmp	r3, #4
 8004016:	d11b      	bne.n	8004050 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f06f 0204 	mvn.w	r2, #4
 8004020:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	2202      	movs	r2, #2
 8004026:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	699b      	ldr	r3, [r3, #24]
 800402e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004032:	2b00      	cmp	r3, #0
 8004034:	d003      	beq.n	800403e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004036:	6878      	ldr	r0, [r7, #4]
 8004038:	f000 fa33 	bl	80044a2 <HAL_TIM_IC_CaptureCallback>
 800403c:	e005      	b.n	800404a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800403e:	6878      	ldr	r0, [r7, #4]
 8004040:	f000 fa25 	bl	800448e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004044:	6878      	ldr	r0, [r7, #4]
 8004046:	f000 fa36 	bl	80044b6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	2200      	movs	r2, #0
 800404e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	691b      	ldr	r3, [r3, #16]
 8004056:	f003 0308 	and.w	r3, r3, #8
 800405a:	2b08      	cmp	r3, #8
 800405c:	d122      	bne.n	80040a4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	68db      	ldr	r3, [r3, #12]
 8004064:	f003 0308 	and.w	r3, r3, #8
 8004068:	2b08      	cmp	r3, #8
 800406a:	d11b      	bne.n	80040a4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f06f 0208 	mvn.w	r2, #8
 8004074:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	2204      	movs	r2, #4
 800407a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	69db      	ldr	r3, [r3, #28]
 8004082:	f003 0303 	and.w	r3, r3, #3
 8004086:	2b00      	cmp	r3, #0
 8004088:	d003      	beq.n	8004092 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800408a:	6878      	ldr	r0, [r7, #4]
 800408c:	f000 fa09 	bl	80044a2 <HAL_TIM_IC_CaptureCallback>
 8004090:	e005      	b.n	800409e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004092:	6878      	ldr	r0, [r7, #4]
 8004094:	f000 f9fb 	bl	800448e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004098:	6878      	ldr	r0, [r7, #4]
 800409a:	f000 fa0c 	bl	80044b6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	2200      	movs	r2, #0
 80040a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	691b      	ldr	r3, [r3, #16]
 80040aa:	f003 0310 	and.w	r3, r3, #16
 80040ae:	2b10      	cmp	r3, #16
 80040b0:	d122      	bne.n	80040f8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	68db      	ldr	r3, [r3, #12]
 80040b8:	f003 0310 	and.w	r3, r3, #16
 80040bc:	2b10      	cmp	r3, #16
 80040be:	d11b      	bne.n	80040f8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f06f 0210 	mvn.w	r2, #16
 80040c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	2208      	movs	r2, #8
 80040ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	69db      	ldr	r3, [r3, #28]
 80040d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d003      	beq.n	80040e6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80040de:	6878      	ldr	r0, [r7, #4]
 80040e0:	f000 f9df 	bl	80044a2 <HAL_TIM_IC_CaptureCallback>
 80040e4:	e005      	b.n	80040f2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80040e6:	6878      	ldr	r0, [r7, #4]
 80040e8:	f000 f9d1 	bl	800448e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040ec:	6878      	ldr	r0, [r7, #4]
 80040ee:	f000 f9e2 	bl	80044b6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	2200      	movs	r2, #0
 80040f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	691b      	ldr	r3, [r3, #16]
 80040fe:	f003 0301 	and.w	r3, r3, #1
 8004102:	2b01      	cmp	r3, #1
 8004104:	d10e      	bne.n	8004124 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	68db      	ldr	r3, [r3, #12]
 800410c:	f003 0301 	and.w	r3, r3, #1
 8004110:	2b01      	cmp	r3, #1
 8004112:	d107      	bne.n	8004124 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	f06f 0201 	mvn.w	r2, #1
 800411c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800411e:	6878      	ldr	r0, [r7, #4]
 8004120:	f000 f9ab 	bl	800447a <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	691b      	ldr	r3, [r3, #16]
 800412a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800412e:	2b80      	cmp	r3, #128	; 0x80
 8004130:	d10e      	bne.n	8004150 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	68db      	ldr	r3, [r3, #12]
 8004138:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800413c:	2b80      	cmp	r3, #128	; 0x80
 800413e:	d107      	bne.n	8004150 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004148:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800414a:	6878      	ldr	r0, [r7, #4]
 800414c:	f000 fdca 	bl	8004ce4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	691b      	ldr	r3, [r3, #16]
 8004156:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800415a:	2b40      	cmp	r3, #64	; 0x40
 800415c:	d10e      	bne.n	800417c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	68db      	ldr	r3, [r3, #12]
 8004164:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004168:	2b40      	cmp	r3, #64	; 0x40
 800416a:	d107      	bne.n	800417c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004174:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004176:	6878      	ldr	r0, [r7, #4]
 8004178:	f000 f9a7 	bl	80044ca <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	691b      	ldr	r3, [r3, #16]
 8004182:	f003 0320 	and.w	r3, r3, #32
 8004186:	2b20      	cmp	r3, #32
 8004188:	d10e      	bne.n	80041a8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	68db      	ldr	r3, [r3, #12]
 8004190:	f003 0320 	and.w	r3, r3, #32
 8004194:	2b20      	cmp	r3, #32
 8004196:	d107      	bne.n	80041a8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f06f 0220 	mvn.w	r2, #32
 80041a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80041a2:	6878      	ldr	r0, [r7, #4]
 80041a4:	f000 fd94 	bl	8004cd0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80041a8:	bf00      	nop
 80041aa:	3708      	adds	r7, #8
 80041ac:	46bd      	mov	sp, r7
 80041ae:	bd80      	pop	{r7, pc}

080041b0 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80041b0:	b580      	push	{r7, lr}
 80041b2:	b086      	sub	sp, #24
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	60f8      	str	r0, [r7, #12]
 80041b8:	60b9      	str	r1, [r7, #8]
 80041ba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80041bc:	2300      	movs	r3, #0
 80041be:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80041c6:	2b01      	cmp	r3, #1
 80041c8:	d101      	bne.n	80041ce <HAL_TIM_OC_ConfigChannel+0x1e>
 80041ca:	2302      	movs	r3, #2
 80041cc:	e048      	b.n	8004260 <HAL_TIM_OC_ConfigChannel+0xb0>
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	2201      	movs	r2, #1
 80041d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	2b0c      	cmp	r3, #12
 80041da:	d839      	bhi.n	8004250 <HAL_TIM_OC_ConfigChannel+0xa0>
 80041dc:	a201      	add	r2, pc, #4	; (adr r2, 80041e4 <HAL_TIM_OC_ConfigChannel+0x34>)
 80041de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041e2:	bf00      	nop
 80041e4:	08004219 	.word	0x08004219
 80041e8:	08004251 	.word	0x08004251
 80041ec:	08004251 	.word	0x08004251
 80041f0:	08004251 	.word	0x08004251
 80041f4:	08004227 	.word	0x08004227
 80041f8:	08004251 	.word	0x08004251
 80041fc:	08004251 	.word	0x08004251
 8004200:	08004251 	.word	0x08004251
 8004204:	08004235 	.word	0x08004235
 8004208:	08004251 	.word	0x08004251
 800420c:	08004251 	.word	0x08004251
 8004210:	08004251 	.word	0x08004251
 8004214:	08004243 	.word	0x08004243
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	68b9      	ldr	r1, [r7, #8]
 800421e:	4618      	mov	r0, r3
 8004220:	f000 f9de 	bl	80045e0 <TIM_OC1_SetConfig>
      break;
 8004224:	e017      	b.n	8004256 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	68b9      	ldr	r1, [r7, #8]
 800422c:	4618      	mov	r0, r3
 800422e:	f000 fa3d 	bl	80046ac <TIM_OC2_SetConfig>
      break;
 8004232:	e010      	b.n	8004256 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	68b9      	ldr	r1, [r7, #8]
 800423a:	4618      	mov	r0, r3
 800423c:	f000 faa2 	bl	8004784 <TIM_OC3_SetConfig>
      break;
 8004240:	e009      	b.n	8004256 <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	68b9      	ldr	r1, [r7, #8]
 8004248:	4618      	mov	r0, r3
 800424a:	f000 fb05 	bl	8004858 <TIM_OC4_SetConfig>
      break;
 800424e:	e002      	b.n	8004256 <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8004250:	2301      	movs	r3, #1
 8004252:	75fb      	strb	r3, [r7, #23]
      break;
 8004254:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	2200      	movs	r2, #0
 800425a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800425e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004260:	4618      	mov	r0, r3
 8004262:	3718      	adds	r7, #24
 8004264:	46bd      	mov	sp, r7
 8004266:	bd80      	pop	{r7, pc}

08004268 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004268:	b580      	push	{r7, lr}
 800426a:	b084      	sub	sp, #16
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
 8004270:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004272:	2300      	movs	r3, #0
 8004274:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800427c:	2b01      	cmp	r3, #1
 800427e:	d101      	bne.n	8004284 <HAL_TIM_ConfigClockSource+0x1c>
 8004280:	2302      	movs	r3, #2
 8004282:	e0b4      	b.n	80043ee <HAL_TIM_ConfigClockSource+0x186>
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	2201      	movs	r2, #1
 8004288:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	2202      	movs	r2, #2
 8004290:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	689b      	ldr	r3, [r3, #8]
 800429a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800429c:	68bb      	ldr	r3, [r7, #8]
 800429e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80042a2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80042a4:	68bb      	ldr	r3, [r7, #8]
 80042a6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80042aa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	68ba      	ldr	r2, [r7, #8]
 80042b2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80042b4:	683b      	ldr	r3, [r7, #0]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80042bc:	d03e      	beq.n	800433c <HAL_TIM_ConfigClockSource+0xd4>
 80042be:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80042c2:	f200 8087 	bhi.w	80043d4 <HAL_TIM_ConfigClockSource+0x16c>
 80042c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80042ca:	f000 8086 	beq.w	80043da <HAL_TIM_ConfigClockSource+0x172>
 80042ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80042d2:	d87f      	bhi.n	80043d4 <HAL_TIM_ConfigClockSource+0x16c>
 80042d4:	2b70      	cmp	r3, #112	; 0x70
 80042d6:	d01a      	beq.n	800430e <HAL_TIM_ConfigClockSource+0xa6>
 80042d8:	2b70      	cmp	r3, #112	; 0x70
 80042da:	d87b      	bhi.n	80043d4 <HAL_TIM_ConfigClockSource+0x16c>
 80042dc:	2b60      	cmp	r3, #96	; 0x60
 80042de:	d050      	beq.n	8004382 <HAL_TIM_ConfigClockSource+0x11a>
 80042e0:	2b60      	cmp	r3, #96	; 0x60
 80042e2:	d877      	bhi.n	80043d4 <HAL_TIM_ConfigClockSource+0x16c>
 80042e4:	2b50      	cmp	r3, #80	; 0x50
 80042e6:	d03c      	beq.n	8004362 <HAL_TIM_ConfigClockSource+0xfa>
 80042e8:	2b50      	cmp	r3, #80	; 0x50
 80042ea:	d873      	bhi.n	80043d4 <HAL_TIM_ConfigClockSource+0x16c>
 80042ec:	2b40      	cmp	r3, #64	; 0x40
 80042ee:	d058      	beq.n	80043a2 <HAL_TIM_ConfigClockSource+0x13a>
 80042f0:	2b40      	cmp	r3, #64	; 0x40
 80042f2:	d86f      	bhi.n	80043d4 <HAL_TIM_ConfigClockSource+0x16c>
 80042f4:	2b30      	cmp	r3, #48	; 0x30
 80042f6:	d064      	beq.n	80043c2 <HAL_TIM_ConfigClockSource+0x15a>
 80042f8:	2b30      	cmp	r3, #48	; 0x30
 80042fa:	d86b      	bhi.n	80043d4 <HAL_TIM_ConfigClockSource+0x16c>
 80042fc:	2b20      	cmp	r3, #32
 80042fe:	d060      	beq.n	80043c2 <HAL_TIM_ConfigClockSource+0x15a>
 8004300:	2b20      	cmp	r3, #32
 8004302:	d867      	bhi.n	80043d4 <HAL_TIM_ConfigClockSource+0x16c>
 8004304:	2b00      	cmp	r3, #0
 8004306:	d05c      	beq.n	80043c2 <HAL_TIM_ConfigClockSource+0x15a>
 8004308:	2b10      	cmp	r3, #16
 800430a:	d05a      	beq.n	80043c2 <HAL_TIM_ConfigClockSource+0x15a>
 800430c:	e062      	b.n	80043d4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	6818      	ldr	r0, [r3, #0]
 8004312:	683b      	ldr	r3, [r7, #0]
 8004314:	6899      	ldr	r1, [r3, #8]
 8004316:	683b      	ldr	r3, [r7, #0]
 8004318:	685a      	ldr	r2, [r3, #4]
 800431a:	683b      	ldr	r3, [r7, #0]
 800431c:	68db      	ldr	r3, [r3, #12]
 800431e:	f000 fbf6 	bl	8004b0e <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	689b      	ldr	r3, [r3, #8]
 8004328:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800432a:	68bb      	ldr	r3, [r7, #8]
 800432c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004330:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	68ba      	ldr	r2, [r7, #8]
 8004338:	609a      	str	r2, [r3, #8]
      break;
 800433a:	e04f      	b.n	80043dc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	6818      	ldr	r0, [r3, #0]
 8004340:	683b      	ldr	r3, [r7, #0]
 8004342:	6899      	ldr	r1, [r3, #8]
 8004344:	683b      	ldr	r3, [r7, #0]
 8004346:	685a      	ldr	r2, [r3, #4]
 8004348:	683b      	ldr	r3, [r7, #0]
 800434a:	68db      	ldr	r3, [r3, #12]
 800434c:	f000 fbdf 	bl	8004b0e <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	689a      	ldr	r2, [r3, #8]
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800435e:	609a      	str	r2, [r3, #8]
      break;
 8004360:	e03c      	b.n	80043dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6818      	ldr	r0, [r3, #0]
 8004366:	683b      	ldr	r3, [r7, #0]
 8004368:	6859      	ldr	r1, [r3, #4]
 800436a:	683b      	ldr	r3, [r7, #0]
 800436c:	68db      	ldr	r3, [r3, #12]
 800436e:	461a      	mov	r2, r3
 8004370:	f000 fb53 	bl	8004a1a <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	2150      	movs	r1, #80	; 0x50
 800437a:	4618      	mov	r0, r3
 800437c:	f000 fbac 	bl	8004ad8 <TIM_ITRx_SetConfig>
      break;
 8004380:	e02c      	b.n	80043dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6818      	ldr	r0, [r3, #0]
 8004386:	683b      	ldr	r3, [r7, #0]
 8004388:	6859      	ldr	r1, [r3, #4]
 800438a:	683b      	ldr	r3, [r7, #0]
 800438c:	68db      	ldr	r3, [r3, #12]
 800438e:	461a      	mov	r2, r3
 8004390:	f000 fb72 	bl	8004a78 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	2160      	movs	r1, #96	; 0x60
 800439a:	4618      	mov	r0, r3
 800439c:	f000 fb9c 	bl	8004ad8 <TIM_ITRx_SetConfig>
      break;
 80043a0:	e01c      	b.n	80043dc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	6818      	ldr	r0, [r3, #0]
 80043a6:	683b      	ldr	r3, [r7, #0]
 80043a8:	6859      	ldr	r1, [r3, #4]
 80043aa:	683b      	ldr	r3, [r7, #0]
 80043ac:	68db      	ldr	r3, [r3, #12]
 80043ae:	461a      	mov	r2, r3
 80043b0:	f000 fb33 	bl	8004a1a <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	2140      	movs	r1, #64	; 0x40
 80043ba:	4618      	mov	r0, r3
 80043bc:	f000 fb8c 	bl	8004ad8 <TIM_ITRx_SetConfig>
      break;
 80043c0:	e00c      	b.n	80043dc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681a      	ldr	r2, [r3, #0]
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	4619      	mov	r1, r3
 80043cc:	4610      	mov	r0, r2
 80043ce:	f000 fb83 	bl	8004ad8 <TIM_ITRx_SetConfig>
      break;
 80043d2:	e003      	b.n	80043dc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80043d4:	2301      	movs	r3, #1
 80043d6:	73fb      	strb	r3, [r7, #15]
      break;
 80043d8:	e000      	b.n	80043dc <HAL_TIM_ConfigClockSource+0x174>
      break;
 80043da:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2201      	movs	r2, #1
 80043e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2200      	movs	r2, #0
 80043e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80043ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80043ee:	4618      	mov	r0, r3
 80043f0:	3710      	adds	r7, #16
 80043f2:	46bd      	mov	sp, r7
 80043f4:	bd80      	pop	{r7, pc}

080043f6 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80043f6:	b580      	push	{r7, lr}
 80043f8:	b082      	sub	sp, #8
 80043fa:	af00      	add	r7, sp, #0
 80043fc:	6078      	str	r0, [r7, #4]
 80043fe:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004406:	2b01      	cmp	r3, #1
 8004408:	d101      	bne.n	800440e <HAL_TIM_SlaveConfigSynchro+0x18>
 800440a:	2302      	movs	r3, #2
 800440c:	e031      	b.n	8004472 <HAL_TIM_SlaveConfigSynchro+0x7c>
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	2201      	movs	r2, #1
 8004412:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	2202      	movs	r2, #2
 800441a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800441e:	6839      	ldr	r1, [r7, #0]
 8004420:	6878      	ldr	r0, [r7, #4]
 8004422:	f000 fa69 	bl	80048f8 <TIM_SlaveTimer_SetConfig>
 8004426:	4603      	mov	r3, r0
 8004428:	2b00      	cmp	r3, #0
 800442a:	d009      	beq.n	8004440 <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2201      	movs	r2, #1
 8004430:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2200      	movs	r2, #0
 8004438:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 800443c:	2301      	movs	r3, #1
 800443e:	e018      	b.n	8004472 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	68da      	ldr	r2, [r3, #12]
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800444e:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	68da      	ldr	r2, [r3, #12]
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800445e:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	2201      	movs	r2, #1
 8004464:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2200      	movs	r2, #0
 800446c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004470:	2300      	movs	r3, #0
}
 8004472:	4618      	mov	r0, r3
 8004474:	3708      	adds	r7, #8
 8004476:	46bd      	mov	sp, r7
 8004478:	bd80      	pop	{r7, pc}

0800447a <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800447a:	b480      	push	{r7}
 800447c:	b083      	sub	sp, #12
 800447e:	af00      	add	r7, sp, #0
 8004480:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004482:	bf00      	nop
 8004484:	370c      	adds	r7, #12
 8004486:	46bd      	mov	sp, r7
 8004488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448c:	4770      	bx	lr

0800448e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800448e:	b480      	push	{r7}
 8004490:	b083      	sub	sp, #12
 8004492:	af00      	add	r7, sp, #0
 8004494:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004496:	bf00      	nop
 8004498:	370c      	adds	r7, #12
 800449a:	46bd      	mov	sp, r7
 800449c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a0:	4770      	bx	lr

080044a2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80044a2:	b480      	push	{r7}
 80044a4:	b083      	sub	sp, #12
 80044a6:	af00      	add	r7, sp, #0
 80044a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80044aa:	bf00      	nop
 80044ac:	370c      	adds	r7, #12
 80044ae:	46bd      	mov	sp, r7
 80044b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b4:	4770      	bx	lr

080044b6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80044b6:	b480      	push	{r7}
 80044b8:	b083      	sub	sp, #12
 80044ba:	af00      	add	r7, sp, #0
 80044bc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80044be:	bf00      	nop
 80044c0:	370c      	adds	r7, #12
 80044c2:	46bd      	mov	sp, r7
 80044c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c8:	4770      	bx	lr

080044ca <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80044ca:	b480      	push	{r7}
 80044cc:	b083      	sub	sp, #12
 80044ce:	af00      	add	r7, sp, #0
 80044d0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80044d2:	bf00      	nop
 80044d4:	370c      	adds	r7, #12
 80044d6:	46bd      	mov	sp, r7
 80044d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044dc:	4770      	bx	lr
	...

080044e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80044e0:	b480      	push	{r7}
 80044e2:	b085      	sub	sp, #20
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
 80044e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	4a34      	ldr	r2, [pc, #208]	; (80045c4 <TIM_Base_SetConfig+0xe4>)
 80044f4:	4293      	cmp	r3, r2
 80044f6:	d00f      	beq.n	8004518 <TIM_Base_SetConfig+0x38>
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80044fe:	d00b      	beq.n	8004518 <TIM_Base_SetConfig+0x38>
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	4a31      	ldr	r2, [pc, #196]	; (80045c8 <TIM_Base_SetConfig+0xe8>)
 8004504:	4293      	cmp	r3, r2
 8004506:	d007      	beq.n	8004518 <TIM_Base_SetConfig+0x38>
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	4a30      	ldr	r2, [pc, #192]	; (80045cc <TIM_Base_SetConfig+0xec>)
 800450c:	4293      	cmp	r3, r2
 800450e:	d003      	beq.n	8004518 <TIM_Base_SetConfig+0x38>
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	4a2f      	ldr	r2, [pc, #188]	; (80045d0 <TIM_Base_SetConfig+0xf0>)
 8004514:	4293      	cmp	r3, r2
 8004516:	d108      	bne.n	800452a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800451e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004520:	683b      	ldr	r3, [r7, #0]
 8004522:	685b      	ldr	r3, [r3, #4]
 8004524:	68fa      	ldr	r2, [r7, #12]
 8004526:	4313      	orrs	r3, r2
 8004528:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	4a25      	ldr	r2, [pc, #148]	; (80045c4 <TIM_Base_SetConfig+0xe4>)
 800452e:	4293      	cmp	r3, r2
 8004530:	d01b      	beq.n	800456a <TIM_Base_SetConfig+0x8a>
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004538:	d017      	beq.n	800456a <TIM_Base_SetConfig+0x8a>
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	4a22      	ldr	r2, [pc, #136]	; (80045c8 <TIM_Base_SetConfig+0xe8>)
 800453e:	4293      	cmp	r3, r2
 8004540:	d013      	beq.n	800456a <TIM_Base_SetConfig+0x8a>
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	4a21      	ldr	r2, [pc, #132]	; (80045cc <TIM_Base_SetConfig+0xec>)
 8004546:	4293      	cmp	r3, r2
 8004548:	d00f      	beq.n	800456a <TIM_Base_SetConfig+0x8a>
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	4a20      	ldr	r2, [pc, #128]	; (80045d0 <TIM_Base_SetConfig+0xf0>)
 800454e:	4293      	cmp	r3, r2
 8004550:	d00b      	beq.n	800456a <TIM_Base_SetConfig+0x8a>
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	4a1f      	ldr	r2, [pc, #124]	; (80045d4 <TIM_Base_SetConfig+0xf4>)
 8004556:	4293      	cmp	r3, r2
 8004558:	d007      	beq.n	800456a <TIM_Base_SetConfig+0x8a>
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	4a1e      	ldr	r2, [pc, #120]	; (80045d8 <TIM_Base_SetConfig+0xf8>)
 800455e:	4293      	cmp	r3, r2
 8004560:	d003      	beq.n	800456a <TIM_Base_SetConfig+0x8a>
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	4a1d      	ldr	r2, [pc, #116]	; (80045dc <TIM_Base_SetConfig+0xfc>)
 8004566:	4293      	cmp	r3, r2
 8004568:	d108      	bne.n	800457c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004570:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004572:	683b      	ldr	r3, [r7, #0]
 8004574:	68db      	ldr	r3, [r3, #12]
 8004576:	68fa      	ldr	r2, [r7, #12]
 8004578:	4313      	orrs	r3, r2
 800457a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004582:	683b      	ldr	r3, [r7, #0]
 8004584:	695b      	ldr	r3, [r3, #20]
 8004586:	4313      	orrs	r3, r2
 8004588:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	68fa      	ldr	r2, [r7, #12]
 800458e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004590:	683b      	ldr	r3, [r7, #0]
 8004592:	689a      	ldr	r2, [r3, #8]
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004598:	683b      	ldr	r3, [r7, #0]
 800459a:	681a      	ldr	r2, [r3, #0]
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	4a08      	ldr	r2, [pc, #32]	; (80045c4 <TIM_Base_SetConfig+0xe4>)
 80045a4:	4293      	cmp	r3, r2
 80045a6:	d103      	bne.n	80045b0 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80045a8:	683b      	ldr	r3, [r7, #0]
 80045aa:	691a      	ldr	r2, [r3, #16]
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	2201      	movs	r2, #1
 80045b4:	615a      	str	r2, [r3, #20]
}
 80045b6:	bf00      	nop
 80045b8:	3714      	adds	r7, #20
 80045ba:	46bd      	mov	sp, r7
 80045bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c0:	4770      	bx	lr
 80045c2:	bf00      	nop
 80045c4:	40010000 	.word	0x40010000
 80045c8:	40000400 	.word	0x40000400
 80045cc:	40000800 	.word	0x40000800
 80045d0:	40000c00 	.word	0x40000c00
 80045d4:	40014000 	.word	0x40014000
 80045d8:	40014400 	.word	0x40014400
 80045dc:	40014800 	.word	0x40014800

080045e0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80045e0:	b480      	push	{r7}
 80045e2:	b087      	sub	sp, #28
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	6078      	str	r0, [r7, #4]
 80045e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	6a1b      	ldr	r3, [r3, #32]
 80045ee:	f023 0201 	bic.w	r2, r3, #1
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	6a1b      	ldr	r3, [r3, #32]
 80045fa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	685b      	ldr	r3, [r3, #4]
 8004600:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	699b      	ldr	r3, [r3, #24]
 8004606:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800460e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	f023 0303 	bic.w	r3, r3, #3
 8004616:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	68fa      	ldr	r2, [r7, #12]
 800461e:	4313      	orrs	r3, r2
 8004620:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004622:	697b      	ldr	r3, [r7, #20]
 8004624:	f023 0302 	bic.w	r3, r3, #2
 8004628:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800462a:	683b      	ldr	r3, [r7, #0]
 800462c:	689b      	ldr	r3, [r3, #8]
 800462e:	697a      	ldr	r2, [r7, #20]
 8004630:	4313      	orrs	r3, r2
 8004632:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	4a1c      	ldr	r2, [pc, #112]	; (80046a8 <TIM_OC1_SetConfig+0xc8>)
 8004638:	4293      	cmp	r3, r2
 800463a:	d10c      	bne.n	8004656 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800463c:	697b      	ldr	r3, [r7, #20]
 800463e:	f023 0308 	bic.w	r3, r3, #8
 8004642:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004644:	683b      	ldr	r3, [r7, #0]
 8004646:	68db      	ldr	r3, [r3, #12]
 8004648:	697a      	ldr	r2, [r7, #20]
 800464a:	4313      	orrs	r3, r2
 800464c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800464e:	697b      	ldr	r3, [r7, #20]
 8004650:	f023 0304 	bic.w	r3, r3, #4
 8004654:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	4a13      	ldr	r2, [pc, #76]	; (80046a8 <TIM_OC1_SetConfig+0xc8>)
 800465a:	4293      	cmp	r3, r2
 800465c:	d111      	bne.n	8004682 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800465e:	693b      	ldr	r3, [r7, #16]
 8004660:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004664:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004666:	693b      	ldr	r3, [r7, #16]
 8004668:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800466c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800466e:	683b      	ldr	r3, [r7, #0]
 8004670:	695b      	ldr	r3, [r3, #20]
 8004672:	693a      	ldr	r2, [r7, #16]
 8004674:	4313      	orrs	r3, r2
 8004676:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	699b      	ldr	r3, [r3, #24]
 800467c:	693a      	ldr	r2, [r7, #16]
 800467e:	4313      	orrs	r3, r2
 8004680:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	693a      	ldr	r2, [r7, #16]
 8004686:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	68fa      	ldr	r2, [r7, #12]
 800468c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800468e:	683b      	ldr	r3, [r7, #0]
 8004690:	685a      	ldr	r2, [r3, #4]
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	697a      	ldr	r2, [r7, #20]
 800469a:	621a      	str	r2, [r3, #32]
}
 800469c:	bf00      	nop
 800469e:	371c      	adds	r7, #28
 80046a0:	46bd      	mov	sp, r7
 80046a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a6:	4770      	bx	lr
 80046a8:	40010000 	.word	0x40010000

080046ac <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80046ac:	b480      	push	{r7}
 80046ae:	b087      	sub	sp, #28
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	6078      	str	r0, [r7, #4]
 80046b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6a1b      	ldr	r3, [r3, #32]
 80046ba:	f023 0210 	bic.w	r2, r3, #16
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6a1b      	ldr	r3, [r3, #32]
 80046c6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	685b      	ldr	r3, [r3, #4]
 80046cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	699b      	ldr	r3, [r3, #24]
 80046d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80046da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80046e2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80046e4:	683b      	ldr	r3, [r7, #0]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	021b      	lsls	r3, r3, #8
 80046ea:	68fa      	ldr	r2, [r7, #12]
 80046ec:	4313      	orrs	r3, r2
 80046ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80046f0:	697b      	ldr	r3, [r7, #20]
 80046f2:	f023 0320 	bic.w	r3, r3, #32
 80046f6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80046f8:	683b      	ldr	r3, [r7, #0]
 80046fa:	689b      	ldr	r3, [r3, #8]
 80046fc:	011b      	lsls	r3, r3, #4
 80046fe:	697a      	ldr	r2, [r7, #20]
 8004700:	4313      	orrs	r3, r2
 8004702:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	4a1e      	ldr	r2, [pc, #120]	; (8004780 <TIM_OC2_SetConfig+0xd4>)
 8004708:	4293      	cmp	r3, r2
 800470a:	d10d      	bne.n	8004728 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800470c:	697b      	ldr	r3, [r7, #20]
 800470e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004712:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	68db      	ldr	r3, [r3, #12]
 8004718:	011b      	lsls	r3, r3, #4
 800471a:	697a      	ldr	r2, [r7, #20]
 800471c:	4313      	orrs	r3, r2
 800471e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004720:	697b      	ldr	r3, [r7, #20]
 8004722:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004726:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	4a15      	ldr	r2, [pc, #84]	; (8004780 <TIM_OC2_SetConfig+0xd4>)
 800472c:	4293      	cmp	r3, r2
 800472e:	d113      	bne.n	8004758 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004730:	693b      	ldr	r3, [r7, #16]
 8004732:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004736:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004738:	693b      	ldr	r3, [r7, #16]
 800473a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800473e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004740:	683b      	ldr	r3, [r7, #0]
 8004742:	695b      	ldr	r3, [r3, #20]
 8004744:	009b      	lsls	r3, r3, #2
 8004746:	693a      	ldr	r2, [r7, #16]
 8004748:	4313      	orrs	r3, r2
 800474a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800474c:	683b      	ldr	r3, [r7, #0]
 800474e:	699b      	ldr	r3, [r3, #24]
 8004750:	009b      	lsls	r3, r3, #2
 8004752:	693a      	ldr	r2, [r7, #16]
 8004754:	4313      	orrs	r3, r2
 8004756:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	693a      	ldr	r2, [r7, #16]
 800475c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	68fa      	ldr	r2, [r7, #12]
 8004762:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004764:	683b      	ldr	r3, [r7, #0]
 8004766:	685a      	ldr	r2, [r3, #4]
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	697a      	ldr	r2, [r7, #20]
 8004770:	621a      	str	r2, [r3, #32]
}
 8004772:	bf00      	nop
 8004774:	371c      	adds	r7, #28
 8004776:	46bd      	mov	sp, r7
 8004778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800477c:	4770      	bx	lr
 800477e:	bf00      	nop
 8004780:	40010000 	.word	0x40010000

08004784 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004784:	b480      	push	{r7}
 8004786:	b087      	sub	sp, #28
 8004788:	af00      	add	r7, sp, #0
 800478a:	6078      	str	r0, [r7, #4]
 800478c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	6a1b      	ldr	r3, [r3, #32]
 8004792:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	6a1b      	ldr	r3, [r3, #32]
 800479e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	685b      	ldr	r3, [r3, #4]
 80047a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	69db      	ldr	r3, [r3, #28]
 80047aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80047b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	f023 0303 	bic.w	r3, r3, #3
 80047ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80047bc:	683b      	ldr	r3, [r7, #0]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	68fa      	ldr	r2, [r7, #12]
 80047c2:	4313      	orrs	r3, r2
 80047c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80047c6:	697b      	ldr	r3, [r7, #20]
 80047c8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80047cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80047ce:	683b      	ldr	r3, [r7, #0]
 80047d0:	689b      	ldr	r3, [r3, #8]
 80047d2:	021b      	lsls	r3, r3, #8
 80047d4:	697a      	ldr	r2, [r7, #20]
 80047d6:	4313      	orrs	r3, r2
 80047d8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	4a1d      	ldr	r2, [pc, #116]	; (8004854 <TIM_OC3_SetConfig+0xd0>)
 80047de:	4293      	cmp	r3, r2
 80047e0:	d10d      	bne.n	80047fe <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80047e2:	697b      	ldr	r3, [r7, #20]
 80047e4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80047e8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80047ea:	683b      	ldr	r3, [r7, #0]
 80047ec:	68db      	ldr	r3, [r3, #12]
 80047ee:	021b      	lsls	r3, r3, #8
 80047f0:	697a      	ldr	r2, [r7, #20]
 80047f2:	4313      	orrs	r3, r2
 80047f4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80047f6:	697b      	ldr	r3, [r7, #20]
 80047f8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80047fc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	4a14      	ldr	r2, [pc, #80]	; (8004854 <TIM_OC3_SetConfig+0xd0>)
 8004802:	4293      	cmp	r3, r2
 8004804:	d113      	bne.n	800482e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004806:	693b      	ldr	r3, [r7, #16]
 8004808:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800480c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800480e:	693b      	ldr	r3, [r7, #16]
 8004810:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004814:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004816:	683b      	ldr	r3, [r7, #0]
 8004818:	695b      	ldr	r3, [r3, #20]
 800481a:	011b      	lsls	r3, r3, #4
 800481c:	693a      	ldr	r2, [r7, #16]
 800481e:	4313      	orrs	r3, r2
 8004820:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004822:	683b      	ldr	r3, [r7, #0]
 8004824:	699b      	ldr	r3, [r3, #24]
 8004826:	011b      	lsls	r3, r3, #4
 8004828:	693a      	ldr	r2, [r7, #16]
 800482a:	4313      	orrs	r3, r2
 800482c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	693a      	ldr	r2, [r7, #16]
 8004832:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	68fa      	ldr	r2, [r7, #12]
 8004838:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800483a:	683b      	ldr	r3, [r7, #0]
 800483c:	685a      	ldr	r2, [r3, #4]
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	697a      	ldr	r2, [r7, #20]
 8004846:	621a      	str	r2, [r3, #32]
}
 8004848:	bf00      	nop
 800484a:	371c      	adds	r7, #28
 800484c:	46bd      	mov	sp, r7
 800484e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004852:	4770      	bx	lr
 8004854:	40010000 	.word	0x40010000

08004858 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004858:	b480      	push	{r7}
 800485a:	b087      	sub	sp, #28
 800485c:	af00      	add	r7, sp, #0
 800485e:	6078      	str	r0, [r7, #4]
 8004860:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6a1b      	ldr	r3, [r3, #32]
 8004866:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	6a1b      	ldr	r3, [r3, #32]
 8004872:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	685b      	ldr	r3, [r3, #4]
 8004878:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	69db      	ldr	r3, [r3, #28]
 800487e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004886:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800488e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004890:	683b      	ldr	r3, [r7, #0]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	021b      	lsls	r3, r3, #8
 8004896:	68fa      	ldr	r2, [r7, #12]
 8004898:	4313      	orrs	r3, r2
 800489a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800489c:	693b      	ldr	r3, [r7, #16]
 800489e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80048a2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80048a4:	683b      	ldr	r3, [r7, #0]
 80048a6:	689b      	ldr	r3, [r3, #8]
 80048a8:	031b      	lsls	r3, r3, #12
 80048aa:	693a      	ldr	r2, [r7, #16]
 80048ac:	4313      	orrs	r3, r2
 80048ae:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	4a10      	ldr	r2, [pc, #64]	; (80048f4 <TIM_OC4_SetConfig+0x9c>)
 80048b4:	4293      	cmp	r3, r2
 80048b6:	d109      	bne.n	80048cc <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80048b8:	697b      	ldr	r3, [r7, #20]
 80048ba:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80048be:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80048c0:	683b      	ldr	r3, [r7, #0]
 80048c2:	695b      	ldr	r3, [r3, #20]
 80048c4:	019b      	lsls	r3, r3, #6
 80048c6:	697a      	ldr	r2, [r7, #20]
 80048c8:	4313      	orrs	r3, r2
 80048ca:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	697a      	ldr	r2, [r7, #20]
 80048d0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	68fa      	ldr	r2, [r7, #12]
 80048d6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80048d8:	683b      	ldr	r3, [r7, #0]
 80048da:	685a      	ldr	r2, [r3, #4]
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	693a      	ldr	r2, [r7, #16]
 80048e4:	621a      	str	r2, [r3, #32]
}
 80048e6:	bf00      	nop
 80048e8:	371c      	adds	r7, #28
 80048ea:	46bd      	mov	sp, r7
 80048ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f0:	4770      	bx	lr
 80048f2:	bf00      	nop
 80048f4:	40010000 	.word	0x40010000

080048f8 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b086      	sub	sp, #24
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
 8004900:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004902:	2300      	movs	r3, #0
 8004904:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	689b      	ldr	r3, [r3, #8]
 800490c:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800490e:	693b      	ldr	r3, [r7, #16]
 8004910:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004914:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8004916:	683b      	ldr	r3, [r7, #0]
 8004918:	685b      	ldr	r3, [r3, #4]
 800491a:	693a      	ldr	r2, [r7, #16]
 800491c:	4313      	orrs	r3, r2
 800491e:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8004920:	693b      	ldr	r3, [r7, #16]
 8004922:	f023 0307 	bic.w	r3, r3, #7
 8004926:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8004928:	683b      	ldr	r3, [r7, #0]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	693a      	ldr	r2, [r7, #16]
 800492e:	4313      	orrs	r3, r2
 8004930:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	693a      	ldr	r2, [r7, #16]
 8004938:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	685b      	ldr	r3, [r3, #4]
 800493e:	2b70      	cmp	r3, #112	; 0x70
 8004940:	d01a      	beq.n	8004978 <TIM_SlaveTimer_SetConfig+0x80>
 8004942:	2b70      	cmp	r3, #112	; 0x70
 8004944:	d860      	bhi.n	8004a08 <TIM_SlaveTimer_SetConfig+0x110>
 8004946:	2b60      	cmp	r3, #96	; 0x60
 8004948:	d054      	beq.n	80049f4 <TIM_SlaveTimer_SetConfig+0xfc>
 800494a:	2b60      	cmp	r3, #96	; 0x60
 800494c:	d85c      	bhi.n	8004a08 <TIM_SlaveTimer_SetConfig+0x110>
 800494e:	2b50      	cmp	r3, #80	; 0x50
 8004950:	d046      	beq.n	80049e0 <TIM_SlaveTimer_SetConfig+0xe8>
 8004952:	2b50      	cmp	r3, #80	; 0x50
 8004954:	d858      	bhi.n	8004a08 <TIM_SlaveTimer_SetConfig+0x110>
 8004956:	2b40      	cmp	r3, #64	; 0x40
 8004958:	d019      	beq.n	800498e <TIM_SlaveTimer_SetConfig+0x96>
 800495a:	2b40      	cmp	r3, #64	; 0x40
 800495c:	d854      	bhi.n	8004a08 <TIM_SlaveTimer_SetConfig+0x110>
 800495e:	2b30      	cmp	r3, #48	; 0x30
 8004960:	d055      	beq.n	8004a0e <TIM_SlaveTimer_SetConfig+0x116>
 8004962:	2b30      	cmp	r3, #48	; 0x30
 8004964:	d850      	bhi.n	8004a08 <TIM_SlaveTimer_SetConfig+0x110>
 8004966:	2b20      	cmp	r3, #32
 8004968:	d051      	beq.n	8004a0e <TIM_SlaveTimer_SetConfig+0x116>
 800496a:	2b20      	cmp	r3, #32
 800496c:	d84c      	bhi.n	8004a08 <TIM_SlaveTimer_SetConfig+0x110>
 800496e:	2b00      	cmp	r3, #0
 8004970:	d04d      	beq.n	8004a0e <TIM_SlaveTimer_SetConfig+0x116>
 8004972:	2b10      	cmp	r3, #16
 8004974:	d04b      	beq.n	8004a0e <TIM_SlaveTimer_SetConfig+0x116>
 8004976:	e047      	b.n	8004a08 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	6818      	ldr	r0, [r3, #0]
 800497c:	683b      	ldr	r3, [r7, #0]
 800497e:	68d9      	ldr	r1, [r3, #12]
 8004980:	683b      	ldr	r3, [r7, #0]
 8004982:	689a      	ldr	r2, [r3, #8]
 8004984:	683b      	ldr	r3, [r7, #0]
 8004986:	691b      	ldr	r3, [r3, #16]
 8004988:	f000 f8c1 	bl	8004b0e <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 800498c:	e040      	b.n	8004a10 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 800498e:	683b      	ldr	r3, [r7, #0]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	2b05      	cmp	r3, #5
 8004994:	d101      	bne.n	800499a <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 8004996:	2301      	movs	r3, #1
 8004998:	e03b      	b.n	8004a12 <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	6a1b      	ldr	r3, [r3, #32]
 80049a0:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	6a1a      	ldr	r2, [r3, #32]
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f022 0201 	bic.w	r2, r2, #1
 80049b0:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	699b      	ldr	r3, [r3, #24]
 80049b8:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80049ba:	68bb      	ldr	r3, [r7, #8]
 80049bc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80049c0:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 80049c2:	683b      	ldr	r3, [r7, #0]
 80049c4:	691b      	ldr	r3, [r3, #16]
 80049c6:	011b      	lsls	r3, r3, #4
 80049c8:	68ba      	ldr	r2, [r7, #8]
 80049ca:	4313      	orrs	r3, r2
 80049cc:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	68ba      	ldr	r2, [r7, #8]
 80049d4:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	68fa      	ldr	r2, [r7, #12]
 80049dc:	621a      	str	r2, [r3, #32]
      break;
 80049de:	e017      	b.n	8004a10 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	6818      	ldr	r0, [r3, #0]
 80049e4:	683b      	ldr	r3, [r7, #0]
 80049e6:	6899      	ldr	r1, [r3, #8]
 80049e8:	683b      	ldr	r3, [r7, #0]
 80049ea:	691b      	ldr	r3, [r3, #16]
 80049ec:	461a      	mov	r2, r3
 80049ee:	f000 f814 	bl	8004a1a <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 80049f2:	e00d      	b.n	8004a10 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	6818      	ldr	r0, [r3, #0]
 80049f8:	683b      	ldr	r3, [r7, #0]
 80049fa:	6899      	ldr	r1, [r3, #8]
 80049fc:	683b      	ldr	r3, [r7, #0]
 80049fe:	691b      	ldr	r3, [r3, #16]
 8004a00:	461a      	mov	r2, r3
 8004a02:	f000 f839 	bl	8004a78 <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8004a06:	e003      	b.n	8004a10 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8004a08:	2301      	movs	r3, #1
 8004a0a:	75fb      	strb	r3, [r7, #23]
      break;
 8004a0c:	e000      	b.n	8004a10 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8004a0e:	bf00      	nop
  }

  return status;
 8004a10:	7dfb      	ldrb	r3, [r7, #23]
}
 8004a12:	4618      	mov	r0, r3
 8004a14:	3718      	adds	r7, #24
 8004a16:	46bd      	mov	sp, r7
 8004a18:	bd80      	pop	{r7, pc}

08004a1a <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a1a:	b480      	push	{r7}
 8004a1c:	b087      	sub	sp, #28
 8004a1e:	af00      	add	r7, sp, #0
 8004a20:	60f8      	str	r0, [r7, #12]
 8004a22:	60b9      	str	r1, [r7, #8]
 8004a24:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	6a1b      	ldr	r3, [r3, #32]
 8004a2a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	6a1b      	ldr	r3, [r3, #32]
 8004a30:	f023 0201 	bic.w	r2, r3, #1
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	699b      	ldr	r3, [r3, #24]
 8004a3c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004a3e:	693b      	ldr	r3, [r7, #16]
 8004a40:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004a44:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	011b      	lsls	r3, r3, #4
 8004a4a:	693a      	ldr	r2, [r7, #16]
 8004a4c:	4313      	orrs	r3, r2
 8004a4e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004a50:	697b      	ldr	r3, [r7, #20]
 8004a52:	f023 030a 	bic.w	r3, r3, #10
 8004a56:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004a58:	697a      	ldr	r2, [r7, #20]
 8004a5a:	68bb      	ldr	r3, [r7, #8]
 8004a5c:	4313      	orrs	r3, r2
 8004a5e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	693a      	ldr	r2, [r7, #16]
 8004a64:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	697a      	ldr	r2, [r7, #20]
 8004a6a:	621a      	str	r2, [r3, #32]
}
 8004a6c:	bf00      	nop
 8004a6e:	371c      	adds	r7, #28
 8004a70:	46bd      	mov	sp, r7
 8004a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a76:	4770      	bx	lr

08004a78 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a78:	b480      	push	{r7}
 8004a7a:	b087      	sub	sp, #28
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	60f8      	str	r0, [r7, #12]
 8004a80:	60b9      	str	r1, [r7, #8]
 8004a82:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	6a1b      	ldr	r3, [r3, #32]
 8004a88:	f023 0210 	bic.w	r2, r3, #16
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	699b      	ldr	r3, [r3, #24]
 8004a94:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	6a1b      	ldr	r3, [r3, #32]
 8004a9a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004a9c:	697b      	ldr	r3, [r7, #20]
 8004a9e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004aa2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	031b      	lsls	r3, r3, #12
 8004aa8:	697a      	ldr	r2, [r7, #20]
 8004aaa:	4313      	orrs	r3, r2
 8004aac:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004aae:	693b      	ldr	r3, [r7, #16]
 8004ab0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004ab4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004ab6:	68bb      	ldr	r3, [r7, #8]
 8004ab8:	011b      	lsls	r3, r3, #4
 8004aba:	693a      	ldr	r2, [r7, #16]
 8004abc:	4313      	orrs	r3, r2
 8004abe:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	697a      	ldr	r2, [r7, #20]
 8004ac4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	693a      	ldr	r2, [r7, #16]
 8004aca:	621a      	str	r2, [r3, #32]
}
 8004acc:	bf00      	nop
 8004ace:	371c      	adds	r7, #28
 8004ad0:	46bd      	mov	sp, r7
 8004ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad6:	4770      	bx	lr

08004ad8 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004ad8:	b480      	push	{r7}
 8004ada:	b085      	sub	sp, #20
 8004adc:	af00      	add	r7, sp, #0
 8004ade:	6078      	str	r0, [r7, #4]
 8004ae0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	689b      	ldr	r3, [r3, #8]
 8004ae6:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004aee:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004af0:	683a      	ldr	r2, [r7, #0]
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	4313      	orrs	r3, r2
 8004af6:	f043 0307 	orr.w	r3, r3, #7
 8004afa:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	68fa      	ldr	r2, [r7, #12]
 8004b00:	609a      	str	r2, [r3, #8]
}
 8004b02:	bf00      	nop
 8004b04:	3714      	adds	r7, #20
 8004b06:	46bd      	mov	sp, r7
 8004b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b0c:	4770      	bx	lr

08004b0e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004b0e:	b480      	push	{r7}
 8004b10:	b087      	sub	sp, #28
 8004b12:	af00      	add	r7, sp, #0
 8004b14:	60f8      	str	r0, [r7, #12]
 8004b16:	60b9      	str	r1, [r7, #8]
 8004b18:	607a      	str	r2, [r7, #4]
 8004b1a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	689b      	ldr	r3, [r3, #8]
 8004b20:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004b22:	697b      	ldr	r3, [r7, #20]
 8004b24:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004b28:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004b2a:	683b      	ldr	r3, [r7, #0]
 8004b2c:	021a      	lsls	r2, r3, #8
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	431a      	orrs	r2, r3
 8004b32:	68bb      	ldr	r3, [r7, #8]
 8004b34:	4313      	orrs	r3, r2
 8004b36:	697a      	ldr	r2, [r7, #20]
 8004b38:	4313      	orrs	r3, r2
 8004b3a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	697a      	ldr	r2, [r7, #20]
 8004b40:	609a      	str	r2, [r3, #8]
}
 8004b42:	bf00      	nop
 8004b44:	371c      	adds	r7, #28
 8004b46:	46bd      	mov	sp, r7
 8004b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4c:	4770      	bx	lr
	...

08004b50 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004b50:	b480      	push	{r7}
 8004b52:	b085      	sub	sp, #20
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
 8004b58:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b60:	2b01      	cmp	r3, #1
 8004b62:	d101      	bne.n	8004b68 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004b64:	2302      	movs	r3, #2
 8004b66:	e050      	b.n	8004c0a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	2201      	movs	r2, #1
 8004b6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2202      	movs	r2, #2
 8004b74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	685b      	ldr	r3, [r3, #4]
 8004b7e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	689b      	ldr	r3, [r3, #8]
 8004b86:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b8e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004b90:	683b      	ldr	r3, [r7, #0]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	68fa      	ldr	r2, [r7, #12]
 8004b96:	4313      	orrs	r3, r2
 8004b98:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	68fa      	ldr	r2, [r7, #12]
 8004ba0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	4a1c      	ldr	r2, [pc, #112]	; (8004c18 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004ba8:	4293      	cmp	r3, r2
 8004baa:	d018      	beq.n	8004bde <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004bb4:	d013      	beq.n	8004bde <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	4a18      	ldr	r2, [pc, #96]	; (8004c1c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004bbc:	4293      	cmp	r3, r2
 8004bbe:	d00e      	beq.n	8004bde <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	4a16      	ldr	r2, [pc, #88]	; (8004c20 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004bc6:	4293      	cmp	r3, r2
 8004bc8:	d009      	beq.n	8004bde <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	4a15      	ldr	r2, [pc, #84]	; (8004c24 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004bd0:	4293      	cmp	r3, r2
 8004bd2:	d004      	beq.n	8004bde <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	4a13      	ldr	r2, [pc, #76]	; (8004c28 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004bda:	4293      	cmp	r3, r2
 8004bdc:	d10c      	bne.n	8004bf8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004bde:	68bb      	ldr	r3, [r7, #8]
 8004be0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004be4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004be6:	683b      	ldr	r3, [r7, #0]
 8004be8:	685b      	ldr	r3, [r3, #4]
 8004bea:	68ba      	ldr	r2, [r7, #8]
 8004bec:	4313      	orrs	r3, r2
 8004bee:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	68ba      	ldr	r2, [r7, #8]
 8004bf6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	2201      	movs	r2, #1
 8004bfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2200      	movs	r2, #0
 8004c04:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004c08:	2300      	movs	r3, #0
}
 8004c0a:	4618      	mov	r0, r3
 8004c0c:	3714      	adds	r7, #20
 8004c0e:	46bd      	mov	sp, r7
 8004c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c14:	4770      	bx	lr
 8004c16:	bf00      	nop
 8004c18:	40010000 	.word	0x40010000
 8004c1c:	40000400 	.word	0x40000400
 8004c20:	40000800 	.word	0x40000800
 8004c24:	40000c00 	.word	0x40000c00
 8004c28:	40014000 	.word	0x40014000

08004c2c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004c2c:	b480      	push	{r7}
 8004c2e:	b085      	sub	sp, #20
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	6078      	str	r0, [r7, #4]
 8004c34:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004c36:	2300      	movs	r3, #0
 8004c38:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c40:	2b01      	cmp	r3, #1
 8004c42:	d101      	bne.n	8004c48 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004c44:	2302      	movs	r3, #2
 8004c46:	e03d      	b.n	8004cc4 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2201      	movs	r2, #1
 8004c4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8004c56:	683b      	ldr	r3, [r7, #0]
 8004c58:	68db      	ldr	r3, [r3, #12]
 8004c5a:	4313      	orrs	r3, r2
 8004c5c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004c64:	683b      	ldr	r3, [r7, #0]
 8004c66:	689b      	ldr	r3, [r3, #8]
 8004c68:	4313      	orrs	r3, r2
 8004c6a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004c72:	683b      	ldr	r3, [r7, #0]
 8004c74:	685b      	ldr	r3, [r3, #4]
 8004c76:	4313      	orrs	r3, r2
 8004c78:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004c80:	683b      	ldr	r3, [r7, #0]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	4313      	orrs	r3, r2
 8004c86:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004c8e:	683b      	ldr	r3, [r7, #0]
 8004c90:	691b      	ldr	r3, [r3, #16]
 8004c92:	4313      	orrs	r3, r2
 8004c94:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004c9c:	683b      	ldr	r3, [r7, #0]
 8004c9e:	695b      	ldr	r3, [r3, #20]
 8004ca0:	4313      	orrs	r3, r2
 8004ca2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8004caa:	683b      	ldr	r3, [r7, #0]
 8004cac:	69db      	ldr	r3, [r3, #28]
 8004cae:	4313      	orrs	r3, r2
 8004cb0:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	68fa      	ldr	r2, [r7, #12]
 8004cb8:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004cc2:	2300      	movs	r3, #0
}
 8004cc4:	4618      	mov	r0, r3
 8004cc6:	3714      	adds	r7, #20
 8004cc8:	46bd      	mov	sp, r7
 8004cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cce:	4770      	bx	lr

08004cd0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004cd0:	b480      	push	{r7}
 8004cd2:	b083      	sub	sp, #12
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004cd8:	bf00      	nop
 8004cda:	370c      	adds	r7, #12
 8004cdc:	46bd      	mov	sp, r7
 8004cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce2:	4770      	bx	lr

08004ce4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004ce4:	b480      	push	{r7}
 8004ce6:	b083      	sub	sp, #12
 8004ce8:	af00      	add	r7, sp, #0
 8004cea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004cec:	bf00      	nop
 8004cee:	370c      	adds	r7, #12
 8004cf0:	46bd      	mov	sp, r7
 8004cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf6:	4770      	bx	lr

08004cf8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004cf8:	b580      	push	{r7, lr}
 8004cfa:	b082      	sub	sp, #8
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	d101      	bne.n	8004d0a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004d06:	2301      	movs	r3, #1
 8004d08:	e03f      	b.n	8004d8a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d10:	b2db      	uxtb	r3, r3
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d106      	bne.n	8004d24 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	2200      	movs	r2, #0
 8004d1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004d1e:	6878      	ldr	r0, [r7, #4]
 8004d20:	f7fd fcf2 	bl	8002708 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	2224      	movs	r2, #36	; 0x24
 8004d28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	68da      	ldr	r2, [r3, #12]
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004d3a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004d3c:	6878      	ldr	r0, [r7, #4]
 8004d3e:	f000 f929 	bl	8004f94 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	691a      	ldr	r2, [r3, #16]
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004d50:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	695a      	ldr	r2, [r3, #20]
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004d60:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	68da      	ldr	r2, [r3, #12]
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004d70:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	2200      	movs	r2, #0
 8004d76:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2220      	movs	r2, #32
 8004d7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2220      	movs	r2, #32
 8004d84:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004d88:	2300      	movs	r3, #0
}
 8004d8a:	4618      	mov	r0, r3
 8004d8c:	3708      	adds	r7, #8
 8004d8e:	46bd      	mov	sp, r7
 8004d90:	bd80      	pop	{r7, pc}

08004d92 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d92:	b580      	push	{r7, lr}
 8004d94:	b08a      	sub	sp, #40	; 0x28
 8004d96:	af02      	add	r7, sp, #8
 8004d98:	60f8      	str	r0, [r7, #12]
 8004d9a:	60b9      	str	r1, [r7, #8]
 8004d9c:	603b      	str	r3, [r7, #0]
 8004d9e:	4613      	mov	r3, r2
 8004da0:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004da2:	2300      	movs	r3, #0
 8004da4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004dac:	b2db      	uxtb	r3, r3
 8004dae:	2b20      	cmp	r3, #32
 8004db0:	d17c      	bne.n	8004eac <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004db2:	68bb      	ldr	r3, [r7, #8]
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d002      	beq.n	8004dbe <HAL_UART_Transmit+0x2c>
 8004db8:	88fb      	ldrh	r3, [r7, #6]
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d101      	bne.n	8004dc2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004dbe:	2301      	movs	r3, #1
 8004dc0:	e075      	b.n	8004eae <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004dc8:	2b01      	cmp	r3, #1
 8004dca:	d101      	bne.n	8004dd0 <HAL_UART_Transmit+0x3e>
 8004dcc:	2302      	movs	r3, #2
 8004dce:	e06e      	b.n	8004eae <HAL_UART_Transmit+0x11c>
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	2201      	movs	r2, #1
 8004dd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	2200      	movs	r2, #0
 8004ddc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	2221      	movs	r2, #33	; 0x21
 8004de2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004de6:	f7fd fe2b 	bl	8002a40 <HAL_GetTick>
 8004dea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	88fa      	ldrh	r2, [r7, #6]
 8004df0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	88fa      	ldrh	r2, [r7, #6]
 8004df6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	689b      	ldr	r3, [r3, #8]
 8004dfc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e00:	d108      	bne.n	8004e14 <HAL_UART_Transmit+0x82>
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	691b      	ldr	r3, [r3, #16]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d104      	bne.n	8004e14 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004e0a:	2300      	movs	r3, #0
 8004e0c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004e0e:	68bb      	ldr	r3, [r7, #8]
 8004e10:	61bb      	str	r3, [r7, #24]
 8004e12:	e003      	b.n	8004e1c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004e14:	68bb      	ldr	r3, [r7, #8]
 8004e16:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004e18:	2300      	movs	r3, #0
 8004e1a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	2200      	movs	r2, #0
 8004e20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004e24:	e02a      	b.n	8004e7c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004e26:	683b      	ldr	r3, [r7, #0]
 8004e28:	9300      	str	r3, [sp, #0]
 8004e2a:	697b      	ldr	r3, [r7, #20]
 8004e2c:	2200      	movs	r2, #0
 8004e2e:	2180      	movs	r1, #128	; 0x80
 8004e30:	68f8      	ldr	r0, [r7, #12]
 8004e32:	f000 f840 	bl	8004eb6 <UART_WaitOnFlagUntilTimeout>
 8004e36:	4603      	mov	r3, r0
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d001      	beq.n	8004e40 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004e3c:	2303      	movs	r3, #3
 8004e3e:	e036      	b.n	8004eae <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004e40:	69fb      	ldr	r3, [r7, #28]
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d10b      	bne.n	8004e5e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004e46:	69bb      	ldr	r3, [r7, #24]
 8004e48:	881b      	ldrh	r3, [r3, #0]
 8004e4a:	461a      	mov	r2, r3
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004e54:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004e56:	69bb      	ldr	r3, [r7, #24]
 8004e58:	3302      	adds	r3, #2
 8004e5a:	61bb      	str	r3, [r7, #24]
 8004e5c:	e007      	b.n	8004e6e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004e5e:	69fb      	ldr	r3, [r7, #28]
 8004e60:	781a      	ldrb	r2, [r3, #0]
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004e68:	69fb      	ldr	r3, [r7, #28]
 8004e6a:	3301      	adds	r3, #1
 8004e6c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004e72:	b29b      	uxth	r3, r3
 8004e74:	3b01      	subs	r3, #1
 8004e76:	b29a      	uxth	r2, r3
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004e80:	b29b      	uxth	r3, r3
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d1cf      	bne.n	8004e26 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004e86:	683b      	ldr	r3, [r7, #0]
 8004e88:	9300      	str	r3, [sp, #0]
 8004e8a:	697b      	ldr	r3, [r7, #20]
 8004e8c:	2200      	movs	r2, #0
 8004e8e:	2140      	movs	r1, #64	; 0x40
 8004e90:	68f8      	ldr	r0, [r7, #12]
 8004e92:	f000 f810 	bl	8004eb6 <UART_WaitOnFlagUntilTimeout>
 8004e96:	4603      	mov	r3, r0
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d001      	beq.n	8004ea0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004e9c:	2303      	movs	r3, #3
 8004e9e:	e006      	b.n	8004eae <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	2220      	movs	r2, #32
 8004ea4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004ea8:	2300      	movs	r3, #0
 8004eaa:	e000      	b.n	8004eae <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004eac:	2302      	movs	r3, #2
  }
}
 8004eae:	4618      	mov	r0, r3
 8004eb0:	3720      	adds	r7, #32
 8004eb2:	46bd      	mov	sp, r7
 8004eb4:	bd80      	pop	{r7, pc}

08004eb6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004eb6:	b580      	push	{r7, lr}
 8004eb8:	b090      	sub	sp, #64	; 0x40
 8004eba:	af00      	add	r7, sp, #0
 8004ebc:	60f8      	str	r0, [r7, #12]
 8004ebe:	60b9      	str	r1, [r7, #8]
 8004ec0:	603b      	str	r3, [r7, #0]
 8004ec2:	4613      	mov	r3, r2
 8004ec4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ec6:	e050      	b.n	8004f6a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ec8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004eca:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004ece:	d04c      	beq.n	8004f6a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004ed0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d007      	beq.n	8004ee6 <UART_WaitOnFlagUntilTimeout+0x30>
 8004ed6:	f7fd fdb3 	bl	8002a40 <HAL_GetTick>
 8004eda:	4602      	mov	r2, r0
 8004edc:	683b      	ldr	r3, [r7, #0]
 8004ede:	1ad3      	subs	r3, r2, r3
 8004ee0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004ee2:	429a      	cmp	r2, r3
 8004ee4:	d241      	bcs.n	8004f6a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	330c      	adds	r3, #12
 8004eec:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004eee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ef0:	e853 3f00 	ldrex	r3, [r3]
 8004ef4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004ef6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ef8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004efc:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	330c      	adds	r3, #12
 8004f04:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004f06:	637a      	str	r2, [r7, #52]	; 0x34
 8004f08:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f0a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004f0c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004f0e:	e841 2300 	strex	r3, r2, [r1]
 8004f12:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004f14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d1e5      	bne.n	8004ee6 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	3314      	adds	r3, #20
 8004f20:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f22:	697b      	ldr	r3, [r7, #20]
 8004f24:	e853 3f00 	ldrex	r3, [r3]
 8004f28:	613b      	str	r3, [r7, #16]
   return(result);
 8004f2a:	693b      	ldr	r3, [r7, #16]
 8004f2c:	f023 0301 	bic.w	r3, r3, #1
 8004f30:	63bb      	str	r3, [r7, #56]	; 0x38
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	3314      	adds	r3, #20
 8004f38:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004f3a:	623a      	str	r2, [r7, #32]
 8004f3c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f3e:	69f9      	ldr	r1, [r7, #28]
 8004f40:	6a3a      	ldr	r2, [r7, #32]
 8004f42:	e841 2300 	strex	r3, r2, [r1]
 8004f46:	61bb      	str	r3, [r7, #24]
   return(result);
 8004f48:	69bb      	ldr	r3, [r7, #24]
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d1e5      	bne.n	8004f1a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	2220      	movs	r2, #32
 8004f52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	2220      	movs	r2, #32
 8004f5a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	2200      	movs	r2, #0
 8004f62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004f66:	2303      	movs	r3, #3
 8004f68:	e00f      	b.n	8004f8a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	681a      	ldr	r2, [r3, #0]
 8004f70:	68bb      	ldr	r3, [r7, #8]
 8004f72:	4013      	ands	r3, r2
 8004f74:	68ba      	ldr	r2, [r7, #8]
 8004f76:	429a      	cmp	r2, r3
 8004f78:	bf0c      	ite	eq
 8004f7a:	2301      	moveq	r3, #1
 8004f7c:	2300      	movne	r3, #0
 8004f7e:	b2db      	uxtb	r3, r3
 8004f80:	461a      	mov	r2, r3
 8004f82:	79fb      	ldrb	r3, [r7, #7]
 8004f84:	429a      	cmp	r2, r3
 8004f86:	d09f      	beq.n	8004ec8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004f88:	2300      	movs	r3, #0
}
 8004f8a:	4618      	mov	r0, r3
 8004f8c:	3740      	adds	r7, #64	; 0x40
 8004f8e:	46bd      	mov	sp, r7
 8004f90:	bd80      	pop	{r7, pc}
	...

08004f94 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004f94:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004f98:	b0c0      	sub	sp, #256	; 0x100
 8004f9a:	af00      	add	r7, sp, #0
 8004f9c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004fa0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	691b      	ldr	r3, [r3, #16]
 8004fa8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004fac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004fb0:	68d9      	ldr	r1, [r3, #12]
 8004fb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004fb6:	681a      	ldr	r2, [r3, #0]
 8004fb8:	ea40 0301 	orr.w	r3, r0, r1
 8004fbc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004fbe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004fc2:	689a      	ldr	r2, [r3, #8]
 8004fc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004fc8:	691b      	ldr	r3, [r3, #16]
 8004fca:	431a      	orrs	r2, r3
 8004fcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004fd0:	695b      	ldr	r3, [r3, #20]
 8004fd2:	431a      	orrs	r2, r3
 8004fd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004fd8:	69db      	ldr	r3, [r3, #28]
 8004fda:	4313      	orrs	r3, r2
 8004fdc:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004fe0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	68db      	ldr	r3, [r3, #12]
 8004fe8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004fec:	f021 010c 	bic.w	r1, r1, #12
 8004ff0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ff4:	681a      	ldr	r2, [r3, #0]
 8004ff6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004ffa:	430b      	orrs	r3, r1
 8004ffc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004ffe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	695b      	ldr	r3, [r3, #20]
 8005006:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800500a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800500e:	6999      	ldr	r1, [r3, #24]
 8005010:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005014:	681a      	ldr	r2, [r3, #0]
 8005016:	ea40 0301 	orr.w	r3, r0, r1
 800501a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800501c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005020:	681a      	ldr	r2, [r3, #0]
 8005022:	4b8f      	ldr	r3, [pc, #572]	; (8005260 <UART_SetConfig+0x2cc>)
 8005024:	429a      	cmp	r2, r3
 8005026:	d005      	beq.n	8005034 <UART_SetConfig+0xa0>
 8005028:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800502c:	681a      	ldr	r2, [r3, #0]
 800502e:	4b8d      	ldr	r3, [pc, #564]	; (8005264 <UART_SetConfig+0x2d0>)
 8005030:	429a      	cmp	r2, r3
 8005032:	d104      	bne.n	800503e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005034:	f7fe fc5a 	bl	80038ec <HAL_RCC_GetPCLK2Freq>
 8005038:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800503c:	e003      	b.n	8005046 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800503e:	f7fe fc41 	bl	80038c4 <HAL_RCC_GetPCLK1Freq>
 8005042:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005046:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800504a:	69db      	ldr	r3, [r3, #28]
 800504c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005050:	f040 810c 	bne.w	800526c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005054:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005058:	2200      	movs	r2, #0
 800505a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800505e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8005062:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8005066:	4622      	mov	r2, r4
 8005068:	462b      	mov	r3, r5
 800506a:	1891      	adds	r1, r2, r2
 800506c:	65b9      	str	r1, [r7, #88]	; 0x58
 800506e:	415b      	adcs	r3, r3
 8005070:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005072:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005076:	4621      	mov	r1, r4
 8005078:	eb12 0801 	adds.w	r8, r2, r1
 800507c:	4629      	mov	r1, r5
 800507e:	eb43 0901 	adc.w	r9, r3, r1
 8005082:	f04f 0200 	mov.w	r2, #0
 8005086:	f04f 0300 	mov.w	r3, #0
 800508a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800508e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005092:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005096:	4690      	mov	r8, r2
 8005098:	4699      	mov	r9, r3
 800509a:	4623      	mov	r3, r4
 800509c:	eb18 0303 	adds.w	r3, r8, r3
 80050a0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80050a4:	462b      	mov	r3, r5
 80050a6:	eb49 0303 	adc.w	r3, r9, r3
 80050aa:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80050ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80050b2:	685b      	ldr	r3, [r3, #4]
 80050b4:	2200      	movs	r2, #0
 80050b6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80050ba:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80050be:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80050c2:	460b      	mov	r3, r1
 80050c4:	18db      	adds	r3, r3, r3
 80050c6:	653b      	str	r3, [r7, #80]	; 0x50
 80050c8:	4613      	mov	r3, r2
 80050ca:	eb42 0303 	adc.w	r3, r2, r3
 80050ce:	657b      	str	r3, [r7, #84]	; 0x54
 80050d0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80050d4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80050d8:	f7fb fdf0 	bl	8000cbc <__aeabi_uldivmod>
 80050dc:	4602      	mov	r2, r0
 80050de:	460b      	mov	r3, r1
 80050e0:	4b61      	ldr	r3, [pc, #388]	; (8005268 <UART_SetConfig+0x2d4>)
 80050e2:	fba3 2302 	umull	r2, r3, r3, r2
 80050e6:	095b      	lsrs	r3, r3, #5
 80050e8:	011c      	lsls	r4, r3, #4
 80050ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80050ee:	2200      	movs	r2, #0
 80050f0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80050f4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80050f8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80050fc:	4642      	mov	r2, r8
 80050fe:	464b      	mov	r3, r9
 8005100:	1891      	adds	r1, r2, r2
 8005102:	64b9      	str	r1, [r7, #72]	; 0x48
 8005104:	415b      	adcs	r3, r3
 8005106:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005108:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800510c:	4641      	mov	r1, r8
 800510e:	eb12 0a01 	adds.w	sl, r2, r1
 8005112:	4649      	mov	r1, r9
 8005114:	eb43 0b01 	adc.w	fp, r3, r1
 8005118:	f04f 0200 	mov.w	r2, #0
 800511c:	f04f 0300 	mov.w	r3, #0
 8005120:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005124:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005128:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800512c:	4692      	mov	sl, r2
 800512e:	469b      	mov	fp, r3
 8005130:	4643      	mov	r3, r8
 8005132:	eb1a 0303 	adds.w	r3, sl, r3
 8005136:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800513a:	464b      	mov	r3, r9
 800513c:	eb4b 0303 	adc.w	r3, fp, r3
 8005140:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8005144:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005148:	685b      	ldr	r3, [r3, #4]
 800514a:	2200      	movs	r2, #0
 800514c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005150:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8005154:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8005158:	460b      	mov	r3, r1
 800515a:	18db      	adds	r3, r3, r3
 800515c:	643b      	str	r3, [r7, #64]	; 0x40
 800515e:	4613      	mov	r3, r2
 8005160:	eb42 0303 	adc.w	r3, r2, r3
 8005164:	647b      	str	r3, [r7, #68]	; 0x44
 8005166:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800516a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800516e:	f7fb fda5 	bl	8000cbc <__aeabi_uldivmod>
 8005172:	4602      	mov	r2, r0
 8005174:	460b      	mov	r3, r1
 8005176:	4611      	mov	r1, r2
 8005178:	4b3b      	ldr	r3, [pc, #236]	; (8005268 <UART_SetConfig+0x2d4>)
 800517a:	fba3 2301 	umull	r2, r3, r3, r1
 800517e:	095b      	lsrs	r3, r3, #5
 8005180:	2264      	movs	r2, #100	; 0x64
 8005182:	fb02 f303 	mul.w	r3, r2, r3
 8005186:	1acb      	subs	r3, r1, r3
 8005188:	00db      	lsls	r3, r3, #3
 800518a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800518e:	4b36      	ldr	r3, [pc, #216]	; (8005268 <UART_SetConfig+0x2d4>)
 8005190:	fba3 2302 	umull	r2, r3, r3, r2
 8005194:	095b      	lsrs	r3, r3, #5
 8005196:	005b      	lsls	r3, r3, #1
 8005198:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800519c:	441c      	add	r4, r3
 800519e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80051a2:	2200      	movs	r2, #0
 80051a4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80051a8:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80051ac:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80051b0:	4642      	mov	r2, r8
 80051b2:	464b      	mov	r3, r9
 80051b4:	1891      	adds	r1, r2, r2
 80051b6:	63b9      	str	r1, [r7, #56]	; 0x38
 80051b8:	415b      	adcs	r3, r3
 80051ba:	63fb      	str	r3, [r7, #60]	; 0x3c
 80051bc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80051c0:	4641      	mov	r1, r8
 80051c2:	1851      	adds	r1, r2, r1
 80051c4:	6339      	str	r1, [r7, #48]	; 0x30
 80051c6:	4649      	mov	r1, r9
 80051c8:	414b      	adcs	r3, r1
 80051ca:	637b      	str	r3, [r7, #52]	; 0x34
 80051cc:	f04f 0200 	mov.w	r2, #0
 80051d0:	f04f 0300 	mov.w	r3, #0
 80051d4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80051d8:	4659      	mov	r1, fp
 80051da:	00cb      	lsls	r3, r1, #3
 80051dc:	4651      	mov	r1, sl
 80051de:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80051e2:	4651      	mov	r1, sl
 80051e4:	00ca      	lsls	r2, r1, #3
 80051e6:	4610      	mov	r0, r2
 80051e8:	4619      	mov	r1, r3
 80051ea:	4603      	mov	r3, r0
 80051ec:	4642      	mov	r2, r8
 80051ee:	189b      	adds	r3, r3, r2
 80051f0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80051f4:	464b      	mov	r3, r9
 80051f6:	460a      	mov	r2, r1
 80051f8:	eb42 0303 	adc.w	r3, r2, r3
 80051fc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005200:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005204:	685b      	ldr	r3, [r3, #4]
 8005206:	2200      	movs	r2, #0
 8005208:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800520c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8005210:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8005214:	460b      	mov	r3, r1
 8005216:	18db      	adds	r3, r3, r3
 8005218:	62bb      	str	r3, [r7, #40]	; 0x28
 800521a:	4613      	mov	r3, r2
 800521c:	eb42 0303 	adc.w	r3, r2, r3
 8005220:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005222:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005226:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800522a:	f7fb fd47 	bl	8000cbc <__aeabi_uldivmod>
 800522e:	4602      	mov	r2, r0
 8005230:	460b      	mov	r3, r1
 8005232:	4b0d      	ldr	r3, [pc, #52]	; (8005268 <UART_SetConfig+0x2d4>)
 8005234:	fba3 1302 	umull	r1, r3, r3, r2
 8005238:	095b      	lsrs	r3, r3, #5
 800523a:	2164      	movs	r1, #100	; 0x64
 800523c:	fb01 f303 	mul.w	r3, r1, r3
 8005240:	1ad3      	subs	r3, r2, r3
 8005242:	00db      	lsls	r3, r3, #3
 8005244:	3332      	adds	r3, #50	; 0x32
 8005246:	4a08      	ldr	r2, [pc, #32]	; (8005268 <UART_SetConfig+0x2d4>)
 8005248:	fba2 2303 	umull	r2, r3, r2, r3
 800524c:	095b      	lsrs	r3, r3, #5
 800524e:	f003 0207 	and.w	r2, r3, #7
 8005252:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	4422      	add	r2, r4
 800525a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800525c:	e105      	b.n	800546a <UART_SetConfig+0x4d6>
 800525e:	bf00      	nop
 8005260:	40011000 	.word	0x40011000
 8005264:	40011400 	.word	0x40011400
 8005268:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800526c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005270:	2200      	movs	r2, #0
 8005272:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005276:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800527a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800527e:	4642      	mov	r2, r8
 8005280:	464b      	mov	r3, r9
 8005282:	1891      	adds	r1, r2, r2
 8005284:	6239      	str	r1, [r7, #32]
 8005286:	415b      	adcs	r3, r3
 8005288:	627b      	str	r3, [r7, #36]	; 0x24
 800528a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800528e:	4641      	mov	r1, r8
 8005290:	1854      	adds	r4, r2, r1
 8005292:	4649      	mov	r1, r9
 8005294:	eb43 0501 	adc.w	r5, r3, r1
 8005298:	f04f 0200 	mov.w	r2, #0
 800529c:	f04f 0300 	mov.w	r3, #0
 80052a0:	00eb      	lsls	r3, r5, #3
 80052a2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80052a6:	00e2      	lsls	r2, r4, #3
 80052a8:	4614      	mov	r4, r2
 80052aa:	461d      	mov	r5, r3
 80052ac:	4643      	mov	r3, r8
 80052ae:	18e3      	adds	r3, r4, r3
 80052b0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80052b4:	464b      	mov	r3, r9
 80052b6:	eb45 0303 	adc.w	r3, r5, r3
 80052ba:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80052be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80052c2:	685b      	ldr	r3, [r3, #4]
 80052c4:	2200      	movs	r2, #0
 80052c6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80052ca:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80052ce:	f04f 0200 	mov.w	r2, #0
 80052d2:	f04f 0300 	mov.w	r3, #0
 80052d6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80052da:	4629      	mov	r1, r5
 80052dc:	008b      	lsls	r3, r1, #2
 80052de:	4621      	mov	r1, r4
 80052e0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80052e4:	4621      	mov	r1, r4
 80052e6:	008a      	lsls	r2, r1, #2
 80052e8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80052ec:	f7fb fce6 	bl	8000cbc <__aeabi_uldivmod>
 80052f0:	4602      	mov	r2, r0
 80052f2:	460b      	mov	r3, r1
 80052f4:	4b60      	ldr	r3, [pc, #384]	; (8005478 <UART_SetConfig+0x4e4>)
 80052f6:	fba3 2302 	umull	r2, r3, r3, r2
 80052fa:	095b      	lsrs	r3, r3, #5
 80052fc:	011c      	lsls	r4, r3, #4
 80052fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005302:	2200      	movs	r2, #0
 8005304:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005308:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800530c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005310:	4642      	mov	r2, r8
 8005312:	464b      	mov	r3, r9
 8005314:	1891      	adds	r1, r2, r2
 8005316:	61b9      	str	r1, [r7, #24]
 8005318:	415b      	adcs	r3, r3
 800531a:	61fb      	str	r3, [r7, #28]
 800531c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005320:	4641      	mov	r1, r8
 8005322:	1851      	adds	r1, r2, r1
 8005324:	6139      	str	r1, [r7, #16]
 8005326:	4649      	mov	r1, r9
 8005328:	414b      	adcs	r3, r1
 800532a:	617b      	str	r3, [r7, #20]
 800532c:	f04f 0200 	mov.w	r2, #0
 8005330:	f04f 0300 	mov.w	r3, #0
 8005334:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005338:	4659      	mov	r1, fp
 800533a:	00cb      	lsls	r3, r1, #3
 800533c:	4651      	mov	r1, sl
 800533e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005342:	4651      	mov	r1, sl
 8005344:	00ca      	lsls	r2, r1, #3
 8005346:	4610      	mov	r0, r2
 8005348:	4619      	mov	r1, r3
 800534a:	4603      	mov	r3, r0
 800534c:	4642      	mov	r2, r8
 800534e:	189b      	adds	r3, r3, r2
 8005350:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005354:	464b      	mov	r3, r9
 8005356:	460a      	mov	r2, r1
 8005358:	eb42 0303 	adc.w	r3, r2, r3
 800535c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005360:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005364:	685b      	ldr	r3, [r3, #4]
 8005366:	2200      	movs	r2, #0
 8005368:	67bb      	str	r3, [r7, #120]	; 0x78
 800536a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800536c:	f04f 0200 	mov.w	r2, #0
 8005370:	f04f 0300 	mov.w	r3, #0
 8005374:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005378:	4649      	mov	r1, r9
 800537a:	008b      	lsls	r3, r1, #2
 800537c:	4641      	mov	r1, r8
 800537e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005382:	4641      	mov	r1, r8
 8005384:	008a      	lsls	r2, r1, #2
 8005386:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800538a:	f7fb fc97 	bl	8000cbc <__aeabi_uldivmod>
 800538e:	4602      	mov	r2, r0
 8005390:	460b      	mov	r3, r1
 8005392:	4b39      	ldr	r3, [pc, #228]	; (8005478 <UART_SetConfig+0x4e4>)
 8005394:	fba3 1302 	umull	r1, r3, r3, r2
 8005398:	095b      	lsrs	r3, r3, #5
 800539a:	2164      	movs	r1, #100	; 0x64
 800539c:	fb01 f303 	mul.w	r3, r1, r3
 80053a0:	1ad3      	subs	r3, r2, r3
 80053a2:	011b      	lsls	r3, r3, #4
 80053a4:	3332      	adds	r3, #50	; 0x32
 80053a6:	4a34      	ldr	r2, [pc, #208]	; (8005478 <UART_SetConfig+0x4e4>)
 80053a8:	fba2 2303 	umull	r2, r3, r2, r3
 80053ac:	095b      	lsrs	r3, r3, #5
 80053ae:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80053b2:	441c      	add	r4, r3
 80053b4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80053b8:	2200      	movs	r2, #0
 80053ba:	673b      	str	r3, [r7, #112]	; 0x70
 80053bc:	677a      	str	r2, [r7, #116]	; 0x74
 80053be:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80053c2:	4642      	mov	r2, r8
 80053c4:	464b      	mov	r3, r9
 80053c6:	1891      	adds	r1, r2, r2
 80053c8:	60b9      	str	r1, [r7, #8]
 80053ca:	415b      	adcs	r3, r3
 80053cc:	60fb      	str	r3, [r7, #12]
 80053ce:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80053d2:	4641      	mov	r1, r8
 80053d4:	1851      	adds	r1, r2, r1
 80053d6:	6039      	str	r1, [r7, #0]
 80053d8:	4649      	mov	r1, r9
 80053da:	414b      	adcs	r3, r1
 80053dc:	607b      	str	r3, [r7, #4]
 80053de:	f04f 0200 	mov.w	r2, #0
 80053e2:	f04f 0300 	mov.w	r3, #0
 80053e6:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80053ea:	4659      	mov	r1, fp
 80053ec:	00cb      	lsls	r3, r1, #3
 80053ee:	4651      	mov	r1, sl
 80053f0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80053f4:	4651      	mov	r1, sl
 80053f6:	00ca      	lsls	r2, r1, #3
 80053f8:	4610      	mov	r0, r2
 80053fa:	4619      	mov	r1, r3
 80053fc:	4603      	mov	r3, r0
 80053fe:	4642      	mov	r2, r8
 8005400:	189b      	adds	r3, r3, r2
 8005402:	66bb      	str	r3, [r7, #104]	; 0x68
 8005404:	464b      	mov	r3, r9
 8005406:	460a      	mov	r2, r1
 8005408:	eb42 0303 	adc.w	r3, r2, r3
 800540c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800540e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005412:	685b      	ldr	r3, [r3, #4]
 8005414:	2200      	movs	r2, #0
 8005416:	663b      	str	r3, [r7, #96]	; 0x60
 8005418:	667a      	str	r2, [r7, #100]	; 0x64
 800541a:	f04f 0200 	mov.w	r2, #0
 800541e:	f04f 0300 	mov.w	r3, #0
 8005422:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005426:	4649      	mov	r1, r9
 8005428:	008b      	lsls	r3, r1, #2
 800542a:	4641      	mov	r1, r8
 800542c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005430:	4641      	mov	r1, r8
 8005432:	008a      	lsls	r2, r1, #2
 8005434:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005438:	f7fb fc40 	bl	8000cbc <__aeabi_uldivmod>
 800543c:	4602      	mov	r2, r0
 800543e:	460b      	mov	r3, r1
 8005440:	4b0d      	ldr	r3, [pc, #52]	; (8005478 <UART_SetConfig+0x4e4>)
 8005442:	fba3 1302 	umull	r1, r3, r3, r2
 8005446:	095b      	lsrs	r3, r3, #5
 8005448:	2164      	movs	r1, #100	; 0x64
 800544a:	fb01 f303 	mul.w	r3, r1, r3
 800544e:	1ad3      	subs	r3, r2, r3
 8005450:	011b      	lsls	r3, r3, #4
 8005452:	3332      	adds	r3, #50	; 0x32
 8005454:	4a08      	ldr	r2, [pc, #32]	; (8005478 <UART_SetConfig+0x4e4>)
 8005456:	fba2 2303 	umull	r2, r3, r2, r3
 800545a:	095b      	lsrs	r3, r3, #5
 800545c:	f003 020f 	and.w	r2, r3, #15
 8005460:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	4422      	add	r2, r4
 8005468:	609a      	str	r2, [r3, #8]
}
 800546a:	bf00      	nop
 800546c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005470:	46bd      	mov	sp, r7
 8005472:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005476:	bf00      	nop
 8005478:	51eb851f 	.word	0x51eb851f

0800547c <interface_tx_frame>:
 800547c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8005480:	b085      	sub	sp, #20
 8005482:	4605      	mov	r5, r0
 8005484:	461c      	mov	r4, r3
 8005486:	6883      	ldr	r3, [r0, #8]
 8005488:	695e      	ldr	r6, [r3, #20]
 800548a:	b1e2      	cbz	r2, 80054c6 <interface_tx_frame+0x4a>
 800548c:	9102      	str	r1, [sp, #8]
 800548e:	fa1f f882 	uxth.w	r8, r2
 8005492:	f8ad 800c 	strh.w	r8, [sp, #12]
 8005496:	f04f 0900 	mov.w	r9, #0
 800549a:	f8ad 900e 	strh.w	r9, [sp, #14]
 800549e:	6b77      	ldr	r7, [r6, #52]	; 0x34
 80054a0:	ab02      	add	r3, sp, #8
 80054a2:	464a      	mov	r2, r9
 80054a4:	2120      	movs	r1, #32
 80054a6:	47b8      	blx	r7
 80054a8:	f8ad 8000 	strh.w	r8, [sp]
 80054ac:	f8ad 9002 	strh.w	r9, [sp, #2]
 80054b0:	68e3      	ldr	r3, [r4, #12]
 80054b2:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80054b6:	f88d 3004 	strb.w	r3, [sp, #4]
 80054ba:	6b77      	ldr	r7, [r6, #52]	; 0x34
 80054bc:	466b      	mov	r3, sp
 80054be:	464a      	mov	r2, r9
 80054c0:	2137      	movs	r1, #55	; 0x37
 80054c2:	4628      	mov	r0, r5
 80054c4:	47b8      	blx	r7
 80054c6:	68e3      	ldr	r3, [r4, #12]
 80054c8:	f013 0f1d 	tst.w	r3, #29
 80054cc:	d005      	beq.n	80054da <interface_tx_frame+0x5e>
 80054ce:	6b77      	ldr	r7, [r6, #52]	; 0x34
 80054d0:	4623      	mov	r3, r4
 80054d2:	2200      	movs	r2, #0
 80054d4:	2105      	movs	r1, #5
 80054d6:	4628      	mov	r0, r5
 80054d8:	47b8      	blx	r7
 80054da:	6863      	ldr	r3, [r4, #4]
 80054dc:	2b00      	cmp	r3, #0
 80054de:	db0c      	blt.n	80054fa <interface_tx_frame+0x7e>
 80054e0:	6b77      	ldr	r7, [r6, #52]	; 0x34
 80054e2:	1d23      	adds	r3, r4, #4
 80054e4:	2200      	movs	r2, #0
 80054e6:	2110      	movs	r1, #16
 80054e8:	4628      	mov	r0, r5
 80054ea:	47b8      	blx	r7
 80054ec:	6b77      	ldr	r7, [r6, #52]	; 0x34
 80054ee:	f104 0308 	add.w	r3, r4, #8
 80054f2:	2200      	movs	r2, #0
 80054f4:	2151      	movs	r1, #81	; 0x51
 80054f6:	4628      	mov	r0, r5
 80054f8:	47b8      	blx	r7
 80054fa:	6b76      	ldr	r6, [r6, #52]	; 0x34
 80054fc:	f104 030c 	add.w	r3, r4, #12
 8005500:	2200      	movs	r2, #0
 8005502:	2104      	movs	r1, #4
 8005504:	4628      	mov	r0, r5
 8005506:	47b0      	blx	r6
 8005508:	b005      	add	sp, #20
 800550a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800550e <interface_get_timestamp>:
 800550e:	b530      	push	{r4, r5, lr}
 8005510:	b083      	sub	sp, #12
 8005512:	ab02      	add	r3, sp, #8
 8005514:	2400      	movs	r4, #0
 8005516:	2500      	movs	r5, #0
 8005518:	e963 4502 	strd	r4, r5, [r3, #-8]!
 800551c:	6882      	ldr	r2, [r0, #8]
 800551e:	6952      	ldr	r2, [r2, #20]
 8005520:	6b54      	ldr	r4, [r2, #52]	; 0x34
 8005522:	2200      	movs	r2, #0
 8005524:	215f      	movs	r1, #95	; 0x5f
 8005526:	47a0      	blx	r4
 8005528:	e9dd 0100 	ldrd	r0, r1, [sp]
 800552c:	b003      	add	sp, #12
 800552e:	bd30      	pop	{r4, r5, pc}

08005530 <interface_rx_disable>:
 8005530:	b510      	push	{r4, lr}
 8005532:	6883      	ldr	r3, [r0, #8]
 8005534:	695b      	ldr	r3, [r3, #20]
 8005536:	6b5c      	ldr	r4, [r3, #52]	; 0x34
 8005538:	2300      	movs	r3, #0
 800553a:	461a      	mov	r2, r3
 800553c:	2103      	movs	r1, #3
 800553e:	47a0      	blx	r4
 8005540:	bd10      	pop	{r4, pc}
	...

08005544 <interface_rx_enable>:
 8005544:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005548:	b084      	sub	sp, #16
 800554a:	4604      	mov	r4, r0
 800554c:	6883      	ldr	r3, [r0, #8]
 800554e:	695d      	ldr	r5, [r3, #20]
 8005550:	f8d1 a008 	ldr.w	sl, [r1, #8]
 8005554:	680b      	ldr	r3, [r1, #0]
 8005556:	9303      	str	r3, [sp, #12]
 8005558:	684a      	ldr	r2, [r1, #4]
 800555a:	ab04      	add	r3, sp, #16
 800555c:	f843 2d08 	str.w	r2, [r3, #-8]!
 8005560:	6b6f      	ldr	r7, [r5, #52]	; 0x34
 8005562:	2200      	movs	r2, #0
 8005564:	214f      	movs	r1, #79	; 0x4f
 8005566:	47b8      	blx	r7
 8005568:	4607      	mov	r7, r0
 800556a:	b118      	cbz	r0, 8005574 <interface_rx_enable+0x30>
 800556c:	4638      	mov	r0, r7
 800556e:	b004      	add	sp, #16
 8005570:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005574:	68a3      	ldr	r3, [r4, #8]
 8005576:	695a      	ldr	r2, [r3, #20]
 8005578:	f994 304c 	ldrsb.w	r3, [r4, #76]	; 0x4c
 800557c:	2b00      	cmp	r3, #0
 800557e:	db3c      	blt.n	80055fa <interface_rx_enable+0xb6>
 8005580:	6b57      	ldr	r7, [r2, #52]	; 0x34
 8005582:	ab01      	add	r3, sp, #4
 8005584:	2200      	movs	r2, #0
 8005586:	2157      	movs	r1, #87	; 0x57
 8005588:	4620      	mov	r0, r4
 800558a:	47b8      	blx	r7
 800558c:	bba8      	cbnz	r0, 80055fa <interface_rx_enable+0xb6>
 800558e:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8005592:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8005596:	041b      	lsls	r3, r3, #16
 8005598:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800559c:	f89d 2004 	ldrb.w	r2, [sp, #4]
 80055a0:	4313      	orrs	r3, r2
 80055a2:	f89d 2005 	ldrb.w	r2, [sp, #5]
 80055a6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80055aa:	f1ba 0f00 	cmp.w	sl, #0
 80055ae:	d131      	bne.n	8005614 <interface_rx_enable+0xd0>
 80055b0:	f503 3378 	add.w	r3, r3, #253952	; 0x3e000
 80055b4:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80055b8:	9303      	str	r3, [sp, #12]
 80055ba:	f04f 0a01 	mov.w	sl, #1
 80055be:	68a3      	ldr	r3, [r4, #8]
 80055c0:	695f      	ldr	r7, [r3, #20]
 80055c2:	f10d 0302 	add.w	r3, sp, #2
 80055c6:	2200      	movs	r2, #0
 80055c8:	217b      	movs	r1, #123	; 0x7b
 80055ca:	4620      	mov	r0, r4
 80055cc:	6b7e      	ldr	r6, [r7, #52]	; 0x34
 80055ce:	47b0      	blx	r6
 80055d0:	f994 304d 	ldrsb.w	r3, [r4, #77]	; 0x4d
 80055d4:	2b01      	cmp	r3, #1
 80055d6:	d04e      	beq.n	8005676 <interface_rx_enable+0x132>
 80055d8:	f994 304c 	ldrsb.w	r3, [r4, #76]	; 0x4c
 80055dc:	2201      	movs	r2, #1
 80055de:	fa02 f303 	lsl.w	r3, r2, r3
 80055e2:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 80055e6:	ea22 0203 	bic.w	r2, r2, r3
 80055ea:	ab04      	add	r3, sp, #16
 80055ec:	f823 2d0e 	strh.w	r2, [r3, #-14]!
 80055f0:	6b7f      	ldr	r7, [r7, #52]	; 0x34
 80055f2:	2200      	movs	r2, #0
 80055f4:	216b      	movs	r1, #107	; 0x6b
 80055f6:	4620      	mov	r0, r4
 80055f8:	47b8      	blx	r7
 80055fa:	f1ba 0f00 	cmp.w	sl, #0
 80055fe:	d14a      	bne.n	8005696 <interface_rx_enable+0x152>
 8005600:	6b6d      	ldr	r5, [r5, #52]	; 0x34
 8005602:	2300      	movs	r3, #0
 8005604:	461a      	mov	r2, r3
 8005606:	211f      	movs	r1, #31
 8005608:	4620      	mov	r0, r4
 800560a:	47a8      	blx	r5
 800560c:	4607      	mov	r7, r0
 800560e:	2800      	cmp	r0, #0
 8005610:	d150      	bne.n	80056b4 <interface_rx_enable+0x170>
 8005612:	e7ab      	b.n	800556c <interface_rx_enable+0x28>
 8005614:	9a03      	ldr	r2, [sp, #12]
 8005616:	1ad3      	subs	r3, r2, r3
 8005618:	4698      	mov	r8, r3
 800561a:	ea4f 79e3 	mov.w	r9, r3, asr #31
 800561e:	ea4f 1249 	mov.w	r2, r9, lsl #5
 8005622:	0158      	lsls	r0, r3, #5
 8005624:	ea42 61d3 	orr.w	r1, r2, r3, lsr #27
 8005628:	1ac0      	subs	r0, r0, r3
 800562a:	eb61 0109 	sbc.w	r1, r1, r9
 800562e:	024b      	lsls	r3, r1, #9
 8005630:	ea43 53d0 	orr.w	r3, r3, r0, lsr #23
 8005634:	0242      	lsls	r2, r0, #9
 8005636:	eb12 0008 	adds.w	r0, r2, r8
 800563a:	eb43 0109 	adc.w	r1, r3, r9
 800563e:	018b      	lsls	r3, r1, #6
 8005640:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8005644:	0182      	lsls	r2, r0, #6
 8005646:	1a12      	subs	r2, r2, r0
 8005648:	eb63 0301 	sbc.w	r3, r3, r1
 800564c:	4616      	mov	r6, r2
 800564e:	461f      	mov	r7, r3
 8005650:	4a31      	ldr	r2, [pc, #196]	; (8005718 <interface_rx_enable+0x1d4>)
 8005652:	2300      	movs	r3, #0
 8005654:	eb16 0008 	adds.w	r0, r6, r8
 8005658:	eb47 0109 	adc.w	r1, r7, r9
 800565c:	f7fb fb2e 	bl	8000cbc <__aeabi_uldivmod>
 8005660:	f5b0 7f7f 	cmp.w	r0, #1020	; 0x3fc
 8005664:	ddab      	ble.n	80055be <interface_rx_enable+0x7a>
 8005666:	68a3      	ldr	r3, [r4, #8]
 8005668:	695f      	ldr	r7, [r3, #20]
 800566a:	f5b0 707f 	subs.w	r0, r0, #1020	; 0x3fc
 800566e:	d0a8      	beq.n	80055c2 <interface_rx_enable+0x7e>
 8005670:	f7fc f8a9 	bl	80017c6 <deca_usleep>
 8005674:	e7a5      	b.n	80055c2 <interface_rx_enable+0x7e>
 8005676:	f994 304c 	ldrsb.w	r3, [r4, #76]	; 0x4c
 800567a:	2201      	movs	r2, #1
 800567c:	409a      	lsls	r2, r3
 800567e:	f8bd 3002 	ldrh.w	r3, [sp, #2]
 8005682:	431a      	orrs	r2, r3
 8005684:	ab04      	add	r3, sp, #16
 8005686:	f823 2d0e 	strh.w	r2, [r3, #-14]!
 800568a:	6b7f      	ldr	r7, [r7, #52]	; 0x34
 800568c:	2200      	movs	r2, #0
 800568e:	216b      	movs	r1, #107	; 0x6b
 8005690:	4620      	mov	r0, r4
 8005692:	47b8      	blx	r7
 8005694:	e7b1      	b.n	80055fa <interface_rx_enable+0xb6>
 8005696:	6b6e      	ldr	r6, [r5, #52]	; 0x34
 8005698:	ab03      	add	r3, sp, #12
 800569a:	2200      	movs	r2, #0
 800569c:	2105      	movs	r1, #5
 800569e:	4620      	mov	r0, r4
 80056a0:	47b0      	blx	r6
 80056a2:	4607      	mov	r7, r0
 80056a4:	b930      	cbnz	r0, 80056b4 <interface_rx_enable+0x170>
 80056a6:	6b6d      	ldr	r5, [r5, #52]	; 0x34
 80056a8:	2300      	movs	r3, #0
 80056aa:	2201      	movs	r2, #1
 80056ac:	211f      	movs	r1, #31
 80056ae:	4620      	mov	r0, r4
 80056b0:	47a8      	blx	r5
 80056b2:	4607      	mov	r7, r0
 80056b4:	f994 304c 	ldrsb.w	r3, [r4, #76]	; 0x4c
 80056b8:	2b00      	cmp	r3, #0
 80056ba:	f6ff af57 	blt.w	800556c <interface_rx_enable+0x28>
 80056be:	68a3      	ldr	r3, [r4, #8]
 80056c0:	695d      	ldr	r5, [r3, #20]
 80056c2:	6b6e      	ldr	r6, [r5, #52]	; 0x34
 80056c4:	ab01      	add	r3, sp, #4
 80056c6:	2200      	movs	r2, #0
 80056c8:	217b      	movs	r1, #123	; 0x7b
 80056ca:	4620      	mov	r0, r4
 80056cc:	47b0      	blx	r6
 80056ce:	f994 304d 	ldrsb.w	r3, [r4, #77]	; 0x4d
 80056d2:	b18b      	cbz	r3, 80056f8 <interface_rx_enable+0x1b4>
 80056d4:	f994 304c 	ldrsb.w	r3, [r4, #76]	; 0x4c
 80056d8:	2201      	movs	r2, #1
 80056da:	fa02 f303 	lsl.w	r3, r2, r3
 80056de:	f8bd 2004 	ldrh.w	r2, [sp, #4]
 80056e2:	ea22 0203 	bic.w	r2, r2, r3
 80056e6:	ab04      	add	r3, sp, #16
 80056e8:	f823 2d0c 	strh.w	r2, [r3, #-12]!
 80056ec:	6b6d      	ldr	r5, [r5, #52]	; 0x34
 80056ee:	2200      	movs	r2, #0
 80056f0:	216b      	movs	r1, #107	; 0x6b
 80056f2:	4620      	mov	r0, r4
 80056f4:	47a8      	blx	r5
 80056f6:	e739      	b.n	800556c <interface_rx_enable+0x28>
 80056f8:	f994 304c 	ldrsb.w	r3, [r4, #76]	; 0x4c
 80056fc:	2201      	movs	r2, #1
 80056fe:	409a      	lsls	r2, r3
 8005700:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 8005704:	431a      	orrs	r2, r3
 8005706:	ab04      	add	r3, sp, #16
 8005708:	f823 2d0c 	strh.w	r2, [r3, #-12]!
 800570c:	6b6d      	ldr	r5, [r5, #52]	; 0x34
 800570e:	2200      	movs	r2, #0
 8005710:	216b      	movs	r1, #107	; 0x6b
 8005712:	4620      	mov	r0, r4
 8005714:	47a8      	blx	r5
 8005716:	e729      	b.n	800556c <interface_rx_enable+0x28>
 8005718:	0ee09800 	.word	0x0ee09800

0800571c <interface_read_rx_frame>:
 800571c:	b510      	push	{r4, lr}
 800571e:	b082      	sub	sp, #8
 8005720:	9100      	str	r1, [sp, #0]
 8005722:	f8ad 2004 	strh.w	r2, [sp, #4]
 8005726:	2200      	movs	r2, #0
 8005728:	f8ad 2006 	strh.w	r2, [sp, #6]
 800572c:	6883      	ldr	r3, [r0, #8]
 800572e:	695b      	ldr	r3, [r3, #20]
 8005730:	6b5c      	ldr	r4, [r3, #52]	; 0x34
 8005732:	466b      	mov	r3, sp
 8005734:	2121      	movs	r1, #33	; 0x21
 8005736:	47a0      	blx	r4
 8005738:	b002      	add	sp, #8
 800573a:	bd10      	pop	{r4, pc}

0800573c <dwt_probe>:
 800573c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800573e:	b083      	sub	sp, #12
 8005740:	6803      	ldr	r3, [r0, #0]
 8005742:	2b00      	cmp	r3, #0
 8005744:	d037      	beq.n	80057b6 <dwt_probe+0x7a>
 8005746:	4a1f      	ldr	r2, [pc, #124]	; (80057c4 <dwt_probe+0x88>)
 8005748:	6013      	str	r3, [r2, #0]
 800574a:	4b1e      	ldr	r3, [pc, #120]	; (80057c4 <dwt_probe+0x88>)
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	6842      	ldr	r2, [r0, #4]
 8005750:	601a      	str	r2, [r3, #0]
 8005752:	6882      	ldr	r2, [r0, #8]
 8005754:	605a      	str	r2, [r3, #4]
 8005756:	2200      	movs	r2, #0
 8005758:	f88d 2003 	strb.w	r2, [sp, #3]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	681c      	ldr	r4, [r3, #0]
 8005760:	ab01      	add	r3, sp, #4
 8005762:	2204      	movs	r2, #4
 8005764:	f10d 0103 	add.w	r1, sp, #3
 8005768:	2001      	movs	r0, #1
 800576a:	47a0      	blx	r4
 800576c:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8005770:	f89d 1006 	ldrb.w	r1, [sp, #6]
 8005774:	0409      	lsls	r1, r1, #16
 8005776:	ea41 6103 	orr.w	r1, r1, r3, lsl #24
 800577a:	f89d 3004 	ldrb.w	r3, [sp, #4]
 800577e:	4319      	orrs	r1, r3
 8005780:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8005784:	ea41 2103 	orr.w	r1, r1, r3, lsl #8
 8005788:	4a0f      	ldr	r2, [pc, #60]	; (80057c8 <dwt_probe+0x8c>)
 800578a:	4b10      	ldr	r3, [pc, #64]	; (80057cc <dwt_probe+0x90>)
 800578c:	429a      	cmp	r2, r3
 800578e:	d216      	bcs.n	80057be <dwt_probe+0x82>
 8005790:	4b0c      	ldr	r3, [pc, #48]	; (80057c4 <dwt_probe+0x88>)
 8005792:	681f      	ldr	r7, [r3, #0]
 8005794:	4613      	mov	r3, r2
 8005796:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800579a:	2600      	movs	r6, #0
 800579c:	4d0b      	ldr	r5, [pc, #44]	; (80057cc <dwt_probe+0x90>)
 800579e:	681a      	ldr	r2, [r3, #0]
 80057a0:	404a      	eors	r2, r1
 80057a2:	685c      	ldr	r4, [r3, #4]
 80057a4:	4222      	tst	r2, r4
 80057a6:	bf04      	itt	eq
 80057a8:	60bb      	streq	r3, [r7, #8]
 80057aa:	4630      	moveq	r0, r6
 80057ac:	331c      	adds	r3, #28
 80057ae:	42ab      	cmp	r3, r5
 80057b0:	d3f5      	bcc.n	800579e <dwt_probe+0x62>
 80057b2:	b003      	add	sp, #12
 80057b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80057b6:	4b03      	ldr	r3, [pc, #12]	; (80057c4 <dwt_probe+0x88>)
 80057b8:	4a05      	ldr	r2, [pc, #20]	; (80057d0 <dwt_probe+0x94>)
 80057ba:	601a      	str	r2, [r3, #0]
 80057bc:	e7c5      	b.n	800574a <dwt_probe+0xe>
 80057be:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80057c2:	e7f6      	b.n	80057b2 <dwt_probe+0x76>
 80057c4:	2000046c 	.word	0x2000046c
 80057c8:	080001a0 	.word	0x080001a0
 80057cc:	080001f4 	.word	0x080001f4
 80057d0:	20000470 	.word	0x20000470

080057d4 <dwt_setlnapamode>:
 80057d4:	b538      	push	{r3, r4, r5, lr}
 80057d6:	4b05      	ldr	r3, [pc, #20]	; (80057ec <dwt_setlnapamode+0x18>)
 80057d8:	681c      	ldr	r4, [r3, #0]
 80057da:	68a3      	ldr	r3, [r4, #8]
 80057dc:	691b      	ldr	r3, [r3, #16]
 80057de:	6add      	ldr	r5, [r3, #44]	; 0x2c
 80057e0:	2300      	movs	r3, #0
 80057e2:	4602      	mov	r2, r0
 80057e4:	2113      	movs	r1, #19
 80057e6:	4620      	mov	r0, r4
 80057e8:	47a8      	blx	r5
 80057ea:	bd38      	pop	{r3, r4, r5, pc}
 80057ec:	2000046c 	.word	0x2000046c

080057f0 <dwt_initialise>:
 80057f0:	b508      	push	{r3, lr}
 80057f2:	4b04      	ldr	r3, [pc, #16]	; (8005804 <dwt_initialise+0x14>)
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	689a      	ldr	r2, [r3, #8]
 80057f8:	6912      	ldr	r2, [r2, #16]
 80057fa:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80057fc:	4601      	mov	r1, r0
 80057fe:	4618      	mov	r0, r3
 8005800:	4790      	blx	r2
 8005802:	bd08      	pop	{r3, pc}
 8005804:	2000046c 	.word	0x2000046c

08005808 <dwt_configure>:
 8005808:	b508      	push	{r3, lr}
 800580a:	4b04      	ldr	r3, [pc, #16]	; (800581c <dwt_configure+0x14>)
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	689a      	ldr	r2, [r3, #8]
 8005810:	6912      	ldr	r2, [r2, #16]
 8005812:	6812      	ldr	r2, [r2, #0]
 8005814:	4601      	mov	r1, r0
 8005816:	4618      	mov	r0, r3
 8005818:	4790      	blx	r2
 800581a:	bd08      	pop	{r3, pc}
 800581c:	2000046c 	.word	0x2000046c

08005820 <dwt_configuretxrf>:
 8005820:	b508      	push	{r3, lr}
 8005822:	4b04      	ldr	r3, [pc, #16]	; (8005834 <dwt_configuretxrf+0x14>)
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	689a      	ldr	r2, [r3, #8]
 8005828:	6912      	ldr	r2, [r2, #16]
 800582a:	6992      	ldr	r2, [r2, #24]
 800582c:	4601      	mov	r1, r0
 800582e:	4618      	mov	r0, r3
 8005830:	4790      	blx	r2
 8005832:	bd08      	pop	{r3, pc}
 8005834:	2000046c 	.word	0x2000046c

08005838 <dwt_setrxantennadelay>:
 8005838:	b510      	push	{r4, lr}
 800583a:	b082      	sub	sp, #8
 800583c:	ab02      	add	r3, sp, #8
 800583e:	f823 0d02 	strh.w	r0, [r3, #-2]!
 8005842:	4a05      	ldr	r2, [pc, #20]	; (8005858 <dwt_setrxantennadelay+0x20>)
 8005844:	6810      	ldr	r0, [r2, #0]
 8005846:	6882      	ldr	r2, [r0, #8]
 8005848:	6912      	ldr	r2, [r2, #16]
 800584a:	6ad4      	ldr	r4, [r2, #44]	; 0x2c
 800584c:	2200      	movs	r2, #0
 800584e:	211b      	movs	r1, #27
 8005850:	47a0      	blx	r4
 8005852:	b002      	add	sp, #8
 8005854:	bd10      	pop	{r4, pc}
 8005856:	bf00      	nop
 8005858:	2000046c 	.word	0x2000046c

0800585c <dwt_settxantennadelay>:
 800585c:	b510      	push	{r4, lr}
 800585e:	b082      	sub	sp, #8
 8005860:	ab02      	add	r3, sp, #8
 8005862:	f823 0d02 	strh.w	r0, [r3, #-2]!
 8005866:	4a05      	ldr	r2, [pc, #20]	; (800587c <dwt_settxantennadelay+0x20>)
 8005868:	6810      	ldr	r0, [r2, #0]
 800586a:	6882      	ldr	r2, [r0, #8]
 800586c:	6912      	ldr	r2, [r2, #16]
 800586e:	6ad4      	ldr	r4, [r2, #44]	; 0x2c
 8005870:	2200      	movs	r2, #0
 8005872:	211d      	movs	r1, #29
 8005874:	47a0      	blx	r4
 8005876:	b002      	add	sp, #8
 8005878:	bd10      	pop	{r4, pc}
 800587a:	bf00      	nop
 800587c:	2000046c 	.word	0x2000046c

08005880 <dwt_writetxdata>:
 8005880:	b538      	push	{r3, r4, r5, lr}
 8005882:	4b05      	ldr	r3, [pc, #20]	; (8005898 <dwt_writetxdata+0x18>)
 8005884:	681c      	ldr	r4, [r3, #0]
 8005886:	68a3      	ldr	r3, [r4, #8]
 8005888:	691b      	ldr	r3, [r3, #16]
 800588a:	685d      	ldr	r5, [r3, #4]
 800588c:	4613      	mov	r3, r2
 800588e:	460a      	mov	r2, r1
 8005890:	4601      	mov	r1, r0
 8005892:	4620      	mov	r0, r4
 8005894:	47a8      	blx	r5
 8005896:	bd38      	pop	{r3, r4, r5, pc}
 8005898:	2000046c 	.word	0x2000046c

0800589c <dwt_writetxfctrl>:
 800589c:	b538      	push	{r3, r4, r5, lr}
 800589e:	4b05      	ldr	r3, [pc, #20]	; (80058b4 <dwt_writetxfctrl+0x18>)
 80058a0:	681c      	ldr	r4, [r3, #0]
 80058a2:	68a3      	ldr	r3, [r4, #8]
 80058a4:	691b      	ldr	r3, [r3, #16]
 80058a6:	689d      	ldr	r5, [r3, #8]
 80058a8:	4613      	mov	r3, r2
 80058aa:	460a      	mov	r2, r1
 80058ac:	4601      	mov	r1, r0
 80058ae:	4620      	mov	r0, r4
 80058b0:	47a8      	blx	r5
 80058b2:	bd38      	pop	{r3, r4, r5, pc}
 80058b4:	2000046c 	.word	0x2000046c

080058b8 <dwt_starttx>:
 80058b8:	b510      	push	{r4, lr}
 80058ba:	b082      	sub	sp, #8
 80058bc:	ab02      	add	r3, sp, #8
 80058be:	f803 0d01 	strb.w	r0, [r3, #-1]!
 80058c2:	4a05      	ldr	r2, [pc, #20]	; (80058d8 <dwt_starttx+0x20>)
 80058c4:	6810      	ldr	r0, [r2, #0]
 80058c6:	6882      	ldr	r2, [r0, #8]
 80058c8:	6912      	ldr	r2, [r2, #16]
 80058ca:	6ad4      	ldr	r4, [r2, #44]	; 0x2c
 80058cc:	2200      	movs	r2, #0
 80058ce:	2104      	movs	r1, #4
 80058d0:	47a0      	blx	r4
 80058d2:	b002      	add	sp, #8
 80058d4:	bd10      	pop	{r4, pc}
 80058d6:	bf00      	nop
 80058d8:	2000046c 	.word	0x2000046c

080058dc <dwt_readtxtimestamplo32>:
 80058dc:	b510      	push	{r4, lr}
 80058de:	b082      	sub	sp, #8
 80058e0:	2200      	movs	r2, #0
 80058e2:	ab02      	add	r3, sp, #8
 80058e4:	f843 2d04 	str.w	r2, [r3, #-4]!
 80058e8:	4904      	ldr	r1, [pc, #16]	; (80058fc <dwt_readtxtimestamplo32+0x20>)
 80058ea:	6808      	ldr	r0, [r1, #0]
 80058ec:	6881      	ldr	r1, [r0, #8]
 80058ee:	6909      	ldr	r1, [r1, #16]
 80058f0:	6acc      	ldr	r4, [r1, #44]	; 0x2c
 80058f2:	2131      	movs	r1, #49	; 0x31
 80058f4:	47a0      	blx	r4
 80058f6:	9801      	ldr	r0, [sp, #4]
 80058f8:	b002      	add	sp, #8
 80058fa:	bd10      	pop	{r4, pc}
 80058fc:	2000046c 	.word	0x2000046c

08005900 <dwt_readpdoa>:
 8005900:	b510      	push	{r4, lr}
 8005902:	b082      	sub	sp, #8
 8005904:	2200      	movs	r2, #0
 8005906:	ab02      	add	r3, sp, #8
 8005908:	f823 2d02 	strh.w	r2, [r3, #-2]!
 800590c:	4905      	ldr	r1, [pc, #20]	; (8005924 <dwt_readpdoa+0x24>)
 800590e:	6808      	ldr	r0, [r1, #0]
 8005910:	6881      	ldr	r1, [r0, #8]
 8005912:	6909      	ldr	r1, [r1, #16]
 8005914:	6acc      	ldr	r4, [r1, #44]	; 0x2c
 8005916:	2133      	movs	r1, #51	; 0x33
 8005918:	47a0      	blx	r4
 800591a:	f9bd 0006 	ldrsh.w	r0, [sp, #6]
 800591e:	b002      	add	sp, #8
 8005920:	bd10      	pop	{r4, pc}
 8005922:	bf00      	nop
 8005924:	2000046c 	.word	0x2000046c

08005928 <dwt_readrxtimestamplo32>:
 8005928:	b510      	push	{r4, lr}
 800592a:	b082      	sub	sp, #8
 800592c:	2200      	movs	r2, #0
 800592e:	ab02      	add	r3, sp, #8
 8005930:	f843 2d04 	str.w	r2, [r3, #-4]!
 8005934:	4904      	ldr	r1, [pc, #16]	; (8005948 <dwt_readrxtimestamplo32+0x20>)
 8005936:	6808      	ldr	r0, [r1, #0]
 8005938:	6881      	ldr	r1, [r0, #8]
 800593a:	6909      	ldr	r1, [r1, #16]
 800593c:	6acc      	ldr	r4, [r1, #44]	; 0x2c
 800593e:	2163      	movs	r1, #99	; 0x63
 8005940:	47a0      	blx	r4
 8005942:	9801      	ldr	r0, [sp, #4]
 8005944:	b002      	add	sp, #8
 8005946:	bd10      	pop	{r4, pc}
 8005948:	2000046c 	.word	0x2000046c

0800594c <dwt_forcetrxoff>:
 800594c:	b510      	push	{r4, lr}
 800594e:	4b05      	ldr	r3, [pc, #20]	; (8005964 <dwt_forcetrxoff+0x18>)
 8005950:	6818      	ldr	r0, [r3, #0]
 8005952:	6883      	ldr	r3, [r0, #8]
 8005954:	691b      	ldr	r3, [r3, #16]
 8005956:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 8005958:	2300      	movs	r3, #0
 800595a:	461a      	mov	r2, r3
 800595c:	2103      	movs	r1, #3
 800595e:	47a0      	blx	r4
 8005960:	bd10      	pop	{r4, pc}
 8005962:	bf00      	nop
 8005964:	2000046c 	.word	0x2000046c

08005968 <dwt_rxenable>:
 8005968:	b508      	push	{r3, lr}
 800596a:	4b04      	ldr	r3, [pc, #16]	; (800597c <dwt_rxenable+0x14>)
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	689a      	ldr	r2, [r3, #8]
 8005970:	6912      	ldr	r2, [r2, #16]
 8005972:	6a12      	ldr	r2, [r2, #32]
 8005974:	4601      	mov	r1, r0
 8005976:	4618      	mov	r0, r3
 8005978:	4790      	blx	r2
 800597a:	bd08      	pop	{r3, pc}
 800597c:	2000046c 	.word	0x2000046c

08005980 <dwt_setrxtimeout>:
 8005980:	b510      	push	{r4, lr}
 8005982:	b082      	sub	sp, #8
 8005984:	ab02      	add	r3, sp, #8
 8005986:	f843 0d04 	str.w	r0, [r3, #-4]!
 800598a:	4a05      	ldr	r2, [pc, #20]	; (80059a0 <dwt_setrxtimeout+0x20>)
 800598c:	6810      	ldr	r0, [r2, #0]
 800598e:	6882      	ldr	r2, [r0, #8]
 8005990:	6912      	ldr	r2, [r2, #16]
 8005992:	6ad4      	ldr	r4, [r2, #44]	; 0x2c
 8005994:	2200      	movs	r2, #0
 8005996:	2151      	movs	r1, #81	; 0x51
 8005998:	47a0      	blx	r4
 800599a:	b002      	add	sp, #8
 800599c:	bd10      	pop	{r4, pc}
 800599e:	bf00      	nop
 80059a0:	2000046c 	.word	0x2000046c

080059a4 <dwt_setcallbacks>:
 80059a4:	b410      	push	{r4}
 80059a6:	4c07      	ldr	r4, [pc, #28]	; (80059c4 <dwt_setcallbacks+0x20>)
 80059a8:	6824      	ldr	r4, [r4, #0]
 80059aa:	6120      	str	r0, [r4, #16]
 80059ac:	6161      	str	r1, [r4, #20]
 80059ae:	61a2      	str	r2, [r4, #24]
 80059b0:	61e3      	str	r3, [r4, #28]
 80059b2:	9b01      	ldr	r3, [sp, #4]
 80059b4:	6223      	str	r3, [r4, #32]
 80059b6:	9b02      	ldr	r3, [sp, #8]
 80059b8:	6263      	str	r3, [r4, #36]	; 0x24
 80059ba:	9b03      	ldr	r3, [sp, #12]
 80059bc:	62a3      	str	r3, [r4, #40]	; 0x28
 80059be:	f85d 4b04 	ldr.w	r4, [sp], #4
 80059c2:	4770      	bx	lr
 80059c4:	2000046c 	.word	0x2000046c

080059c8 <dwt_checkidlerc>:
 80059c8:	b510      	push	{r4, lr}
 80059ca:	b082      	sub	sp, #8
 80059cc:	2200      	movs	r2, #0
 80059ce:	ab02      	add	r3, sp, #8
 80059d0:	f803 2d01 	strb.w	r2, [r3, #-1]!
 80059d4:	4905      	ldr	r1, [pc, #20]	; (80059ec <dwt_checkidlerc+0x24>)
 80059d6:	6808      	ldr	r0, [r1, #0]
 80059d8:	6881      	ldr	r1, [r0, #8]
 80059da:	6909      	ldr	r1, [r1, #16]
 80059dc:	6acc      	ldr	r4, [r1, #44]	; 0x2c
 80059de:	2158      	movs	r1, #88	; 0x58
 80059e0:	47a0      	blx	r4
 80059e2:	f89d 0007 	ldrb.w	r0, [sp, #7]
 80059e6:	b002      	add	sp, #8
 80059e8:	bd10      	pop	{r4, pc}
 80059ea:	bf00      	nop
 80059ec:	2000046c 	.word	0x2000046c

080059f0 <dwt_isr>:
 80059f0:	b508      	push	{r3, lr}
 80059f2:	4b03      	ldr	r3, [pc, #12]	; (8005a00 <dwt_isr+0x10>)
 80059f4:	6818      	ldr	r0, [r3, #0]
 80059f6:	6883      	ldr	r3, [r0, #8]
 80059f8:	691b      	ldr	r3, [r3, #16]
 80059fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059fc:	4798      	blx	r3
 80059fe:	bd08      	pop	{r3, pc}
 8005a00:	2000046c 	.word	0x2000046c

08005a04 <dwt_setinterrupt>:
 8005a04:	b538      	push	{r3, r4, r5, lr}
 8005a06:	4b05      	ldr	r3, [pc, #20]	; (8005a1c <dwt_setinterrupt+0x18>)
 8005a08:	681c      	ldr	r4, [r3, #0]
 8005a0a:	68a3      	ldr	r3, [r4, #8]
 8005a0c:	691b      	ldr	r3, [r3, #16]
 8005a0e:	69dd      	ldr	r5, [r3, #28]
 8005a10:	4613      	mov	r3, r2
 8005a12:	460a      	mov	r2, r1
 8005a14:	4601      	mov	r1, r0
 8005a16:	4620      	mov	r0, r4
 8005a18:	47a8      	blx	r5
 8005a1a:	bd38      	pop	{r3, r4, r5, pc}
 8005a1c:	2000046c 	.word	0x2000046c

08005a20 <dwt_generatecrc8>:
 8005a20:	2900      	cmp	r1, #0
 8005a22:	dd0d      	ble.n	8005a40 <dwt_generatecrc8+0x20>
 8005a24:	b410      	push	{r4}
 8005a26:	1e43      	subs	r3, r0, #1
 8005a28:	4419      	add	r1, r3
 8005a2a:	4610      	mov	r0, r2
 8005a2c:	4c05      	ldr	r4, [pc, #20]	; (8005a44 <dwt_generatecrc8+0x24>)
 8005a2e:	f813 2f01 	ldrb.w	r2, [r3, #1]!
 8005a32:	4050      	eors	r0, r2
 8005a34:	5c20      	ldrb	r0, [r4, r0]
 8005a36:	428b      	cmp	r3, r1
 8005a38:	d1f9      	bne.n	8005a2e <dwt_generatecrc8+0xe>
 8005a3a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005a3e:	4770      	bx	lr
 8005a40:	4610      	mov	r0, r2
 8005a42:	4770      	bx	lr
 8005a44:	0801630c 	.word	0x0801630c

08005a48 <dwt_setrxaftertxdelay>:
 8005a48:	b510      	push	{r4, lr}
 8005a4a:	b082      	sub	sp, #8
 8005a4c:	ab02      	add	r3, sp, #8
 8005a4e:	f843 0d04 	str.w	r0, [r3, #-4]!
 8005a52:	4a05      	ldr	r2, [pc, #20]	; (8005a68 <dwt_setrxaftertxdelay+0x20>)
 8005a54:	6810      	ldr	r0, [r2, #0]
 8005a56:	6882      	ldr	r2, [r0, #8]
 8005a58:	6912      	ldr	r2, [r2, #16]
 8005a5a:	6ad4      	ldr	r4, [r2, #44]	; 0x2c
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	2110      	movs	r1, #16
 8005a60:	47a0      	blx	r4
 8005a62:	b002      	add	sp, #8
 8005a64:	bd10      	pop	{r4, pc}
 8005a66:	bf00      	nop
 8005a68:	2000046c 	.word	0x2000046c

08005a6c <dwt_readrxdata>:
 8005a6c:	b538      	push	{r3, r4, r5, lr}
 8005a6e:	4b05      	ldr	r3, [pc, #20]	; (8005a84 <dwt_readrxdata+0x18>)
 8005a70:	681c      	ldr	r4, [r3, #0]
 8005a72:	68a3      	ldr	r3, [r4, #8]
 8005a74:	691b      	ldr	r3, [r3, #16]
 8005a76:	68dd      	ldr	r5, [r3, #12]
 8005a78:	4613      	mov	r3, r2
 8005a7a:	460a      	mov	r2, r1
 8005a7c:	4601      	mov	r1, r0
 8005a7e:	4620      	mov	r0, r4
 8005a80:	47a8      	blx	r5
 8005a82:	bd38      	pop	{r3, r4, r5, pc}
 8005a84:	2000046c 	.word	0x2000046c

08005a88 <dwt_readclockoffset>:
 8005a88:	b510      	push	{r4, lr}
 8005a8a:	b082      	sub	sp, #8
 8005a8c:	2200      	movs	r2, #0
 8005a8e:	ab02      	add	r3, sp, #8
 8005a90:	f823 2d02 	strh.w	r2, [r3, #-2]!
 8005a94:	4905      	ldr	r1, [pc, #20]	; (8005aac <dwt_readclockoffset+0x24>)
 8005a96:	6808      	ldr	r0, [r1, #0]
 8005a98:	6881      	ldr	r1, [r0, #8]
 8005a9a:	6909      	ldr	r1, [r1, #16]
 8005a9c:	6acc      	ldr	r4, [r1, #44]	; 0x2c
 8005a9e:	212c      	movs	r1, #44	; 0x2c
 8005aa0:	47a0      	blx	r4
 8005aa2:	f9bd 0006 	ldrsh.w	r0, [sp, #6]
 8005aa6:	b002      	add	sp, #8
 8005aa8:	bd10      	pop	{r4, pc}
 8005aaa:	bf00      	nop
 8005aac:	2000046c 	.word	0x2000046c

08005ab0 <dwt_readstsquality>:
 8005ab0:	b538      	push	{r3, r4, r5, lr}
 8005ab2:	4b05      	ldr	r3, [pc, #20]	; (8005ac8 <dwt_readstsquality+0x18>)
 8005ab4:	681c      	ldr	r4, [r3, #0]
 8005ab6:	68a3      	ldr	r3, [r4, #8]
 8005ab8:	691b      	ldr	r3, [r3, #16]
 8005aba:	6add      	ldr	r5, [r3, #44]	; 0x2c
 8005abc:	4603      	mov	r3, r0
 8005abe:	2200      	movs	r2, #0
 8005ac0:	214b      	movs	r1, #75	; 0x4b
 8005ac2:	4620      	mov	r0, r4
 8005ac4:	47a8      	blx	r5
 8005ac6:	bd38      	pop	{r3, r4, r5, pc}
 8005ac8:	2000046c 	.word	0x2000046c

08005acc <dwt_setleds>:
 8005acc:	b510      	push	{r4, lr}
 8005ace:	b082      	sub	sp, #8
 8005ad0:	ab02      	add	r3, sp, #8
 8005ad2:	f803 0d01 	strb.w	r0, [r3, #-1]!
 8005ad6:	4a05      	ldr	r2, [pc, #20]	; (8005aec <dwt_setleds+0x20>)
 8005ad8:	6810      	ldr	r0, [r2, #0]
 8005ada:	6882      	ldr	r2, [r0, #8]
 8005adc:	6912      	ldr	r2, [r2, #16]
 8005ade:	6ad4      	ldr	r4, [r2, #44]	; 0x2c
 8005ae0:	2200      	movs	r2, #0
 8005ae2:	2155      	movs	r1, #85	; 0x55
 8005ae4:	47a0      	blx	r4
 8005ae6:	b002      	add	sp, #8
 8005ae8:	bd10      	pop	{r4, pc}
 8005aea:	bf00      	nop
 8005aec:	2000046c 	.word	0x2000046c

08005af0 <dwt_writesysstatuslo>:
 8005af0:	b510      	push	{r4, lr}
 8005af2:	b082      	sub	sp, #8
 8005af4:	ab02      	add	r3, sp, #8
 8005af6:	f843 0d04 	str.w	r0, [r3, #-4]!
 8005afa:	4a05      	ldr	r2, [pc, #20]	; (8005b10 <dwt_writesysstatuslo+0x20>)
 8005afc:	6810      	ldr	r0, [r2, #0]
 8005afe:	6882      	ldr	r2, [r0, #8]
 8005b00:	6912      	ldr	r2, [r2, #16]
 8005b02:	6ad4      	ldr	r4, [r2, #44]	; 0x2c
 8005b04:	2200      	movs	r2, #0
 8005b06:	2174      	movs	r1, #116	; 0x74
 8005b08:	47a0      	blx	r4
 8005b0a:	b002      	add	sp, #8
 8005b0c:	bd10      	pop	{r4, pc}
 8005b0e:	bf00      	nop
 8005b10:	2000046c 	.word	0x2000046c

08005b14 <dwt_readsysstatuslo>:
 8005b14:	b510      	push	{r4, lr}
 8005b16:	b082      	sub	sp, #8
 8005b18:	2200      	movs	r2, #0
 8005b1a:	ab02      	add	r3, sp, #8
 8005b1c:	f843 2d04 	str.w	r2, [r3, #-4]!
 8005b20:	4904      	ldr	r1, [pc, #16]	; (8005b34 <dwt_readsysstatuslo+0x20>)
 8005b22:	6808      	ldr	r0, [r1, #0]
 8005b24:	6881      	ldr	r1, [r0, #8]
 8005b26:	6909      	ldr	r1, [r1, #16]
 8005b28:	6acc      	ldr	r4, [r1, #44]	; 0x2c
 8005b2a:	2176      	movs	r1, #118	; 0x76
 8005b2c:	47a0      	blx	r4
 8005b2e:	9801      	ldr	r0, [sp, #4]
 8005b30:	b002      	add	sp, #8
 8005b32:	bd10      	pop	{r4, pc}
 8005b34:	2000046c 	.word	0x2000046c

08005b38 <dwt_readsysstatushi>:
 8005b38:	b510      	push	{r4, lr}
 8005b3a:	b082      	sub	sp, #8
 8005b3c:	2200      	movs	r2, #0
 8005b3e:	ab02      	add	r3, sp, #8
 8005b40:	f843 2d04 	str.w	r2, [r3, #-4]!
 8005b44:	4904      	ldr	r1, [pc, #16]	; (8005b58 <dwt_readsysstatushi+0x20>)
 8005b46:	6808      	ldr	r0, [r1, #0]
 8005b48:	6881      	ldr	r1, [r0, #8]
 8005b4a:	6909      	ldr	r1, [r1, #16]
 8005b4c:	6acc      	ldr	r4, [r1, #44]	; 0x2c
 8005b4e:	2177      	movs	r1, #119	; 0x77
 8005b50:	47a0      	blx	r4
 8005b52:	9801      	ldr	r0, [sp, #4]
 8005b54:	b002      	add	sp, #8
 8005b56:	bd10      	pop	{r4, pc}
 8005b58:	2000046c 	.word	0x2000046c

08005b5c <dwt_getframelength>:
 8005b5c:	b510      	push	{r4, lr}
 8005b5e:	b082      	sub	sp, #8
 8005b60:	2200      	movs	r2, #0
 8005b62:	ab02      	add	r3, sp, #8
 8005b64:	f823 2d02 	strh.w	r2, [r3, #-2]!
 8005b68:	4905      	ldr	r1, [pc, #20]	; (8005b80 <dwt_getframelength+0x24>)
 8005b6a:	6808      	ldr	r0, [r1, #0]
 8005b6c:	6881      	ldr	r1, [r0, #8]
 8005b6e:	6909      	ldr	r1, [r1, #16]
 8005b70:	6acc      	ldr	r4, [r1, #44]	; 0x2c
 8005b72:	217a      	movs	r1, #122	; 0x7a
 8005b74:	47a0      	blx	r4
 8005b76:	f8bd 0006 	ldrh.w	r0, [sp, #6]
 8005b7a:	b002      	add	sp, #8
 8005b7c:	bd10      	pop	{r4, pc}
 8005b7e:	bf00      	nop
 8005b80:	2000046c 	.word	0x2000046c

08005b84 <dwt_dbg_fn>:
 8005b84:	2998      	cmp	r1, #152	; 0x98
 8005b86:	4802      	ldr	r0, [pc, #8]	; (8005b90 <dwt_dbg_fn+0xc>)
 8005b88:	bf18      	it	ne
 8005b8a:	2000      	movne	r0, #0
 8005b8c:	4770      	bx	lr
 8005b8e:	bf00      	nop
 8005b90:	08016504 	.word	0x08016504

08005b94 <_deinit>:
 8005b94:	4770      	bx	lr

08005b96 <dwt_xfer3xxx>:
 8005b96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b9a:	b084      	sub	sp, #16
 8005b9c:	4605      	mov	r5, r0
 8005b9e:	460e      	mov	r6, r1
 8005ba0:	f8bd 102c 	ldrh.w	r1, [sp, #44]	; 0x2c
 8005ba4:	1990      	adds	r0, r2, r6
 8005ba6:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8005baa:	4432      	add	r2, r6
 8005bac:	f3c2 4204 	ubfx	r2, r2, #16, #5
 8005bb0:	0084      	lsls	r4, r0, #2
 8005bb2:	ea44 2442 	orr.w	r4, r4, r2, lsl #9
 8005bb6:	ea41 0204 	orr.w	r2, r1, r4
 8005bba:	0a12      	lsrs	r2, r2, #8
 8005bbc:	f88d 200c 	strb.w	r2, [sp, #12]
 8005bc0:	f001 0703 	and.w	r7, r1, #3
 8005bc4:	433c      	orrs	r4, r7
 8005bc6:	f88d 400d 	strb.w	r4, [sp, #13]
 8005bca:	461f      	mov	r7, r3
 8005bcc:	b973      	cbnz	r3, 8005bec <dwt_xfer3xxx+0x56>
 8005bce:	2900      	cmp	r1, #0
 8005bd0:	d05c      	beq.n	8005c8c <dwt_xfer3xxx+0xf6>
 8005bd2:	0073      	lsls	r3, r6, #1
 8005bd4:	f063 037e 	orn	r3, r3, #126	; 0x7e
 8005bd8:	f88d 300c 	strb.w	r3, [sp, #12]
 8005bdc:	2401      	movs	r4, #1
 8005bde:	2900      	cmp	r1, #0
 8005be0:	d02f      	beq.n	8005c42 <dwt_xfer3xxx+0xac>
 8005be2:	f5a1 4100 	sub.w	r1, r1, #32768	; 0x8000
 8005be6:	2903      	cmp	r1, #3
 8005be8:	d90a      	bls.n	8005c00 <dwt_xfer3xxx+0x6a>
 8005bea:	e7fe      	b.n	8005bea <dwt_xfer3xxx+0x54>
 8005bec:	2800      	cmp	r0, #0
 8005bee:	d14f      	bne.n	8005c90 <dwt_xfer3xxx+0xfa>
 8005bf0:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8005bf4:	d003      	beq.n	8005bfe <dwt_xfer3xxx+0x68>
 8005bf6:	2900      	cmp	r1, #0
 8005bf8:	d14a      	bne.n	8005c90 <dwt_xfer3xxx+0xfa>
 8005bfa:	2401      	movs	r4, #1
 8005bfc:	e021      	b.n	8005c42 <dwt_xfer3xxx+0xac>
 8005bfe:	2401      	movs	r4, #1
 8005c00:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 8005c02:	7d9b      	ldrb	r3, [r3, #22]
 8005c04:	b94b      	cbnz	r3, 8005c1a <dwt_xfer3xxx+0x84>
 8005c06:	682b      	ldr	r3, [r5, #0]
 8005c08:	685d      	ldr	r5, [r3, #4]
 8005c0a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005c0c:	463a      	mov	r2, r7
 8005c0e:	a903      	add	r1, sp, #12
 8005c10:	4620      	mov	r0, r4
 8005c12:	47a8      	blx	r5
 8005c14:	b004      	add	sp, #16
 8005c16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005c1a:	2200      	movs	r2, #0
 8005c1c:	4621      	mov	r1, r4
 8005c1e:	a803      	add	r0, sp, #12
 8005c20:	f7ff fefe 	bl	8005a20 <dwt_generatecrc8>
 8005c24:	4602      	mov	r2, r0
 8005c26:	4639      	mov	r1, r7
 8005c28:	980a      	ldr	r0, [sp, #40]	; 0x28
 8005c2a:	f7ff fef9 	bl	8005a20 <dwt_generatecrc8>
 8005c2e:	682b      	ldr	r3, [r5, #0]
 8005c30:	9000      	str	r0, [sp, #0]
 8005c32:	689d      	ldr	r5, [r3, #8]
 8005c34:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005c36:	463a      	mov	r2, r7
 8005c38:	a903      	add	r1, sp, #12
 8005c3a:	4620      	mov	r0, r4
 8005c3c:	47a8      	blx	r5
 8005c3e:	e7e9      	b.n	8005c14 <dwt_xfer3xxx+0x7e>
 8005c40:	2401      	movs	r4, #1
 8005c42:	682b      	ldr	r3, [r5, #0]
 8005c44:	f8d3 8000 	ldr.w	r8, [r3]
 8005c48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005c4a:	463a      	mov	r2, r7
 8005c4c:	a903      	add	r1, sp, #12
 8005c4e:	4620      	mov	r0, r4
 8005c50:	47c0      	blx	r8
 8005c52:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 8005c54:	7d9b      	ldrb	r3, [r3, #22]
 8005c56:	2b02      	cmp	r3, #2
 8005c58:	d1dc      	bne.n	8005c14 <dwt_xfer3xxx+0x7e>
 8005c5a:	2e18      	cmp	r6, #24
 8005c5c:	d0da      	beq.n	8005c14 <dwt_xfer3xxx+0x7e>
 8005c5e:	2200      	movs	r2, #0
 8005c60:	4621      	mov	r1, r4
 8005c62:	a803      	add	r0, sp, #12
 8005c64:	f7ff fedc 	bl	8005a20 <dwt_generatecrc8>
 8005c68:	4602      	mov	r2, r0
 8005c6a:	4639      	mov	r1, r7
 8005c6c:	980a      	ldr	r0, [sp, #40]	; 0x28
 8005c6e:	f7ff fed7 	bl	8005a20 <dwt_generatecrc8>
 8005c72:	4604      	mov	r4, r0
 8005c74:	2200      	movs	r2, #0
 8005c76:	2118      	movs	r1, #24
 8005c78:	4628      	mov	r0, r5
 8005c7a:	f000 f841 	bl	8005d00 <dwt_read8bitoffsetreg>
 8005c7e:	4284      	cmp	r4, r0
 8005c80:	d0c8      	beq.n	8005c14 <dwt_xfer3xxx+0x7e>
 8005c82:	68eb      	ldr	r3, [r5, #12]
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d0c5      	beq.n	8005c14 <dwt_xfer3xxx+0x7e>
 8005c88:	4798      	blx	r3
 8005c8a:	e7c3      	b.n	8005c14 <dwt_xfer3xxx+0x7e>
 8005c8c:	2800      	cmp	r0, #0
 8005c8e:	d0d7      	beq.n	8005c40 <dwt_xfer3xxx+0xaa>
 8005c90:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005c94:	f88d 200c 	strb.w	r2, [sp, #12]
 8005c98:	2402      	movs	r4, #2
 8005c9a:	e7a0      	b.n	8005bde <dwt_xfer3xxx+0x48>

08005c9c <dwt_readfromdevice>:
 8005c9c:	b510      	push	{r4, lr}
 8005c9e:	b082      	sub	sp, #8
 8005ca0:	2400      	movs	r4, #0
 8005ca2:	9401      	str	r4, [sp, #4]
 8005ca4:	9c04      	ldr	r4, [sp, #16]
 8005ca6:	9400      	str	r4, [sp, #0]
 8005ca8:	f7ff ff75 	bl	8005b96 <dwt_xfer3xxx>
 8005cac:	b002      	add	sp, #8
 8005cae:	bd10      	pop	{r4, pc}

08005cb0 <dwt_read32bitoffsetreg>:
 8005cb0:	b500      	push	{lr}
 8005cb2:	b085      	sub	sp, #20
 8005cb4:	ab03      	add	r3, sp, #12
 8005cb6:	9300      	str	r3, [sp, #0]
 8005cb8:	2304      	movs	r3, #4
 8005cba:	b292      	uxth	r2, r2
 8005cbc:	f7ff ffee 	bl	8005c9c <dwt_readfromdevice>
 8005cc0:	f10d 030f 	add.w	r3, sp, #15
 8005cc4:	f10d 010b 	add.w	r1, sp, #11
 8005cc8:	2000      	movs	r0, #0
 8005cca:	f813 2901 	ldrb.w	r2, [r3], #-1
 8005cce:	eb02 2000 	add.w	r0, r2, r0, lsl #8
 8005cd2:	428b      	cmp	r3, r1
 8005cd4:	d1f9      	bne.n	8005cca <dwt_read32bitoffsetreg+0x1a>
 8005cd6:	b005      	add	sp, #20
 8005cd8:	f85d fb04 	ldr.w	pc, [sp], #4

08005cdc <dwt_read16bitoffsetreg>:
 8005cdc:	b500      	push	{lr}
 8005cde:	b085      	sub	sp, #20
 8005ce0:	ab03      	add	r3, sp, #12
 8005ce2:	9300      	str	r3, [sp, #0]
 8005ce4:	2302      	movs	r3, #2
 8005ce6:	b292      	uxth	r2, r2
 8005ce8:	f7ff ffd8 	bl	8005c9c <dwt_readfromdevice>
 8005cec:	f89d 300d 	ldrb.w	r3, [sp, #13]
 8005cf0:	f89d 000c 	ldrb.w	r0, [sp, #12]
 8005cf4:	eb00 2003 	add.w	r0, r0, r3, lsl #8
 8005cf8:	b280      	uxth	r0, r0
 8005cfa:	b005      	add	sp, #20
 8005cfc:	f85d fb04 	ldr.w	pc, [sp], #4

08005d00 <dwt_read8bitoffsetreg>:
 8005d00:	b500      	push	{lr}
 8005d02:	b085      	sub	sp, #20
 8005d04:	f10d 030f 	add.w	r3, sp, #15
 8005d08:	9300      	str	r3, [sp, #0]
 8005d0a:	2301      	movs	r3, #1
 8005d0c:	b292      	uxth	r2, r2
 8005d0e:	f7ff ffc5 	bl	8005c9c <dwt_readfromdevice>
 8005d12:	f89d 000f 	ldrb.w	r0, [sp, #15]
 8005d16:	b005      	add	sp, #20
 8005d18:	f85d fb04 	ldr.w	pc, [sp], #4

08005d1c <ull_readdiagnostics>:
 8005d1c:	b530      	push	{r4, r5, lr}
 8005d1e:	b0bd      	sub	sp, #244	; 0xf4
 8005d20:	4605      	mov	r5, r0
 8005d22:	460c      	mov	r4, r1
 8005d24:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8005d26:	7bda      	ldrb	r2, [r3, #15]
 8005d28:	2a01      	cmp	r2, #1
 8005d2a:	d01c      	beq.n	8005d66 <ull_readdiagnostics+0x4a>
 8005d2c:	2a03      	cmp	r2, #3
 8005d2e:	f040 81d4 	bne.w	80060da <ull_readdiagnostics+0x3be>
 8005d32:	7e1b      	ldrb	r3, [r3, #24]
 8005d34:	f013 0f08 	tst.w	r3, #8
 8005d38:	d10c      	bne.n	8005d54 <ull_readdiagnostics+0x38>
 8005d3a:	f013 0f04 	tst.w	r3, #4
 8005d3e:	ab02      	add	r3, sp, #8
 8005d40:	9300      	str	r3, [sp, #0]
 8005d42:	bf14      	ite	ne
 8005d44:	2338      	movne	r3, #56	; 0x38
 8005d46:	2320      	moveq	r3, #32
 8005d48:	2200      	movs	r2, #0
 8005d4a:	f44f 11f0 	mov.w	r1, #1966080	; 0x1e0000
 8005d4e:	f7ff ffa5 	bl	8005c9c <dwt_readfromdevice>
 8005d52:	e019      	b.n	8005d88 <ull_readdiagnostics+0x6c>
 8005d54:	ab02      	add	r3, sp, #8
 8005d56:	9300      	str	r3, [sp, #0]
 8005d58:	23e8      	movs	r3, #232	; 0xe8
 8005d5a:	2200      	movs	r2, #0
 8005d5c:	f44f 11f0 	mov.w	r1, #1966080	; 0x1e0000
 8005d60:	f7ff ff9c 	bl	8005c9c <dwt_readfromdevice>
 8005d64:	e010      	b.n	8005d88 <ull_readdiagnostics+0x6c>
 8005d66:	7e1b      	ldrb	r3, [r3, #24]
 8005d68:	f013 0f08 	tst.w	r3, #8
 8005d6c:	f040 81ac 	bne.w	80060c8 <ull_readdiagnostics+0x3ac>
 8005d70:	f013 0f04 	tst.w	r3, #4
 8005d74:	ab02      	add	r3, sp, #8
 8005d76:	9300      	str	r3, [sp, #0]
 8005d78:	bf14      	ite	ne
 8005d7a:	2338      	movne	r3, #56	; 0x38
 8005d7c:	2320      	moveq	r3, #32
 8005d7e:	2200      	movs	r2, #0
 8005d80:	f44f 11c0 	mov.w	r1, #1572864	; 0x180000
 8005d84:	f7ff ff8a 	bl	8005c9c <dwt_readfromdevice>
 8005d88:	f10d 0217 	add.w	r2, sp, #23
 8005d8c:	f104 031a 	add.w	r3, r4, #26
 8005d90:	f104 0020 	add.w	r0, r4, #32
 8005d94:	f812 1f01 	ldrb.w	r1, [r2, #1]!
 8005d98:	f803 1b01 	strb.w	r1, [r3], #1
 8005d9c:	4283      	cmp	r3, r0
 8005d9e:	d1f9      	bne.n	8005d94 <ull_readdiagnostics+0x78>
 8005da0:	f89d 2015 	ldrb.w	r2, [sp, #21]
 8005da4:	f89d 3014 	ldrb.w	r3, [sp, #20]
 8005da8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8005dac:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005db0:	8463      	strh	r3, [r4, #34]	; 0x22
 8005db2:	f89d 201f 	ldrb.w	r2, [sp, #31]
 8005db6:	f89d 301e 	ldrb.w	r3, [sp, #30]
 8005dba:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8005dbe:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8005dc2:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 8005dc6:	bf1c      	itt	ne
 8005dc8:	ea6f 4383 	mvnne.w	r3, r3, lsl #18
 8005dcc:	ea6f 4393 	mvnne.w	r3, r3, lsr #18
 8005dd0:	8423      	strh	r3, [r4, #32]
 8005dd2:	f89d 2025 	ldrb.w	r2, [sp, #37]	; 0x25
 8005dd6:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
 8005dda:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8005dde:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005de2:	87e3      	strh	r3, [r4, #62]	; 0x3e
 8005de4:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 8005de6:	7e1b      	ldrb	r3, [r3, #24]
 8005de8:	f013 0f02 	tst.w	r3, #2
 8005dec:	f040 816a 	bne.w	80060c4 <ull_readdiagnostics+0x3a8>
 8005df0:	aa0a      	add	r2, sp, #40	; 0x28
 8005df2:	1e63      	subs	r3, r4, #1
 8005df4:	1d20      	adds	r0, r4, #4
 8005df6:	f812 1b01 	ldrb.w	r1, [r2], #1
 8005dfa:	f803 1f01 	strb.w	r1, [r3, #1]!
 8005dfe:	79d1      	ldrb	r1, [r2, #7]
 8005e00:	7219      	strb	r1, [r3, #8]
 8005e02:	7bd1      	ldrb	r1, [r2, #15]
 8005e04:	7459      	strb	r1, [r3, #17]
 8005e06:	4283      	cmp	r3, r0
 8005e08:	d1f5      	bne.n	8005df6 <ull_readdiagnostics+0xda>
 8005e0a:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
 8005e0e:	7163      	strb	r3, [r4, #5]
 8005e10:	f89d 202e 	ldrb.w	r2, [sp, #46]	; 0x2e
 8005e14:	f89d 302d 	ldrb.w	r3, [sp, #45]	; 0x2d
 8005e18:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8005e1c:	80e3      	strh	r3, [r4, #6]
 8005e1e:	f89d 2037 	ldrb.w	r2, [sp, #55]	; 0x37
 8005e22:	f89d 3036 	ldrb.w	r3, [sp, #54]	; 0x36
 8005e26:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8005e2a:	f3c3 13cf 	ubfx	r3, r3, #7, #16
 8005e2e:	f8a4 300d 	strh.w	r3, [r4, #13]
 8005e32:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
 8005e36:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
 8005e3a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8005e3e:	f8a4 300f 	strh.w	r3, [r4, #15]
 8005e42:	f89d 203f 	ldrb.w	r2, [sp, #63]	; 0x3f
 8005e46:	f89d 303e 	ldrb.w	r3, [sp, #62]	; 0x3e
 8005e4a:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8005e4e:	f3c3 13cf 	ubfx	r3, r3, #7, #16
 8005e52:	82e3      	strh	r3, [r4, #22]
 8005e54:	f89d 203a 	ldrb.w	r2, [sp, #58]	; 0x3a
 8005e58:	f89d 3039 	ldrb.w	r3, [sp, #57]	; 0x39
 8005e5c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8005e60:	8323      	strh	r3, [r4, #24]
 8005e62:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 8005e64:	7e1b      	ldrb	r3, [r3, #24]
 8005e66:	f013 0f04 	tst.w	r3, #4
 8005e6a:	f040 812b 	bne.w	80060c4 <ull_readdiagnostics+0x3a8>
 8005e6e:	f89d 2043 	ldrb.w	r2, [sp, #67]	; 0x43
 8005e72:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
 8005e76:	041b      	lsls	r3, r3, #16
 8005e78:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8005e7c:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
 8005e80:	4313      	orrs	r3, r2
 8005e82:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
 8005e86:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8005e8a:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
 8005e8e:	6263      	str	r3, [r4, #36]	; 0x24
 8005e90:	f89d 2047 	ldrb.w	r2, [sp, #71]	; 0x47
 8005e94:	f89d 3046 	ldrb.w	r3, [sp, #70]	; 0x46
 8005e98:	041b      	lsls	r3, r3, #16
 8005e9a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8005e9e:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
 8005ea2:	4313      	orrs	r3, r2
 8005ea4:	f89d 2045 	ldrb.w	r2, [sp, #69]	; 0x45
 8005ea8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8005eac:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005eb0:	62a3      	str	r3, [r4, #40]	; 0x28
 8005eb2:	f89d 204b 	ldrb.w	r2, [sp, #75]	; 0x4b
 8005eb6:	f89d 304a 	ldrb.w	r3, [sp, #74]	; 0x4a
 8005eba:	041b      	lsls	r3, r3, #16
 8005ebc:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8005ec0:	f89d 2048 	ldrb.w	r2, [sp, #72]	; 0x48
 8005ec4:	4313      	orrs	r3, r2
 8005ec6:	f89d 2049 	ldrb.w	r2, [sp, #73]	; 0x49
 8005eca:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8005ece:	f3c3 0310 	ubfx	r3, r3, #0, #17
 8005ed2:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005ed4:	f89d 204f 	ldrb.w	r2, [sp, #79]	; 0x4f
 8005ed8:	f89d 304e 	ldrb.w	r3, [sp, #78]	; 0x4e
 8005edc:	041b      	lsls	r3, r3, #16
 8005ede:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8005ee2:	f89d 204c 	ldrb.w	r2, [sp, #76]	; 0x4c
 8005ee6:	4313      	orrs	r3, r2
 8005ee8:	f89d 204d 	ldrb.w	r2, [sp, #77]	; 0x4d
 8005eec:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8005ef0:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8005ef4:	6323      	str	r3, [r4, #48]	; 0x30
 8005ef6:	f89d 2053 	ldrb.w	r2, [sp, #83]	; 0x53
 8005efa:	f89d 3052 	ldrb.w	r3, [sp, #82]	; 0x52
 8005efe:	041b      	lsls	r3, r3, #16
 8005f00:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8005f04:	f89d 2050 	ldrb.w	r2, [sp, #80]	; 0x50
 8005f08:	4313      	orrs	r3, r2
 8005f0a:	f89d 2051 	ldrb.w	r2, [sp, #81]	; 0x51
 8005f0e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8005f12:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8005f16:	6363      	str	r3, [r4, #52]	; 0x34
 8005f18:	f89d 2057 	ldrb.w	r2, [sp, #87]	; 0x57
 8005f1c:	f89d 3056 	ldrb.w	r3, [sp, #86]	; 0x56
 8005f20:	041b      	lsls	r3, r3, #16
 8005f22:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8005f26:	f89d 2054 	ldrb.w	r2, [sp, #84]	; 0x54
 8005f2a:	4313      	orrs	r3, r2
 8005f2c:	f89d 2055 	ldrb.w	r2, [sp, #85]	; 0x55
 8005f30:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8005f34:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8005f38:	63a3      	str	r3, [r4, #56]	; 0x38
 8005f3a:	f89d 2065 	ldrb.w	r2, [sp, #101]	; 0x65
 8005f3e:	f89d 3064 	ldrb.w	r3, [sp, #100]	; 0x64
 8005f42:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8005f46:	87a3      	strh	r3, [r4, #60]	; 0x3c
 8005f48:	f89d 2077 	ldrb.w	r2, [sp, #119]	; 0x77
 8005f4c:	f89d 3076 	ldrb.w	r3, [sp, #118]	; 0x76
 8005f50:	041b      	lsls	r3, r3, #16
 8005f52:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8005f56:	f89d 2074 	ldrb.w	r2, [sp, #116]	; 0x74
 8005f5a:	4313      	orrs	r3, r2
 8005f5c:	f89d 2075 	ldrb.w	r2, [sp, #117]	; 0x75
 8005f60:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8005f64:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8005f68:	6423      	str	r3, [r4, #64]	; 0x40
 8005f6a:	f89d 2079 	ldrb.w	r2, [sp, #121]	; 0x79
 8005f6e:	f89d 3078 	ldrb.w	r3, [sp, #120]	; 0x78
 8005f72:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8005f76:	6463      	str	r3, [r4, #68]	; 0x44
 8005f78:	f89d 207f 	ldrb.w	r2, [sp, #127]	; 0x7f
 8005f7c:	f89d 307e 	ldrb.w	r3, [sp, #126]	; 0x7e
 8005f80:	041b      	lsls	r3, r3, #16
 8005f82:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8005f86:	f89d 207c 	ldrb.w	r2, [sp, #124]	; 0x7c
 8005f8a:	4313      	orrs	r3, r2
 8005f8c:	f89d 207d 	ldrb.w	r2, [sp, #125]	; 0x7d
 8005f90:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8005f94:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8005f98:	64a3      	str	r3, [r4, #72]	; 0x48
 8005f9a:	f89d 2083 	ldrb.w	r2, [sp, #131]	; 0x83
 8005f9e:	f89d 3082 	ldrb.w	r3, [sp, #130]	; 0x82
 8005fa2:	041b      	lsls	r3, r3, #16
 8005fa4:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8005fa8:	f89d 2080 	ldrb.w	r2, [sp, #128]	; 0x80
 8005fac:	4313      	orrs	r3, r2
 8005fae:	f89d 2081 	ldrb.w	r2, [sp, #129]	; 0x81
 8005fb2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8005fb6:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8005fba:	64e3      	str	r3, [r4, #76]	; 0x4c
 8005fbc:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 8005fc0:	f89d 3086 	ldrb.w	r3, [sp, #134]	; 0x86
 8005fc4:	041b      	lsls	r3, r3, #16
 8005fc6:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8005fca:	f89d 2084 	ldrb.w	r2, [sp, #132]	; 0x84
 8005fce:	4313      	orrs	r3, r2
 8005fd0:	f89d 2085 	ldrb.w	r2, [sp, #133]	; 0x85
 8005fd4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8005fd8:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8005fdc:	6523      	str	r3, [r4, #80]	; 0x50
 8005fde:	f89d 2095 	ldrb.w	r2, [sp, #149]	; 0x95
 8005fe2:	f89d 3094 	ldrb.w	r3, [sp, #148]	; 0x94
 8005fe6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8005fea:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8005fee:	f8a4 3054 	strh.w	r3, [r4, #84]	; 0x54
 8005ff2:	f89d 20a5 	ldrb.w	r2, [sp, #165]	; 0xa5
 8005ff6:	f89d 30a4 	ldrb.w	r3, [sp, #164]	; 0xa4
 8005ffa:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8005ffe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006002:	f8a4 3056 	strh.w	r3, [r4, #86]	; 0x56
 8006006:	f89d 20bf 	ldrb.w	r2, [sp, #191]	; 0xbf
 800600a:	f89d 30be 	ldrb.w	r3, [sp, #190]	; 0xbe
 800600e:	041b      	lsls	r3, r3, #16
 8006010:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8006014:	f89d 20bc 	ldrb.w	r2, [sp, #188]	; 0xbc
 8006018:	4313      	orrs	r3, r2
 800601a:	f89d 20bd 	ldrb.w	r2, [sp, #189]	; 0xbd
 800601e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8006022:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8006026:	65a3      	str	r3, [r4, #88]	; 0x58
 8006028:	f89d 20c1 	ldrb.w	r2, [sp, #193]	; 0xc1
 800602c:	f89d 30c0 	ldrb.w	r3, [sp, #192]	; 0xc0
 8006030:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8006034:	65e3      	str	r3, [r4, #92]	; 0x5c
 8006036:	f89d 20c7 	ldrb.w	r2, [sp, #199]	; 0xc7
 800603a:	f89d 30c6 	ldrb.w	r3, [sp, #198]	; 0xc6
 800603e:	041b      	lsls	r3, r3, #16
 8006040:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8006044:	f89d 20c4 	ldrb.w	r2, [sp, #196]	; 0xc4
 8006048:	4313      	orrs	r3, r2
 800604a:	f89d 20c5 	ldrb.w	r2, [sp, #197]	; 0xc5
 800604e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8006052:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8006056:	6623      	str	r3, [r4, #96]	; 0x60
 8006058:	f89d 20cb 	ldrb.w	r2, [sp, #203]	; 0xcb
 800605c:	f89d 30ca 	ldrb.w	r3, [sp, #202]	; 0xca
 8006060:	041b      	lsls	r3, r3, #16
 8006062:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8006066:	f89d 20c8 	ldrb.w	r2, [sp, #200]	; 0xc8
 800606a:	4313      	orrs	r3, r2
 800606c:	f89d 20c9 	ldrb.w	r2, [sp, #201]	; 0xc9
 8006070:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8006074:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8006078:	6663      	str	r3, [r4, #100]	; 0x64
 800607a:	f89d 20cf 	ldrb.w	r2, [sp, #207]	; 0xcf
 800607e:	f89d 30ce 	ldrb.w	r3, [sp, #206]	; 0xce
 8006082:	041b      	lsls	r3, r3, #16
 8006084:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8006088:	f89d 20cc 	ldrb.w	r2, [sp, #204]	; 0xcc
 800608c:	4313      	orrs	r3, r2
 800608e:	f89d 20cd 	ldrb.w	r2, [sp, #205]	; 0xcd
 8006092:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8006096:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800609a:	66a3      	str	r3, [r4, #104]	; 0x68
 800609c:	f89d 20dd 	ldrb.w	r2, [sp, #221]	; 0xdd
 80060a0:	f89d 30dc 	ldrb.w	r3, [sp, #220]	; 0xdc
 80060a4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80060a8:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80060ac:	f8a4 306c 	strh.w	r3, [r4, #108]	; 0x6c
 80060b0:	f89d 20ed 	ldrb.w	r2, [sp, #237]	; 0xed
 80060b4:	f89d 30ec 	ldrb.w	r3, [sp, #236]	; 0xec
 80060b8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80060bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80060c0:	f8a4 306e 	strh.w	r3, [r4, #110]	; 0x6e
 80060c4:	b03d      	add	sp, #244	; 0xf4
 80060c6:	bd30      	pop	{r4, r5, pc}
 80060c8:	ab02      	add	r3, sp, #8
 80060ca:	9300      	str	r3, [sp, #0]
 80060cc:	23e8      	movs	r3, #232	; 0xe8
 80060ce:	2200      	movs	r2, #0
 80060d0:	f44f 11c0 	mov.w	r1, #1572864	; 0x180000
 80060d4:	f7ff fde2 	bl	8005c9c <dwt_readfromdevice>
 80060d8:	e656      	b.n	8005d88 <ull_readdiagnostics+0x6c>
 80060da:	7e1b      	ldrb	r3, [r3, #24]
 80060dc:	f013 0f01 	tst.w	r3, #1
 80060e0:	f000 819f 	beq.w	8006422 <ull_readdiagnostics+0x706>
 80060e4:	ab02      	add	r3, sp, #8
 80060e6:	9300      	str	r3, [sp, #0]
 80060e8:	236c      	movs	r3, #108	; 0x6c
 80060ea:	2200      	movs	r2, #0
 80060ec:	f44f 2140 	mov.w	r1, #786432	; 0xc0000
 80060f0:	f7ff fdd4 	bl	8005c9c <dwt_readfromdevice>
 80060f4:	ab1d      	add	r3, sp, #116	; 0x74
 80060f6:	9300      	str	r3, [sp, #0]
 80060f8:	236c      	movs	r3, #108	; 0x6c
 80060fa:	2200      	movs	r2, #0
 80060fc:	f44f 2150 	mov.w	r1, #851968	; 0xd0000
 8006100:	4628      	mov	r0, r5
 8006102:	f7ff fdcb 	bl	8005c9c <dwt_readfromdevice>
 8006106:	aa02      	add	r2, sp, #8
 8006108:	1e63      	subs	r3, r4, #1
 800610a:	1d20      	adds	r0, r4, #4
 800610c:	f812 1b01 	ldrb.w	r1, [r2], #1
 8006110:	f803 1f01 	strb.w	r1, [r3, #1]!
 8006114:	79d1      	ldrb	r1, [r2, #7]
 8006116:	7219      	strb	r1, [r3, #8]
 8006118:	7bd1      	ldrb	r1, [r2, #15]
 800611a:	7459      	strb	r1, [r3, #17]
 800611c:	7dd1      	ldrb	r1, [r2, #23]
 800611e:	7699      	strb	r1, [r3, #26]
 8006120:	4283      	cmp	r3, r0
 8006122:	d1f3      	bne.n	800610c <ull_readdiagnostics+0x3f0>
 8006124:	f89d 3025 	ldrb.w	r3, [sp, #37]	; 0x25
 8006128:	77e3      	strb	r3, [r4, #31]
 800612a:	f89d 300f 	ldrb.w	r3, [sp, #15]
 800612e:	7163      	strb	r3, [r4, #5]
 8006130:	f89d 200e 	ldrb.w	r2, [sp, #14]
 8006134:	f89d 300d 	ldrb.w	r3, [sp, #13]
 8006138:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800613c:	80e3      	strh	r3, [r4, #6]
 800613e:	f89d 3016 	ldrb.w	r3, [sp, #22]
 8006142:	f89d 2017 	ldrb.w	r2, [sp, #23]
 8006146:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
 800614a:	f3c2 12cf 	ubfx	r2, r2, #7, #16
 800614e:	f8a4 200d 	strh.w	r2, [r4, #13]
 8006152:	f89d 2015 	ldrb.w	r2, [sp, #21]
 8006156:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 800615a:	f8a4 200f 	strh.w	r2, [r4, #15]
 800615e:	f89d 201f 	ldrb.w	r2, [sp, #31]
 8006162:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8006166:	f3c3 13cf 	ubfx	r3, r3, #7, #16
 800616a:	82e3      	strh	r3, [r4, #22]
 800616c:	f89d 201e 	ldrb.w	r2, [sp, #30]
 8006170:	f89d 301d 	ldrb.w	r3, [sp, #29]
 8006174:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8006178:	8323      	strh	r3, [r4, #24]
 800617a:	f89d 2027 	ldrb.w	r2, [sp, #39]	; 0x27
 800617e:	f89d 3026 	ldrb.w	r3, [sp, #38]	; 0x26
 8006182:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8006186:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800618a:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 800618e:	bf1c      	itt	ne
 8006190:	ea6f 4383 	mvnne.w	r3, r3, lsl #18
 8006194:	ea6f 4393 	mvnne.w	r3, r3, lsr #18
 8006198:	8423      	strh	r3, [r4, #32]
 800619a:	f89d 2029 	ldrb.w	r2, [sp, #41]	; 0x29
 800619e:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
 80061a2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80061a6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80061aa:	8463      	strh	r3, [r4, #34]	; 0x22
 80061ac:	f89d 202f 	ldrb.w	r2, [sp, #47]	; 0x2f
 80061b0:	f89d 302e 	ldrb.w	r3, [sp, #46]	; 0x2e
 80061b4:	041b      	lsls	r3, r3, #16
 80061b6:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80061ba:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 80061be:	4313      	orrs	r3, r2
 80061c0:	f89d 202d 	ldrb.w	r2, [sp, #45]	; 0x2d
 80061c4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80061c8:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
 80061cc:	6263      	str	r3, [r4, #36]	; 0x24
 80061ce:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 80061d0:	7e1b      	ldrb	r3, [r3, #24]
 80061d2:	f013 0f01 	tst.w	r3, #1
 80061d6:	f43f af75 	beq.w	80060c4 <ull_readdiagnostics+0x3a8>
 80061da:	f89d 2033 	ldrb.w	r2, [sp, #51]	; 0x33
 80061de:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
 80061e2:	041b      	lsls	r3, r3, #16
 80061e4:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80061e8:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
 80061ec:	4313      	orrs	r3, r2
 80061ee:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
 80061f2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80061f6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80061fa:	62a3      	str	r3, [r4, #40]	; 0x28
 80061fc:	f89d 2037 	ldrb.w	r2, [sp, #55]	; 0x37
 8006200:	f89d 3036 	ldrb.w	r3, [sp, #54]	; 0x36
 8006204:	041b      	lsls	r3, r3, #16
 8006206:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800620a:	f89d 2034 	ldrb.w	r2, [sp, #52]	; 0x34
 800620e:	4313      	orrs	r3, r2
 8006210:	f89d 2035 	ldrb.w	r2, [sp, #53]	; 0x35
 8006214:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8006218:	f3c3 0310 	ubfx	r3, r3, #0, #17
 800621c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800621e:	f89d 203b 	ldrb.w	r2, [sp, #59]	; 0x3b
 8006222:	f89d 303a 	ldrb.w	r3, [sp, #58]	; 0x3a
 8006226:	041b      	lsls	r3, r3, #16
 8006228:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800622c:	f89d 2038 	ldrb.w	r2, [sp, #56]	; 0x38
 8006230:	4313      	orrs	r3, r2
 8006232:	f89d 2039 	ldrb.w	r2, [sp, #57]	; 0x39
 8006236:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800623a:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800623e:	6323      	str	r3, [r4, #48]	; 0x30
 8006240:	f89d 203f 	ldrb.w	r2, [sp, #63]	; 0x3f
 8006244:	f89d 303e 	ldrb.w	r3, [sp, #62]	; 0x3e
 8006248:	041b      	lsls	r3, r3, #16
 800624a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800624e:	f89d 203c 	ldrb.w	r2, [sp, #60]	; 0x3c
 8006252:	4313      	orrs	r3, r2
 8006254:	f89d 203d 	ldrb.w	r2, [sp, #61]	; 0x3d
 8006258:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800625c:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8006260:	6363      	str	r3, [r4, #52]	; 0x34
 8006262:	f89d 2043 	ldrb.w	r2, [sp, #67]	; 0x43
 8006266:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
 800626a:	041b      	lsls	r3, r3, #16
 800626c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8006270:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
 8006274:	4313      	orrs	r3, r2
 8006276:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
 800627a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800627e:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8006282:	63a3      	str	r3, [r4, #56]	; 0x38
 8006284:	f89d 2051 	ldrb.w	r2, [sp, #81]	; 0x51
 8006288:	f89d 3050 	ldrb.w	r3, [sp, #80]	; 0x50
 800628c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8006290:	87a3      	strh	r3, [r4, #60]	; 0x3c
 8006292:	f89d 2061 	ldrb.w	r2, [sp, #97]	; 0x61
 8006296:	f89d 3060 	ldrb.w	r3, [sp, #96]	; 0x60
 800629a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800629e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80062a2:	87e3      	strh	r3, [r4, #62]	; 0x3e
 80062a4:	f89d 2067 	ldrb.w	r2, [sp, #103]	; 0x67
 80062a8:	f89d 3066 	ldrb.w	r3, [sp, #102]	; 0x66
 80062ac:	041b      	lsls	r3, r3, #16
 80062ae:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80062b2:	f89d 2064 	ldrb.w	r2, [sp, #100]	; 0x64
 80062b6:	4313      	orrs	r3, r2
 80062b8:	f89d 2065 	ldrb.w	r2, [sp, #101]	; 0x65
 80062bc:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80062c0:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 80062c4:	6423      	str	r3, [r4, #64]	; 0x40
 80062c6:	f89d 2069 	ldrb.w	r2, [sp, #105]	; 0x69
 80062ca:	f89d 3068 	ldrb.w	r3, [sp, #104]	; 0x68
 80062ce:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80062d2:	6463      	str	r3, [r4, #68]	; 0x44
 80062d4:	f89d 206f 	ldrb.w	r2, [sp, #111]	; 0x6f
 80062d8:	f89d 306e 	ldrb.w	r3, [sp, #110]	; 0x6e
 80062dc:	041b      	lsls	r3, r3, #16
 80062de:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80062e2:	f89d 206c 	ldrb.w	r2, [sp, #108]	; 0x6c
 80062e6:	4313      	orrs	r3, r2
 80062e8:	f89d 206d 	ldrb.w	r2, [sp, #109]	; 0x6d
 80062ec:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80062f0:	f3c3 0315 	ubfx	r3, r3, #0, #22
 80062f4:	64a3      	str	r3, [r4, #72]	; 0x48
 80062f6:	f89d 2073 	ldrb.w	r2, [sp, #115]	; 0x73
 80062fa:	f89d 3072 	ldrb.w	r3, [sp, #114]	; 0x72
 80062fe:	041b      	lsls	r3, r3, #16
 8006300:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8006304:	f89d 2070 	ldrb.w	r2, [sp, #112]	; 0x70
 8006308:	4313      	orrs	r3, r2
 800630a:	f89d 2071 	ldrb.w	r2, [sp, #113]	; 0x71
 800630e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8006312:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8006316:	64e3      	str	r3, [r4, #76]	; 0x4c
 8006318:	f89d 2077 	ldrb.w	r2, [sp, #119]	; 0x77
 800631c:	f89d 3076 	ldrb.w	r3, [sp, #118]	; 0x76
 8006320:	041b      	lsls	r3, r3, #16
 8006322:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8006326:	f89d 2074 	ldrb.w	r2, [sp, #116]	; 0x74
 800632a:	4313      	orrs	r3, r2
 800632c:	f89d 2075 	ldrb.w	r2, [sp, #117]	; 0x75
 8006330:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8006334:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8006338:	6523      	str	r3, [r4, #80]	; 0x50
 800633a:	f89d 2085 	ldrb.w	r2, [sp, #133]	; 0x85
 800633e:	f89d 3084 	ldrb.w	r3, [sp, #132]	; 0x84
 8006342:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8006346:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800634a:	f8a4 3054 	strh.w	r3, [r4, #84]	; 0x54
 800634e:	f89d 2095 	ldrb.w	r2, [sp, #149]	; 0x95
 8006352:	f89d 3094 	ldrb.w	r3, [sp, #148]	; 0x94
 8006356:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800635a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800635e:	f8a4 3056 	strh.w	r3, [r4, #86]	; 0x56
 8006362:	f89d 20af 	ldrb.w	r2, [sp, #175]	; 0xaf
 8006366:	f89d 30ae 	ldrb.w	r3, [sp, #174]	; 0xae
 800636a:	041b      	lsls	r3, r3, #16
 800636c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8006370:	f89d 20ac 	ldrb.w	r2, [sp, #172]	; 0xac
 8006374:	4313      	orrs	r3, r2
 8006376:	f89d 20ad 	ldrb.w	r2, [sp, #173]	; 0xad
 800637a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800637e:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8006382:	65a3      	str	r3, [r4, #88]	; 0x58
 8006384:	f89d 20b1 	ldrb.w	r2, [sp, #177]	; 0xb1
 8006388:	f89d 30b0 	ldrb.w	r3, [sp, #176]	; 0xb0
 800638c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8006390:	65e3      	str	r3, [r4, #92]	; 0x5c
 8006392:	f89d 20b7 	ldrb.w	r2, [sp, #183]	; 0xb7
 8006396:	f89d 30b6 	ldrb.w	r3, [sp, #182]	; 0xb6
 800639a:	041b      	lsls	r3, r3, #16
 800639c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80063a0:	f89d 20b4 	ldrb.w	r2, [sp, #180]	; 0xb4
 80063a4:	4313      	orrs	r3, r2
 80063a6:	f89d 20b5 	ldrb.w	r2, [sp, #181]	; 0xb5
 80063aa:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80063ae:	f3c3 0315 	ubfx	r3, r3, #0, #22
 80063b2:	6623      	str	r3, [r4, #96]	; 0x60
 80063b4:	f89d 20bb 	ldrb.w	r2, [sp, #187]	; 0xbb
 80063b8:	f89d 30ba 	ldrb.w	r3, [sp, #186]	; 0xba
 80063bc:	041b      	lsls	r3, r3, #16
 80063be:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80063c2:	f89d 20b8 	ldrb.w	r2, [sp, #184]	; 0xb8
 80063c6:	4313      	orrs	r3, r2
 80063c8:	f89d 20b9 	ldrb.w	r2, [sp, #185]	; 0xb9
 80063cc:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80063d0:	f3c3 0315 	ubfx	r3, r3, #0, #22
 80063d4:	6663      	str	r3, [r4, #100]	; 0x64
 80063d6:	f89d 20bf 	ldrb.w	r2, [sp, #191]	; 0xbf
 80063da:	f89d 30be 	ldrb.w	r3, [sp, #190]	; 0xbe
 80063de:	041b      	lsls	r3, r3, #16
 80063e0:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80063e4:	f89d 20bc 	ldrb.w	r2, [sp, #188]	; 0xbc
 80063e8:	4313      	orrs	r3, r2
 80063ea:	f89d 20bd 	ldrb.w	r2, [sp, #189]	; 0xbd
 80063ee:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80063f2:	f3c3 0315 	ubfx	r3, r3, #0, #22
 80063f6:	66a3      	str	r3, [r4, #104]	; 0x68
 80063f8:	f89d 20cd 	ldrb.w	r2, [sp, #205]	; 0xcd
 80063fc:	f89d 30cc 	ldrb.w	r3, [sp, #204]	; 0xcc
 8006400:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8006404:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8006408:	f8a4 306c 	strh.w	r3, [r4, #108]	; 0x6c
 800640c:	f89d 20dd 	ldrb.w	r2, [sp, #221]	; 0xdd
 8006410:	f89d 30dc 	ldrb.w	r3, [sp, #220]	; 0xdc
 8006414:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8006418:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800641c:	f8a4 306e 	strh.w	r3, [r4, #110]	; 0x6e
 8006420:	e650      	b.n	80060c4 <ull_readdiagnostics+0x3a8>
 8006422:	ab02      	add	r3, sp, #8
 8006424:	9300      	str	r3, [sp, #0]
 8006426:	2328      	movs	r3, #40	; 0x28
 8006428:	2200      	movs	r2, #0
 800642a:	f44f 2140 	mov.w	r1, #786432	; 0xc0000
 800642e:	f7ff fc35 	bl	8005c9c <dwt_readfromdevice>
 8006432:	e668      	b.n	8006106 <ull_readdiagnostics+0x3ea>

08006434 <ull_readrxtimestamp>:
 8006434:	b500      	push	{lr}
 8006436:	b083      	sub	sp, #12
 8006438:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800643a:	7bdb      	ldrb	r3, [r3, #15]
 800643c:	2b01      	cmp	r3, #1
 800643e:	d00b      	beq.n	8006458 <ull_readrxtimestamp+0x24>
 8006440:	2b03      	cmp	r3, #3
 8006442:	d110      	bne.n	8006466 <ull_readrxtimestamp+0x32>
 8006444:	9100      	str	r1, [sp, #0]
 8006446:	2305      	movs	r3, #5
 8006448:	2204      	movs	r2, #4
 800644a:	f44f 11f0 	mov.w	r1, #1966080	; 0x1e0000
 800644e:	f7ff fc25 	bl	8005c9c <dwt_readfromdevice>
 8006452:	b003      	add	sp, #12
 8006454:	f85d fb04 	ldr.w	pc, [sp], #4
 8006458:	9100      	str	r1, [sp, #0]
 800645a:	2305      	movs	r3, #5
 800645c:	2200      	movs	r2, #0
 800645e:	4905      	ldr	r1, [pc, #20]	; (8006474 <ull_readrxtimestamp+0x40>)
 8006460:	f7ff fc1c 	bl	8005c9c <dwt_readfromdevice>
 8006464:	e7f5      	b.n	8006452 <ull_readrxtimestamp+0x1e>
 8006466:	9100      	str	r1, [sp, #0]
 8006468:	2305      	movs	r3, #5
 800646a:	2200      	movs	r2, #0
 800646c:	2164      	movs	r1, #100	; 0x64
 800646e:	f7ff fc15 	bl	8005c9c <dwt_readfromdevice>
 8006472:	e7ee      	b.n	8006452 <ull_readrxtimestamp+0x1e>
 8006474:	00180004 	.word	0x00180004

08006478 <dwt_writetodevice>:
 8006478:	b510      	push	{r4, lr}
 800647a:	b082      	sub	sp, #8
 800647c:	f44f 4400 	mov.w	r4, #32768	; 0x8000
 8006480:	9401      	str	r4, [sp, #4]
 8006482:	9c04      	ldr	r4, [sp, #16]
 8006484:	9400      	str	r4, [sp, #0]
 8006486:	f7ff fb86 	bl	8005b96 <dwt_xfer3xxx>
 800648a:	b002      	add	sp, #8
 800648c:	bd10      	pop	{r4, pc}

0800648e <dwt_write8bitoffsetreg>:
 800648e:	b510      	push	{r4, lr}
 8006490:	b084      	sub	sp, #16
 8006492:	ac04      	add	r4, sp, #16
 8006494:	f804 3d01 	strb.w	r3, [r4, #-1]!
 8006498:	9400      	str	r4, [sp, #0]
 800649a:	2301      	movs	r3, #1
 800649c:	b292      	uxth	r2, r2
 800649e:	f7ff ffeb 	bl	8006478 <dwt_writetodevice>
 80064a2:	b004      	add	sp, #16
 80064a4:	bd10      	pop	{r4, pc}
	...

080064a8 <ull_getframelength>:
 80064a8:	b510      	push	{r4, lr}
 80064aa:	4604      	mov	r4, r0
 80064ac:	6d03      	ldr	r3, [r0, #80]	; 0x50
 80064ae:	7bdb      	ldrb	r3, [r3, #15]
 80064b0:	2b01      	cmp	r3, #1
 80064b2:	d013      	beq.n	80064dc <ull_getframelength+0x34>
 80064b4:	2b03      	cmp	r3, #3
 80064b6:	d11d      	bne.n	80064f4 <ull_getframelength+0x4c>
 80064b8:	23f0      	movs	r3, #240	; 0xf0
 80064ba:	2200      	movs	r2, #0
 80064bc:	4912      	ldr	r1, [pc, #72]	; (8006508 <ull_getframelength+0x60>)
 80064be:	f7ff ffe6 	bl	800648e <dwt_write8bitoffsetreg>
 80064c2:	2200      	movs	r2, #0
 80064c4:	f44f 11f0 	mov.w	r1, #1966080	; 0x1e0000
 80064c8:	4620      	mov	r0, r4
 80064ca:	f7ff fc07 	bl	8005cdc <dwt_read16bitoffsetreg>
 80064ce:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80064d0:	7b1a      	ldrb	r2, [r3, #12]
 80064d2:	b1a2      	cbz	r2, 80064fe <ull_getframelength+0x56>
 80064d4:	f3c0 0009 	ubfx	r0, r0, #0, #10
 80064d8:	8458      	strh	r0, [r3, #34]	; 0x22
 80064da:	bd10      	pop	{r4, pc}
 80064dc:	230f      	movs	r3, #15
 80064de:	2200      	movs	r2, #0
 80064e0:	4909      	ldr	r1, [pc, #36]	; (8006508 <ull_getframelength+0x60>)
 80064e2:	f7ff ffd4 	bl	800648e <dwt_write8bitoffsetreg>
 80064e6:	2200      	movs	r2, #0
 80064e8:	f44f 11c0 	mov.w	r1, #1572864	; 0x180000
 80064ec:	4620      	mov	r0, r4
 80064ee:	f7ff fbf5 	bl	8005cdc <dwt_read16bitoffsetreg>
 80064f2:	e7ec      	b.n	80064ce <ull_getframelength+0x26>
 80064f4:	2200      	movs	r2, #0
 80064f6:	214c      	movs	r1, #76	; 0x4c
 80064f8:	f7ff fbf0 	bl	8005cdc <dwt_read16bitoffsetreg>
 80064fc:	e7e7      	b.n	80064ce <ull_getframelength+0x26>
 80064fe:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8006502:	8458      	strh	r0, [r3, #34]	; 0x22
 8006504:	e7e9      	b.n	80064da <ull_getframelength+0x32>
 8006506:	bf00      	nop
 8006508:	00010024 	.word	0x00010024

0800650c <ull_configeventcounters>:
 800650c:	b538      	push	{r3, r4, r5, lr}
 800650e:	4605      	mov	r5, r0
 8006510:	460c      	mov	r4, r1
 8006512:	2302      	movs	r3, #2
 8006514:	2200      	movs	r2, #0
 8006516:	f44f 2170 	mov.w	r1, #983040	; 0xf0000
 800651a:	f7ff ffb8 	bl	800648e <dwt_write8bitoffsetreg>
 800651e:	b904      	cbnz	r4, 8006522 <ull_configeventcounters+0x16>
 8006520:	bd38      	pop	{r3, r4, r5, pc}
 8006522:	2301      	movs	r3, #1
 8006524:	2200      	movs	r2, #0
 8006526:	f44f 2170 	mov.w	r1, #983040	; 0xf0000
 800652a:	4628      	mov	r0, r5
 800652c:	f7ff ffaf 	bl	800648e <dwt_write8bitoffsetreg>
 8006530:	e7f6      	b.n	8006520 <ull_configeventcounters+0x14>

08006532 <dwt_write16bitoffsetreg>:
 8006532:	b500      	push	{lr}
 8006534:	b085      	sub	sp, #20
 8006536:	f88d 300c 	strb.w	r3, [sp, #12]
 800653a:	0a1b      	lsrs	r3, r3, #8
 800653c:	f88d 300d 	strb.w	r3, [sp, #13]
 8006540:	ab03      	add	r3, sp, #12
 8006542:	9300      	str	r3, [sp, #0]
 8006544:	2302      	movs	r3, #2
 8006546:	b292      	uxth	r2, r2
 8006548:	f7ff ff96 	bl	8006478 <dwt_writetodevice>
 800654c:	b005      	add	sp, #20
 800654e:	f85d fb04 	ldr.w	pc, [sp], #4
	...

08006554 <ull_clearaonconfig>:
 8006554:	b538      	push	{r3, r4, r5, lr}
 8006556:	4604      	mov	r4, r0
 8006558:	2300      	movs	r3, #0
 800655a:	461a      	mov	r2, r3
 800655c:	f44f 2120 	mov.w	r1, #655360	; 0xa0000
 8006560:	f7ff ffe7 	bl	8006532 <dwt_write16bitoffsetreg>
 8006564:	2300      	movs	r3, #0
 8006566:	461a      	mov	r2, r3
 8006568:	4908      	ldr	r1, [pc, #32]	; (800658c <ull_clearaonconfig+0x38>)
 800656a:	4620      	mov	r0, r4
 800656c:	f7ff ff8f 	bl	800648e <dwt_write8bitoffsetreg>
 8006570:	4d07      	ldr	r5, [pc, #28]	; (8006590 <ull_clearaonconfig+0x3c>)
 8006572:	2300      	movs	r3, #0
 8006574:	461a      	mov	r2, r3
 8006576:	4629      	mov	r1, r5
 8006578:	4620      	mov	r0, r4
 800657a:	f7ff ff88 	bl	800648e <dwt_write8bitoffsetreg>
 800657e:	2302      	movs	r3, #2
 8006580:	2200      	movs	r2, #0
 8006582:	4629      	mov	r1, r5
 8006584:	4620      	mov	r0, r4
 8006586:	f7ff ff82 	bl	800648e <dwt_write8bitoffsetreg>
 800658a:	bd38      	pop	{r3, r4, r5, pc}
 800658c:	000a0014 	.word	0x000a0014
 8006590:	000a0004 	.word	0x000a0004

08006594 <ull_force_clocks>:
 8006594:	b508      	push	{r3, lr}
 8006596:	2901      	cmp	r1, #1
 8006598:	d002      	beq.n	80065a0 <ull_force_clocks+0xc>
 800659a:	2905      	cmp	r1, #5
 800659c:	d007      	beq.n	80065ae <ull_force_clocks+0x1a>
 800659e:	bd08      	pop	{r3, pc}
 80065a0:	f641 0322 	movw	r3, #6178	; 0x1822
 80065a4:	2200      	movs	r2, #0
 80065a6:	4905      	ldr	r1, [pc, #20]	; (80065bc <ull_force_clocks+0x28>)
 80065a8:	f7ff ffc3 	bl	8006532 <dwt_write16bitoffsetreg>
 80065ac:	e7f7      	b.n	800659e <ull_force_clocks+0xa>
 80065ae:	f44f 7300 	mov.w	r3, #512	; 0x200
 80065b2:	2200      	movs	r2, #0
 80065b4:	4901      	ldr	r1, [pc, #4]	; (80065bc <ull_force_clocks+0x28>)
 80065b6:	f7ff ffbc 	bl	8006532 <dwt_write16bitoffsetreg>
 80065ba:	e7f0      	b.n	800659e <ull_force_clocks+0xa>
 80065bc:	00110004 	.word	0x00110004

080065c0 <__dwt_otp_write_wdata_id_reg>:
 80065c0:	b538      	push	{r3, r4, r5, lr}
 80065c2:	4605      	mov	r5, r0
 80065c4:	460c      	mov	r4, r1
 80065c6:	f441 7300 	orr.w	r3, r1, #512	; 0x200
 80065ca:	b29b      	uxth	r3, r3
 80065cc:	2200      	movs	r2, #0
 80065ce:	f44f 2130 	mov.w	r1, #720896	; 0xb0000
 80065d2:	f7ff ffae 	bl	8006532 <dwt_write16bitoffsetreg>
 80065d6:	b2a3      	uxth	r3, r4
 80065d8:	2200      	movs	r2, #0
 80065da:	f44f 2130 	mov.w	r1, #720896	; 0xb0000
 80065de:	4628      	mov	r0, r5
 80065e0:	f7ff ffa7 	bl	8006532 <dwt_write16bitoffsetreg>
 80065e4:	bd38      	pop	{r3, r4, r5, pc}
	...

080065e8 <_dwt_otpread>:
 80065e8:	b570      	push	{r4, r5, r6, lr}
 80065ea:	4604      	mov	r4, r0
 80065ec:	460e      	mov	r6, r1
 80065ee:	4d0c      	ldr	r5, [pc, #48]	; (8006620 <_dwt_otpread+0x38>)
 80065f0:	2301      	movs	r3, #1
 80065f2:	2200      	movs	r2, #0
 80065f4:	4629      	mov	r1, r5
 80065f6:	f7ff ff9c 	bl	8006532 <dwt_write16bitoffsetreg>
 80065fa:	4633      	mov	r3, r6
 80065fc:	2200      	movs	r2, #0
 80065fe:	4909      	ldr	r1, [pc, #36]	; (8006624 <_dwt_otpread+0x3c>)
 8006600:	4620      	mov	r0, r4
 8006602:	f7ff ff96 	bl	8006532 <dwt_write16bitoffsetreg>
 8006606:	2302      	movs	r3, #2
 8006608:	2200      	movs	r2, #0
 800660a:	4629      	mov	r1, r5
 800660c:	4620      	mov	r0, r4
 800660e:	f7ff ff90 	bl	8006532 <dwt_write16bitoffsetreg>
 8006612:	2200      	movs	r2, #0
 8006614:	4904      	ldr	r1, [pc, #16]	; (8006628 <_dwt_otpread+0x40>)
 8006616:	4620      	mov	r0, r4
 8006618:	f7ff fb4a 	bl	8005cb0 <dwt_read32bitoffsetreg>
 800661c:	bd70      	pop	{r4, r5, r6, pc}
 800661e:	bf00      	nop
 8006620:	000b0008 	.word	0x000b0008
 8006624:	000b0004 	.word	0x000b0004
 8006628:	000b0010 	.word	0x000b0010

0800662c <ull_aon_read>:
 800662c:	b538      	push	{r3, r4, r5, lr}
 800662e:	4604      	mov	r4, r0
 8006630:	460b      	mov	r3, r1
 8006632:	2200      	movs	r2, #0
 8006634:	490a      	ldr	r1, [pc, #40]	; (8006660 <ull_aon_read+0x34>)
 8006636:	f7ff ff7c 	bl	8006532 <dwt_write16bitoffsetreg>
 800663a:	4d0a      	ldr	r5, [pc, #40]	; (8006664 <ull_aon_read+0x38>)
 800663c:	2388      	movs	r3, #136	; 0x88
 800663e:	2200      	movs	r2, #0
 8006640:	4629      	mov	r1, r5
 8006642:	4620      	mov	r0, r4
 8006644:	f7ff ff23 	bl	800648e <dwt_write8bitoffsetreg>
 8006648:	2300      	movs	r3, #0
 800664a:	461a      	mov	r2, r3
 800664c:	4629      	mov	r1, r5
 800664e:	4620      	mov	r0, r4
 8006650:	f7ff ff1d 	bl	800648e <dwt_write8bitoffsetreg>
 8006654:	2200      	movs	r2, #0
 8006656:	4904      	ldr	r1, [pc, #16]	; (8006668 <ull_aon_read+0x3c>)
 8006658:	4620      	mov	r0, r4
 800665a:	f7ff fb51 	bl	8005d00 <dwt_read8bitoffsetreg>
 800665e:	bd38      	pop	{r3, r4, r5, pc}
 8006660:	000a000c 	.word	0x000a000c
 8006664:	000a0004 	.word	0x000a0004
 8006668:	000a0008 	.word	0x000a0008

0800666c <ull_aon_write>:
 800666c:	b570      	push	{r4, r5, r6, lr}
 800666e:	4604      	mov	r4, r0
 8006670:	460b      	mov	r3, r1
 8006672:	4615      	mov	r5, r2
 8006674:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8006678:	bf34      	ite	cc
 800667a:	2600      	movcc	r6, #0
 800667c:	2620      	movcs	r6, #32
 800667e:	2200      	movs	r2, #0
 8006680:	490b      	ldr	r1, [pc, #44]	; (80066b0 <ull_aon_write+0x44>)
 8006682:	f7ff ff56 	bl	8006532 <dwt_write16bitoffsetreg>
 8006686:	462b      	mov	r3, r5
 8006688:	2200      	movs	r2, #0
 800668a:	490a      	ldr	r1, [pc, #40]	; (80066b4 <ull_aon_write+0x48>)
 800668c:	4620      	mov	r0, r4
 800668e:	f7ff fefe 	bl	800648e <dwt_write8bitoffsetreg>
 8006692:	4d09      	ldr	r5, [pc, #36]	; (80066b8 <ull_aon_write+0x4c>)
 8006694:	f046 0390 	orr.w	r3, r6, #144	; 0x90
 8006698:	2200      	movs	r2, #0
 800669a:	4629      	mov	r1, r5
 800669c:	4620      	mov	r0, r4
 800669e:	f7ff fef6 	bl	800648e <dwt_write8bitoffsetreg>
 80066a2:	2300      	movs	r3, #0
 80066a4:	461a      	mov	r2, r3
 80066a6:	4629      	mov	r1, r5
 80066a8:	4620      	mov	r0, r4
 80066aa:	f7ff fef0 	bl	800648e <dwt_write8bitoffsetreg>
 80066ae:	bd70      	pop	{r4, r5, r6, pc}
 80066b0:	000a000c 	.word	0x000a000c
 80066b4:	000a0010 	.word	0x000a0010
 80066b8:	000a0004 	.word	0x000a0004

080066bc <ull_configuresleep>:
 80066bc:	b570      	push	{r4, r5, r6, lr}
 80066be:	4604      	mov	r4, r0
 80066c0:	460d      	mov	r5, r1
 80066c2:	4616      	mov	r6, r2
 80066c4:	2200      	movs	r2, #0
 80066c6:	f240 110b 	movw	r1, #267	; 0x10b
 80066ca:	f7ff ffcf 	bl	800666c <ull_aon_write>
 80066ce:	f44f 7182 	mov.w	r1, #260	; 0x104
 80066d2:	4620      	mov	r0, r4
 80066d4:	f7ff ffaa 	bl	800662c <ull_aon_read>
 80066d8:	f000 021f 	and.w	r2, r0, #31
 80066dc:	f44f 7182 	mov.w	r1, #260	; 0x104
 80066e0:	4620      	mov	r0, r4
 80066e2:	f7ff ffc3 	bl	800666c <ull_aon_write>
 80066e6:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80066e8:	8a5a      	ldrh	r2, [r3, #18]
 80066ea:	4315      	orrs	r5, r2
 80066ec:	825d      	strh	r5, [r3, #18]
 80066ee:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80066f0:	8a5b      	ldrh	r3, [r3, #18]
 80066f2:	2200      	movs	r2, #0
 80066f4:	f44f 2120 	mov.w	r1, #655360	; 0xa0000
 80066f8:	4620      	mov	r0, r4
 80066fa:	f7ff ff1a 	bl	8006532 <dwt_write16bitoffsetreg>
 80066fe:	4633      	mov	r3, r6
 8006700:	2200      	movs	r2, #0
 8006702:	4902      	ldr	r1, [pc, #8]	; (800670c <ull_configuresleep+0x50>)
 8006704:	4620      	mov	r0, r4
 8006706:	f7ff fec2 	bl	800648e <dwt_write8bitoffsetreg>
 800670a:	bd70      	pop	{r4, r5, r6, pc}
 800670c:	000a0014 	.word	0x000a0014

08006710 <ull_signal_rx_buff_free>:
 8006710:	b510      	push	{r4, lr}
 8006712:	b082      	sub	sp, #8
 8006714:	4604      	mov	r4, r0
 8006716:	2200      	movs	r2, #0
 8006718:	9200      	str	r2, [sp, #0]
 800671a:	4613      	mov	r3, r2
 800671c:	2113      	movs	r1, #19
 800671e:	f7ff feab 	bl	8006478 <dwt_writetodevice>
 8006722:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8006724:	7bda      	ldrb	r2, [r3, #15]
 8006726:	2a03      	cmp	r2, #3
 8006728:	bf0c      	ite	eq
 800672a:	2201      	moveq	r2, #1
 800672c:	2203      	movne	r2, #3
 800672e:	73da      	strb	r2, [r3, #15]
 8006730:	b002      	add	sp, #8
 8006732:	bd10      	pop	{r4, pc}

08006734 <dwt_write32bitoffsetreg>:
 8006734:	b510      	push	{r4, lr}
 8006736:	b084      	sub	sp, #16
 8006738:	f88d 300c 	strb.w	r3, [sp, #12]
 800673c:	0a1c      	lsrs	r4, r3, #8
 800673e:	f88d 400d 	strb.w	r4, [sp, #13]
 8006742:	0c1c      	lsrs	r4, r3, #16
 8006744:	f88d 400e 	strb.w	r4, [sp, #14]
 8006748:	0e1b      	lsrs	r3, r3, #24
 800674a:	f88d 300f 	strb.w	r3, [sp, #15]
 800674e:	ab03      	add	r3, sp, #12
 8006750:	9300      	str	r3, [sp, #0]
 8006752:	2304      	movs	r3, #4
 8006754:	b292      	uxth	r2, r2
 8006756:	f7ff fe8f 	bl	8006478 <dwt_writetodevice>
 800675a:	b004      	add	sp, #16
 800675c:	bd10      	pop	{r4, pc}
	...

08006760 <ull_isr>:
 8006760:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006762:	4604      	mov	r4, r0
 8006764:	2200      	movs	r2, #0
 8006766:	f44f 11f8 	mov.w	r1, #2031616	; 0x1f0000
 800676a:	f7ff fac9 	bl	8005d00 <dwt_read8bitoffsetreg>
 800676e:	4605      	mov	r5, r0
 8006770:	2200      	movs	r2, #0
 8006772:	2144      	movs	r1, #68	; 0x44
 8006774:	4620      	mov	r0, r4
 8006776:	f7ff fa9b 	bl	8005cb0 <dwt_read32bitoffsetreg>
 800677a:	4606      	mov	r6, r0
 800677c:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800677e:	2200      	movs	r2, #0
 8006780:	845a      	strh	r2, [r3, #34]	; 0x22
 8006782:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8006786:	61da      	str	r2, [r3, #28]
 8006788:	841a      	strh	r2, [r3, #32]
 800678a:	629a      	str	r2, [r3, #40]	; 0x28
 800678c:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800678e:	629c      	str	r4, [r3, #40]	; 0x28
 8006790:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8006792:	61d8      	str	r0, [r3, #28]
 8006794:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8006796:	7dd3      	ldrb	r3, [r2, #23]
 8006798:	f003 0303 	and.w	r3, r3, #3
 800679c:	2b03      	cmp	r3, #3
 800679e:	d079      	beq.n	8006894 <ull_isr+0x134>
 80067a0:	f416 6f80 	tst.w	r6, #1024	; 0x400
 80067a4:	d005      	beq.n	80067b2 <ull_isr+0x52>
 80067a6:	f892 3024 	ldrb.w	r3, [r2, #36]	; 0x24
 80067aa:	f043 0304 	orr.w	r3, r3, #4
 80067ae:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
 80067b2:	f015 0f80 	tst.w	r5, #128	; 0x80
 80067b6:	d174      	bne.n	80068a2 <ull_isr+0x142>
 80067b8:	f015 0f01 	tst.w	r5, #1
 80067bc:	f040 80a3 	bne.w	8006906 <ull_isr+0x1a6>
 80067c0:	f015 0f40 	tst.w	r5, #64	; 0x40
 80067c4:	d00b      	beq.n	80067de <ull_isr+0x7e>
 80067c6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80067c8:	b113      	cbz	r3, 80067d0 <ull_isr+0x70>
 80067ca:	6d20      	ldr	r0, [r4, #80]	; 0x50
 80067cc:	301c      	adds	r0, #28
 80067ce:	4798      	blx	r3
 80067d0:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80067d4:	2202      	movs	r2, #2
 80067d6:	2144      	movs	r1, #68	; 0x44
 80067d8:	4620      	mov	r0, r4
 80067da:	f7ff feaa 	bl	8006532 <dwt_write16bitoffsetreg>
 80067de:	f015 0f08 	tst.w	r5, #8
 80067e2:	f000 80ea 	beq.w	80069ba <ull_isr+0x25a>
 80067e6:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80067e8:	2200      	movs	r2, #0
 80067ea:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80067ee:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80067f0:	7bdb      	ldrb	r3, [r3, #15]
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	f040 8095 	bne.w	8006922 <ull_isr+0x1c2>
 80067f8:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80067fa:	61de      	str	r6, [r3, #28]
 80067fc:	f416 2f80 	tst.w	r6, #262144	; 0x40000
 8006800:	f000 80a9 	beq.w	8006956 <ull_isr+0x1f6>
 8006804:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8006806:	f892 3024 	ldrb.w	r3, [r2, #36]	; 0x24
 800680a:	f043 0308 	orr.w	r3, r3, #8
 800680e:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
 8006812:	f44f 2780 	mov.w	r7, #262144	; 0x40000
 8006816:	f016 5f80 	tst.w	r6, #268435456	; 0x10000000
 800681a:	d008      	beq.n	800682e <ull_isr+0xce>
 800681c:	6d22      	ldr	r2, [r4, #80]	; 0x50
 800681e:	f892 3024 	ldrb.w	r3, [r2, #36]	; 0x24
 8006822:	f043 0310 	orr.w	r3, r3, #16
 8006826:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
 800682a:	f047 5780 	orr.w	r7, r7, #268435456	; 0x10000000
 800682e:	f416 5f00 	tst.w	r6, #8192	; 0x2000
 8006832:	d006      	beq.n	8006842 <ull_isr+0xe2>
 8006834:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8006836:	7dd3      	ldrb	r3, [r2, #23]
 8006838:	f003 0303 	and.w	r3, r3, #3
 800683c:	2b03      	cmp	r3, #3
 800683e:	f000 8096 	beq.w	800696e <ull_isr+0x20e>
 8006842:	f416 4f80 	tst.w	r6, #16384	; 0x4000
 8006846:	f040 809e 	bne.w	8006986 <ull_isr+0x226>
 800684a:	f447 43de 	orr.w	r3, r7, #28416	; 0x6f00
 800684e:	2200      	movs	r2, #0
 8006850:	2144      	movs	r1, #68	; 0x44
 8006852:	4620      	mov	r0, r4
 8006854:	f7ff ff6e 	bl	8006734 <dwt_write32bitoffsetreg>
 8006858:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800685a:	8c43      	ldrh	r3, [r0, #34]	; 0x22
 800685c:	2b00      	cmp	r3, #0
 800685e:	f040 80a1 	bne.w	80069a4 <ull_isr+0x244>
 8006862:	7dc3      	ldrb	r3, [r0, #23]
 8006864:	f003 0303 	and.w	r3, r3, #3
 8006868:	2b03      	cmp	r3, #3
 800686a:	f000 809b 	beq.w	80069a4 <ull_isr+0x244>
 800686e:	69c3      	ldr	r3, [r0, #28]
 8006870:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8006874:	61c3      	str	r3, [r0, #28]
 8006876:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8006878:	69d3      	ldr	r3, [r2, #28]
 800687a:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800687e:	61d3      	str	r3, [r2, #28]
 8006880:	69e3      	ldr	r3, [r4, #28]
 8006882:	b113      	cbz	r3, 800688a <ull_isr+0x12a>
 8006884:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8006886:	301c      	adds	r0, #28
 8006888:	4798      	blx	r3
 800688a:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800688c:	2200      	movs	r2, #0
 800688e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8006892:	e08b      	b.n	80069ac <ull_isr+0x24c>
 8006894:	f410 5f00 	tst.w	r0, #8192	; 0x2000
 8006898:	bf1c      	itt	ne
 800689a:	f045 0508 	orrne.w	r5, r5, #8
 800689e:	b2ed      	uxtbne	r5, r5
 80068a0:	e77e      	b.n	80067a0 <ull_isr+0x40>
 80068a2:	6d27      	ldr	r7, [r4, #80]	; 0x50
 80068a4:	2200      	movs	r2, #0
 80068a6:	2148      	movs	r1, #72	; 0x48
 80068a8:	4620      	mov	r0, r4
 80068aa:	f7ff fa17 	bl	8005cdc <dwt_read16bitoffsetreg>
 80068ae:	8438      	strh	r0, [r7, #32]
 80068b0:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80068b2:	7d9a      	ldrb	r2, [r3, #22]
 80068b4:	b11a      	cbz	r2, 80068be <ull_isr+0x15e>
 80068b6:	69da      	ldr	r2, [r3, #28]
 80068b8:	f012 0f04 	tst.w	r2, #4
 80068bc:	d103      	bne.n	80068c6 <ull_isr+0x166>
 80068be:	8c1b      	ldrh	r3, [r3, #32]
 80068c0:	f403 6360 	and.w	r3, r3, #3584	; 0xe00
 80068c4:	b18b      	cbz	r3, 80068ea <ull_isr+0x18a>
 80068c6:	2304      	movs	r3, #4
 80068c8:	2200      	movs	r2, #0
 80068ca:	2144      	movs	r1, #68	; 0x44
 80068cc:	4620      	mov	r0, r4
 80068ce:	f7ff fdde 	bl	800648e <dwt_write8bitoffsetreg>
 80068d2:	f44f 6360 	mov.w	r3, #3584	; 0xe00
 80068d6:	2200      	movs	r2, #0
 80068d8:	2148      	movs	r1, #72	; 0x48
 80068da:	4620      	mov	r0, r4
 80068dc:	f7ff fe29 	bl	8006532 <dwt_write16bitoffsetreg>
 80068e0:	6a23      	ldr	r3, [r4, #32]
 80068e2:	b113      	cbz	r3, 80068ea <ull_isr+0x18a>
 80068e4:	6d20      	ldr	r0, [r4, #80]	; 0x50
 80068e6:	301c      	adds	r0, #28
 80068e8:	4798      	blx	r3
 80068ea:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80068ec:	8c1b      	ldrh	r3, [r3, #32]
 80068ee:	f413 7f80 	tst.w	r3, #256	; 0x100
 80068f2:	f43f af61 	beq.w	80067b8 <ull_isr+0x58>
 80068f6:	f44f 7380 	mov.w	r3, #256	; 0x100
 80068fa:	2200      	movs	r2, #0
 80068fc:	2148      	movs	r1, #72	; 0x48
 80068fe:	4620      	mov	r0, r4
 8006900:	f7ff fe17 	bl	8006532 <dwt_write16bitoffsetreg>
 8006904:	e758      	b.n	80067b8 <ull_isr+0x58>
 8006906:	23f8      	movs	r3, #248	; 0xf8
 8006908:	2200      	movs	r2, #0
 800690a:	2144      	movs	r1, #68	; 0x44
 800690c:	4620      	mov	r0, r4
 800690e:	f7ff fdbe 	bl	800648e <dwt_write8bitoffsetreg>
 8006912:	6923      	ldr	r3, [r4, #16]
 8006914:	2b00      	cmp	r3, #0
 8006916:	f43f af53 	beq.w	80067c0 <ull_isr+0x60>
 800691a:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800691c:	301c      	adds	r0, #28
 800691e:	4798      	blx	r3
 8006920:	e74e      	b.n	80067c0 <ull_isr+0x60>
 8006922:	493b      	ldr	r1, [pc, #236]	; (8006a10 <ull_isr+0x2b0>)
 8006924:	4620      	mov	r0, r4
 8006926:	f7ff f9eb 	bl	8005d00 <dwt_read8bitoffsetreg>
 800692a:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800692c:	7bdb      	ldrb	r3, [r3, #15]
 800692e:	2b03      	cmp	r3, #3
 8006930:	bf08      	it	eq
 8006932:	f3c0 1007 	ubfxeq	r0, r0, #4, #8
 8006936:	f010 0f01 	tst.w	r0, #1
 800693a:	bf18      	it	ne
 800693c:	f446 4680 	orrne.w	r6, r6, #16384	; 0x4000
 8006940:	f010 0f02 	tst.w	r0, #2
 8006944:	bf18      	it	ne
 8006946:	f446 5600 	orrne.w	r6, r6, #8192	; 0x2000
 800694a:	f010 0f04 	tst.w	r0, #4
 800694e:	bf18      	it	ne
 8006950:	f446 6680 	orrne.w	r6, r6, #1024	; 0x400
 8006954:	e750      	b.n	80067f8 <ull_isr+0x98>
 8006956:	f416 6f80 	tst.w	r6, #1024	; 0x400
 800695a:	bf1f      	itttt	ne
 800695c:	6d22      	ldrne	r2, [r4, #80]	; 0x50
 800695e:	f892 3024 	ldrbne.w	r3, [r2, #36]	; 0x24
 8006962:	f043 0304 	orrne.w	r3, r3, #4
 8006966:	f882 3024 	strbne.w	r3, [r2, #36]	; 0x24
 800696a:	2700      	movs	r7, #0
 800696c:	e753      	b.n	8006816 <ull_isr+0xb6>
 800696e:	f892 3024 	ldrb.w	r3, [r2, #36]	; 0x24
 8006972:	f043 0302 	orr.w	r3, r3, #2
 8006976:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
 800697a:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800697c:	2200      	movs	r2, #0
 800697e:	845a      	strh	r2, [r3, #34]	; 0x22
 8006980:	f447 4700 	orr.w	r7, r7, #32768	; 0x8000
 8006984:	e761      	b.n	800684a <ull_isr+0xea>
 8006986:	4620      	mov	r0, r4
 8006988:	f7ff fd8e 	bl	80064a8 <ull_getframelength>
 800698c:	f410 4f00 	tst.w	r0, #32768	; 0x8000
 8006990:	f43f af5b 	beq.w	800684a <ull_isr+0xea>
 8006994:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8006996:	f892 3024 	ldrb.w	r3, [r2, #36]	; 0x24
 800699a:	f043 0301 	orr.w	r3, r3, #1
 800699e:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
 80069a2:	e752      	b.n	800684a <ull_isr+0xea>
 80069a4:	6963      	ldr	r3, [r4, #20]
 80069a6:	b10b      	cbz	r3, 80069ac <ull_isr+0x24c>
 80069a8:	301c      	adds	r0, #28
 80069aa:	4798      	blx	r3
 80069ac:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80069ae:	7bdb      	ldrb	r3, [r3, #15]
 80069b0:	b953      	cbnz	r3, 80069c8 <ull_isr+0x268>
 80069b2:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80069b4:	2200      	movs	r2, #0
 80069b6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80069ba:	f015 0f10 	tst.w	r5, #16
 80069be:	d107      	bne.n	80069d0 <ull_isr+0x270>
 80069c0:	f015 0f20 	tst.w	r5, #32
 80069c4:	d114      	bne.n	80069f0 <ull_isr+0x290>
 80069c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80069c8:	4620      	mov	r0, r4
 80069ca:	f7ff fea1 	bl	8006710 <ull_signal_rx_buff_free>
 80069ce:	e7f0      	b.n	80069b2 <ull_isr+0x252>
 80069d0:	4b10      	ldr	r3, [pc, #64]	; (8006a14 <ull_isr+0x2b4>)
 80069d2:	2200      	movs	r2, #0
 80069d4:	2144      	movs	r1, #68	; 0x44
 80069d6:	4620      	mov	r0, r4
 80069d8:	f7ff feac 	bl	8006734 <dwt_write32bitoffsetreg>
 80069dc:	69e3      	ldr	r3, [r4, #28]
 80069de:	b113      	cbz	r3, 80069e6 <ull_isr+0x286>
 80069e0:	6d20      	ldr	r0, [r4, #80]	; 0x50
 80069e2:	301c      	adds	r0, #28
 80069e4:	4798      	blx	r3
 80069e6:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80069e8:	2200      	movs	r2, #0
 80069ea:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80069ee:	e7e7      	b.n	80069c0 <ull_isr+0x260>
 80069f0:	4b09      	ldr	r3, [pc, #36]	; (8006a18 <ull_isr+0x2b8>)
 80069f2:	2200      	movs	r2, #0
 80069f4:	2144      	movs	r1, #68	; 0x44
 80069f6:	4620      	mov	r0, r4
 80069f8:	f7ff fe9c 	bl	8006734 <dwt_write32bitoffsetreg>
 80069fc:	69a3      	ldr	r3, [r4, #24]
 80069fe:	b113      	cbz	r3, 8006a06 <ull_isr+0x2a6>
 8006a00:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8006a02:	301c      	adds	r0, #28
 8006a04:	4798      	blx	r3
 8006a06:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8006a08:	2200      	movs	r2, #0
 8006a0a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8006a0e:	e7da      	b.n	80069c6 <ull_isr+0x266>
 8006a10:	00010024 	.word	0x00010024
 8006a14:	34059400 	.word	0x34059400
 8006a18:	10220400 	.word	0x10220400

08006a1c <_dwt_adjust_delaytime>:
 8006a1c:	b538      	push	{r3, r4, r5, lr}
 8006a1e:	4604      	mov	r4, r0
 8006a20:	b989      	cbnz	r1, 8006a46 <_dwt_adjust_delaytime+0x2a>
 8006a22:	2200      	movs	r2, #0
 8006a24:	212c      	movs	r1, #44	; 0x2c
 8006a26:	f7ff f943 	bl	8005cb0 <dwt_read32bitoffsetreg>
 8006a2a:	4605      	mov	r5, r0
 8006a2c:	2201      	movs	r2, #1
 8006a2e:	f44f 2160 	mov.w	r1, #917504	; 0xe0000
 8006a32:	4620      	mov	r0, r4
 8006a34:	f7ff f964 	bl	8005d00 <dwt_read8bitoffsetreg>
 8006a38:	1a2b      	subs	r3, r5, r0
 8006a3a:	2200      	movs	r2, #0
 8006a3c:	212c      	movs	r1, #44	; 0x2c
 8006a3e:	4620      	mov	r0, r4
 8006a40:	f7ff fe78 	bl	8006734 <dwt_write32bitoffsetreg>
 8006a44:	bd38      	pop	{r3, r4, r5, pc}
 8006a46:	2200      	movs	r2, #0
 8006a48:	212c      	movs	r1, #44	; 0x2c
 8006a4a:	f7ff f931 	bl	8005cb0 <dwt_read32bitoffsetreg>
 8006a4e:	4605      	mov	r5, r0
 8006a50:	2201      	movs	r2, #1
 8006a52:	4905      	ldr	r1, [pc, #20]	; (8006a68 <_dwt_adjust_delaytime+0x4c>)
 8006a54:	4620      	mov	r0, r4
 8006a56:	f7ff f953 	bl	8005d00 <dwt_read8bitoffsetreg>
 8006a5a:	1a2b      	subs	r3, r5, r0
 8006a5c:	2200      	movs	r2, #0
 8006a5e:	212c      	movs	r1, #44	; 0x2c
 8006a60:	4620      	mov	r0, r4
 8006a62:	f7ff fe67 	bl	8006734 <dwt_write32bitoffsetreg>
 8006a66:	e7ed      	b.n	8006a44 <_dwt_adjust_delaytime+0x28>
 8006a68:	00010004 	.word	0x00010004

08006a6c <ull_setrxaftertxdelay>:
 8006a6c:	b570      	push	{r4, r5, r6, lr}
 8006a6e:	4606      	mov	r6, r0
 8006a70:	460c      	mov	r4, r1
 8006a72:	4d08      	ldr	r5, [pc, #32]	; (8006a94 <ull_setrxaftertxdelay+0x28>)
 8006a74:	2200      	movs	r2, #0
 8006a76:	4629      	mov	r1, r5
 8006a78:	f7ff f91a 	bl	8005cb0 <dwt_read32bitoffsetreg>
 8006a7c:	0d00      	lsrs	r0, r0, #20
 8006a7e:	0500      	lsls	r0, r0, #20
 8006a80:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8006a84:	4303      	orrs	r3, r0
 8006a86:	2200      	movs	r2, #0
 8006a88:	4629      	mov	r1, r5
 8006a8a:	4630      	mov	r0, r6
 8006a8c:	f7ff fe52 	bl	8006734 <dwt_write32bitoffsetreg>
 8006a90:	bd70      	pop	{r4, r5, r6, pc}
 8006a92:	bf00      	nop
 8006a94:	00010008 	.word	0x00010008

08006a98 <ull_setlnapamode>:
 8006a98:	b538      	push	{r3, r4, r5, lr}
 8006a9a:	4605      	mov	r5, r0
 8006a9c:	460c      	mov	r4, r1
 8006a9e:	2200      	movs	r2, #0
 8006aa0:	f44f 21a0 	mov.w	r1, #327680	; 0x50000
 8006aa4:	f7ff f904 	bl	8005cb0 <dwt_read32bitoffsetreg>
 8006aa8:	4b0b      	ldr	r3, [pc, #44]	; (8006ad8 <ull_setlnapamode+0x40>)
 8006aaa:	4003      	ands	r3, r0
 8006aac:	f014 0f01 	tst.w	r4, #1
 8006ab0:	bf18      	it	ne
 8006ab2:	f443 2380 	orrne.w	r3, r3, #262144	; 0x40000
 8006ab6:	f014 0f02 	tst.w	r4, #2
 8006aba:	bf18      	it	ne
 8006abc:	f443 4310 	orrne.w	r3, r3, #36864	; 0x9000
 8006ac0:	f014 0f04 	tst.w	r4, #4
 8006ac4:	bf18      	it	ne
 8006ac6:	f043 0312 	orrne.w	r3, r3, #18
 8006aca:	2200      	movs	r2, #0
 8006acc:	f44f 21a0 	mov.w	r1, #327680	; 0x50000
 8006ad0:	4628      	mov	r0, r5
 8006ad2:	f7ff fe2f 	bl	8006734 <dwt_write32bitoffsetreg>
 8006ad6:	bd38      	pop	{r3, r4, r5, pc}
 8006ad8:	ffe00fc0 	.word	0xffe00fc0

08006adc <ull_configurestskey>:
 8006adc:	b538      	push	{r3, r4, r5, lr}
 8006ade:	4605      	mov	r5, r0
 8006ae0:	460c      	mov	r4, r1
 8006ae2:	680b      	ldr	r3, [r1, #0]
 8006ae4:	2200      	movs	r2, #0
 8006ae6:	490b      	ldr	r1, [pc, #44]	; (8006b14 <ull_configurestskey+0x38>)
 8006ae8:	f7ff fe24 	bl	8006734 <dwt_write32bitoffsetreg>
 8006aec:	6863      	ldr	r3, [r4, #4]
 8006aee:	2200      	movs	r2, #0
 8006af0:	4909      	ldr	r1, [pc, #36]	; (8006b18 <ull_configurestskey+0x3c>)
 8006af2:	4628      	mov	r0, r5
 8006af4:	f7ff fe1e 	bl	8006734 <dwt_write32bitoffsetreg>
 8006af8:	68a3      	ldr	r3, [r4, #8]
 8006afa:	2200      	movs	r2, #0
 8006afc:	4907      	ldr	r1, [pc, #28]	; (8006b1c <ull_configurestskey+0x40>)
 8006afe:	4628      	mov	r0, r5
 8006b00:	f7ff fe18 	bl	8006734 <dwt_write32bitoffsetreg>
 8006b04:	68e3      	ldr	r3, [r4, #12]
 8006b06:	2200      	movs	r2, #0
 8006b08:	4905      	ldr	r1, [pc, #20]	; (8006b20 <ull_configurestskey+0x44>)
 8006b0a:	4628      	mov	r0, r5
 8006b0c:	f7ff fe12 	bl	8006734 <dwt_write32bitoffsetreg>
 8006b10:	bd38      	pop	{r3, r4, r5, pc}
 8006b12:	bf00      	nop
 8006b14:	0002000c 	.word	0x0002000c
 8006b18:	00020010 	.word	0x00020010
 8006b1c:	00020014 	.word	0x00020014
 8006b20:	00020018 	.word	0x00020018

08006b24 <ull_configurestsiv>:
 8006b24:	b538      	push	{r3, r4, r5, lr}
 8006b26:	4605      	mov	r5, r0
 8006b28:	460c      	mov	r4, r1
 8006b2a:	680b      	ldr	r3, [r1, #0]
 8006b2c:	2200      	movs	r2, #0
 8006b2e:	490b      	ldr	r1, [pc, #44]	; (8006b5c <ull_configurestsiv+0x38>)
 8006b30:	f7ff fe00 	bl	8006734 <dwt_write32bitoffsetreg>
 8006b34:	6863      	ldr	r3, [r4, #4]
 8006b36:	2200      	movs	r2, #0
 8006b38:	4909      	ldr	r1, [pc, #36]	; (8006b60 <ull_configurestsiv+0x3c>)
 8006b3a:	4628      	mov	r0, r5
 8006b3c:	f7ff fdfa 	bl	8006734 <dwt_write32bitoffsetreg>
 8006b40:	68a3      	ldr	r3, [r4, #8]
 8006b42:	2200      	movs	r2, #0
 8006b44:	4907      	ldr	r1, [pc, #28]	; (8006b64 <ull_configurestsiv+0x40>)
 8006b46:	4628      	mov	r0, r5
 8006b48:	f7ff fdf4 	bl	8006734 <dwt_write32bitoffsetreg>
 8006b4c:	68e3      	ldr	r3, [r4, #12]
 8006b4e:	2200      	movs	r2, #0
 8006b50:	4905      	ldr	r1, [pc, #20]	; (8006b68 <ull_configurestsiv+0x44>)
 8006b52:	4628      	mov	r0, r5
 8006b54:	f7ff fdee 	bl	8006734 <dwt_write32bitoffsetreg>
 8006b58:	bd38      	pop	{r3, r4, r5, pc}
 8006b5a:	bf00      	nop
 8006b5c:	0002001c 	.word	0x0002001c
 8006b60:	00020020 	.word	0x00020020
 8006b64:	00020024 	.word	0x00020024
 8006b68:	00020028 	.word	0x00020028

08006b6c <ull_configmrxlut>:
 8006b6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b70:	4604      	mov	r4, r0
 8006b72:	2905      	cmp	r1, #5
 8006b74:	d040      	beq.n	8006bf8 <ull_configmrxlut+0x8c>
 8006b76:	4d26      	ldr	r5, [pc, #152]	; (8006c10 <ull_configmrxlut+0xa4>)
 8006b78:	462e      	mov	r6, r5
 8006b7a:	4f26      	ldr	r7, [pc, #152]	; (8006c14 <ull_configmrxlut+0xa8>)
 8006b7c:	f8df 80d8 	ldr.w	r8, [pc, #216]	; 8006c58 <ull_configmrxlut+0xec>
 8006b80:	f8df 90d8 	ldr.w	r9, [pc, #216]	; 8006c5c <ull_configmrxlut+0xf0>
 8006b84:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8006c60 <ull_configmrxlut+0xf4>
 8006b88:	4b23      	ldr	r3, [pc, #140]	; (8006c18 <ull_configmrxlut+0xac>)
 8006b8a:	2200      	movs	r2, #0
 8006b8c:	4923      	ldr	r1, [pc, #140]	; (8006c1c <ull_configmrxlut+0xb0>)
 8006b8e:	4620      	mov	r0, r4
 8006b90:	f7ff fdd0 	bl	8006734 <dwt_write32bitoffsetreg>
 8006b94:	4653      	mov	r3, sl
 8006b96:	2200      	movs	r2, #0
 8006b98:	4921      	ldr	r1, [pc, #132]	; (8006c20 <ull_configmrxlut+0xb4>)
 8006b9a:	4620      	mov	r0, r4
 8006b9c:	f7ff fdca 	bl	8006734 <dwt_write32bitoffsetreg>
 8006ba0:	464b      	mov	r3, r9
 8006ba2:	2200      	movs	r2, #0
 8006ba4:	491f      	ldr	r1, [pc, #124]	; (8006c24 <ull_configmrxlut+0xb8>)
 8006ba6:	4620      	mov	r0, r4
 8006ba8:	f7ff fdc4 	bl	8006734 <dwt_write32bitoffsetreg>
 8006bac:	4643      	mov	r3, r8
 8006bae:	2200      	movs	r2, #0
 8006bb0:	491d      	ldr	r1, [pc, #116]	; (8006c28 <ull_configmrxlut+0xbc>)
 8006bb2:	4620      	mov	r0, r4
 8006bb4:	f7ff fdbe 	bl	8006734 <dwt_write32bitoffsetreg>
 8006bb8:	463b      	mov	r3, r7
 8006bba:	2200      	movs	r2, #0
 8006bbc:	491b      	ldr	r1, [pc, #108]	; (8006c2c <ull_configmrxlut+0xc0>)
 8006bbe:	4620      	mov	r0, r4
 8006bc0:	f7ff fdb8 	bl	8006734 <dwt_write32bitoffsetreg>
 8006bc4:	4633      	mov	r3, r6
 8006bc6:	2200      	movs	r2, #0
 8006bc8:	4919      	ldr	r1, [pc, #100]	; (8006c30 <ull_configmrxlut+0xc4>)
 8006bca:	4620      	mov	r0, r4
 8006bcc:	f7ff fdb2 	bl	8006734 <dwt_write32bitoffsetreg>
 8006bd0:	462b      	mov	r3, r5
 8006bd2:	2200      	movs	r2, #0
 8006bd4:	4917      	ldr	r1, [pc, #92]	; (8006c34 <ull_configmrxlut+0xc8>)
 8006bd6:	4620      	mov	r0, r4
 8006bd8:	f7ff fdac 	bl	8006734 <dwt_write32bitoffsetreg>
 8006bdc:	4b16      	ldr	r3, [pc, #88]	; (8006c38 <ull_configmrxlut+0xcc>)
 8006bde:	2200      	movs	r2, #0
 8006be0:	4916      	ldr	r1, [pc, #88]	; (8006c3c <ull_configmrxlut+0xd0>)
 8006be2:	4620      	mov	r0, r4
 8006be4:	f7ff fda6 	bl	8006734 <dwt_write32bitoffsetreg>
 8006be8:	4b15      	ldr	r3, [pc, #84]	; (8006c40 <ull_configmrxlut+0xd4>)
 8006bea:	2200      	movs	r2, #0
 8006bec:	4915      	ldr	r1, [pc, #84]	; (8006c44 <ull_configmrxlut+0xd8>)
 8006bee:	4620      	mov	r0, r4
 8006bf0:	f7ff fda0 	bl	8006734 <dwt_write32bitoffsetreg>
 8006bf4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006bf8:	4d13      	ldr	r5, [pc, #76]	; (8006c48 <ull_configmrxlut+0xdc>)
 8006bfa:	4e14      	ldr	r6, [pc, #80]	; (8006c4c <ull_configmrxlut+0xe0>)
 8006bfc:	4f14      	ldr	r7, [pc, #80]	; (8006c50 <ull_configmrxlut+0xe4>)
 8006bfe:	f8df 8064 	ldr.w	r8, [pc, #100]	; 8006c64 <ull_configmrxlut+0xf8>
 8006c02:	f8df 9064 	ldr.w	r9, [pc, #100]	; 8006c68 <ull_configmrxlut+0xfc>
 8006c06:	f8df a064 	ldr.w	sl, [pc, #100]	; 8006c6c <ull_configmrxlut+0x100>
 8006c0a:	4b12      	ldr	r3, [pc, #72]	; (8006c54 <ull_configmrxlut+0xe8>)
 8006c0c:	e7bd      	b.n	8006b8a <ull_configmrxlut+0x1e>
 8006c0e:	bf00      	nop
 8006c10:	0002afb5 	.word	0x0002afb5
 8006c14:	0002af7d 	.word	0x0002af7d
 8006c18:	0002a8fe 	.word	0x0002a8fe
 8006c1c:	00030038 	.word	0x00030038
 8006c20:	0003003c 	.word	0x0003003c
 8006c24:	00030040 	.word	0x00030040
 8006c28:	00030044 	.word	0x00030044
 8006c2c:	00030048 	.word	0x00030048
 8006c30:	0003004c 	.word	0x0003004c
 8006c34:	00030050 	.word	0x00030050
 8006c38:	10000240 	.word	0x10000240
 8006c3c:	0003001c 	.word	0x0003001c
 8006c40:	1b6da489 	.word	0x1b6da489
 8006c44:	00030020 	.word	0x00030020
 8006c48:	0001cff5 	.word	0x0001cff5
 8006c4c:	0001cfb5 	.word	0x0001cfb5
 8006c50:	0001cf36 	.word	0x0001cf36
 8006c54:	0001c0fd 	.word	0x0001c0fd
 8006c58:	0002af3e 	.word	0x0002af3e
 8006c5c:	0002a5fe 	.word	0x0002a5fe
 8006c60:	0002ac36 	.word	0x0002ac36
 8006c64:	0001c77e 	.word	0x0001c77e
 8006c68:	0001c6be 	.word	0x0001c6be
 8006c6c:	0001c43e 	.word	0x0001c43e

08006c70 <ull_disable_rftx_blocks>:
 8006c70:	b508      	push	{r3, lr}
 8006c72:	2300      	movs	r3, #0
 8006c74:	461a      	mov	r2, r3
 8006c76:	4902      	ldr	r1, [pc, #8]	; (8006c80 <ull_disable_rftx_blocks+0x10>)
 8006c78:	f7ff fd5c 	bl	8006734 <dwt_write32bitoffsetreg>
 8006c7c:	bd08      	pop	{r3, pc}
 8006c7e:	bf00      	nop
 8006c80:	00070004 	.word	0x00070004

08006c84 <ull_disable_rf_tx>:
 8006c84:	b538      	push	{r3, r4, r5, lr}
 8006c86:	4604      	mov	r4, r0
 8006c88:	460d      	mov	r5, r1
 8006c8a:	2300      	movs	r3, #0
 8006c8c:	461a      	mov	r2, r3
 8006c8e:	490a      	ldr	r1, [pc, #40]	; (8006cb8 <ull_disable_rf_tx+0x34>)
 8006c90:	f7ff fd50 	bl	8006734 <dwt_write32bitoffsetreg>
 8006c94:	2300      	movs	r3, #0
 8006c96:	461a      	mov	r2, r3
 8006c98:	f44f 21e0 	mov.w	r1, #458752	; 0x70000
 8006c9c:	4620      	mov	r0, r4
 8006c9e:	f7ff fd49 	bl	8006734 <dwt_write32bitoffsetreg>
 8006ca2:	b905      	cbnz	r5, 8006ca6 <ull_disable_rf_tx+0x22>
 8006ca4:	bd38      	pop	{r3, r4, r5, pc}
 8006ca6:	f04f 53e0 	mov.w	r3, #469762048	; 0x1c000000
 8006caa:	2200      	movs	r2, #0
 8006cac:	4903      	ldr	r1, [pc, #12]	; (8006cbc <ull_disable_rf_tx+0x38>)
 8006cae:	4620      	mov	r0, r4
 8006cb0:	f7ff fd40 	bl	8006734 <dwt_write32bitoffsetreg>
 8006cb4:	e7f6      	b.n	8006ca4 <ull_disable_rf_tx+0x20>
 8006cb6:	bf00      	nop
 8006cb8:	00070048 	.word	0x00070048
 8006cbc:	00070014 	.word	0x00070014

08006cc0 <ull_readrxdata>:
 8006cc0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006cc2:	b083      	sub	sp, #12
 8006cc4:	6d04      	ldr	r4, [r0, #80]	; 0x50
 8006cc6:	7be4      	ldrb	r4, [r4, #15]
 8006cc8:	2c03      	cmp	r4, #3
 8006cca:	bf0c      	ite	eq
 8006ccc:	f44f 1c98 	moveq.w	ip, #1245184	; 0x130000
 8006cd0:	f44f 1c90 	movne.w	ip, #1179648	; 0x120000
 8006cd4:	189c      	adds	r4, r3, r2
 8006cd6:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 8006cda:	da19      	bge.n	8006d10 <ull_readrxdata+0x50>
 8006cdc:	461d      	mov	r5, r3
 8006cde:	4616      	mov	r6, r2
 8006ce0:	460f      	mov	r7, r1
 8006ce2:	4604      	mov	r4, r0
 8006ce4:	2b7f      	cmp	r3, #127	; 0x7f
 8006ce6:	d915      	bls.n	8006d14 <ull_readrxdata+0x54>
 8006ce8:	ea4f 431c 	mov.w	r3, ip, lsr #16
 8006cec:	2200      	movs	r2, #0
 8006cee:	490d      	ldr	r1, [pc, #52]	; (8006d24 <ull_readrxdata+0x64>)
 8006cf0:	f7ff fd20 	bl	8006734 <dwt_write32bitoffsetreg>
 8006cf4:	462b      	mov	r3, r5
 8006cf6:	2200      	movs	r2, #0
 8006cf8:	490b      	ldr	r1, [pc, #44]	; (8006d28 <ull_readrxdata+0x68>)
 8006cfa:	4620      	mov	r0, r4
 8006cfc:	f7ff fd1a 	bl	8006734 <dwt_write32bitoffsetreg>
 8006d00:	9700      	str	r7, [sp, #0]
 8006d02:	4633      	mov	r3, r6
 8006d04:	2200      	movs	r2, #0
 8006d06:	f44f 11e8 	mov.w	r1, #1900544	; 0x1d0000
 8006d0a:	4620      	mov	r0, r4
 8006d0c:	f7fe ffc6 	bl	8005c9c <dwt_readfromdevice>
 8006d10:	b003      	add	sp, #12
 8006d12:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006d14:	9100      	str	r1, [sp, #0]
 8006d16:	4613      	mov	r3, r2
 8006d18:	462a      	mov	r2, r5
 8006d1a:	4661      	mov	r1, ip
 8006d1c:	f7fe ffbe 	bl	8005c9c <dwt_readfromdevice>
 8006d20:	e7f6      	b.n	8006d10 <ull_readrxdata+0x50>
 8006d22:	bf00      	nop
 8006d24:	001f0004 	.word	0x001f0004
 8006d28:	001f0008 	.word	0x001f0008

08006d2c <ull_rxenable>:
 8006d2c:	b530      	push	{r4, r5, lr}
 8006d2e:	b083      	sub	sp, #12
 8006d30:	4605      	mov	r5, r0
 8006d32:	460c      	mov	r4, r1
 8006d34:	b171      	cbz	r1, 8006d54 <ull_rxenable+0x28>
 8006d36:	f021 0302 	bic.w	r3, r1, #2
 8006d3a:	3b01      	subs	r3, #1
 8006d3c:	2b0f      	cmp	r3, #15
 8006d3e:	d856      	bhi.n	8006dee <ull_rxenable+0xc2>
 8006d40:	e8df f003 	tbb	[pc, r3]
 8006d44:	21555510 	.word	0x21555510
 8006d48:	28555555 	.word	0x28555555
 8006d4c:	55555555 	.word	0x55555555
 8006d50:	33555555 	.word	0x33555555
 8006d54:	2200      	movs	r2, #0
 8006d56:	9200      	str	r2, [sp, #0]
 8006d58:	4613      	mov	r3, r2
 8006d5a:	2102      	movs	r1, #2
 8006d5c:	f7ff fb8c 	bl	8006478 <dwt_writetodevice>
 8006d60:	4620      	mov	r0, r4
 8006d62:	e00e      	b.n	8006d82 <ull_rxenable+0x56>
 8006d64:	2200      	movs	r2, #0
 8006d66:	9200      	str	r2, [sp, #0]
 8006d68:	4613      	mov	r3, r2
 8006d6a:	2104      	movs	r1, #4
 8006d6c:	f7ff fb84 	bl	8006478 <dwt_writetodevice>
 8006d70:	2203      	movs	r2, #3
 8006d72:	2144      	movs	r1, #68	; 0x44
 8006d74:	4628      	mov	r0, r5
 8006d76:	f7fe ffc3 	bl	8005d00 <dwt_read8bitoffsetreg>
 8006d7a:	f010 0f08 	tst.w	r0, #8
 8006d7e:	d11f      	bne.n	8006dc0 <ull_rxenable+0x94>
 8006d80:	2000      	movs	r0, #0
 8006d82:	b003      	add	sp, #12
 8006d84:	bd30      	pop	{r4, r5, pc}
 8006d86:	2200      	movs	r2, #0
 8006d88:	9200      	str	r2, [sp, #0]
 8006d8a:	4613      	mov	r3, r2
 8006d8c:	210a      	movs	r1, #10
 8006d8e:	f7ff fb73 	bl	8006478 <dwt_writetodevice>
 8006d92:	e7ed      	b.n	8006d70 <ull_rxenable+0x44>
 8006d94:	2100      	movs	r1, #0
 8006d96:	f7ff fe41 	bl	8006a1c <_dwt_adjust_delaytime>
 8006d9a:	2200      	movs	r2, #0
 8006d9c:	9200      	str	r2, [sp, #0]
 8006d9e:	4613      	mov	r3, r2
 8006da0:	2108      	movs	r1, #8
 8006da2:	4628      	mov	r0, r5
 8006da4:	f7ff fb68 	bl	8006478 <dwt_writetodevice>
 8006da8:	e7e2      	b.n	8006d70 <ull_rxenable+0x44>
 8006daa:	2101      	movs	r1, #1
 8006dac:	f7ff fe36 	bl	8006a1c <_dwt_adjust_delaytime>
 8006db0:	2200      	movs	r2, #0
 8006db2:	9200      	str	r2, [sp, #0]
 8006db4:	4613      	mov	r3, r2
 8006db6:	2106      	movs	r1, #6
 8006db8:	4628      	mov	r0, r5
 8006dba:	f7ff fb5d 	bl	8006478 <dwt_writetodevice>
 8006dbe:	e7d7      	b.n	8006d70 <ull_rxenable+0x44>
 8006dc0:	2100      	movs	r1, #0
 8006dc2:	9100      	str	r1, [sp, #0]
 8006dc4:	460b      	mov	r3, r1
 8006dc6:	460a      	mov	r2, r1
 8006dc8:	4628      	mov	r0, r5
 8006dca:	f7ff fb55 	bl	8006478 <dwt_writetodevice>
 8006dce:	f014 0f02 	tst.w	r4, #2
 8006dd2:	d002      	beq.n	8006dda <ull_rxenable+0xae>
 8006dd4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006dd8:	e7d3      	b.n	8006d82 <ull_rxenable+0x56>
 8006dda:	2200      	movs	r2, #0
 8006ddc:	9200      	str	r2, [sp, #0]
 8006dde:	4613      	mov	r3, r2
 8006de0:	2102      	movs	r1, #2
 8006de2:	4628      	mov	r0, r5
 8006de4:	f7ff fb48 	bl	8006478 <dwt_writetodevice>
 8006de8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006dec:	e7c9      	b.n	8006d82 <ull_rxenable+0x56>
 8006dee:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006df2:	e7c6      	b.n	8006d82 <ull_rxenable+0x56>

08006df4 <ull_writetxdata>:
 8006df4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006df6:	b083      	sub	sp, #12
 8006df8:	185c      	adds	r4, r3, r1
 8006dfa:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 8006dfe:	da24      	bge.n	8006e4a <ull_writetxdata+0x56>
 8006e00:	461c      	mov	r4, r3
 8006e02:	4617      	mov	r7, r2
 8006e04:	460e      	mov	r6, r1
 8006e06:	4605      	mov	r5, r0
 8006e08:	2b7f      	cmp	r3, #127	; 0x7f
 8006e0a:	d915      	bls.n	8006e38 <ull_writetxdata+0x44>
 8006e0c:	2314      	movs	r3, #20
 8006e0e:	2200      	movs	r2, #0
 8006e10:	490f      	ldr	r1, [pc, #60]	; (8006e50 <ull_writetxdata+0x5c>)
 8006e12:	f7ff fc8f 	bl	8006734 <dwt_write32bitoffsetreg>
 8006e16:	4623      	mov	r3, r4
 8006e18:	2200      	movs	r2, #0
 8006e1a:	490e      	ldr	r1, [pc, #56]	; (8006e54 <ull_writetxdata+0x60>)
 8006e1c:	4628      	mov	r0, r5
 8006e1e:	f7ff fc89 	bl	8006734 <dwt_write32bitoffsetreg>
 8006e22:	9700      	str	r7, [sp, #0]
 8006e24:	4633      	mov	r3, r6
 8006e26:	2200      	movs	r2, #0
 8006e28:	f44f 11e8 	mov.w	r1, #1900544	; 0x1d0000
 8006e2c:	4628      	mov	r0, r5
 8006e2e:	f7ff fb23 	bl	8006478 <dwt_writetodevice>
 8006e32:	2000      	movs	r0, #0
 8006e34:	b003      	add	sp, #12
 8006e36:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006e38:	9200      	str	r2, [sp, #0]
 8006e3a:	460b      	mov	r3, r1
 8006e3c:	4622      	mov	r2, r4
 8006e3e:	f44f 11a0 	mov.w	r1, #1310720	; 0x140000
 8006e42:	f7ff fb19 	bl	8006478 <dwt_writetodevice>
 8006e46:	2000      	movs	r0, #0
 8006e48:	e7f4      	b.n	8006e34 <ull_writetxdata+0x40>
 8006e4a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006e4e:	e7f1      	b.n	8006e34 <ull_writetxdata+0x40>
 8006e50:	001f0004 	.word	0x001f0004
 8006e54:	001f0008 	.word	0x001f0008

08006e58 <dwt_modify32bitoffsetreg>:
 8006e58:	b530      	push	{r4, r5, lr}
 8006e5a:	b085      	sub	sp, #20
 8006e5c:	9c08      	ldr	r4, [sp, #32]
 8006e5e:	f88d 3008 	strb.w	r3, [sp, #8]
 8006e62:	0a1d      	lsrs	r5, r3, #8
 8006e64:	f88d 5009 	strb.w	r5, [sp, #9]
 8006e68:	0c1d      	lsrs	r5, r3, #16
 8006e6a:	f88d 500a 	strb.w	r5, [sp, #10]
 8006e6e:	0e1b      	lsrs	r3, r3, #24
 8006e70:	f88d 300b 	strb.w	r3, [sp, #11]
 8006e74:	f88d 400c 	strb.w	r4, [sp, #12]
 8006e78:	0a23      	lsrs	r3, r4, #8
 8006e7a:	f88d 300d 	strb.w	r3, [sp, #13]
 8006e7e:	0c23      	lsrs	r3, r4, #16
 8006e80:	f88d 300e 	strb.w	r3, [sp, #14]
 8006e84:	0e24      	lsrs	r4, r4, #24
 8006e86:	f88d 400f 	strb.w	r4, [sp, #15]
 8006e8a:	f248 0303 	movw	r3, #32771	; 0x8003
 8006e8e:	9301      	str	r3, [sp, #4]
 8006e90:	ab02      	add	r3, sp, #8
 8006e92:	9300      	str	r3, [sp, #0]
 8006e94:	2308      	movs	r3, #8
 8006e96:	b292      	uxth	r2, r2
 8006e98:	f7fe fe7d 	bl	8005b96 <dwt_xfer3xxx>
 8006e9c:	b005      	add	sp, #20
 8006e9e:	bd30      	pop	{r4, r5, pc}

08006ea0 <_dwt_kick_dgc_on_wakeup>:
 8006ea0:	b500      	push	{lr}
 8006ea2:	b083      	sub	sp, #12
 8006ea4:	2905      	cmp	r1, #5
 8006ea6:	d004      	beq.n	8006eb2 <_dwt_kick_dgc_on_wakeup+0x12>
 8006ea8:	2909      	cmp	r1, #9
 8006eaa:	d00b      	beq.n	8006ec4 <_dwt_kick_dgc_on_wakeup+0x24>
 8006eac:	b003      	add	sp, #12
 8006eae:	f85d fb04 	ldr.w	pc, [sp], #4
 8006eb2:	2340      	movs	r3, #64	; 0x40
 8006eb4:	9300      	str	r3, [sp, #0]
 8006eb6:	f46f 5300 	mvn.w	r3, #8192	; 0x2000
 8006eba:	2200      	movs	r2, #0
 8006ebc:	4906      	ldr	r1, [pc, #24]	; (8006ed8 <_dwt_kick_dgc_on_wakeup+0x38>)
 8006ebe:	f7ff ffcb 	bl	8006e58 <dwt_modify32bitoffsetreg>
 8006ec2:	e7f3      	b.n	8006eac <_dwt_kick_dgc_on_wakeup+0xc>
 8006ec4:	f44f 5301 	mov.w	r3, #8256	; 0x2040
 8006ec8:	9300      	str	r3, [sp, #0]
 8006eca:	f46f 5300 	mvn.w	r3, #8192	; 0x2000
 8006ece:	2200      	movs	r2, #0
 8006ed0:	4901      	ldr	r1, [pc, #4]	; (8006ed8 <_dwt_kick_dgc_on_wakeup+0x38>)
 8006ed2:	f7ff ffc1 	bl	8006e58 <dwt_modify32bitoffsetreg>
 8006ed6:	e7e9      	b.n	8006eac <_dwt_kick_dgc_on_wakeup+0xc>
 8006ed8:	000b0008 	.word	0x000b0008

08006edc <ull_enable_rf_tx>:
 8006edc:	b570      	push	{r4, r5, r6, lr}
 8006ede:	b082      	sub	sp, #8
 8006ee0:	4604      	mov	r4, r0
 8006ee2:	460e      	mov	r6, r1
 8006ee4:	4d13      	ldr	r5, [pc, #76]	; (8006f34 <ull_enable_rf_tx+0x58>)
 8006ee6:	f04f 2308 	mov.w	r3, #134219776	; 0x8000800
 8006eea:	9300      	str	r3, [sp, #0]
 8006eec:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006ef0:	2200      	movs	r2, #0
 8006ef2:	4629      	mov	r1, r5
 8006ef4:	f7ff ffb0 	bl	8006e58 <dwt_modify32bitoffsetreg>
 8006ef8:	f04f 1360 	mov.w	r3, #6291552	; 0x600060
 8006efc:	9300      	str	r3, [sp, #0]
 8006efe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006f02:	2200      	movs	r2, #0
 8006f04:	4629      	mov	r1, r5
 8006f06:	4620      	mov	r0, r4
 8006f08:	f7ff ffa6 	bl	8006e58 <dwt_modify32bitoffsetreg>
 8006f0c:	4b0a      	ldr	r3, [pc, #40]	; (8006f38 <ull_enable_rf_tx+0x5c>)
 8006f0e:	9300      	str	r3, [sp, #0]
 8006f10:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006f14:	2200      	movs	r2, #0
 8006f16:	f44f 21e0 	mov.w	r1, #458752	; 0x70000
 8006f1a:	4620      	mov	r0, r4
 8006f1c:	f7ff ff9c 	bl	8006e58 <dwt_modify32bitoffsetreg>
 8006f20:	b90e      	cbnz	r6, 8006f26 <ull_enable_rf_tx+0x4a>
 8006f22:	b002      	add	sp, #8
 8006f24:	bd70      	pop	{r4, r5, r6, pc}
 8006f26:	4b05      	ldr	r3, [pc, #20]	; (8006f3c <ull_enable_rf_tx+0x60>)
 8006f28:	2200      	movs	r2, #0
 8006f2a:	4905      	ldr	r1, [pc, #20]	; (8006f40 <ull_enable_rf_tx+0x64>)
 8006f2c:	4620      	mov	r0, r4
 8006f2e:	f7ff fc01 	bl	8006734 <dwt_write32bitoffsetreg>
 8006f32:	e7f6      	b.n	8006f22 <ull_enable_rf_tx+0x46>
 8006f34:	00070048 	.word	0x00070048
 8006f38:	02003c00 	.word	0x02003c00
 8006f3c:	01011100 	.word	0x01011100
 8006f40:	00070014 	.word	0x00070014

08006f44 <ull_enable_rftx_blocks>:
 8006f44:	b500      	push	{lr}
 8006f46:	b083      	sub	sp, #12
 8006f48:	4b05      	ldr	r3, [pc, #20]	; (8006f60 <ull_enable_rftx_blocks+0x1c>)
 8006f4a:	9300      	str	r3, [sp, #0]
 8006f4c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006f50:	2200      	movs	r2, #0
 8006f52:	4904      	ldr	r1, [pc, #16]	; (8006f64 <ull_enable_rftx_blocks+0x20>)
 8006f54:	f7ff ff80 	bl	8006e58 <dwt_modify32bitoffsetreg>
 8006f58:	b003      	add	sp, #12
 8006f5a:	f85d fb04 	ldr.w	pc, [sp], #4
 8006f5e:	bf00      	nop
 8006f60:	02003c00 	.word	0x02003c00
 8006f64:	00070004 	.word	0x00070004

08006f68 <_dwt_otpprogword32>:
 8006f68:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006f6c:	b083      	sub	sp, #12
 8006f6e:	4604      	mov	r4, r0
 8006f70:	460d      	mov	r5, r1
 8006f72:	4617      	mov	r7, r2
 8006f74:	4e56      	ldr	r6, [pc, #344]	; (80070d0 <_dwt_otpprogword32+0x168>)
 8006f76:	2200      	movs	r2, #0
 8006f78:	4631      	mov	r1, r6
 8006f7a:	f7fe fe99 	bl	8005cb0 <dwt_read32bitoffsetreg>
 8006f7e:	4681      	mov	r9, r0
 8006f80:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 8006f84:	9300      	str	r3, [sp, #0]
 8006f86:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006f8a:	2200      	movs	r2, #0
 8006f8c:	4631      	mov	r1, r6
 8006f8e:	4620      	mov	r0, r4
 8006f90:	f7ff ff62 	bl	8006e58 <dwt_modify32bitoffsetreg>
 8006f94:	f8df 813c 	ldr.w	r8, [pc, #316]	; 80070d4 <_dwt_otpprogword32+0x16c>
 8006f98:	2318      	movs	r3, #24
 8006f9a:	2200      	movs	r2, #0
 8006f9c:	4641      	mov	r1, r8
 8006f9e:	4620      	mov	r0, r4
 8006fa0:	f7ff fac7 	bl	8006532 <dwt_write16bitoffsetreg>
 8006fa4:	2125      	movs	r1, #37	; 0x25
 8006fa6:	4620      	mov	r0, r4
 8006fa8:	f7ff fb0a 	bl	80065c0 <__dwt_otp_write_wdata_id_reg>
 8006fac:	2102      	movs	r1, #2
 8006fae:	4620      	mov	r0, r4
 8006fb0:	f7ff fb06 	bl	80065c0 <__dwt_otp_write_wdata_id_reg>
 8006fb4:	f44f 71fe 	mov.w	r1, #508	; 0x1fc
 8006fb8:	4620      	mov	r0, r4
 8006fba:	f7ff fb01 	bl	80065c0 <__dwt_otp_write_wdata_id_reg>
 8006fbe:	b2f9      	uxtb	r1, r7
 8006fc0:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8006fc4:	4620      	mov	r0, r4
 8006fc6:	f7ff fafb 	bl	80065c0 <__dwt_otp_write_wdata_id_reg>
 8006fca:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006fce:	4620      	mov	r0, r4
 8006fd0:	f7ff faf6 	bl	80065c0 <__dwt_otp_write_wdata_id_reg>
 8006fd4:	2100      	movs	r1, #0
 8006fd6:	4620      	mov	r0, r4
 8006fd8:	f7ff faf2 	bl	80065c0 <__dwt_otp_write_wdata_id_reg>
 8006fdc:	2102      	movs	r1, #2
 8006fde:	4620      	mov	r0, r4
 8006fe0:	f7ff faee 	bl	80065c0 <__dwt_otp_write_wdata_id_reg>
 8006fe4:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 8006fe8:	4620      	mov	r0, r4
 8006fea:	f7ff fae9 	bl	80065c0 <__dwt_otp_write_wdata_id_reg>
 8006fee:	b2e9      	uxtb	r1, r5
 8006ff0:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8006ff4:	4620      	mov	r0, r4
 8006ff6:	f7ff fae3 	bl	80065c0 <__dwt_otp_write_wdata_id_reg>
 8006ffa:	f3c5 2107 	ubfx	r1, r5, #8, #8
 8006ffe:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8007002:	4620      	mov	r0, r4
 8007004:	f7ff fadc 	bl	80065c0 <__dwt_otp_write_wdata_id_reg>
 8007008:	f3c5 4107 	ubfx	r1, r5, #16, #8
 800700c:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8007010:	4620      	mov	r0, r4
 8007012:	f7ff fad5 	bl	80065c0 <__dwt_otp_write_wdata_id_reg>
 8007016:	0e29      	lsrs	r1, r5, #24
 8007018:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 800701c:	4620      	mov	r0, r4
 800701e:	f7ff facf 	bl	80065c0 <__dwt_otp_write_wdata_id_reg>
 8007022:	2100      	movs	r1, #0
 8007024:	4620      	mov	r0, r4
 8007026:	f7ff facb 	bl	80065c0 <__dwt_otp_write_wdata_id_reg>
 800702a:	213a      	movs	r1, #58	; 0x3a
 800702c:	4620      	mov	r0, r4
 800702e:	f7ff fac7 	bl	80065c0 <__dwt_otp_write_wdata_id_reg>
 8007032:	f240 11ff 	movw	r1, #511	; 0x1ff
 8007036:	4620      	mov	r0, r4
 8007038:	f7ff fac2 	bl	80065c0 <__dwt_otp_write_wdata_id_reg>
 800703c:	f44f 7185 	mov.w	r1, #266	; 0x10a
 8007040:	4620      	mov	r0, r4
 8007042:	f7ff fabd 	bl	80065c0 <__dwt_otp_write_wdata_id_reg>
 8007046:	2100      	movs	r1, #0
 8007048:	4620      	mov	r0, r4
 800704a:	f7ff fab9 	bl	80065c0 <__dwt_otp_write_wdata_id_reg>
 800704e:	213a      	movs	r1, #58	; 0x3a
 8007050:	4620      	mov	r0, r4
 8007052:	f7ff fab5 	bl	80065c0 <__dwt_otp_write_wdata_id_reg>
 8007056:	f240 1101 	movw	r1, #257	; 0x101
 800705a:	4620      	mov	r0, r4
 800705c:	f7ff fab0 	bl	80065c0 <__dwt_otp_write_wdata_id_reg>
 8007060:	2302      	movs	r3, #2
 8007062:	2200      	movs	r2, #0
 8007064:	f44f 2130 	mov.w	r1, #720896	; 0xb0000
 8007068:	4620      	mov	r0, r4
 800706a:	f7ff fa62 	bl	8006532 <dwt_write16bitoffsetreg>
 800706e:	2300      	movs	r3, #0
 8007070:	461a      	mov	r2, r3
 8007072:	f44f 2130 	mov.w	r1, #720896	; 0xb0000
 8007076:	4620      	mov	r0, r4
 8007078:	f7ff fa5b 	bl	8006532 <dwt_write16bitoffsetreg>
 800707c:	2002      	movs	r0, #2
 800707e:	f7fa fb97 	bl	80017b0 <deca_sleep>
 8007082:	213a      	movs	r1, #58	; 0x3a
 8007084:	4620      	mov	r0, r4
 8007086:	f7ff fa9b 	bl	80065c0 <__dwt_otp_write_wdata_id_reg>
 800708a:	f44f 7181 	mov.w	r1, #258	; 0x102
 800708e:	4620      	mov	r0, r4
 8007090:	f7ff fa96 	bl	80065c0 <__dwt_otp_write_wdata_id_reg>
 8007094:	2302      	movs	r3, #2
 8007096:	2200      	movs	r2, #0
 8007098:	f44f 2130 	mov.w	r1, #720896	; 0xb0000
 800709c:	4620      	mov	r0, r4
 800709e:	f7ff fa48 	bl	8006532 <dwt_write16bitoffsetreg>
 80070a2:	2300      	movs	r3, #0
 80070a4:	461a      	mov	r2, r3
 80070a6:	f44f 2130 	mov.w	r1, #720896	; 0xb0000
 80070aa:	4620      	mov	r0, r4
 80070ac:	f7ff fa41 	bl	8006532 <dwt_write16bitoffsetreg>
 80070b0:	2300      	movs	r3, #0
 80070b2:	461a      	mov	r2, r3
 80070b4:	4641      	mov	r1, r8
 80070b6:	4620      	mov	r0, r4
 80070b8:	f7ff fa3b 	bl	8006532 <dwt_write16bitoffsetreg>
 80070bc:	464b      	mov	r3, r9
 80070be:	2200      	movs	r2, #0
 80070c0:	4631      	mov	r1, r6
 80070c2:	4620      	mov	r0, r4
 80070c4:	f7ff fb36 	bl	8006734 <dwt_write32bitoffsetreg>
 80070c8:	b003      	add	sp, #12
 80070ca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80070ce:	bf00      	nop
 80070d0:	00070044 	.word	0x00070044
 80070d4:	000b0008 	.word	0x000b0008

080070d8 <ull_setgpiomode>:
 80070d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80070da:	b083      	sub	sp, #12
 80070dc:	2400      	movs	r4, #0
 80070de:	4623      	mov	r3, r4
 80070e0:	2601      	movs	r6, #1
 80070e2:	2707      	movs	r7, #7
 80070e4:	e002      	b.n	80070ec <ull_setgpiomode+0x14>
 80070e6:	3401      	adds	r4, #1
 80070e8:	2c09      	cmp	r4, #9
 80070ea:	d009      	beq.n	8007100 <ull_setgpiomode+0x28>
 80070ec:	fa06 f504 	lsl.w	r5, r6, r4
 80070f0:	420d      	tst	r5, r1
 80070f2:	d0f8      	beq.n	80070e6 <ull_setgpiomode+0xe>
 80070f4:	eb04 0544 	add.w	r5, r4, r4, lsl #1
 80070f8:	fa07 f505 	lsl.w	r5, r7, r5
 80070fc:	432b      	orrs	r3, r5
 80070fe:	e7f2      	b.n	80070e6 <ull_setgpiomode+0xe>
 8007100:	401a      	ands	r2, r3
 8007102:	9200      	str	r2, [sp, #0]
 8007104:	43db      	mvns	r3, r3
 8007106:	2200      	movs	r2, #0
 8007108:	f44f 21a0 	mov.w	r1, #327680	; 0x50000
 800710c:	f7ff fea4 	bl	8006e58 <dwt_modify32bitoffsetreg>
 8007110:	b003      	add	sp, #12
 8007112:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007114 <ull_setinterrupt>:
 8007114:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007118:	b082      	sub	sp, #8
 800711a:	4604      	mov	r4, r0
 800711c:	4688      	mov	r8, r1
 800711e:	4617      	mov	r7, r2
 8007120:	461d      	mov	r5, r3
 8007122:	f7fa fb27 	bl	8001774 <decamutexon>
 8007126:	4606      	mov	r6, r0
 8007128:	2d02      	cmp	r5, #2
 800712a:	d02d      	beq.n	8007188 <ull_setinterrupt+0x74>
 800712c:	2d01      	cmp	r5, #1
 800712e:	d038      	beq.n	80071a2 <ull_setinterrupt+0x8e>
 8007130:	2500      	movs	r5, #0
 8007132:	9500      	str	r5, [sp, #0]
 8007134:	ea6f 0308 	mvn.w	r3, r8
 8007138:	462a      	mov	r2, r5
 800713a:	213c      	movs	r1, #60	; 0x3c
 800713c:	4620      	mov	r0, r4
 800713e:	f7ff fe8b 	bl	8006e58 <dwt_modify32bitoffsetreg>
 8007142:	9500      	str	r5, [sp, #0]
 8007144:	43fb      	mvns	r3, r7
 8007146:	462a      	mov	r2, r5
 8007148:	2140      	movs	r1, #64	; 0x40
 800714a:	4620      	mov	r0, r4
 800714c:	f7ff fe84 	bl	8006e58 <dwt_modify32bitoffsetreg>
 8007150:	2200      	movs	r2, #0
 8007152:	213c      	movs	r1, #60	; 0x3c
 8007154:	4620      	mov	r0, r4
 8007156:	f7fe fdab 	bl	8005cb0 <dwt_read32bitoffsetreg>
 800715a:	4603      	mov	r3, r0
 800715c:	2200      	movs	r2, #0
 800715e:	2144      	movs	r1, #68	; 0x44
 8007160:	4620      	mov	r0, r4
 8007162:	f7ff fae7 	bl	8006734 <dwt_write32bitoffsetreg>
 8007166:	2200      	movs	r2, #0
 8007168:	2140      	movs	r1, #64	; 0x40
 800716a:	4620      	mov	r0, r4
 800716c:	f7fe fda0 	bl	8005cb0 <dwt_read32bitoffsetreg>
 8007170:	4603      	mov	r3, r0
 8007172:	2200      	movs	r2, #0
 8007174:	2148      	movs	r1, #72	; 0x48
 8007176:	4620      	mov	r0, r4
 8007178:	f7ff fadc 	bl	8006734 <dwt_write32bitoffsetreg>
 800717c:	4630      	mov	r0, r6
 800717e:	f7fa fb0a 	bl	8001796 <decamutexoff>
 8007182:	b002      	add	sp, #8
 8007184:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007188:	4643      	mov	r3, r8
 800718a:	2200      	movs	r2, #0
 800718c:	213c      	movs	r1, #60	; 0x3c
 800718e:	4620      	mov	r0, r4
 8007190:	f7ff fad0 	bl	8006734 <dwt_write32bitoffsetreg>
 8007194:	463b      	mov	r3, r7
 8007196:	2200      	movs	r2, #0
 8007198:	2140      	movs	r1, #64	; 0x40
 800719a:	4620      	mov	r0, r4
 800719c:	f7ff faca 	bl	8006734 <dwt_write32bitoffsetreg>
 80071a0:	e7d6      	b.n	8007150 <ull_setinterrupt+0x3c>
 80071a2:	f8cd 8000 	str.w	r8, [sp]
 80071a6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80071aa:	2200      	movs	r2, #0
 80071ac:	213c      	movs	r1, #60	; 0x3c
 80071ae:	4620      	mov	r0, r4
 80071b0:	f7ff fe52 	bl	8006e58 <dwt_modify32bitoffsetreg>
 80071b4:	9700      	str	r7, [sp, #0]
 80071b6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80071ba:	2200      	movs	r2, #0
 80071bc:	2140      	movs	r1, #64	; 0x40
 80071be:	4620      	mov	r0, r4
 80071c0:	f7ff fe4a 	bl	8006e58 <dwt_modify32bitoffsetreg>
 80071c4:	e7c4      	b.n	8007150 <ull_setinterrupt+0x3c>
	...

080071c8 <ull_writetxfctrl>:
 80071c8:	b510      	push	{r4, lr}
 80071ca:	b082      	sub	sp, #8
 80071cc:	4604      	mov	r4, r0
 80071ce:	2a7f      	cmp	r2, #127	; 0x7f
 80071d0:	d912      	bls.n	80071f8 <ull_writetxfctrl+0x30>
 80071d2:	3280      	adds	r2, #128	; 0x80
 80071d4:	ea41 21c3 	orr.w	r1, r1, r3, lsl #11
 80071d8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80071dc:	9100      	str	r1, [sp, #0]
 80071de:	4b0c      	ldr	r3, [pc, #48]	; (8007210 <ull_writetxfctrl+0x48>)
 80071e0:	2200      	movs	r2, #0
 80071e2:	2124      	movs	r1, #36	; 0x24
 80071e4:	f7ff fe38 	bl	8006e58 <dwt_modify32bitoffsetreg>
 80071e8:	2200      	movs	r2, #0
 80071ea:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 80071ee:	4620      	mov	r0, r4
 80071f0:	f7fe fd86 	bl	8005d00 <dwt_read8bitoffsetreg>
 80071f4:	b002      	add	sp, #8
 80071f6:	bd10      	pop	{r4, pc}
 80071f8:	ea41 21c3 	orr.w	r1, r1, r3, lsl #11
 80071fc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007200:	9100      	str	r1, [sp, #0]
 8007202:	4b03      	ldr	r3, [pc, #12]	; (8007210 <ull_writetxfctrl+0x48>)
 8007204:	2200      	movs	r2, #0
 8007206:	2124      	movs	r1, #36	; 0x24
 8007208:	f7ff fe26 	bl	8006e58 <dwt_modify32bitoffsetreg>
 800720c:	e7f2      	b.n	80071f4 <ull_writetxfctrl+0x2c>
 800720e:	bf00      	nop
 8007210:	fc00f400 	.word	0xfc00f400

08007214 <prs_sys_status_and_or>:
 8007214:	b500      	push	{lr}
 8007216:	b083      	sub	sp, #12
 8007218:	9200      	str	r2, [sp, #0]
 800721a:	460b      	mov	r3, r1
 800721c:	2200      	movs	r2, #0
 800721e:	2144      	movs	r1, #68	; 0x44
 8007220:	f7ff fe1a 	bl	8006e58 <dwt_modify32bitoffsetreg>
 8007224:	2000      	movs	r0, #0
 8007226:	b003      	add	sp, #12
 8007228:	f85d fb04 	ldr.w	pc, [sp], #4

0800722c <dwt_modify8bitoffsetreg>:
 800722c:	b500      	push	{lr}
 800722e:	b085      	sub	sp, #20
 8007230:	f88d 300c 	strb.w	r3, [sp, #12]
 8007234:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8007238:	f88d 300d 	strb.w	r3, [sp, #13]
 800723c:	f248 0301 	movw	r3, #32769	; 0x8001
 8007240:	9301      	str	r3, [sp, #4]
 8007242:	ab03      	add	r3, sp, #12
 8007244:	9300      	str	r3, [sp, #0]
 8007246:	2302      	movs	r3, #2
 8007248:	b292      	uxth	r2, r2
 800724a:	f7fe fca4 	bl	8005b96 <dwt_xfer3xxx>
 800724e:	b005      	add	sp, #20
 8007250:	f85d fb04 	ldr.w	pc, [sp], #4

08007254 <ull_configciadiag>:
 8007254:	b530      	push	{r4, r5, lr}
 8007256:	b083      	sub	sp, #12
 8007258:	4604      	mov	r4, r0
 800725a:	460d      	mov	r5, r1
 800725c:	f011 0f01 	tst.w	r1, #1
 8007260:	d015      	beq.n	800728e <ull_configciadiag+0x3a>
 8007262:	2300      	movs	r3, #0
 8007264:	9300      	str	r3, [sp, #0]
 8007266:	23ef      	movs	r3, #239	; 0xef
 8007268:	2202      	movs	r2, #2
 800726a:	f44f 2160 	mov.w	r1, #917504	; 0xe0000
 800726e:	f7ff ffdd 	bl	800722c <dwt_modify8bitoffsetreg>
 8007272:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8007274:	761d      	strb	r5, [r3, #24]
 8007276:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8007278:	7e1b      	ldrb	r3, [r3, #24]
 800727a:	085b      	lsrs	r3, r3, #1
 800727c:	d010      	beq.n	80072a0 <ull_configciadiag+0x4c>
 800727e:	086b      	lsrs	r3, r5, #1
 8007280:	2200      	movs	r2, #0
 8007282:	490e      	ldr	r1, [pc, #56]	; (80072bc <ull_configciadiag+0x68>)
 8007284:	4620      	mov	r0, r4
 8007286:	f7ff f902 	bl	800648e <dwt_write8bitoffsetreg>
 800728a:	b003      	add	sp, #12
 800728c:	bd30      	pop	{r4, r5, pc}
 800728e:	2310      	movs	r3, #16
 8007290:	9300      	str	r3, [sp, #0]
 8007292:	23ff      	movs	r3, #255	; 0xff
 8007294:	2202      	movs	r2, #2
 8007296:	f44f 2160 	mov.w	r1, #917504	; 0xe0000
 800729a:	f7ff ffc7 	bl	800722c <dwt_modify8bitoffsetreg>
 800729e:	e7e8      	b.n	8007272 <ull_configciadiag+0x1e>
 80072a0:	2301      	movs	r3, #1
 80072a2:	9300      	str	r3, [sp, #0]
 80072a4:	23ff      	movs	r3, #255	; 0xff
 80072a6:	2200      	movs	r2, #0
 80072a8:	4904      	ldr	r1, [pc, #16]	; (80072bc <ull_configciadiag+0x68>)
 80072aa:	4620      	mov	r0, r4
 80072ac:	f7ff ffbe 	bl	800722c <dwt_modify8bitoffsetreg>
 80072b0:	6d22      	ldr	r2, [r4, #80]	; 0x50
 80072b2:	7e13      	ldrb	r3, [r2, #24]
 80072b4:	f043 0302 	orr.w	r3, r3, #2
 80072b8:	7613      	strb	r3, [r2, #24]
 80072ba:	e7e6      	b.n	800728a <ull_configciadiag+0x36>
 80072bc:	00010028 	.word	0x00010028

080072c0 <ull_calcbandwidthadj>:
 80072c0:	b570      	push	{r4, r5, r6, lr}
 80072c2:	b082      	sub	sp, #8
 80072c4:	4604      	mov	r4, r0
 80072c6:	460d      	mov	r5, r1
 80072c8:	2101      	movs	r1, #1
 80072ca:	f7ff f963 	bl	8006594 <ull_force_clocks>
 80072ce:	2100      	movs	r1, #0
 80072d0:	4620      	mov	r0, r4
 80072d2:	f7ff fe03 	bl	8006edc <ull_enable_rf_tx>
 80072d6:	4620      	mov	r0, r4
 80072d8:	f7ff fe34 	bl	8006f44 <ull_enable_rftx_blocks>
 80072dc:	f3c5 030b 	ubfx	r3, r5, #0, #12
 80072e0:	2200      	movs	r2, #0
 80072e2:	4915      	ldr	r1, [pc, #84]	; (8007338 <ull_calcbandwidthadj+0x78>)
 80072e4:	4620      	mov	r0, r4
 80072e6:	f7ff f924 	bl	8006532 <dwt_write16bitoffsetreg>
 80072ea:	2303      	movs	r3, #3
 80072ec:	9300      	str	r3, [sp, #0]
 80072ee:	23ff      	movs	r3, #255	; 0xff
 80072f0:	2200      	movs	r2, #0
 80072f2:	4912      	ldr	r1, [pc, #72]	; (800733c <ull_calcbandwidthadj+0x7c>)
 80072f4:	4620      	mov	r0, r4
 80072f6:	f7ff ff99 	bl	800722c <dwt_modify8bitoffsetreg>
 80072fa:	4e10      	ldr	r6, [pc, #64]	; (800733c <ull_calcbandwidthadj+0x7c>)
 80072fc:	2500      	movs	r5, #0
 80072fe:	462a      	mov	r2, r5
 8007300:	4631      	mov	r1, r6
 8007302:	4620      	mov	r0, r4
 8007304:	f7fe fcfc 	bl	8005d00 <dwt_read8bitoffsetreg>
 8007308:	f010 0f01 	tst.w	r0, #1
 800730c:	d1f7      	bne.n	80072fe <ull_calcbandwidthadj+0x3e>
 800730e:	4620      	mov	r0, r4
 8007310:	f7ff fcae 	bl	8006c70 <ull_disable_rftx_blocks>
 8007314:	2100      	movs	r1, #0
 8007316:	4620      	mov	r0, r4
 8007318:	f7ff fcb4 	bl	8006c84 <ull_disable_rf_tx>
 800731c:	2105      	movs	r1, #5
 800731e:	4620      	mov	r0, r4
 8007320:	f7ff f938 	bl	8006594 <ull_force_clocks>
 8007324:	2200      	movs	r2, #0
 8007326:	4906      	ldr	r1, [pc, #24]	; (8007340 <ull_calcbandwidthadj+0x80>)
 8007328:	4620      	mov	r0, r4
 800732a:	f7fe fce9 	bl	8005d00 <dwt_read8bitoffsetreg>
 800732e:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 8007332:	b002      	add	sp, #8
 8007334:	bd70      	pop	{r4, r5, r6, pc}
 8007336:	bf00      	nop
 8007338:	0008001c 	.word	0x0008001c
 800733c:	00080010 	.word	0x00080010
 8007340:	0007001c 	.word	0x0007001c

08007344 <ull_configuretxrf>:
 8007344:	b538      	push	{r3, r4, r5, lr}
 8007346:	4605      	mov	r5, r0
 8007348:	460c      	mov	r4, r1
 800734a:	f8b1 1005 	ldrh.w	r1, [r1, #5]
 800734e:	b149      	cbz	r1, 8007364 <ull_configuretxrf+0x20>
 8007350:	f7ff ffb6 	bl	80072c0 <ull_calcbandwidthadj>
 8007354:	f8d4 3001 	ldr.w	r3, [r4, #1]
 8007358:	2200      	movs	r2, #0
 800735a:	4905      	ldr	r1, [pc, #20]	; (8007370 <ull_configuretxrf+0x2c>)
 800735c:	4628      	mov	r0, r5
 800735e:	f7ff f9e9 	bl	8006734 <dwt_write32bitoffsetreg>
 8007362:	bd38      	pop	{r3, r4, r5, pc}
 8007364:	7823      	ldrb	r3, [r4, #0]
 8007366:	2200      	movs	r2, #0
 8007368:	4902      	ldr	r1, [pc, #8]	; (8007374 <ull_configuretxrf+0x30>)
 800736a:	f7ff f890 	bl	800648e <dwt_write8bitoffsetreg>
 800736e:	e7f1      	b.n	8007354 <ull_configuretxrf+0x10>
 8007370:	0001000c 	.word	0x0001000c
 8007374:	0007001c 	.word	0x0007001c

08007378 <ull_repeated_frames>:
 8007378:	b530      	push	{r4, r5, lr}
 800737a:	b083      	sub	sp, #12
 800737c:	4604      	mov	r4, r0
 800737e:	460d      	mov	r5, r1
 8007380:	2310      	movs	r3, #16
 8007382:	9300      	str	r3, [sp, #0]
 8007384:	23ff      	movs	r3, #255	; 0xff
 8007386:	2200      	movs	r2, #0
 8007388:	4906      	ldr	r1, [pc, #24]	; (80073a4 <ull_repeated_frames+0x2c>)
 800738a:	f7ff ff4f 	bl	800722c <dwt_modify8bitoffsetreg>
 800738e:	462b      	mov	r3, r5
 8007390:	2d02      	cmp	r5, #2
 8007392:	bf38      	it	cc
 8007394:	2302      	movcc	r3, #2
 8007396:	2200      	movs	r2, #0
 8007398:	212c      	movs	r1, #44	; 0x2c
 800739a:	4620      	mov	r0, r4
 800739c:	f7ff f9ca 	bl	8006734 <dwt_write32bitoffsetreg>
 80073a0:	b003      	add	sp, #12
 80073a2:	bd30      	pop	{r4, r5, pc}
 80073a4:	000f0024 	.word	0x000f0024

080073a8 <ull_setdwstate>:
 80073a8:	b530      	push	{r4, r5, lr}
 80073aa:	b083      	sub	sp, #12
 80073ac:	4604      	mov	r4, r0
 80073ae:	2901      	cmp	r1, #1
 80073b0:	d01d      	beq.n	80073ee <ull_setdwstate+0x46>
 80073b2:	2902      	cmp	r1, #2
 80073b4:	d030      	beq.n	8007418 <ull_setdwstate+0x70>
 80073b6:	2301      	movs	r3, #1
 80073b8:	9300      	str	r3, [sp, #0]
 80073ba:	23ff      	movs	r3, #255	; 0xff
 80073bc:	2200      	movs	r2, #0
 80073be:	4926      	ldr	r1, [pc, #152]	; (8007458 <ull_setdwstate+0xb0>)
 80073c0:	f7ff ff34 	bl	800722c <dwt_modify8bitoffsetreg>
 80073c4:	4d25      	ldr	r5, [pc, #148]	; (800745c <ull_setdwstate+0xb4>)
 80073c6:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 80073ca:	9300      	str	r3, [sp, #0]
 80073cc:	f46f 7380 	mvn.w	r3, #256	; 0x100
 80073d0:	2200      	movs	r2, #0
 80073d2:	4629      	mov	r1, r5
 80073d4:	4620      	mov	r0, r4
 80073d6:	f7ff fd3f 	bl	8006e58 <dwt_modify32bitoffsetreg>
 80073da:	2300      	movs	r3, #0
 80073dc:	9300      	str	r3, [sp, #0]
 80073de:	237f      	movs	r3, #127	; 0x7f
 80073e0:	2202      	movs	r2, #2
 80073e2:	4629      	mov	r1, r5
 80073e4:	4620      	mov	r0, r4
 80073e6:	f7ff ff21 	bl	800722c <dwt_modify8bitoffsetreg>
 80073ea:	b003      	add	sp, #12
 80073ec:	bd30      	pop	{r4, r5, pc}
 80073ee:	2105      	movs	r1, #5
 80073f0:	f7ff f8d0 	bl	8006594 <ull_force_clocks>
 80073f4:	f44f 7381 	mov.w	r3, #258	; 0x102
 80073f8:	9300      	str	r3, [sp, #0]
 80073fa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80073fe:	2200      	movs	r2, #0
 8007400:	4917      	ldr	r1, [pc, #92]	; (8007460 <ull_setdwstate+0xb8>)
 8007402:	4620      	mov	r0, r4
 8007404:	f7ff fd28 	bl	8006e58 <dwt_modify32bitoffsetreg>
 8007408:	2201      	movs	r2, #1
 800740a:	9200      	str	r2, [sp, #0]
 800740c:	23ff      	movs	r3, #255	; 0xff
 800740e:	4913      	ldr	r1, [pc, #76]	; (800745c <ull_setdwstate+0xb4>)
 8007410:	4620      	mov	r0, r4
 8007412:	f7ff ff0b 	bl	800722c <dwt_modify8bitoffsetreg>
 8007416:	e7e8      	b.n	80073ea <ull_setdwstate+0x42>
 8007418:	2303      	movs	r3, #3
 800741a:	9300      	str	r3, [sp, #0]
 800741c:	23ff      	movs	r3, #255	; 0xff
 800741e:	2200      	movs	r2, #0
 8007420:	490d      	ldr	r1, [pc, #52]	; (8007458 <ull_setdwstate+0xb0>)
 8007422:	f7ff ff03 	bl	800722c <dwt_modify8bitoffsetreg>
 8007426:	4d0d      	ldr	r5, [pc, #52]	; (800745c <ull_setdwstate+0xb4>)
 8007428:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800742c:	9300      	str	r3, [sp, #0]
 800742e:	f46f 7380 	mvn.w	r3, #256	; 0x100
 8007432:	2200      	movs	r2, #0
 8007434:	4629      	mov	r1, r5
 8007436:	4620      	mov	r0, r4
 8007438:	f7ff fd0e 	bl	8006e58 <dwt_modify32bitoffsetreg>
 800743c:	2300      	movs	r3, #0
 800743e:	9300      	str	r3, [sp, #0]
 8007440:	237f      	movs	r3, #127	; 0x7f
 8007442:	2202      	movs	r2, #2
 8007444:	4629      	mov	r1, r5
 8007446:	4620      	mov	r0, r4
 8007448:	f7ff fef0 	bl	800722c <dwt_modify8bitoffsetreg>
 800744c:	2105      	movs	r1, #5
 800744e:	4620      	mov	r0, r4
 8007450:	f7ff f8a0 	bl	8006594 <ull_force_clocks>
 8007454:	e7c9      	b.n	80073ea <ull_setdwstate+0x42>
 8007456:	bf00      	nop
 8007458:	00110004 	.word	0x00110004
 800745c:	00110008 	.word	0x00110008
 8007460:	00090008 	.word	0x00090008

08007464 <ull_configureframefilter>:
 8007464:	b530      	push	{r4, r5, lr}
 8007466:	b083      	sub	sp, #12
 8007468:	4605      	mov	r5, r0
 800746a:	2902      	cmp	r1, #2
 800746c:	d00e      	beq.n	800748c <ull_configureframefilter+0x28>
 800746e:	2400      	movs	r4, #0
 8007470:	9400      	str	r4, [sp, #0]
 8007472:	23fe      	movs	r3, #254	; 0xfe
 8007474:	4622      	mov	r2, r4
 8007476:	2110      	movs	r1, #16
 8007478:	f7ff fed8 	bl	800722c <dwt_modify8bitoffsetreg>
 800747c:	4623      	mov	r3, r4
 800747e:	4622      	mov	r2, r4
 8007480:	2114      	movs	r1, #20
 8007482:	4628      	mov	r0, r5
 8007484:	f7ff f855 	bl	8006532 <dwt_write16bitoffsetreg>
 8007488:	b003      	add	sp, #12
 800748a:	bd30      	pop	{r4, r5, pc}
 800748c:	4614      	mov	r4, r2
 800748e:	2301      	movs	r3, #1
 8007490:	9300      	str	r3, [sp, #0]
 8007492:	23ff      	movs	r3, #255	; 0xff
 8007494:	2200      	movs	r2, #0
 8007496:	2110      	movs	r1, #16
 8007498:	f7ff fec8 	bl	800722c <dwt_modify8bitoffsetreg>
 800749c:	4623      	mov	r3, r4
 800749e:	2200      	movs	r2, #0
 80074a0:	2114      	movs	r1, #20
 80074a2:	4628      	mov	r0, r5
 80074a4:	f7ff f845 	bl	8006532 <dwt_write16bitoffsetreg>
 80074a8:	e7ee      	b.n	8007488 <ull_configureframefilter+0x24>
	...

080074ac <ull_run_pgfcal>:
 80074ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80074b0:	b082      	sub	sp, #8
 80074b2:	4605      	mov	r5, r0
 80074b4:	4c29      	ldr	r4, [pc, #164]	; (800755c <ull_run_pgfcal+0xb0>)
 80074b6:	4b2a      	ldr	r3, [pc, #168]	; (8007560 <ull_run_pgfcal+0xb4>)
 80074b8:	2200      	movs	r2, #0
 80074ba:	4621      	mov	r1, r4
 80074bc:	f7ff f93a 	bl	8006734 <dwt_write32bitoffsetreg>
 80074c0:	2310      	movs	r3, #16
 80074c2:	9300      	str	r3, [sp, #0]
 80074c4:	23ff      	movs	r3, #255	; 0xff
 80074c6:	2200      	movs	r2, #0
 80074c8:	4621      	mov	r1, r4
 80074ca:	4628      	mov	r0, r5
 80074cc:	f7ff feae 	bl	800722c <dwt_modify8bitoffsetreg>
 80074d0:	2403      	movs	r4, #3
 80074d2:	f04f 0814 	mov.w	r8, #20
 80074d6:	4f23      	ldr	r7, [pc, #140]	; (8007564 <ull_run_pgfcal+0xb8>)
 80074d8:	2600      	movs	r6, #0
 80074da:	4640      	mov	r0, r8
 80074dc:	f7fa f973 	bl	80017c6 <deca_usleep>
 80074e0:	4632      	mov	r2, r6
 80074e2:	4639      	mov	r1, r7
 80074e4:	4628      	mov	r0, r5
 80074e6:	f7fe fc0b 	bl	8005d00 <dwt_read8bitoffsetreg>
 80074ea:	2801      	cmp	r0, #1
 80074ec:	d034      	beq.n	8007558 <ull_run_pgfcal+0xac>
 80074ee:	1e63      	subs	r3, r4, #1
 80074f0:	f013 04ff 	ands.w	r4, r3, #255	; 0xff
 80074f4:	d1f1      	bne.n	80074da <ull_run_pgfcal+0x2e>
 80074f6:	f06f 0402 	mvn.w	r4, #2
 80074fa:	4e18      	ldr	r6, [pc, #96]	; (800755c <ull_run_pgfcal+0xb0>)
 80074fc:	2300      	movs	r3, #0
 80074fe:	461a      	mov	r2, r3
 8007500:	4631      	mov	r1, r6
 8007502:	4628      	mov	r0, r5
 8007504:	f7fe ffc3 	bl	800648e <dwt_write8bitoffsetreg>
 8007508:	2301      	movs	r3, #1
 800750a:	2200      	movs	r2, #0
 800750c:	4915      	ldr	r1, [pc, #84]	; (8007564 <ull_run_pgfcal+0xb8>)
 800750e:	4628      	mov	r0, r5
 8007510:	f7fe ffbd 	bl	800648e <dwt_write8bitoffsetreg>
 8007514:	2301      	movs	r3, #1
 8007516:	9300      	str	r3, [sp, #0]
 8007518:	23ff      	movs	r3, #255	; 0xff
 800751a:	2202      	movs	r2, #2
 800751c:	4631      	mov	r1, r6
 800751e:	4628      	mov	r0, r5
 8007520:	f7ff fe84 	bl	800722c <dwt_modify8bitoffsetreg>
 8007524:	2200      	movs	r2, #0
 8007526:	4910      	ldr	r1, [pc, #64]	; (8007568 <ull_run_pgfcal+0xbc>)
 8007528:	4628      	mov	r0, r5
 800752a:	f7fe fbc1 	bl	8005cb0 <dwt_read32bitoffsetreg>
 800752e:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
 8007532:	4298      	cmp	r0, r3
 8007534:	bf08      	it	eq
 8007536:	f06f 0403 	mvneq.w	r4, #3
 800753a:	2200      	movs	r2, #0
 800753c:	490b      	ldr	r1, [pc, #44]	; (800756c <ull_run_pgfcal+0xc0>)
 800753e:	4628      	mov	r0, r5
 8007540:	f7fe fbb6 	bl	8005cb0 <dwt_read32bitoffsetreg>
 8007544:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
 8007548:	4298      	cmp	r0, r3
 800754a:	bf14      	ite	ne
 800754c:	4620      	movne	r0, r4
 800754e:	f06f 0004 	mvneq.w	r0, #4
 8007552:	b002      	add	sp, #8
 8007554:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007558:	2400      	movs	r4, #0
 800755a:	e7ce      	b.n	80074fa <ull_run_pgfcal+0x4e>
 800755c:	0004000c 	.word	0x0004000c
 8007560:	00020001 	.word	0x00020001
 8007564:	00040020 	.word	0x00040020
 8007568:	00040014 	.word	0x00040014
 800756c:	0004001c 	.word	0x0004001c

08007570 <prs_ack_enable>:
 8007570:	b500      	push	{lr}
 8007572:	b083      	sub	sp, #12
 8007574:	2900      	cmp	r1, #0
 8007576:	bf0b      	itete	eq
 8007578:	23ff      	moveq	r3, #255	; 0xff
 800757a:	23f7      	movne	r3, #247	; 0xf7
 800757c:	2200      	moveq	r2, #0
 800757e:	2208      	movne	r2, #8
 8007580:	9200      	str	r2, [sp, #0]
 8007582:	2201      	movs	r2, #1
 8007584:	2110      	movs	r1, #16
 8007586:	f7ff fe51 	bl	800722c <dwt_modify8bitoffsetreg>
 800758a:	b003      	add	sp, #12
 800758c:	f85d fb04 	ldr.w	pc, [sp], #4

08007590 <dwt_modify16bitoffsetreg>:
 8007590:	b510      	push	{r4, lr}
 8007592:	b084      	sub	sp, #16
 8007594:	f8bd 4018 	ldrh.w	r4, [sp, #24]
 8007598:	f88d 300c 	strb.w	r3, [sp, #12]
 800759c:	0a1b      	lsrs	r3, r3, #8
 800759e:	f88d 300d 	strb.w	r3, [sp, #13]
 80075a2:	f88d 400e 	strb.w	r4, [sp, #14]
 80075a6:	0a24      	lsrs	r4, r4, #8
 80075a8:	f88d 400f 	strb.w	r4, [sp, #15]
 80075ac:	f248 0302 	movw	r3, #32770	; 0x8002
 80075b0:	9301      	str	r3, [sp, #4]
 80075b2:	ab03      	add	r3, sp, #12
 80075b4:	9300      	str	r3, [sp, #0]
 80075b6:	2304      	movs	r3, #4
 80075b8:	b292      	uxth	r2, r2
 80075ba:	f7fe faec 	bl	8005b96 <dwt_xfer3xxx>
 80075be:	b004      	add	sp, #16
 80075c0:	bd10      	pop	{r4, pc}
	...

080075c4 <_dwt_prog_ldo_and_bias_tune>:
 80075c4:	b510      	push	{r4, lr}
 80075c6:	b082      	sub	sp, #8
 80075c8:	4604      	mov	r4, r0
 80075ca:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80075ce:	9300      	str	r3, [sp, #0]
 80075d0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80075d4:	2200      	movs	r2, #0
 80075d6:	4907      	ldr	r1, [pc, #28]	; (80075f4 <_dwt_prog_ldo_and_bias_tune+0x30>)
 80075d8:	f7ff ffda 	bl	8007590 <dwt_modify16bitoffsetreg>
 80075dc:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80075de:	7a1b      	ldrb	r3, [r3, #8]
 80075e0:	9300      	str	r3, [sp, #0]
 80075e2:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 80075e6:	2200      	movs	r2, #0
 80075e8:	4903      	ldr	r1, [pc, #12]	; (80075f8 <_dwt_prog_ldo_and_bias_tune+0x34>)
 80075ea:	4620      	mov	r0, r4
 80075ec:	f7ff ffd0 	bl	8007590 <dwt_modify16bitoffsetreg>
 80075f0:	b002      	add	sp, #8
 80075f2:	bd10      	pop	{r4, pc}
 80075f4:	000b0008 	.word	0x000b0008
 80075f8:	0011001f 	.word	0x0011001f

080075fc <ull_setleds>:
 80075fc:	b530      	push	{r4, r5, lr}
 80075fe:	b083      	sub	sp, #12
 8007600:	4604      	mov	r4, r0
 8007602:	f011 0f01 	tst.w	r1, #1
 8007606:	d01f      	beq.n	8007648 <ull_setleds+0x4c>
 8007608:	460d      	mov	r5, r1
 800760a:	f44f 7310 	mov.w	r3, #576	; 0x240
 800760e:	9300      	str	r3, [sp, #0]
 8007610:	f46f 637c 	mvn.w	r3, #4032	; 0xfc0
 8007614:	2200      	movs	r2, #0
 8007616:	f44f 21a0 	mov.w	r1, #327680	; 0x50000
 800761a:	f7ff fc1d 	bl	8006e58 <dwt_modify32bitoffsetreg>
 800761e:	f44f 0304 	mov.w	r3, #8650752	; 0x840000
 8007622:	9300      	str	r3, [sp, #0]
 8007624:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007628:	2200      	movs	r2, #0
 800762a:	4918      	ldr	r1, [pc, #96]	; (800768c <ull_setleds+0x90>)
 800762c:	4620      	mov	r0, r4
 800762e:	f7ff fc13 	bl	8006e58 <dwt_modify32bitoffsetreg>
 8007632:	f015 0f02 	tst.w	r5, #2
 8007636:	d11a      	bne.n	800766e <ull_setleds+0x72>
 8007638:	f44f 7388 	mov.w	r3, #272	; 0x110
 800763c:	2200      	movs	r2, #0
 800763e:	4914      	ldr	r1, [pc, #80]	; (8007690 <ull_setleds+0x94>)
 8007640:	4620      	mov	r0, r4
 8007642:	f7ff f877 	bl	8006734 <dwt_write32bitoffsetreg>
 8007646:	e010      	b.n	800766a <ull_setleds+0x6e>
 8007648:	2500      	movs	r5, #0
 800764a:	9500      	str	r5, [sp, #0]
 800764c:	f46f 637c 	mvn.w	r3, #4032	; 0xfc0
 8007650:	462a      	mov	r2, r5
 8007652:	f44f 21a0 	mov.w	r1, #327680	; 0x50000
 8007656:	f7ff fbff 	bl	8006e58 <dwt_modify32bitoffsetreg>
 800765a:	9500      	str	r5, [sp, #0]
 800765c:	f64f 63ff 	movw	r3, #65279	; 0xfeff
 8007660:	462a      	mov	r2, r5
 8007662:	490b      	ldr	r1, [pc, #44]	; (8007690 <ull_setleds+0x94>)
 8007664:	4620      	mov	r0, r4
 8007666:	f7ff ff93 	bl	8007590 <dwt_modify16bitoffsetreg>
 800766a:	b003      	add	sp, #12
 800766c:	bd30      	pop	{r4, r5, pc}
 800766e:	4d08      	ldr	r5, [pc, #32]	; (8007690 <ull_setleds+0x94>)
 8007670:	4b08      	ldr	r3, [pc, #32]	; (8007694 <ull_setleds+0x98>)
 8007672:	2200      	movs	r2, #0
 8007674:	4629      	mov	r1, r5
 8007676:	4620      	mov	r0, r4
 8007678:	f7ff f85c 	bl	8006734 <dwt_write32bitoffsetreg>
 800767c:	f44f 7388 	mov.w	r3, #272	; 0x110
 8007680:	2200      	movs	r2, #0
 8007682:	4629      	mov	r1, r5
 8007684:	4620      	mov	r0, r4
 8007686:	f7ff f855 	bl	8006734 <dwt_write32bitoffsetreg>
 800768a:	e7ee      	b.n	800766a <ull_setleds+0x6e>
 800768c:	00110004 	.word	0x00110004
 8007690:	00110016 	.word	0x00110016
 8007694:	000f0110 	.word	0x000f0110

08007698 <ull_pgf_cal>:
 8007698:	b5f0      	push	{r4, r5, r6, r7, lr}
 800769a:	b083      	sub	sp, #12
 800769c:	4604      	mov	r4, r0
 800769e:	2901      	cmp	r1, #1
 80076a0:	d009      	beq.n	80076b6 <ull_pgf_cal+0x1e>
 80076a2:	2014      	movs	r0, #20
 80076a4:	f7fa f88f 	bl	80017c6 <deca_usleep>
 80076a8:	4620      	mov	r0, r4
 80076aa:	f7ff feff 	bl	80074ac <ull_run_pgfcal>
 80076ae:	4605      	mov	r5, r0
 80076b0:	4628      	mov	r0, r5
 80076b2:	b003      	add	sp, #12
 80076b4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80076b6:	4e0f      	ldr	r6, [pc, #60]	; (80076f4 <ull_pgf_cal+0x5c>)
 80076b8:	2200      	movs	r2, #0
 80076ba:	4631      	mov	r1, r6
 80076bc:	f7fe fb0e 	bl	8005cdc <dwt_read16bitoffsetreg>
 80076c0:	4607      	mov	r7, r0
 80076c2:	f240 1305 	movw	r3, #261	; 0x105
 80076c6:	9300      	str	r3, [sp, #0]
 80076c8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80076cc:	2200      	movs	r2, #0
 80076ce:	4631      	mov	r1, r6
 80076d0:	4620      	mov	r0, r4
 80076d2:	f7ff ff5d 	bl	8007590 <dwt_modify16bitoffsetreg>
 80076d6:	2014      	movs	r0, #20
 80076d8:	f7fa f875 	bl	80017c6 <deca_usleep>
 80076dc:	4620      	mov	r0, r4
 80076de:	f7ff fee5 	bl	80074ac <ull_run_pgfcal>
 80076e2:	4605      	mov	r5, r0
 80076e4:	2200      	movs	r2, #0
 80076e6:	9200      	str	r2, [sp, #0]
 80076e8:	463b      	mov	r3, r7
 80076ea:	4631      	mov	r1, r6
 80076ec:	4620      	mov	r0, r4
 80076ee:	f7ff ff4f 	bl	8007590 <dwt_modify16bitoffsetreg>
 80076f2:	e7dd      	b.n	80076b0 <ull_pgf_cal+0x18>
 80076f4:	00070048 	.word	0x00070048

080076f8 <ull_setgpiovalue>:
 80076f8:	b500      	push	{lr}
 80076fa:	b083      	sub	sp, #12
 80076fc:	2a01      	cmp	r2, #1
 80076fe:	d009      	beq.n	8007714 <ull_setgpiovalue+0x1c>
 8007700:	43cb      	mvns	r3, r1
 8007702:	2200      	movs	r2, #0
 8007704:	9200      	str	r2, [sp, #0]
 8007706:	b29b      	uxth	r3, r3
 8007708:	4906      	ldr	r1, [pc, #24]	; (8007724 <ull_setgpiovalue+0x2c>)
 800770a:	f7ff ff41 	bl	8007590 <dwt_modify16bitoffsetreg>
 800770e:	b003      	add	sp, #12
 8007710:	f85d fb04 	ldr.w	pc, [sp], #4
 8007714:	9100      	str	r1, [sp, #0]
 8007716:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800771a:	2200      	movs	r2, #0
 800771c:	4901      	ldr	r1, [pc, #4]	; (8007724 <ull_setgpiovalue+0x2c>)
 800771e:	f7ff ff37 	bl	8007590 <dwt_modify16bitoffsetreg>
 8007722:	e7f4      	b.n	800770e <ull_setgpiovalue+0x16>
 8007724:	0005000c 	.word	0x0005000c

08007728 <ull_readaccdata>:
 8007728:	b5f0      	push	{r4, r5, r6, r7, lr}
 800772a:	b083      	sub	sp, #12
 800772c:	4604      	mov	r4, r0
 800772e:	460f      	mov	r7, r1
 8007730:	4616      	mov	r6, r2
 8007732:	461d      	mov	r5, r3
 8007734:	f248 0340 	movw	r3, #32832	; 0x8040
 8007738:	9300      	str	r3, [sp, #0]
 800773a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800773e:	2200      	movs	r2, #0
 8007740:	4918      	ldr	r1, [pc, #96]	; (80077a4 <ull_readaccdata+0x7c>)
 8007742:	f7ff ff25 	bl	8007590 <dwt_modify16bitoffsetreg>
 8007746:	19aa      	adds	r2, r5, r6
 8007748:	f243 0301 	movw	r3, #12289	; 0x3001
 800774c:	429a      	cmp	r2, r3
 800774e:	dc15      	bgt.n	800777c <ull_readaccdata+0x54>
 8007750:	2d7f      	cmp	r5, #127	; 0x7f
 8007752:	d91d      	bls.n	8007790 <ull_readaccdata+0x68>
 8007754:	2315      	movs	r3, #21
 8007756:	2200      	movs	r2, #0
 8007758:	4913      	ldr	r1, [pc, #76]	; (80077a8 <ull_readaccdata+0x80>)
 800775a:	4620      	mov	r0, r4
 800775c:	f7fe ffea 	bl	8006734 <dwt_write32bitoffsetreg>
 8007760:	462b      	mov	r3, r5
 8007762:	2200      	movs	r2, #0
 8007764:	4911      	ldr	r1, [pc, #68]	; (80077ac <ull_readaccdata+0x84>)
 8007766:	4620      	mov	r0, r4
 8007768:	f7fe ffe4 	bl	8006734 <dwt_write32bitoffsetreg>
 800776c:	9700      	str	r7, [sp, #0]
 800776e:	4633      	mov	r3, r6
 8007770:	2200      	movs	r2, #0
 8007772:	f44f 11e8 	mov.w	r1, #1900544	; 0x1d0000
 8007776:	4620      	mov	r0, r4
 8007778:	f7fe fa90 	bl	8005c9c <dwt_readfromdevice>
 800777c:	2200      	movs	r2, #0
 800777e:	9200      	str	r2, [sp, #0]
 8007780:	f647 73bf 	movw	r3, #32703	; 0x7fbf
 8007784:	4907      	ldr	r1, [pc, #28]	; (80077a4 <ull_readaccdata+0x7c>)
 8007786:	4620      	mov	r0, r4
 8007788:	f7ff ff02 	bl	8007590 <dwt_modify16bitoffsetreg>
 800778c:	b003      	add	sp, #12
 800778e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007790:	9700      	str	r7, [sp, #0]
 8007792:	4633      	mov	r3, r6
 8007794:	462a      	mov	r2, r5
 8007796:	f44f 11a8 	mov.w	r1, #1376256	; 0x150000
 800779a:	4620      	mov	r0, r4
 800779c:	f7fe fa7e 	bl	8005c9c <dwt_readfromdevice>
 80077a0:	e7ec      	b.n	800777c <ull_readaccdata+0x54>
 80077a2:	bf00      	nop
 80077a4:	00110004 	.word	0x00110004
 80077a8:	001f0004 	.word	0x001f0004
 80077ac:	001f0008 	.word	0x001f0008

080077b0 <ull_repeated_cw>:
 80077b0:	b570      	push	{r4, r5, r6, lr}
 80077b2:	4606      	mov	r6, r0
 80077b4:	460c      	mov	r4, r1
 80077b6:	4615      	mov	r5, r2
 80077b8:	4b0e      	ldr	r3, [pc, #56]	; (80077f4 <ull_repeated_cw+0x44>)
 80077ba:	2202      	movs	r2, #2
 80077bc:	490e      	ldr	r1, [pc, #56]	; (80077f8 <ull_repeated_cw+0x48>)
 80077be:	f7fe ffb9 	bl	8006734 <dwt_write32bitoffsetreg>
 80077c2:	2d0f      	cmp	r5, #15
 80077c4:	bfa8      	it	ge
 80077c6:	250f      	movge	r5, #15
 80077c8:	1e63      	subs	r3, r4, #1
 80077ca:	2b03      	cmp	r3, #3
 80077cc:	bf28      	it	cs
 80077ce:	2404      	movcs	r4, #4
 80077d0:	2310      	movs	r3, #16
 80077d2:	4123      	asrs	r3, r4
 80077d4:	2200      	movs	r2, #0
 80077d6:	4909      	ldr	r1, [pc, #36]	; (80077fc <ull_repeated_cw+0x4c>)
 80077d8:	4630      	mov	r0, r6
 80077da:	f7fe ffab 	bl	8006734 <dwt_write32bitoffsetreg>
 80077de:	1e63      	subs	r3, r4, #1
 80077e0:	009b      	lsls	r3, r3, #2
 80077e2:	fa05 f303 	lsl.w	r3, r5, r3
 80077e6:	2200      	movs	r2, #0
 80077e8:	4905      	ldr	r1, [pc, #20]	; (8007800 <ull_repeated_cw+0x50>)
 80077ea:	4630      	mov	r0, r6
 80077ec:	f7fe ffa2 	bl	8006734 <dwt_write32bitoffsetreg>
 80077f0:	bd70      	pop	{r4, r5, r6, pc}
 80077f2:	bf00      	nop
 80077f4:	00d20874 	.word	0x00d20874
 80077f8:	00110010 	.word	0x00110010
 80077fc:	00070028 	.word	0x00070028
 8007800:	00080018 	.word	0x00080018

08007804 <ull_configure>:
 8007804:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007808:	b083      	sub	sp, #12
 800780a:	4604      	mov	r4, r0
 800780c:	460d      	mov	r5, r1
 800780e:	f891 9000 	ldrb.w	r9, [r1]
 8007812:	790b      	ldrb	r3, [r1, #4]
 8007814:	2b18      	cmp	r3, #24
 8007816:	d814      	bhi.n	8007842 <ull_configure+0x3e>
 8007818:	78cf      	ldrb	r7, [r1, #3]
 800781a:	2f18      	cmp	r7, #24
 800781c:	bf94      	ite	ls
 800781e:	2700      	movls	r7, #0
 8007820:	2701      	movhi	r7, #1
 8007822:	b2ff      	uxtb	r7, r7
 8007824:	79eb      	ldrb	r3, [r5, #7]
 8007826:	2b01      	cmp	r3, #1
 8007828:	bf0c      	ite	eq
 800782a:	2110      	moveq	r1, #16
 800782c:	2100      	movne	r1, #0
 800782e:	786b      	ldrb	r3, [r5, #1]
 8007830:	3b01      	subs	r3, #1
 8007832:	2b06      	cmp	r3, #6
 8007834:	d810      	bhi.n	8007858 <ull_configure+0x54>
 8007836:	e8df f003 	tbb	[pc, r3]
 800783a:	0f06      	.short	0x0f06
 800783c:	0f0c120f 	.word	0x0f0c120f
 8007840:	09          	.byte	0x09
 8007841:	00          	.byte	0x00
 8007842:	2701      	movs	r7, #1
 8007844:	e7ed      	b.n	8007822 <ull_configure+0x1e>
 8007846:	f04f 0a40 	mov.w	sl, #64	; 0x40
 800784a:	e00a      	b.n	8007862 <ull_configure+0x5e>
 800784c:	f04f 0a48 	mov.w	sl, #72	; 0x48
 8007850:	e007      	b.n	8007862 <ull_configure+0x5e>
 8007852:	f04f 0a80 	mov.w	sl, #128	; 0x80
 8007856:	e004      	b.n	8007862 <ull_configure+0x5e>
 8007858:	f44f 7a80 	mov.w	sl, #256	; 0x100
 800785c:	e001      	b.n	8007862 <ull_configure+0x5e>
 800785e:	f04f 0a20 	mov.w	sl, #32
 8007862:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8007864:	8a53      	ldrh	r3, [r2, #18]
 8007866:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 800786a:	8253      	strh	r3, [r2, #18]
 800786c:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800786e:	79ea      	ldrb	r2, [r5, #7]
 8007870:	731a      	strb	r2, [r3, #12]
 8007872:	7b2e      	ldrb	r6, [r5, #12]
 8007874:	1cb3      	adds	r3, r6, #2
 8007876:	2601      	movs	r6, #1
 8007878:	409e      	lsls	r6, r3
 800787a:	fa1f f886 	uxth.w	r8, r6
 800787e:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8007880:	4bc7      	ldr	r3, [pc, #796]	; (8007ba0 <ull_configure+0x39c>)
 8007882:	fb03 f308 	mul.w	r3, r3, r8
 8007886:	0bdb      	lsrs	r3, r3, #15
 8007888:	8293      	strh	r3, [r2, #20]
 800788a:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800788c:	7aea      	ldrb	r2, [r5, #11]
 800788e:	75da      	strb	r2, [r3, #23]
 8007890:	7a2b      	ldrb	r3, [r5, #8]
 8007892:	015b      	lsls	r3, r3, #5
 8007894:	f003 0320 	and.w	r3, r3, #32
 8007898:	7b6a      	ldrb	r2, [r5, #13]
 800789a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800789e:	7aea      	ldrb	r2, [r5, #11]
 80078a0:	0312      	lsls	r2, r2, #12
 80078a2:	f402 4230 	and.w	r2, r2, #45056	; 0xb000
 80078a6:	4313      	orrs	r3, r2
 80078a8:	430b      	orrs	r3, r1
 80078aa:	9300      	str	r3, [sp, #0]
 80078ac:	4bbd      	ldr	r3, [pc, #756]	; (8007ba4 <ull_configure+0x3a0>)
 80078ae:	2200      	movs	r2, #0
 80078b0:	2110      	movs	r1, #16
 80078b2:	4620      	mov	r0, r4
 80078b4:	f7ff fad0 	bl	8006e58 <dwt_modify32bitoffsetreg>
 80078b8:	2f00      	cmp	r7, #0
 80078ba:	f040 80f6 	bne.w	8007aaa <ull_configure+0x2a6>
 80078be:	7aeb      	ldrb	r3, [r5, #11]
 80078c0:	b1f3      	cbz	r3, 8007900 <ull_configure+0xfc>
 80078c2:	7b6b      	ldrb	r3, [r5, #13]
 80078c4:	2b01      	cmp	r3, #1
 80078c6:	f240 811c 	bls.w	8007b02 <ull_configure+0x2fe>
 80078ca:	7b2a      	ldrb	r2, [r5, #12]
 80078cc:	4bb6      	ldr	r3, [pc, #728]	; (8007ba8 <ull_configure+0x3a4>)
 80078ce:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 80078d2:	0112      	lsls	r2, r2, #4
 80078d4:	0ad3      	lsrs	r3, r2, #11
 80078d6:	f3c2 020a 	ubfx	r2, r2, #0, #11
 80078da:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80078de:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 80078e2:	bf28      	it	cs
 80078e4:	3301      	addcs	r3, #1
 80078e6:	b29b      	uxth	r3, r3
 80078e8:	eb0a 0ac8 	add.w	sl, sl, r8, lsl #3
 80078ec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80078f0:	9300      	str	r3, [sp, #0]
 80078f2:	f64f 7380 	movw	r3, #65408	; 0xff80
 80078f6:	2202      	movs	r2, #2
 80078f8:	49ac      	ldr	r1, [pc, #688]	; (8007bac <ull_configure+0x3a8>)
 80078fa:	4620      	mov	r0, r4
 80078fc:	f7ff fe48 	bl	8007590 <dwt_modify16bitoffsetreg>
 8007900:	2394      	movs	r3, #148	; 0x94
 8007902:	9300      	str	r3, [sp, #0]
 8007904:	4baa      	ldr	r3, [pc, #680]	; (8007bb0 <ull_configure+0x3ac>)
 8007906:	2200      	movs	r2, #0
 8007908:	49aa      	ldr	r1, [pc, #680]	; (8007bb4 <ull_configure+0x3b0>)
 800790a:	4620      	mov	r0, r4
 800790c:	f7ff faa4 	bl	8006e58 <dwt_modify32bitoffsetreg>
 8007910:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 8007914:	f340 8108 	ble.w	8007b28 <ull_configure+0x324>
 8007918:	6d22      	ldr	r2, [r4, #80]	; 0x50
 800791a:	8a53      	ldrh	r3, [r2, #18]
 800791c:	f043 0320 	orr.w	r3, r3, #32
 8007920:	8253      	strh	r3, [r2, #18]
 8007922:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007926:	9300      	str	r3, [sp, #0]
 8007928:	f24e 73ff 	movw	r3, #59391	; 0xe7ff
 800792c:	2200      	movs	r2, #0
 800792e:	49a2      	ldr	r1, [pc, #648]	; (8007bb8 <ull_configure+0x3b4>)
 8007930:	4620      	mov	r0, r4
 8007932:	f7ff fe2d 	bl	8007590 <dwt_modify16bitoffsetreg>
 8007936:	7b6b      	ldrb	r3, [r5, #13]
 8007938:	2b01      	cmp	r3, #1
 800793a:	f000 8100 	beq.w	8007b3e <ull_configure+0x33a>
 800793e:	78ab      	ldrb	r3, [r5, #2]
 8007940:	f043 0310 	orr.w	r3, r3, #16
 8007944:	9300      	str	r3, [sp, #0]
 8007946:	23fc      	movs	r3, #252	; 0xfc
 8007948:	2200      	movs	r2, #0
 800794a:	f44f 21c0 	mov.w	r1, #393216	; 0x60000
 800794e:	4620      	mov	r0, r4
 8007950:	f7ff fc6c 	bl	800722c <dwt_modify8bitoffsetreg>
 8007954:	1e73      	subs	r3, r6, #1
 8007956:	b2db      	uxtb	r3, r3
 8007958:	2200      	movs	r2, #0
 800795a:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 800795e:	4620      	mov	r0, r4
 8007960:	f7fe fd95 	bl	800648e <dwt_write8bitoffsetreg>
 8007964:	786b      	ldrb	r3, [r5, #1]
 8007966:	2b07      	cmp	r3, #7
 8007968:	bf0c      	ite	eq
 800796a:	2308      	moveq	r3, #8
 800796c:	2300      	movne	r3, #0
 800796e:	2201      	movs	r2, #1
 8007970:	2128      	movs	r1, #40	; 0x28
 8007972:	4620      	mov	r0, r4
 8007974:	f7fe fd8b 	bl	800648e <dwt_write8bitoffsetreg>
 8007978:	4b90      	ldr	r3, [pc, #576]	; (8007bbc <ull_configure+0x3b8>)
 800797a:	2200      	movs	r2, #0
 800797c:	4990      	ldr	r1, [pc, #576]	; (8007bc0 <ull_configure+0x3bc>)
 800797e:	4620      	mov	r0, r4
 8007980:	f7fe fed8 	bl	8006734 <dwt_write32bitoffsetreg>
 8007984:	2200      	movs	r2, #0
 8007986:	498f      	ldr	r1, [pc, #572]	; (8007bc4 <ull_configure+0x3c0>)
 8007988:	4620      	mov	r0, r4
 800798a:	f7fe f991 	bl	8005cb0 <dwt_read32bitoffsetreg>
 800798e:	f420 50ff 	bic.w	r0, r0, #8160	; 0x1fe0
 8007992:	f020 001f 	bic.w	r0, r0, #31
 8007996:	f1b9 0f09 	cmp.w	r9, #9
 800799a:	bf08      	it	eq
 800799c:	f040 0001 	orreq.w	r0, r0, #1
 80079a0:	792a      	ldrb	r2, [r5, #4]
 80079a2:	0212      	lsls	r2, r2, #8
 80079a4:	f402 52f8 	and.w	r2, r2, #7936	; 0x1f00
 80079a8:	78eb      	ldrb	r3, [r5, #3]
 80079aa:	00db      	lsls	r3, r3, #3
 80079ac:	b2db      	uxtb	r3, r3
 80079ae:	431a      	orrs	r2, r3
 80079b0:	796b      	ldrb	r3, [r5, #5]
 80079b2:	005b      	lsls	r3, r3, #1
 80079b4:	f003 0306 	and.w	r3, r3, #6
 80079b8:	4313      	orrs	r3, r2
 80079ba:	4303      	orrs	r3, r0
 80079bc:	2200      	movs	r2, #0
 80079be:	4981      	ldr	r1, [pc, #516]	; (8007bc4 <ull_configure+0x3c0>)
 80079c0:	4620      	mov	r0, r4
 80079c2:	f7fe feb7 	bl	8006734 <dwt_write32bitoffsetreg>
 80079c6:	79aa      	ldrb	r2, [r5, #6]
 80079c8:	786b      	ldrb	r3, [r5, #1]
 80079ca:	031b      	lsls	r3, r3, #12
 80079cc:	ea43 2382 	orr.w	r3, r3, r2, lsl #10
 80079d0:	9300      	str	r3, [sp, #0]
 80079d2:	f46f 4374 	mvn.w	r3, #62464	; 0xf400
 80079d6:	2200      	movs	r2, #0
 80079d8:	2124      	movs	r1, #36	; 0x24
 80079da:	4620      	mov	r0, r4
 80079dc:	f7ff fa3c 	bl	8006e58 <dwt_modify32bitoffsetreg>
 80079e0:	f8b5 3009 	ldrh.w	r3, [r5, #9]
 80079e4:	b923      	cbnz	r3, 80079f0 <ull_configure+0x1ec>
 80079e6:	f06f 037e 	mvn.w	r3, #126	; 0x7e
 80079ea:	726b      	strb	r3, [r5, #9]
 80079ec:	2300      	movs	r3, #0
 80079ee:	72ab      	strb	r3, [r5, #10]
 80079f0:	f8b5 3009 	ldrh.w	r3, [r5, #9]
 80079f4:	2202      	movs	r2, #2
 80079f6:	f44f 21c0 	mov.w	r1, #393216	; 0x60000
 80079fa:	4620      	mov	r0, r4
 80079fc:	f7fe fd99 	bl	8006532 <dwt_write16bitoffsetreg>
 8007a00:	2202      	movs	r2, #2
 8007a02:	4971      	ldr	r1, [pc, #452]	; (8007bc8 <ull_configure+0x3c4>)
 8007a04:	4620      	mov	r0, r4
 8007a06:	f7fe f97b 	bl	8005d00 <dwt_read8bitoffsetreg>
 8007a0a:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8007a0c:	7c1b      	ldrb	r3, [r3, #16]
 8007a0e:	454b      	cmp	r3, r9
 8007a10:	f000 809f 	beq.w	8007b52 <ull_configure+0x34e>
 8007a14:	2803      	cmp	r0, #3
 8007a16:	f000 80a0 	beq.w	8007b5a <ull_configure+0x356>
 8007a1a:	f1b9 0f09 	cmp.w	r9, #9
 8007a1e:	f000 80a1 	beq.w	8007b64 <ull_configure+0x360>
 8007a22:	4b6a      	ldr	r3, [pc, #424]	; (8007bcc <ull_configure+0x3c8>)
 8007a24:	2200      	movs	r2, #0
 8007a26:	496a      	ldr	r1, [pc, #424]	; (8007bd0 <ull_configure+0x3cc>)
 8007a28:	4620      	mov	r0, r4
 8007a2a:	f7fe fe83 	bl	8006734 <dwt_write32bitoffsetreg>
 8007a2e:	f641 733c 	movw	r3, #7996	; 0x1f3c
 8007a32:	2200      	movs	r2, #0
 8007a34:	f44f 2110 	mov.w	r1, #589824	; 0x90000
 8007a38:	4620      	mov	r0, r4
 8007a3a:	f7fe fd7a 	bl	8006532 <dwt_write16bitoffsetreg>
 8007a3e:	2314      	movs	r3, #20
 8007a40:	2201      	movs	r2, #1
 8007a42:	4964      	ldr	r1, [pc, #400]	; (8007bd4 <ull_configure+0x3d0>)
 8007a44:	4620      	mov	r0, r4
 8007a46:	f7fe fd22 	bl	800648e <dwt_write8bitoffsetreg>
 8007a4a:	230e      	movs	r3, #14
 8007a4c:	2202      	movs	r2, #2
 8007a4e:	4962      	ldr	r1, [pc, #392]	; (8007bd8 <ull_configure+0x3d4>)
 8007a50:	4620      	mov	r0, r4
 8007a52:	f7fe fd1c 	bl	800648e <dwt_write8bitoffsetreg>
 8007a56:	2381      	movs	r3, #129	; 0x81
 8007a58:	2200      	movs	r2, #0
 8007a5a:	4960      	ldr	r1, [pc, #384]	; (8007bdc <ull_configure+0x3d8>)
 8007a5c:	4620      	mov	r0, r4
 8007a5e:	f7fe fd16 	bl	800648e <dwt_write8bitoffsetreg>
 8007a62:	2302      	movs	r3, #2
 8007a64:	2200      	movs	r2, #0
 8007a66:	2144      	movs	r1, #68	; 0x44
 8007a68:	4620      	mov	r0, r4
 8007a6a:	f7fe fd10 	bl	800648e <dwt_write8bitoffsetreg>
 8007a6e:	2101      	movs	r1, #1
 8007a70:	4620      	mov	r0, r4
 8007a72:	f7ff fc99 	bl	80073a8 <ull_setdwstate>
 8007a76:	f04f 0b32 	mov.w	fp, #50	; 0x32
 8007a7a:	f04f 0814 	mov.w	r8, #20
 8007a7e:	2700      	movs	r7, #0
 8007a80:	2644      	movs	r6, #68	; 0x44
 8007a82:	4640      	mov	r0, r8
 8007a84:	f7f9 fe9f 	bl	80017c6 <deca_usleep>
 8007a88:	463a      	mov	r2, r7
 8007a8a:	4631      	mov	r1, r6
 8007a8c:	4620      	mov	r0, r4
 8007a8e:	f7fe f937 	bl	8005d00 <dwt_read8bitoffsetreg>
 8007a92:	f010 0f02 	tst.w	r0, #2
 8007a96:	f040 80ab 	bne.w	8007bf0 <ull_configure+0x3ec>
 8007a9a:	f10b 33ff 	add.w	r3, fp, #4294967295	; 0xffffffff
 8007a9e:	f013 0bff 	ands.w	fp, r3, #255	; 0xff
 8007aa2:	d1ee      	bne.n	8007a82 <ull_configure+0x27e>
 8007aa4:	f06f 0001 	mvn.w	r0, #1
 8007aa8:	e0cf      	b.n	8007c4a <ull_configure+0x446>
 8007aaa:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8007aac:	8a53      	ldrh	r3, [r2, #18]
 8007aae:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8007ab2:	8253      	strh	r3, [r2, #18]
 8007ab4:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8007ab8:	9300      	str	r3, [sp, #0]
 8007aba:	f46f 53c0 	mvn.w	r3, #6144	; 0x1800
 8007abe:	2200      	movs	r2, #0
 8007ac0:	493d      	ldr	r1, [pc, #244]	; (8007bb8 <ull_configure+0x3b4>)
 8007ac2:	4620      	mov	r0, r4
 8007ac4:	f7ff f9c8 	bl	8006e58 <dwt_modify32bitoffsetreg>
 8007ac8:	f240 3306 	movw	r3, #774	; 0x306
 8007acc:	2200      	movs	r2, #0
 8007ace:	4944      	ldr	r1, [pc, #272]	; (8007be0 <ull_configure+0x3dc>)
 8007ad0:	4620      	mov	r0, r4
 8007ad2:	f7fe fe2f 	bl	8006734 <dwt_write32bitoffsetreg>
 8007ad6:	2300      	movs	r3, #0
 8007ad8:	461a      	mov	r2, r3
 8007ada:	f04f 110e 	mov.w	r1, #917518	; 0xe000e
 8007ade:	4620      	mov	r0, r4
 8007ae0:	f7fe fe28 	bl	8006734 <dwt_write32bitoffsetreg>
 8007ae4:	4b3f      	ldr	r3, [pc, #252]	; (8007be4 <ull_configure+0x3e0>)
 8007ae6:	2200      	movs	r2, #0
 8007ae8:	4930      	ldr	r1, [pc, #192]	; (8007bac <ull_configure+0x3a8>)
 8007aea:	4620      	mov	r0, r4
 8007aec:	f7fe fe22 	bl	8006734 <dwt_write32bitoffsetreg>
 8007af0:	239d      	movs	r3, #157	; 0x9d
 8007af2:	9300      	str	r3, [sp, #0]
 8007af4:	4b2e      	ldr	r3, [pc, #184]	; (8007bb0 <ull_configure+0x3ac>)
 8007af6:	2200      	movs	r2, #0
 8007af8:	492e      	ldr	r1, [pc, #184]	; (8007bb4 <ull_configure+0x3b0>)
 8007afa:	4620      	mov	r0, r4
 8007afc:	f7ff f9ac 	bl	8006e58 <dwt_modify32bitoffsetreg>
 8007b00:	e719      	b.n	8007936 <ull_configure+0x132>
 8007b02:	7b2a      	ldrb	r2, [r5, #12]
 8007b04:	4b28      	ldr	r3, [pc, #160]	; (8007ba8 <ull_configure+0x3a4>)
 8007b06:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8007b0a:	f44f 6235 	mov.w	r2, #2896	; 0xb50
 8007b0e:	fb02 f203 	mul.w	r2, r2, r3
 8007b12:	0c93      	lsrs	r3, r2, #18
 8007b14:	f3c2 12ca 	ubfx	r2, r2, #7, #11
 8007b18:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007b1c:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8007b20:	bf28      	it	cs
 8007b22:	3301      	addcs	r3, #1
 8007b24:	b29b      	uxth	r3, r3
 8007b26:	e6df      	b.n	80078e8 <ull_configure+0xe4>
 8007b28:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8007b2c:	9300      	str	r3, [sp, #0]
 8007b2e:	f24e 73ff 	movw	r3, #59391	; 0xe7ff
 8007b32:	2200      	movs	r2, #0
 8007b34:	4920      	ldr	r1, [pc, #128]	; (8007bb8 <ull_configure+0x3b4>)
 8007b36:	4620      	mov	r0, r4
 8007b38:	f7ff fd2a 	bl	8007590 <dwt_modify16bitoffsetreg>
 8007b3c:	e6fb      	b.n	8007936 <ull_configure+0x132>
 8007b3e:	78ab      	ldrb	r3, [r5, #2]
 8007b40:	9300      	str	r3, [sp, #0]
 8007b42:	23ec      	movs	r3, #236	; 0xec
 8007b44:	2200      	movs	r2, #0
 8007b46:	f44f 21c0 	mov.w	r1, #393216	; 0x60000
 8007b4a:	4620      	mov	r0, r4
 8007b4c:	f7ff fb6e 	bl	800722c <dwt_modify8bitoffsetreg>
 8007b50:	e700      	b.n	8007954 <ull_configure+0x150>
 8007b52:	2803      	cmp	r0, #3
 8007b54:	f47f af61 	bne.w	8007a1a <ull_configure+0x216>
 8007b58:	e04d      	b.n	8007bf6 <ull_configure+0x3f2>
 8007b5a:	2102      	movs	r1, #2
 8007b5c:	4620      	mov	r0, r4
 8007b5e:	f7ff fc23 	bl	80073a8 <ull_setdwstate>
 8007b62:	e75a      	b.n	8007a1a <ull_configure+0x216>
 8007b64:	4b20      	ldr	r3, [pc, #128]	; (8007be8 <ull_configure+0x3e4>)
 8007b66:	2200      	movs	r2, #0
 8007b68:	4919      	ldr	r1, [pc, #100]	; (8007bd0 <ull_configure+0x3cc>)
 8007b6a:	4620      	mov	r0, r4
 8007b6c:	f7fe fde2 	bl	8006734 <dwt_write32bitoffsetreg>
 8007b70:	f640 733c 	movw	r3, #3900	; 0xf3c
 8007b74:	2200      	movs	r2, #0
 8007b76:	f44f 2110 	mov.w	r1, #589824	; 0x90000
 8007b7a:	4620      	mov	r0, r4
 8007b7c:	f7fe fcd9 	bl	8006532 <dwt_write16bitoffsetreg>
 8007b80:	e75d      	b.n	8007a3e <ull_configure+0x23a>
 8007b82:	fa4f f189 	sxtb.w	r1, r9
 8007b86:	4620      	mov	r0, r4
 8007b88:	f7ff f98a 	bl	8006ea0 <_dwt_kick_dgc_on_wakeup>
 8007b8c:	e040      	b.n	8007c10 <ull_configure+0x40c>
 8007b8e:	2200      	movs	r2, #0
 8007b90:	9200      	str	r2, [sp, #0]
 8007b92:	23fe      	movs	r3, #254	; 0xfe
 8007b94:	4915      	ldr	r1, [pc, #84]	; (8007bec <ull_configure+0x3e8>)
 8007b96:	4620      	mov	r0, r4
 8007b98:	f7ff fb48 	bl	800722c <dwt_modify8bitoffsetreg>
 8007b9c:	e042      	b.n	8007c24 <ull_configure+0x420>
 8007b9e:	bf00      	nop
 8007ba0:	00026668 	.word	0x00026668
 8007ba4:	fffc4fcf 	.word	0xfffc4fcf
 8007ba8:	0801653c 	.word	0x0801653c
 8007bac:	000e0012 	.word	0x000e0012
 8007bb0:	bfffff00 	.word	0xbfffff00
 8007bb4:	000e0016 	.word	0x000e0016
 8007bb8:	000b0008 	.word	0x000b0008
 8007bbc:	af5f35cc 	.word	0xaf5f35cc
 8007bc0:	0006000c 	.word	0x0006000c
 8007bc4:	00010014 	.word	0x00010014
 8007bc8:	000f0030 	.word	0x000f0030
 8007bcc:	1c071134 	.word	0x1c071134
 8007bd0:	0007001c 	.word	0x0007001c
 8007bd4:	00070050 	.word	0x00070050
 8007bd8:	00070018 	.word	0x00070018
 8007bdc:	00090008 	.word	0x00090008
 8007be0:	000e000c 	.word	0x000e000c
 8007be4:	000c5a0a 	.word	0x000c5a0a
 8007be8:	1c010034 	.word	0x1c010034
 8007bec:	00030018 	.word	0x00030018
 8007bf0:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8007bf2:	f883 9010 	strb.w	r9, [r3, #16]
 8007bf6:	792b      	ldrb	r3, [r5, #4]
 8007bf8:	3b09      	subs	r3, #9
 8007bfa:	b2db      	uxtb	r3, r3
 8007bfc:	2b0f      	cmp	r3, #15
 8007bfe:	d8c6      	bhi.n	8007b8e <ull_configure+0x38a>
 8007c00:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8007c02:	7a5b      	ldrb	r3, [r3, #9]
 8007c04:	2b01      	cmp	r3, #1
 8007c06:	d0bc      	beq.n	8007b82 <ull_configure+0x37e>
 8007c08:	4649      	mov	r1, r9
 8007c0a:	4620      	mov	r0, r4
 8007c0c:	f7fe ffae 	bl	8006b6c <ull_configmrxlut>
 8007c10:	f44f 43c8 	mov.w	r3, #25600	; 0x6400
 8007c14:	9300      	str	r3, [sp, #0]
 8007c16:	f248 13ff 	movw	r3, #33279	; 0x81ff
 8007c1a:	2200      	movs	r2, #0
 8007c1c:	490c      	ldr	r1, [pc, #48]	; (8007c50 <ull_configure+0x44c>)
 8007c1e:	4620      	mov	r0, r4
 8007c20:	f7ff fcb6 	bl	8007590 <dwt_modify16bitoffsetreg>
 8007c24:	f1ba 0f40 	cmp.w	sl, #64	; 0x40
 8007c28:	bfcc      	ite	gt
 8007c2a:	f04f 5300 	movgt.w	r3, #536870912	; 0x20000000
 8007c2e:	f04f 53a0 	movle.w	r3, #335544320	; 0x14000000
 8007c32:	9300      	str	r3, [sp, #0]
 8007c34:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 8007c38:	2200      	movs	r2, #0
 8007c3a:	4906      	ldr	r1, [pc, #24]	; (8007c54 <ull_configure+0x450>)
 8007c3c:	4620      	mov	r0, r4
 8007c3e:	f7ff f90b 	bl	8006e58 <dwt_modify32bitoffsetreg>
 8007c42:	2101      	movs	r1, #1
 8007c44:	4620      	mov	r0, r4
 8007c46:	f7ff fd27 	bl	8007698 <ull_pgf_cal>
 8007c4a:	b003      	add	sp, #12
 8007c4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c50:	00030018 	.word	0x00030018
 8007c54:	00060010 	.word	0x00060010

08007c58 <dwt_ioctl>:
 8007c58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c5c:	b091      	sub	sp, #68	; 0x44
 8007c5e:	4606      	mov	r6, r0
 8007c60:	4615      	mov	r5, r2
 8007c62:	461c      	mov	r4, r3
 8007c64:	299c      	cmp	r1, #156	; 0x9c
 8007c66:	f200 809f 	bhi.w	8007da8 <dwt_ioctl+0x150>
 8007c6a:	e8df f011 	tbh	[pc, r1, lsl #1]
 8007c6e:	0a6d      	.short	0x0a6d
 8007c70:	00a30a78 	.word	0x00a30a78
 8007c74:	00be00a7 	.word	0x00be00a7
 8007c78:	018e0148 	.word	0x018e0148
 8007c7c:	0152016b 	.word	0x0152016b
 8007c80:	01a9019e 	.word	0x01a9019e
 8007c84:	01b901b1 	.word	0x01b901b1
 8007c88:	01c901c1 	.word	0x01c901c1
 8007c8c:	01d501d1 	.word	0x01d501d1
 8007c90:	026e01dd 	.word	0x026e01dd
 8007c94:	0281027c 	.word	0x0281027c
 8007c98:	0290028b 	.word	0x0290028b
 8007c9c:	029e0295 	.word	0x029e0295
 8007ca0:	030902a3 	.word	0x030902a3
 8007ca4:	0326031b 	.word	0x0326031b
 8007ca8:	033b0331 	.word	0x033b0331
 8007cac:	03690373 	.word	0x03690373
 8007cb0:	0345035f 	.word	0x0345035f
 8007cb4:	03c10352 	.word	0x03c10352
 8007cb8:	022b01f8 	.word	0x022b01f8
 8007cbc:	02410239 	.word	0x02410239
 8007cc0:	09960255 	.word	0x09960255
 8007cc4:	0382099b 	.word	0x0382099b
 8007cc8:	03e303df 	.word	0x03e303df
 8007ccc:	03f103ec 	.word	0x03f103ec
 8007cd0:	040503fb 	.word	0x040503fb
 8007cd4:	0437040d 	.word	0x0437040d
 8007cd8:	044e0443 	.word	0x044e0443
 8007cdc:	04590378 	.word	0x04590378
 8007ce0:	04740462 	.word	0x04740462
 8007ce4:	049e048d 	.word	0x049e048d
 8007ce8:	04ea04e0 	.word	0x04ea04e0
 8007cec:	051a050b 	.word	0x051a050b
 8007cf0:	05230535 	.word	0x05230535
 8007cf4:	05970551 	.word	0x05970551
 8007cf8:	05cf05af 	.word	0x05cf05af
 8007cfc:	05f805e4 	.word	0x05f805e4
 8007d00:	061d0601 	.word	0x061d0601
 8007d04:	0773060a 	.word	0x0773060a
 8007d08:	07ed079f 	.word	0x07ed079f
 8007d0c:	07fe07f3 	.word	0x07fe07f3
 8007d10:	08370817 	.word	0x08370817
 8007d14:	084b0841 	.word	0x084b0841
 8007d18:	08820879 	.word	0x08820879
 8007d1c:	08910888 	.word	0x08910888
 8007d20:	08ab089e 	.word	0x08ab089e
 8007d24:	08be08b5 	.word	0x08be08b5
 8007d28:	08d208c7 	.word	0x08d208c7
 8007d2c:	08e308dd 	.word	0x08e308dd
 8007d30:	09110906 	.word	0x09110906
 8007d34:	0945091c 	.word	0x0945091c
 8007d38:	09720967 	.word	0x09720967
 8007d3c:	09a1098b 	.word	0x09a1098b
 8007d40:	0a200a16 	.word	0x0a200a16
 8007d44:	0a800a2b 	.word	0x0a800a2b
 8007d48:	0a620a35 	.word	0x0a620a35
 8007d4c:	09df0791 	.word	0x09df0791
 8007d50:	0aee0a00 	.word	0x0aee0a00
 8007d54:	0a8d0ae3 	.word	0x0a8d0ae3
 8007d58:	0aa30a98 	.word	0x0aa30a98
 8007d5c:	0ab90aae 	.word	0x0ab90aae
 8007d60:	0acf0ac4 	.word	0x0acf0ac4
 8007d64:	0bd80ad8 	.word	0x0bd80ad8
 8007d68:	0c4d0c12 	.word	0x0c4d0c12
 8007d6c:	0d290c70 	.word	0x0d290c70
 8007d70:	0b190d3e 	.word	0x0b190d3e
 8007d74:	009d009d 	.word	0x009d009d
 8007d78:	009d009d 	.word	0x009d009d
 8007d7c:	009d009d 	.word	0x009d009d
 8007d80:	009d009d 	.word	0x009d009d
 8007d84:	009d009d 	.word	0x009d009d
 8007d88:	009d009d 	.word	0x009d009d
 8007d8c:	009d009d 	.word	0x009d009d
 8007d90:	009d009d 	.word	0x009d009d
 8007d94:	009d009d 	.word	0x009d009d
 8007d98:	0c87009d 	.word	0x0c87009d
 8007d9c:	0dce0ca5 	.word	0x0dce0ca5
 8007da0:	0ce40cef 	.word	0x0ce40cef
 8007da4:	0cfa0d03 	.word	0x0cfa0d03
 8007da8:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8007dac:	4628      	mov	r0, r5
 8007dae:	b011      	add	sp, #68	; 0x44
 8007db0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007db4:	6843      	ldr	r3, [r0, #4]
 8007db6:	4798      	blx	r3
 8007db8:	2500      	movs	r5, #0
 8007dba:	e7f7      	b.n	8007dac <dwt_ioctl+0x154>
 8007dbc:	2202      	movs	r2, #2
 8007dbe:	49b7      	ldr	r1, [pc, #732]	; (800809c <dwt_ioctl+0x444>)
 8007dc0:	f7fd ff9e 	bl	8005d00 <dwt_read8bitoffsetreg>
 8007dc4:	2803      	cmp	r0, #3
 8007dc6:	d801      	bhi.n	8007dcc <dwt_ioctl+0x174>
 8007dc8:	2500      	movs	r5, #0
 8007dca:	e7ef      	b.n	8007dac <dwt_ioctl+0x154>
 8007dcc:	f7f9 fcd2 	bl	8001774 <decamutexon>
 8007dd0:	4604      	mov	r4, r0
 8007dd2:	2500      	movs	r5, #0
 8007dd4:	9500      	str	r5, [sp, #0]
 8007dd6:	462b      	mov	r3, r5
 8007dd8:	462a      	mov	r2, r5
 8007dda:	4629      	mov	r1, r5
 8007ddc:	4630      	mov	r0, r6
 8007dde:	f7fe fb4b 	bl	8006478 <dwt_writetodevice>
 8007de2:	4620      	mov	r0, r4
 8007de4:	f7f9 fcd7 	bl	8001796 <decamutexoff>
 8007de8:	e7e0      	b.n	8007dac <dwt_ioctl+0x154>
 8007dea:	2c00      	cmp	r4, #0
 8007dec:	f001 8510 	beq.w	8009810 <dwt_ioctl+0x1bb8>
 8007df0:	7824      	ldrb	r4, [r4, #0]
 8007df2:	f014 0f1d 	tst.w	r4, #29
 8007df6:	d065      	beq.n	8007ec4 <dwt_ioctl+0x26c>
 8007df8:	f014 0f01 	tst.w	r4, #1
 8007dfc:	d026      	beq.n	8007e4c <dwt_ioctl+0x1f4>
 8007dfe:	f014 0f02 	tst.w	r4, #2
 8007e02:	f04f 0200 	mov.w	r2, #0
 8007e06:	9200      	str	r2, [sp, #0]
 8007e08:	4613      	mov	r3, r2
 8007e0a:	bf14      	ite	ne
 8007e0c:	210d      	movne	r1, #13
 8007e0e:	2103      	moveq	r1, #3
 8007e10:	f7fe fb32 	bl	8006478 <dwt_writetodevice>
 8007e14:	2203      	movs	r2, #3
 8007e16:	2144      	movs	r1, #68	; 0x44
 8007e18:	4630      	mov	r0, r6
 8007e1a:	f7fd ff71 	bl	8005d00 <dwt_read8bitoffsetreg>
 8007e1e:	f010 0f08 	tst.w	r0, #8
 8007e22:	d145      	bne.n	8007eb0 <dwt_ioctl+0x258>
 8007e24:	2200      	movs	r2, #0
 8007e26:	499d      	ldr	r1, [pc, #628]	; (800809c <dwt_ioctl+0x444>)
 8007e28:	4630      	mov	r0, r6
 8007e2a:	f7fd ff41 	bl	8005cb0 <dwt_read32bitoffsetreg>
 8007e2e:	f5b0 2f50 	cmp.w	r0, #851968	; 0xd0000
 8007e32:	bf18      	it	ne
 8007e34:	2500      	movne	r5, #0
 8007e36:	d1b9      	bne.n	8007dac <dwt_ioctl+0x154>
 8007e38:	2100      	movs	r1, #0
 8007e3a:	9100      	str	r1, [sp, #0]
 8007e3c:	460b      	mov	r3, r1
 8007e3e:	460a      	mov	r2, r1
 8007e40:	4630      	mov	r0, r6
 8007e42:	f7fe fb19 	bl	8006478 <dwt_writetodevice>
 8007e46:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8007e4a:	e7af      	b.n	8007dac <dwt_ioctl+0x154>
 8007e4c:	f014 0f08 	tst.w	r4, #8
 8007e50:	d10e      	bne.n	8007e70 <dwt_ioctl+0x218>
 8007e52:	f014 0f10 	tst.w	r4, #16
 8007e56:	d11b      	bne.n	8007e90 <dwt_ioctl+0x238>
 8007e58:	f014 0f02 	tst.w	r4, #2
 8007e5c:	f04f 0200 	mov.w	r2, #0
 8007e60:	9200      	str	r2, [sp, #0]
 8007e62:	4613      	mov	r3, r2
 8007e64:	bf14      	ite	ne
 8007e66:	2110      	movne	r1, #16
 8007e68:	2109      	moveq	r1, #9
 8007e6a:	f7fe fb05 	bl	8006478 <dwt_writetodevice>
 8007e6e:	e7d1      	b.n	8007e14 <dwt_ioctl+0x1bc>
 8007e70:	2100      	movs	r1, #0
 8007e72:	f7fe fdd3 	bl	8006a1c <_dwt_adjust_delaytime>
 8007e76:	f014 0f02 	tst.w	r4, #2
 8007e7a:	f04f 0200 	mov.w	r2, #0
 8007e7e:	9200      	str	r2, [sp, #0]
 8007e80:	4613      	mov	r3, r2
 8007e82:	bf14      	ite	ne
 8007e84:	210f      	movne	r1, #15
 8007e86:	2107      	moveq	r1, #7
 8007e88:	4630      	mov	r0, r6
 8007e8a:	f7fe faf5 	bl	8006478 <dwt_writetodevice>
 8007e8e:	e7c1      	b.n	8007e14 <dwt_ioctl+0x1bc>
 8007e90:	2101      	movs	r1, #1
 8007e92:	f7fe fdc3 	bl	8006a1c <_dwt_adjust_delaytime>
 8007e96:	f014 0f02 	tst.w	r4, #2
 8007e9a:	f04f 0200 	mov.w	r2, #0
 8007e9e:	9200      	str	r2, [sp, #0]
 8007ea0:	4613      	mov	r3, r2
 8007ea2:	bf14      	ite	ne
 8007ea4:	210e      	movne	r1, #14
 8007ea6:	2105      	moveq	r1, #5
 8007ea8:	4630      	mov	r0, r6
 8007eaa:	f7fe fae5 	bl	8006478 <dwt_writetodevice>
 8007eae:	e7b1      	b.n	8007e14 <dwt_ioctl+0x1bc>
 8007eb0:	2100      	movs	r1, #0
 8007eb2:	9100      	str	r1, [sp, #0]
 8007eb4:	460b      	mov	r3, r1
 8007eb6:	460a      	mov	r2, r1
 8007eb8:	4630      	mov	r0, r6
 8007eba:	f7fe fadd 	bl	8006478 <dwt_writetodevice>
 8007ebe:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8007ec2:	e773      	b.n	8007dac <dwt_ioctl+0x154>
 8007ec4:	f014 0f20 	tst.w	r4, #32
 8007ec8:	d00c      	beq.n	8007ee4 <dwt_ioctl+0x28c>
 8007eca:	f014 0f02 	tst.w	r4, #2
 8007ece:	f04f 0500 	mov.w	r5, #0
 8007ed2:	9500      	str	r5, [sp, #0]
 8007ed4:	462b      	mov	r3, r5
 8007ed6:	462a      	mov	r2, r5
 8007ed8:	bf14      	ite	ne
 8007eda:	2111      	movne	r1, #17
 8007edc:	210b      	moveq	r1, #11
 8007ede:	f7fe facb 	bl	8006478 <dwt_writetodevice>
 8007ee2:	e763      	b.n	8007dac <dwt_ioctl+0x154>
 8007ee4:	f014 0f02 	tst.w	r4, #2
 8007ee8:	f04f 0500 	mov.w	r5, #0
 8007eec:	9500      	str	r5, [sp, #0]
 8007eee:	462b      	mov	r3, r5
 8007ef0:	462a      	mov	r2, r5
 8007ef2:	bf14      	ite	ne
 8007ef4:	210c      	movne	r1, #12
 8007ef6:	2101      	moveq	r1, #1
 8007ef8:	f7fe fabe 	bl	8006478 <dwt_writetodevice>
 8007efc:	e756      	b.n	8007dac <dwt_ioctl+0x154>
 8007efe:	2c00      	cmp	r4, #0
 8007f00:	f001 8489 	beq.w	8009816 <dwt_ioctl+0x1bbe>
 8007f04:	6823      	ldr	r3, [r4, #0]
 8007f06:	2200      	movs	r2, #0
 8007f08:	212c      	movs	r1, #44	; 0x2c
 8007f0a:	f7fe fc13 	bl	8006734 <dwt_write32bitoffsetreg>
 8007f0e:	2500      	movs	r5, #0
 8007f10:	e74c      	b.n	8007dac <dwt_ioctl+0x154>
 8007f12:	6823      	ldr	r3, [r4, #0]
 8007f14:	2200      	movs	r2, #0
 8007f16:	4962      	ldr	r1, [pc, #392]	; (80080a0 <dwt_ioctl+0x448>)
 8007f18:	f7fe fc0c 	bl	8006734 <dwt_write32bitoffsetreg>
 8007f1c:	6863      	ldr	r3, [r4, #4]
 8007f1e:	2200      	movs	r2, #0
 8007f20:	4960      	ldr	r1, [pc, #384]	; (80080a4 <dwt_ioctl+0x44c>)
 8007f22:	4630      	mov	r0, r6
 8007f24:	f7fe fc06 	bl	8006734 <dwt_write32bitoffsetreg>
 8007f28:	68a3      	ldr	r3, [r4, #8]
 8007f2a:	2200      	movs	r2, #0
 8007f2c:	495e      	ldr	r1, [pc, #376]	; (80080a8 <dwt_ioctl+0x450>)
 8007f2e:	4630      	mov	r0, r6
 8007f30:	f7fe fc00 	bl	8006734 <dwt_write32bitoffsetreg>
 8007f34:	68e3      	ldr	r3, [r4, #12]
 8007f36:	2200      	movs	r2, #0
 8007f38:	495c      	ldr	r1, [pc, #368]	; (80080ac <dwt_ioctl+0x454>)
 8007f3a:	4630      	mov	r0, r6
 8007f3c:	f7fe fbfa 	bl	8006734 <dwt_write32bitoffsetreg>
 8007f40:	2500      	movs	r5, #0
 8007f42:	e733      	b.n	8007dac <dwt_ioctl+0x154>
 8007f44:	2c00      	cmp	r4, #0
 8007f46:	f001 8469 	beq.w	800981c <dwt_ioctl+0x1bc4>
 8007f4a:	8823      	ldrh	r3, [r4, #0]
 8007f4c:	6865      	ldr	r5, [r4, #4]
 8007f4e:	2d03      	cmp	r5, #3
 8007f50:	f201 8467 	bhi.w	8009822 <dwt_ioctl+0x1bca>
 8007f54:	e8df f005 	tbb	[pc, r5]
 8007f58:	130d0702 	.word	0x130d0702
 8007f5c:	2200      	movs	r2, #0
 8007f5e:	4954      	ldr	r1, [pc, #336]	; (80080b0 <dwt_ioctl+0x458>)
 8007f60:	f7fe fae7 	bl	8006532 <dwt_write16bitoffsetreg>
 8007f64:	e722      	b.n	8007dac <dwt_ioctl+0x154>
 8007f66:	2202      	movs	r2, #2
 8007f68:	4951      	ldr	r1, [pc, #324]	; (80080b0 <dwt_ioctl+0x458>)
 8007f6a:	f7fe fae2 	bl	8006532 <dwt_write16bitoffsetreg>
 8007f6e:	2500      	movs	r5, #0
 8007f70:	e71c      	b.n	8007dac <dwt_ioctl+0x154>
 8007f72:	2200      	movs	r2, #0
 8007f74:	494f      	ldr	r1, [pc, #316]	; (80080b4 <dwt_ioctl+0x45c>)
 8007f76:	f7fe fadc 	bl	8006532 <dwt_write16bitoffsetreg>
 8007f7a:	2500      	movs	r5, #0
 8007f7c:	e716      	b.n	8007dac <dwt_ioctl+0x154>
 8007f7e:	2202      	movs	r2, #2
 8007f80:	494c      	ldr	r1, [pc, #304]	; (80080b4 <dwt_ioctl+0x45c>)
 8007f82:	f7fe fad6 	bl	8006532 <dwt_write16bitoffsetreg>
 8007f86:	2500      	movs	r5, #0
 8007f88:	e710      	b.n	8007dac <dwt_ioctl+0x154>
 8007f8a:	2c00      	cmp	r4, #0
 8007f8c:	f001 844c 	beq.w	8009828 <dwt_ioctl+0x1bd0>
 8007f90:	7823      	ldrb	r3, [r4, #0]
 8007f92:	005b      	lsls	r3, r3, #1
 8007f94:	f003 0306 	and.w	r3, r3, #6
 8007f98:	9300      	str	r3, [sp, #0]
 8007f9a:	f06f 0306 	mvn.w	r3, #6
 8007f9e:	2200      	movs	r2, #0
 8007fa0:	4945      	ldr	r1, [pc, #276]	; (80080b8 <dwt_ioctl+0x460>)
 8007fa2:	f7fe ff59 	bl	8006e58 <dwt_modify32bitoffsetreg>
 8007fa6:	2500      	movs	r5, #0
 8007fa8:	e700      	b.n	8007dac <dwt_ioctl+0x154>
 8007faa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007fae:	9300      	str	r3, [sp, #0]
 8007fb0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007fb4:	2200      	movs	r2, #0
 8007fb6:	4941      	ldr	r1, [pc, #260]	; (80080bc <dwt_ioctl+0x464>)
 8007fb8:	f7fe ff4e 	bl	8006e58 <dwt_modify32bitoffsetreg>
 8007fbc:	2500      	movs	r5, #0
 8007fbe:	e6f5      	b.n	8007dac <dwt_ioctl+0x154>
 8007fc0:	2c00      	cmp	r4, #0
 8007fc2:	f001 8434 	beq.w	800982e <dwt_ioctl+0x1bd6>
 8007fc6:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8007fc8:	7b5b      	ldrb	r3, [r3, #13]
 8007fca:	7023      	strb	r3, [r4, #0]
 8007fcc:	2500      	movs	r5, #0
 8007fce:	e6ed      	b.n	8007dac <dwt_ioctl+0x154>
 8007fd0:	2c00      	cmp	r4, #0
 8007fd2:	f001 842f 	beq.w	8009834 <dwt_ioctl+0x1bdc>
 8007fd6:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8007fd8:	7a9b      	ldrb	r3, [r3, #10]
 8007fda:	7023      	strb	r3, [r4, #0]
 8007fdc:	2500      	movs	r5, #0
 8007fde:	e6e5      	b.n	8007dac <dwt_ioctl+0x154>
 8007fe0:	2c00      	cmp	r4, #0
 8007fe2:	f001 842a 	beq.w	800983a <dwt_ioctl+0x1be2>
 8007fe6:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8007fe8:	7adb      	ldrb	r3, [r3, #11]
 8007fea:	7023      	strb	r3, [r4, #0]
 8007fec:	2500      	movs	r5, #0
 8007fee:	e6dd      	b.n	8007dac <dwt_ioctl+0x154>
 8007ff0:	2c00      	cmp	r4, #0
 8007ff2:	f001 8425 	beq.w	8009840 <dwt_ioctl+0x1be8>
 8007ff6:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	6023      	str	r3, [r4, #0]
 8007ffc:	2500      	movs	r5, #0
 8007ffe:	e6d5      	b.n	8007dac <dwt_ioctl+0x154>
 8008000:	2c00      	cmp	r4, #0
 8008002:	f001 8420 	beq.w	8009846 <dwt_ioctl+0x1bee>
 8008006:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8008008:	685b      	ldr	r3, [r3, #4]
 800800a:	6023      	str	r3, [r4, #0]
 800800c:	2500      	movs	r5, #0
 800800e:	e6cd      	b.n	8007dac <dwt_ioctl+0x154>
 8008010:	f7fe fb7e 	bl	8006710 <ull_signal_rx_buff_free>
 8008014:	2500      	movs	r5, #0
 8008016:	e6c9      	b.n	8007dac <dwt_ioctl+0x154>
 8008018:	2c00      	cmp	r4, #0
 800801a:	f001 8417 	beq.w	800984c <dwt_ioctl+0x1bf4>
 800801e:	6821      	ldr	r1, [r4, #0]
 8008020:	f7fe fd24 	bl	8006a6c <ull_setrxaftertxdelay>
 8008024:	2500      	movs	r5, #0
 8008026:	e6c1      	b.n	8007dac <dwt_ioctl+0x154>
 8008028:	2c00      	cmp	r4, #0
 800802a:	f001 8412 	beq.w	8009852 <dwt_ioctl+0x1bfa>
 800802e:	7825      	ldrb	r5, [r4, #0]
 8008030:	b15d      	cbz	r5, 800804a <dwt_ioctl+0x3f2>
 8008032:	6864      	ldr	r4, [r4, #4]
 8008034:	2340      	movs	r3, #64	; 0x40
 8008036:	9300      	str	r3, [sp, #0]
 8008038:	23ff      	movs	r3, #255	; 0xff
 800803a:	2200      	movs	r2, #0
 800803c:	2110      	movs	r1, #16
 800803e:	f7ff f8f5 	bl	800722c <dwt_modify8bitoffsetreg>
 8008042:	2d02      	cmp	r5, #2
 8008044:	d107      	bne.n	8008056 <dwt_ioctl+0x3fe>
 8008046:	60f4      	str	r4, [r6, #12]
 8008048:	e005      	b.n	8008056 <dwt_ioctl+0x3fe>
 800804a:	2200      	movs	r2, #0
 800804c:	9200      	str	r2, [sp, #0]
 800804e:	23bf      	movs	r3, #191	; 0xbf
 8008050:	2110      	movs	r1, #16
 8008052:	f7ff f8eb 	bl	800722c <dwt_modify8bitoffsetreg>
 8008056:	6d33      	ldr	r3, [r6, #80]	; 0x50
 8008058:	759d      	strb	r5, [r3, #22]
 800805a:	2500      	movs	r5, #0
 800805c:	e6a6      	b.n	8007dac <dwt_ioctl+0x154>
 800805e:	2c00      	cmp	r4, #0
 8008060:	f001 83fa 	beq.w	8009858 <dwt_ioctl+0x1c00>
 8008064:	6865      	ldr	r5, [r4, #4]
 8008066:	7823      	ldrb	r3, [r4, #0]
 8008068:	2203      	movs	r2, #3
 800806a:	4915      	ldr	r1, [pc, #84]	; (80080c0 <dwt_ioctl+0x468>)
 800806c:	f7fe fa0f 	bl	800648e <dwt_write8bitoffsetreg>
 8008070:	b945      	cbnz	r5, 8008084 <dwt_ioctl+0x42c>
 8008072:	2200      	movs	r2, #0
 8008074:	9200      	str	r2, [sp, #0]
 8008076:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
 800807a:	2110      	movs	r1, #16
 800807c:	4630      	mov	r0, r6
 800807e:	f7ff fa87 	bl	8007590 <dwt_modify16bitoffsetreg>
 8008082:	e693      	b.n	8007dac <dwt_ioctl+0x154>
 8008084:	f44f 2381 	mov.w	r3, #264192	; 0x40800
 8008088:	9300      	str	r3, [sp, #0]
 800808a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800808e:	2200      	movs	r2, #0
 8008090:	2110      	movs	r1, #16
 8008092:	4630      	mov	r0, r6
 8008094:	f7fe fee0 	bl	8006e58 <dwt_modify32bitoffsetreg>
 8008098:	2500      	movs	r5, #0
 800809a:	e687      	b.n	8007dac <dwt_ioctl+0x154>
 800809c:	000f0030 	.word	0x000f0030
 80080a0:	00010054 	.word	0x00010054
 80080a4:	00010058 	.word	0x00010058
 80080a8:	0001005c 	.word	0x0001005c
 80080ac:	00010060 	.word	0x00010060
 80080b0:	00010018 	.word	0x00010018
 80080b4:	0001001c 	.word	0x0001001c
 80080b8:	00010014 	.word	0x00010014
 80080bc:	00110004 	.word	0x00110004
 80080c0:	00010008 	.word	0x00010008
 80080c4:	2200      	movs	r2, #0
 80080c6:	4611      	mov	r1, r2
 80080c8:	f7fd fdf2 	bl	8005cb0 <dwt_read32bitoffsetreg>
 80080cc:	68b2      	ldr	r2, [r6, #8]
 80080ce:	6813      	ldr	r3, [r2, #0]
 80080d0:	4043      	eors	r3, r0
 80080d2:	6852      	ldr	r2, [r2, #4]
 80080d4:	4213      	tst	r3, r2
 80080d6:	bf14      	ite	ne
 80080d8:	f04f 35ff 	movne.w	r5, #4294967295	; 0xffffffff
 80080dc:	2500      	moveq	r5, #0
 80080de:	e665      	b.n	8007dac <dwt_ioctl+0x154>
 80080e0:	2c00      	cmp	r4, #0
 80080e2:	f001 83bc 	beq.w	800985e <dwt_ioctl+0x1c06>
 80080e6:	7821      	ldrb	r1, [r4, #0]
 80080e8:	f7ff f8b4 	bl	8007254 <ull_configciadiag>
 80080ec:	2500      	movs	r5, #0
 80080ee:	e65d      	b.n	8007dac <dwt_ioctl+0x154>
 80080f0:	b93a      	cbnz	r2, 8008102 <dwt_ioctl+0x4aa>
 80080f2:	2200      	movs	r2, #0
 80080f4:	9200      	str	r2, [sp, #0]
 80080f6:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
 80080fa:	49ae      	ldr	r1, [pc, #696]	; (80083b4 <dwt_ioctl+0x75c>)
 80080fc:	f7ff fa48 	bl	8007590 <dwt_modify16bitoffsetreg>
 8008100:	e654      	b.n	8007dac <dwt_ioctl+0x154>
 8008102:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008106:	9300      	str	r3, [sp, #0]
 8008108:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800810c:	2200      	movs	r2, #0
 800810e:	49a9      	ldr	r1, [pc, #676]	; (80083b4 <dwt_ioctl+0x75c>)
 8008110:	f7ff fa3e 	bl	8007590 <dwt_modify16bitoffsetreg>
 8008114:	2500      	movs	r5, #0
 8008116:	e649      	b.n	8007dac <dwt_ioctl+0x154>
 8008118:	f002 0201 	and.w	r2, r2, #1
 800811c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008120:	f24f 71ff 	movw	r1, #63487	; 0xf7ff
 8008124:	2a00      	cmp	r2, #0
 8008126:	bf08      	it	eq
 8008128:	460b      	moveq	r3, r1
 800812a:	02d2      	lsls	r2, r2, #11
 800812c:	f015 0f02 	tst.w	r5, #2
 8008130:	bf12      	itee	ne
 8008132:	f442 5280 	orrne.w	r2, r2, #4096	; 0x1000
 8008136:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800813a:	b29b      	uxtheq	r3, r3
 800813c:	9200      	str	r2, [sp, #0]
 800813e:	2200      	movs	r2, #0
 8008140:	499c      	ldr	r1, [pc, #624]	; (80083b4 <dwt_ioctl+0x75c>)
 8008142:	f7ff fa25 	bl	8007590 <dwt_modify16bitoffsetreg>
 8008146:	2500      	movs	r5, #0
 8008148:	e630      	b.n	8007dac <dwt_ioctl+0x154>
 800814a:	b92a      	cbnz	r2, 8008158 <dwt_ioctl+0x500>
 800814c:	4b9a      	ldr	r3, [pc, #616]	; (80083b8 <dwt_ioctl+0x760>)
 800814e:	2202      	movs	r2, #2
 8008150:	499a      	ldr	r1, [pc, #616]	; (80083bc <dwt_ioctl+0x764>)
 8008152:	f7fe faef 	bl	8006734 <dwt_write32bitoffsetreg>
 8008156:	e629      	b.n	8007dac <dwt_ioctl+0x154>
 8008158:	4b99      	ldr	r3, [pc, #612]	; (80083c0 <dwt_ioctl+0x768>)
 800815a:	2202      	movs	r2, #2
 800815c:	4997      	ldr	r1, [pc, #604]	; (80083bc <dwt_ioctl+0x764>)
 800815e:	f7fe fae9 	bl	8006734 <dwt_write32bitoffsetreg>
 8008162:	2500      	movs	r5, #0
 8008164:	e622      	b.n	8007dac <dwt_ioctl+0x154>
 8008166:	4611      	mov	r1, r2
 8008168:	f7fe fc96 	bl	8006a98 <ull_setlnapamode>
 800816c:	2500      	movs	r5, #0
 800816e:	e61d      	b.n	8007dac <dwt_ioctl+0x154>
 8008170:	2c00      	cmp	r4, #0
 8008172:	f001 8377 	beq.w	8009864 <dwt_ioctl+0x1c0c>
 8008176:	2200      	movs	r2, #0
 8008178:	4992      	ldr	r1, [pc, #584]	; (80083c4 <dwt_ioctl+0x76c>)
 800817a:	f7fd fdc1 	bl	8005d00 <dwt_read8bitoffsetreg>
 800817e:	7020      	strb	r0, [r4, #0]
 8008180:	2500      	movs	r5, #0
 8008182:	e613      	b.n	8007dac <dwt_ioctl+0x154>
 8008184:	4621      	mov	r1, r4
 8008186:	f7fe fca9 	bl	8006adc <ull_configurestskey>
 800818a:	2500      	movs	r5, #0
 800818c:	e60e      	b.n	8007dac <dwt_ioctl+0x154>
 800818e:	4621      	mov	r1, r4
 8008190:	f7fe fcc8 	bl	8006b24 <ull_configurestsiv>
 8008194:	2500      	movs	r5, #0
 8008196:	e609      	b.n	8007dac <dwt_ioctl+0x154>
 8008198:	2301      	movs	r3, #1
 800819a:	9300      	str	r3, [sp, #0]
 800819c:	23ff      	movs	r3, #255	; 0xff
 800819e:	2200      	movs	r2, #0
 80081a0:	4989      	ldr	r1, [pc, #548]	; (80083c8 <dwt_ioctl+0x770>)
 80081a2:	f7ff f843 	bl	800722c <dwt_modify8bitoffsetreg>
 80081a6:	2500      	movs	r5, #0
 80081a8:	e600      	b.n	8007dac <dwt_ioctl+0x154>
 80081aa:	4611      	mov	r1, r2
 80081ac:	f7fe fcde 	bl	8006b6c <ull_configmrxlut>
 80081b0:	2500      	movs	r5, #0
 80081b2:	e5fb      	b.n	8007dac <dwt_ioctl+0x154>
 80081b4:	6d03      	ldr	r3, [r0, #80]	; 0x50
 80081b6:	7a1b      	ldrb	r3, [r3, #8]
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d137      	bne.n	800822c <dwt_ioctl+0x5d4>
 80081bc:	2314      	movs	r3, #20
 80081be:	2201      	movs	r2, #1
 80081c0:	4982      	ldr	r1, [pc, #520]	; (80083cc <dwt_ioctl+0x774>)
 80081c2:	4630      	mov	r0, r6
 80081c4:	f7fe f963 	bl	800648e <dwt_write8bitoffsetreg>
 80081c8:	2318      	movs	r3, #24
 80081ca:	2200      	movs	r2, #0
 80081cc:	4980      	ldr	r1, [pc, #512]	; (80083d0 <dwt_ioctl+0x778>)
 80081ce:	4630      	mov	r0, r6
 80081d0:	f7fe fab0 	bl	8006734 <dwt_write32bitoffsetreg>
 80081d4:	23e8      	movs	r3, #232	; 0xe8
 80081d6:	2200      	movs	r2, #0
 80081d8:	497e      	ldr	r1, [pc, #504]	; (80083d4 <dwt_ioctl+0x77c>)
 80081da:	4630      	mov	r0, r6
 80081dc:	f7fe faaa 	bl	8006734 <dwt_write32bitoffsetreg>
 80081e0:	6d33      	ldr	r3, [r6, #80]	; 0x50
 80081e2:	8a5b      	ldrh	r3, [r3, #18]
 80081e4:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
 80081e8:	2b20      	cmp	r3, #32
 80081ea:	d022      	beq.n	8008232 <dwt_ioctl+0x5da>
 80081ec:	2b60      	cmp	r3, #96	; 0x60
 80081ee:	d02b      	beq.n	8008248 <dwt_ioctl+0x5f0>
 80081f0:	6d33      	ldr	r3, [r6, #80]	; 0x50
 80081f2:	7e1b      	ldrb	r3, [r3, #24]
 80081f4:	085b      	lsrs	r3, r3, #1
 80081f6:	d032      	beq.n	800825e <dwt_ioctl+0x606>
 80081f8:	2200      	movs	r2, #0
 80081fa:	4977      	ldr	r1, [pc, #476]	; (80083d8 <dwt_ioctl+0x780>)
 80081fc:	4630      	mov	r0, r6
 80081fe:	f7fd fd6d 	bl	8005cdc <dwt_read16bitoffsetreg>
 8008202:	f3c0 03c4 	ubfx	r3, r0, #3, #5
 8008206:	3b09      	subs	r3, #9
 8008208:	2b0f      	cmp	r3, #15
 800820a:	f201 832e 	bhi.w	800986a <dwt_ioctl+0x1c12>
 800820e:	f000 0001 	and.w	r0, r0, #1
 8008212:	2800      	cmp	r0, #0
 8008214:	bf0c      	ite	eq
 8008216:	2105      	moveq	r1, #5
 8008218:	2109      	movne	r1, #9
 800821a:	6d33      	ldr	r3, [r6, #80]	; 0x50
 800821c:	7a5b      	ldrb	r3, [r3, #9]
 800821e:	2b01      	cmp	r3, #1
 8008220:	d029      	beq.n	8008276 <dwt_ioctl+0x61e>
 8008222:	4630      	mov	r0, r6
 8008224:	f7fe fca2 	bl	8006b6c <ull_configmrxlut>
 8008228:	2500      	movs	r5, #0
 800822a:	e5bf      	b.n	8007dac <dwt_ioctl+0x154>
 800822c:	f7ff f9ca 	bl	80075c4 <_dwt_prog_ldo_and_bias_tune>
 8008230:	e7c4      	b.n	80081bc <dwt_ioctl+0x564>
 8008232:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008236:	9300      	str	r3, [sp, #0]
 8008238:	f46f 53c0 	mvn.w	r3, #6144	; 0x1800
 800823c:	2200      	movs	r2, #0
 800823e:	4967      	ldr	r1, [pc, #412]	; (80083dc <dwt_ioctl+0x784>)
 8008240:	4630      	mov	r0, r6
 8008242:	f7fe fe09 	bl	8006e58 <dwt_modify32bitoffsetreg>
 8008246:	e7d3      	b.n	80081f0 <dwt_ioctl+0x598>
 8008248:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800824c:	9300      	str	r3, [sp, #0]
 800824e:	f46f 53c0 	mvn.w	r3, #6144	; 0x1800
 8008252:	2200      	movs	r2, #0
 8008254:	4961      	ldr	r1, [pc, #388]	; (80083dc <dwt_ioctl+0x784>)
 8008256:	4630      	mov	r0, r6
 8008258:	f7fe fdfe 	bl	8006e58 <dwt_modify32bitoffsetreg>
 800825c:	e7c8      	b.n	80081f0 <dwt_ioctl+0x598>
 800825e:	2301      	movs	r3, #1
 8008260:	2200      	movs	r2, #0
 8008262:	495f      	ldr	r1, [pc, #380]	; (80083e0 <dwt_ioctl+0x788>)
 8008264:	4630      	mov	r0, r6
 8008266:	f7fe f912 	bl	800648e <dwt_write8bitoffsetreg>
 800826a:	6d32      	ldr	r2, [r6, #80]	; 0x50
 800826c:	7e13      	ldrb	r3, [r2, #24]
 800826e:	f043 0302 	orr.w	r3, r3, #2
 8008272:	7613      	strb	r3, [r2, #24]
 8008274:	e7c0      	b.n	80081f8 <dwt_ioctl+0x5a0>
 8008276:	4630      	mov	r0, r6
 8008278:	f7fe fe12 	bl	8006ea0 <_dwt_kick_dgc_on_wakeup>
 800827c:	2500      	movs	r5, #0
 800827e:	e595      	b.n	8007dac <dwt_ioctl+0x154>
 8008280:	2c00      	cmp	r4, #0
 8008282:	f001 82f5 	beq.w	8009870 <dwt_ioctl+0x1c18>
 8008286:	7823      	ldrb	r3, [r4, #0]
 8008288:	6d02      	ldr	r2, [r0, #80]	; 0x50
 800828a:	75d3      	strb	r3, [r2, #23]
 800828c:	031b      	lsls	r3, r3, #12
 800828e:	f403 4330 	and.w	r3, r3, #45056	; 0xb000
 8008292:	9300      	str	r3, [sp, #0]
 8008294:	f644 73ff 	movw	r3, #20479	; 0x4fff
 8008298:	2200      	movs	r2, #0
 800829a:	2110      	movs	r1, #16
 800829c:	f7ff f978 	bl	8007590 <dwt_modify16bitoffsetreg>
 80082a0:	2500      	movs	r5, #0
 80082a2:	e583      	b.n	8007dac <dwt_ioctl+0x154>
 80082a4:	2c00      	cmp	r4, #0
 80082a6:	f001 82e6 	beq.w	8009876 <dwt_ioctl+0x1c1e>
 80082aa:	8823      	ldrh	r3, [r4, #0]
 80082ac:	2200      	movs	r2, #0
 80082ae:	f44f 2160 	mov.w	r1, #917504	; 0xe0000
 80082b2:	f7fe f93e 	bl	8006532 <dwt_write16bitoffsetreg>
 80082b6:	2500      	movs	r5, #0
 80082b8:	e578      	b.n	8007dac <dwt_ioctl+0x154>
 80082ba:	2c00      	cmp	r4, #0
 80082bc:	f001 82de 	beq.w	800987c <dwt_ioctl+0x1c24>
 80082c0:	2200      	movs	r2, #0
 80082c2:	f44f 2160 	mov.w	r1, #917504	; 0xe0000
 80082c6:	f7fd fd09 	bl	8005cdc <dwt_read16bitoffsetreg>
 80082ca:	8020      	strh	r0, [r4, #0]
 80082cc:	2500      	movs	r5, #0
 80082ce:	e56d      	b.n	8007dac <dwt_ioctl+0x154>
 80082d0:	2c00      	cmp	r4, #0
 80082d2:	f001 82d6 	beq.w	8009882 <dwt_ioctl+0x1c2a>
 80082d6:	8823      	ldrh	r3, [r4, #0]
 80082d8:	2200      	movs	r2, #0
 80082da:	4942      	ldr	r1, [pc, #264]	; (80083e4 <dwt_ioctl+0x78c>)
 80082dc:	f7fe f929 	bl	8006532 <dwt_write16bitoffsetreg>
 80082e0:	2500      	movs	r5, #0
 80082e2:	e563      	b.n	8007dac <dwt_ioctl+0x154>
 80082e4:	2c00      	cmp	r4, #0
 80082e6:	f001 82cf 	beq.w	8009888 <dwt_ioctl+0x1c30>
 80082ea:	2200      	movs	r2, #0
 80082ec:	493d      	ldr	r1, [pc, #244]	; (80083e4 <dwt_ioctl+0x78c>)
 80082ee:	f7fd fcf5 	bl	8005cdc <dwt_read16bitoffsetreg>
 80082f2:	8020      	strh	r0, [r4, #0]
 80082f4:	2500      	movs	r5, #0
 80082f6:	e559      	b.n	8007dac <dwt_ioctl+0x154>
 80082f8:	2c00      	cmp	r4, #0
 80082fa:	f001 82c8 	beq.w	800988e <dwt_ioctl+0x1c36>
 80082fe:	88a3      	ldrh	r3, [r4, #4]
 8008300:	88e2      	ldrh	r2, [r4, #6]
 8008302:	6821      	ldr	r1, [r4, #0]
 8008304:	9100      	str	r1, [sp, #0]
 8008306:	f44f 11b0 	mov.w	r1, #1441792	; 0x160000
 800830a:	f7fe f8b5 	bl	8006478 <dwt_writetodevice>
 800830e:	2500      	movs	r5, #0
 8008310:	e54c      	b.n	8007dac <dwt_ioctl+0x154>
 8008312:	2c00      	cmp	r4, #0
 8008314:	f001 82be 	beq.w	8009894 <dwt_ioctl+0x1c3c>
 8008318:	88a3      	ldrh	r3, [r4, #4]
 800831a:	88e2      	ldrh	r2, [r4, #6]
 800831c:	6821      	ldr	r1, [r4, #0]
 800831e:	9100      	str	r1, [sp, #0]
 8008320:	f44f 11b0 	mov.w	r1, #1441792	; 0x160000
 8008324:	f7fd fcba 	bl	8005c9c <dwt_readfromdevice>
 8008328:	2500      	movs	r5, #0
 800832a:	e53f      	b.n	8007dac <dwt_ioctl+0x154>
 800832c:	2c00      	cmp	r4, #0
 800832e:	f001 82b4 	beq.w	800989a <dwt_ioctl+0x1c42>
 8008332:	88e3      	ldrh	r3, [r4, #6]
 8008334:	88a2      	ldrh	r2, [r4, #4]
 8008336:	6821      	ldr	r1, [r4, #0]
 8008338:	f7fe fcc2 	bl	8006cc0 <ull_readrxdata>
 800833c:	2500      	movs	r5, #0
 800833e:	e535      	b.n	8007dac <dwt_ioctl+0x154>
 8008340:	2c00      	cmp	r4, #0
 8008342:	f001 82ad 	beq.w	80098a0 <dwt_ioctl+0x1c48>
 8008346:	88e3      	ldrh	r3, [r4, #6]
 8008348:	6822      	ldr	r2, [r4, #0]
 800834a:	88a1      	ldrh	r1, [r4, #4]
 800834c:	f7fe fd52 	bl	8006df4 <ull_writetxdata>
 8008350:	2500      	movs	r5, #0
 8008352:	e52b      	b.n	8007dac <dwt_ioctl+0x154>
 8008354:	4611      	mov	r1, r2
 8008356:	f7fe fce9 	bl	8006d2c <ull_rxenable>
 800835a:	2500      	movs	r5, #0
 800835c:	e526      	b.n	8007dac <dwt_ioctl+0x154>
 800835e:	2c00      	cmp	r4, #0
 8008360:	f001 82a1 	beq.w	80098a6 <dwt_ioctl+0x1c4e>
 8008364:	7923      	ldrb	r3, [r4, #4]
 8008366:	8862      	ldrh	r2, [r4, #2]
 8008368:	8821      	ldrh	r1, [r4, #0]
 800836a:	f7fe ff2d 	bl	80071c8 <ull_writetxfctrl>
 800836e:	2500      	movs	r5, #0
 8008370:	e51c      	b.n	8007dac <dwt_ioctl+0x154>
 8008372:	2c00      	cmp	r4, #0
 8008374:	f001 829a 	beq.w	80098ac <dwt_ioctl+0x1c54>
 8008378:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800837a:	7bdb      	ldrb	r3, [r3, #15]
 800837c:	2b01      	cmp	r3, #1
 800837e:	d00c      	beq.n	800839a <dwt_ioctl+0x742>
 8008380:	2b03      	cmp	r3, #3
 8008382:	d110      	bne.n	80083a6 <dwt_ioctl+0x74e>
 8008384:	220c      	movs	r2, #12
 8008386:	f44f 11f0 	mov.w	r1, #1966080	; 0x1e0000
 800838a:	f7fd fca7 	bl	8005cdc <dwt_read16bitoffsetreg>
 800838e:	b200      	sxth	r0, r0
 8008390:	f340 030c 	sbfx	r3, r0, #0, #13
 8008394:	8023      	strh	r3, [r4, #0]
 8008396:	2500      	movs	r5, #0
 8008398:	e508      	b.n	8007dac <dwt_ioctl+0x154>
 800839a:	2200      	movs	r2, #0
 800839c:	4912      	ldr	r1, [pc, #72]	; (80083e8 <dwt_ioctl+0x790>)
 800839e:	f7fd fc9d 	bl	8005cdc <dwt_read16bitoffsetreg>
 80083a2:	b200      	sxth	r0, r0
 80083a4:	e7f4      	b.n	8008390 <dwt_ioctl+0x738>
 80083a6:	2200      	movs	r2, #0
 80083a8:	4910      	ldr	r1, [pc, #64]	; (80083ec <dwt_ioctl+0x794>)
 80083aa:	f7fd fc97 	bl	8005cdc <dwt_read16bitoffsetreg>
 80083ae:	b200      	sxth	r0, r0
 80083b0:	e7ee      	b.n	8008390 <dwt_ioctl+0x738>
 80083b2:	bf00      	nop
 80083b4:	00110008 	.word	0x00110008
 80083b8:	00d20874 	.word	0x00d20874
 80083bc:	00110010 	.word	0x00110010
 80083c0:	04d28874 	.word	0x04d28874
 80083c4:	0007001c 	.word	0x0007001c
 80083c8:	00020004 	.word	0x00020004
 80083cc:	00070050 	.word	0x00070050
 80083d0:	001f000c 	.word	0x001f000c
 80083d4:	001f0010 	.word	0x001f0010
 80083d8:	00010014 	.word	0x00010014
 80083dc:	000b0008 	.word	0x000b0008
 80083e0:	00010028 	.word	0x00010028
 80083e4:	00010004 	.word	0x00010004
 80083e8:	0018000c 	.word	0x0018000c
 80083ec:	000c0020 	.word	0x000c0020
 80083f0:	2c00      	cmp	r4, #0
 80083f2:	f001 825e 	beq.w	80098b2 <dwt_ioctl+0x1c5a>
 80083f6:	ab0c      	add	r3, sp, #48	; 0x30
 80083f8:	9300      	str	r3, [sp, #0]
 80083fa:	2303      	movs	r3, #3
 80083fc:	2200      	movs	r2, #0
 80083fe:	49bb      	ldr	r1, [pc, #748]	; (80086ec <dwt_ioctl+0xa94>)
 8008400:	f7fd fc4c 	bl	8005c9c <dwt_readfromdevice>
 8008404:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
 8008408:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
 800840c:	eb03 2202 	add.w	r2, r3, r2, lsl #8
 8008410:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
 8008414:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8008418:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800841c:	bf1c      	itt	ne
 800841e:	ea6f 3303 	mvnne.w	r3, r3, lsl #12
 8008422:	ea6f 3313 	mvnne.w	r3, r3, lsr #12
 8008426:	6023      	str	r3, [r4, #0]
 8008428:	2500      	movs	r5, #0
 800842a:	e4bf      	b.n	8007dac <dwt_ioctl+0x154>
 800842c:	f7fe f892 	bl	8006554 <ull_clearaonconfig>
 8008430:	2500      	movs	r5, #0
 8008432:	e4bb      	b.n	8007dac <dwt_ioctl+0x154>
 8008434:	2c00      	cmp	r4, #0
 8008436:	f001 823f 	beq.w	80098b8 <dwt_ioctl+0x1c60>
 800843a:	8861      	ldrh	r1, [r4, #2]
 800843c:	f7fe ff40 	bl	80072c0 <ull_calcbandwidthadj>
 8008440:	7020      	strb	r0, [r4, #0]
 8008442:	2500      	movs	r5, #0
 8008444:	e4b2      	b.n	8007dac <dwt_ioctl+0x154>
 8008446:	4621      	mov	r1, r4
 8008448:	f7fd fc68 	bl	8005d1c <ull_readdiagnostics>
 800844c:	2500      	movs	r5, #0
 800844e:	e4ad      	b.n	8007dac <dwt_ioctl+0x154>
 8008450:	2c00      	cmp	r4, #0
 8008452:	f001 8234 	beq.w	80098be <dwt_ioctl+0x1c66>
 8008456:	2201      	movs	r2, #1
 8008458:	2174      	movs	r1, #116	; 0x74
 800845a:	f7fd fc29 	bl	8005cb0 <dwt_read32bitoffsetreg>
 800845e:	6020      	str	r0, [r4, #0]
 8008460:	2500      	movs	r5, #0
 8008462:	e4a3      	b.n	8007dac <dwt_ioctl+0x154>
 8008464:	2c00      	cmp	r4, #0
 8008466:	f001 822d 	beq.w	80098c4 <dwt_ioctl+0x1c6c>
 800846a:	2200      	movs	r2, #0
 800846c:	2174      	movs	r1, #116	; 0x74
 800846e:	f7fd fc1f 	bl	8005cb0 <dwt_read32bitoffsetreg>
 8008472:	6020      	str	r0, [r4, #0]
 8008474:	2500      	movs	r5, #0
 8008476:	e499      	b.n	8007dac <dwt_ioctl+0x154>
 8008478:	9400      	str	r4, [sp, #0]
 800847a:	2305      	movs	r3, #5
 800847c:	2200      	movs	r2, #0
 800847e:	2174      	movs	r1, #116	; 0x74
 8008480:	f7fd fc0c 	bl	8005c9c <dwt_readfromdevice>
 8008484:	2500      	movs	r5, #0
 8008486:	e491      	b.n	8007dac <dwt_ioctl+0x154>
 8008488:	2c00      	cmp	r4, #0
 800848a:	f001 821e 	beq.w	80098ca <dwt_ioctl+0x1c72>
 800848e:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8008490:	7bdb      	ldrb	r3, [r3, #15]
 8008492:	2b01      	cmp	r3, #1
 8008494:	d014      	beq.n	80084c0 <dwt_ioctl+0x868>
 8008496:	2b03      	cmp	r3, #3
 8008498:	d119      	bne.n	80084ce <dwt_ioctl+0x876>
 800849a:	2216      	movs	r2, #22
 800849c:	f44f 11f0 	mov.w	r1, #1966080	; 0x1e0000
 80084a0:	f7fd fc1c 	bl	8005cdc <dwt_read16bitoffsetreg>
 80084a4:	f3c0 000d 	ubfx	r0, r0, #0, #14
 80084a8:	b283      	uxth	r3, r0
 80084aa:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 80084ae:	d004      	beq.n	80084ba <dwt_ioctl+0x862>
 80084b0:	ea6f 4383 	mvn.w	r3, r3, lsl #18
 80084b4:	ea6f 4393 	mvn.w	r3, r3, lsr #18
 80084b8:	b218      	sxth	r0, r3
 80084ba:	8020      	strh	r0, [r4, #0]
 80084bc:	2500      	movs	r5, #0
 80084be:	e475      	b.n	8007dac <dwt_ioctl+0x154>
 80084c0:	2202      	movs	r2, #2
 80084c2:	498b      	ldr	r1, [pc, #556]	; (80086f0 <dwt_ioctl+0xa98>)
 80084c4:	f7fd fc0a 	bl	8005cdc <dwt_read16bitoffsetreg>
 80084c8:	f3c0 000d 	ubfx	r0, r0, #0, #14
 80084cc:	e7ec      	b.n	80084a8 <dwt_ioctl+0x850>
 80084ce:	2202      	movs	r2, #2
 80084d0:	4988      	ldr	r1, [pc, #544]	; (80086f4 <dwt_ioctl+0xa9c>)
 80084d2:	f7fd fc03 	bl	8005cdc <dwt_read16bitoffsetreg>
 80084d6:	f3c0 000d 	ubfx	r0, r0, #0, #14
 80084da:	e7e5      	b.n	80084a8 <dwt_ioctl+0x850>
 80084dc:	9400      	str	r4, [sp, #0]
 80084de:	2306      	movs	r3, #6
 80084e0:	2200      	movs	r2, #0
 80084e2:	4985      	ldr	r1, [pc, #532]	; (80086f8 <dwt_ioctl+0xaa0>)
 80084e4:	f7fd fbda 	bl	8005c9c <dwt_readfromdevice>
 80084e8:	7963      	ldrb	r3, [r4, #5]
 80084ea:	f003 0301 	and.w	r3, r3, #1
 80084ee:	7163      	strb	r3, [r4, #5]
 80084f0:	2500      	movs	r5, #0
 80084f2:	e45b      	b.n	8007dac <dwt_ioctl+0x154>
 80084f4:	2c00      	cmp	r4, #0
 80084f6:	f001 81eb 	beq.w	80098d0 <dwt_ioctl+0x1c78>
 80084fa:	2201      	movs	r2, #1
 80084fc:	f04f 1108 	mov.w	r1, #524296	; 0x80008
 8008500:	f7fd fbfe 	bl	8005d00 <dwt_read8bitoffsetreg>
 8008504:	7020      	strb	r0, [r4, #0]
 8008506:	2500      	movs	r5, #0
 8008508:	e450      	b.n	8007dac <dwt_ioctl+0x154>
 800850a:	2c00      	cmp	r4, #0
 800850c:	f001 81e3 	beq.w	80098d6 <dwt_ioctl+0x1c7e>
 8008510:	2200      	movs	r2, #0
 8008512:	f04f 1108 	mov.w	r1, #524296	; 0x80008
 8008516:	f7fd fbf3 	bl	8005d00 <dwt_read8bitoffsetreg>
 800851a:	7020      	strb	r0, [r4, #0]
 800851c:	2500      	movs	r5, #0
 800851e:	e445      	b.n	8007dac <dwt_ioctl+0x154>
 8008520:	2c00      	cmp	r4, #0
 8008522:	f001 81db 	beq.w	80098dc <dwt_ioctl+0x1c84>
 8008526:	88a2      	ldrh	r2, [r4, #4]
 8008528:	6821      	ldr	r1, [r4, #0]
 800852a:	f7fe fd1d 	bl	8006f68 <_dwt_otpprogword32>
 800852e:	2500      	movs	r5, #0
 8008530:	e43c      	b.n	8007dac <dwt_ioctl+0x154>
 8008532:	2c00      	cmp	r4, #0
 8008534:	f001 81d5 	beq.w	80098e2 <dwt_ioctl+0x1c8a>
 8008538:	6825      	ldr	r5, [r4, #0]
 800853a:	88a4      	ldrh	r4, [r4, #4]
 800853c:	4622      	mov	r2, r4
 800853e:	4629      	mov	r1, r5
 8008540:	f7fe fd12 	bl	8006f68 <_dwt_otpprogword32>
 8008544:	4621      	mov	r1, r4
 8008546:	4630      	mov	r0, r6
 8008548:	f7fe f84e 	bl	80065e8 <_dwt_otpread>
 800854c:	1a2d      	subs	r5, r5, r0
 800854e:	bf18      	it	ne
 8008550:	f04f 35ff 	movne.w	r5, #4294967295	; 0xffffffff
 8008554:	e42a      	b.n	8007dac <dwt_ioctl+0x154>
 8008556:	2a02      	cmp	r2, #2
 8008558:	d00e      	beq.n	8008578 <dwt_ioctl+0x920>
 800855a:	4c68      	ldr	r4, [pc, #416]	; (80086fc <dwt_ioctl+0xaa4>)
 800855c:	2300      	movs	r3, #0
 800855e:	461a      	mov	r2, r3
 8008560:	4621      	mov	r1, r4
 8008562:	4630      	mov	r0, r6
 8008564:	f7fd ff93 	bl	800648e <dwt_write8bitoffsetreg>
 8008568:	2302      	movs	r3, #2
 800856a:	2200      	movs	r2, #0
 800856c:	4621      	mov	r1, r4
 800856e:	4630      	mov	r0, r6
 8008570:	f7fd ff8d 	bl	800648e <dwt_write8bitoffsetreg>
 8008574:	2500      	movs	r5, #0
 8008576:	e419      	b.n	8007dac <dwt_ioctl+0x154>
 8008578:	2300      	movs	r3, #0
 800857a:	9300      	str	r3, [sp, #0]
 800857c:	23fe      	movs	r3, #254	; 0xfe
 800857e:	2201      	movs	r2, #1
 8008580:	495f      	ldr	r1, [pc, #380]	; (8008700 <dwt_ioctl+0xaa8>)
 8008582:	f7fe fe53 	bl	800722c <dwt_modify8bitoffsetreg>
 8008586:	e7e8      	b.n	800855a <dwt_ioctl+0x902>
 8008588:	2c00      	cmp	r4, #0
 800858a:	f001 81ad 	beq.w	80098e8 <dwt_ioctl+0x1c90>
 800858e:	8824      	ldrh	r4, [r4, #0]
 8008590:	b2e2      	uxtb	r2, r4
 8008592:	f44f 7181 	mov.w	r1, #258	; 0x102
 8008596:	f7fe f869 	bl	800666c <ull_aon_write>
 800859a:	0a22      	lsrs	r2, r4, #8
 800859c:	f240 1103 	movw	r1, #259	; 0x103
 80085a0:	4630      	mov	r0, r6
 80085a2:	f7fe f863 	bl	800666c <ull_aon_write>
 80085a6:	2500      	movs	r5, #0
 80085a8:	e400      	b.n	8007dac <dwt_ioctl+0x154>
 80085aa:	2c00      	cmp	r4, #0
 80085ac:	f001 819f 	beq.w	80098ee <dwt_ioctl+0x1c96>
 80085b0:	f8df 8158 	ldr.w	r8, [pc, #344]	; 800870c <dwt_ioctl+0xab4>
 80085b4:	2310      	movs	r3, #16
 80085b6:	9300      	str	r3, [sp, #0]
 80085b8:	23ff      	movs	r3, #255	; 0xff
 80085ba:	2200      	movs	r2, #0
 80085bc:	4641      	mov	r1, r8
 80085be:	f7fe fe35 	bl	800722c <dwt_modify8bitoffsetreg>
 80085c2:	f44f 7182 	mov.w	r1, #260	; 0x104
 80085c6:	4630      	mov	r0, r6
 80085c8:	f7fe f830 	bl	800662c <ull_aon_read>
 80085cc:	f000 05e0 	and.w	r5, r0, #224	; 0xe0
 80085d0:	462a      	mov	r2, r5
 80085d2:	f44f 7182 	mov.w	r1, #260	; 0x104
 80085d6:	4630      	mov	r0, r6
 80085d8:	f7fe f848 	bl	800666c <ull_aon_write>
 80085dc:	f045 0204 	orr.w	r2, r5, #4
 80085e0:	f44f 7182 	mov.w	r1, #260	; 0x104
 80085e4:	4630      	mov	r0, r6
 80085e6:	f7fe f841 	bl	800666c <ull_aon_write>
 80085ea:	2002      	movs	r0, #2
 80085ec:	f7f9 f8e0 	bl	80017b0 <deca_sleep>
 80085f0:	f44f 7187 	mov.w	r1, #270	; 0x10e
 80085f4:	4630      	mov	r0, r6
 80085f6:	f7fe f819 	bl	800662c <ull_aon_read>
 80085fa:	4607      	mov	r7, r0
 80085fc:	f240 110f 	movw	r1, #271	; 0x10f
 8008600:	4630      	mov	r0, r6
 8008602:	f7fe f813 	bl	800662c <ull_aon_read>
 8008606:	4681      	mov	r9, r0
 8008608:	462a      	mov	r2, r5
 800860a:	f44f 7182 	mov.w	r1, #260	; 0x104
 800860e:	4630      	mov	r0, r6
 8008610:	f7fe f82c 	bl	800666c <ull_aon_write>
 8008614:	2500      	movs	r5, #0
 8008616:	9500      	str	r5, [sp, #0]
 8008618:	23ef      	movs	r3, #239	; 0xef
 800861a:	462a      	mov	r2, r5
 800861c:	4641      	mov	r1, r8
 800861e:	4630      	mov	r0, r6
 8008620:	f7fe fe04 	bl	800722c <dwt_modify8bitoffsetreg>
 8008624:	ea47 2709 	orr.w	r7, r7, r9, lsl #8
 8008628:	8027      	strh	r7, [r4, #0]
 800862a:	f7ff bbbf 	b.w	8007dac <dwt_ioctl+0x154>
 800862e:	2c00      	cmp	r4, #0
 8008630:	f001 8160 	beq.w	80098f4 <dwt_ioctl+0x1c9c>
 8008634:	78a2      	ldrb	r2, [r4, #2]
 8008636:	8821      	ldrh	r1, [r4, #0]
 8008638:	f7fe f840 	bl	80066bc <ull_configuresleep>
 800863c:	2500      	movs	r5, #0
 800863e:	f7ff bbb5 	b.w	8007dac <dwt_ioctl+0x154>
 8008642:	f7fd ff87 	bl	8006554 <ull_clearaonconfig>
 8008646:	2001      	movs	r0, #1
 8008648:	f7f9 f8b2 	bl	80017b0 <deca_sleep>
 800864c:	2303      	movs	r3, #3
 800864e:	9300      	str	r3, [sp, #0]
 8008650:	23ff      	movs	r3, #255	; 0xff
 8008652:	2200      	movs	r2, #0
 8008654:	492b      	ldr	r1, [pc, #172]	; (8008704 <dwt_ioctl+0xaac>)
 8008656:	4630      	mov	r0, r6
 8008658:	f7fe fde8 	bl	800722c <dwt_modify8bitoffsetreg>
 800865c:	2300      	movs	r3, #0
 800865e:	461a      	mov	r2, r3
 8008660:	f44f 1188 	mov.w	r1, #1114112	; 0x110000
 8008664:	4630      	mov	r0, r6
 8008666:	f7fd ff12 	bl	800648e <dwt_write8bitoffsetreg>
 800866a:	2001      	movs	r0, #1
 800866c:	f7f9 f8a0 	bl	80017b0 <deca_sleep>
 8008670:	6d33      	ldr	r3, [r6, #80]	; 0x50
 8008672:	2500      	movs	r5, #0
 8008674:	73dd      	strb	r5, [r3, #15]
 8008676:	2202      	movs	r2, #2
 8008678:	825a      	strh	r2, [r3, #18]
 800867a:	759d      	strb	r5, [r3, #22]
 800867c:	75dd      	strb	r5, [r3, #23]
 800867e:	741d      	strb	r5, [r3, #16]
 8008680:	f7ff bb94 	b.w	8007dac <dwt_ioctl+0x154>
 8008684:	2c00      	cmp	r4, #0
 8008686:	f001 8138 	beq.w	80098fa <dwt_ioctl+0x1ca2>
 800868a:	7823      	ldrb	r3, [r4, #0]
 800868c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008690:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8008692:	7393      	strb	r3, [r2, #14]
 8008694:	2200      	movs	r2, #0
 8008696:	491c      	ldr	r1, [pc, #112]	; (8008708 <dwt_ioctl+0xab0>)
 8008698:	f7fd fef9 	bl	800648e <dwt_write8bitoffsetreg>
 800869c:	2500      	movs	r5, #0
 800869e:	f7ff bb85 	b.w	8007dac <dwt_ioctl+0x154>
 80086a2:	2c00      	cmp	r4, #0
 80086a4:	f001 812c 	beq.w	8009900 <dwt_ioctl+0x1ca8>
 80086a8:	6d03      	ldr	r3, [r0, #80]	; 0x50
 80086aa:	7b9b      	ldrb	r3, [r3, #14]
 80086ac:	7023      	strb	r3, [r4, #0]
 80086ae:	2500      	movs	r5, #0
 80086b0:	f7ff bb7c 	b.w	8007dac <dwt_ioctl+0x154>
 80086b4:	2101      	movs	r1, #1
 80086b6:	f7fe fc11 	bl	8006edc <ull_enable_rf_tx>
 80086ba:	4630      	mov	r0, r6
 80086bc:	f7fe fc42 	bl	8006f44 <ull_enable_rftx_blocks>
 80086c0:	2101      	movs	r1, #1
 80086c2:	4630      	mov	r0, r6
 80086c4:	f7fd ff66 	bl	8006594 <ull_force_clocks>
 80086c8:	220f      	movs	r2, #15
 80086ca:	2101      	movs	r1, #1
 80086cc:	4630      	mov	r0, r6
 80086ce:	f7ff f86f 	bl	80077b0 <ull_repeated_cw>
 80086d2:	2500      	movs	r5, #0
 80086d4:	f7ff bb6a 	b.w	8007dac <dwt_ioctl+0x154>
 80086d8:	2c00      	cmp	r4, #0
 80086da:	f001 8114 	beq.w	8009906 <dwt_ioctl+0x1cae>
 80086de:	6862      	ldr	r2, [r4, #4]
 80086e0:	6821      	ldr	r1, [r4, #0]
 80086e2:	f7ff f865 	bl	80077b0 <ull_repeated_cw>
 80086e6:	2500      	movs	r5, #0
 80086e8:	f7ff bb60 	b.w	8007dac <dwt_ioctl+0x154>
 80086ec:	00060029 	.word	0x00060029
 80086f0:	00180014 	.word	0x00180014
 80086f4:	000c001c 	.word	0x000c001c
 80086f8:	000c0018 	.word	0x000c0018
 80086fc:	000a0004 	.word	0x000a0004
 8008700:	00110008 	.word	0x00110008
 8008704:	00110004 	.word	0x00110004
 8008708:	00090014 	.word	0x00090014
 800870c:	00070048 	.word	0x00070048
 8008710:	2c00      	cmp	r4, #0
 8008712:	f001 80fb 	beq.w	800990c <dwt_ioctl+0x1cb4>
 8008716:	4dd6      	ldr	r5, [pc, #856]	; (8008a70 <dwt_ioctl+0xe18>)
 8008718:	2200      	movs	r2, #0
 800871a:	4629      	mov	r1, r5
 800871c:	f7fd faf0 	bl	8005d00 <dwt_read8bitoffsetreg>
 8008720:	4680      	mov	r8, r0
 8008722:	2302      	movs	r3, #2
 8008724:	9300      	str	r3, [sp, #0]
 8008726:	23ff      	movs	r3, #255	; 0xff
 8008728:	2200      	movs	r2, #0
 800872a:	4629      	mov	r1, r5
 800872c:	4630      	mov	r0, r6
 800872e:	f7fe fd7d 	bl	800722c <dwt_modify8bitoffsetreg>
 8008732:	2304      	movs	r3, #4
 8008734:	2200      	movs	r2, #0
 8008736:	49cf      	ldr	r1, [pc, #828]	; (8008a74 <dwt_ioctl+0xe1c>)
 8008738:	4630      	mov	r0, r6
 800873a:	f7fd fea8 	bl	800648e <dwt_write8bitoffsetreg>
 800873e:	2301      	movs	r3, #1
 8008740:	2200      	movs	r2, #0
 8008742:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8008746:	4630      	mov	r0, r6
 8008748:	f7fd fea1 	bl	800648e <dwt_write8bitoffsetreg>
 800874c:	4fca      	ldr	r7, [pc, #808]	; (8008a78 <dwt_ioctl+0xe20>)
 800874e:	2500      	movs	r5, #0
 8008750:	462a      	mov	r2, r5
 8008752:	4639      	mov	r1, r7
 8008754:	4630      	mov	r0, r6
 8008756:	f7fd fad3 	bl	8005d00 <dwt_read8bitoffsetreg>
 800875a:	f010 0f01 	tst.w	r0, #1
 800875e:	d0f7      	beq.n	8008750 <dwt_ioctl+0xaf8>
 8008760:	2200      	movs	r2, #0
 8008762:	f04f 1108 	mov.w	r1, #524296	; 0x80008
 8008766:	4630      	mov	r0, r6
 8008768:	f7fd fab8 	bl	8005cdc <dwt_read16bitoffsetreg>
 800876c:	4605      	mov	r5, r0
 800876e:	2300      	movs	r3, #0
 8008770:	461a      	mov	r2, r3
 8008772:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8008776:	4630      	mov	r0, r6
 8008778:	f7fd fe89 	bl	800648e <dwt_write8bitoffsetreg>
 800877c:	2300      	movs	r3, #0
 800877e:	461a      	mov	r2, r3
 8008780:	49bc      	ldr	r1, [pc, #752]	; (8008a74 <dwt_ioctl+0xe1c>)
 8008782:	4630      	mov	r0, r6
 8008784:	f7fd fe83 	bl	800648e <dwt_write8bitoffsetreg>
 8008788:	4643      	mov	r3, r8
 800878a:	2200      	movs	r2, #0
 800878c:	49b8      	ldr	r1, [pc, #736]	; (8008a70 <dwt_ioctl+0xe18>)
 800878e:	4630      	mov	r0, r6
 8008790:	f7fd fe7d 	bl	800648e <dwt_write8bitoffsetreg>
 8008794:	8025      	strh	r5, [r4, #0]
 8008796:	2500      	movs	r5, #0
 8008798:	f7ff bb08 	b.w	8007dac <dwt_ioctl+0x154>
 800879c:	2c00      	cmp	r4, #0
 800879e:	f001 80b8 	beq.w	8009912 <dwt_ioctl+0x1cba>
 80087a2:	7923      	ldrb	r3, [r4, #4]
 80087a4:	6d02      	ldr	r2, [r0, #80]	; 0x50
 80087a6:	7ad2      	ldrb	r2, [r2, #11]
 80087a8:	1a9b      	subs	r3, r3, r2
 80087aa:	ee07 3a90 	vmov	s15, r3
 80087ae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80087b2:	ed9f 7ab2 	vldr	s14, [pc, #712]	; 8008a7c <dwt_ioctl+0xe24>
 80087b6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80087ba:	eeb3 7a06 	vmov.f32	s14, #54	; 0x41b00000  22.0
 80087be:	ee77 7a87 	vadd.f32	s15, s15, s14
 80087c2:	edc4 7a00 	vstr	s15, [r4]
 80087c6:	2500      	movs	r5, #0
 80087c8:	f7ff baf0 	b.w	8007dac <dwt_ioctl+0x154>
 80087cc:	2c00      	cmp	r4, #0
 80087ce:	f001 80a3 	beq.w	8009918 <dwt_ioctl+0x1cc0>
 80087d2:	7923      	ldrb	r3, [r4, #4]
 80087d4:	6d02      	ldr	r2, [r0, #80]	; 0x50
 80087d6:	7a92      	ldrb	r2, [r2, #10]
 80087d8:	1a9b      	subs	r3, r3, r2
 80087da:	ee07 3a90 	vmov	s15, r3
 80087de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80087e2:	ed9f 7aa7 	vldr	s14, [pc, #668]	; 8008a80 <dwt_ioctl+0xe28>
 80087e6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80087ea:	eeb3 7a00 	vmov.f32	s14, #48	; 0x41800000  16.0
 80087ee:	ee67 7a87 	vmul.f32	s15, s15, s14
 80087f2:	eddf 6aa4 	vldr	s13, [pc, #656]	; 8008a84 <dwt_ioctl+0xe2c>
 80087f6:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80087fa:	eef0 7a08 	vmov.f32	s15, #8	; 0x40400000  3.0
 80087fe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008802:	edc4 7a00 	vstr	s15, [r4]
 8008806:	2500      	movs	r5, #0
 8008808:	f7ff bad0 	b.w	8007dac <dwt_ioctl+0x154>
 800880c:	2c00      	cmp	r4, #0
 800880e:	f001 8086 	beq.w	800991e <dwt_ioctl+0x1cc6>
 8008812:	6824      	ldr	r4, [r4, #0]
 8008814:	2101      	movs	r1, #1
 8008816:	f7fe fb61 	bl	8006edc <ull_enable_rf_tx>
 800881a:	4630      	mov	r0, r6
 800881c:	f7fe fb92 	bl	8006f44 <ull_enable_rftx_blocks>
 8008820:	2101      	movs	r1, #1
 8008822:	4630      	mov	r0, r6
 8008824:	f7fd feb6 	bl	8006594 <ull_force_clocks>
 8008828:	4621      	mov	r1, r4
 800882a:	4630      	mov	r0, r6
 800882c:	f7fe fda4 	bl	8007378 <ull_repeated_frames>
 8008830:	2500      	movs	r5, #0
 8008832:	f7ff babb 	b.w	8007dac <dwt_ioctl+0x154>
 8008836:	2500      	movs	r5, #0
 8008838:	9500      	str	r5, [sp, #0]
 800883a:	23ef      	movs	r3, #239	; 0xef
 800883c:	462a      	mov	r2, r5
 800883e:	4992      	ldr	r1, [pc, #584]	; (8008a88 <dwt_ioctl+0xe30>)
 8008840:	f7fe fcf4 	bl	800722c <dwt_modify8bitoffsetreg>
 8008844:	2105      	movs	r1, #5
 8008846:	4630      	mov	r0, r6
 8008848:	f7fd fea4 	bl	8006594 <ull_force_clocks>
 800884c:	2101      	movs	r1, #1
 800884e:	4630      	mov	r0, r6
 8008850:	f7fe fa18 	bl	8006c84 <ull_disable_rf_tx>
 8008854:	4630      	mov	r0, r6
 8008856:	f7fe fa0b 	bl	8006c70 <ull_disable_rftx_blocks>
 800885a:	f7ff baa7 	b.w	8007dac <dwt_ioctl+0x154>
 800885e:	2500      	movs	r5, #0
 8008860:	9500      	str	r5, [sp, #0]
 8008862:	23ef      	movs	r3, #239	; 0xef
 8008864:	462a      	mov	r2, r5
 8008866:	4988      	ldr	r1, [pc, #544]	; (8008a88 <dwt_ioctl+0xe30>)
 8008868:	f7fe fce0 	bl	800722c <dwt_modify8bitoffsetreg>
 800886c:	f7ff ba9e 	b.w	8007dac <dwt_ioctl+0x154>
 8008870:	2c00      	cmp	r4, #0
 8008872:	f001 8057 	beq.w	8009924 <dwt_ioctl+0x1ccc>
 8008876:	6821      	ldr	r1, [r4, #0]
 8008878:	f7fe fd7e 	bl	8007378 <ull_repeated_frames>
 800887c:	2500      	movs	r5, #0
 800887e:	f7ff ba95 	b.w	8007dac <dwt_ioctl+0x154>
 8008882:	2200      	movs	r2, #0
 8008884:	4981      	ldr	r1, [pc, #516]	; (8008a8c <dwt_ioctl+0xe34>)
 8008886:	f7fd fa29 	bl	8005cdc <dwt_read16bitoffsetreg>
 800888a:	f3c0 050b 	ubfx	r5, r0, #0, #12
 800888e:	f410 6f00 	tst.w	r0, #2048	; 0x800
 8008892:	bf18      	it	ne
 8008894:	f445 4570 	orrne.w	r5, r5, #61440	; 0xf000
 8008898:	b22d      	sxth	r5, r5
 800889a:	8025      	strh	r5, [r4, #0]
 800889c:	6d33      	ldr	r3, [r6, #80]	; 0x50
 800889e:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 80088a2:	1aed      	subs	r5, r5, r3
 80088a4:	f7ff ba82 	b.w	8007dac <dwt_ioctl+0x154>
 80088a8:	2c00      	cmp	r4, #0
 80088aa:	f001 806d 	beq.w	8009988 <dwt_ioctl+0x1d30>
 80088ae:	f8d4 9004 	ldr.w	r9, [r4, #4]
 80088b2:	7a23      	ldrb	r3, [r4, #8]
 80088b4:	f899 2013 	ldrb.w	r2, [r9, #19]
 80088b8:	2aff      	cmp	r2, #255	; 0xff
 80088ba:	f000 813f 	beq.w	8008b3c <dwt_ioctl+0xee4>
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d136      	bne.n	8008930 <dwt_ioctl+0xcd8>
 80088c2:	f8d9 3000 	ldr.w	r3, [r9]
 80088c6:	9300      	str	r3, [sp, #0]
 80088c8:	230c      	movs	r3, #12
 80088ca:	2200      	movs	r2, #0
 80088cc:	4970      	ldr	r1, [pc, #448]	; (8008a90 <dwt_ioctl+0xe38>)
 80088ce:	f7fd fdd3 	bl	8006478 <dwt_writetodevice>
 80088d2:	f899 300c 	ldrb.w	r3, [r9, #12]
 80088d6:	f8b9 200e 	ldrh.w	r2, [r9, #14]
 80088da:	18d1      	adds	r1, r2, r3
 80088dc:	f899 2012 	ldrb.w	r2, [r9, #18]
 80088e0:	2a00      	cmp	r2, #0
 80088e2:	d15f      	bne.n	80089a4 <dwt_ioctl+0xd4c>
 80088e4:	f899 0010 	ldrb.w	r0, [r9, #16]
 80088e8:	2800      	cmp	r0, #0
 80088ea:	bf0b      	itete	eq
 80088ec:	227f      	moveq	r2, #127	; 0x7f
 80088ee:	f44f 6280 	movne.w	r2, #1024	; 0x400
 80088f2:	f44f 15b0 	moveq.w	r5, #1441792	; 0x160000
 80088f6:	f44f 15a0 	movne.w	r5, #1310720	; 0x140000
 80088fa:	f899 0013 	ldrb.w	r0, [r9, #19]
 80088fe:	1a12      	subs	r2, r2, r0
 8008900:	3a02      	subs	r2, #2
 8008902:	4291      	cmp	r1, r2
 8008904:	f200 8120 	bhi.w	8008b48 <dwt_ioctl+0xef0>
 8008908:	f8d9 2004 	ldr.w	r2, [r9, #4]
 800890c:	9200      	str	r2, [sp, #0]
 800890e:	2200      	movs	r2, #0
 8008910:	4629      	mov	r1, r5
 8008912:	4630      	mov	r0, r6
 8008914:	f7fd fdb0 	bl	8006478 <dwt_writetodevice>
 8008918:	f8b9 300e 	ldrh.w	r3, [r9, #14]
 800891c:	f899 200c 	ldrb.w	r2, [r9, #12]
 8008920:	f8d9 1008 	ldr.w	r1, [r9, #8]
 8008924:	9100      	str	r1, [sp, #0]
 8008926:	4629      	mov	r1, r5
 8008928:	4630      	mov	r0, r6
 800892a:	f7fd fda5 	bl	8006478 <dwt_writetodevice>
 800892e:	e04a      	b.n	80089c6 <dwt_ioctl+0xd6e>
 8008930:	f8d9 3000 	ldr.w	r3, [r9]
 8008934:	f8b9 100e 	ldrh.w	r1, [r9, #14]
 8008938:	7a9a      	ldrb	r2, [r3, #10]
 800893a:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
 800893e:	7a5a      	ldrb	r2, [r3, #9]
 8008940:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
 8008944:	7a1a      	ldrb	r2, [r3, #8]
 8008946:	f88d 2032 	strb.w	r2, [sp, #50]	; 0x32
 800894a:	79da      	ldrb	r2, [r3, #7]
 800894c:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
 8008950:	799a      	ldrb	r2, [r3, #6]
 8008952:	f88d 2034 	strb.w	r2, [sp, #52]	; 0x34
 8008956:	795a      	ldrb	r2, [r3, #5]
 8008958:	f88d 2035 	strb.w	r2, [sp, #53]	; 0x35
 800895c:	791a      	ldrb	r2, [r3, #4]
 800895e:	f88d 2036 	strb.w	r2, [sp, #54]	; 0x36
 8008962:	78da      	ldrb	r2, [r3, #3]
 8008964:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
 8008968:	789a      	ldrb	r2, [r3, #2]
 800896a:	f88d 2038 	strb.w	r2, [sp, #56]	; 0x38
 800896e:	785a      	ldrb	r2, [r3, #1]
 8008970:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
 8008974:	781a      	ldrb	r2, [r3, #0]
 8008976:	f88d 203a 	strb.w	r2, [sp, #58]	; 0x3a
 800897a:	2200      	movs	r2, #0
 800897c:	f88d 203b 	strb.w	r2, [sp, #59]	; 0x3b
 8008980:	f88d 103c 	strb.w	r1, [sp, #60]	; 0x3c
 8008984:	0a09      	lsrs	r1, r1, #8
 8008986:	f88d 103d 	strb.w	r1, [sp, #61]	; 0x3d
 800898a:	7b19      	ldrb	r1, [r3, #12]
 800898c:	f88d 103e 	strb.w	r1, [sp, #62]	; 0x3e
 8008990:	7adb      	ldrb	r3, [r3, #11]
 8008992:	f88d 303f 	strb.w	r3, [sp, #63]	; 0x3f
 8008996:	ab0c      	add	r3, sp, #48	; 0x30
 8008998:	9300      	str	r3, [sp, #0]
 800899a:	2310      	movs	r3, #16
 800899c:	493c      	ldr	r1, [pc, #240]	; (8008a90 <dwt_ioctl+0xe38>)
 800899e:	f7fd fd6b 	bl	8006478 <dwt_writetodevice>
 80089a2:	e796      	b.n	80088d2 <dwt_ioctl+0xc7a>
 80089a4:	2a01      	cmp	r2, #1
 80089a6:	f040 80cc 	bne.w	8008b42 <dwt_ioctl+0xeea>
 80089aa:	f899 3011 	ldrb.w	r3, [r9, #17]
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	f240 33ff 	movw	r3, #1023	; 0x3ff
 80089b4:	bf08      	it	eq
 80089b6:	237f      	moveq	r3, #127	; 0x7f
 80089b8:	f899 2013 	ldrb.w	r2, [r9, #19]
 80089bc:	1a9b      	subs	r3, r3, r2
 80089be:	3b02      	subs	r3, #2
 80089c0:	4299      	cmp	r1, r3
 80089c2:	f200 80c4 	bhi.w	8008b4e <dwt_ioctl+0xef6>
 80089c6:	f899 2010 	ldrb.w	r2, [r9, #16]
 80089ca:	1e53      	subs	r3, r2, #1
 80089cc:	b2db      	uxtb	r3, r3
 80089ce:	2b01      	cmp	r3, #1
 80089d0:	d940      	bls.n	8008a54 <dwt_ioctl+0xdfc>
 80089d2:	f899 3011 	ldrb.w	r3, [r9, #17]
 80089d6:	1e59      	subs	r1, r3, #1
 80089d8:	b2c9      	uxtb	r1, r1
 80089da:	2901      	cmp	r1, #1
 80089dc:	d964      	bls.n	8008aa8 <dwt_ioctl+0xe50>
 80089de:	2b04      	cmp	r3, #4
 80089e0:	d069      	beq.n	8008ab6 <dwt_ioctl+0xe5e>
 80089e2:	ea42 3343 	orr.w	r3, r2, r3, lsl #13
 80089e6:	2200      	movs	r2, #0
 80089e8:	492a      	ldr	r1, [pc, #168]	; (8008a94 <dwt_ioctl+0xe3c>)
 80089ea:	4630      	mov	r0, r6
 80089ec:	f7fd fea2 	bl	8006734 <dwt_write32bitoffsetreg>
 80089f0:	f8b9 300e 	ldrh.w	r3, [r9, #14]
 80089f4:	4a28      	ldr	r2, [pc, #160]	; (8008a98 <dwt_ioctl+0xe40>)
 80089f6:	ea02 12c3 	and.w	r2, r2, r3, lsl #7
 80089fa:	f899 300c 	ldrb.w	r3, [r9, #12]
 80089fe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008a02:	4313      	orrs	r3, r2
 8008a04:	2200      	movs	r2, #0
 8008a06:	4925      	ldr	r1, [pc, #148]	; (8008a9c <dwt_ioctl+0xe44>)
 8008a08:	4630      	mov	r0, r6
 8008a0a:	f7fd fe93 	bl	8006734 <dwt_write32bitoffsetreg>
 8008a0e:	2301      	movs	r3, #1
 8008a10:	2200      	movs	r2, #0
 8008a12:	4923      	ldr	r1, [pc, #140]	; (8008aa0 <dwt_ioctl+0xe48>)
 8008a14:	4630      	mov	r0, r6
 8008a16:	f7fd fd3a 	bl	800648e <dwt_write8bitoffsetreg>
 8008a1a:	f8df 8088 	ldr.w	r8, [pc, #136]	; 8008aa4 <dwt_ioctl+0xe4c>
 8008a1e:	2700      	movs	r7, #0
 8008a20:	463a      	mov	r2, r7
 8008a22:	4641      	mov	r1, r8
 8008a24:	4630      	mov	r0, r6
 8008a26:	f7fd f96b 	bl	8005d00 <dwt_read8bitoffsetreg>
 8008a2a:	f010 0f05 	tst.w	r0, #5
 8008a2e:	d0f7      	beq.n	8008a20 <dwt_ioctl+0xdc8>
 8008a30:	4605      	mov	r5, r0
 8008a32:	4603      	mov	r3, r0
 8008a34:	2200      	movs	r2, #0
 8008a36:	491b      	ldr	r1, [pc, #108]	; (8008aa4 <dwt_ioctl+0xe4c>)
 8008a38:	4630      	mov	r0, r6
 8008a3a:	f7fd fd28 	bl	800648e <dwt_write8bitoffsetreg>
 8008a3e:	f005 053f 	and.w	r5, r5, #63	; 0x3f
 8008a42:	f025 0330 	bic.w	r3, r5, #48	; 0x30
 8008a46:	2b01      	cmp	r3, #1
 8008a48:	d042      	beq.n	8008ad0 <dwt_ioctl+0xe78>
 8008a4a:	b26b      	sxtb	r3, r5
 8008a4c:	7023      	strb	r3, [r4, #0]
 8008a4e:	2500      	movs	r5, #0
 8008a50:	f7ff b9ac 	b.w	8007dac <dwt_ioctl+0x154>
 8008a54:	6d33      	ldr	r3, [r6, #80]	; 0x50
 8008a56:	7bdb      	ldrb	r3, [r3, #15]
 8008a58:	2b03      	cmp	r3, #3
 8008a5a:	f001 802e 	beq.w	8009aba <dwt_ioctl+0x1e62>
 8008a5e:	f899 3011 	ldrb.w	r3, [r9, #17]
 8008a62:	1e5a      	subs	r2, r3, #1
 8008a64:	b2d2      	uxtb	r2, r2
 8008a66:	2a01      	cmp	r2, #1
 8008a68:	d92c      	bls.n	8008ac4 <dwt_ioctl+0xe6c>
 8008a6a:	2201      	movs	r2, #1
 8008a6c:	e7b7      	b.n	80089de <dwt_ioctl+0xd86>
 8008a6e:	bf00      	nop
 8008a70:	00070048 	.word	0x00070048
 8008a74:	00070034 	.word	0x00070034
 8008a78:	00080004 	.word	0x00080004
 8008a7c:	3f866666 	.word	0x3f866666
 8008a80:	3ecccccd 	.word	0x3ecccccd
 8008a84:	437f0000 	.word	0x437f0000
 8008a88:	000f0024 	.word	0x000f0024
 8008a8c:	00020008 	.word	0x00020008
 8008a90:	00010034 	.word	0x00010034
 8008a94:	00010044 	.word	0x00010044
 8008a98:	0001ff80 	.word	0x0001ff80
 8008a9c:	00010048 	.word	0x00010048
 8008aa0:	0001004c 	.word	0x0001004c
 8008aa4:	00010050 	.word	0x00010050
 8008aa8:	6d33      	ldr	r3, [r6, #80]	; 0x50
 8008aaa:	7bdb      	ldrb	r3, [r3, #15]
 8008aac:	2b03      	cmp	r3, #3
 8008aae:	bf0c      	ite	eq
 8008ab0:	2302      	moveq	r3, #2
 8008ab2:	2301      	movne	r3, #1
 8008ab4:	e795      	b.n	80089e2 <dwt_ioctl+0xd8a>
 8008ab6:	f8b9 100e 	ldrh.w	r1, [r9, #14]
 8008aba:	2910      	cmp	r1, #16
 8008abc:	d991      	bls.n	80089e2 <dwt_ioctl+0xd8a>
 8008abe:	f06f 0303 	mvn.w	r3, #3
 8008ac2:	e7c3      	b.n	8008a4c <dwt_ioctl+0xdf4>
 8008ac4:	2201      	movs	r2, #1
 8008ac6:	4613      	mov	r3, r2
 8008ac8:	e78b      	b.n	80089e2 <dwt_ioctl+0xd8a>
 8008aca:	2202      	movs	r2, #2
 8008acc:	4613      	mov	r3, r2
 8008ace:	e788      	b.n	80089e2 <dwt_ioctl+0xd8a>
 8008ad0:	f899 3012 	ldrb.w	r3, [r9, #18]
 8008ad4:	2b01      	cmp	r3, #1
 8008ad6:	d1b8      	bne.n	8008a4a <dwt_ioctl+0xdf2>
 8008ad8:	f899 2011 	ldrb.w	r2, [r9, #17]
 8008adc:	1e53      	subs	r3, r2, #1
 8008ade:	b2db      	uxtb	r3, r3
 8008ae0:	2b01      	cmp	r3, #1
 8008ae2:	d91b      	bls.n	8008b1c <dwt_ioctl+0xec4>
 8008ae4:	2a03      	cmp	r2, #3
 8008ae6:	bf0c      	ite	eq
 8008ae8:	f44f 17a0 	moveq.w	r7, #1310720	; 0x140000
 8008aec:	f44f 17b0 	movne.w	r7, #1441792	; 0x160000
 8008af0:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8008af4:	b112      	cbz	r2, 8008afc <dwt_ioctl+0xea4>
 8008af6:	f899 300c 	ldrb.w	r3, [r9, #12]
 8008afa:	b9c3      	cbnz	r3, 8008b2e <dwt_ioctl+0xed6>
 8008afc:	f8d9 1008 	ldr.w	r1, [r9, #8]
 8008b00:	2900      	cmp	r1, #0
 8008b02:	d0a2      	beq.n	8008a4a <dwt_ioctl+0xdf2>
 8008b04:	f8b9 300e 	ldrh.w	r3, [r9, #14]
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d09e      	beq.n	8008a4a <dwt_ioctl+0xdf2>
 8008b0c:	f899 200c 	ldrb.w	r2, [r9, #12]
 8008b10:	9100      	str	r1, [sp, #0]
 8008b12:	4639      	mov	r1, r7
 8008b14:	4630      	mov	r0, r6
 8008b16:	f7fd f8c1 	bl	8005c9c <dwt_readfromdevice>
 8008b1a:	e796      	b.n	8008a4a <dwt_ioctl+0xdf2>
 8008b1c:	6d33      	ldr	r3, [r6, #80]	; 0x50
 8008b1e:	7bdb      	ldrb	r3, [r3, #15]
 8008b20:	2b03      	cmp	r3, #3
 8008b22:	bf0c      	ite	eq
 8008b24:	f44f 1798 	moveq.w	r7, #1245184	; 0x130000
 8008b28:	f44f 1790 	movne.w	r7, #1179648	; 0x120000
 8008b2c:	e7e0      	b.n	8008af0 <dwt_ioctl+0xe98>
 8008b2e:	9200      	str	r2, [sp, #0]
 8008b30:	2200      	movs	r2, #0
 8008b32:	4639      	mov	r1, r7
 8008b34:	4630      	mov	r0, r6
 8008b36:	f7fd f8b1 	bl	8005c9c <dwt_readfromdevice>
 8008b3a:	e7df      	b.n	8008afc <dwt_ioctl+0xea4>
 8008b3c:	f06f 0302 	mvn.w	r3, #2
 8008b40:	e784      	b.n	8008a4c <dwt_ioctl+0xdf4>
 8008b42:	f06f 0301 	mvn.w	r3, #1
 8008b46:	e781      	b.n	8008a4c <dwt_ioctl+0xdf4>
 8008b48:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008b4c:	e77e      	b.n	8008a4c <dwt_ioctl+0xdf4>
 8008b4e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008b52:	e77b      	b.n	8008a4c <dwt_ioctl+0xdf4>
 8008b54:	7a23      	ldrb	r3, [r4, #8]
 8008b56:	79e1      	ldrb	r1, [r4, #7]
 8008b58:	79a2      	ldrb	r2, [r4, #6]
 8008b5a:	00d2      	lsls	r2, r2, #3
 8008b5c:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 8008b60:	4313      	orrs	r3, r2
 8008b62:	7962      	ldrb	r2, [r4, #5]
 8008b64:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8008b68:	7922      	ldrb	r2, [r4, #4]
 8008b6a:	ea43 13c2 	orr.w	r3, r3, r2, lsl #7
 8008b6e:	78e2      	ldrb	r2, [r4, #3]
 8008b70:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8008b74:	78a2      	ldrb	r2, [r4, #2]
 8008b76:	ea43 23c2 	orr.w	r3, r3, r2, lsl #11
 8008b7a:	7862      	ldrb	r2, [r4, #1]
 8008b7c:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8008b80:	b29b      	uxth	r3, r3
 8008b82:	2200      	movs	r2, #0
 8008b84:	49cd      	ldr	r1, [pc, #820]	; (8008ebc <dwt_ioctl+0x1264>)
 8008b86:	f7fd fcd4 	bl	8006532 <dwt_write16bitoffsetreg>
 8008b8a:	2500      	movs	r5, #0
 8008b8c:	f7ff b90e 	b.w	8007dac <dwt_ioctl+0x154>
 8008b90:	2c00      	cmp	r4, #0
 8008b92:	f000 86fc 	beq.w	800998e <dwt_ioctl+0x1d36>
 8008b96:	7863      	ldrb	r3, [r4, #1]
 8008b98:	b133      	cbz	r3, 8008ba8 <dwt_ioctl+0xf50>
 8008b9a:	085b      	lsrs	r3, r3, #1
 8008b9c:	3b01      	subs	r3, #1
 8008b9e:	b2db      	uxtb	r3, r3
 8008ba0:	7023      	strb	r3, [r4, #0]
 8008ba2:	2500      	movs	r5, #0
 8008ba4:	f7ff b902 	b.w	8007dac <dwt_ioctl+0x154>
 8008ba8:	2300      	movs	r3, #0
 8008baa:	e7f9      	b.n	8008ba0 <dwt_ioctl+0xf48>
 8008bac:	2200      	movs	r2, #0
 8008bae:	49c4      	ldr	r1, [pc, #784]	; (8008ec0 <dwt_ioctl+0x1268>)
 8008bb0:	f7fd f87e 	bl	8005cb0 <dwt_read32bitoffsetreg>
 8008bb4:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8008bb8:	8023      	strh	r3, [r4, #0]
 8008bba:	f3c0 400b 	ubfx	r0, r0, #16, #12
 8008bbe:	8060      	strh	r0, [r4, #2]
 8008bc0:	2200      	movs	r2, #0
 8008bc2:	49c0      	ldr	r1, [pc, #768]	; (8008ec4 <dwt_ioctl+0x126c>)
 8008bc4:	4630      	mov	r0, r6
 8008bc6:	f7fd f873 	bl	8005cb0 <dwt_read32bitoffsetreg>
 8008bca:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8008bce:	80a3      	strh	r3, [r4, #4]
 8008bd0:	f3c0 400b 	ubfx	r0, r0, #16, #12
 8008bd4:	80e0      	strh	r0, [r4, #6]
 8008bd6:	2200      	movs	r2, #0
 8008bd8:	49bb      	ldr	r1, [pc, #748]	; (8008ec8 <dwt_ioctl+0x1270>)
 8008bda:	4630      	mov	r0, r6
 8008bdc:	f7fd f868 	bl	8005cb0 <dwt_read32bitoffsetreg>
 8008be0:	7220      	strb	r0, [r4, #8]
 8008be2:	0c00      	lsrs	r0, r0, #16
 8008be4:	7260      	strb	r0, [r4, #9]
 8008be6:	2200      	movs	r2, #0
 8008be8:	49b8      	ldr	r1, [pc, #736]	; (8008ecc <dwt_ioctl+0x1274>)
 8008bea:	4630      	mov	r0, r6
 8008bec:	f7fd f860 	bl	8005cb0 <dwt_read32bitoffsetreg>
 8008bf0:	f3c0 430b 	ubfx	r3, r0, #16, #12
 8008bf4:	81a3      	strh	r3, [r4, #12]
 8008bf6:	f3c0 000b 	ubfx	r0, r0, #0, #12
 8008bfa:	8160      	strh	r0, [r4, #10]
 8008bfc:	2200      	movs	r2, #0
 8008bfe:	49b4      	ldr	r1, [pc, #720]	; (8008ed0 <dwt_ioctl+0x1278>)
 8008c00:	4630      	mov	r0, r6
 8008c02:	f7fd f855 	bl	8005cb0 <dwt_read32bitoffsetreg>
 8008c06:	f3c0 430b 	ubfx	r3, r0, #16, #12
 8008c0a:	f8a4 300f 	strh.w	r3, [r4, #15]
 8008c0e:	73a0      	strb	r0, [r4, #14]
 8008c10:	2200      	movs	r2, #0
 8008c12:	49b0      	ldr	r1, [pc, #704]	; (8008ed4 <dwt_ioctl+0x127c>)
 8008c14:	4630      	mov	r0, r6
 8008c16:	f7fd f84b 	bl	8005cb0 <dwt_read32bitoffsetreg>
 8008c1a:	7460      	strb	r0, [r4, #17]
 8008c1c:	0c00      	lsrs	r0, r0, #16
 8008c1e:	74a0      	strb	r0, [r4, #18]
 8008c20:	2200      	movs	r2, #0
 8008c22:	49ad      	ldr	r1, [pc, #692]	; (8008ed8 <dwt_ioctl+0x1280>)
 8008c24:	4630      	mov	r0, r6
 8008c26:	f7fd f843 	bl	8005cb0 <dwt_read32bitoffsetreg>
 8008c2a:	f3c0 000b 	ubfx	r0, r0, #0, #12
 8008c2e:	f8a4 0013 	strh.w	r0, [r4, #19]
 8008c32:	2500      	movs	r5, #0
 8008c34:	7565      	strb	r5, [r4, #21]
 8008c36:	75a5      	strb	r5, [r4, #22]
 8008c38:	462a      	mov	r2, r5
 8008c3a:	49a8      	ldr	r1, [pc, #672]	; (8008edc <dwt_ioctl+0x1284>)
 8008c3c:	4630      	mov	r0, r6
 8008c3e:	f7fd f85f 	bl	8005d00 <dwt_read8bitoffsetreg>
 8008c42:	75e0      	strb	r0, [r4, #23]
 8008c44:	f7ff b8b2 	b.w	8007dac <dwt_ioctl+0x154>
 8008c48:	4611      	mov	r1, r2
 8008c4a:	f7fd fc5f 	bl	800650c <ull_configeventcounters>
 8008c4e:	2500      	movs	r5, #0
 8008c50:	f7ff b8ac 	b.w	8007dac <dwt_ioctl+0x154>
 8008c54:	2c00      	cmp	r4, #0
 8008c56:	f000 869d 	beq.w	8009994 <dwt_ioctl+0x1d3c>
 8008c5a:	8823      	ldrh	r3, [r4, #0]
 8008c5c:	2200      	movs	r2, #0
 8008c5e:	49a0      	ldr	r1, [pc, #640]	; (8008ee0 <dwt_ioctl+0x1288>)
 8008c60:	f7fd fc67 	bl	8006532 <dwt_write16bitoffsetreg>
 8008c64:	2500      	movs	r5, #0
 8008c66:	f7ff b8a1 	b.w	8007dac <dwt_ioctl+0x154>
 8008c6a:	2c00      	cmp	r4, #0
 8008c6c:	f000 8695 	beq.w	800999a <dwt_ioctl+0x1d42>
 8008c70:	6825      	ldr	r5, [r4, #0]
 8008c72:	b935      	cbnz	r5, 8008c82 <dwt_ioctl+0x102a>
 8008c74:	2300      	movs	r3, #0
 8008c76:	461a      	mov	r2, r3
 8008c78:	499a      	ldr	r1, [pc, #616]	; (8008ee4 <dwt_ioctl+0x128c>)
 8008c7a:	f7fd fc5a 	bl	8006532 <dwt_write16bitoffsetreg>
 8008c7e:	f7ff b895 	b.w	8007dac <dwt_ioctl+0x154>
 8008c82:	7962      	ldrb	r2, [r4, #5]
 8008c84:	7923      	ldrb	r3, [r4, #4]
 8008c86:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8008c8a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008c8e:	2200      	movs	r2, #0
 8008c90:	4994      	ldr	r1, [pc, #592]	; (8008ee4 <dwt_ioctl+0x128c>)
 8008c92:	f7fd fc4e 	bl	8006532 <dwt_write16bitoffsetreg>
 8008c96:	2500      	movs	r5, #0
 8008c98:	f7ff b888 	b.w	8007dac <dwt_ioctl+0x154>
 8008c9c:	2c00      	cmp	r4, #0
 8008c9e:	f000 867f 	beq.w	80099a0 <dwt_ioctl+0x1d48>
 8008ca2:	6823      	ldr	r3, [r4, #0]
 8008ca4:	b94b      	cbnz	r3, 8008cba <dwt_ioctl+0x1062>
 8008ca6:	2500      	movs	r5, #0
 8008ca8:	9500      	str	r5, [sp, #0]
 8008caa:	f64f 53ff 	movw	r3, #65023	; 0xfdff
 8008cae:	462a      	mov	r2, r5
 8008cb0:	2110      	movs	r1, #16
 8008cb2:	f7fe fc6d 	bl	8007590 <dwt_modify16bitoffsetreg>
 8008cb6:	f7ff b879 	b.w	8007dac <dwt_ioctl+0x154>
 8008cba:	2200      	movs	r2, #0
 8008cbc:	2134      	movs	r1, #52	; 0x34
 8008cbe:	f7fd fd39 	bl	8006734 <dwt_write32bitoffsetreg>
 8008cc2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008cc6:	9300      	str	r3, [sp, #0]
 8008cc8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008ccc:	2200      	movs	r2, #0
 8008cce:	2110      	movs	r1, #16
 8008cd0:	4630      	mov	r0, r6
 8008cd2:	f7fe fc5d 	bl	8007590 <dwt_modify16bitoffsetreg>
 8008cd6:	2500      	movs	r5, #0
 8008cd8:	f7ff b868 	b.w	8007dac <dwt_ioctl+0x154>
 8008cdc:	2c00      	cmp	r4, #0
 8008cde:	f000 8662 	beq.w	80099a6 <dwt_ioctl+0x1d4e>
 8008ce2:	8861      	ldrh	r1, [r4, #2]
 8008ce4:	f7fd fca2 	bl	800662c <ull_aon_read>
 8008ce8:	7020      	strb	r0, [r4, #0]
 8008cea:	2500      	movs	r5, #0
 8008cec:	f7ff b85e 	b.w	8007dac <dwt_ioctl+0x154>
 8008cf0:	2c00      	cmp	r4, #0
 8008cf2:	f000 865b 	beq.w	80099ac <dwt_ioctl+0x1d54>
 8008cf6:	78a2      	ldrb	r2, [r4, #2]
 8008cf8:	8821      	ldrh	r1, [r4, #0]
 8008cfa:	f7fd fcb7 	bl	800666c <ull_aon_write>
 8008cfe:	2500      	movs	r5, #0
 8008d00:	f7ff b854 	b.w	8007dac <dwt_ioctl+0x154>
 8008d04:	4b78      	ldr	r3, [pc, #480]	; (8008ee8 <dwt_ioctl+0x1290>)
 8008d06:	4a79      	ldr	r2, [pc, #484]	; (8008eec <dwt_ioctl+0x1294>)
 8008d08:	2d01      	cmp	r5, #1
 8008d0a:	bf18      	it	ne
 8008d0c:	4613      	movne	r3, r2
 8008d0e:	2d01      	cmp	r5, #1
 8008d10:	4977      	ldr	r1, [pc, #476]	; (8008ef0 <dwt_ioctl+0x1298>)
 8008d12:	bf18      	it	ne
 8008d14:	f04f 110c 	movne.w	r1, #786444	; 0xc000c
 8008d18:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8008d1a:	7bd2      	ldrb	r2, [r2, #15]
 8008d1c:	2a01      	cmp	r2, #1
 8008d1e:	d012      	beq.n	8008d46 <dwt_ioctl+0x10ee>
 8008d20:	2a03      	cmp	r2, #3
 8008d22:	d117      	bne.n	8008d54 <dwt_ioctl+0x10fc>
 8008d24:	f5a2 12c0 	sub.w	r2, r2, #1572864	; 0x180000
 8008d28:	3a01      	subs	r2, #1
 8008d2a:	441a      	add	r2, r3
 8008d2c:	f44f 11f0 	mov.w	r1, #1966080	; 0x1e0000
 8008d30:	f7fc ffd4 	bl	8005cdc <dwt_read16bitoffsetreg>
 8008d34:	09c0      	lsrs	r0, r0, #7
 8008d36:	8020      	strh	r0, [r4, #0]
 8008d38:	8825      	ldrh	r5, [r4, #0]
 8008d3a:	3500      	adds	r5, #0
 8008d3c:	bf18      	it	ne
 8008d3e:	2501      	movne	r5, #1
 8008d40:	426d      	negs	r5, r5
 8008d42:	f7ff b833 	b.w	8007dac <dwt_ioctl+0x154>
 8008d46:	2202      	movs	r2, #2
 8008d48:	4619      	mov	r1, r3
 8008d4a:	f7fc ffc7 	bl	8005cdc <dwt_read16bitoffsetreg>
 8008d4e:	09c0      	lsrs	r0, r0, #7
 8008d50:	8020      	strh	r0, [r4, #0]
 8008d52:	e7f1      	b.n	8008d38 <dwt_ioctl+0x10e0>
 8008d54:	2202      	movs	r2, #2
 8008d56:	f7fc ffc1 	bl	8005cdc <dwt_read16bitoffsetreg>
 8008d5a:	09c0      	lsrs	r0, r0, #7
 8008d5c:	8020      	strh	r0, [r4, #0]
 8008d5e:	e7eb      	b.n	8008d38 <dwt_ioctl+0x10e0>
 8008d60:	2c00      	cmp	r4, #0
 8008d62:	f000 8626 	beq.w	80099b2 <dwt_ioctl+0x1d5a>
 8008d66:	7821      	ldrb	r1, [r4, #0]
 8008d68:	f7fe fc48 	bl	80075fc <ull_setleds>
 8008d6c:	2500      	movs	r5, #0
 8008d6e:	f7ff b81d 	b.w	8007dac <dwt_ioctl+0x154>
 8008d72:	4611      	mov	r1, r2
 8008d74:	f7fe fb18 	bl	80073a8 <ull_setdwstate>
 8008d78:	2500      	movs	r5, #0
 8008d7a:	f7ff b817 	b.w	8007dac <dwt_ioctl+0x154>
 8008d7e:	9400      	str	r4, [sp, #0]
 8008d80:	2304      	movs	r3, #4
 8008d82:	2200      	movs	r2, #0
 8008d84:	211c      	movs	r1, #28
 8008d86:	f7fc ff89 	bl	8005c9c <dwt_readfromdevice>
 8008d8a:	2500      	movs	r5, #0
 8008d8c:	f7ff b80e 	b.w	8007dac <dwt_ioctl+0x154>
 8008d90:	2c00      	cmp	r4, #0
 8008d92:	f000 8611 	beq.w	80099b8 <dwt_ioctl+0x1d60>
 8008d96:	2202      	movs	r2, #2
 8008d98:	2144      	movs	r1, #68	; 0x44
 8008d9a:	f7fc ff9f 	bl	8005cdc <dwt_read16bitoffsetreg>
 8008d9e:	f3c0 2000 	ubfx	r0, r0, #8, #1
 8008da2:	7020      	strb	r0, [r4, #0]
 8008da4:	2500      	movs	r5, #0
 8008da6:	f7ff b801 	b.w	8007dac <dwt_ioctl+0x154>
 8008daa:	2c00      	cmp	r4, #0
 8008dac:	f000 8607 	beq.w	80099be <dwt_ioctl+0x1d66>
 8008db0:	2200      	movs	r2, #0
 8008db2:	2144      	movs	r1, #68	; 0x44
 8008db4:	f7fc ffa4 	bl	8005d00 <dwt_read8bitoffsetreg>
 8008db8:	f000 0001 	and.w	r0, r0, #1
 8008dbc:	7020      	strb	r0, [r4, #0]
 8008dbe:	2500      	movs	r5, #0
 8008dc0:	f7fe bff4 	b.w	8007dac <dwt_ioctl+0x154>
 8008dc4:	2c00      	cmp	r4, #0
 8008dc6:	f000 85fd 	beq.w	80099c4 <dwt_ioctl+0x1d6c>
 8008dca:	8862      	ldrh	r2, [r4, #2]
 8008dcc:	8821      	ldrh	r1, [r4, #0]
 8008dce:	f7fe fb49 	bl	8007464 <ull_configureframefilter>
 8008dd2:	2500      	movs	r5, #0
 8008dd4:	f7fe bfea 	b.w	8007dac <dwt_ioctl+0x154>
 8008dd8:	9400      	str	r4, [sp, #0]
 8008dda:	2308      	movs	r3, #8
 8008ddc:	2200      	movs	r2, #0
 8008dde:	2104      	movs	r1, #4
 8008de0:	f7fd fb4a 	bl	8006478 <dwt_writetodevice>
 8008de4:	2500      	movs	r5, #0
 8008de6:	f7fe bfe1 	b.w	8007dac <dwt_ioctl+0x154>
 8008dea:	9400      	str	r4, [sp, #0]
 8008dec:	2308      	movs	r3, #8
 8008dee:	2200      	movs	r2, #0
 8008df0:	2104      	movs	r1, #4
 8008df2:	f7fc ff53 	bl	8005c9c <dwt_readfromdevice>
 8008df6:	2500      	movs	r5, #0
 8008df8:	f7fe bfd8 	b.w	8007dac <dwt_ioctl+0x154>
 8008dfc:	2c00      	cmp	r4, #0
 8008dfe:	f000 85e4 	beq.w	80099ca <dwt_ioctl+0x1d72>
 8008e02:	8823      	ldrh	r3, [r4, #0]
 8008e04:	2202      	movs	r2, #2
 8008e06:	210c      	movs	r1, #12
 8008e08:	f7fd fb93 	bl	8006532 <dwt_write16bitoffsetreg>
 8008e0c:	2500      	movs	r5, #0
 8008e0e:	f7fe bfcd 	b.w	8007dac <dwt_ioctl+0x154>
 8008e12:	2c00      	cmp	r4, #0
 8008e14:	f000 85dc 	beq.w	80099d0 <dwt_ioctl+0x1d78>
 8008e18:	8823      	ldrh	r3, [r4, #0]
 8008e1a:	2200      	movs	r2, #0
 8008e1c:	210c      	movs	r1, #12
 8008e1e:	f7fd fb88 	bl	8006532 <dwt_write16bitoffsetreg>
 8008e22:	2500      	movs	r5, #0
 8008e24:	f7fe bfc2 	b.w	8007dac <dwt_ioctl+0x154>
 8008e28:	4621      	mov	r1, r4
 8008e2a:	f7fd fb03 	bl	8006434 <ull_readrxtimestamp>
 8008e2e:	2500      	movs	r5, #0
 8008e30:	f7fe bfbc 	b.w	8007dac <dwt_ioctl+0x154>
 8008e34:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8008e36:	7bdb      	ldrb	r3, [r3, #15]
 8008e38:	2b01      	cmp	r3, #1
 8008e3a:	d00b      	beq.n	8008e54 <dwt_ioctl+0x11fc>
 8008e3c:	2b03      	cmp	r3, #3
 8008e3e:	d112      	bne.n	8008e66 <dwt_ioctl+0x120e>
 8008e40:	9400      	str	r4, [sp, #0]
 8008e42:	2305      	movs	r3, #5
 8008e44:	2220      	movs	r2, #32
 8008e46:	f44f 11f0 	mov.w	r1, #1966080	; 0x1e0000
 8008e4a:	f7fc ff27 	bl	8005c9c <dwt_readfromdevice>
 8008e4e:	2500      	movs	r5, #0
 8008e50:	f7fe bfac 	b.w	8007dac <dwt_ioctl+0x154>
 8008e54:	9400      	str	r4, [sp, #0]
 8008e56:	2305      	movs	r3, #5
 8008e58:	2200      	movs	r2, #0
 8008e5a:	4926      	ldr	r1, [pc, #152]	; (8008ef4 <dwt_ioctl+0x129c>)
 8008e5c:	f7fc ff1e 	bl	8005c9c <dwt_readfromdevice>
 8008e60:	2500      	movs	r5, #0
 8008e62:	f7fe bfa3 	b.w	8007dac <dwt_ioctl+0x154>
 8008e66:	9400      	str	r4, [sp, #0]
 8008e68:	2305      	movs	r3, #5
 8008e6a:	2200      	movs	r2, #0
 8008e6c:	f44f 2140 	mov.w	r1, #786432	; 0xc0000
 8008e70:	f7fc ff14 	bl	8005c9c <dwt_readfromdevice>
 8008e74:	2500      	movs	r5, #0
 8008e76:	f7fe bf99 	b.w	8007dac <dwt_ioctl+0x154>
 8008e7a:	2500      	movs	r5, #0
 8008e7c:	f804 5b01 	strb.w	r5, [r4], #1
 8008e80:	9400      	str	r4, [sp, #0]
 8008e82:	2304      	movs	r3, #4
 8008e84:	462a      	mov	r2, r5
 8008e86:	2170      	movs	r1, #112	; 0x70
 8008e88:	f7fc ff08 	bl	8005c9c <dwt_readfromdevice>
 8008e8c:	f7fe bf8e 	b.w	8007dac <dwt_ioctl+0x154>
 8008e90:	2c00      	cmp	r4, #0
 8008e92:	f000 85a0 	beq.w	80099d6 <dwt_ioctl+0x1d7e>
 8008e96:	2201      	movs	r2, #1
 8008e98:	2164      	movs	r1, #100	; 0x64
 8008e9a:	f7fc ff09 	bl	8005cb0 <dwt_read32bitoffsetreg>
 8008e9e:	6020      	str	r0, [r4, #0]
 8008ea0:	2500      	movs	r5, #0
 8008ea2:	f7fe bf83 	b.w	8007dac <dwt_ioctl+0x154>
 8008ea6:	2c00      	cmp	r4, #0
 8008ea8:	f000 8598 	beq.w	80099dc <dwt_ioctl+0x1d84>
 8008eac:	2200      	movs	r2, #0
 8008eae:	2164      	movs	r1, #100	; 0x64
 8008eb0:	f7fc fefe 	bl	8005cb0 <dwt_read32bitoffsetreg>
 8008eb4:	6020      	str	r0, [r4, #0]
 8008eb6:	2500      	movs	r5, #0
 8008eb8:	f7fe bf78 	b.w	8007dac <dwt_ioctl+0x154>
 8008ebc:	00010030 	.word	0x00010030
 8008ec0:	000f0004 	.word	0x000f0004
 8008ec4:	000f0008 	.word	0x000f0008
 8008ec8:	000f000c 	.word	0x000f000c
 8008ecc:	000f0010 	.word	0x000f0010
 8008ed0:	000f0014 	.word	0x000f0014
 8008ed4:	000f0018 	.word	0x000f0018
 8008ed8:	000f001c 	.word	0x000f001c
 8008edc:	000f0028 	.word	0x000f0028
 8008ee0:	00060004 	.word	0x00060004
 8008ee4:	0011001a 	.word	0x0011001a
 8008ee8:	00180034 	.word	0x00180034
 8008eec:	0018002c 	.word	0x0018002c
 8008ef0:	000c0014 	.word	0x000c0014
 8008ef4:	00180020 	.word	0x00180020
 8008ef8:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8008efa:	7bdb      	ldrb	r3, [r3, #15]
 8008efc:	2b01      	cmp	r3, #1
 8008efe:	d00b      	beq.n	8008f18 <dwt_ioctl+0x12c0>
 8008f00:	2b03      	cmp	r3, #3
 8008f02:	d112      	bne.n	8008f2a <dwt_ioctl+0x12d2>
 8008f04:	9400      	str	r4, [sp, #0]
 8008f06:	2305      	movs	r3, #5
 8008f08:	2228      	movs	r2, #40	; 0x28
 8008f0a:	f44f 11f0 	mov.w	r1, #1966080	; 0x1e0000
 8008f0e:	f7fc fec5 	bl	8005c9c <dwt_readfromdevice>
 8008f12:	2500      	movs	r5, #0
 8008f14:	f7fe bf4a 	b.w	8007dac <dwt_ioctl+0x154>
 8008f18:	9400      	str	r4, [sp, #0]
 8008f1a:	2305      	movs	r3, #5
 8008f1c:	2200      	movs	r2, #0
 8008f1e:	49d3      	ldr	r1, [pc, #844]	; (800926c <dwt_ioctl+0x1614>)
 8008f20:	f7fc febc 	bl	8005c9c <dwt_readfromdevice>
 8008f24:	2500      	movs	r5, #0
 8008f26:	f7fe bf41 	b.w	8007dac <dwt_ioctl+0x154>
 8008f2a:	9400      	str	r4, [sp, #0]
 8008f2c:	2305      	movs	r3, #5
 8008f2e:	2200      	movs	r2, #0
 8008f30:	49cf      	ldr	r1, [pc, #828]	; (8009270 <dwt_ioctl+0x1618>)
 8008f32:	f7fc feb3 	bl	8005c9c <dwt_readfromdevice>
 8008f36:	2500      	movs	r5, #0
 8008f38:	f7fe bf38 	b.w	8007dac <dwt_ioctl+0x154>
 8008f3c:	2c00      	cmp	r4, #0
 8008f3e:	f000 8550 	beq.w	80099e2 <dwt_ioctl+0x1d8a>
 8008f42:	2200      	movs	r2, #0
 8008f44:	211c      	movs	r1, #28
 8008f46:	f7fc feb3 	bl	8005cb0 <dwt_read32bitoffsetreg>
 8008f4a:	6020      	str	r0, [r4, #0]
 8008f4c:	2500      	movs	r5, #0
 8008f4e:	f7fe bf2d 	b.w	8007dac <dwt_ioctl+0x154>
 8008f52:	2c00      	cmp	r4, #0
 8008f54:	f000 8548 	beq.w	80099e8 <dwt_ioctl+0x1d90>
 8008f58:	8825      	ldrh	r5, [r4, #0]
 8008f5a:	6867      	ldr	r7, [r4, #4]
 8008f5c:	7a23      	ldrb	r3, [r4, #8]
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	f000 8545 	beq.w	80099ee <dwt_ioctl+0x1d96>
 8008f64:	463c      	mov	r4, r7
 8008f66:	eb07 0783 	add.w	r7, r7, r3, lsl #2
 8008f6a:	4629      	mov	r1, r5
 8008f6c:	4630      	mov	r0, r6
 8008f6e:	f7fd fb3b 	bl	80065e8 <_dwt_otpread>
 8008f72:	f844 0b04 	str.w	r0, [r4], #4
 8008f76:	3501      	adds	r5, #1
 8008f78:	b2ad      	uxth	r5, r5
 8008f7a:	42bc      	cmp	r4, r7
 8008f7c:	d1f5      	bne.n	8008f6a <dwt_ioctl+0x1312>
 8008f7e:	2500      	movs	r5, #0
 8008f80:	f7fe bf14 	b.w	8007dac <dwt_ioctl+0x154>
 8008f84:	2c00      	cmp	r4, #0
 8008f86:	f000 8535 	beq.w	80099f4 <dwt_ioctl+0x1d9c>
 8008f8a:	7823      	ldrb	r3, [r4, #0]
 8008f8c:	2201      	movs	r2, #1
 8008f8e:	2128      	movs	r1, #40	; 0x28
 8008f90:	f7fd fa7d 	bl	800648e <dwt_write8bitoffsetreg>
 8008f94:	2500      	movs	r5, #0
 8008f96:	f7fe bf09 	b.w	8007dac <dwt_ioctl+0x154>
 8008f9a:	f7fe fa87 	bl	80074ac <ull_run_pgfcal>
 8008f9e:	4605      	mov	r5, r0
 8008fa0:	f7fe bf04 	b.w	8007dac <dwt_ioctl+0x154>
 8008fa4:	4611      	mov	r1, r2
 8008fa6:	f7fe fb77 	bl	8007698 <ull_pgf_cal>
 8008faa:	4605      	mov	r5, r0
 8008fac:	f7fe befe 	b.w	8007dac <dwt_ioctl+0x154>
 8008fb0:	2c00      	cmp	r4, #0
 8008fb2:	f000 8522 	beq.w	80099fa <dwt_ioctl+0x1da2>
 8008fb6:	78a5      	ldrb	r5, [r4, #2]
 8008fb8:	2101      	movs	r1, #1
 8008fba:	f7fd faeb 	bl	8006594 <ull_force_clocks>
 8008fbe:	2100      	movs	r1, #0
 8008fc0:	4630      	mov	r0, r6
 8008fc2:	f7fd ff8b 	bl	8006edc <ull_enable_rf_tx>
 8008fc6:	4630      	mov	r0, r6
 8008fc8:	f7fd ffbc 	bl	8006f44 <ull_enable_rftx_blocks>
 8008fcc:	f005 033f 	and.w	r3, r5, #63	; 0x3f
 8008fd0:	2200      	movs	r2, #0
 8008fd2:	49a8      	ldr	r1, [pc, #672]	; (8009274 <dwt_ioctl+0x161c>)
 8008fd4:	4630      	mov	r0, r6
 8008fd6:	f7fd fa5a 	bl	800648e <dwt_write8bitoffsetreg>
 8008fda:	2301      	movs	r3, #1
 8008fdc:	9300      	str	r3, [sp, #0]
 8008fde:	23ff      	movs	r3, #255	; 0xff
 8008fe0:	2200      	movs	r2, #0
 8008fe2:	49a5      	ldr	r1, [pc, #660]	; (8009278 <dwt_ioctl+0x1620>)
 8008fe4:	4630      	mov	r0, r6
 8008fe6:	f7fe f921 	bl	800722c <dwt_modify8bitoffsetreg>
 8008fea:	4fa3      	ldr	r7, [pc, #652]	; (8009278 <dwt_ioctl+0x1620>)
 8008fec:	2500      	movs	r5, #0
 8008fee:	462a      	mov	r2, r5
 8008ff0:	4639      	mov	r1, r7
 8008ff2:	4630      	mov	r0, r6
 8008ff4:	f7fc fe84 	bl	8005d00 <dwt_read8bitoffsetreg>
 8008ff8:	f010 0f01 	tst.w	r0, #1
 8008ffc:	d1f7      	bne.n	8008fee <dwt_ioctl+0x1396>
 8008ffe:	2200      	movs	r2, #0
 8009000:	499e      	ldr	r1, [pc, #632]	; (800927c <dwt_ioctl+0x1624>)
 8009002:	4630      	mov	r0, r6
 8009004:	f7fc fe6a 	bl	8005cdc <dwt_read16bitoffsetreg>
 8009008:	4605      	mov	r5, r0
 800900a:	4630      	mov	r0, r6
 800900c:	f7fd fe30 	bl	8006c70 <ull_disable_rftx_blocks>
 8009010:	2100      	movs	r1, #0
 8009012:	4630      	mov	r0, r6
 8009014:	f7fd fe36 	bl	8006c84 <ull_disable_rf_tx>
 8009018:	2105      	movs	r1, #5
 800901a:	4630      	mov	r0, r6
 800901c:	f7fd faba 	bl	8006594 <ull_force_clocks>
 8009020:	f3c5 050b 	ubfx	r5, r5, #0, #12
 8009024:	8025      	strh	r5, [r4, #0]
 8009026:	2500      	movs	r5, #0
 8009028:	f7fe bec0 	b.w	8007dac <dwt_ioctl+0x154>
 800902c:	2102      	movs	r1, #2
 800902e:	f7fe f9bb 	bl	80073a8 <ull_setdwstate>
 8009032:	2101      	movs	r1, #1
 8009034:	4630      	mov	r0, r6
 8009036:	f7fe f9b7 	bl	80073a8 <ull_setdwstate>
 800903a:	2432      	movs	r4, #50	; 0x32
 800903c:	f04f 0814 	mov.w	r8, #20
 8009040:	2700      	movs	r7, #0
 8009042:	2544      	movs	r5, #68	; 0x44
 8009044:	4640      	mov	r0, r8
 8009046:	f7f8 fbbe 	bl	80017c6 <deca_usleep>
 800904a:	463a      	mov	r2, r7
 800904c:	4629      	mov	r1, r5
 800904e:	4630      	mov	r0, r6
 8009050:	f7fc fe56 	bl	8005d00 <dwt_read8bitoffsetreg>
 8009054:	f010 0f02 	tst.w	r0, #2
 8009058:	d105      	bne.n	8009066 <dwt_ioctl+0x140e>
 800905a:	1e63      	subs	r3, r4, #1
 800905c:	f013 04ff 	ands.w	r4, r3, #255	; 0xff
 8009060:	d1f0      	bne.n	8009044 <dwt_ioctl+0x13ec>
 8009062:	2501      	movs	r5, #1
 8009064:	e000      	b.n	8009068 <dwt_ioctl+0x1410>
 8009066:	2500      	movs	r5, #0
 8009068:	426d      	negs	r5, r5
 800906a:	f7fe be9f 	b.w	8007dac <dwt_ioctl+0x154>
 800906e:	2c00      	cmp	r4, #0
 8009070:	f000 84c6 	beq.w	8009a00 <dwt_ioctl+0x1da8>
 8009074:	7823      	ldrb	r3, [r4, #0]
 8009076:	031b      	lsls	r3, r3, #12
 8009078:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 800907c:	7862      	ldrb	r2, [r4, #1]
 800907e:	2a01      	cmp	r2, #1
 8009080:	bf08      	it	eq
 8009082:	f443 7380 	orreq.w	r3, r3, #256	; 0x100
 8009086:	9300      	str	r3, [sp, #0]
 8009088:	f46f 43e2 	mvn.w	r3, #28928	; 0x7100
 800908c:	2200      	movs	r2, #0
 800908e:	497c      	ldr	r1, [pc, #496]	; (8009280 <dwt_ioctl+0x1628>)
 8009090:	f7fd fee2 	bl	8006e58 <dwt_modify32bitoffsetreg>
 8009094:	2500      	movs	r5, #0
 8009096:	f7fe be89 	b.w	8007dac <dwt_ioctl+0x154>
 800909a:	2c00      	cmp	r4, #0
 800909c:	f000 84b3 	beq.w	8009a06 <dwt_ioctl+0x1dae>
 80090a0:	6862      	ldr	r2, [r4, #4]
 80090a2:	6821      	ldr	r1, [r4, #0]
 80090a4:	f7fe f818 	bl	80070d8 <ull_setgpiomode>
 80090a8:	2500      	movs	r5, #0
 80090aa:	f7fe be7f 	b.w	8007dac <dwt_ioctl+0x154>
 80090ae:	2c00      	cmp	r4, #0
 80090b0:	f000 84ac 	beq.w	8009a0c <dwt_ioctl+0x1db4>
 80090b4:	8823      	ldrh	r3, [r4, #0]
 80090b6:	2200      	movs	r2, #0
 80090b8:	4972      	ldr	r1, [pc, #456]	; (8009284 <dwt_ioctl+0x162c>)
 80090ba:	f7fd fa3a 	bl	8006532 <dwt_write16bitoffsetreg>
 80090be:	2500      	movs	r5, #0
 80090c0:	f7fe be74 	b.w	8007dac <dwt_ioctl+0x154>
 80090c4:	2c00      	cmp	r4, #0
 80090c6:	f000 84a4 	beq.w	8009a12 <dwt_ioctl+0x1dba>
 80090ca:	6862      	ldr	r2, [r4, #4]
 80090cc:	8821      	ldrh	r1, [r4, #0]
 80090ce:	f7fe fb13 	bl	80076f8 <ull_setgpiovalue>
 80090d2:	2500      	movs	r5, #0
 80090d4:	f7fe be6a 	b.w	8007dac <dwt_ioctl+0x154>
 80090d8:	2c00      	cmp	r4, #0
 80090da:	f000 849d 	beq.w	8009a18 <dwt_ioctl+0x1dc0>
 80090de:	7865      	ldrb	r5, [r4, #1]
 80090e0:	7823      	ldrb	r3, [r4, #0]
 80090e2:	b18b      	cbz	r3, 8009108 <dwt_ioctl+0x14b0>
 80090e4:	6d03      	ldr	r3, [r0, #80]	; 0x50
 80090e6:	2200      	movs	r2, #0
 80090e8:	73da      	strb	r2, [r3, #15]
 80090ea:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80090ee:	2208      	movs	r2, #8
 80090f0:	b1e5      	cbz	r5, 800912c <dwt_ioctl+0x14d4>
 80090f2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80090f6:	9200      	str	r2, [sp, #0]
 80090f8:	2200      	movs	r2, #0
 80090fa:	2110      	movs	r1, #16
 80090fc:	4630      	mov	r0, r6
 80090fe:	f7fd feab 	bl	8006e58 <dwt_modify32bitoffsetreg>
 8009102:	2500      	movs	r5, #0
 8009104:	f7fe be52 	b.w	8007dac <dwt_ioctl+0x154>
 8009108:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800910a:	2201      	movs	r2, #1
 800910c:	73da      	strb	r2, [r3, #15]
 800910e:	2318      	movs	r3, #24
 8009110:	2200      	movs	r2, #0
 8009112:	495d      	ldr	r1, [pc, #372]	; (8009288 <dwt_ioctl+0x1630>)
 8009114:	f7fd fb0e 	bl	8006734 <dwt_write32bitoffsetreg>
 8009118:	23e8      	movs	r3, #232	; 0xe8
 800911a:	2200      	movs	r2, #0
 800911c:	495b      	ldr	r1, [pc, #364]	; (800928c <dwt_ioctl+0x1634>)
 800911e:	4630      	mov	r0, r6
 8009120:	f7fd fb08 	bl	8006734 <dwt_write32bitoffsetreg>
 8009124:	f06f 0308 	mvn.w	r3, #8
 8009128:	2200      	movs	r2, #0
 800912a:	e7e1      	b.n	80090f0 <dwt_ioctl+0x1498>
 800912c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8009130:	e7e1      	b.n	80090f6 <dwt_ioctl+0x149e>
 8009132:	2c00      	cmp	r4, #0
 8009134:	f000 8473 	beq.w	8009a1e <dwt_ioctl+0x1dc6>
 8009138:	6823      	ldr	r3, [r4, #0]
 800913a:	2200      	movs	r2, #0
 800913c:	2130      	movs	r1, #48	; 0x30
 800913e:	f7fd faf9 	bl	8006734 <dwt_write32bitoffsetreg>
 8009142:	2500      	movs	r5, #0
 8009144:	f7fe be32 	b.w	8007dac <dwt_ioctl+0x154>
 8009148:	2c00      	cmp	r4, #0
 800914a:	f000 846b 	beq.w	8009a24 <dwt_ioctl+0x1dcc>
 800914e:	2200      	movs	r2, #0
 8009150:	4629      	mov	r1, r5
 8009152:	f7fc fdad 	bl	8005cb0 <dwt_read32bitoffsetreg>
 8009156:	6020      	str	r0, [r4, #0]
 8009158:	2500      	movs	r5, #0
 800915a:	f7fe be27 	b.w	8007dac <dwt_ioctl+0x154>
 800915e:	4623      	mov	r3, r4
 8009160:	2200      	movs	r2, #0
 8009162:	4629      	mov	r1, r5
 8009164:	f7fd fae6 	bl	8006734 <dwt_write32bitoffsetreg>
 8009168:	2500      	movs	r5, #0
 800916a:	f7fe be1f 	b.w	8007dac <dwt_ioctl+0x154>
 800916e:	2c00      	cmp	r4, #0
 8009170:	f000 845b 	beq.w	8009a2a <dwt_ioctl+0x1dd2>
 8009174:	2203      	movs	r2, #3
 8009176:	4946      	ldr	r1, [pc, #280]	; (8009290 <dwt_ioctl+0x1638>)
 8009178:	f7fc fdc2 	bl	8005d00 <dwt_read8bitoffsetreg>
 800917c:	f3c0 1002 	ubfx	r0, r0, #4, #3
 8009180:	7020      	strb	r0, [r4, #0]
 8009182:	2500      	movs	r5, #0
 8009184:	f7fe be12 	b.w	8007dac <dwt_ioctl+0x154>
 8009188:	2c00      	cmp	r4, #0
 800918a:	f000 8451 	beq.w	8009a30 <dwt_ioctl+0x1dd8>
 800918e:	6823      	ldr	r3, [r4, #0]
 8009190:	2200      	movs	r2, #0
 8009192:	2144      	movs	r1, #68	; 0x44
 8009194:	f7fd face 	bl	8006734 <dwt_write32bitoffsetreg>
 8009198:	2500      	movs	r5, #0
 800919a:	f7fe be07 	b.w	8007dac <dwt_ioctl+0x154>
 800919e:	2c00      	cmp	r4, #0
 80091a0:	f000 8449 	beq.w	8009a36 <dwt_ioctl+0x1dde>
 80091a4:	8823      	ldrh	r3, [r4, #0]
 80091a6:	2200      	movs	r2, #0
 80091a8:	2148      	movs	r1, #72	; 0x48
 80091aa:	f7fd f9c2 	bl	8006532 <dwt_write16bitoffsetreg>
 80091ae:	2500      	movs	r5, #0
 80091b0:	f7fe bdfc 	b.w	8007dac <dwt_ioctl+0x154>
 80091b4:	2c00      	cmp	r4, #0
 80091b6:	f000 8441 	beq.w	8009a3c <dwt_ioctl+0x1de4>
 80091ba:	2200      	movs	r2, #0
 80091bc:	2144      	movs	r1, #68	; 0x44
 80091be:	f7fc fd77 	bl	8005cb0 <dwt_read32bitoffsetreg>
 80091c2:	6020      	str	r0, [r4, #0]
 80091c4:	2500      	movs	r5, #0
 80091c6:	f7fe bdf1 	b.w	8007dac <dwt_ioctl+0x154>
 80091ca:	2c00      	cmp	r4, #0
 80091cc:	f000 8439 	beq.w	8009a42 <dwt_ioctl+0x1dea>
 80091d0:	2200      	movs	r2, #0
 80091d2:	2148      	movs	r1, #72	; 0x48
 80091d4:	f7fc fd82 	bl	8005cdc <dwt_read16bitoffsetreg>
 80091d8:	6020      	str	r0, [r4, #0]
 80091da:	2500      	movs	r5, #0
 80091dc:	f7fe bde6 	b.w	8007dac <dwt_ioctl+0x154>
 80091e0:	2c00      	cmp	r4, #0
 80091e2:	f000 8431 	beq.w	8009a48 <dwt_ioctl+0x1df0>
 80091e6:	7823      	ldrb	r3, [r4, #0]
 80091e8:	2200      	movs	r2, #0
 80091ea:	492a      	ldr	r1, [pc, #168]	; (8009294 <dwt_ioctl+0x163c>)
 80091ec:	f7fd f94f 	bl	800648e <dwt_write8bitoffsetreg>
 80091f0:	2500      	movs	r5, #0
 80091f2:	f7fe bddb 	b.w	8007dac <dwt_ioctl+0x154>
 80091f6:	2c00      	cmp	r4, #0
 80091f8:	f000 8429 	beq.w	8009a4e <dwt_ioctl+0x1df6>
 80091fc:	2200      	movs	r2, #0
 80091fe:	2144      	movs	r1, #68	; 0x44
 8009200:	f7fc fd7e 	bl	8005d00 <dwt_read8bitoffsetreg>
 8009204:	7020      	strb	r0, [r4, #0]
 8009206:	2500      	movs	r5, #0
 8009208:	f7fe bdd0 	b.w	8007dac <dwt_ioctl+0x154>
 800920c:	2c00      	cmp	r4, #0
 800920e:	f000 8421 	beq.w	8009a54 <dwt_ioctl+0x1dfc>
 8009212:	f7fd f949 	bl	80064a8 <ull_getframelength>
 8009216:	6020      	str	r0, [r4, #0]
 8009218:	2500      	movs	r5, #0
 800921a:	f7fe bdc7 	b.w	8007dac <dwt_ioctl+0x154>
 800921e:	2c00      	cmp	r4, #0
 8009220:	f000 841b 	beq.w	8009a5a <dwt_ioctl+0x1e02>
 8009224:	2200      	movs	r2, #0
 8009226:	491c      	ldr	r1, [pc, #112]	; (8009298 <dwt_ioctl+0x1640>)
 8009228:	f7fc fd58 	bl	8005cdc <dwt_read16bitoffsetreg>
 800922c:	8020      	strh	r0, [r4, #0]
 800922e:	2500      	movs	r5, #0
 8009230:	f7fe bdbc 	b.w	8007dac <dwt_ioctl+0x154>
 8009234:	2c00      	cmp	r4, #0
 8009236:	f000 8413 	beq.w	8009a60 <dwt_ioctl+0x1e08>
 800923a:	2200      	movs	r2, #0
 800923c:	4917      	ldr	r1, [pc, #92]	; (800929c <dwt_ioctl+0x1644>)
 800923e:	f7fc fd37 	bl	8005cb0 <dwt_read32bitoffsetreg>
 8009242:	6020      	str	r0, [r4, #0]
 8009244:	2500      	movs	r5, #0
 8009246:	f7fe bdb1 	b.w	8007dac <dwt_ioctl+0x154>
 800924a:	2c00      	cmp	r4, #0
 800924c:	f000 840b 	beq.w	8009a66 <dwt_ioctl+0x1e0e>
 8009250:	8823      	ldrh	r3, [r4, #0]
 8009252:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8009256:	9300      	str	r3, [sp, #0]
 8009258:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 800925c:	2200      	movs	r2, #0
 800925e:	490f      	ldr	r1, [pc, #60]	; (800929c <dwt_ioctl+0x1644>)
 8009260:	f7fe f996 	bl	8007590 <dwt_modify16bitoffsetreg>
 8009264:	2500      	movs	r5, #0
 8009266:	f7fe bda1 	b.w	8007dac <dwt_ioctl+0x154>
 800926a:	bf00      	nop
 800926c:	00180028 	.word	0x00180028
 8009270:	000c0008 	.word	0x000c0008
 8009274:	0007001c 	.word	0x0007001c
 8009278:	00080010 	.word	0x00080010
 800927c:	00080014 	.word	0x00080014
 8009280:	00070014 	.word	0x00070014
 8009284:	00050008 	.word	0x00050008
 8009288:	001f000c 	.word	0x001f000c
 800928c:	001f0010 	.word	0x001f0010
 8009290:	00030060 	.word	0x00030060
 8009294:	00010024 	.word	0x00010024
 8009298:	0005002c 	.word	0x0005002c
 800929c:	000e001a 	.word	0x000e001a
 80092a0:	2c00      	cmp	r4, #0
 80092a2:	f000 83e3 	beq.w	8009a6c <dwt_ioctl+0x1e14>
 80092a6:	88a7      	ldrh	r7, [r4, #4]
 80092a8:	68a3      	ldr	r3, [r4, #8]
 80092aa:	9309      	str	r3, [sp, #36]	; 0x24
 80092ac:	7b21      	ldrb	r1, [r4, #12]
 80092ae:	9106      	str	r1, [sp, #24]
 80092b0:	6922      	ldr	r2, [r4, #16]
 80092b2:	9204      	str	r2, [sp, #16]
 80092b4:	6962      	ldr	r2, [r4, #20]
 80092b6:	9205      	str	r2, [sp, #20]
 80092b8:	f003 0203 	and.w	r2, r3, #3
 80092bc:	f3c3 0085 	ubfx	r0, r3, #2, #6
 80092c0:	2905      	cmp	r1, #5
 80092c2:	d142      	bne.n	800934a <dwt_ioctl+0x16f2>
 80092c4:	f5b7 7fb1 	cmp.w	r7, #354	; 0x162
 80092c8:	bf28      	it	cs
 80092ca:	f44f 77b1 	movcs.w	r7, #354	; 0x162
 80092ce:	f8df 92e0 	ldr.w	r9, [pc, #736]	; 80095b0 <dwt_ioctl+0x1958>
 80092d2:	2f04      	cmp	r7, #4
 80092d4:	d805      	bhi.n	80092e2 <dwt_ioctl+0x168a>
 80092d6:	eb09 0300 	add.w	r3, r9, r0
 80092da:	785b      	ldrb	r3, [r3, #1]
 80092dc:	3b05      	subs	r3, #5
 80092de:	429f      	cmp	r7, r3
 80092e0:	db3b      	blt.n	800935a <dwt_ioctl+0x1702>
 80092e2:	2a01      	cmp	r2, #1
 80092e4:	d877      	bhi.n	80093d6 <dwt_ioctl+0x177e>
 80092e6:	4bae      	ldr	r3, [pc, #696]	; (80095a0 <dwt_ioctl+0x1948>)
 80092e8:	5c99      	ldrb	r1, [r3, r2]
 80092ea:	463e      	mov	r6, r7
 80092ec:	42b9      	cmp	r1, r7
 80092ee:	da74      	bge.n	80093da <dwt_ioctl+0x1782>
 80092f0:	1c55      	adds	r5, r2, #1
 80092f2:	fa53 f585 	uxtab	r5, r3, r5
 80092f6:	2300      	movs	r3, #0
 80092f8:	440b      	add	r3, r1
 80092fa:	b29b      	uxth	r3, r3
 80092fc:	3201      	adds	r2, #1
 80092fe:	b2d2      	uxtb	r2, r2
 8009300:	2a02      	cmp	r2, #2
 8009302:	d005      	beq.n	8009310 <dwt_ioctl+0x16b8>
 8009304:	f815 1b01 	ldrb.w	r1, [r5], #1
 8009308:	eba6 0c03 	sub.w	ip, r6, r3
 800930c:	4561      	cmp	r1, ip
 800930e:	dbf3      	blt.n	80092f8 <dwt_ioctl+0x16a0>
 8009310:	429f      	cmp	r7, r3
 8009312:	bf08      	it	eq
 8009314:	9003      	streq	r0, [sp, #12]
 8009316:	d064      	beq.n	80093e2 <dwt_ioctl+0x178a>
 8009318:	f107 0805 	add.w	r8, r7, #5
 800931c:	fa1f f888 	uxth.w	r8, r8
 8009320:	2580      	movs	r5, #128	; 0x80
 8009322:	2100      	movs	r1, #0
 8009324:	9107      	str	r1, [sp, #28]
 8009326:	9103      	str	r1, [sp, #12]
 8009328:	9108      	str	r1, [sp, #32]
 800932a:	460e      	mov	r6, r1
 800932c:	f04f 0b05 	mov.w	fp, #5
 8009330:	46be      	mov	lr, r7
 8009332:	455f      	cmp	r7, fp
 8009334:	bf38      	it	cc
 8009336:	46de      	movcc	lr, fp
 8009338:	f1ae 0e05 	sub.w	lr, lr, #5
 800933c:	fa1f fe8e 	uxth.w	lr, lr
 8009340:	f8df a25c 	ldr.w	sl, [pc, #604]	; 80095a0 <dwt_ioctl+0x1948>
 8009344:	46bc      	mov	ip, r7
 8009346:	460f      	mov	r7, r1
 8009348:	e3dd      	b.n	8009b06 <dwt_ioctl+0x1eae>
 800934a:	f240 1331 	movw	r3, #305	; 0x131
 800934e:	429f      	cmp	r7, r3
 8009350:	bf28      	it	cs
 8009352:	461f      	movcs	r7, r3
 8009354:	f8df 925c 	ldr.w	r9, [pc, #604]	; 80095b4 <dwt_ioctl+0x195c>
 8009358:	e7bb      	b.n	80092d2 <dwt_ioctl+0x167a>
 800935a:	2300      	movs	r3, #0
 800935c:	9a05      	ldr	r2, [sp, #20]
 800935e:	8013      	strh	r3, [r2, #0]
 8009360:	9a04      	ldr	r2, [sp, #16]
 8009362:	4611      	mov	r1, r2
 8009364:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009366:	600a      	str	r2, [r1, #0]
 8009368:	e04a      	b.n	8009400 <dwt_ioctl+0x17a8>
 800936a:	2300      	movs	r3, #0
 800936c:	9a05      	ldr	r2, [sp, #20]
 800936e:	8013      	strh	r3, [r2, #0]
 8009370:	9b04      	ldr	r3, [sp, #16]
 8009372:	461a      	mov	r2, r3
 8009374:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009376:	6013      	str	r3, [r2, #0]
 8009378:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800937c:	e040      	b.n	8009400 <dwt_ioctl+0x17a8>
 800937e:	fa1f fb81 	uxth.w	fp, r1
 8009382:	9207      	str	r2, [sp, #28]
 8009384:	9003      	str	r0, [sp, #12]
 8009386:	9308      	str	r3, [sp, #32]
 8009388:	2701      	movs	r7, #1
 800938a:	e3cd      	b.n	8009b28 <dwt_ioctl+0x1ed0>
 800938c:	2f00      	cmp	r7, #0
 800938e:	f040 83a1 	bne.w	8009ad4 <dwt_ioctl+0x1e7c>
 8009392:	4598      	cmp	r8, r3
 8009394:	f200 83a3 	bhi.w	8009ade <dwt_ioctl+0x1e86>
 8009398:	2e00      	cmp	r6, #0
 800939a:	d038      	beq.n	800940e <dwt_ioctl+0x17b6>
 800939c:	283f      	cmp	r0, #63	; 0x3f
 800939e:	f000 83c8 	beq.w	8009b32 <dwt_ioctl+0x1eda>
 80093a2:	2700      	movs	r7, #0
 80093a4:	f819 1000 	ldrb.w	r1, [r9, r0]
 80093a8:	1a5b      	subs	r3, r3, r1
 80093aa:	b29b      	uxth	r3, r3
 80093ac:	1e46      	subs	r6, r0, #1
 80093ae:	f006 003f 	and.w	r0, r6, #63	; 0x3f
 80093b2:	f016 063f 	ands.w	r6, r6, #63	; 0x3f
 80093b6:	bf18      	it	ne
 80093b8:	2601      	movne	r6, #1
 80093ba:	e39c      	b.n	8009af6 <dwt_ioctl+0x1e9e>
 80093bc:	9906      	ldr	r1, [sp, #24]
 80093be:	2909      	cmp	r1, #9
 80093c0:	f040 83bd 	bne.w	8009b3e <dwt_ioctl+0x1ee6>
 80093c4:	213f      	movs	r1, #63	; 0x3f
 80093c6:	9103      	str	r1, [sp, #12]
 80093c8:	e00b      	b.n	80093e2 <dwt_ioctl+0x178a>
 80093ca:	b2b3      	uxth	r3, r6
 80093cc:	3201      	adds	r2, #1
 80093ce:	b2d2      	uxtb	r2, r2
 80093d0:	213f      	movs	r1, #63	; 0x3f
 80093d2:	9103      	str	r1, [sp, #12]
 80093d4:	e005      	b.n	80093e2 <dwt_ioctl+0x178a>
 80093d6:	2300      	movs	r3, #0
 80093d8:	e79a      	b.n	8009310 <dwt_ioctl+0x16b8>
 80093da:	2300      	movs	r3, #0
 80093dc:	e798      	b.n	8009310 <dwt_ioctl+0x16b8>
 80093de:	9003      	str	r0, [sp, #12]
 80093e0:	4663      	mov	r3, ip
 80093e2:	9905      	ldr	r1, [sp, #20]
 80093e4:	800b      	strh	r3, [r1, #0]
 80093e6:	9b03      	ldr	r3, [sp, #12]
 80093e8:	ea42 0283 	orr.w	r2, r2, r3, lsl #2
 80093ec:	b2d2      	uxtb	r2, r2
 80093ee:	0413      	lsls	r3, r2, #16
 80093f0:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80093f4:	4313      	orrs	r3, r2
 80093f6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80093fa:	9a04      	ldr	r2, [sp, #16]
 80093fc:	6013      	str	r3, [r2, #0]
 80093fe:	2300      	movs	r3, #0
 8009400:	6023      	str	r3, [r4, #0]
 8009402:	2500      	movs	r5, #0
 8009404:	f7fe bcd2 	b.w	8007dac <dwt_ioctl+0x154>
 8009408:	9a07      	ldr	r2, [sp, #28]
 800940a:	9b08      	ldr	r3, [sp, #32]
 800940c:	e7e9      	b.n	80093e2 <dwt_ioctl+0x178a>
 800940e:	9003      	str	r0, [sp, #12]
 8009410:	e7e7      	b.n	80093e2 <dwt_ioctl+0x178a>
 8009412:	9a07      	ldr	r2, [sp, #28]
 8009414:	9b08      	ldr	r3, [sp, #32]
 8009416:	e7e4      	b.n	80093e2 <dwt_ioctl+0x178a>
 8009418:	213f      	movs	r1, #63	; 0x3f
 800941a:	9103      	str	r1, [sp, #12]
 800941c:	e7e1      	b.n	80093e2 <dwt_ioctl+0x178a>
 800941e:	2c00      	cmp	r4, #0
 8009420:	f000 8327 	beq.w	8009a72 <dwt_ioctl+0x1e1a>
 8009424:	7825      	ldrb	r5, [r4, #0]
 8009426:	6862      	ldr	r2, [r4, #4]
 8009428:	2a01      	cmp	r2, #1
 800942a:	bf15      	itete	ne
 800942c:	f46f 3360 	mvnne.w	r3, #229376	; 0x38000
 8009430:	f46f 43e0 	mvneq.w	r3, #28672	; 0x7000
 8009434:	27df      	movne	r7, #223	; 0xdf
 8009436:	27ef      	moveq	r7, #239	; 0xef
 8009438:	bf14      	ite	ne
 800943a:	f04f 0820 	movne.w	r8, #32
 800943e:	f04f 0810 	moveq.w	r8, #16
 8009442:	2400      	movs	r4, #0
 8009444:	9400      	str	r4, [sp, #0]
 8009446:	4622      	mov	r2, r4
 8009448:	f44f 21a0 	mov.w	r1, #327680	; 0x50000
 800944c:	f7fd fd04 	bl	8006e58 <dwt_modify32bitoffsetreg>
 8009450:	9400      	str	r4, [sp, #0]
 8009452:	463b      	mov	r3, r7
 8009454:	4622      	mov	r2, r4
 8009456:	4953      	ldr	r1, [pc, #332]	; (80095a4 <dwt_ioctl+0x194c>)
 8009458:	4630      	mov	r0, r6
 800945a:	f7fd fee7 	bl	800722c <dwt_modify8bitoffsetreg>
 800945e:	2d01      	cmp	r5, #1
 8009460:	d003      	beq.n	800946a <dwt_ioctl+0x1812>
 8009462:	b165      	cbz	r5, 800947e <dwt_ioctl+0x1826>
 8009464:	2500      	movs	r5, #0
 8009466:	f7fe bca1 	b.w	8007dac <dwt_ioctl+0x154>
 800946a:	4625      	mov	r5, r4
 800946c:	9400      	str	r4, [sp, #0]
 800946e:	463b      	mov	r3, r7
 8009470:	4622      	mov	r2, r4
 8009472:	494d      	ldr	r1, [pc, #308]	; (80095a8 <dwt_ioctl+0x1950>)
 8009474:	4630      	mov	r0, r6
 8009476:	f7fd fed9 	bl	800722c <dwt_modify8bitoffsetreg>
 800947a:	f7fe bc97 	b.w	8007dac <dwt_ioctl+0x154>
 800947e:	f8cd 8000 	str.w	r8, [sp]
 8009482:	23ff      	movs	r3, #255	; 0xff
 8009484:	2200      	movs	r2, #0
 8009486:	4948      	ldr	r1, [pc, #288]	; (80095a8 <dwt_ioctl+0x1950>)
 8009488:	4630      	mov	r0, r6
 800948a:	f7fd fecf 	bl	800722c <dwt_modify8bitoffsetreg>
 800948e:	f7fe bc8d 	b.w	8007dac <dwt_ioctl+0x154>
 8009492:	2c00      	cmp	r4, #0
 8009494:	f000 82f0 	beq.w	8009a78 <dwt_ioctl+0x1e20>
 8009498:	7822      	ldrb	r2, [r4, #0]
 800949a:	f012 0f01 	tst.w	r2, #1
 800949e:	d02d      	beq.n	80094fc <dwt_ioctl+0x18a4>
 80094a0:	0157      	lsls	r7, r2, #5
 80094a2:	f007 0740 	and.w	r7, r7, #64	; 0x40
 80094a6:	2440      	movs	r4, #64	; 0x40
 80094a8:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80094ac:	f012 0f04 	tst.w	r2, #4
 80094b0:	d028      	beq.n	8009504 <dwt_ioctl+0x18ac>
 80094b2:	f443 0360 	orr.w	r3, r3, #14680064	; 0xe00000
 80094b6:	f044 0480 	orr.w	r4, r4, #128	; 0x80
 80094ba:	0112      	lsls	r2, r2, #4
 80094bc:	f002 0280 	and.w	r2, r2, #128	; 0x80
 80094c0:	4317      	orrs	r7, r2
 80094c2:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80094c6:	9200      	str	r2, [sp, #0]
 80094c8:	43db      	mvns	r3, r3
 80094ca:	2200      	movs	r2, #0
 80094cc:	f44f 21a0 	mov.w	r1, #327680	; 0x50000
 80094d0:	4630      	mov	r0, r6
 80094d2:	f7fd fcc1 	bl	8006e58 <dwt_modify32bitoffsetreg>
 80094d6:	43e4      	mvns	r4, r4
 80094d8:	b2a4      	uxth	r4, r4
 80094da:	2500      	movs	r5, #0
 80094dc:	9500      	str	r5, [sp, #0]
 80094de:	4623      	mov	r3, r4
 80094e0:	462a      	mov	r2, r5
 80094e2:	4930      	ldr	r1, [pc, #192]	; (80095a4 <dwt_ioctl+0x194c>)
 80094e4:	4630      	mov	r0, r6
 80094e6:	f7fe f853 	bl	8007590 <dwt_modify16bitoffsetreg>
 80094ea:	9700      	str	r7, [sp, #0]
 80094ec:	4623      	mov	r3, r4
 80094ee:	462a      	mov	r2, r5
 80094f0:	492d      	ldr	r1, [pc, #180]	; (80095a8 <dwt_ioctl+0x1950>)
 80094f2:	4630      	mov	r0, r6
 80094f4:	f7fe f84c 	bl	8007590 <dwt_modify16bitoffsetreg>
 80094f8:	f7fe bc58 	b.w	8007dac <dwt_ioctl+0x154>
 80094fc:	2700      	movs	r7, #0
 80094fe:	463c      	mov	r4, r7
 8009500:	463b      	mov	r3, r7
 8009502:	e7d3      	b.n	80094ac <dwt_ioctl+0x1854>
 8009504:	2200      	movs	r2, #0
 8009506:	e7de      	b.n	80094c6 <dwt_ioctl+0x186e>
 8009508:	2308      	movs	r3, #8
 800950a:	9300      	str	r3, [sp, #0]
 800950c:	23ff      	movs	r3, #255	; 0xff
 800950e:	2201      	movs	r2, #1
 8009510:	f44f 2180 	mov.w	r1, #262144	; 0x40000
 8009514:	f7fd fe8a 	bl	800722c <dwt_modify8bitoffsetreg>
 8009518:	4c24      	ldr	r4, [pc, #144]	; (80095ac <dwt_ioctl+0x1954>)
 800951a:	2302      	movs	r3, #2
 800951c:	9300      	str	r3, [sp, #0]
 800951e:	23ff      	movs	r3, #255	; 0xff
 8009520:	2203      	movs	r2, #3
 8009522:	4621      	mov	r1, r4
 8009524:	4630      	mov	r0, r6
 8009526:	f7fd fe81 	bl	800722c <dwt_modify8bitoffsetreg>
 800952a:	2500      	movs	r5, #0
 800952c:	9500      	str	r5, [sp, #0]
 800952e:	23f7      	movs	r3, #247	; 0xf7
 8009530:	2201      	movs	r2, #1
 8009532:	f44f 2180 	mov.w	r1, #262144	; 0x40000
 8009536:	4630      	mov	r0, r6
 8009538:	f7fd fe78 	bl	800722c <dwt_modify8bitoffsetreg>
 800953c:	9500      	str	r5, [sp, #0]
 800953e:	23fd      	movs	r3, #253	; 0xfd
 8009540:	2203      	movs	r2, #3
 8009542:	4621      	mov	r1, r4
 8009544:	4630      	mov	r0, r6
 8009546:	f7fd fe71 	bl	800722c <dwt_modify8bitoffsetreg>
 800954a:	f7fe bc2f 	b.w	8007dac <dwt_ioctl+0x154>
 800954e:	2c00      	cmp	r4, #0
 8009550:	f000 8295 	beq.w	8009a7e <dwt_ioctl+0x1e26>
 8009554:	8863      	ldrh	r3, [r4, #2]
 8009556:	00db      	lsls	r3, r3, #3
 8009558:	f403 63ff 	and.w	r3, r3, #2040	; 0x7f8
 800955c:	7822      	ldrb	r2, [r4, #0]
 800955e:	b10a      	cbz	r2, 8009564 <dwt_ioctl+0x190c>
 8009560:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8009564:	9300      	str	r3, [sp, #0]
 8009566:	f24f 0307 	movw	r3, #61447	; 0xf007
 800956a:	2200      	movs	r2, #0
 800956c:	f44f 2180 	mov.w	r1, #262144	; 0x40000
 8009570:	4630      	mov	r0, r6
 8009572:	f7fe f80d 	bl	8007590 <dwt_modify16bitoffsetreg>
 8009576:	2500      	movs	r5, #0
 8009578:	f7fe bc18 	b.w	8007dac <dwt_ioctl+0x154>
 800957c:	2c00      	cmp	r4, #0
 800957e:	f000 8281 	beq.w	8009a84 <dwt_ioctl+0x1e2c>
 8009582:	b2e3      	uxtb	r3, r4
 8009584:	1c9a      	adds	r2, r3, #2
 8009586:	2301      	movs	r3, #1
 8009588:	4093      	lsls	r3, r2
 800958a:	3b01      	subs	r3, #1
 800958c:	b2db      	uxtb	r3, r3
 800958e:	2200      	movs	r2, #0
 8009590:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 8009594:	f7fc ff7b 	bl	800648e <dwt_write8bitoffsetreg>
 8009598:	2500      	movs	r5, #0
 800959a:	f7fe bc07 	b.w	8007dac <dwt_ioctl+0x154>
 800959e:	bf00      	nop
 80095a0:	08016500 	.word	0x08016500
 80095a4:	00050008 	.word	0x00050008
 80095a8:	0005000c 	.word	0x0005000c
 80095ac:	00110008 	.word	0x00110008
 80095b0:	08016480 	.word	0x08016480
 80095b4:	080164c0 	.word	0x080164c0
 80095b8:	2c00      	cmp	r4, #0
 80095ba:	f000 8266 	beq.w	8009a8a <dwt_ioctl+0x1e32>
 80095be:	7ae3      	ldrb	r3, [r4, #11]
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	f000 8265 	beq.w	8009a90 <dwt_ioctl+0x1e38>
 80095c6:	7b63      	ldrb	r3, [r4, #13]
 80095c8:	2b01      	cmp	r3, #1
 80095ca:	d921      	bls.n	8009610 <dwt_ioctl+0x19b8>
 80095cc:	7b22      	ldrb	r2, [r4, #12]
 80095ce:	4bd7      	ldr	r3, [pc, #860]	; (800992c <dwt_ioctl+0x1cd4>)
 80095d0:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 80095d4:	0112      	lsls	r2, r2, #4
 80095d6:	0ad3      	lsrs	r3, r2, #11
 80095d8:	f3c2 020a 	ubfx	r2, r2, #0, #11
 80095dc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80095e0:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 80095e4:	bf28      	it	cs
 80095e6:	3301      	addcs	r3, #1
 80095e8:	b29b      	uxth	r3, r3
 80095ea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80095ee:	9300      	str	r3, [sp, #0]
 80095f0:	f64f 7380 	movw	r3, #65408	; 0xff80
 80095f4:	2202      	movs	r2, #2
 80095f6:	49ce      	ldr	r1, [pc, #824]	; (8009930 <dwt_ioctl+0x1cd8>)
 80095f8:	4630      	mov	r0, r6
 80095fa:	f7fd ffc9 	bl	8007590 <dwt_modify16bitoffsetreg>
 80095fe:	2394      	movs	r3, #148	; 0x94
 8009600:	2200      	movs	r2, #0
 8009602:	49cc      	ldr	r1, [pc, #816]	; (8009934 <dwt_ioctl+0x1cdc>)
 8009604:	4630      	mov	r0, r6
 8009606:	f7fc ff42 	bl	800648e <dwt_write8bitoffsetreg>
 800960a:	2500      	movs	r5, #0
 800960c:	f7fe bbce 	b.w	8007dac <dwt_ioctl+0x154>
 8009610:	7b22      	ldrb	r2, [r4, #12]
 8009612:	4bc6      	ldr	r3, [pc, #792]	; (800992c <dwt_ioctl+0x1cd4>)
 8009614:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8009618:	f44f 6235 	mov.w	r2, #2896	; 0xb50
 800961c:	fb02 f203 	mul.w	r2, r2, r3
 8009620:	0c93      	lsrs	r3, r2, #18
 8009622:	f3c2 12ca 	ubfx	r2, r2, #7, #11
 8009626:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800962a:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 800962e:	bf28      	it	cs
 8009630:	3301      	addcs	r3, #1
 8009632:	b29b      	uxth	r3, r3
 8009634:	e7d9      	b.n	80095ea <dwt_ioctl+0x1992>
 8009636:	2c00      	cmp	r4, #0
 8009638:	f000 822d 	beq.w	8009a96 <dwt_ioctl+0x1e3e>
 800963c:	2200      	movs	r2, #0
 800963e:	49be      	ldr	r1, [pc, #760]	; (8009938 <dwt_ioctl+0x1ce0>)
 8009640:	f7fc fb36 	bl	8005cb0 <dwt_read32bitoffsetreg>
 8009644:	6020      	str	r0, [r4, #0]
 8009646:	2500      	movs	r5, #0
 8009648:	f7fe bbb0 	b.w	8007dac <dwt_ioctl+0x154>
 800964c:	2c00      	cmp	r4, #0
 800964e:	f000 8225 	beq.w	8009a9c <dwt_ioctl+0x1e44>
 8009652:	2200      	movs	r2, #0
 8009654:	49b9      	ldr	r1, [pc, #740]	; (800993c <dwt_ioctl+0x1ce4>)
 8009656:	f7fc fb2b 	bl	8005cb0 <dwt_read32bitoffsetreg>
 800965a:	6020      	str	r0, [r4, #0]
 800965c:	2500      	movs	r5, #0
 800965e:	f7fe bba5 	b.w	8007dac <dwt_ioctl+0x154>
 8009662:	2c00      	cmp	r4, #0
 8009664:	f000 821d 	beq.w	8009aa2 <dwt_ioctl+0x1e4a>
 8009668:	f44f 13a8 	mov.w	r3, #1376256	; 0x150000
 800966c:	6023      	str	r3, [r4, #0]
 800966e:	2500      	movs	r5, #0
 8009670:	f7fe bb9c 	b.w	8007dac <dwt_ioctl+0x154>
 8009674:	2c00      	cmp	r4, #0
 8009676:	f000 8217 	beq.w	8009aa8 <dwt_ioctl+0x1e50>
 800967a:	2500      	movs	r5, #0
 800967c:	950b      	str	r5, [sp, #44]	; 0x2c
 800967e:	af10      	add	r7, sp, #64	; 0x40
 8009680:	2319      	movs	r3, #25
 8009682:	f847 3d10 	str.w	r3, [r7, #-16]!
 8009686:	9700      	str	r7, [sp, #0]
 8009688:	2304      	movs	r3, #4
 800968a:	462a      	mov	r2, r5
 800968c:	49ac      	ldr	r1, [pc, #688]	; (8009940 <dwt_ioctl+0x1ce8>)
 800968e:	f7fc fef3 	bl	8006478 <dwt_writetodevice>
 8009692:	f641 7348 	movw	r3, #8008	; 0x1f48
 8009696:	930c      	str	r3, [sp, #48]	; 0x30
 8009698:	9700      	str	r7, [sp, #0]
 800969a:	2304      	movs	r3, #4
 800969c:	462a      	mov	r2, r5
 800969e:	49a9      	ldr	r1, [pc, #676]	; (8009944 <dwt_ioctl+0x1cec>)
 80096a0:	4630      	mov	r0, r6
 80096a2:	f7fc fee9 	bl	8006478 <dwt_writetodevice>
 80096a6:	ab0b      	add	r3, sp, #44	; 0x2c
 80096a8:	9300      	str	r3, [sp, #0]
 80096aa:	2304      	movs	r3, #4
 80096ac:	462a      	mov	r2, r5
 80096ae:	f44f 11e8 	mov.w	r1, #1900544	; 0x1d0000
 80096b2:	4630      	mov	r0, r6
 80096b4:	f7fc faf2 	bl	8005c9c <dwt_readfromdevice>
 80096b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80096ba:	6023      	str	r3, [r4, #0]
 80096bc:	f7fe bb76 	b.w	8007dac <dwt_ioctl+0x154>
 80096c0:	2c00      	cmp	r4, #0
 80096c2:	f000 81f4 	beq.w	8009aae <dwt_ioctl+0x1e56>
 80096c6:	2200      	movs	r2, #0
 80096c8:	499f      	ldr	r1, [pc, #636]	; (8009948 <dwt_ioctl+0x1cf0>)
 80096ca:	f7fc faf1 	bl	8005cb0 <dwt_read32bitoffsetreg>
 80096ce:	b280      	uxth	r0, r0
 80096d0:	6020      	str	r0, [r4, #0]
 80096d2:	2200      	movs	r2, #0
 80096d4:	499d      	ldr	r1, [pc, #628]	; (800994c <dwt_ioctl+0x1cf4>)
 80096d6:	4630      	mov	r0, r6
 80096d8:	f7fc faea 	bl	8005cb0 <dwt_read32bitoffsetreg>
 80096dc:	0d43      	lsrs	r3, r0, #21
 80096de:	019b      	lsls	r3, r3, #6
 80096e0:	b29b      	uxth	r3, r3
 80096e2:	6063      	str	r3, [r4, #4]
 80096e4:	2500      	movs	r5, #0
 80096e6:	f7fe bb61 	b.w	8007dac <dwt_ioctl+0x154>
 80096ea:	2c00      	cmp	r4, #0
 80096ec:	f000 81e2 	beq.w	8009ab4 <dwt_ioctl+0x1e5c>
 80096f0:	7d63      	ldrb	r3, [r4, #21]
 80096f2:	b12b      	cbz	r3, 8009700 <dwt_ioctl+0x1aa8>
 80096f4:	2b01      	cmp	r3, #1
 80096f6:	d037      	beq.n	8009768 <dwt_ioctl+0x1b10>
 80096f8:	2b02      	cmp	r3, #2
 80096fa:	d05e      	beq.n	80097ba <dwt_ioctl+0x1b62>
 80096fc:	23ff      	movs	r3, #255	; 0xff
 80096fe:	e02f      	b.n	8009760 <dwt_ioctl+0x1b08>
 8009700:	2200      	movs	r2, #0
 8009702:	4993      	ldr	r1, [pc, #588]	; (8009950 <dwt_ioctl+0x1cf8>)
 8009704:	f7fc fad4 	bl	8005cb0 <dwt_read32bitoffsetreg>
 8009708:	f3c0 000b 	ubfx	r0, r0, #0, #12
 800970c:	6020      	str	r0, [r4, #0]
 800970e:	2200      	movs	r2, #0
 8009710:	4990      	ldr	r1, [pc, #576]	; (8009954 <dwt_ioctl+0x1cfc>)
 8009712:	4630      	mov	r0, r6
 8009714:	f7fc facc 	bl	8005cb0 <dwt_read32bitoffsetreg>
 8009718:	f3c0 0015 	ubfx	r0, r0, #0, #22
 800971c:	6060      	str	r0, [r4, #4]
 800971e:	2200      	movs	r2, #0
 8009720:	498d      	ldr	r1, [pc, #564]	; (8009958 <dwt_ioctl+0x1d00>)
 8009722:	4630      	mov	r0, r6
 8009724:	f7fc fac4 	bl	8005cb0 <dwt_read32bitoffsetreg>
 8009728:	f3c0 0015 	ubfx	r0, r0, #0, #22
 800972c:	60a0      	str	r0, [r4, #8]
 800972e:	2200      	movs	r2, #0
 8009730:	498a      	ldr	r1, [pc, #552]	; (800995c <dwt_ioctl+0x1d04>)
 8009732:	4630      	mov	r0, r6
 8009734:	f7fc fabc 	bl	8005cb0 <dwt_read32bitoffsetreg>
 8009738:	f3c0 0015 	ubfx	r0, r0, #0, #22
 800973c:	60e0      	str	r0, [r4, #12]
 800973e:	2200      	movs	r2, #0
 8009740:	4987      	ldr	r1, [pc, #540]	; (8009960 <dwt_ioctl+0x1d08>)
 8009742:	4630      	mov	r0, r6
 8009744:	f7fc fab4 	bl	8005cb0 <dwt_read32bitoffsetreg>
 8009748:	f3c0 0010 	ubfx	r0, r0, #0, #17
 800974c:	6120      	str	r0, [r4, #16]
 800974e:	2203      	movs	r2, #3
 8009750:	4979      	ldr	r1, [pc, #484]	; (8009938 <dwt_ioctl+0x1ce0>)
 8009752:	4630      	mov	r0, r6
 8009754:	f7fc fad4 	bl	8005d00 <dwt_read8bitoffsetreg>
 8009758:	f3c0 1002 	ubfx	r0, r0, #4, #3
 800975c:	7520      	strb	r0, [r4, #20]
 800975e:	2300      	movs	r3, #0
 8009760:	75a3      	strb	r3, [r4, #22]
 8009762:	2500      	movs	r5, #0
 8009764:	f7fe bb22 	b.w	8007dac <dwt_ioctl+0x154>
 8009768:	2200      	movs	r2, #0
 800976a:	497e      	ldr	r1, [pc, #504]	; (8009964 <dwt_ioctl+0x1d0c>)
 800976c:	f7fc faa0 	bl	8005cb0 <dwt_read32bitoffsetreg>
 8009770:	f3c0 000b 	ubfx	r0, r0, #0, #12
 8009774:	6020      	str	r0, [r4, #0]
 8009776:	2200      	movs	r2, #0
 8009778:	497b      	ldr	r1, [pc, #492]	; (8009968 <dwt_ioctl+0x1d10>)
 800977a:	4630      	mov	r0, r6
 800977c:	f7fc fa98 	bl	8005cb0 <dwt_read32bitoffsetreg>
 8009780:	f3c0 0015 	ubfx	r0, r0, #0, #22
 8009784:	6060      	str	r0, [r4, #4]
 8009786:	2200      	movs	r2, #0
 8009788:	4978      	ldr	r1, [pc, #480]	; (800996c <dwt_ioctl+0x1d14>)
 800978a:	4630      	mov	r0, r6
 800978c:	f7fc fa90 	bl	8005cb0 <dwt_read32bitoffsetreg>
 8009790:	f3c0 0015 	ubfx	r0, r0, #0, #22
 8009794:	60a0      	str	r0, [r4, #8]
 8009796:	2200      	movs	r2, #0
 8009798:	f44f 2150 	mov.w	r1, #851968	; 0xd0000
 800979c:	4630      	mov	r0, r6
 800979e:	f7fc fa87 	bl	8005cb0 <dwt_read32bitoffsetreg>
 80097a2:	f3c0 0015 	ubfx	r0, r0, #0, #22
 80097a6:	60e0      	str	r0, [r4, #12]
 80097a8:	2200      	movs	r2, #0
 80097aa:	4971      	ldr	r1, [pc, #452]	; (8009970 <dwt_ioctl+0x1d18>)
 80097ac:	4630      	mov	r0, r6
 80097ae:	f7fc fa7f 	bl	8005cb0 <dwt_read32bitoffsetreg>
 80097b2:	f3c0 0013 	ubfx	r0, r0, #0, #20
 80097b6:	6120      	str	r0, [r4, #16]
 80097b8:	e7c9      	b.n	800974e <dwt_ioctl+0x1af6>
 80097ba:	2200      	movs	r2, #0
 80097bc:	496d      	ldr	r1, [pc, #436]	; (8009974 <dwt_ioctl+0x1d1c>)
 80097be:	f7fc fa77 	bl	8005cb0 <dwt_read32bitoffsetreg>
 80097c2:	f3c0 000b 	ubfx	r0, r0, #0, #12
 80097c6:	6020      	str	r0, [r4, #0]
 80097c8:	2200      	movs	r2, #0
 80097ca:	496b      	ldr	r1, [pc, #428]	; (8009978 <dwt_ioctl+0x1d20>)
 80097cc:	4630      	mov	r0, r6
 80097ce:	f7fc fa6f 	bl	8005cb0 <dwt_read32bitoffsetreg>
 80097d2:	f3c0 0015 	ubfx	r0, r0, #0, #22
 80097d6:	6060      	str	r0, [r4, #4]
 80097d8:	2200      	movs	r2, #0
 80097da:	4968      	ldr	r1, [pc, #416]	; (800997c <dwt_ioctl+0x1d24>)
 80097dc:	4630      	mov	r0, r6
 80097de:	f7fc fa67 	bl	8005cb0 <dwt_read32bitoffsetreg>
 80097e2:	f3c0 0015 	ubfx	r0, r0, #0, #22
 80097e6:	60a0      	str	r0, [r4, #8]
 80097e8:	2200      	movs	r2, #0
 80097ea:	4965      	ldr	r1, [pc, #404]	; (8009980 <dwt_ioctl+0x1d28>)
 80097ec:	4630      	mov	r0, r6
 80097ee:	f7fc fa5f 	bl	8005cb0 <dwt_read32bitoffsetreg>
 80097f2:	f3c0 0015 	ubfx	r0, r0, #0, #22
 80097f6:	60e0      	str	r0, [r4, #12]
 80097f8:	2200      	movs	r2, #0
 80097fa:	4962      	ldr	r1, [pc, #392]	; (8009984 <dwt_ioctl+0x1d2c>)
 80097fc:	4630      	mov	r0, r6
 80097fe:	f7fc fa57 	bl	8005cb0 <dwt_read32bitoffsetreg>
 8009802:	f3c0 0013 	ubfx	r0, r0, #0, #20
 8009806:	6120      	str	r0, [r4, #16]
 8009808:	e7a1      	b.n	800974e <dwt_ioctl+0x1af6>
 800980a:	2500      	movs	r5, #0
 800980c:	f7fe bace 	b.w	8007dac <dwt_ioctl+0x154>
 8009810:	2500      	movs	r5, #0
 8009812:	f7fe bacb 	b.w	8007dac <dwt_ioctl+0x154>
 8009816:	2500      	movs	r5, #0
 8009818:	f7fe bac8 	b.w	8007dac <dwt_ioctl+0x154>
 800981c:	2500      	movs	r5, #0
 800981e:	f7fe bac5 	b.w	8007dac <dwt_ioctl+0x154>
 8009822:	2500      	movs	r5, #0
 8009824:	f7fe bac2 	b.w	8007dac <dwt_ioctl+0x154>
 8009828:	2500      	movs	r5, #0
 800982a:	f7fe babf 	b.w	8007dac <dwt_ioctl+0x154>
 800982e:	2500      	movs	r5, #0
 8009830:	f7fe babc 	b.w	8007dac <dwt_ioctl+0x154>
 8009834:	2500      	movs	r5, #0
 8009836:	f7fe bab9 	b.w	8007dac <dwt_ioctl+0x154>
 800983a:	2500      	movs	r5, #0
 800983c:	f7fe bab6 	b.w	8007dac <dwt_ioctl+0x154>
 8009840:	2500      	movs	r5, #0
 8009842:	f7fe bab3 	b.w	8007dac <dwt_ioctl+0x154>
 8009846:	2500      	movs	r5, #0
 8009848:	f7fe bab0 	b.w	8007dac <dwt_ioctl+0x154>
 800984c:	2500      	movs	r5, #0
 800984e:	f7fe baad 	b.w	8007dac <dwt_ioctl+0x154>
 8009852:	2500      	movs	r5, #0
 8009854:	f7fe baaa 	b.w	8007dac <dwt_ioctl+0x154>
 8009858:	2500      	movs	r5, #0
 800985a:	f7fe baa7 	b.w	8007dac <dwt_ioctl+0x154>
 800985e:	2500      	movs	r5, #0
 8009860:	f7fe baa4 	b.w	8007dac <dwt_ioctl+0x154>
 8009864:	2500      	movs	r5, #0
 8009866:	f7fe baa1 	b.w	8007dac <dwt_ioctl+0x154>
 800986a:	2500      	movs	r5, #0
 800986c:	f7fe ba9e 	b.w	8007dac <dwt_ioctl+0x154>
 8009870:	2500      	movs	r5, #0
 8009872:	f7fe ba9b 	b.w	8007dac <dwt_ioctl+0x154>
 8009876:	2500      	movs	r5, #0
 8009878:	f7fe ba98 	b.w	8007dac <dwt_ioctl+0x154>
 800987c:	2500      	movs	r5, #0
 800987e:	f7fe ba95 	b.w	8007dac <dwt_ioctl+0x154>
 8009882:	2500      	movs	r5, #0
 8009884:	f7fe ba92 	b.w	8007dac <dwt_ioctl+0x154>
 8009888:	2500      	movs	r5, #0
 800988a:	f7fe ba8f 	b.w	8007dac <dwt_ioctl+0x154>
 800988e:	2500      	movs	r5, #0
 8009890:	f7fe ba8c 	b.w	8007dac <dwt_ioctl+0x154>
 8009894:	2500      	movs	r5, #0
 8009896:	f7fe ba89 	b.w	8007dac <dwt_ioctl+0x154>
 800989a:	2500      	movs	r5, #0
 800989c:	f7fe ba86 	b.w	8007dac <dwt_ioctl+0x154>
 80098a0:	2500      	movs	r5, #0
 80098a2:	f7fe ba83 	b.w	8007dac <dwt_ioctl+0x154>
 80098a6:	2500      	movs	r5, #0
 80098a8:	f7fe ba80 	b.w	8007dac <dwt_ioctl+0x154>
 80098ac:	2500      	movs	r5, #0
 80098ae:	f7fe ba7d 	b.w	8007dac <dwt_ioctl+0x154>
 80098b2:	2500      	movs	r5, #0
 80098b4:	f7fe ba7a 	b.w	8007dac <dwt_ioctl+0x154>
 80098b8:	2500      	movs	r5, #0
 80098ba:	f7fe ba77 	b.w	8007dac <dwt_ioctl+0x154>
 80098be:	2500      	movs	r5, #0
 80098c0:	f7fe ba74 	b.w	8007dac <dwt_ioctl+0x154>
 80098c4:	2500      	movs	r5, #0
 80098c6:	f7fe ba71 	b.w	8007dac <dwt_ioctl+0x154>
 80098ca:	2500      	movs	r5, #0
 80098cc:	f7fe ba6e 	b.w	8007dac <dwt_ioctl+0x154>
 80098d0:	2500      	movs	r5, #0
 80098d2:	f7fe ba6b 	b.w	8007dac <dwt_ioctl+0x154>
 80098d6:	2500      	movs	r5, #0
 80098d8:	f7fe ba68 	b.w	8007dac <dwt_ioctl+0x154>
 80098dc:	2500      	movs	r5, #0
 80098de:	f7fe ba65 	b.w	8007dac <dwt_ioctl+0x154>
 80098e2:	2500      	movs	r5, #0
 80098e4:	f7fe ba62 	b.w	8007dac <dwt_ioctl+0x154>
 80098e8:	2500      	movs	r5, #0
 80098ea:	f7fe ba5f 	b.w	8007dac <dwt_ioctl+0x154>
 80098ee:	2500      	movs	r5, #0
 80098f0:	f7fe ba5c 	b.w	8007dac <dwt_ioctl+0x154>
 80098f4:	2500      	movs	r5, #0
 80098f6:	f7fe ba59 	b.w	8007dac <dwt_ioctl+0x154>
 80098fa:	2500      	movs	r5, #0
 80098fc:	f7fe ba56 	b.w	8007dac <dwt_ioctl+0x154>
 8009900:	2500      	movs	r5, #0
 8009902:	f7fe ba53 	b.w	8007dac <dwt_ioctl+0x154>
 8009906:	2500      	movs	r5, #0
 8009908:	f7fe ba50 	b.w	8007dac <dwt_ioctl+0x154>
 800990c:	2500      	movs	r5, #0
 800990e:	f7fe ba4d 	b.w	8007dac <dwt_ioctl+0x154>
 8009912:	2500      	movs	r5, #0
 8009914:	f7fe ba4a 	b.w	8007dac <dwt_ioctl+0x154>
 8009918:	2500      	movs	r5, #0
 800991a:	f7fe ba47 	b.w	8007dac <dwt_ioctl+0x154>
 800991e:	2500      	movs	r5, #0
 8009920:	f7fe ba44 	b.w	8007dac <dwt_ioctl+0x154>
 8009924:	2500      	movs	r5, #0
 8009926:	f7fe ba41 	b.w	8007dac <dwt_ioctl+0x154>
 800992a:	bf00      	nop
 800992c:	0801653c 	.word	0x0801653c
 8009930:	000e0012 	.word	0x000e0012
 8009934:	000e0016 	.word	0x000e0016
 8009938:	00030060 	.word	0x00030060
 800993c:	000f0048 	.word	0x000f0048
 8009940:	001f0004 	.word	0x001f0004
 8009944:	001f0008 	.word	0x001f0008
 8009948:	000c0048 	.word	0x000c0048
 800994c:	000c0028 	.word	0x000c0028
 8009950:	000c0058 	.word	0x000c0058
 8009954:	000c0030 	.word	0x000c0030
 8009958:	000c0034 	.word	0x000c0034
 800995c:	000c0038 	.word	0x000c0038
 8009960:	000c002c 	.word	0x000c002c
 8009964:	000d0020 	.word	0x000d0020
 8009968:	000c0064 	.word	0x000c0064
 800996c:	000c0068 	.word	0x000c0068
 8009970:	000c0060 	.word	0x000c0060
 8009974:	000d0068 	.word	0x000d0068
 8009978:	000d0040 	.word	0x000d0040
 800997c:	000d0044 	.word	0x000d0044
 8009980:	000d0048 	.word	0x000d0048
 8009984:	000d003c 	.word	0x000d003c
 8009988:	2500      	movs	r5, #0
 800998a:	f7fe ba0f 	b.w	8007dac <dwt_ioctl+0x154>
 800998e:	2500      	movs	r5, #0
 8009990:	f7fe ba0c 	b.w	8007dac <dwt_ioctl+0x154>
 8009994:	2500      	movs	r5, #0
 8009996:	f7fe ba09 	b.w	8007dac <dwt_ioctl+0x154>
 800999a:	2500      	movs	r5, #0
 800999c:	f7fe ba06 	b.w	8007dac <dwt_ioctl+0x154>
 80099a0:	2500      	movs	r5, #0
 80099a2:	f7fe ba03 	b.w	8007dac <dwt_ioctl+0x154>
 80099a6:	2500      	movs	r5, #0
 80099a8:	f7fe ba00 	b.w	8007dac <dwt_ioctl+0x154>
 80099ac:	2500      	movs	r5, #0
 80099ae:	f7fe b9fd 	b.w	8007dac <dwt_ioctl+0x154>
 80099b2:	2500      	movs	r5, #0
 80099b4:	f7fe b9fa 	b.w	8007dac <dwt_ioctl+0x154>
 80099b8:	2500      	movs	r5, #0
 80099ba:	f7fe b9f7 	b.w	8007dac <dwt_ioctl+0x154>
 80099be:	2500      	movs	r5, #0
 80099c0:	f7fe b9f4 	b.w	8007dac <dwt_ioctl+0x154>
 80099c4:	2500      	movs	r5, #0
 80099c6:	f7fe b9f1 	b.w	8007dac <dwt_ioctl+0x154>
 80099ca:	2500      	movs	r5, #0
 80099cc:	f7fe b9ee 	b.w	8007dac <dwt_ioctl+0x154>
 80099d0:	2500      	movs	r5, #0
 80099d2:	f7fe b9eb 	b.w	8007dac <dwt_ioctl+0x154>
 80099d6:	2500      	movs	r5, #0
 80099d8:	f7fe b9e8 	b.w	8007dac <dwt_ioctl+0x154>
 80099dc:	2500      	movs	r5, #0
 80099de:	f7fe b9e5 	b.w	8007dac <dwt_ioctl+0x154>
 80099e2:	2500      	movs	r5, #0
 80099e4:	f7fe b9e2 	b.w	8007dac <dwt_ioctl+0x154>
 80099e8:	2500      	movs	r5, #0
 80099ea:	f7fe b9df 	b.w	8007dac <dwt_ioctl+0x154>
 80099ee:	2500      	movs	r5, #0
 80099f0:	f7fe b9dc 	b.w	8007dac <dwt_ioctl+0x154>
 80099f4:	2500      	movs	r5, #0
 80099f6:	f7fe b9d9 	b.w	8007dac <dwt_ioctl+0x154>
 80099fa:	2500      	movs	r5, #0
 80099fc:	f7fe b9d6 	b.w	8007dac <dwt_ioctl+0x154>
 8009a00:	2500      	movs	r5, #0
 8009a02:	f7fe b9d3 	b.w	8007dac <dwt_ioctl+0x154>
 8009a06:	2500      	movs	r5, #0
 8009a08:	f7fe b9d0 	b.w	8007dac <dwt_ioctl+0x154>
 8009a0c:	2500      	movs	r5, #0
 8009a0e:	f7fe b9cd 	b.w	8007dac <dwt_ioctl+0x154>
 8009a12:	2500      	movs	r5, #0
 8009a14:	f7fe b9ca 	b.w	8007dac <dwt_ioctl+0x154>
 8009a18:	2500      	movs	r5, #0
 8009a1a:	f7fe b9c7 	b.w	8007dac <dwt_ioctl+0x154>
 8009a1e:	2500      	movs	r5, #0
 8009a20:	f7fe b9c4 	b.w	8007dac <dwt_ioctl+0x154>
 8009a24:	2500      	movs	r5, #0
 8009a26:	f7fe b9c1 	b.w	8007dac <dwt_ioctl+0x154>
 8009a2a:	2500      	movs	r5, #0
 8009a2c:	f7fe b9be 	b.w	8007dac <dwt_ioctl+0x154>
 8009a30:	2500      	movs	r5, #0
 8009a32:	f7fe b9bb 	b.w	8007dac <dwt_ioctl+0x154>
 8009a36:	2500      	movs	r5, #0
 8009a38:	f7fe b9b8 	b.w	8007dac <dwt_ioctl+0x154>
 8009a3c:	2500      	movs	r5, #0
 8009a3e:	f7fe b9b5 	b.w	8007dac <dwt_ioctl+0x154>
 8009a42:	2500      	movs	r5, #0
 8009a44:	f7fe b9b2 	b.w	8007dac <dwt_ioctl+0x154>
 8009a48:	2500      	movs	r5, #0
 8009a4a:	f7fe b9af 	b.w	8007dac <dwt_ioctl+0x154>
 8009a4e:	2500      	movs	r5, #0
 8009a50:	f7fe b9ac 	b.w	8007dac <dwt_ioctl+0x154>
 8009a54:	2500      	movs	r5, #0
 8009a56:	f7fe b9a9 	b.w	8007dac <dwt_ioctl+0x154>
 8009a5a:	2500      	movs	r5, #0
 8009a5c:	f7fe b9a6 	b.w	8007dac <dwt_ioctl+0x154>
 8009a60:	2500      	movs	r5, #0
 8009a62:	f7fe b9a3 	b.w	8007dac <dwt_ioctl+0x154>
 8009a66:	2500      	movs	r5, #0
 8009a68:	f7fe b9a0 	b.w	8007dac <dwt_ioctl+0x154>
 8009a6c:	2500      	movs	r5, #0
 8009a6e:	f7fe b99d 	b.w	8007dac <dwt_ioctl+0x154>
 8009a72:	2500      	movs	r5, #0
 8009a74:	f7fe b99a 	b.w	8007dac <dwt_ioctl+0x154>
 8009a78:	2500      	movs	r5, #0
 8009a7a:	f7fe b997 	b.w	8007dac <dwt_ioctl+0x154>
 8009a7e:	2500      	movs	r5, #0
 8009a80:	f7fe b994 	b.w	8007dac <dwt_ioctl+0x154>
 8009a84:	2500      	movs	r5, #0
 8009a86:	f7fe b991 	b.w	8007dac <dwt_ioctl+0x154>
 8009a8a:	2500      	movs	r5, #0
 8009a8c:	f7fe b98e 	b.w	8007dac <dwt_ioctl+0x154>
 8009a90:	2500      	movs	r5, #0
 8009a92:	f7fe b98b 	b.w	8007dac <dwt_ioctl+0x154>
 8009a96:	2500      	movs	r5, #0
 8009a98:	f7fe b988 	b.w	8007dac <dwt_ioctl+0x154>
 8009a9c:	2500      	movs	r5, #0
 8009a9e:	f7fe b985 	b.w	8007dac <dwt_ioctl+0x154>
 8009aa2:	2500      	movs	r5, #0
 8009aa4:	f7fe b982 	b.w	8007dac <dwt_ioctl+0x154>
 8009aa8:	2500      	movs	r5, #0
 8009aaa:	f7fe b97f 	b.w	8007dac <dwt_ioctl+0x154>
 8009aae:	2500      	movs	r5, #0
 8009ab0:	f7fe b97c 	b.w	8007dac <dwt_ioctl+0x154>
 8009ab4:	2500      	movs	r5, #0
 8009ab6:	f7fe b979 	b.w	8007dac <dwt_ioctl+0x154>
 8009aba:	f899 3011 	ldrb.w	r3, [r9, #17]
 8009abe:	1e5a      	subs	r2, r3, #1
 8009ac0:	b2d2      	uxtb	r2, r2
 8009ac2:	2a01      	cmp	r2, #1
 8009ac4:	f67f a801 	bls.w	8008aca <dwt_ioctl+0xe72>
 8009ac8:	2202      	movs	r2, #2
 8009aca:	f7fe bf88 	b.w	80089de <dwt_ioctl+0xd86>
 8009ace:	2f00      	cmp	r7, #0
 8009ad0:	f43f ac62 	beq.w	8009398 <dwt_ioctl+0x1740>
 8009ad4:	f819 1000 	ldrb.w	r1, [r9, r0]
 8009ad8:	1a5b      	subs	r3, r3, r1
 8009ada:	b29b      	uxth	r3, r3
 8009adc:	e481      	b.n	80093e2 <dwt_ioctl+0x178a>
 8009ade:	283f      	cmp	r0, #63	; 0x3f
 8009ae0:	d027      	beq.n	8009b32 <dwt_ioctl+0x1eda>
 8009ae2:	2e00      	cmp	r6, #0
 8009ae4:	f47f ac5e 	bne.w	80093a4 <dwt_ioctl+0x174c>
 8009ae8:	3001      	adds	r0, #1
 8009aea:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 8009aee:	f819 1000 	ldrb.w	r1, [r9, r0]
 8009af2:	440b      	add	r3, r1
 8009af4:	b29b      	uxth	r3, r3
 8009af6:	459c      	cmp	ip, r3
 8009af8:	f43f ac71 	beq.w	80093de <dwt_ioctl+0x1786>
 8009afc:	3d01      	subs	r5, #1
 8009afe:	f015 05ff 	ands.w	r5, r5, #255	; 0xff
 8009b02:	f43f ac32 	beq.w	800936a <dwt_ioctl+0x1712>
 8009b06:	459e      	cmp	lr, r3
 8009b08:	f4bf ac40 	bcs.w	800938c <dwt_ioctl+0x1734>
 8009b0c:	4598      	cmp	r8, r3
 8009b0e:	d9de      	bls.n	8009ace <dwt_ioctl+0x1e76>
 8009b10:	ebac 0103 	sub.w	r1, ip, r3
 8009b14:	b209      	sxth	r1, r1
 8009b16:	2900      	cmp	r1, #0
 8009b18:	bfb8      	it	lt
 8009b1a:	4249      	neglt	r1, r1
 8009b1c:	4559      	cmp	r1, fp
 8009b1e:	f77f ac2e 	ble.w	800937e <dwt_ioctl+0x1726>
 8009b22:	2f00      	cmp	r7, #0
 8009b24:	f47f ac70 	bne.w	8009408 <dwt_ioctl+0x17b0>
 8009b28:	283f      	cmp	r0, #63	; 0x3f
 8009b2a:	d1da      	bne.n	8009ae2 <dwt_ioctl+0x1e8a>
 8009b2c:	2f00      	cmp	r7, #0
 8009b2e:	f47f ac70 	bne.w	8009412 <dwt_ioctl+0x17ba>
 8009b32:	2a03      	cmp	r2, #3
 8009b34:	f43f ac70 	beq.w	8009418 <dwt_ioctl+0x17c0>
 8009b38:	2a02      	cmp	r2, #2
 8009b3a:	f43f ac3f 	beq.w	80093bc <dwt_ioctl+0x1764>
 8009b3e:	f81a 1002 	ldrb.w	r1, [sl, r2]
 8009b42:	185e      	adds	r6, r3, r1
 8009b44:	4566      	cmp	r6, ip
 8009b46:	f77f ac40 	ble.w	80093ca <dwt_ioctl+0x1772>
 8009b4a:	440b      	add	r3, r1
 8009b4c:	b29b      	uxth	r3, r3
 8009b4e:	3201      	adds	r2, #1
 8009b50:	b2d2      	uxtb	r2, r2
 8009b52:	2700      	movs	r7, #0
 8009b54:	e426      	b.n	80093a4 <dwt_ioctl+0x174c>
 8009b56:	bf00      	nop

08009b58 <ull_initialise>:
 8009b58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b5c:	4605      	mov	r5, r0
 8009b5e:	460e      	mov	r6, r1
 8009b60:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	d05c      	beq.n	8009c20 <ull_initialise+0xc8>
 8009b66:	6d2c      	ldr	r4, [r5, #80]	; 0x50
 8009b68:	2300      	movs	r3, #0
 8009b6a:	73e3      	strb	r3, [r4, #15]
 8009b6c:	2202      	movs	r2, #2
 8009b6e:	8262      	strh	r2, [r4, #18]
 8009b70:	75a3      	strb	r3, [r4, #22]
 8009b72:	75e3      	strb	r3, [r4, #23]
 8009b74:	7423      	strb	r3, [r4, #16]
 8009b76:	72a3      	strb	r3, [r4, #10]
 8009b78:	72e3      	strb	r3, [r4, #11]
 8009b7a:	2104      	movs	r1, #4
 8009b7c:	4628      	mov	r0, r5
 8009b7e:	f7fc fd33 	bl	80065e8 <_dwt_otpread>
 8009b82:	4607      	mov	r7, r0
 8009b84:	2105      	movs	r1, #5
 8009b86:	4628      	mov	r0, r5
 8009b88:	f7fc fd2e 	bl	80065e8 <_dwt_otpread>
 8009b8c:	4680      	mov	r8, r0
 8009b8e:	210a      	movs	r1, #10
 8009b90:	4628      	mov	r0, r5
 8009b92:	f7fc fd29 	bl	80065e8 <_dwt_otpread>
 8009b96:	f3c0 4004 	ubfx	r0, r0, #16, #5
 8009b9a:	7220      	strb	r0, [r4, #8]
 8009b9c:	b127      	cbz	r7, 8009ba8 <ull_initialise+0x50>
 8009b9e:	f1b8 0f00 	cmp.w	r8, #0
 8009ba2:	d001      	beq.n	8009ba8 <ull_initialise+0x50>
 8009ba4:	2800      	cmp	r0, #0
 8009ba6:	d140      	bne.n	8009c2a <ull_initialise+0xd2>
 8009ba8:	2120      	movs	r1, #32
 8009baa:	4628      	mov	r0, r5
 8009bac:	f7fc fd1c 	bl	80065e8 <_dwt_otpread>
 8009bb0:	4b2f      	ldr	r3, [pc, #188]	; (8009c70 <ull_initialise+0x118>)
 8009bb2:	4298      	cmp	r0, r3
 8009bb4:	bf0c      	ite	eq
 8009bb6:	2301      	moveq	r3, #1
 8009bb8:	2300      	movne	r3, #0
 8009bba:	7263      	strb	r3, [r4, #9]
 8009bbc:	f016 0f10 	tst.w	r6, #16
 8009bc0:	d137      	bne.n	8009c32 <ull_initialise+0xda>
 8009bc2:	f016 0f20 	tst.w	r6, #32
 8009bc6:	d13a      	bne.n	8009c3e <ull_initialise+0xe6>
 8009bc8:	f016 0f40 	tst.w	r6, #64	; 0x40
 8009bcc:	d13d      	bne.n	8009c4a <ull_initialise+0xf2>
 8009bce:	f016 0f80 	tst.w	r6, #128	; 0x80
 8009bd2:	d141      	bne.n	8009c58 <ull_initialise+0x100>
 8009bd4:	7ae3      	ldrb	r3, [r4, #11]
 8009bd6:	b90b      	cbnz	r3, 8009bdc <ull_initialise+0x84>
 8009bd8:	2385      	movs	r3, #133	; 0x85
 8009bda:	72e3      	strb	r3, [r4, #11]
 8009bdc:	7aa3      	ldrb	r3, [r4, #10]
 8009bde:	b90b      	cbnz	r3, 8009be4 <ull_initialise+0x8c>
 8009be0:	2374      	movs	r3, #116	; 0x74
 8009be2:	72a3      	strb	r3, [r4, #10]
 8009be4:	211f      	movs	r1, #31
 8009be6:	4628      	mov	r0, r5
 8009be8:	f7fc fcfe 	bl	80065e8 <_dwt_otpread>
 8009bec:	7360      	strb	r0, [r4, #13]
 8009bee:	211e      	movs	r1, #30
 8009bf0:	4628      	mov	r0, r5
 8009bf2:	f7fc fcf9 	bl	80065e8 <_dwt_otpread>
 8009bf6:	f010 003f 	ands.w	r0, r0, #63	; 0x3f
 8009bfa:	bf12      	itee	ne
 8009bfc:	73a0      	strbne	r0, [r4, #14]
 8009bfe:	232e      	moveq	r3, #46	; 0x2e
 8009c00:	73a3      	strbeq	r3, [r4, #14]
 8009c02:	7ba3      	ldrb	r3, [r4, #14]
 8009c04:	2200      	movs	r2, #0
 8009c06:	491b      	ldr	r1, [pc, #108]	; (8009c74 <ull_initialise+0x11c>)
 8009c08:	4628      	mov	r0, r5
 8009c0a:	f7fc fc40 	bl	800648e <dwt_write8bitoffsetreg>
 8009c0e:	2135      	movs	r1, #53	; 0x35
 8009c10:	4628      	mov	r0, r5
 8009c12:	f7fc fce9 	bl	80065e8 <_dwt_otpread>
 8009c16:	4603      	mov	r3, r0
 8009c18:	bb20      	cbnz	r0, 8009c64 <ull_initialise+0x10c>
 8009c1a:	2000      	movs	r0, #0
 8009c1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009c20:	202c      	movs	r0, #44	; 0x2c
 8009c22:	f00a fa9d 	bl	8014160 <malloc>
 8009c26:	6528      	str	r0, [r5, #80]	; 0x50
 8009c28:	e79d      	b.n	8009b66 <ull_initialise+0xe>
 8009c2a:	4628      	mov	r0, r5
 8009c2c:	f7fd fcca 	bl	80075c4 <_dwt_prog_ldo_and_bias_tune>
 8009c30:	e7ba      	b.n	8009ba8 <ull_initialise+0x50>
 8009c32:	2106      	movs	r1, #6
 8009c34:	4628      	mov	r0, r5
 8009c36:	f7fc fcd7 	bl	80065e8 <_dwt_otpread>
 8009c3a:	6020      	str	r0, [r4, #0]
 8009c3c:	e7c1      	b.n	8009bc2 <ull_initialise+0x6a>
 8009c3e:	2107      	movs	r1, #7
 8009c40:	4628      	mov	r0, r5
 8009c42:	f7fc fcd1 	bl	80065e8 <_dwt_otpread>
 8009c46:	6060      	str	r0, [r4, #4]
 8009c48:	e7be      	b.n	8009bc8 <ull_initialise+0x70>
 8009c4a:	2108      	movs	r1, #8
 8009c4c:	4628      	mov	r0, r5
 8009c4e:	f7fc fccb 	bl	80065e8 <_dwt_otpread>
 8009c52:	0c00      	lsrs	r0, r0, #16
 8009c54:	72a0      	strb	r0, [r4, #10]
 8009c56:	e7ba      	b.n	8009bce <ull_initialise+0x76>
 8009c58:	2109      	movs	r1, #9
 8009c5a:	4628      	mov	r0, r5
 8009c5c:	f7fc fcc4 	bl	80065e8 <_dwt_otpread>
 8009c60:	72e0      	strb	r0, [r4, #11]
 8009c62:	e7b7      	b.n	8009bd4 <ull_initialise+0x7c>
 8009c64:	2200      	movs	r2, #0
 8009c66:	4904      	ldr	r1, [pc, #16]	; (8009c78 <ull_initialise+0x120>)
 8009c68:	4628      	mov	r0, r5
 8009c6a:	f7fc fd63 	bl	8006734 <dwt_write32bitoffsetreg>
 8009c6e:	e7d4      	b.n	8009c1a <ull_initialise+0xc2>
 8009c70:	10000240 	.word	0x10000240
 8009c74:	00090014 	.word	0x00090014
 8009c78:	00090004 	.word	0x00090004

08009c7c <_init>:
 8009c7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009c7e:	b085      	sub	sp, #20
 8009c80:	4604      	mov	r4, r0
 8009c82:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8009c84:	6819      	ldr	r1, [r3, #0]
 8009c86:	f7ff ff67 	bl	8009b58 <ull_initialise>
 8009c8a:	4606      	mov	r6, r0
 8009c8c:	6823      	ldr	r3, [r4, #0]
 8009c8e:	691b      	ldr	r3, [r3, #16]
 8009c90:	4798      	blx	r3
 8009c92:	ab03      	add	r3, sp, #12
 8009c94:	2200      	movs	r2, #0
 8009c96:	4611      	mov	r1, r2
 8009c98:	4620      	mov	r0, r4
 8009c9a:	f7fd ffdd 	bl	8007c58 <dwt_ioctl>
 8009c9e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009ca0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ca2:	6819      	ldr	r1, [r3, #0]
 8009ca4:	4620      	mov	r0, r4
 8009ca6:	f7fd fdad 	bl	8007804 <ull_configure>
 8009caa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009cac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009cae:	6859      	ldr	r1, [r3, #4]
 8009cb0:	4620      	mov	r0, r4
 8009cb2:	f7fd fb47 	bl	8007344 <ull_configuretxrf>
 8009cb6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009cb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009cba:	89db      	ldrh	r3, [r3, #14]
 8009cbc:	2200      	movs	r2, #0
 8009cbe:	f44f 2160 	mov.w	r1, #917504	; 0xe0000
 8009cc2:	4620      	mov	r0, r4
 8009cc4:	f7fc fc35 	bl	8006532 <dwt_write16bitoffsetreg>
 8009cc8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009cca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009ccc:	899b      	ldrh	r3, [r3, #12]
 8009cce:	2200      	movs	r2, #0
 8009cd0:	4952      	ldr	r1, [pc, #328]	; (8009e1c <_init+0x1a0>)
 8009cd2:	4620      	mov	r0, r4
 8009cd4:	f7fc fc2d 	bl	8006532 <dwt_write16bitoffsetreg>
 8009cd8:	2100      	movs	r1, #0
 8009cda:	4620      	mov	r0, r4
 8009cdc:	f7fc fec6 	bl	8006a6c <ull_setrxaftertxdelay>
 8009ce0:	2500      	movs	r5, #0
 8009ce2:	9500      	str	r5, [sp, #0]
 8009ce4:	f64f 53ff 	movw	r3, #65023	; 0xfdff
 8009ce8:	462a      	mov	r2, r5
 8009cea:	2110      	movs	r1, #16
 8009cec:	4620      	mov	r0, r4
 8009cee:	f7fd fc4f 	bl	8007590 <dwt_modify16bitoffsetreg>
 8009cf2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009cf4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009cf6:	895a      	ldrh	r2, [r3, #10]
 8009cf8:	8919      	ldrh	r1, [r3, #8]
 8009cfa:	4620      	mov	r0, r4
 8009cfc:	f7fd fbb2 	bl	8007464 <ull_configureframefilter>
 8009d00:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009d02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009d04:	8a1b      	ldrh	r3, [r3, #16]
 8009d06:	2202      	movs	r2, #2
 8009d08:	210c      	movs	r1, #12
 8009d0a:	4620      	mov	r0, r4
 8009d0c:	f7fc fc11 	bl	8006532 <dwt_write16bitoffsetreg>
 8009d10:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009d12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009d14:	8a5b      	ldrh	r3, [r3, #18]
 8009d16:	462a      	mov	r2, r5
 8009d18:	210c      	movs	r1, #12
 8009d1a:	4620      	mov	r0, r4
 8009d1c:	f7fc fc09 	bl	8006532 <dwt_write16bitoffsetreg>
 8009d20:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009d22:	7a19      	ldrb	r1, [r3, #8]
 8009d24:	4620      	mov	r0, r4
 8009d26:	f7fd fc69 	bl	80075fc <ull_setleds>
 8009d2a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009d2c:	68d9      	ldr	r1, [r3, #12]
 8009d2e:	4620      	mov	r0, r4
 8009d30:	f7fc feb2 	bl	8006a98 <ull_setlnapamode>
 8009d34:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009d36:	7e0b      	ldrb	r3, [r1, #24]
 8009d38:	694a      	ldr	r2, [r1, #20]
 8009d3a:	6909      	ldr	r1, [r1, #16]
 8009d3c:	4620      	mov	r0, r4
 8009d3e:	f7fd f9e9 	bl	8007114 <ull_setinterrupt>
 8009d42:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009d44:	7f9a      	ldrb	r2, [r3, #30]
 8009d46:	8b99      	ldrh	r1, [r3, #28]
 8009d48:	4620      	mov	r0, r4
 8009d4a:	f7fc fcb7 	bl	80066bc <ull_configuresleep>
 8009d4e:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8009d50:	7b93      	ldrb	r3, [r2, #14]
 8009d52:	2b2e      	cmp	r3, #46	; 0x2e
 8009d54:	d005      	beq.n	8009d62 <_init+0xe6>
 8009d56:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009d58:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8009d5c:	f033 033f 	bics.w	r3, r3, #63	; 0x3f
 8009d60:	d00a      	beq.n	8009d78 <_init+0xfc>
 8009d62:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009d64:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8009d68:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009d6c:	7393      	strb	r3, [r2, #14]
 8009d6e:	2200      	movs	r2, #0
 8009d70:	492b      	ldr	r1, [pc, #172]	; (8009e20 <_init+0x1a4>)
 8009d72:	4620      	mov	r0, r4
 8009d74:	f7fc fb8b 	bl	800648e <dwt_write8bitoffsetreg>
 8009d78:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009d7a:	f893 102d 	ldrb.w	r1, [r3, #45]	; 0x2d
 8009d7e:	4620      	mov	r0, r4
 8009d80:	f7fd fa68 	bl	8007254 <ull_configciadiag>
 8009d84:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009d86:	6a19      	ldr	r1, [r3, #32]
 8009d88:	4620      	mov	r0, r4
 8009d8a:	f7fc fea7 	bl	8006adc <ull_configurestskey>
 8009d8e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009d90:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8009d92:	4620      	mov	r0, r4
 8009d94:	f7fc fec6 	bl	8006b24 <ull_configurestsiv>
 8009d98:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009d9a:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 8009d9e:	bba3      	cbnz	r3, 8009e0a <_init+0x18e>
 8009da0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009da2:	f893 102f 	ldrb.w	r1, [r3, #47]	; 0x2f
 8009da6:	4620      	mov	r0, r4
 8009da8:	f7fc fbb0 	bl	800650c <ull_configeventcounters>
 8009dac:	f994 504c 	ldrsb.w	r5, [r4, #76]	; 0x4c
 8009db0:	2d00      	cmp	r5, #0
 8009db2:	db27      	blt.n	8009e04 <_init+0x188>
 8009db4:	2301      	movs	r3, #1
 8009db6:	fa03 f505 	lsl.w	r5, r3, r5
 8009dba:	b2af      	uxth	r7, r5
 8009dbc:	f04f 7290 	mov.w	r2, #18874368	; 0x1200000
 8009dc0:	4639      	mov	r1, r7
 8009dc2:	4620      	mov	r0, r4
 8009dc4:	f7fd f988 	bl	80070d8 <ull_setgpiomode>
 8009dc8:	f10d 030a 	add.w	r3, sp, #10
 8009dcc:	9300      	str	r3, [sp, #0]
 8009dce:	2302      	movs	r3, #2
 8009dd0:	2200      	movs	r2, #0
 8009dd2:	f44f 21a0 	mov.w	r1, #327680	; 0x50000
 8009dd6:	4620      	mov	r0, r4
 8009dd8:	f7fb ff60 	bl	8005c9c <dwt_readfromdevice>
 8009ddc:	f8bd 300a 	ldrh.w	r3, [sp, #10]
 8009de0:	ea23 0305 	bic.w	r3, r3, r5
 8009de4:	f8ad 300a 	strh.w	r3, [sp, #10]
 8009de8:	2200      	movs	r2, #0
 8009dea:	490e      	ldr	r1, [pc, #56]	; (8009e24 <_init+0x1a8>)
 8009dec:	4620      	mov	r0, r4
 8009dee:	f7fc fba0 	bl	8006532 <dwt_write16bitoffsetreg>
 8009df2:	f994 204d 	ldrsb.w	r2, [r4, #77]	; 0x4d
 8009df6:	fab2 f282 	clz	r2, r2
 8009dfa:	0952      	lsrs	r2, r2, #5
 8009dfc:	4639      	mov	r1, r7
 8009dfe:	4620      	mov	r0, r4
 8009e00:	f7fd fc7a 	bl	80076f8 <ull_setgpiovalue>
 8009e04:	4630      	mov	r0, r6
 8009e06:	b005      	add	sp, #20
 8009e08:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009e0a:	2301      	movs	r3, #1
 8009e0c:	9300      	str	r3, [sp, #0]
 8009e0e:	23ff      	movs	r3, #255	; 0xff
 8009e10:	2200      	movs	r2, #0
 8009e12:	4905      	ldr	r1, [pc, #20]	; (8009e28 <_init+0x1ac>)
 8009e14:	4620      	mov	r0, r4
 8009e16:	f7fd fa09 	bl	800722c <dwt_modify8bitoffsetreg>
 8009e1a:	e7c1      	b.n	8009da0 <_init+0x124>
 8009e1c:	00010004 	.word	0x00010004
 8009e20:	00090014 	.word	0x00090014
 8009e24:	00050008 	.word	0x00050008
 8009e28:	00020004 	.word	0x00020004

08009e2c <dwt_dbg_fn>:
 8009e2c:	2998      	cmp	r1, #152	; 0x98
 8009e2e:	4802      	ldr	r0, [pc, #8]	; (8009e38 <dwt_dbg_fn+0xc>)
 8009e30:	bf18      	it	ne
 8009e32:	2000      	movne	r0, #0
 8009e34:	4770      	bx	lr
 8009e36:	bf00      	nop
 8009e38:	08016644 	.word	0x08016644

08009e3c <_deinit>:
 8009e3c:	4770      	bx	lr

08009e3e <dwt_xfer3xxx>:
 8009e3e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009e42:	b084      	sub	sp, #16
 8009e44:	4605      	mov	r5, r0
 8009e46:	460f      	mov	r7, r1
 8009e48:	461e      	mov	r6, r3
 8009e4a:	f8bd 302c 	ldrh.w	r3, [sp, #44]	; 0x2c
 8009e4e:	1e59      	subs	r1, r3, #1
 8009e50:	b289      	uxth	r1, r1
 8009e52:	2901      	cmp	r1, #1
 8009e54:	d91c      	bls.n	8009e90 <dwt_xfer3xxx+0x52>
 8009e56:	19d0      	adds	r0, r2, r7
 8009e58:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8009e5c:	443a      	add	r2, r7
 8009e5e:	f3c2 4104 	ubfx	r1, r2, #16, #5
 8009e62:	0082      	lsls	r2, r0, #2
 8009e64:	ea42 2241 	orr.w	r2, r2, r1, lsl #9
 8009e68:	ea43 0102 	orr.w	r1, r3, r2
 8009e6c:	0a09      	lsrs	r1, r1, #8
 8009e6e:	f88d 100c 	strb.w	r1, [sp, #12]
 8009e72:	b920      	cbnz	r0, 8009e7e <dwt_xfer3xxx+0x40>
 8009e74:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009e78:	d018      	beq.n	8009eac <dwt_xfer3xxx+0x6e>
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	d037      	beq.n	8009eee <dwt_xfer3xxx+0xb0>
 8009e7e:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 8009e82:	f88d 100c 	strb.w	r1, [sp, #12]
 8009e86:	431a      	orrs	r2, r3
 8009e88:	f88d 200d 	strb.w	r2, [sp, #13]
 8009e8c:	2402      	movs	r4, #2
 8009e8e:	e005      	b.n	8009e9c <dwt_xfer3xxx+0x5e>
 8009e90:	007a      	lsls	r2, r7, #1
 8009e92:	f062 027e 	orn	r2, r2, #126	; 0x7e
 8009e96:	f88d 200c 	strb.w	r2, [sp, #12]
 8009e9a:	2401      	movs	r4, #1
 8009e9c:	2b02      	cmp	r3, #2
 8009e9e:	d006      	beq.n	8009eae <dwt_xfer3xxx+0x70>
 8009ea0:	d326      	bcc.n	8009ef0 <dwt_xfer3xxx+0xb2>
 8009ea2:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
 8009ea6:	2b03      	cmp	r3, #3
 8009ea8:	d901      	bls.n	8009eae <dwt_xfer3xxx+0x70>
 8009eaa:	e7fe      	b.n	8009eaa <dwt_xfer3xxx+0x6c>
 8009eac:	2401      	movs	r4, #1
 8009eae:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 8009eb0:	7d1b      	ldrb	r3, [r3, #20]
 8009eb2:	b94b      	cbnz	r3, 8009ec8 <dwt_xfer3xxx+0x8a>
 8009eb4:	682b      	ldr	r3, [r5, #0]
 8009eb6:	685d      	ldr	r5, [r3, #4]
 8009eb8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009eba:	4632      	mov	r2, r6
 8009ebc:	a903      	add	r1, sp, #12
 8009ebe:	4620      	mov	r0, r4
 8009ec0:	47a8      	blx	r5
 8009ec2:	b004      	add	sp, #16
 8009ec4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009ec8:	2200      	movs	r2, #0
 8009eca:	4621      	mov	r1, r4
 8009ecc:	a803      	add	r0, sp, #12
 8009ece:	f7fb fda7 	bl	8005a20 <dwt_generatecrc8>
 8009ed2:	4602      	mov	r2, r0
 8009ed4:	4631      	mov	r1, r6
 8009ed6:	980a      	ldr	r0, [sp, #40]	; 0x28
 8009ed8:	f7fb fda2 	bl	8005a20 <dwt_generatecrc8>
 8009edc:	682b      	ldr	r3, [r5, #0]
 8009ede:	9000      	str	r0, [sp, #0]
 8009ee0:	689d      	ldr	r5, [r3, #8]
 8009ee2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009ee4:	4632      	mov	r2, r6
 8009ee6:	a903      	add	r1, sp, #12
 8009ee8:	4620      	mov	r0, r4
 8009eea:	47a8      	blx	r5
 8009eec:	e7e9      	b.n	8009ec2 <dwt_xfer3xxx+0x84>
 8009eee:	2401      	movs	r4, #1
 8009ef0:	682b      	ldr	r3, [r5, #0]
 8009ef2:	f8d3 8000 	ldr.w	r8, [r3]
 8009ef6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009ef8:	4632      	mov	r2, r6
 8009efa:	a903      	add	r1, sp, #12
 8009efc:	4620      	mov	r0, r4
 8009efe:	47c0      	blx	r8
 8009f00:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 8009f02:	7d1b      	ldrb	r3, [r3, #20]
 8009f04:	2b02      	cmp	r3, #2
 8009f06:	d1dc      	bne.n	8009ec2 <dwt_xfer3xxx+0x84>
 8009f08:	2f18      	cmp	r7, #24
 8009f0a:	d0da      	beq.n	8009ec2 <dwt_xfer3xxx+0x84>
 8009f0c:	2200      	movs	r2, #0
 8009f0e:	4621      	mov	r1, r4
 8009f10:	a803      	add	r0, sp, #12
 8009f12:	f7fb fd85 	bl	8005a20 <dwt_generatecrc8>
 8009f16:	4602      	mov	r2, r0
 8009f18:	4631      	mov	r1, r6
 8009f1a:	980a      	ldr	r0, [sp, #40]	; 0x28
 8009f1c:	f7fb fd80 	bl	8005a20 <dwt_generatecrc8>
 8009f20:	4604      	mov	r4, r0
 8009f22:	2200      	movs	r2, #0
 8009f24:	2118      	movs	r1, #24
 8009f26:	4628      	mov	r0, r5
 8009f28:	f000 f839 	bl	8009f9e <dwt_read8bitoffsetreg>
 8009f2c:	4284      	cmp	r4, r0
 8009f2e:	d0c8      	beq.n	8009ec2 <dwt_xfer3xxx+0x84>
 8009f30:	68eb      	ldr	r3, [r5, #12]
 8009f32:	2b00      	cmp	r3, #0
 8009f34:	d0c5      	beq.n	8009ec2 <dwt_xfer3xxx+0x84>
 8009f36:	4798      	blx	r3
 8009f38:	e7c3      	b.n	8009ec2 <dwt_xfer3xxx+0x84>

08009f3a <dwt_readfromdevice>:
 8009f3a:	b510      	push	{r4, lr}
 8009f3c:	b082      	sub	sp, #8
 8009f3e:	2400      	movs	r4, #0
 8009f40:	9401      	str	r4, [sp, #4]
 8009f42:	9c04      	ldr	r4, [sp, #16]
 8009f44:	9400      	str	r4, [sp, #0]
 8009f46:	f7ff ff7a 	bl	8009e3e <dwt_xfer3xxx>
 8009f4a:	b002      	add	sp, #8
 8009f4c:	bd10      	pop	{r4, pc}

08009f4e <dwt_read32bitoffsetreg>:
 8009f4e:	b500      	push	{lr}
 8009f50:	b085      	sub	sp, #20
 8009f52:	ab03      	add	r3, sp, #12
 8009f54:	9300      	str	r3, [sp, #0]
 8009f56:	2304      	movs	r3, #4
 8009f58:	b292      	uxth	r2, r2
 8009f5a:	f7ff ffee 	bl	8009f3a <dwt_readfromdevice>
 8009f5e:	f10d 030f 	add.w	r3, sp, #15
 8009f62:	f10d 010b 	add.w	r1, sp, #11
 8009f66:	2000      	movs	r0, #0
 8009f68:	f813 2901 	ldrb.w	r2, [r3], #-1
 8009f6c:	eb02 2000 	add.w	r0, r2, r0, lsl #8
 8009f70:	428b      	cmp	r3, r1
 8009f72:	d1f9      	bne.n	8009f68 <dwt_read32bitoffsetreg+0x1a>
 8009f74:	b005      	add	sp, #20
 8009f76:	f85d fb04 	ldr.w	pc, [sp], #4

08009f7a <dwt_read16bitoffsetreg>:
 8009f7a:	b500      	push	{lr}
 8009f7c:	b085      	sub	sp, #20
 8009f7e:	ab03      	add	r3, sp, #12
 8009f80:	9300      	str	r3, [sp, #0]
 8009f82:	2302      	movs	r3, #2
 8009f84:	b292      	uxth	r2, r2
 8009f86:	f7ff ffd8 	bl	8009f3a <dwt_readfromdevice>
 8009f8a:	f89d 300d 	ldrb.w	r3, [sp, #13]
 8009f8e:	f89d 000c 	ldrb.w	r0, [sp, #12]
 8009f92:	eb00 2003 	add.w	r0, r0, r3, lsl #8
 8009f96:	b280      	uxth	r0, r0
 8009f98:	b005      	add	sp, #20
 8009f9a:	f85d fb04 	ldr.w	pc, [sp], #4

08009f9e <dwt_read8bitoffsetreg>:
 8009f9e:	b500      	push	{lr}
 8009fa0:	b085      	sub	sp, #20
 8009fa2:	f10d 030f 	add.w	r3, sp, #15
 8009fa6:	9300      	str	r3, [sp, #0]
 8009fa8:	2301      	movs	r3, #1
 8009faa:	b292      	uxth	r2, r2
 8009fac:	f7ff ffc5 	bl	8009f3a <dwt_readfromdevice>
 8009fb0:	f89d 000f 	ldrb.w	r0, [sp, #15]
 8009fb4:	b005      	add	sp, #20
 8009fb6:	f85d fb04 	ldr.w	pc, [sp], #4

08009fba <ull_readdiagnostics>:
 8009fba:	b530      	push	{r4, r5, lr}
 8009fbc:	b0bd      	sub	sp, #244	; 0xf4
 8009fbe:	4605      	mov	r5, r0
 8009fc0:	460c      	mov	r4, r1
 8009fc2:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8009fc4:	7b9a      	ldrb	r2, [r3, #14]
 8009fc6:	2a01      	cmp	r2, #1
 8009fc8:	d01c      	beq.n	800a004 <ull_readdiagnostics+0x4a>
 8009fca:	2a03      	cmp	r2, #3
 8009fcc:	f040 81e8 	bne.w	800a3a0 <ull_readdiagnostics+0x3e6>
 8009fd0:	7d9b      	ldrb	r3, [r3, #22]
 8009fd2:	f013 0f08 	tst.w	r3, #8
 8009fd6:	d10c      	bne.n	8009ff2 <ull_readdiagnostics+0x38>
 8009fd8:	f013 0f04 	tst.w	r3, #4
 8009fdc:	ab02      	add	r3, sp, #8
 8009fde:	9300      	str	r3, [sp, #0]
 8009fe0:	bf14      	ite	ne
 8009fe2:	2338      	movne	r3, #56	; 0x38
 8009fe4:	2320      	moveq	r3, #32
 8009fe6:	2200      	movs	r2, #0
 8009fe8:	f44f 11f0 	mov.w	r1, #1966080	; 0x1e0000
 8009fec:	f7ff ffa5 	bl	8009f3a <dwt_readfromdevice>
 8009ff0:	e019      	b.n	800a026 <ull_readdiagnostics+0x6c>
 8009ff2:	ab02      	add	r3, sp, #8
 8009ff4:	9300      	str	r3, [sp, #0]
 8009ff6:	23e8      	movs	r3, #232	; 0xe8
 8009ff8:	2200      	movs	r2, #0
 8009ffa:	f44f 11f0 	mov.w	r1, #1966080	; 0x1e0000
 8009ffe:	f7ff ff9c 	bl	8009f3a <dwt_readfromdevice>
 800a002:	e010      	b.n	800a026 <ull_readdiagnostics+0x6c>
 800a004:	7d9b      	ldrb	r3, [r3, #22]
 800a006:	f013 0f08 	tst.w	r3, #8
 800a00a:	f040 81c0 	bne.w	800a38e <ull_readdiagnostics+0x3d4>
 800a00e:	f013 0f04 	tst.w	r3, #4
 800a012:	ab02      	add	r3, sp, #8
 800a014:	9300      	str	r3, [sp, #0]
 800a016:	bf14      	ite	ne
 800a018:	2338      	movne	r3, #56	; 0x38
 800a01a:	2320      	moveq	r3, #32
 800a01c:	2200      	movs	r2, #0
 800a01e:	f44f 11c0 	mov.w	r1, #1572864	; 0x180000
 800a022:	f7ff ff8a 	bl	8009f3a <dwt_readfromdevice>
 800a026:	f10d 0217 	add.w	r2, sp, #23
 800a02a:	f104 031a 	add.w	r3, r4, #26
 800a02e:	f104 0020 	add.w	r0, r4, #32
 800a032:	f812 1f01 	ldrb.w	r1, [r2, #1]!
 800a036:	f803 1b01 	strb.w	r1, [r3], #1
 800a03a:	4283      	cmp	r3, r0
 800a03c:	d1f9      	bne.n	800a032 <ull_readdiagnostics+0x78>
 800a03e:	f89d 2015 	ldrb.w	r2, [sp, #21]
 800a042:	f89d 3014 	ldrb.w	r3, [sp, #20]
 800a046:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800a04a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a04e:	8463      	strh	r3, [r4, #34]	; 0x22
 800a050:	f89d 201f 	ldrb.w	r2, [sp, #31]
 800a054:	f89d 301e 	ldrb.w	r3, [sp, #30]
 800a058:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800a05c:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800a060:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 800a064:	bf1c      	itt	ne
 800a066:	ea6f 4383 	mvnne.w	r3, r3, lsl #18
 800a06a:	ea6f 4393 	mvnne.w	r3, r3, lsr #18
 800a06e:	8423      	strh	r3, [r4, #32]
 800a070:	f89d 2025 	ldrb.w	r2, [sp, #37]	; 0x25
 800a074:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
 800a078:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800a07c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a080:	87e3      	strh	r3, [r4, #62]	; 0x3e
 800a082:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 800a084:	7d9b      	ldrb	r3, [r3, #22]
 800a086:	f013 0f02 	tst.w	r3, #2
 800a08a:	f040 817e 	bne.w	800a38a <ull_readdiagnostics+0x3d0>
 800a08e:	aa0a      	add	r2, sp, #40	; 0x28
 800a090:	1e63      	subs	r3, r4, #1
 800a092:	1d20      	adds	r0, r4, #4
 800a094:	f812 1b01 	ldrb.w	r1, [r2], #1
 800a098:	f803 1f01 	strb.w	r1, [r3, #1]!
 800a09c:	79d1      	ldrb	r1, [r2, #7]
 800a09e:	7219      	strb	r1, [r3, #8]
 800a0a0:	7bd1      	ldrb	r1, [r2, #15]
 800a0a2:	7459      	strb	r1, [r3, #17]
 800a0a4:	4283      	cmp	r3, r0
 800a0a6:	d1f5      	bne.n	800a094 <ull_readdiagnostics+0xda>
 800a0a8:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
 800a0ac:	7163      	strb	r3, [r4, #5]
 800a0ae:	f89d 202e 	ldrb.w	r2, [sp, #46]	; 0x2e
 800a0b2:	f89d 302d 	ldrb.w	r3, [sp, #45]	; 0x2d
 800a0b6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800a0ba:	80e3      	strh	r3, [r4, #6]
 800a0bc:	f89d 2037 	ldrb.w	r2, [sp, #55]	; 0x37
 800a0c0:	f89d 3036 	ldrb.w	r3, [sp, #54]	; 0x36
 800a0c4:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 800a0c8:	f3c3 13cf 	ubfx	r3, r3, #7, #16
 800a0cc:	f8a4 300d 	strh.w	r3, [r4, #13]
 800a0d0:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
 800a0d4:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
 800a0d8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800a0dc:	f8a4 300f 	strh.w	r3, [r4, #15]
 800a0e0:	f89d 203f 	ldrb.w	r2, [sp, #63]	; 0x3f
 800a0e4:	f89d 303e 	ldrb.w	r3, [sp, #62]	; 0x3e
 800a0e8:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 800a0ec:	f3c3 13cf 	ubfx	r3, r3, #7, #16
 800a0f0:	82e3      	strh	r3, [r4, #22]
 800a0f2:	f89d 203a 	ldrb.w	r2, [sp, #58]	; 0x3a
 800a0f6:	f89d 3039 	ldrb.w	r3, [sp, #57]	; 0x39
 800a0fa:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800a0fe:	8323      	strh	r3, [r4, #24]
 800a100:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 800a102:	7d9b      	ldrb	r3, [r3, #22]
 800a104:	f013 0f04 	tst.w	r3, #4
 800a108:	f040 813f 	bne.w	800a38a <ull_readdiagnostics+0x3d0>
 800a10c:	f89d 2043 	ldrb.w	r2, [sp, #67]	; 0x43
 800a110:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
 800a114:	041b      	lsls	r3, r3, #16
 800a116:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800a11a:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
 800a11e:	4313      	orrs	r3, r2
 800a120:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
 800a124:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800a128:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
 800a12c:	6263      	str	r3, [r4, #36]	; 0x24
 800a12e:	f89d 2047 	ldrb.w	r2, [sp, #71]	; 0x47
 800a132:	f89d 3046 	ldrb.w	r3, [sp, #70]	; 0x46
 800a136:	041b      	lsls	r3, r3, #16
 800a138:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800a13c:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
 800a140:	4313      	orrs	r3, r2
 800a142:	f89d 2045 	ldrb.w	r2, [sp, #69]	; 0x45
 800a146:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800a14a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a14e:	62a3      	str	r3, [r4, #40]	; 0x28
 800a150:	f89d 204b 	ldrb.w	r2, [sp, #75]	; 0x4b
 800a154:	f89d 304a 	ldrb.w	r3, [sp, #74]	; 0x4a
 800a158:	041b      	lsls	r3, r3, #16
 800a15a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800a15e:	f89d 2048 	ldrb.w	r2, [sp, #72]	; 0x48
 800a162:	4313      	orrs	r3, r2
 800a164:	f89d 2049 	ldrb.w	r2, [sp, #73]	; 0x49
 800a168:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800a16c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a170:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a172:	f89d 204f 	ldrb.w	r2, [sp, #79]	; 0x4f
 800a176:	f89d 304e 	ldrb.w	r3, [sp, #78]	; 0x4e
 800a17a:	041b      	lsls	r3, r3, #16
 800a17c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800a180:	f89d 204c 	ldrb.w	r2, [sp, #76]	; 0x4c
 800a184:	4313      	orrs	r3, r2
 800a186:	f89d 204d 	ldrb.w	r2, [sp, #77]	; 0x4d
 800a18a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800a18e:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800a192:	6323      	str	r3, [r4, #48]	; 0x30
 800a194:	f89d 2053 	ldrb.w	r2, [sp, #83]	; 0x53
 800a198:	f89d 3052 	ldrb.w	r3, [sp, #82]	; 0x52
 800a19c:	041b      	lsls	r3, r3, #16
 800a19e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800a1a2:	f89d 2050 	ldrb.w	r2, [sp, #80]	; 0x50
 800a1a6:	4313      	orrs	r3, r2
 800a1a8:	f89d 2051 	ldrb.w	r2, [sp, #81]	; 0x51
 800a1ac:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800a1b0:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800a1b4:	6363      	str	r3, [r4, #52]	; 0x34
 800a1b6:	f89d 2057 	ldrb.w	r2, [sp, #87]	; 0x57
 800a1ba:	f89d 3056 	ldrb.w	r3, [sp, #86]	; 0x56
 800a1be:	041b      	lsls	r3, r3, #16
 800a1c0:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800a1c4:	f89d 2054 	ldrb.w	r2, [sp, #84]	; 0x54
 800a1c8:	4313      	orrs	r3, r2
 800a1ca:	f89d 2055 	ldrb.w	r2, [sp, #85]	; 0x55
 800a1ce:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800a1d2:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800a1d6:	63a3      	str	r3, [r4, #56]	; 0x38
 800a1d8:	f89d 2065 	ldrb.w	r2, [sp, #101]	; 0x65
 800a1dc:	f89d 3064 	ldrb.w	r3, [sp, #100]	; 0x64
 800a1e0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800a1e4:	87a3      	strh	r3, [r4, #60]	; 0x3c
 800a1e6:	f89d 2077 	ldrb.w	r2, [sp, #119]	; 0x77
 800a1ea:	f89d 3076 	ldrb.w	r3, [sp, #118]	; 0x76
 800a1ee:	041b      	lsls	r3, r3, #16
 800a1f0:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800a1f4:	f89d 2074 	ldrb.w	r2, [sp, #116]	; 0x74
 800a1f8:	4313      	orrs	r3, r2
 800a1fa:	f89d 2075 	ldrb.w	r2, [sp, #117]	; 0x75
 800a1fe:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800a202:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 800a206:	6423      	str	r3, [r4, #64]	; 0x40
 800a208:	f89d 207b 	ldrb.w	r2, [sp, #123]	; 0x7b
 800a20c:	f89d 307a 	ldrb.w	r3, [sp, #122]	; 0x7a
 800a210:	041b      	lsls	r3, r3, #16
 800a212:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800a216:	f89d 2078 	ldrb.w	r2, [sp, #120]	; 0x78
 800a21a:	4313      	orrs	r3, r2
 800a21c:	f89d 2079 	ldrb.w	r2, [sp, #121]	; 0x79
 800a220:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800a224:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a228:	6463      	str	r3, [r4, #68]	; 0x44
 800a22a:	f89d 207f 	ldrb.w	r2, [sp, #127]	; 0x7f
 800a22e:	f89d 307e 	ldrb.w	r3, [sp, #126]	; 0x7e
 800a232:	041b      	lsls	r3, r3, #16
 800a234:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800a238:	f89d 207c 	ldrb.w	r2, [sp, #124]	; 0x7c
 800a23c:	4313      	orrs	r3, r2
 800a23e:	f89d 207d 	ldrb.w	r2, [sp, #125]	; 0x7d
 800a242:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800a246:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800a24a:	64a3      	str	r3, [r4, #72]	; 0x48
 800a24c:	f89d 2083 	ldrb.w	r2, [sp, #131]	; 0x83
 800a250:	f89d 3082 	ldrb.w	r3, [sp, #130]	; 0x82
 800a254:	041b      	lsls	r3, r3, #16
 800a256:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800a25a:	f89d 2080 	ldrb.w	r2, [sp, #128]	; 0x80
 800a25e:	4313      	orrs	r3, r2
 800a260:	f89d 2081 	ldrb.w	r2, [sp, #129]	; 0x81
 800a264:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800a268:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800a26c:	64e3      	str	r3, [r4, #76]	; 0x4c
 800a26e:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 800a272:	f89d 3086 	ldrb.w	r3, [sp, #134]	; 0x86
 800a276:	041b      	lsls	r3, r3, #16
 800a278:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800a27c:	f89d 2084 	ldrb.w	r2, [sp, #132]	; 0x84
 800a280:	4313      	orrs	r3, r2
 800a282:	f89d 2085 	ldrb.w	r2, [sp, #133]	; 0x85
 800a286:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800a28a:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800a28e:	6523      	str	r3, [r4, #80]	; 0x50
 800a290:	f89d 2095 	ldrb.w	r2, [sp, #149]	; 0x95
 800a294:	f89d 3094 	ldrb.w	r3, [sp, #148]	; 0x94
 800a298:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800a29c:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800a2a0:	f8a4 3054 	strh.w	r3, [r4, #84]	; 0x54
 800a2a4:	f89d 20a5 	ldrb.w	r2, [sp, #165]	; 0xa5
 800a2a8:	f89d 30a4 	ldrb.w	r3, [sp, #164]	; 0xa4
 800a2ac:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800a2b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a2b4:	f8a4 3056 	strh.w	r3, [r4, #86]	; 0x56
 800a2b8:	f89d 20bf 	ldrb.w	r2, [sp, #191]	; 0xbf
 800a2bc:	f89d 30be 	ldrb.w	r3, [sp, #190]	; 0xbe
 800a2c0:	041b      	lsls	r3, r3, #16
 800a2c2:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800a2c6:	f89d 20bc 	ldrb.w	r2, [sp, #188]	; 0xbc
 800a2ca:	4313      	orrs	r3, r2
 800a2cc:	f89d 20bd 	ldrb.w	r2, [sp, #189]	; 0xbd
 800a2d0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800a2d4:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 800a2d8:	65a3      	str	r3, [r4, #88]	; 0x58
 800a2da:	f89d 20c3 	ldrb.w	r2, [sp, #195]	; 0xc3
 800a2de:	f89d 30c2 	ldrb.w	r3, [sp, #194]	; 0xc2
 800a2e2:	041b      	lsls	r3, r3, #16
 800a2e4:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800a2e8:	f89d 20c0 	ldrb.w	r2, [sp, #192]	; 0xc0
 800a2ec:	4313      	orrs	r3, r2
 800a2ee:	f89d 20c1 	ldrb.w	r2, [sp, #193]	; 0xc1
 800a2f2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800a2f6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a2fa:	65e3      	str	r3, [r4, #92]	; 0x5c
 800a2fc:	f89d 20c7 	ldrb.w	r2, [sp, #199]	; 0xc7
 800a300:	f89d 30c6 	ldrb.w	r3, [sp, #198]	; 0xc6
 800a304:	041b      	lsls	r3, r3, #16
 800a306:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800a30a:	f89d 20c4 	ldrb.w	r2, [sp, #196]	; 0xc4
 800a30e:	4313      	orrs	r3, r2
 800a310:	f89d 20c5 	ldrb.w	r2, [sp, #197]	; 0xc5
 800a314:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800a318:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800a31c:	6623      	str	r3, [r4, #96]	; 0x60
 800a31e:	f89d 20cb 	ldrb.w	r2, [sp, #203]	; 0xcb
 800a322:	f89d 30ca 	ldrb.w	r3, [sp, #202]	; 0xca
 800a326:	041b      	lsls	r3, r3, #16
 800a328:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800a32c:	f89d 20c8 	ldrb.w	r2, [sp, #200]	; 0xc8
 800a330:	4313      	orrs	r3, r2
 800a332:	f89d 20c9 	ldrb.w	r2, [sp, #201]	; 0xc9
 800a336:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800a33a:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800a33e:	6663      	str	r3, [r4, #100]	; 0x64
 800a340:	f89d 20cf 	ldrb.w	r2, [sp, #207]	; 0xcf
 800a344:	f89d 30ce 	ldrb.w	r3, [sp, #206]	; 0xce
 800a348:	041b      	lsls	r3, r3, #16
 800a34a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800a34e:	f89d 20cc 	ldrb.w	r2, [sp, #204]	; 0xcc
 800a352:	4313      	orrs	r3, r2
 800a354:	f89d 20cd 	ldrb.w	r2, [sp, #205]	; 0xcd
 800a358:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800a35c:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800a360:	66a3      	str	r3, [r4, #104]	; 0x68
 800a362:	f89d 20dd 	ldrb.w	r2, [sp, #221]	; 0xdd
 800a366:	f89d 30dc 	ldrb.w	r3, [sp, #220]	; 0xdc
 800a36a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800a36e:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800a372:	f8a4 306c 	strh.w	r3, [r4, #108]	; 0x6c
 800a376:	f89d 20ed 	ldrb.w	r2, [sp, #237]	; 0xed
 800a37a:	f89d 30ec 	ldrb.w	r3, [sp, #236]	; 0xec
 800a37e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800a382:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a386:	f8a4 306e 	strh.w	r3, [r4, #110]	; 0x6e
 800a38a:	b03d      	add	sp, #244	; 0xf4
 800a38c:	bd30      	pop	{r4, r5, pc}
 800a38e:	ab02      	add	r3, sp, #8
 800a390:	9300      	str	r3, [sp, #0]
 800a392:	23e8      	movs	r3, #232	; 0xe8
 800a394:	2200      	movs	r2, #0
 800a396:	f44f 11c0 	mov.w	r1, #1572864	; 0x180000
 800a39a:	f7ff fdce 	bl	8009f3a <dwt_readfromdevice>
 800a39e:	e642      	b.n	800a026 <ull_readdiagnostics+0x6c>
 800a3a0:	7d9b      	ldrb	r3, [r3, #22]
 800a3a2:	f013 0f01 	tst.w	r3, #1
 800a3a6:	f000 81b3 	beq.w	800a710 <ull_readdiagnostics+0x756>
 800a3aa:	ab02      	add	r3, sp, #8
 800a3ac:	9300      	str	r3, [sp, #0]
 800a3ae:	236c      	movs	r3, #108	; 0x6c
 800a3b0:	2200      	movs	r2, #0
 800a3b2:	f44f 2140 	mov.w	r1, #786432	; 0xc0000
 800a3b6:	f7ff fdc0 	bl	8009f3a <dwt_readfromdevice>
 800a3ba:	ab1d      	add	r3, sp, #116	; 0x74
 800a3bc:	9300      	str	r3, [sp, #0]
 800a3be:	236c      	movs	r3, #108	; 0x6c
 800a3c0:	2200      	movs	r2, #0
 800a3c2:	f44f 2150 	mov.w	r1, #851968	; 0xd0000
 800a3c6:	4628      	mov	r0, r5
 800a3c8:	f7ff fdb7 	bl	8009f3a <dwt_readfromdevice>
 800a3cc:	aa02      	add	r2, sp, #8
 800a3ce:	1e63      	subs	r3, r4, #1
 800a3d0:	1d20      	adds	r0, r4, #4
 800a3d2:	f812 1b01 	ldrb.w	r1, [r2], #1
 800a3d6:	f803 1f01 	strb.w	r1, [r3, #1]!
 800a3da:	79d1      	ldrb	r1, [r2, #7]
 800a3dc:	7219      	strb	r1, [r3, #8]
 800a3de:	7bd1      	ldrb	r1, [r2, #15]
 800a3e0:	7459      	strb	r1, [r3, #17]
 800a3e2:	7dd1      	ldrb	r1, [r2, #23]
 800a3e4:	7699      	strb	r1, [r3, #26]
 800a3e6:	4283      	cmp	r3, r0
 800a3e8:	d1f3      	bne.n	800a3d2 <ull_readdiagnostics+0x418>
 800a3ea:	f89d 3025 	ldrb.w	r3, [sp, #37]	; 0x25
 800a3ee:	77e3      	strb	r3, [r4, #31]
 800a3f0:	f89d 300f 	ldrb.w	r3, [sp, #15]
 800a3f4:	7163      	strb	r3, [r4, #5]
 800a3f6:	f89d 200e 	ldrb.w	r2, [sp, #14]
 800a3fa:	f89d 300d 	ldrb.w	r3, [sp, #13]
 800a3fe:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800a402:	80e3      	strh	r3, [r4, #6]
 800a404:	f89d 3016 	ldrb.w	r3, [sp, #22]
 800a408:	f89d 2017 	ldrb.w	r2, [sp, #23]
 800a40c:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
 800a410:	f3c2 12cf 	ubfx	r2, r2, #7, #16
 800a414:	f8a4 200d 	strh.w	r2, [r4, #13]
 800a418:	f89d 2015 	ldrb.w	r2, [sp, #21]
 800a41c:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 800a420:	f8a4 200f 	strh.w	r2, [r4, #15]
 800a424:	f89d 201f 	ldrb.w	r2, [sp, #31]
 800a428:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800a42c:	f3c3 13cf 	ubfx	r3, r3, #7, #16
 800a430:	82e3      	strh	r3, [r4, #22]
 800a432:	f89d 201e 	ldrb.w	r2, [sp, #30]
 800a436:	f89d 301d 	ldrb.w	r3, [sp, #29]
 800a43a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800a43e:	8323      	strh	r3, [r4, #24]
 800a440:	f89d 2027 	ldrb.w	r2, [sp, #39]	; 0x27
 800a444:	f89d 3026 	ldrb.w	r3, [sp, #38]	; 0x26
 800a448:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800a44c:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800a450:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 800a454:	bf1c      	itt	ne
 800a456:	ea6f 4383 	mvnne.w	r3, r3, lsl #18
 800a45a:	ea6f 4393 	mvnne.w	r3, r3, lsr #18
 800a45e:	8423      	strh	r3, [r4, #32]
 800a460:	f89d 2029 	ldrb.w	r2, [sp, #41]	; 0x29
 800a464:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
 800a468:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800a46c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a470:	8463      	strh	r3, [r4, #34]	; 0x22
 800a472:	f89d 202f 	ldrb.w	r2, [sp, #47]	; 0x2f
 800a476:	f89d 302e 	ldrb.w	r3, [sp, #46]	; 0x2e
 800a47a:	041b      	lsls	r3, r3, #16
 800a47c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800a480:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 800a484:	4313      	orrs	r3, r2
 800a486:	f89d 202d 	ldrb.w	r2, [sp, #45]	; 0x2d
 800a48a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800a48e:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
 800a492:	6263      	str	r3, [r4, #36]	; 0x24
 800a494:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 800a496:	7d9b      	ldrb	r3, [r3, #22]
 800a498:	f013 0f01 	tst.w	r3, #1
 800a49c:	f43f af75 	beq.w	800a38a <ull_readdiagnostics+0x3d0>
 800a4a0:	f89d 2033 	ldrb.w	r2, [sp, #51]	; 0x33
 800a4a4:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
 800a4a8:	041b      	lsls	r3, r3, #16
 800a4aa:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800a4ae:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
 800a4b2:	4313      	orrs	r3, r2
 800a4b4:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
 800a4b8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800a4bc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a4c0:	62a3      	str	r3, [r4, #40]	; 0x28
 800a4c2:	f89d 2037 	ldrb.w	r2, [sp, #55]	; 0x37
 800a4c6:	f89d 3036 	ldrb.w	r3, [sp, #54]	; 0x36
 800a4ca:	041b      	lsls	r3, r3, #16
 800a4cc:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800a4d0:	f89d 2034 	ldrb.w	r2, [sp, #52]	; 0x34
 800a4d4:	4313      	orrs	r3, r2
 800a4d6:	f89d 2035 	ldrb.w	r2, [sp, #53]	; 0x35
 800a4da:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800a4de:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a4e2:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a4e4:	f89d 203b 	ldrb.w	r2, [sp, #59]	; 0x3b
 800a4e8:	f89d 303a 	ldrb.w	r3, [sp, #58]	; 0x3a
 800a4ec:	041b      	lsls	r3, r3, #16
 800a4ee:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800a4f2:	f89d 2038 	ldrb.w	r2, [sp, #56]	; 0x38
 800a4f6:	4313      	orrs	r3, r2
 800a4f8:	f89d 2039 	ldrb.w	r2, [sp, #57]	; 0x39
 800a4fc:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800a500:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800a504:	6323      	str	r3, [r4, #48]	; 0x30
 800a506:	f89d 203f 	ldrb.w	r2, [sp, #63]	; 0x3f
 800a50a:	f89d 303e 	ldrb.w	r3, [sp, #62]	; 0x3e
 800a50e:	041b      	lsls	r3, r3, #16
 800a510:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800a514:	f89d 203c 	ldrb.w	r2, [sp, #60]	; 0x3c
 800a518:	4313      	orrs	r3, r2
 800a51a:	f89d 203d 	ldrb.w	r2, [sp, #61]	; 0x3d
 800a51e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800a522:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800a526:	6363      	str	r3, [r4, #52]	; 0x34
 800a528:	f89d 2043 	ldrb.w	r2, [sp, #67]	; 0x43
 800a52c:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
 800a530:	041b      	lsls	r3, r3, #16
 800a532:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800a536:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
 800a53a:	4313      	orrs	r3, r2
 800a53c:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
 800a540:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800a544:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800a548:	63a3      	str	r3, [r4, #56]	; 0x38
 800a54a:	f89d 2051 	ldrb.w	r2, [sp, #81]	; 0x51
 800a54e:	f89d 3050 	ldrb.w	r3, [sp, #80]	; 0x50
 800a552:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800a556:	87a3      	strh	r3, [r4, #60]	; 0x3c
 800a558:	f89d 2061 	ldrb.w	r2, [sp, #97]	; 0x61
 800a55c:	f89d 3060 	ldrb.w	r3, [sp, #96]	; 0x60
 800a560:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800a564:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a568:	87e3      	strh	r3, [r4, #62]	; 0x3e
 800a56a:	f89d 2067 	ldrb.w	r2, [sp, #103]	; 0x67
 800a56e:	f89d 3066 	ldrb.w	r3, [sp, #102]	; 0x66
 800a572:	041b      	lsls	r3, r3, #16
 800a574:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800a578:	f89d 2064 	ldrb.w	r2, [sp, #100]	; 0x64
 800a57c:	4313      	orrs	r3, r2
 800a57e:	f89d 2065 	ldrb.w	r2, [sp, #101]	; 0x65
 800a582:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800a586:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 800a58a:	6423      	str	r3, [r4, #64]	; 0x40
 800a58c:	f89d 206b 	ldrb.w	r2, [sp, #107]	; 0x6b
 800a590:	f89d 306a 	ldrb.w	r3, [sp, #106]	; 0x6a
 800a594:	041b      	lsls	r3, r3, #16
 800a596:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800a59a:	f89d 2068 	ldrb.w	r2, [sp, #104]	; 0x68
 800a59e:	4313      	orrs	r3, r2
 800a5a0:	f89d 2069 	ldrb.w	r2, [sp, #105]	; 0x69
 800a5a4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800a5a8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a5ac:	6463      	str	r3, [r4, #68]	; 0x44
 800a5ae:	f89d 206f 	ldrb.w	r2, [sp, #111]	; 0x6f
 800a5b2:	f89d 306e 	ldrb.w	r3, [sp, #110]	; 0x6e
 800a5b6:	041b      	lsls	r3, r3, #16
 800a5b8:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800a5bc:	f89d 206c 	ldrb.w	r2, [sp, #108]	; 0x6c
 800a5c0:	4313      	orrs	r3, r2
 800a5c2:	f89d 206d 	ldrb.w	r2, [sp, #109]	; 0x6d
 800a5c6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800a5ca:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800a5ce:	64a3      	str	r3, [r4, #72]	; 0x48
 800a5d0:	f89d 2073 	ldrb.w	r2, [sp, #115]	; 0x73
 800a5d4:	f89d 3072 	ldrb.w	r3, [sp, #114]	; 0x72
 800a5d8:	041b      	lsls	r3, r3, #16
 800a5da:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800a5de:	f89d 2070 	ldrb.w	r2, [sp, #112]	; 0x70
 800a5e2:	4313      	orrs	r3, r2
 800a5e4:	f89d 2071 	ldrb.w	r2, [sp, #113]	; 0x71
 800a5e8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800a5ec:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800a5f0:	64e3      	str	r3, [r4, #76]	; 0x4c
 800a5f2:	f89d 2077 	ldrb.w	r2, [sp, #119]	; 0x77
 800a5f6:	f89d 3076 	ldrb.w	r3, [sp, #118]	; 0x76
 800a5fa:	041b      	lsls	r3, r3, #16
 800a5fc:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800a600:	f89d 2074 	ldrb.w	r2, [sp, #116]	; 0x74
 800a604:	4313      	orrs	r3, r2
 800a606:	f89d 2075 	ldrb.w	r2, [sp, #117]	; 0x75
 800a60a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800a60e:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800a612:	6523      	str	r3, [r4, #80]	; 0x50
 800a614:	f89d 2085 	ldrb.w	r2, [sp, #133]	; 0x85
 800a618:	f89d 3084 	ldrb.w	r3, [sp, #132]	; 0x84
 800a61c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800a620:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800a624:	f8a4 3054 	strh.w	r3, [r4, #84]	; 0x54
 800a628:	f89d 2095 	ldrb.w	r2, [sp, #149]	; 0x95
 800a62c:	f89d 3094 	ldrb.w	r3, [sp, #148]	; 0x94
 800a630:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800a634:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a638:	f8a4 3056 	strh.w	r3, [r4, #86]	; 0x56
 800a63c:	f89d 20af 	ldrb.w	r2, [sp, #175]	; 0xaf
 800a640:	f89d 30ae 	ldrb.w	r3, [sp, #174]	; 0xae
 800a644:	041b      	lsls	r3, r3, #16
 800a646:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800a64a:	f89d 20ac 	ldrb.w	r2, [sp, #172]	; 0xac
 800a64e:	4313      	orrs	r3, r2
 800a650:	f89d 20ad 	ldrb.w	r2, [sp, #173]	; 0xad
 800a654:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800a658:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 800a65c:	65a3      	str	r3, [r4, #88]	; 0x58
 800a65e:	f89d 20b3 	ldrb.w	r2, [sp, #179]	; 0xb3
 800a662:	f89d 30b2 	ldrb.w	r3, [sp, #178]	; 0xb2
 800a666:	041b      	lsls	r3, r3, #16
 800a668:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800a66c:	f89d 20b0 	ldrb.w	r2, [sp, #176]	; 0xb0
 800a670:	4313      	orrs	r3, r2
 800a672:	f89d 20b1 	ldrb.w	r2, [sp, #177]	; 0xb1
 800a676:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800a67a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a67e:	65e3      	str	r3, [r4, #92]	; 0x5c
 800a680:	f89d 20b7 	ldrb.w	r2, [sp, #183]	; 0xb7
 800a684:	f89d 30b6 	ldrb.w	r3, [sp, #182]	; 0xb6
 800a688:	041b      	lsls	r3, r3, #16
 800a68a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800a68e:	f89d 20b4 	ldrb.w	r2, [sp, #180]	; 0xb4
 800a692:	4313      	orrs	r3, r2
 800a694:	f89d 20b5 	ldrb.w	r2, [sp, #181]	; 0xb5
 800a698:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800a69c:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800a6a0:	6623      	str	r3, [r4, #96]	; 0x60
 800a6a2:	f89d 20bb 	ldrb.w	r2, [sp, #187]	; 0xbb
 800a6a6:	f89d 30ba 	ldrb.w	r3, [sp, #186]	; 0xba
 800a6aa:	041b      	lsls	r3, r3, #16
 800a6ac:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800a6b0:	f89d 20b8 	ldrb.w	r2, [sp, #184]	; 0xb8
 800a6b4:	4313      	orrs	r3, r2
 800a6b6:	f89d 20b9 	ldrb.w	r2, [sp, #185]	; 0xb9
 800a6ba:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800a6be:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800a6c2:	6663      	str	r3, [r4, #100]	; 0x64
 800a6c4:	f89d 20bf 	ldrb.w	r2, [sp, #191]	; 0xbf
 800a6c8:	f89d 30be 	ldrb.w	r3, [sp, #190]	; 0xbe
 800a6cc:	041b      	lsls	r3, r3, #16
 800a6ce:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800a6d2:	f89d 20bc 	ldrb.w	r2, [sp, #188]	; 0xbc
 800a6d6:	4313      	orrs	r3, r2
 800a6d8:	f89d 20bd 	ldrb.w	r2, [sp, #189]	; 0xbd
 800a6dc:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800a6e0:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800a6e4:	66a3      	str	r3, [r4, #104]	; 0x68
 800a6e6:	f89d 20cd 	ldrb.w	r2, [sp, #205]	; 0xcd
 800a6ea:	f89d 30cc 	ldrb.w	r3, [sp, #204]	; 0xcc
 800a6ee:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800a6f2:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800a6f6:	f8a4 306c 	strh.w	r3, [r4, #108]	; 0x6c
 800a6fa:	f89d 20dd 	ldrb.w	r2, [sp, #221]	; 0xdd
 800a6fe:	f89d 30dc 	ldrb.w	r3, [sp, #220]	; 0xdc
 800a702:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800a706:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a70a:	f8a4 306e 	strh.w	r3, [r4, #110]	; 0x6e
 800a70e:	e63c      	b.n	800a38a <ull_readdiagnostics+0x3d0>
 800a710:	ab02      	add	r3, sp, #8
 800a712:	9300      	str	r3, [sp, #0]
 800a714:	2328      	movs	r3, #40	; 0x28
 800a716:	2200      	movs	r2, #0
 800a718:	f44f 2140 	mov.w	r1, #786432	; 0xc0000
 800a71c:	f7ff fc0d 	bl	8009f3a <dwt_readfromdevice>
 800a720:	e654      	b.n	800a3cc <ull_readdiagnostics+0x412>
	...

0800a724 <ull_readrxtimestamp>:
 800a724:	b500      	push	{lr}
 800a726:	b083      	sub	sp, #12
 800a728:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800a72a:	7b9b      	ldrb	r3, [r3, #14]
 800a72c:	2b01      	cmp	r3, #1
 800a72e:	d00b      	beq.n	800a748 <ull_readrxtimestamp+0x24>
 800a730:	2b03      	cmp	r3, #3
 800a732:	d110      	bne.n	800a756 <ull_readrxtimestamp+0x32>
 800a734:	9100      	str	r1, [sp, #0]
 800a736:	2305      	movs	r3, #5
 800a738:	2204      	movs	r2, #4
 800a73a:	f44f 11f0 	mov.w	r1, #1966080	; 0x1e0000
 800a73e:	f7ff fbfc 	bl	8009f3a <dwt_readfromdevice>
 800a742:	b003      	add	sp, #12
 800a744:	f85d fb04 	ldr.w	pc, [sp], #4
 800a748:	9100      	str	r1, [sp, #0]
 800a74a:	2305      	movs	r3, #5
 800a74c:	2200      	movs	r2, #0
 800a74e:	4905      	ldr	r1, [pc, #20]	; (800a764 <ull_readrxtimestamp+0x40>)
 800a750:	f7ff fbf3 	bl	8009f3a <dwt_readfromdevice>
 800a754:	e7f5      	b.n	800a742 <ull_readrxtimestamp+0x1e>
 800a756:	9100      	str	r1, [sp, #0]
 800a758:	2305      	movs	r3, #5
 800a75a:	2200      	movs	r2, #0
 800a75c:	2160      	movs	r1, #96	; 0x60
 800a75e:	f7ff fbec 	bl	8009f3a <dwt_readfromdevice>
 800a762:	e7ee      	b.n	800a742 <ull_readrxtimestamp+0x1e>
 800a764:	00180004 	.word	0x00180004

0800a768 <dwt_writetodevice>:
 800a768:	b510      	push	{r4, lr}
 800a76a:	b082      	sub	sp, #8
 800a76c:	f44f 4400 	mov.w	r4, #32768	; 0x8000
 800a770:	9401      	str	r4, [sp, #4]
 800a772:	9c04      	ldr	r4, [sp, #16]
 800a774:	9400      	str	r4, [sp, #0]
 800a776:	f7ff fb62 	bl	8009e3e <dwt_xfer3xxx>
 800a77a:	b002      	add	sp, #8
 800a77c:	bd10      	pop	{r4, pc}

0800a77e <dwt_write16bitoffsetreg>:
 800a77e:	b500      	push	{lr}
 800a780:	b085      	sub	sp, #20
 800a782:	f88d 300c 	strb.w	r3, [sp, #12]
 800a786:	0a1b      	lsrs	r3, r3, #8
 800a788:	f88d 300d 	strb.w	r3, [sp, #13]
 800a78c:	ab03      	add	r3, sp, #12
 800a78e:	9300      	str	r3, [sp, #0]
 800a790:	2302      	movs	r3, #2
 800a792:	b292      	uxth	r2, r2
 800a794:	f7ff ffe8 	bl	800a768 <dwt_writetodevice>
 800a798:	b005      	add	sp, #20
 800a79a:	f85d fb04 	ldr.w	pc, [sp], #4
	...

0800a7a0 <ull_force_clocks>:
 800a7a0:	b508      	push	{r3, lr}
 800a7a2:	2901      	cmp	r1, #1
 800a7a4:	d002      	beq.n	800a7ac <ull_force_clocks+0xc>
 800a7a6:	2905      	cmp	r1, #5
 800a7a8:	d007      	beq.n	800a7ba <ull_force_clocks+0x1a>
 800a7aa:	bd08      	pop	{r3, pc}
 800a7ac:	f641 0322 	movw	r3, #6178	; 0x1822
 800a7b0:	2200      	movs	r2, #0
 800a7b2:	4905      	ldr	r1, [pc, #20]	; (800a7c8 <ull_force_clocks+0x28>)
 800a7b4:	f7ff ffe3 	bl	800a77e <dwt_write16bitoffsetreg>
 800a7b8:	e7f7      	b.n	800a7aa <ull_force_clocks+0xa>
 800a7ba:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a7be:	2200      	movs	r2, #0
 800a7c0:	4901      	ldr	r1, [pc, #4]	; (800a7c8 <ull_force_clocks+0x28>)
 800a7c2:	f7ff ffdc 	bl	800a77e <dwt_write16bitoffsetreg>
 800a7c6:	e7f0      	b.n	800a7aa <ull_force_clocks+0xa>
 800a7c8:	00110004 	.word	0x00110004

0800a7cc <__dwt_otp_write_wdata_id_reg>:
 800a7cc:	b538      	push	{r3, r4, r5, lr}
 800a7ce:	4605      	mov	r5, r0
 800a7d0:	460c      	mov	r4, r1
 800a7d2:	f441 7300 	orr.w	r3, r1, #512	; 0x200
 800a7d6:	b29b      	uxth	r3, r3
 800a7d8:	2200      	movs	r2, #0
 800a7da:	f44f 2130 	mov.w	r1, #720896	; 0xb0000
 800a7de:	f7ff ffce 	bl	800a77e <dwt_write16bitoffsetreg>
 800a7e2:	b2a3      	uxth	r3, r4
 800a7e4:	2200      	movs	r2, #0
 800a7e6:	f44f 2130 	mov.w	r1, #720896	; 0xb0000
 800a7ea:	4628      	mov	r0, r5
 800a7ec:	f7ff ffc7 	bl	800a77e <dwt_write16bitoffsetreg>
 800a7f0:	bd38      	pop	{r3, r4, r5, pc}
	...

0800a7f4 <_dwt_otpread>:
 800a7f4:	b570      	push	{r4, r5, r6, lr}
 800a7f6:	4604      	mov	r4, r0
 800a7f8:	460e      	mov	r6, r1
 800a7fa:	4d0c      	ldr	r5, [pc, #48]	; (800a82c <_dwt_otpread+0x38>)
 800a7fc:	2301      	movs	r3, #1
 800a7fe:	2200      	movs	r2, #0
 800a800:	4629      	mov	r1, r5
 800a802:	f7ff ffbc 	bl	800a77e <dwt_write16bitoffsetreg>
 800a806:	4633      	mov	r3, r6
 800a808:	2200      	movs	r2, #0
 800a80a:	4909      	ldr	r1, [pc, #36]	; (800a830 <_dwt_otpread+0x3c>)
 800a80c:	4620      	mov	r0, r4
 800a80e:	f7ff ffb6 	bl	800a77e <dwt_write16bitoffsetreg>
 800a812:	2302      	movs	r3, #2
 800a814:	2200      	movs	r2, #0
 800a816:	4629      	mov	r1, r5
 800a818:	4620      	mov	r0, r4
 800a81a:	f7ff ffb0 	bl	800a77e <dwt_write16bitoffsetreg>
 800a81e:	2200      	movs	r2, #0
 800a820:	4904      	ldr	r1, [pc, #16]	; (800a834 <_dwt_otpread+0x40>)
 800a822:	4620      	mov	r0, r4
 800a824:	f7ff fb93 	bl	8009f4e <dwt_read32bitoffsetreg>
 800a828:	bd70      	pop	{r4, r5, r6, pc}
 800a82a:	bf00      	nop
 800a82c:	000b0008 	.word	0x000b0008
 800a830:	000b0004 	.word	0x000b0004
 800a834:	000b0010 	.word	0x000b0010

0800a838 <dwt_write32bitoffsetreg>:
 800a838:	b510      	push	{r4, lr}
 800a83a:	b084      	sub	sp, #16
 800a83c:	f88d 300c 	strb.w	r3, [sp, #12]
 800a840:	0a1c      	lsrs	r4, r3, #8
 800a842:	f88d 400d 	strb.w	r4, [sp, #13]
 800a846:	0c1c      	lsrs	r4, r3, #16
 800a848:	f88d 400e 	strb.w	r4, [sp, #14]
 800a84c:	0e1b      	lsrs	r3, r3, #24
 800a84e:	f88d 300f 	strb.w	r3, [sp, #15]
 800a852:	ab03      	add	r3, sp, #12
 800a854:	9300      	str	r3, [sp, #0]
 800a856:	2304      	movs	r3, #4
 800a858:	b292      	uxth	r2, r2
 800a85a:	f7ff ff85 	bl	800a768 <dwt_writetodevice>
 800a85e:	b004      	add	sp, #16
 800a860:	bd10      	pop	{r4, pc}

0800a862 <_dwt_adjust_delaytime>:
 800a862:	b538      	push	{r3, r4, r5, lr}
 800a864:	4604      	mov	r4, r0
 800a866:	b989      	cbnz	r1, 800a88c <_dwt_adjust_delaytime+0x2a>
 800a868:	2200      	movs	r2, #0
 800a86a:	2128      	movs	r1, #40	; 0x28
 800a86c:	f7ff fb6f 	bl	8009f4e <dwt_read32bitoffsetreg>
 800a870:	4605      	mov	r5, r0
 800a872:	2201      	movs	r2, #1
 800a874:	f44f 2160 	mov.w	r1, #917504	; 0xe0000
 800a878:	4620      	mov	r0, r4
 800a87a:	f7ff fb90 	bl	8009f9e <dwt_read8bitoffsetreg>
 800a87e:	1a2b      	subs	r3, r5, r0
 800a880:	2200      	movs	r2, #0
 800a882:	2128      	movs	r1, #40	; 0x28
 800a884:	4620      	mov	r0, r4
 800a886:	f7ff ffd7 	bl	800a838 <dwt_write32bitoffsetreg>
 800a88a:	bd38      	pop	{r3, r4, r5, pc}
 800a88c:	2200      	movs	r2, #0
 800a88e:	2128      	movs	r1, #40	; 0x28
 800a890:	f7ff fb5d 	bl	8009f4e <dwt_read32bitoffsetreg>
 800a894:	4605      	mov	r5, r0
 800a896:	2201      	movs	r2, #1
 800a898:	217c      	movs	r1, #124	; 0x7c
 800a89a:	4620      	mov	r0, r4
 800a89c:	f7ff fb7f 	bl	8009f9e <dwt_read8bitoffsetreg>
 800a8a0:	1a2b      	subs	r3, r5, r0
 800a8a2:	2200      	movs	r2, #0
 800a8a4:	2128      	movs	r1, #40	; 0x28
 800a8a6:	4620      	mov	r0, r4
 800a8a8:	f7ff ffc6 	bl	800a838 <dwt_write32bitoffsetreg>
 800a8ac:	e7ed      	b.n	800a88a <_dwt_adjust_delaytime+0x28>

0800a8ae <ull_setrxaftertxdelay>:
 800a8ae:	b538      	push	{r3, r4, r5, lr}
 800a8b0:	4605      	mov	r5, r0
 800a8b2:	460c      	mov	r4, r1
 800a8b4:	2200      	movs	r2, #0
 800a8b6:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800a8ba:	f7ff fb48 	bl	8009f4e <dwt_read32bitoffsetreg>
 800a8be:	0d00      	lsrs	r0, r0, #20
 800a8c0:	0500      	lsls	r0, r0, #20
 800a8c2:	f3c4 0313 	ubfx	r3, r4, #0, #20
 800a8c6:	4303      	orrs	r3, r0
 800a8c8:	2200      	movs	r2, #0
 800a8ca:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800a8ce:	4628      	mov	r0, r5
 800a8d0:	f7ff ffb2 	bl	800a838 <dwt_write32bitoffsetreg>
 800a8d4:	bd38      	pop	{r3, r4, r5, pc}

0800a8d6 <ull_setlnapamode>:
 800a8d6:	b538      	push	{r3, r4, r5, lr}
 800a8d8:	4605      	mov	r5, r0
 800a8da:	460c      	mov	r4, r1
 800a8dc:	2200      	movs	r2, #0
 800a8de:	f44f 21a0 	mov.w	r1, #327680	; 0x50000
 800a8e2:	f7ff fb34 	bl	8009f4e <dwt_read32bitoffsetreg>
 800a8e6:	f420 337c 	bic.w	r3, r0, #258048	; 0x3f000
 800a8ea:	f014 0f01 	tst.w	r4, #1
 800a8ee:	bf18      	it	ne
 800a8f0:	f443 3380 	orrne.w	r3, r3, #65536	; 0x10000
 800a8f4:	f014 0f02 	tst.w	r4, #2
 800a8f8:	bf18      	it	ne
 800a8fa:	f443 5300 	orrne.w	r3, r3, #8192	; 0x2000
 800a8fe:	f014 0f04 	tst.w	r4, #4
 800a902:	bf18      	it	ne
 800a904:	f443 3390 	orrne.w	r3, r3, #73728	; 0x12000
 800a908:	2200      	movs	r2, #0
 800a90a:	f44f 21a0 	mov.w	r1, #327680	; 0x50000
 800a90e:	4628      	mov	r0, r5
 800a910:	f7ff ff92 	bl	800a838 <dwt_write32bitoffsetreg>
 800a914:	bd38      	pop	{r3, r4, r5, pc}
	...

0800a918 <ull_configurestskey>:
 800a918:	b538      	push	{r3, r4, r5, lr}
 800a91a:	4605      	mov	r5, r0
 800a91c:	460c      	mov	r4, r1
 800a91e:	680b      	ldr	r3, [r1, #0]
 800a920:	2200      	movs	r2, #0
 800a922:	490b      	ldr	r1, [pc, #44]	; (800a950 <ull_configurestskey+0x38>)
 800a924:	f7ff ff88 	bl	800a838 <dwt_write32bitoffsetreg>
 800a928:	6863      	ldr	r3, [r4, #4]
 800a92a:	2200      	movs	r2, #0
 800a92c:	4909      	ldr	r1, [pc, #36]	; (800a954 <ull_configurestskey+0x3c>)
 800a92e:	4628      	mov	r0, r5
 800a930:	f7ff ff82 	bl	800a838 <dwt_write32bitoffsetreg>
 800a934:	68a3      	ldr	r3, [r4, #8]
 800a936:	2200      	movs	r2, #0
 800a938:	4907      	ldr	r1, [pc, #28]	; (800a958 <ull_configurestskey+0x40>)
 800a93a:	4628      	mov	r0, r5
 800a93c:	f7ff ff7c 	bl	800a838 <dwt_write32bitoffsetreg>
 800a940:	68e3      	ldr	r3, [r4, #12]
 800a942:	2200      	movs	r2, #0
 800a944:	4905      	ldr	r1, [pc, #20]	; (800a95c <ull_configurestskey+0x44>)
 800a946:	4628      	mov	r0, r5
 800a948:	f7ff ff76 	bl	800a838 <dwt_write32bitoffsetreg>
 800a94c:	bd38      	pop	{r3, r4, r5, pc}
 800a94e:	bf00      	nop
 800a950:	0002000c 	.word	0x0002000c
 800a954:	00020010 	.word	0x00020010
 800a958:	00020014 	.word	0x00020014
 800a95c:	00020018 	.word	0x00020018

0800a960 <ull_configurestsiv>:
 800a960:	b538      	push	{r3, r4, r5, lr}
 800a962:	4605      	mov	r5, r0
 800a964:	460c      	mov	r4, r1
 800a966:	680b      	ldr	r3, [r1, #0]
 800a968:	2200      	movs	r2, #0
 800a96a:	490b      	ldr	r1, [pc, #44]	; (800a998 <ull_configurestsiv+0x38>)
 800a96c:	f7ff ff64 	bl	800a838 <dwt_write32bitoffsetreg>
 800a970:	6863      	ldr	r3, [r4, #4]
 800a972:	2200      	movs	r2, #0
 800a974:	4909      	ldr	r1, [pc, #36]	; (800a99c <ull_configurestsiv+0x3c>)
 800a976:	4628      	mov	r0, r5
 800a978:	f7ff ff5e 	bl	800a838 <dwt_write32bitoffsetreg>
 800a97c:	68a3      	ldr	r3, [r4, #8]
 800a97e:	2200      	movs	r2, #0
 800a980:	4907      	ldr	r1, [pc, #28]	; (800a9a0 <ull_configurestsiv+0x40>)
 800a982:	4628      	mov	r0, r5
 800a984:	f7ff ff58 	bl	800a838 <dwt_write32bitoffsetreg>
 800a988:	68e3      	ldr	r3, [r4, #12]
 800a98a:	2200      	movs	r2, #0
 800a98c:	4905      	ldr	r1, [pc, #20]	; (800a9a4 <ull_configurestsiv+0x44>)
 800a98e:	4628      	mov	r0, r5
 800a990:	f7ff ff52 	bl	800a838 <dwt_write32bitoffsetreg>
 800a994:	bd38      	pop	{r3, r4, r5, pc}
 800a996:	bf00      	nop
 800a998:	0002001c 	.word	0x0002001c
 800a99c:	00020020 	.word	0x00020020
 800a9a0:	00020024 	.word	0x00020024
 800a9a4:	00020028 	.word	0x00020028

0800a9a8 <ull_configmrxlut>:
 800a9a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a9ac:	4604      	mov	r4, r0
 800a9ae:	2905      	cmp	r1, #5
 800a9b0:	d03a      	beq.n	800aa28 <ull_configmrxlut+0x80>
 800a9b2:	4d23      	ldr	r5, [pc, #140]	; (800aa40 <ull_configmrxlut+0x98>)
 800a9b4:	462e      	mov	r6, r5
 800a9b6:	4f23      	ldr	r7, [pc, #140]	; (800aa44 <ull_configmrxlut+0x9c>)
 800a9b8:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 800aa80 <ull_configmrxlut+0xd8>
 800a9bc:	f8df 90c4 	ldr.w	r9, [pc, #196]	; 800aa84 <ull_configmrxlut+0xdc>
 800a9c0:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800aa88 <ull_configmrxlut+0xe0>
 800a9c4:	4b20      	ldr	r3, [pc, #128]	; (800aa48 <ull_configmrxlut+0xa0>)
 800a9c6:	2200      	movs	r2, #0
 800a9c8:	4920      	ldr	r1, [pc, #128]	; (800aa4c <ull_configmrxlut+0xa4>)
 800a9ca:	4620      	mov	r0, r4
 800a9cc:	f7ff ff34 	bl	800a838 <dwt_write32bitoffsetreg>
 800a9d0:	4653      	mov	r3, sl
 800a9d2:	2200      	movs	r2, #0
 800a9d4:	491e      	ldr	r1, [pc, #120]	; (800aa50 <ull_configmrxlut+0xa8>)
 800a9d6:	4620      	mov	r0, r4
 800a9d8:	f7ff ff2e 	bl	800a838 <dwt_write32bitoffsetreg>
 800a9dc:	464b      	mov	r3, r9
 800a9de:	2200      	movs	r2, #0
 800a9e0:	491c      	ldr	r1, [pc, #112]	; (800aa54 <ull_configmrxlut+0xac>)
 800a9e2:	4620      	mov	r0, r4
 800a9e4:	f7ff ff28 	bl	800a838 <dwt_write32bitoffsetreg>
 800a9e8:	4643      	mov	r3, r8
 800a9ea:	2200      	movs	r2, #0
 800a9ec:	491a      	ldr	r1, [pc, #104]	; (800aa58 <ull_configmrxlut+0xb0>)
 800a9ee:	4620      	mov	r0, r4
 800a9f0:	f7ff ff22 	bl	800a838 <dwt_write32bitoffsetreg>
 800a9f4:	463b      	mov	r3, r7
 800a9f6:	2200      	movs	r2, #0
 800a9f8:	4918      	ldr	r1, [pc, #96]	; (800aa5c <ull_configmrxlut+0xb4>)
 800a9fa:	4620      	mov	r0, r4
 800a9fc:	f7ff ff1c 	bl	800a838 <dwt_write32bitoffsetreg>
 800aa00:	4633      	mov	r3, r6
 800aa02:	2200      	movs	r2, #0
 800aa04:	4916      	ldr	r1, [pc, #88]	; (800aa60 <ull_configmrxlut+0xb8>)
 800aa06:	4620      	mov	r0, r4
 800aa08:	f7ff ff16 	bl	800a838 <dwt_write32bitoffsetreg>
 800aa0c:	462b      	mov	r3, r5
 800aa0e:	2200      	movs	r2, #0
 800aa10:	4914      	ldr	r1, [pc, #80]	; (800aa64 <ull_configmrxlut+0xbc>)
 800aa12:	4620      	mov	r0, r4
 800aa14:	f7ff ff10 	bl	800a838 <dwt_write32bitoffsetreg>
 800aa18:	4b13      	ldr	r3, [pc, #76]	; (800aa68 <ull_configmrxlut+0xc0>)
 800aa1a:	2200      	movs	r2, #0
 800aa1c:	4913      	ldr	r1, [pc, #76]	; (800aa6c <ull_configmrxlut+0xc4>)
 800aa1e:	4620      	mov	r0, r4
 800aa20:	f7ff ff0a 	bl	800a838 <dwt_write32bitoffsetreg>
 800aa24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aa28:	4d11      	ldr	r5, [pc, #68]	; (800aa70 <ull_configmrxlut+0xc8>)
 800aa2a:	4e12      	ldr	r6, [pc, #72]	; (800aa74 <ull_configmrxlut+0xcc>)
 800aa2c:	4f12      	ldr	r7, [pc, #72]	; (800aa78 <ull_configmrxlut+0xd0>)
 800aa2e:	f8df 805c 	ldr.w	r8, [pc, #92]	; 800aa8c <ull_configmrxlut+0xe4>
 800aa32:	f8df 905c 	ldr.w	r9, [pc, #92]	; 800aa90 <ull_configmrxlut+0xe8>
 800aa36:	f8df a05c 	ldr.w	sl, [pc, #92]	; 800aa94 <ull_configmrxlut+0xec>
 800aa3a:	4b10      	ldr	r3, [pc, #64]	; (800aa7c <ull_configmrxlut+0xd4>)
 800aa3c:	e7c3      	b.n	800a9c6 <ull_configmrxlut+0x1e>
 800aa3e:	bf00      	nop
 800aa40:	0002afb5 	.word	0x0002afb5
 800aa44:	0002af7d 	.word	0x0002af7d
 800aa48:	0002a8fe 	.word	0x0002a8fe
 800aa4c:	00030038 	.word	0x00030038
 800aa50:	0003003c 	.word	0x0003003c
 800aa54:	00030040 	.word	0x00030040
 800aa58:	00030044 	.word	0x00030044
 800aa5c:	00030048 	.word	0x00030048
 800aa60:	0003004c 	.word	0x0003004c
 800aa64:	00030050 	.word	0x00030050
 800aa68:	10000240 	.word	0x10000240
 800aa6c:	0003001c 	.word	0x0003001c
 800aa70:	0001cff5 	.word	0x0001cff5
 800aa74:	0001cfb5 	.word	0x0001cfb5
 800aa78:	0001cf36 	.word	0x0001cf36
 800aa7c:	0001c0fd 	.word	0x0001c0fd
 800aa80:	0002af3e 	.word	0x0002af3e
 800aa84:	0002a5fe 	.word	0x0002a5fe
 800aa88:	0002ac36 	.word	0x0002ac36
 800aa8c:	0001c77e 	.word	0x0001c77e
 800aa90:	0001c6be 	.word	0x0001c6be
 800aa94:	0001c43e 	.word	0x0001c43e

0800aa98 <ull_disable_rftx_blocks>:
 800aa98:	b508      	push	{r3, lr}
 800aa9a:	2300      	movs	r3, #0
 800aa9c:	461a      	mov	r2, r3
 800aa9e:	4902      	ldr	r1, [pc, #8]	; (800aaa8 <ull_disable_rftx_blocks+0x10>)
 800aaa0:	f7ff feca 	bl	800a838 <dwt_write32bitoffsetreg>
 800aaa4:	bd08      	pop	{r3, pc}
 800aaa6:	bf00      	nop
 800aaa8:	00070004 	.word	0x00070004

0800aaac <ull_disable_rf_tx>:
 800aaac:	b538      	push	{r3, r4, r5, lr}
 800aaae:	4604      	mov	r4, r0
 800aab0:	460d      	mov	r5, r1
 800aab2:	2300      	movs	r3, #0
 800aab4:	461a      	mov	r2, r3
 800aab6:	490a      	ldr	r1, [pc, #40]	; (800aae0 <ull_disable_rf_tx+0x34>)
 800aab8:	f7ff febe 	bl	800a838 <dwt_write32bitoffsetreg>
 800aabc:	2300      	movs	r3, #0
 800aabe:	461a      	mov	r2, r3
 800aac0:	f44f 21e0 	mov.w	r1, #458752	; 0x70000
 800aac4:	4620      	mov	r0, r4
 800aac6:	f7ff feb7 	bl	800a838 <dwt_write32bitoffsetreg>
 800aaca:	b905      	cbnz	r5, 800aace <ull_disable_rf_tx+0x22>
 800aacc:	bd38      	pop	{r3, r4, r5, pc}
 800aace:	f04f 53e0 	mov.w	r3, #469762048	; 0x1c000000
 800aad2:	2200      	movs	r2, #0
 800aad4:	4903      	ldr	r1, [pc, #12]	; (800aae4 <ull_disable_rf_tx+0x38>)
 800aad6:	4620      	mov	r0, r4
 800aad8:	f7ff feae 	bl	800a838 <dwt_write32bitoffsetreg>
 800aadc:	e7f6      	b.n	800aacc <ull_disable_rf_tx+0x20>
 800aade:	bf00      	nop
 800aae0:	00070048 	.word	0x00070048
 800aae4:	00070014 	.word	0x00070014

0800aae8 <ull_readrxdata>:
 800aae8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800aaea:	b083      	sub	sp, #12
 800aaec:	6d04      	ldr	r4, [r0, #80]	; 0x50
 800aaee:	7ba4      	ldrb	r4, [r4, #14]
 800aaf0:	2c03      	cmp	r4, #3
 800aaf2:	bf0c      	ite	eq
 800aaf4:	f44f 1c98 	moveq.w	ip, #1245184	; 0x130000
 800aaf8:	f44f 1c90 	movne.w	ip, #1179648	; 0x120000
 800aafc:	189c      	adds	r4, r3, r2
 800aafe:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 800ab02:	da19      	bge.n	800ab38 <ull_readrxdata+0x50>
 800ab04:	461d      	mov	r5, r3
 800ab06:	4616      	mov	r6, r2
 800ab08:	460f      	mov	r7, r1
 800ab0a:	4604      	mov	r4, r0
 800ab0c:	2b7f      	cmp	r3, #127	; 0x7f
 800ab0e:	d915      	bls.n	800ab3c <ull_readrxdata+0x54>
 800ab10:	ea4f 431c 	mov.w	r3, ip, lsr #16
 800ab14:	2200      	movs	r2, #0
 800ab16:	490d      	ldr	r1, [pc, #52]	; (800ab4c <ull_readrxdata+0x64>)
 800ab18:	f7ff fe8e 	bl	800a838 <dwt_write32bitoffsetreg>
 800ab1c:	462b      	mov	r3, r5
 800ab1e:	2200      	movs	r2, #0
 800ab20:	490b      	ldr	r1, [pc, #44]	; (800ab50 <ull_readrxdata+0x68>)
 800ab22:	4620      	mov	r0, r4
 800ab24:	f7ff fe88 	bl	800a838 <dwt_write32bitoffsetreg>
 800ab28:	9700      	str	r7, [sp, #0]
 800ab2a:	4633      	mov	r3, r6
 800ab2c:	2200      	movs	r2, #0
 800ab2e:	f44f 11e8 	mov.w	r1, #1900544	; 0x1d0000
 800ab32:	4620      	mov	r0, r4
 800ab34:	f7ff fa01 	bl	8009f3a <dwt_readfromdevice>
 800ab38:	b003      	add	sp, #12
 800ab3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ab3c:	9100      	str	r1, [sp, #0]
 800ab3e:	4613      	mov	r3, r2
 800ab40:	462a      	mov	r2, r5
 800ab42:	4661      	mov	r1, ip
 800ab44:	f7ff f9f9 	bl	8009f3a <dwt_readfromdevice>
 800ab48:	e7f6      	b.n	800ab38 <ull_readrxdata+0x50>
 800ab4a:	bf00      	nop
 800ab4c:	001f0004 	.word	0x001f0004
 800ab50:	001f0008 	.word	0x001f0008

0800ab54 <dwt_write8bitoffsetreg>:
 800ab54:	b510      	push	{r4, lr}
 800ab56:	b084      	sub	sp, #16
 800ab58:	ac04      	add	r4, sp, #16
 800ab5a:	f804 3d01 	strb.w	r3, [r4, #-1]!
 800ab5e:	9400      	str	r4, [sp, #0]
 800ab60:	2301      	movs	r3, #1
 800ab62:	b292      	uxth	r2, r2
 800ab64:	f7ff fe00 	bl	800a768 <dwt_writetodevice>
 800ab68:	b004      	add	sp, #16
 800ab6a:	bd10      	pop	{r4, pc}

0800ab6c <ull_getframelength>:
 800ab6c:	b510      	push	{r4, lr}
 800ab6e:	4604      	mov	r4, r0
 800ab70:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800ab72:	7b9b      	ldrb	r3, [r3, #14]
 800ab74:	2b01      	cmp	r3, #1
 800ab76:	d013      	beq.n	800aba0 <ull_getframelength+0x34>
 800ab78:	2b03      	cmp	r3, #3
 800ab7a:	d11d      	bne.n	800abb8 <ull_getframelength+0x4c>
 800ab7c:	23f0      	movs	r3, #240	; 0xf0
 800ab7e:	2200      	movs	r2, #0
 800ab80:	4912      	ldr	r1, [pc, #72]	; (800abcc <ull_getframelength+0x60>)
 800ab82:	f7ff ffe7 	bl	800ab54 <dwt_write8bitoffsetreg>
 800ab86:	2200      	movs	r2, #0
 800ab88:	f44f 11f0 	mov.w	r1, #1966080	; 0x1e0000
 800ab8c:	4620      	mov	r0, r4
 800ab8e:	f7ff f9f4 	bl	8009f7a <dwt_read16bitoffsetreg>
 800ab92:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800ab94:	7ada      	ldrb	r2, [r3, #11]
 800ab96:	b1a2      	cbz	r2, 800abc2 <ull_getframelength+0x56>
 800ab98:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800ab9c:	83d8      	strh	r0, [r3, #30]
 800ab9e:	bd10      	pop	{r4, pc}
 800aba0:	230f      	movs	r3, #15
 800aba2:	2200      	movs	r2, #0
 800aba4:	4909      	ldr	r1, [pc, #36]	; (800abcc <ull_getframelength+0x60>)
 800aba6:	f7ff ffd5 	bl	800ab54 <dwt_write8bitoffsetreg>
 800abaa:	2200      	movs	r2, #0
 800abac:	f44f 11c0 	mov.w	r1, #1572864	; 0x180000
 800abb0:	4620      	mov	r0, r4
 800abb2:	f7ff f9e2 	bl	8009f7a <dwt_read16bitoffsetreg>
 800abb6:	e7ec      	b.n	800ab92 <ull_getframelength+0x26>
 800abb8:	2200      	movs	r2, #0
 800abba:	214c      	movs	r1, #76	; 0x4c
 800abbc:	f7ff f9dd 	bl	8009f7a <dwt_read16bitoffsetreg>
 800abc0:	e7e7      	b.n	800ab92 <ull_getframelength+0x26>
 800abc2:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 800abc6:	83d8      	strh	r0, [r3, #30]
 800abc8:	e7e9      	b.n	800ab9e <ull_getframelength+0x32>
 800abca:	bf00      	nop
 800abcc:	00010018 	.word	0x00010018

0800abd0 <_dwt_clear_db_events>:
 800abd0:	b510      	push	{r4, lr}
 800abd2:	4604      	mov	r4, r0
 800abd4:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800abd6:	7b9b      	ldrb	r3, [r3, #14]
 800abd8:	2b01      	cmp	r3, #1
 800abda:	d004      	beq.n	800abe6 <_dwt_clear_db_events+0x16>
 800abdc:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800abde:	7b9b      	ldrb	r3, [r3, #14]
 800abe0:	2b03      	cmp	r3, #3
 800abe2:	d006      	beq.n	800abf2 <_dwt_clear_db_events+0x22>
 800abe4:	bd10      	pop	{r4, pc}
 800abe6:	230f      	movs	r3, #15
 800abe8:	2200      	movs	r2, #0
 800abea:	4905      	ldr	r1, [pc, #20]	; (800ac00 <_dwt_clear_db_events+0x30>)
 800abec:	f7ff ffb2 	bl	800ab54 <dwt_write8bitoffsetreg>
 800abf0:	e7f4      	b.n	800abdc <_dwt_clear_db_events+0xc>
 800abf2:	23f0      	movs	r3, #240	; 0xf0
 800abf4:	2200      	movs	r2, #0
 800abf6:	4902      	ldr	r1, [pc, #8]	; (800ac00 <_dwt_clear_db_events+0x30>)
 800abf8:	4620      	mov	r0, r4
 800abfa:	f7ff ffab 	bl	800ab54 <dwt_write8bitoffsetreg>
 800abfe:	e7f1      	b.n	800abe4 <_dwt_clear_db_events+0x14>
 800ac00:	00010018 	.word	0x00010018

0800ac04 <ull_clearaonconfig>:
 800ac04:	b538      	push	{r3, r4, r5, lr}
 800ac06:	4604      	mov	r4, r0
 800ac08:	2300      	movs	r3, #0
 800ac0a:	461a      	mov	r2, r3
 800ac0c:	f44f 2120 	mov.w	r1, #655360	; 0xa0000
 800ac10:	f7ff fdb5 	bl	800a77e <dwt_write16bitoffsetreg>
 800ac14:	2300      	movs	r3, #0
 800ac16:	461a      	mov	r2, r3
 800ac18:	4908      	ldr	r1, [pc, #32]	; (800ac3c <ull_clearaonconfig+0x38>)
 800ac1a:	4620      	mov	r0, r4
 800ac1c:	f7ff ff9a 	bl	800ab54 <dwt_write8bitoffsetreg>
 800ac20:	4d07      	ldr	r5, [pc, #28]	; (800ac40 <ull_clearaonconfig+0x3c>)
 800ac22:	2300      	movs	r3, #0
 800ac24:	461a      	mov	r2, r3
 800ac26:	4629      	mov	r1, r5
 800ac28:	4620      	mov	r0, r4
 800ac2a:	f7ff ff93 	bl	800ab54 <dwt_write8bitoffsetreg>
 800ac2e:	2302      	movs	r3, #2
 800ac30:	2200      	movs	r2, #0
 800ac32:	4629      	mov	r1, r5
 800ac34:	4620      	mov	r0, r4
 800ac36:	f7ff ff8d 	bl	800ab54 <dwt_write8bitoffsetreg>
 800ac3a:	bd38      	pop	{r3, r4, r5, pc}
 800ac3c:	000a0014 	.word	0x000a0014
 800ac40:	000a0004 	.word	0x000a0004

0800ac44 <ull_configeventcounters>:
 800ac44:	b538      	push	{r3, r4, r5, lr}
 800ac46:	4605      	mov	r5, r0
 800ac48:	460c      	mov	r4, r1
 800ac4a:	2302      	movs	r3, #2
 800ac4c:	2200      	movs	r2, #0
 800ac4e:	f44f 2170 	mov.w	r1, #983040	; 0xf0000
 800ac52:	f7ff ff7f 	bl	800ab54 <dwt_write8bitoffsetreg>
 800ac56:	b904      	cbnz	r4, 800ac5a <ull_configeventcounters+0x16>
 800ac58:	bd38      	pop	{r3, r4, r5, pc}
 800ac5a:	2301      	movs	r3, #1
 800ac5c:	2200      	movs	r2, #0
 800ac5e:	f44f 2170 	mov.w	r1, #983040	; 0xf0000
 800ac62:	4628      	mov	r0, r5
 800ac64:	f7ff ff76 	bl	800ab54 <dwt_write8bitoffsetreg>
 800ac68:	e7f6      	b.n	800ac58 <ull_configeventcounters+0x14>
	...

0800ac6c <ull_aon_read>:
 800ac6c:	b538      	push	{r3, r4, r5, lr}
 800ac6e:	4604      	mov	r4, r0
 800ac70:	460b      	mov	r3, r1
 800ac72:	2200      	movs	r2, #0
 800ac74:	490a      	ldr	r1, [pc, #40]	; (800aca0 <ull_aon_read+0x34>)
 800ac76:	f7ff fd82 	bl	800a77e <dwt_write16bitoffsetreg>
 800ac7a:	4d0a      	ldr	r5, [pc, #40]	; (800aca4 <ull_aon_read+0x38>)
 800ac7c:	2388      	movs	r3, #136	; 0x88
 800ac7e:	2200      	movs	r2, #0
 800ac80:	4629      	mov	r1, r5
 800ac82:	4620      	mov	r0, r4
 800ac84:	f7ff ff66 	bl	800ab54 <dwt_write8bitoffsetreg>
 800ac88:	2300      	movs	r3, #0
 800ac8a:	461a      	mov	r2, r3
 800ac8c:	4629      	mov	r1, r5
 800ac8e:	4620      	mov	r0, r4
 800ac90:	f7ff ff60 	bl	800ab54 <dwt_write8bitoffsetreg>
 800ac94:	2200      	movs	r2, #0
 800ac96:	4904      	ldr	r1, [pc, #16]	; (800aca8 <ull_aon_read+0x3c>)
 800ac98:	4620      	mov	r0, r4
 800ac9a:	f7ff f980 	bl	8009f9e <dwt_read8bitoffsetreg>
 800ac9e:	bd38      	pop	{r3, r4, r5, pc}
 800aca0:	000a000c 	.word	0x000a000c
 800aca4:	000a0004 	.word	0x000a0004
 800aca8:	000a0008 	.word	0x000a0008

0800acac <ull_aon_write>:
 800acac:	b570      	push	{r4, r5, r6, lr}
 800acae:	4604      	mov	r4, r0
 800acb0:	460b      	mov	r3, r1
 800acb2:	4615      	mov	r5, r2
 800acb4:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 800acb8:	bf34      	ite	cc
 800acba:	2600      	movcc	r6, #0
 800acbc:	2620      	movcs	r6, #32
 800acbe:	2200      	movs	r2, #0
 800acc0:	490b      	ldr	r1, [pc, #44]	; (800acf0 <ull_aon_write+0x44>)
 800acc2:	f7ff fd5c 	bl	800a77e <dwt_write16bitoffsetreg>
 800acc6:	462b      	mov	r3, r5
 800acc8:	2200      	movs	r2, #0
 800acca:	490a      	ldr	r1, [pc, #40]	; (800acf4 <ull_aon_write+0x48>)
 800accc:	4620      	mov	r0, r4
 800acce:	f7ff ff41 	bl	800ab54 <dwt_write8bitoffsetreg>
 800acd2:	4d09      	ldr	r5, [pc, #36]	; (800acf8 <ull_aon_write+0x4c>)
 800acd4:	f046 0390 	orr.w	r3, r6, #144	; 0x90
 800acd8:	2200      	movs	r2, #0
 800acda:	4629      	mov	r1, r5
 800acdc:	4620      	mov	r0, r4
 800acde:	f7ff ff39 	bl	800ab54 <dwt_write8bitoffsetreg>
 800ace2:	2300      	movs	r3, #0
 800ace4:	461a      	mov	r2, r3
 800ace6:	4629      	mov	r1, r5
 800ace8:	4620      	mov	r0, r4
 800acea:	f7ff ff33 	bl	800ab54 <dwt_write8bitoffsetreg>
 800acee:	bd70      	pop	{r4, r5, r6, pc}
 800acf0:	000a000c 	.word	0x000a000c
 800acf4:	000a0010 	.word	0x000a0010
 800acf8:	000a0004 	.word	0x000a0004

0800acfc <ull_configuresleep>:
 800acfc:	b570      	push	{r4, r5, r6, lr}
 800acfe:	4604      	mov	r4, r0
 800ad00:	460d      	mov	r5, r1
 800ad02:	4616      	mov	r6, r2
 800ad04:	2200      	movs	r2, #0
 800ad06:	f240 110b 	movw	r1, #267	; 0x10b
 800ad0a:	f7ff ffcf 	bl	800acac <ull_aon_write>
 800ad0e:	f44f 7182 	mov.w	r1, #260	; 0x104
 800ad12:	4620      	mov	r0, r4
 800ad14:	f7ff ffaa 	bl	800ac6c <ull_aon_read>
 800ad18:	f000 021f 	and.w	r2, r0, #31
 800ad1c:	f44f 7182 	mov.w	r1, #260	; 0x104
 800ad20:	4620      	mov	r0, r4
 800ad22:	f7ff ffc3 	bl	800acac <ull_aon_write>
 800ad26:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800ad28:	8a1a      	ldrh	r2, [r3, #16]
 800ad2a:	4315      	orrs	r5, r2
 800ad2c:	821d      	strh	r5, [r3, #16]
 800ad2e:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800ad30:	8a1b      	ldrh	r3, [r3, #16]
 800ad32:	2200      	movs	r2, #0
 800ad34:	f44f 2120 	mov.w	r1, #655360	; 0xa0000
 800ad38:	4620      	mov	r0, r4
 800ad3a:	f7ff fd20 	bl	800a77e <dwt_write16bitoffsetreg>
 800ad3e:	4633      	mov	r3, r6
 800ad40:	2200      	movs	r2, #0
 800ad42:	4902      	ldr	r1, [pc, #8]	; (800ad4c <ull_configuresleep+0x50>)
 800ad44:	4620      	mov	r0, r4
 800ad46:	f7ff ff05 	bl	800ab54 <dwt_write8bitoffsetreg>
 800ad4a:	bd70      	pop	{r4, r5, r6, pc}
 800ad4c:	000a0014 	.word	0x000a0014

0800ad50 <ull_writetxdata>:
 800ad50:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ad52:	b083      	sub	sp, #12
 800ad54:	185c      	adds	r4, r3, r1
 800ad56:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 800ad5a:	da24      	bge.n	800ada6 <ull_writetxdata+0x56>
 800ad5c:	461c      	mov	r4, r3
 800ad5e:	4617      	mov	r7, r2
 800ad60:	460e      	mov	r6, r1
 800ad62:	4605      	mov	r5, r0
 800ad64:	2b7f      	cmp	r3, #127	; 0x7f
 800ad66:	d915      	bls.n	800ad94 <ull_writetxdata+0x44>
 800ad68:	2314      	movs	r3, #20
 800ad6a:	2200      	movs	r2, #0
 800ad6c:	490f      	ldr	r1, [pc, #60]	; (800adac <ull_writetxdata+0x5c>)
 800ad6e:	f7ff fd63 	bl	800a838 <dwt_write32bitoffsetreg>
 800ad72:	4623      	mov	r3, r4
 800ad74:	2200      	movs	r2, #0
 800ad76:	490e      	ldr	r1, [pc, #56]	; (800adb0 <ull_writetxdata+0x60>)
 800ad78:	4628      	mov	r0, r5
 800ad7a:	f7ff fd5d 	bl	800a838 <dwt_write32bitoffsetreg>
 800ad7e:	9700      	str	r7, [sp, #0]
 800ad80:	4633      	mov	r3, r6
 800ad82:	2200      	movs	r2, #0
 800ad84:	f44f 11e8 	mov.w	r1, #1900544	; 0x1d0000
 800ad88:	4628      	mov	r0, r5
 800ad8a:	f7ff fced 	bl	800a768 <dwt_writetodevice>
 800ad8e:	2000      	movs	r0, #0
 800ad90:	b003      	add	sp, #12
 800ad92:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ad94:	9200      	str	r2, [sp, #0]
 800ad96:	460b      	mov	r3, r1
 800ad98:	4622      	mov	r2, r4
 800ad9a:	f44f 11a0 	mov.w	r1, #1310720	; 0x140000
 800ad9e:	f7ff fce3 	bl	800a768 <dwt_writetodevice>
 800ada2:	2000      	movs	r0, #0
 800ada4:	e7f4      	b.n	800ad90 <ull_writetxdata+0x40>
 800ada6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800adaa:	e7f1      	b.n	800ad90 <ull_writetxdata+0x40>
 800adac:	001f0004 	.word	0x001f0004
 800adb0:	001f0008 	.word	0x001f0008

0800adb4 <ull_signal_rx_buff_free>:
 800adb4:	b510      	push	{r4, lr}
 800adb6:	b082      	sub	sp, #8
 800adb8:	4604      	mov	r4, r0
 800adba:	2302      	movs	r3, #2
 800adbc:	9301      	str	r3, [sp, #4]
 800adbe:	2200      	movs	r2, #0
 800adc0:	9200      	str	r2, [sp, #0]
 800adc2:	4613      	mov	r3, r2
 800adc4:	2113      	movs	r1, #19
 800adc6:	f7ff f83a 	bl	8009e3e <dwt_xfer3xxx>
 800adca:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800adcc:	7b9a      	ldrb	r2, [r3, #14]
 800adce:	2a03      	cmp	r2, #3
 800add0:	bf0c      	ite	eq
 800add2:	2201      	moveq	r2, #1
 800add4:	2203      	movne	r2, #3
 800add6:	739a      	strb	r2, [r3, #14]
 800add8:	b002      	add	sp, #8
 800adda:	bd10      	pop	{r4, pc}

0800addc <ull_isr>:
 800addc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ade0:	4604      	mov	r4, r0
 800ade2:	2200      	movs	r2, #0
 800ade4:	f44f 11f8 	mov.w	r1, #2031616	; 0x1f0000
 800ade8:	f7ff f8d9 	bl	8009f9e <dwt_read8bitoffsetreg>
 800adec:	4605      	mov	r5, r0
 800adee:	2200      	movs	r2, #0
 800adf0:	2144      	movs	r1, #68	; 0x44
 800adf2:	4620      	mov	r0, r4
 800adf4:	f7ff f8ab 	bl	8009f4e <dwt_read32bitoffsetreg>
 800adf8:	4606      	mov	r6, r0
 800adfa:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800adfc:	2200      	movs	r2, #0
 800adfe:	83da      	strh	r2, [r3, #30]
 800ae00:	f883 2020 	strb.w	r2, [r3, #32]
 800ae04:	619a      	str	r2, [r3, #24]
 800ae06:	839a      	strh	r2, [r3, #28]
 800ae08:	625a      	str	r2, [r3, #36]	; 0x24
 800ae0a:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800ae0c:	625c      	str	r4, [r3, #36]	; 0x24
 800ae0e:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800ae10:	7b9f      	ldrb	r7, [r3, #14]
 800ae12:	2f00      	cmp	r7, #0
 800ae14:	d17f      	bne.n	800af16 <ull_isr+0x13a>
 800ae16:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800ae18:	619e      	str	r6, [r3, #24]
 800ae1a:	f8d4 8050 	ldr.w	r8, [r4, #80]	; 0x50
 800ae1e:	f898 3015 	ldrb.w	r3, [r8, #21]
 800ae22:	f003 0303 	and.w	r3, r3, #3
 800ae26:	2b03      	cmp	r3, #3
 800ae28:	f000 8090 	beq.w	800af4c <ull_isr+0x170>
 800ae2c:	f015 0f80 	tst.w	r5, #128	; 0x80
 800ae30:	f040 8093 	bne.w	800af5a <ull_isr+0x17e>
 800ae34:	f015 0f01 	tst.w	r5, #1
 800ae38:	f040 80c1 	bne.w	800afbe <ull_isr+0x1e2>
 800ae3c:	f015 0f40 	tst.w	r5, #64	; 0x40
 800ae40:	d00b      	beq.n	800ae5a <ull_isr+0x7e>
 800ae42:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ae44:	b113      	cbz	r3, 800ae4c <ull_isr+0x70>
 800ae46:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800ae48:	3018      	adds	r0, #24
 800ae4a:	4798      	blx	r3
 800ae4c:	f44f 73c0 	mov.w	r3, #384	; 0x180
 800ae50:	2202      	movs	r2, #2
 800ae52:	2144      	movs	r1, #68	; 0x44
 800ae54:	4620      	mov	r0, r4
 800ae56:	f7ff fc92 	bl	800a77e <dwt_write16bitoffsetreg>
 800ae5a:	f015 0f08 	tst.w	r5, #8
 800ae5e:	d107      	bne.n	800ae70 <ull_isr+0x94>
 800ae60:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800ae62:	7b9b      	ldrb	r3, [r3, #14]
 800ae64:	2b00      	cmp	r3, #0
 800ae66:	f000 80ea 	beq.w	800b03e <ull_isr+0x262>
 800ae6a:	2f00      	cmp	r7, #0
 800ae6c:	f000 80e7 	beq.w	800b03e <ull_isr+0x262>
 800ae70:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800ae72:	2200      	movs	r2, #0
 800ae74:	f883 2020 	strb.w	r2, [r3, #32]
 800ae78:	f416 2f80 	tst.w	r6, #262144	; 0x40000
 800ae7c:	f000 80ad 	beq.w	800afda <ull_isr+0x1fe>
 800ae80:	6d22      	ldr	r2, [r4, #80]	; 0x50
 800ae82:	f892 3020 	ldrb.w	r3, [r2, #32]
 800ae86:	f043 0308 	orr.w	r3, r3, #8
 800ae8a:	f882 3020 	strb.w	r3, [r2, #32]
 800ae8e:	f44f 2780 	mov.w	r7, #262144	; 0x40000
 800ae92:	f016 5f80 	tst.w	r6, #268435456	; 0x10000000
 800ae96:	d008      	beq.n	800aeaa <ull_isr+0xce>
 800ae98:	6d22      	ldr	r2, [r4, #80]	; 0x50
 800ae9a:	f892 3020 	ldrb.w	r3, [r2, #32]
 800ae9e:	f043 0310 	orr.w	r3, r3, #16
 800aea2:	f882 3020 	strb.w	r3, [r2, #32]
 800aea6:	f047 5780 	orr.w	r7, r7, #268435456	; 0x10000000
 800aeaa:	f416 5f00 	tst.w	r6, #8192	; 0x2000
 800aeae:	d006      	beq.n	800aebe <ull_isr+0xe2>
 800aeb0:	6d22      	ldr	r2, [r4, #80]	; 0x50
 800aeb2:	7d53      	ldrb	r3, [r2, #21]
 800aeb4:	f003 0303 	and.w	r3, r3, #3
 800aeb8:	2b03      	cmp	r3, #3
 800aeba:	f000 809a 	beq.w	800aff2 <ull_isr+0x216>
 800aebe:	f416 4f80 	tst.w	r6, #16384	; 0x4000
 800aec2:	f040 80a2 	bne.w	800b00a <ull_isr+0x22e>
 800aec6:	f447 43de 	orr.w	r3, r7, #28416	; 0x6f00
 800aeca:	2200      	movs	r2, #0
 800aecc:	2144      	movs	r1, #68	; 0x44
 800aece:	4620      	mov	r0, r4
 800aed0:	f7ff fcb2 	bl	800a838 <dwt_write32bitoffsetreg>
 800aed4:	4620      	mov	r0, r4
 800aed6:	f7ff fe7b 	bl	800abd0 <_dwt_clear_db_events>
 800aeda:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800aedc:	8bc3      	ldrh	r3, [r0, #30]
 800aede:	2b00      	cmp	r3, #0
 800aee0:	f040 80a2 	bne.w	800b028 <ull_isr+0x24c>
 800aee4:	7d43      	ldrb	r3, [r0, #21]
 800aee6:	f003 0303 	and.w	r3, r3, #3
 800aeea:	2b03      	cmp	r3, #3
 800aeec:	f000 809c 	beq.w	800b028 <ull_isr+0x24c>
 800aef0:	6983      	ldr	r3, [r0, #24]
 800aef2:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 800aef6:	6183      	str	r3, [r0, #24]
 800aef8:	6d22      	ldr	r2, [r4, #80]	; 0x50
 800aefa:	6993      	ldr	r3, [r2, #24]
 800aefc:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800af00:	6193      	str	r3, [r2, #24]
 800af02:	69e3      	ldr	r3, [r4, #28]
 800af04:	b113      	cbz	r3, 800af0c <ull_isr+0x130>
 800af06:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800af08:	3018      	adds	r0, #24
 800af0a:	4798      	blx	r3
 800af0c:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800af0e:	2200      	movs	r2, #0
 800af10:	f883 2020 	strb.w	r2, [r3, #32]
 800af14:	e08c      	b.n	800b030 <ull_isr+0x254>
 800af16:	496d      	ldr	r1, [pc, #436]	; (800b0cc <ull_isr+0x2f0>)
 800af18:	4620      	mov	r0, r4
 800af1a:	f7ff f840 	bl	8009f9e <dwt_read8bitoffsetreg>
 800af1e:	4607      	mov	r7, r0
 800af20:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800af22:	7b9b      	ldrb	r3, [r3, #14]
 800af24:	2b03      	cmp	r3, #3
 800af26:	bf08      	it	eq
 800af28:	f3c0 1707 	ubfxeq	r7, r0, #4, #8
 800af2c:	f017 0f01 	tst.w	r7, #1
 800af30:	bf18      	it	ne
 800af32:	f446 4680 	orrne.w	r6, r6, #16384	; 0x4000
 800af36:	f017 0f02 	tst.w	r7, #2
 800af3a:	bf18      	it	ne
 800af3c:	f446 5600 	orrne.w	r6, r6, #8192	; 0x2000
 800af40:	f017 0f04 	tst.w	r7, #4
 800af44:	bf18      	it	ne
 800af46:	f446 6680 	orrne.w	r6, r6, #1024	; 0x400
 800af4a:	e764      	b.n	800ae16 <ull_isr+0x3a>
 800af4c:	f416 5f00 	tst.w	r6, #8192	; 0x2000
 800af50:	bf1c      	itt	ne
 800af52:	f045 0508 	orrne.w	r5, r5, #8
 800af56:	b2ed      	uxtbne	r5, r5
 800af58:	e768      	b.n	800ae2c <ull_isr+0x50>
 800af5a:	2200      	movs	r2, #0
 800af5c:	2148      	movs	r1, #72	; 0x48
 800af5e:	4620      	mov	r0, r4
 800af60:	f7ff f80b 	bl	8009f7a <dwt_read16bitoffsetreg>
 800af64:	f8a8 001c 	strh.w	r0, [r8, #28]
 800af68:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800af6a:	7d1a      	ldrb	r2, [r3, #20]
 800af6c:	b11a      	cbz	r2, 800af76 <ull_isr+0x19a>
 800af6e:	699a      	ldr	r2, [r3, #24]
 800af70:	f012 0f04 	tst.w	r2, #4
 800af74:	d103      	bne.n	800af7e <ull_isr+0x1a2>
 800af76:	8b9b      	ldrh	r3, [r3, #28]
 800af78:	f403 6360 	and.w	r3, r3, #3584	; 0xe00
 800af7c:	b18b      	cbz	r3, 800afa2 <ull_isr+0x1c6>
 800af7e:	2304      	movs	r3, #4
 800af80:	2200      	movs	r2, #0
 800af82:	2144      	movs	r1, #68	; 0x44
 800af84:	4620      	mov	r0, r4
 800af86:	f7ff fde5 	bl	800ab54 <dwt_write8bitoffsetreg>
 800af8a:	f44f 6360 	mov.w	r3, #3584	; 0xe00
 800af8e:	2200      	movs	r2, #0
 800af90:	2148      	movs	r1, #72	; 0x48
 800af92:	4620      	mov	r0, r4
 800af94:	f7ff fbf3 	bl	800a77e <dwt_write16bitoffsetreg>
 800af98:	6a23      	ldr	r3, [r4, #32]
 800af9a:	b113      	cbz	r3, 800afa2 <ull_isr+0x1c6>
 800af9c:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800af9e:	3018      	adds	r0, #24
 800afa0:	4798      	blx	r3
 800afa2:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800afa4:	8b9b      	ldrh	r3, [r3, #28]
 800afa6:	f413 7f80 	tst.w	r3, #256	; 0x100
 800afaa:	f43f af43 	beq.w	800ae34 <ull_isr+0x58>
 800afae:	f44f 7380 	mov.w	r3, #256	; 0x100
 800afb2:	2200      	movs	r2, #0
 800afb4:	2148      	movs	r1, #72	; 0x48
 800afb6:	4620      	mov	r0, r4
 800afb8:	f7ff fbe1 	bl	800a77e <dwt_write16bitoffsetreg>
 800afbc:	e73a      	b.n	800ae34 <ull_isr+0x58>
 800afbe:	23f8      	movs	r3, #248	; 0xf8
 800afc0:	2200      	movs	r2, #0
 800afc2:	2144      	movs	r1, #68	; 0x44
 800afc4:	4620      	mov	r0, r4
 800afc6:	f7ff fdc5 	bl	800ab54 <dwt_write8bitoffsetreg>
 800afca:	6923      	ldr	r3, [r4, #16]
 800afcc:	2b00      	cmp	r3, #0
 800afce:	f43f af35 	beq.w	800ae3c <ull_isr+0x60>
 800afd2:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800afd4:	3018      	adds	r0, #24
 800afd6:	4798      	blx	r3
 800afd8:	e730      	b.n	800ae3c <ull_isr+0x60>
 800afda:	f416 6f80 	tst.w	r6, #1024	; 0x400
 800afde:	bf1f      	itttt	ne
 800afe0:	6d22      	ldrne	r2, [r4, #80]	; 0x50
 800afe2:	f892 3020 	ldrbne.w	r3, [r2, #32]
 800afe6:	f043 0304 	orrne.w	r3, r3, #4
 800afea:	f882 3020 	strbne.w	r3, [r2, #32]
 800afee:	2700      	movs	r7, #0
 800aff0:	e74f      	b.n	800ae92 <ull_isr+0xb6>
 800aff2:	f892 3020 	ldrb.w	r3, [r2, #32]
 800aff6:	f043 0302 	orr.w	r3, r3, #2
 800affa:	f882 3020 	strb.w	r3, [r2, #32]
 800affe:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800b000:	2200      	movs	r2, #0
 800b002:	83da      	strh	r2, [r3, #30]
 800b004:	f447 4700 	orr.w	r7, r7, #32768	; 0x8000
 800b008:	e75d      	b.n	800aec6 <ull_isr+0xea>
 800b00a:	4620      	mov	r0, r4
 800b00c:	f7ff fdae 	bl	800ab6c <ull_getframelength>
 800b010:	f410 4f00 	tst.w	r0, #32768	; 0x8000
 800b014:	f43f af57 	beq.w	800aec6 <ull_isr+0xea>
 800b018:	6d22      	ldr	r2, [r4, #80]	; 0x50
 800b01a:	f892 3020 	ldrb.w	r3, [r2, #32]
 800b01e:	f043 0301 	orr.w	r3, r3, #1
 800b022:	f882 3020 	strb.w	r3, [r2, #32]
 800b026:	e74e      	b.n	800aec6 <ull_isr+0xea>
 800b028:	6963      	ldr	r3, [r4, #20]
 800b02a:	b10b      	cbz	r3, 800b030 <ull_isr+0x254>
 800b02c:	3018      	adds	r0, #24
 800b02e:	4798      	blx	r3
 800b030:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800b032:	7b9b      	ldrb	r3, [r3, #14]
 800b034:	bb03      	cbnz	r3, 800b078 <ull_isr+0x29c>
 800b036:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800b038:	2200      	movs	r2, #0
 800b03a:	f883 2020 	strb.w	r2, [r3, #32]
 800b03e:	f015 0f10 	tst.w	r5, #16
 800b042:	d11d      	bne.n	800b080 <ull_isr+0x2a4>
 800b044:	f015 0f20 	tst.w	r5, #32
 800b048:	d12d      	bne.n	800b0a6 <ull_isr+0x2ca>
 800b04a:	2200      	movs	r2, #0
 800b04c:	4920      	ldr	r1, [pc, #128]	; (800b0d0 <ull_isr+0x2f4>)
 800b04e:	4620      	mov	r0, r4
 800b050:	f7fe ffa5 	bl	8009f9e <dwt_read8bitoffsetreg>
 800b054:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800b056:	f883 0021 	strb.w	r0, [r3, #33]	; 0x21
 800b05a:	f010 0303 	ands.w	r3, r0, #3
 800b05e:	d009      	beq.n	800b074 <ull_isr+0x298>
 800b060:	2200      	movs	r2, #0
 800b062:	491b      	ldr	r1, [pc, #108]	; (800b0d0 <ull_isr+0x2f4>)
 800b064:	4620      	mov	r0, r4
 800b066:	f7ff fd75 	bl	800ab54 <dwt_write8bitoffsetreg>
 800b06a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800b06c:	b113      	cbz	r3, 800b074 <ull_isr+0x298>
 800b06e:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800b070:	3018      	adds	r0, #24
 800b072:	4798      	blx	r3
 800b074:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b078:	4620      	mov	r0, r4
 800b07a:	f7ff fe9b 	bl	800adb4 <ull_signal_rx_buff_free>
 800b07e:	e7da      	b.n	800b036 <ull_isr+0x25a>
 800b080:	4b14      	ldr	r3, [pc, #80]	; (800b0d4 <ull_isr+0x2f8>)
 800b082:	2200      	movs	r2, #0
 800b084:	2144      	movs	r1, #68	; 0x44
 800b086:	4620      	mov	r0, r4
 800b088:	f7ff fbd6 	bl	800a838 <dwt_write32bitoffsetreg>
 800b08c:	4620      	mov	r0, r4
 800b08e:	f7ff fd9f 	bl	800abd0 <_dwt_clear_db_events>
 800b092:	69e3      	ldr	r3, [r4, #28]
 800b094:	b113      	cbz	r3, 800b09c <ull_isr+0x2c0>
 800b096:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800b098:	3018      	adds	r0, #24
 800b09a:	4798      	blx	r3
 800b09c:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800b09e:	2200      	movs	r2, #0
 800b0a0:	f883 2020 	strb.w	r2, [r3, #32]
 800b0a4:	e7ce      	b.n	800b044 <ull_isr+0x268>
 800b0a6:	4b0c      	ldr	r3, [pc, #48]	; (800b0d8 <ull_isr+0x2fc>)
 800b0a8:	2200      	movs	r2, #0
 800b0aa:	2144      	movs	r1, #68	; 0x44
 800b0ac:	4620      	mov	r0, r4
 800b0ae:	f7ff fbc3 	bl	800a838 <dwt_write32bitoffsetreg>
 800b0b2:	4620      	mov	r0, r4
 800b0b4:	f7ff fd8c 	bl	800abd0 <_dwt_clear_db_events>
 800b0b8:	69a3      	ldr	r3, [r4, #24]
 800b0ba:	b113      	cbz	r3, 800b0c2 <ull_isr+0x2e6>
 800b0bc:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800b0be:	3018      	adds	r0, #24
 800b0c0:	4798      	blx	r3
 800b0c2:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800b0c4:	2200      	movs	r2, #0
 800b0c6:	f883 2020 	strb.w	r2, [r3, #32]
 800b0ca:	e7be      	b.n	800b04a <ull_isr+0x26e>
 800b0cc:	00010018 	.word	0x00010018
 800b0d0:	00110038 	.word	0x00110038
 800b0d4:	34059400 	.word	0x34059400
 800b0d8:	10220400 	.word	0x10220400

0800b0dc <dwt_modify32bitoffsetreg>:
 800b0dc:	b530      	push	{r4, r5, lr}
 800b0de:	b085      	sub	sp, #20
 800b0e0:	9c08      	ldr	r4, [sp, #32]
 800b0e2:	f88d 3008 	strb.w	r3, [sp, #8]
 800b0e6:	0a1d      	lsrs	r5, r3, #8
 800b0e8:	f88d 5009 	strb.w	r5, [sp, #9]
 800b0ec:	0c1d      	lsrs	r5, r3, #16
 800b0ee:	f88d 500a 	strb.w	r5, [sp, #10]
 800b0f2:	0e1b      	lsrs	r3, r3, #24
 800b0f4:	f88d 300b 	strb.w	r3, [sp, #11]
 800b0f8:	f88d 400c 	strb.w	r4, [sp, #12]
 800b0fc:	0a23      	lsrs	r3, r4, #8
 800b0fe:	f88d 300d 	strb.w	r3, [sp, #13]
 800b102:	0c23      	lsrs	r3, r4, #16
 800b104:	f88d 300e 	strb.w	r3, [sp, #14]
 800b108:	0e24      	lsrs	r4, r4, #24
 800b10a:	f88d 400f 	strb.w	r4, [sp, #15]
 800b10e:	f248 0303 	movw	r3, #32771	; 0x8003
 800b112:	9301      	str	r3, [sp, #4]
 800b114:	ab02      	add	r3, sp, #8
 800b116:	9300      	str	r3, [sp, #0]
 800b118:	2308      	movs	r3, #8
 800b11a:	b292      	uxth	r2, r2
 800b11c:	f7fe fe8f 	bl	8009e3e <dwt_xfer3xxx>
 800b120:	b005      	add	sp, #20
 800b122:	bd30      	pop	{r4, r5, pc}

0800b124 <ull_enable_rf_tx>:
 800b124:	b570      	push	{r4, r5, r6, lr}
 800b126:	b082      	sub	sp, #8
 800b128:	4604      	mov	r4, r0
 800b12a:	460e      	mov	r6, r1
 800b12c:	4d13      	ldr	r5, [pc, #76]	; (800b17c <ull_enable_rf_tx+0x58>)
 800b12e:	f04f 2308 	mov.w	r3, #134219776	; 0x8000800
 800b132:	9300      	str	r3, [sp, #0]
 800b134:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b138:	2200      	movs	r2, #0
 800b13a:	4629      	mov	r1, r5
 800b13c:	f7ff ffce 	bl	800b0dc <dwt_modify32bitoffsetreg>
 800b140:	f04f 1360 	mov.w	r3, #6291552	; 0x600060
 800b144:	9300      	str	r3, [sp, #0]
 800b146:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b14a:	2200      	movs	r2, #0
 800b14c:	4629      	mov	r1, r5
 800b14e:	4620      	mov	r0, r4
 800b150:	f7ff ffc4 	bl	800b0dc <dwt_modify32bitoffsetreg>
 800b154:	4b0a      	ldr	r3, [pc, #40]	; (800b180 <ull_enable_rf_tx+0x5c>)
 800b156:	9300      	str	r3, [sp, #0]
 800b158:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b15c:	2200      	movs	r2, #0
 800b15e:	f44f 21e0 	mov.w	r1, #458752	; 0x70000
 800b162:	4620      	mov	r0, r4
 800b164:	f7ff ffba 	bl	800b0dc <dwt_modify32bitoffsetreg>
 800b168:	b90e      	cbnz	r6, 800b16e <ull_enable_rf_tx+0x4a>
 800b16a:	b002      	add	sp, #8
 800b16c:	bd70      	pop	{r4, r5, r6, pc}
 800b16e:	4b05      	ldr	r3, [pc, #20]	; (800b184 <ull_enable_rf_tx+0x60>)
 800b170:	2200      	movs	r2, #0
 800b172:	4905      	ldr	r1, [pc, #20]	; (800b188 <ull_enable_rf_tx+0x64>)
 800b174:	4620      	mov	r0, r4
 800b176:	f7ff fb5f 	bl	800a838 <dwt_write32bitoffsetreg>
 800b17a:	e7f6      	b.n	800b16a <ull_enable_rf_tx+0x46>
 800b17c:	00070048 	.word	0x00070048
 800b180:	02003c00 	.word	0x02003c00
 800b184:	01011100 	.word	0x01011100
 800b188:	00070014 	.word	0x00070014

0800b18c <ull_enable_rftx_blocks>:
 800b18c:	b500      	push	{lr}
 800b18e:	b083      	sub	sp, #12
 800b190:	4b05      	ldr	r3, [pc, #20]	; (800b1a8 <ull_enable_rftx_blocks+0x1c>)
 800b192:	9300      	str	r3, [sp, #0]
 800b194:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b198:	2200      	movs	r2, #0
 800b19a:	4904      	ldr	r1, [pc, #16]	; (800b1ac <ull_enable_rftx_blocks+0x20>)
 800b19c:	f7ff ff9e 	bl	800b0dc <dwt_modify32bitoffsetreg>
 800b1a0:	b003      	add	sp, #12
 800b1a2:	f85d fb04 	ldr.w	pc, [sp], #4
 800b1a6:	bf00      	nop
 800b1a8:	02003c00 	.word	0x02003c00
 800b1ac:	00070004 	.word	0x00070004

0800b1b0 <_dwt_otpprogword32>:
 800b1b0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b1b4:	b083      	sub	sp, #12
 800b1b6:	4604      	mov	r4, r0
 800b1b8:	460d      	mov	r5, r1
 800b1ba:	4617      	mov	r7, r2
 800b1bc:	4e56      	ldr	r6, [pc, #344]	; (800b318 <_dwt_otpprogword32+0x168>)
 800b1be:	2200      	movs	r2, #0
 800b1c0:	4631      	mov	r1, r6
 800b1c2:	f7fe fec4 	bl	8009f4e <dwt_read32bitoffsetreg>
 800b1c6:	4681      	mov	r9, r0
 800b1c8:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800b1cc:	9300      	str	r3, [sp, #0]
 800b1ce:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b1d2:	2200      	movs	r2, #0
 800b1d4:	4631      	mov	r1, r6
 800b1d6:	4620      	mov	r0, r4
 800b1d8:	f7ff ff80 	bl	800b0dc <dwt_modify32bitoffsetreg>
 800b1dc:	f8df 813c 	ldr.w	r8, [pc, #316]	; 800b31c <_dwt_otpprogword32+0x16c>
 800b1e0:	2318      	movs	r3, #24
 800b1e2:	2200      	movs	r2, #0
 800b1e4:	4641      	mov	r1, r8
 800b1e6:	4620      	mov	r0, r4
 800b1e8:	f7ff fac9 	bl	800a77e <dwt_write16bitoffsetreg>
 800b1ec:	2125      	movs	r1, #37	; 0x25
 800b1ee:	4620      	mov	r0, r4
 800b1f0:	f7ff faec 	bl	800a7cc <__dwt_otp_write_wdata_id_reg>
 800b1f4:	2102      	movs	r1, #2
 800b1f6:	4620      	mov	r0, r4
 800b1f8:	f7ff fae8 	bl	800a7cc <__dwt_otp_write_wdata_id_reg>
 800b1fc:	f44f 71fe 	mov.w	r1, #508	; 0x1fc
 800b200:	4620      	mov	r0, r4
 800b202:	f7ff fae3 	bl	800a7cc <__dwt_otp_write_wdata_id_reg>
 800b206:	b2f9      	uxtb	r1, r7
 800b208:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 800b20c:	4620      	mov	r0, r4
 800b20e:	f7ff fadd 	bl	800a7cc <__dwt_otp_write_wdata_id_reg>
 800b212:	f44f 7180 	mov.w	r1, #256	; 0x100
 800b216:	4620      	mov	r0, r4
 800b218:	f7ff fad8 	bl	800a7cc <__dwt_otp_write_wdata_id_reg>
 800b21c:	2100      	movs	r1, #0
 800b21e:	4620      	mov	r0, r4
 800b220:	f7ff fad4 	bl	800a7cc <__dwt_otp_write_wdata_id_reg>
 800b224:	2102      	movs	r1, #2
 800b226:	4620      	mov	r0, r4
 800b228:	f7ff fad0 	bl	800a7cc <__dwt_otp_write_wdata_id_reg>
 800b22c:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 800b230:	4620      	mov	r0, r4
 800b232:	f7ff facb 	bl	800a7cc <__dwt_otp_write_wdata_id_reg>
 800b236:	b2e9      	uxtb	r1, r5
 800b238:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 800b23c:	4620      	mov	r0, r4
 800b23e:	f7ff fac5 	bl	800a7cc <__dwt_otp_write_wdata_id_reg>
 800b242:	f3c5 2107 	ubfx	r1, r5, #8, #8
 800b246:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 800b24a:	4620      	mov	r0, r4
 800b24c:	f7ff fabe 	bl	800a7cc <__dwt_otp_write_wdata_id_reg>
 800b250:	f3c5 4107 	ubfx	r1, r5, #16, #8
 800b254:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 800b258:	4620      	mov	r0, r4
 800b25a:	f7ff fab7 	bl	800a7cc <__dwt_otp_write_wdata_id_reg>
 800b25e:	0e29      	lsrs	r1, r5, #24
 800b260:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 800b264:	4620      	mov	r0, r4
 800b266:	f7ff fab1 	bl	800a7cc <__dwt_otp_write_wdata_id_reg>
 800b26a:	2100      	movs	r1, #0
 800b26c:	4620      	mov	r0, r4
 800b26e:	f7ff faad 	bl	800a7cc <__dwt_otp_write_wdata_id_reg>
 800b272:	213a      	movs	r1, #58	; 0x3a
 800b274:	4620      	mov	r0, r4
 800b276:	f7ff faa9 	bl	800a7cc <__dwt_otp_write_wdata_id_reg>
 800b27a:	f240 11ff 	movw	r1, #511	; 0x1ff
 800b27e:	4620      	mov	r0, r4
 800b280:	f7ff faa4 	bl	800a7cc <__dwt_otp_write_wdata_id_reg>
 800b284:	f44f 7185 	mov.w	r1, #266	; 0x10a
 800b288:	4620      	mov	r0, r4
 800b28a:	f7ff fa9f 	bl	800a7cc <__dwt_otp_write_wdata_id_reg>
 800b28e:	2100      	movs	r1, #0
 800b290:	4620      	mov	r0, r4
 800b292:	f7ff fa9b 	bl	800a7cc <__dwt_otp_write_wdata_id_reg>
 800b296:	213a      	movs	r1, #58	; 0x3a
 800b298:	4620      	mov	r0, r4
 800b29a:	f7ff fa97 	bl	800a7cc <__dwt_otp_write_wdata_id_reg>
 800b29e:	f240 1101 	movw	r1, #257	; 0x101
 800b2a2:	4620      	mov	r0, r4
 800b2a4:	f7ff fa92 	bl	800a7cc <__dwt_otp_write_wdata_id_reg>
 800b2a8:	2302      	movs	r3, #2
 800b2aa:	2200      	movs	r2, #0
 800b2ac:	f44f 2130 	mov.w	r1, #720896	; 0xb0000
 800b2b0:	4620      	mov	r0, r4
 800b2b2:	f7ff fa64 	bl	800a77e <dwt_write16bitoffsetreg>
 800b2b6:	2300      	movs	r3, #0
 800b2b8:	461a      	mov	r2, r3
 800b2ba:	f44f 2130 	mov.w	r1, #720896	; 0xb0000
 800b2be:	4620      	mov	r0, r4
 800b2c0:	f7ff fa5d 	bl	800a77e <dwt_write16bitoffsetreg>
 800b2c4:	2002      	movs	r0, #2
 800b2c6:	f7f6 fa73 	bl	80017b0 <deca_sleep>
 800b2ca:	213a      	movs	r1, #58	; 0x3a
 800b2cc:	4620      	mov	r0, r4
 800b2ce:	f7ff fa7d 	bl	800a7cc <__dwt_otp_write_wdata_id_reg>
 800b2d2:	f44f 7181 	mov.w	r1, #258	; 0x102
 800b2d6:	4620      	mov	r0, r4
 800b2d8:	f7ff fa78 	bl	800a7cc <__dwt_otp_write_wdata_id_reg>
 800b2dc:	2302      	movs	r3, #2
 800b2de:	2200      	movs	r2, #0
 800b2e0:	f44f 2130 	mov.w	r1, #720896	; 0xb0000
 800b2e4:	4620      	mov	r0, r4
 800b2e6:	f7ff fa4a 	bl	800a77e <dwt_write16bitoffsetreg>
 800b2ea:	2300      	movs	r3, #0
 800b2ec:	461a      	mov	r2, r3
 800b2ee:	f44f 2130 	mov.w	r1, #720896	; 0xb0000
 800b2f2:	4620      	mov	r0, r4
 800b2f4:	f7ff fa43 	bl	800a77e <dwt_write16bitoffsetreg>
 800b2f8:	2300      	movs	r3, #0
 800b2fa:	461a      	mov	r2, r3
 800b2fc:	4641      	mov	r1, r8
 800b2fe:	4620      	mov	r0, r4
 800b300:	f7ff fa3d 	bl	800a77e <dwt_write16bitoffsetreg>
 800b304:	464b      	mov	r3, r9
 800b306:	2200      	movs	r2, #0
 800b308:	4631      	mov	r1, r6
 800b30a:	4620      	mov	r0, r4
 800b30c:	f7ff fa94 	bl	800a838 <dwt_write32bitoffsetreg>
 800b310:	b003      	add	sp, #12
 800b312:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b316:	bf00      	nop
 800b318:	00070044 	.word	0x00070044
 800b31c:	000b0008 	.word	0x000b0008

0800b320 <ull_setgpiomode>:
 800b320:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b322:	b083      	sub	sp, #12
 800b324:	2400      	movs	r4, #0
 800b326:	4623      	mov	r3, r4
 800b328:	2601      	movs	r6, #1
 800b32a:	2707      	movs	r7, #7
 800b32c:	e002      	b.n	800b334 <ull_setgpiomode+0x14>
 800b32e:	3401      	adds	r4, #1
 800b330:	2c09      	cmp	r4, #9
 800b332:	d009      	beq.n	800b348 <ull_setgpiomode+0x28>
 800b334:	fa06 f504 	lsl.w	r5, r6, r4
 800b338:	420d      	tst	r5, r1
 800b33a:	d0f8      	beq.n	800b32e <ull_setgpiomode+0xe>
 800b33c:	eb04 0544 	add.w	r5, r4, r4, lsl #1
 800b340:	fa07 f505 	lsl.w	r5, r7, r5
 800b344:	432b      	orrs	r3, r5
 800b346:	e7f2      	b.n	800b32e <ull_setgpiomode+0xe>
 800b348:	401a      	ands	r2, r3
 800b34a:	9200      	str	r2, [sp, #0]
 800b34c:	43db      	mvns	r3, r3
 800b34e:	2200      	movs	r2, #0
 800b350:	f44f 21a0 	mov.w	r1, #327680	; 0x50000
 800b354:	f7ff fec2 	bl	800b0dc <dwt_modify32bitoffsetreg>
 800b358:	b003      	add	sp, #12
 800b35a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800b35c <ull_writetxfctrl>:
 800b35c:	b510      	push	{r4, lr}
 800b35e:	b082      	sub	sp, #8
 800b360:	4604      	mov	r4, r0
 800b362:	2a7f      	cmp	r2, #127	; 0x7f
 800b364:	d912      	bls.n	800b38c <ull_writetxfctrl+0x30>
 800b366:	3280      	adds	r2, #128	; 0x80
 800b368:	ea41 21c3 	orr.w	r1, r1, r3, lsl #11
 800b36c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b370:	9100      	str	r1, [sp, #0]
 800b372:	4b0c      	ldr	r3, [pc, #48]	; (800b3a4 <ull_writetxfctrl+0x48>)
 800b374:	2200      	movs	r2, #0
 800b376:	2120      	movs	r1, #32
 800b378:	f7ff feb0 	bl	800b0dc <dwt_modify32bitoffsetreg>
 800b37c:	2200      	movs	r2, #0
 800b37e:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800b382:	4620      	mov	r0, r4
 800b384:	f7fe fe0b 	bl	8009f9e <dwt_read8bitoffsetreg>
 800b388:	b002      	add	sp, #8
 800b38a:	bd10      	pop	{r4, pc}
 800b38c:	ea41 21c3 	orr.w	r1, r1, r3, lsl #11
 800b390:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800b394:	9100      	str	r1, [sp, #0]
 800b396:	4b03      	ldr	r3, [pc, #12]	; (800b3a4 <ull_writetxfctrl+0x48>)
 800b398:	2200      	movs	r2, #0
 800b39a:	2120      	movs	r1, #32
 800b39c:	f7ff fe9e 	bl	800b0dc <dwt_modify32bitoffsetreg>
 800b3a0:	e7f2      	b.n	800b388 <ull_writetxfctrl+0x2c>
 800b3a2:	bf00      	nop
 800b3a4:	fc00f400 	.word	0xfc00f400

0800b3a8 <prs_sys_status_and_or>:
 800b3a8:	b500      	push	{lr}
 800b3aa:	b083      	sub	sp, #12
 800b3ac:	9200      	str	r2, [sp, #0]
 800b3ae:	460b      	mov	r3, r1
 800b3b0:	2200      	movs	r2, #0
 800b3b2:	2144      	movs	r1, #68	; 0x44
 800b3b4:	f7ff fe92 	bl	800b0dc <dwt_modify32bitoffsetreg>
 800b3b8:	2000      	movs	r0, #0
 800b3ba:	b003      	add	sp, #12
 800b3bc:	f85d fb04 	ldr.w	pc, [sp], #4

0800b3c0 <dwt_modify8bitoffsetreg>:
 800b3c0:	b500      	push	{lr}
 800b3c2:	b085      	sub	sp, #20
 800b3c4:	f88d 300c 	strb.w	r3, [sp, #12]
 800b3c8:	f89d 3018 	ldrb.w	r3, [sp, #24]
 800b3cc:	f88d 300d 	strb.w	r3, [sp, #13]
 800b3d0:	f248 0301 	movw	r3, #32769	; 0x8001
 800b3d4:	9301      	str	r3, [sp, #4]
 800b3d6:	ab03      	add	r3, sp, #12
 800b3d8:	9300      	str	r3, [sp, #0]
 800b3da:	2302      	movs	r3, #2
 800b3dc:	b292      	uxth	r2, r2
 800b3de:	f7fe fd2e 	bl	8009e3e <dwt_xfer3xxx>
 800b3e2:	b005      	add	sp, #20
 800b3e4:	f85d fb04 	ldr.w	pc, [sp], #4

0800b3e8 <ull_configciadiag>:
 800b3e8:	b530      	push	{r4, r5, lr}
 800b3ea:	b083      	sub	sp, #12
 800b3ec:	4604      	mov	r4, r0
 800b3ee:	460d      	mov	r5, r1
 800b3f0:	f011 0f01 	tst.w	r1, #1
 800b3f4:	d015      	beq.n	800b422 <ull_configciadiag+0x3a>
 800b3f6:	2300      	movs	r3, #0
 800b3f8:	9300      	str	r3, [sp, #0]
 800b3fa:	23ef      	movs	r3, #239	; 0xef
 800b3fc:	2202      	movs	r2, #2
 800b3fe:	f44f 2160 	mov.w	r1, #917504	; 0xe0000
 800b402:	f7ff ffdd 	bl	800b3c0 <dwt_modify8bitoffsetreg>
 800b406:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800b408:	759d      	strb	r5, [r3, #22]
 800b40a:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800b40c:	7d9b      	ldrb	r3, [r3, #22]
 800b40e:	085b      	lsrs	r3, r3, #1
 800b410:	d010      	beq.n	800b434 <ull_configciadiag+0x4c>
 800b412:	086b      	lsrs	r3, r5, #1
 800b414:	2200      	movs	r2, #0
 800b416:	490e      	ldr	r1, [pc, #56]	; (800b450 <ull_configciadiag+0x68>)
 800b418:	4620      	mov	r0, r4
 800b41a:	f7ff fb9b 	bl	800ab54 <dwt_write8bitoffsetreg>
 800b41e:	b003      	add	sp, #12
 800b420:	bd30      	pop	{r4, r5, pc}
 800b422:	2310      	movs	r3, #16
 800b424:	9300      	str	r3, [sp, #0]
 800b426:	23ff      	movs	r3, #255	; 0xff
 800b428:	2202      	movs	r2, #2
 800b42a:	f44f 2160 	mov.w	r1, #917504	; 0xe0000
 800b42e:	f7ff ffc7 	bl	800b3c0 <dwt_modify8bitoffsetreg>
 800b432:	e7e8      	b.n	800b406 <ull_configciadiag+0x1e>
 800b434:	2301      	movs	r3, #1
 800b436:	9300      	str	r3, [sp, #0]
 800b438:	23ff      	movs	r3, #255	; 0xff
 800b43a:	2200      	movs	r2, #0
 800b43c:	4904      	ldr	r1, [pc, #16]	; (800b450 <ull_configciadiag+0x68>)
 800b43e:	4620      	mov	r0, r4
 800b440:	f7ff ffbe 	bl	800b3c0 <dwt_modify8bitoffsetreg>
 800b444:	6d22      	ldr	r2, [r4, #80]	; 0x50
 800b446:	7d93      	ldrb	r3, [r2, #22]
 800b448:	f043 0302 	orr.w	r3, r3, #2
 800b44c:	7593      	strb	r3, [r2, #22]
 800b44e:	e7e6      	b.n	800b41e <ull_configciadiag+0x36>
 800b450:	00010020 	.word	0x00010020

0800b454 <ull_calcbandwidthadj>:
 800b454:	b570      	push	{r4, r5, r6, lr}
 800b456:	b082      	sub	sp, #8
 800b458:	4604      	mov	r4, r0
 800b45a:	460d      	mov	r5, r1
 800b45c:	2101      	movs	r1, #1
 800b45e:	f7ff f99f 	bl	800a7a0 <ull_force_clocks>
 800b462:	2100      	movs	r1, #0
 800b464:	4620      	mov	r0, r4
 800b466:	f7ff fe5d 	bl	800b124 <ull_enable_rf_tx>
 800b46a:	4620      	mov	r0, r4
 800b46c:	f7ff fe8e 	bl	800b18c <ull_enable_rftx_blocks>
 800b470:	f3c5 030b 	ubfx	r3, r5, #0, #12
 800b474:	2200      	movs	r2, #0
 800b476:	4915      	ldr	r1, [pc, #84]	; (800b4cc <ull_calcbandwidthadj+0x78>)
 800b478:	4620      	mov	r0, r4
 800b47a:	f7ff f980 	bl	800a77e <dwt_write16bitoffsetreg>
 800b47e:	2303      	movs	r3, #3
 800b480:	9300      	str	r3, [sp, #0]
 800b482:	23ff      	movs	r3, #255	; 0xff
 800b484:	2200      	movs	r2, #0
 800b486:	4912      	ldr	r1, [pc, #72]	; (800b4d0 <ull_calcbandwidthadj+0x7c>)
 800b488:	4620      	mov	r0, r4
 800b48a:	f7ff ff99 	bl	800b3c0 <dwt_modify8bitoffsetreg>
 800b48e:	4e10      	ldr	r6, [pc, #64]	; (800b4d0 <ull_calcbandwidthadj+0x7c>)
 800b490:	2500      	movs	r5, #0
 800b492:	462a      	mov	r2, r5
 800b494:	4631      	mov	r1, r6
 800b496:	4620      	mov	r0, r4
 800b498:	f7fe fd81 	bl	8009f9e <dwt_read8bitoffsetreg>
 800b49c:	f010 0f01 	tst.w	r0, #1
 800b4a0:	d1f7      	bne.n	800b492 <ull_calcbandwidthadj+0x3e>
 800b4a2:	4620      	mov	r0, r4
 800b4a4:	f7ff faf8 	bl	800aa98 <ull_disable_rftx_blocks>
 800b4a8:	2100      	movs	r1, #0
 800b4aa:	4620      	mov	r0, r4
 800b4ac:	f7ff fafe 	bl	800aaac <ull_disable_rf_tx>
 800b4b0:	2105      	movs	r1, #5
 800b4b2:	4620      	mov	r0, r4
 800b4b4:	f7ff f974 	bl	800a7a0 <ull_force_clocks>
 800b4b8:	2200      	movs	r2, #0
 800b4ba:	4906      	ldr	r1, [pc, #24]	; (800b4d4 <ull_calcbandwidthadj+0x80>)
 800b4bc:	4620      	mov	r0, r4
 800b4be:	f7fe fd6e 	bl	8009f9e <dwt_read8bitoffsetreg>
 800b4c2:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 800b4c6:	b002      	add	sp, #8
 800b4c8:	bd70      	pop	{r4, r5, r6, pc}
 800b4ca:	bf00      	nop
 800b4cc:	0008001c 	.word	0x0008001c
 800b4d0:	00080010 	.word	0x00080010
 800b4d4:	0007001c 	.word	0x0007001c

0800b4d8 <ull_configuretxrf>:
 800b4d8:	b538      	push	{r3, r4, r5, lr}
 800b4da:	4605      	mov	r5, r0
 800b4dc:	460c      	mov	r4, r1
 800b4de:	f8b1 1005 	ldrh.w	r1, [r1, #5]
 800b4e2:	b149      	cbz	r1, 800b4f8 <ull_configuretxrf+0x20>
 800b4e4:	f7ff ffb6 	bl	800b454 <ull_calcbandwidthadj>
 800b4e8:	f8d4 3001 	ldr.w	r3, [r4, #1]
 800b4ec:	2200      	movs	r2, #0
 800b4ee:	4905      	ldr	r1, [pc, #20]	; (800b504 <ull_configuretxrf+0x2c>)
 800b4f0:	4628      	mov	r0, r5
 800b4f2:	f7ff f9a1 	bl	800a838 <dwt_write32bitoffsetreg>
 800b4f6:	bd38      	pop	{r3, r4, r5, pc}
 800b4f8:	7823      	ldrb	r3, [r4, #0]
 800b4fa:	2200      	movs	r2, #0
 800b4fc:	4902      	ldr	r1, [pc, #8]	; (800b508 <ull_configuretxrf+0x30>)
 800b4fe:	f7ff fb29 	bl	800ab54 <dwt_write8bitoffsetreg>
 800b502:	e7f1      	b.n	800b4e8 <ull_configuretxrf+0x10>
 800b504:	00010004 	.word	0x00010004
 800b508:	0007001c 	.word	0x0007001c

0800b50c <ull_repeated_frames>:
 800b50c:	b530      	push	{r4, r5, lr}
 800b50e:	b083      	sub	sp, #12
 800b510:	4604      	mov	r4, r0
 800b512:	460d      	mov	r5, r1
 800b514:	2310      	movs	r3, #16
 800b516:	9300      	str	r3, [sp, #0]
 800b518:	23ff      	movs	r3, #255	; 0xff
 800b51a:	2200      	movs	r2, #0
 800b51c:	4906      	ldr	r1, [pc, #24]	; (800b538 <ull_repeated_frames+0x2c>)
 800b51e:	f7ff ff4f 	bl	800b3c0 <dwt_modify8bitoffsetreg>
 800b522:	462b      	mov	r3, r5
 800b524:	2d02      	cmp	r5, #2
 800b526:	bf38      	it	cc
 800b528:	2302      	movcc	r3, #2
 800b52a:	2200      	movs	r2, #0
 800b52c:	2128      	movs	r1, #40	; 0x28
 800b52e:	4620      	mov	r0, r4
 800b530:	f7ff f982 	bl	800a838 <dwt_write32bitoffsetreg>
 800b534:	b003      	add	sp, #12
 800b536:	bd30      	pop	{r4, r5, pc}
 800b538:	000f0028 	.word	0x000f0028

0800b53c <ull_setdwstate>:
 800b53c:	b530      	push	{r4, r5, lr}
 800b53e:	b083      	sub	sp, #12
 800b540:	4604      	mov	r4, r0
 800b542:	2901      	cmp	r1, #1
 800b544:	d01d      	beq.n	800b582 <ull_setdwstate+0x46>
 800b546:	2902      	cmp	r1, #2
 800b548:	d02f      	beq.n	800b5aa <ull_setdwstate+0x6e>
 800b54a:	2301      	movs	r3, #1
 800b54c:	9300      	str	r3, [sp, #0]
 800b54e:	23ff      	movs	r3, #255	; 0xff
 800b550:	2200      	movs	r2, #0
 800b552:	4925      	ldr	r1, [pc, #148]	; (800b5e8 <ull_setdwstate+0xac>)
 800b554:	f7ff ff34 	bl	800b3c0 <dwt_modify8bitoffsetreg>
 800b558:	4d24      	ldr	r5, [pc, #144]	; (800b5ec <ull_setdwstate+0xb0>)
 800b55a:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800b55e:	9300      	str	r3, [sp, #0]
 800b560:	f46f 7380 	mvn.w	r3, #256	; 0x100
 800b564:	2200      	movs	r2, #0
 800b566:	4629      	mov	r1, r5
 800b568:	4620      	mov	r0, r4
 800b56a:	f7ff fdb7 	bl	800b0dc <dwt_modify32bitoffsetreg>
 800b56e:	2300      	movs	r3, #0
 800b570:	9300      	str	r3, [sp, #0]
 800b572:	237f      	movs	r3, #127	; 0x7f
 800b574:	2202      	movs	r2, #2
 800b576:	4629      	mov	r1, r5
 800b578:	4620      	mov	r0, r4
 800b57a:	f7ff ff21 	bl	800b3c0 <dwt_modify8bitoffsetreg>
 800b57e:	b003      	add	sp, #12
 800b580:	bd30      	pop	{r4, r5, pc}
 800b582:	2105      	movs	r1, #5
 800b584:	f7ff f90c 	bl	800a7a0 <ull_force_clocks>
 800b588:	2302      	movs	r3, #2
 800b58a:	9300      	str	r3, [sp, #0]
 800b58c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b590:	2200      	movs	r2, #0
 800b592:	4917      	ldr	r1, [pc, #92]	; (800b5f0 <ull_setdwstate+0xb4>)
 800b594:	4620      	mov	r0, r4
 800b596:	f7ff fda1 	bl	800b0dc <dwt_modify32bitoffsetreg>
 800b59a:	2201      	movs	r2, #1
 800b59c:	9200      	str	r2, [sp, #0]
 800b59e:	23ff      	movs	r3, #255	; 0xff
 800b5a0:	4912      	ldr	r1, [pc, #72]	; (800b5ec <ull_setdwstate+0xb0>)
 800b5a2:	4620      	mov	r0, r4
 800b5a4:	f7ff ff0c 	bl	800b3c0 <dwt_modify8bitoffsetreg>
 800b5a8:	e7e9      	b.n	800b57e <ull_setdwstate+0x42>
 800b5aa:	2303      	movs	r3, #3
 800b5ac:	9300      	str	r3, [sp, #0]
 800b5ae:	23ff      	movs	r3, #255	; 0xff
 800b5b0:	2200      	movs	r2, #0
 800b5b2:	490d      	ldr	r1, [pc, #52]	; (800b5e8 <ull_setdwstate+0xac>)
 800b5b4:	f7ff ff04 	bl	800b3c0 <dwt_modify8bitoffsetreg>
 800b5b8:	4d0c      	ldr	r5, [pc, #48]	; (800b5ec <ull_setdwstate+0xb0>)
 800b5ba:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800b5be:	9300      	str	r3, [sp, #0]
 800b5c0:	f46f 7380 	mvn.w	r3, #256	; 0x100
 800b5c4:	2200      	movs	r2, #0
 800b5c6:	4629      	mov	r1, r5
 800b5c8:	4620      	mov	r0, r4
 800b5ca:	f7ff fd87 	bl	800b0dc <dwt_modify32bitoffsetreg>
 800b5ce:	2300      	movs	r3, #0
 800b5d0:	9300      	str	r3, [sp, #0]
 800b5d2:	237f      	movs	r3, #127	; 0x7f
 800b5d4:	2202      	movs	r2, #2
 800b5d6:	4629      	mov	r1, r5
 800b5d8:	4620      	mov	r0, r4
 800b5da:	f7ff fef1 	bl	800b3c0 <dwt_modify8bitoffsetreg>
 800b5de:	2105      	movs	r1, #5
 800b5e0:	4620      	mov	r0, r4
 800b5e2:	f7ff f8dd 	bl	800a7a0 <ull_force_clocks>
 800b5e6:	e7ca      	b.n	800b57e <ull_setdwstate+0x42>
 800b5e8:	00110004 	.word	0x00110004
 800b5ec:	00110008 	.word	0x00110008
 800b5f0:	00090008 	.word	0x00090008

0800b5f4 <ull_configureframefilter>:
 800b5f4:	b530      	push	{r4, r5, lr}
 800b5f6:	b083      	sub	sp, #12
 800b5f8:	4605      	mov	r5, r0
 800b5fa:	2902      	cmp	r1, #2
 800b5fc:	d00e      	beq.n	800b61c <ull_configureframefilter+0x28>
 800b5fe:	2400      	movs	r4, #0
 800b600:	9400      	str	r4, [sp, #0]
 800b602:	23fe      	movs	r3, #254	; 0xfe
 800b604:	4622      	mov	r2, r4
 800b606:	2110      	movs	r1, #16
 800b608:	f7ff feda 	bl	800b3c0 <dwt_modify8bitoffsetreg>
 800b60c:	4623      	mov	r3, r4
 800b60e:	4622      	mov	r2, r4
 800b610:	2114      	movs	r1, #20
 800b612:	4628      	mov	r0, r5
 800b614:	f7ff f8b3 	bl	800a77e <dwt_write16bitoffsetreg>
 800b618:	b003      	add	sp, #12
 800b61a:	bd30      	pop	{r4, r5, pc}
 800b61c:	4614      	mov	r4, r2
 800b61e:	2301      	movs	r3, #1
 800b620:	9300      	str	r3, [sp, #0]
 800b622:	23ff      	movs	r3, #255	; 0xff
 800b624:	2200      	movs	r2, #0
 800b626:	2110      	movs	r1, #16
 800b628:	f7ff feca 	bl	800b3c0 <dwt_modify8bitoffsetreg>
 800b62c:	4623      	mov	r3, r4
 800b62e:	2200      	movs	r2, #0
 800b630:	2114      	movs	r1, #20
 800b632:	4628      	mov	r0, r5
 800b634:	f7ff f8a3 	bl	800a77e <dwt_write16bitoffsetreg>
 800b638:	e7ee      	b.n	800b618 <ull_configureframefilter+0x24>
	...

0800b63c <ull_run_pgfcal>:
 800b63c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b640:	b082      	sub	sp, #8
 800b642:	4605      	mov	r5, r0
 800b644:	4c29      	ldr	r4, [pc, #164]	; (800b6ec <ull_run_pgfcal+0xb0>)
 800b646:	4b2a      	ldr	r3, [pc, #168]	; (800b6f0 <ull_run_pgfcal+0xb4>)
 800b648:	2200      	movs	r2, #0
 800b64a:	4621      	mov	r1, r4
 800b64c:	f7ff f8f4 	bl	800a838 <dwt_write32bitoffsetreg>
 800b650:	2310      	movs	r3, #16
 800b652:	9300      	str	r3, [sp, #0]
 800b654:	23ff      	movs	r3, #255	; 0xff
 800b656:	2200      	movs	r2, #0
 800b658:	4621      	mov	r1, r4
 800b65a:	4628      	mov	r0, r5
 800b65c:	f7ff feb0 	bl	800b3c0 <dwt_modify8bitoffsetreg>
 800b660:	2403      	movs	r4, #3
 800b662:	f04f 0814 	mov.w	r8, #20
 800b666:	4f23      	ldr	r7, [pc, #140]	; (800b6f4 <ull_run_pgfcal+0xb8>)
 800b668:	2600      	movs	r6, #0
 800b66a:	4640      	mov	r0, r8
 800b66c:	f7f6 f8ab 	bl	80017c6 <deca_usleep>
 800b670:	4632      	mov	r2, r6
 800b672:	4639      	mov	r1, r7
 800b674:	4628      	mov	r0, r5
 800b676:	f7fe fc92 	bl	8009f9e <dwt_read8bitoffsetreg>
 800b67a:	2801      	cmp	r0, #1
 800b67c:	d034      	beq.n	800b6e8 <ull_run_pgfcal+0xac>
 800b67e:	1e63      	subs	r3, r4, #1
 800b680:	f013 04ff 	ands.w	r4, r3, #255	; 0xff
 800b684:	d1f1      	bne.n	800b66a <ull_run_pgfcal+0x2e>
 800b686:	f06f 0402 	mvn.w	r4, #2
 800b68a:	4e18      	ldr	r6, [pc, #96]	; (800b6ec <ull_run_pgfcal+0xb0>)
 800b68c:	2300      	movs	r3, #0
 800b68e:	461a      	mov	r2, r3
 800b690:	4631      	mov	r1, r6
 800b692:	4628      	mov	r0, r5
 800b694:	f7ff fa5e 	bl	800ab54 <dwt_write8bitoffsetreg>
 800b698:	2301      	movs	r3, #1
 800b69a:	2200      	movs	r2, #0
 800b69c:	4915      	ldr	r1, [pc, #84]	; (800b6f4 <ull_run_pgfcal+0xb8>)
 800b69e:	4628      	mov	r0, r5
 800b6a0:	f7ff fa58 	bl	800ab54 <dwt_write8bitoffsetreg>
 800b6a4:	2301      	movs	r3, #1
 800b6a6:	9300      	str	r3, [sp, #0]
 800b6a8:	23ff      	movs	r3, #255	; 0xff
 800b6aa:	2202      	movs	r2, #2
 800b6ac:	4631      	mov	r1, r6
 800b6ae:	4628      	mov	r0, r5
 800b6b0:	f7ff fe86 	bl	800b3c0 <dwt_modify8bitoffsetreg>
 800b6b4:	2200      	movs	r2, #0
 800b6b6:	4910      	ldr	r1, [pc, #64]	; (800b6f8 <ull_run_pgfcal+0xbc>)
 800b6b8:	4628      	mov	r0, r5
 800b6ba:	f7fe fc48 	bl	8009f4e <dwt_read32bitoffsetreg>
 800b6be:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
 800b6c2:	4298      	cmp	r0, r3
 800b6c4:	bf08      	it	eq
 800b6c6:	f06f 0403 	mvneq.w	r4, #3
 800b6ca:	2200      	movs	r2, #0
 800b6cc:	490b      	ldr	r1, [pc, #44]	; (800b6fc <ull_run_pgfcal+0xc0>)
 800b6ce:	4628      	mov	r0, r5
 800b6d0:	f7fe fc3d 	bl	8009f4e <dwt_read32bitoffsetreg>
 800b6d4:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
 800b6d8:	4298      	cmp	r0, r3
 800b6da:	bf14      	ite	ne
 800b6dc:	4620      	movne	r0, r4
 800b6de:	f06f 0004 	mvneq.w	r0, #4
 800b6e2:	b002      	add	sp, #8
 800b6e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b6e8:	2400      	movs	r4, #0
 800b6ea:	e7ce      	b.n	800b68a <ull_run_pgfcal+0x4e>
 800b6ec:	0004000c 	.word	0x0004000c
 800b6f0:	00020001 	.word	0x00020001
 800b6f4:	00040020 	.word	0x00040020
 800b6f8:	00040014 	.word	0x00040014
 800b6fc:	0004001c 	.word	0x0004001c

0800b700 <ull_setinterrupt>:
 800b700:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b704:	b083      	sub	sp, #12
 800b706:	4605      	mov	r5, r0
 800b708:	4688      	mov	r8, r1
 800b70a:	4617      	mov	r7, r2
 800b70c:	461c      	mov	r4, r3
 800b70e:	f7f6 f831 	bl	8001774 <decamutexon>
 800b712:	4606      	mov	r6, r0
 800b714:	2c02      	cmp	r4, #2
 800b716:	d019      	beq.n	800b74c <ull_setinterrupt+0x4c>
 800b718:	2c04      	cmp	r4, #4
 800b71a:	d017      	beq.n	800b74c <ull_setinterrupt+0x4c>
 800b71c:	f004 03fd 	and.w	r3, r4, #253	; 0xfd
 800b720:	2b01      	cmp	r3, #1
 800b722:	d03f      	beq.n	800b7a4 <ull_setinterrupt+0xa4>
 800b724:	f04f 0900 	mov.w	r9, #0
 800b728:	f8cd 9000 	str.w	r9, [sp]
 800b72c:	ea6f 0308 	mvn.w	r3, r8
 800b730:	464a      	mov	r2, r9
 800b732:	213c      	movs	r1, #60	; 0x3c
 800b734:	4628      	mov	r0, r5
 800b736:	f7ff fcd1 	bl	800b0dc <dwt_modify32bitoffsetreg>
 800b73a:	f8cd 9000 	str.w	r9, [sp]
 800b73e:	43fb      	mvns	r3, r7
 800b740:	464a      	mov	r2, r9
 800b742:	2140      	movs	r1, #64	; 0x40
 800b744:	4628      	mov	r0, r5
 800b746:	f7ff fcc9 	bl	800b0dc <dwt_modify32bitoffsetreg>
 800b74a:	e00b      	b.n	800b764 <ull_setinterrupt+0x64>
 800b74c:	4643      	mov	r3, r8
 800b74e:	2200      	movs	r2, #0
 800b750:	213c      	movs	r1, #60	; 0x3c
 800b752:	4628      	mov	r0, r5
 800b754:	f7ff f870 	bl	800a838 <dwt_write32bitoffsetreg>
 800b758:	463b      	mov	r3, r7
 800b75a:	2200      	movs	r2, #0
 800b75c:	2140      	movs	r1, #64	; 0x40
 800b75e:	4628      	mov	r0, r5
 800b760:	f7ff f86a 	bl	800a838 <dwt_write32bitoffsetreg>
 800b764:	3c03      	subs	r4, #3
 800b766:	b2e4      	uxtb	r4, r4
 800b768:	2c01      	cmp	r4, #1
 800b76a:	d92d      	bls.n	800b7c8 <ull_setinterrupt+0xc8>
 800b76c:	2200      	movs	r2, #0
 800b76e:	213c      	movs	r1, #60	; 0x3c
 800b770:	4628      	mov	r0, r5
 800b772:	f7fe fbec 	bl	8009f4e <dwt_read32bitoffsetreg>
 800b776:	4603      	mov	r3, r0
 800b778:	2200      	movs	r2, #0
 800b77a:	2144      	movs	r1, #68	; 0x44
 800b77c:	4628      	mov	r0, r5
 800b77e:	f7ff f85b 	bl	800a838 <dwt_write32bitoffsetreg>
 800b782:	2200      	movs	r2, #0
 800b784:	2140      	movs	r1, #64	; 0x40
 800b786:	4628      	mov	r0, r5
 800b788:	f7fe fbe1 	bl	8009f4e <dwt_read32bitoffsetreg>
 800b78c:	4603      	mov	r3, r0
 800b78e:	2200      	movs	r2, #0
 800b790:	2148      	movs	r1, #72	; 0x48
 800b792:	4628      	mov	r0, r5
 800b794:	f7ff f850 	bl	800a838 <dwt_write32bitoffsetreg>
 800b798:	4630      	mov	r0, r6
 800b79a:	f7f5 fffc 	bl	8001796 <decamutexoff>
 800b79e:	b003      	add	sp, #12
 800b7a0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b7a4:	f8cd 8000 	str.w	r8, [sp]
 800b7a8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b7ac:	2200      	movs	r2, #0
 800b7ae:	213c      	movs	r1, #60	; 0x3c
 800b7b0:	4628      	mov	r0, r5
 800b7b2:	f7ff fc93 	bl	800b0dc <dwt_modify32bitoffsetreg>
 800b7b6:	9700      	str	r7, [sp, #0]
 800b7b8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b7bc:	2200      	movs	r2, #0
 800b7be:	2140      	movs	r1, #64	; 0x40
 800b7c0:	4628      	mov	r0, r5
 800b7c2:	f7ff fc8b 	bl	800b0dc <dwt_modify32bitoffsetreg>
 800b7c6:	e7cd      	b.n	800b764 <ull_setinterrupt+0x64>
 800b7c8:	2110      	movs	r1, #16
 800b7ca:	9100      	str	r1, [sp, #0]
 800b7cc:	23ff      	movs	r3, #255	; 0xff
 800b7ce:	2202      	movs	r2, #2
 800b7d0:	4628      	mov	r0, r5
 800b7d2:	f7ff fdf5 	bl	800b3c0 <dwt_modify8bitoffsetreg>
 800b7d6:	e7c9      	b.n	800b76c <ull_setinterrupt+0x6c>

0800b7d8 <prs_ack_enable>:
 800b7d8:	b500      	push	{lr}
 800b7da:	b083      	sub	sp, #12
 800b7dc:	2900      	cmp	r1, #0
 800b7de:	bf0b      	itete	eq
 800b7e0:	23ff      	moveq	r3, #255	; 0xff
 800b7e2:	23f7      	movne	r3, #247	; 0xf7
 800b7e4:	2200      	moveq	r2, #0
 800b7e6:	2208      	movne	r2, #8
 800b7e8:	9200      	str	r2, [sp, #0]
 800b7ea:	2201      	movs	r2, #1
 800b7ec:	2110      	movs	r1, #16
 800b7ee:	f7ff fde7 	bl	800b3c0 <dwt_modify8bitoffsetreg>
 800b7f2:	b003      	add	sp, #12
 800b7f4:	f85d fb04 	ldr.w	pc, [sp], #4

0800b7f8 <dwt_modify16bitoffsetreg>:
 800b7f8:	b510      	push	{r4, lr}
 800b7fa:	b084      	sub	sp, #16
 800b7fc:	f8bd 4018 	ldrh.w	r4, [sp, #24]
 800b800:	f88d 300c 	strb.w	r3, [sp, #12]
 800b804:	0a1b      	lsrs	r3, r3, #8
 800b806:	f88d 300d 	strb.w	r3, [sp, #13]
 800b80a:	f88d 400e 	strb.w	r4, [sp, #14]
 800b80e:	0a24      	lsrs	r4, r4, #8
 800b810:	f88d 400f 	strb.w	r4, [sp, #15]
 800b814:	f248 0302 	movw	r3, #32770	; 0x8002
 800b818:	9301      	str	r3, [sp, #4]
 800b81a:	ab03      	add	r3, sp, #12
 800b81c:	9300      	str	r3, [sp, #0]
 800b81e:	2304      	movs	r3, #4
 800b820:	b292      	uxth	r2, r2
 800b822:	f7fe fb0c 	bl	8009e3e <dwt_xfer3xxx>
 800b826:	b004      	add	sp, #16
 800b828:	bd10      	pop	{r4, pc}
	...

0800b82c <ull_setleds>:
 800b82c:	b530      	push	{r4, r5, lr}
 800b82e:	b083      	sub	sp, #12
 800b830:	4604      	mov	r4, r0
 800b832:	f011 0f01 	tst.w	r1, #1
 800b836:	d01f      	beq.n	800b878 <ull_setleds+0x4c>
 800b838:	460d      	mov	r5, r1
 800b83a:	f44f 7310 	mov.w	r3, #576	; 0x240
 800b83e:	9300      	str	r3, [sp, #0]
 800b840:	f46f 637c 	mvn.w	r3, #4032	; 0xfc0
 800b844:	2200      	movs	r2, #0
 800b846:	f44f 21a0 	mov.w	r1, #327680	; 0x50000
 800b84a:	f7ff fc47 	bl	800b0dc <dwt_modify32bitoffsetreg>
 800b84e:	f44f 0304 	mov.w	r3, #8650752	; 0x840000
 800b852:	9300      	str	r3, [sp, #0]
 800b854:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800b858:	2200      	movs	r2, #0
 800b85a:	4918      	ldr	r1, [pc, #96]	; (800b8bc <ull_setleds+0x90>)
 800b85c:	4620      	mov	r0, r4
 800b85e:	f7ff fc3d 	bl	800b0dc <dwt_modify32bitoffsetreg>
 800b862:	f015 0f02 	tst.w	r5, #2
 800b866:	d11a      	bne.n	800b89e <ull_setleds+0x72>
 800b868:	f44f 7388 	mov.w	r3, #272	; 0x110
 800b86c:	2200      	movs	r2, #0
 800b86e:	4914      	ldr	r1, [pc, #80]	; (800b8c0 <ull_setleds+0x94>)
 800b870:	4620      	mov	r0, r4
 800b872:	f7fe ffe1 	bl	800a838 <dwt_write32bitoffsetreg>
 800b876:	e010      	b.n	800b89a <ull_setleds+0x6e>
 800b878:	2500      	movs	r5, #0
 800b87a:	9500      	str	r5, [sp, #0]
 800b87c:	f46f 637c 	mvn.w	r3, #4032	; 0xfc0
 800b880:	462a      	mov	r2, r5
 800b882:	f44f 21a0 	mov.w	r1, #327680	; 0x50000
 800b886:	f7ff fc29 	bl	800b0dc <dwt_modify32bitoffsetreg>
 800b88a:	9500      	str	r5, [sp, #0]
 800b88c:	f64f 63ff 	movw	r3, #65279	; 0xfeff
 800b890:	462a      	mov	r2, r5
 800b892:	490b      	ldr	r1, [pc, #44]	; (800b8c0 <ull_setleds+0x94>)
 800b894:	4620      	mov	r0, r4
 800b896:	f7ff ffaf 	bl	800b7f8 <dwt_modify16bitoffsetreg>
 800b89a:	b003      	add	sp, #12
 800b89c:	bd30      	pop	{r4, r5, pc}
 800b89e:	4d08      	ldr	r5, [pc, #32]	; (800b8c0 <ull_setleds+0x94>)
 800b8a0:	4b08      	ldr	r3, [pc, #32]	; (800b8c4 <ull_setleds+0x98>)
 800b8a2:	2200      	movs	r2, #0
 800b8a4:	4629      	mov	r1, r5
 800b8a6:	4620      	mov	r0, r4
 800b8a8:	f7fe ffc6 	bl	800a838 <dwt_write32bitoffsetreg>
 800b8ac:	f44f 7388 	mov.w	r3, #272	; 0x110
 800b8b0:	2200      	movs	r2, #0
 800b8b2:	4629      	mov	r1, r5
 800b8b4:	4620      	mov	r0, r4
 800b8b6:	f7fe ffbf 	bl	800a838 <dwt_write32bitoffsetreg>
 800b8ba:	e7ee      	b.n	800b89a <ull_setleds+0x6e>
 800b8bc:	00110004 	.word	0x00110004
 800b8c0:	00110018 	.word	0x00110018
 800b8c4:	000f0110 	.word	0x000f0110

0800b8c8 <ull_pgf_cal>:
 800b8c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b8ca:	b083      	sub	sp, #12
 800b8cc:	4604      	mov	r4, r0
 800b8ce:	2901      	cmp	r1, #1
 800b8d0:	d009      	beq.n	800b8e6 <ull_pgf_cal+0x1e>
 800b8d2:	2014      	movs	r0, #20
 800b8d4:	f7f5 ff77 	bl	80017c6 <deca_usleep>
 800b8d8:	4620      	mov	r0, r4
 800b8da:	f7ff feaf 	bl	800b63c <ull_run_pgfcal>
 800b8de:	4605      	mov	r5, r0
 800b8e0:	4628      	mov	r0, r5
 800b8e2:	b003      	add	sp, #12
 800b8e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b8e6:	4e0f      	ldr	r6, [pc, #60]	; (800b924 <ull_pgf_cal+0x5c>)
 800b8e8:	2200      	movs	r2, #0
 800b8ea:	4631      	mov	r1, r6
 800b8ec:	f7fe fb45 	bl	8009f7a <dwt_read16bitoffsetreg>
 800b8f0:	4607      	mov	r7, r0
 800b8f2:	f240 1307 	movw	r3, #263	; 0x107
 800b8f6:	9300      	str	r3, [sp, #0]
 800b8f8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800b8fc:	2200      	movs	r2, #0
 800b8fe:	4631      	mov	r1, r6
 800b900:	4620      	mov	r0, r4
 800b902:	f7ff ff79 	bl	800b7f8 <dwt_modify16bitoffsetreg>
 800b906:	2014      	movs	r0, #20
 800b908:	f7f5 ff5d 	bl	80017c6 <deca_usleep>
 800b90c:	4620      	mov	r0, r4
 800b90e:	f7ff fe95 	bl	800b63c <ull_run_pgfcal>
 800b912:	4605      	mov	r5, r0
 800b914:	2200      	movs	r2, #0
 800b916:	9200      	str	r2, [sp, #0]
 800b918:	463b      	mov	r3, r7
 800b91a:	4631      	mov	r1, r6
 800b91c:	4620      	mov	r0, r4
 800b91e:	f7ff ff6b 	bl	800b7f8 <dwt_modify16bitoffsetreg>
 800b922:	e7dd      	b.n	800b8e0 <ull_pgf_cal+0x18>
 800b924:	00070048 	.word	0x00070048

0800b928 <ull_setgpiovalue>:
 800b928:	b500      	push	{lr}
 800b92a:	b083      	sub	sp, #12
 800b92c:	2a01      	cmp	r2, #1
 800b92e:	d009      	beq.n	800b944 <ull_setgpiovalue+0x1c>
 800b930:	43cb      	mvns	r3, r1
 800b932:	2200      	movs	r2, #0
 800b934:	9200      	str	r2, [sp, #0]
 800b936:	b29b      	uxth	r3, r3
 800b938:	4906      	ldr	r1, [pc, #24]	; (800b954 <ull_setgpiovalue+0x2c>)
 800b93a:	f7ff ff5d 	bl	800b7f8 <dwt_modify16bitoffsetreg>
 800b93e:	b003      	add	sp, #12
 800b940:	f85d fb04 	ldr.w	pc, [sp], #4
 800b944:	9100      	str	r1, [sp, #0]
 800b946:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800b94a:	2200      	movs	r2, #0
 800b94c:	4901      	ldr	r1, [pc, #4]	; (800b954 <ull_setgpiovalue+0x2c>)
 800b94e:	f7ff ff53 	bl	800b7f8 <dwt_modify16bitoffsetreg>
 800b952:	e7f4      	b.n	800b93e <ull_setgpiovalue+0x16>
 800b954:	0005000c 	.word	0x0005000c

0800b958 <ull_readaccdata>:
 800b958:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b95a:	b083      	sub	sp, #12
 800b95c:	4604      	mov	r4, r0
 800b95e:	460f      	mov	r7, r1
 800b960:	4616      	mov	r6, r2
 800b962:	461d      	mov	r5, r3
 800b964:	f248 0340 	movw	r3, #32832	; 0x8040
 800b968:	9300      	str	r3, [sp, #0]
 800b96a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800b96e:	2200      	movs	r2, #0
 800b970:	4918      	ldr	r1, [pc, #96]	; (800b9d4 <ull_readaccdata+0x7c>)
 800b972:	f7ff ff41 	bl	800b7f8 <dwt_modify16bitoffsetreg>
 800b976:	19aa      	adds	r2, r5, r6
 800b978:	f243 0301 	movw	r3, #12289	; 0x3001
 800b97c:	429a      	cmp	r2, r3
 800b97e:	dc15      	bgt.n	800b9ac <ull_readaccdata+0x54>
 800b980:	2d7f      	cmp	r5, #127	; 0x7f
 800b982:	d91d      	bls.n	800b9c0 <ull_readaccdata+0x68>
 800b984:	2315      	movs	r3, #21
 800b986:	2200      	movs	r2, #0
 800b988:	4913      	ldr	r1, [pc, #76]	; (800b9d8 <ull_readaccdata+0x80>)
 800b98a:	4620      	mov	r0, r4
 800b98c:	f7fe ff54 	bl	800a838 <dwt_write32bitoffsetreg>
 800b990:	462b      	mov	r3, r5
 800b992:	2200      	movs	r2, #0
 800b994:	4911      	ldr	r1, [pc, #68]	; (800b9dc <ull_readaccdata+0x84>)
 800b996:	4620      	mov	r0, r4
 800b998:	f7fe ff4e 	bl	800a838 <dwt_write32bitoffsetreg>
 800b99c:	9700      	str	r7, [sp, #0]
 800b99e:	4633      	mov	r3, r6
 800b9a0:	2200      	movs	r2, #0
 800b9a2:	f44f 11e8 	mov.w	r1, #1900544	; 0x1d0000
 800b9a6:	4620      	mov	r0, r4
 800b9a8:	f7fe fac7 	bl	8009f3a <dwt_readfromdevice>
 800b9ac:	2200      	movs	r2, #0
 800b9ae:	9200      	str	r2, [sp, #0]
 800b9b0:	f647 73bf 	movw	r3, #32703	; 0x7fbf
 800b9b4:	4907      	ldr	r1, [pc, #28]	; (800b9d4 <ull_readaccdata+0x7c>)
 800b9b6:	4620      	mov	r0, r4
 800b9b8:	f7ff ff1e 	bl	800b7f8 <dwt_modify16bitoffsetreg>
 800b9bc:	b003      	add	sp, #12
 800b9be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b9c0:	9700      	str	r7, [sp, #0]
 800b9c2:	4633      	mov	r3, r6
 800b9c4:	462a      	mov	r2, r5
 800b9c6:	f44f 11a8 	mov.w	r1, #1376256	; 0x150000
 800b9ca:	4620      	mov	r0, r4
 800b9cc:	f7fe fab5 	bl	8009f3a <dwt_readfromdevice>
 800b9d0:	e7ec      	b.n	800b9ac <ull_readaccdata+0x54>
 800b9d2:	bf00      	nop
 800b9d4:	00110004 	.word	0x00110004
 800b9d8:	001f0004 	.word	0x001f0004
 800b9dc:	001f0008 	.word	0x001f0008

0800b9e0 <ull_repeated_cw>:
 800b9e0:	b570      	push	{r4, r5, r6, lr}
 800b9e2:	4606      	mov	r6, r0
 800b9e4:	460c      	mov	r4, r1
 800b9e6:	4615      	mov	r5, r2
 800b9e8:	4b0e      	ldr	r3, [pc, #56]	; (800ba24 <ull_repeated_cw+0x44>)
 800b9ea:	2202      	movs	r2, #2
 800b9ec:	490e      	ldr	r1, [pc, #56]	; (800ba28 <ull_repeated_cw+0x48>)
 800b9ee:	f7fe ff23 	bl	800a838 <dwt_write32bitoffsetreg>
 800b9f2:	2d0f      	cmp	r5, #15
 800b9f4:	bfa8      	it	ge
 800b9f6:	250f      	movge	r5, #15
 800b9f8:	1e63      	subs	r3, r4, #1
 800b9fa:	2b03      	cmp	r3, #3
 800b9fc:	bf28      	it	cs
 800b9fe:	2404      	movcs	r4, #4
 800ba00:	2310      	movs	r3, #16
 800ba02:	4123      	asrs	r3, r4
 800ba04:	2200      	movs	r2, #0
 800ba06:	4909      	ldr	r1, [pc, #36]	; (800ba2c <ull_repeated_cw+0x4c>)
 800ba08:	4630      	mov	r0, r6
 800ba0a:	f7fe ff15 	bl	800a838 <dwt_write32bitoffsetreg>
 800ba0e:	1e63      	subs	r3, r4, #1
 800ba10:	009b      	lsls	r3, r3, #2
 800ba12:	fa05 f303 	lsl.w	r3, r5, r3
 800ba16:	2200      	movs	r2, #0
 800ba18:	4905      	ldr	r1, [pc, #20]	; (800ba30 <ull_repeated_cw+0x50>)
 800ba1a:	4630      	mov	r0, r6
 800ba1c:	f7fe ff0c 	bl	800a838 <dwt_write32bitoffsetreg>
 800ba20:	bd70      	pop	{r4, r5, r6, pc}
 800ba22:	bf00      	nop
 800ba24:	00d20874 	.word	0x00d20874
 800ba28:	00110010 	.word	0x00110010
 800ba2c:	00070028 	.word	0x00070028
 800ba30:	00080018 	.word	0x00080018

0800ba34 <ull_configure>:
 800ba34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba38:	b083      	sub	sp, #12
 800ba3a:	4604      	mov	r4, r0
 800ba3c:	460d      	mov	r5, r1
 800ba3e:	f891 9000 	ldrb.w	r9, [r1]
 800ba42:	790b      	ldrb	r3, [r1, #4]
 800ba44:	2b18      	cmp	r3, #24
 800ba46:	d814      	bhi.n	800ba72 <ull_configure+0x3e>
 800ba48:	78cf      	ldrb	r7, [r1, #3]
 800ba4a:	2f18      	cmp	r7, #24
 800ba4c:	bf94      	ite	ls
 800ba4e:	2700      	movls	r7, #0
 800ba50:	2701      	movhi	r7, #1
 800ba52:	b2ff      	uxtb	r7, r7
 800ba54:	79eb      	ldrb	r3, [r5, #7]
 800ba56:	2b01      	cmp	r3, #1
 800ba58:	bf0c      	ite	eq
 800ba5a:	2110      	moveq	r1, #16
 800ba5c:	2100      	movne	r1, #0
 800ba5e:	786b      	ldrb	r3, [r5, #1]
 800ba60:	3b01      	subs	r3, #1
 800ba62:	2b06      	cmp	r3, #6
 800ba64:	d810      	bhi.n	800ba88 <ull_configure+0x54>
 800ba66:	e8df f003 	tbb	[pc, r3]
 800ba6a:	0f06      	.short	0x0f06
 800ba6c:	0f0c120f 	.word	0x0f0c120f
 800ba70:	09          	.byte	0x09
 800ba71:	00          	.byte	0x00
 800ba72:	2701      	movs	r7, #1
 800ba74:	e7ed      	b.n	800ba52 <ull_configure+0x1e>
 800ba76:	f04f 0a40 	mov.w	sl, #64	; 0x40
 800ba7a:	e00a      	b.n	800ba92 <ull_configure+0x5e>
 800ba7c:	f04f 0a48 	mov.w	sl, #72	; 0x48
 800ba80:	e007      	b.n	800ba92 <ull_configure+0x5e>
 800ba82:	f04f 0a80 	mov.w	sl, #128	; 0x80
 800ba86:	e004      	b.n	800ba92 <ull_configure+0x5e>
 800ba88:	f44f 7a80 	mov.w	sl, #256	; 0x100
 800ba8c:	e001      	b.n	800ba92 <ull_configure+0x5e>
 800ba8e:	f04f 0a20 	mov.w	sl, #32
 800ba92:	6d22      	ldr	r2, [r4, #80]	; 0x50
 800ba94:	8a13      	ldrh	r3, [r2, #16]
 800ba96:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 800ba9a:	8213      	strh	r3, [r2, #16]
 800ba9c:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800ba9e:	79ea      	ldrb	r2, [r5, #7]
 800baa0:	72da      	strb	r2, [r3, #11]
 800baa2:	7b2e      	ldrb	r6, [r5, #12]
 800baa4:	1cb3      	adds	r3, r6, #2
 800baa6:	2601      	movs	r6, #1
 800baa8:	409e      	lsls	r6, r3
 800baaa:	fa1f f886 	uxth.w	r8, r6
 800baae:	6d22      	ldr	r2, [r4, #80]	; 0x50
 800bab0:	4bca      	ldr	r3, [pc, #808]	; (800bddc <ull_configure+0x3a8>)
 800bab2:	fb03 f308 	mul.w	r3, r3, r8
 800bab6:	0bdb      	lsrs	r3, r3, #15
 800bab8:	8253      	strh	r3, [r2, #18]
 800baba:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800babc:	7aea      	ldrb	r2, [r5, #11]
 800babe:	755a      	strb	r2, [r3, #21]
 800bac0:	7a2b      	ldrb	r3, [r5, #8]
 800bac2:	015b      	lsls	r3, r3, #5
 800bac4:	f003 0320 	and.w	r3, r3, #32
 800bac8:	7b6a      	ldrb	r2, [r5, #13]
 800baca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bace:	7aea      	ldrb	r2, [r5, #11]
 800bad0:	0312      	lsls	r2, r2, #12
 800bad2:	f402 4230 	and.w	r2, r2, #45056	; 0xb000
 800bad6:	4313      	orrs	r3, r2
 800bad8:	430b      	orrs	r3, r1
 800bada:	9300      	str	r3, [sp, #0]
 800badc:	4bc0      	ldr	r3, [pc, #768]	; (800bde0 <ull_configure+0x3ac>)
 800bade:	2200      	movs	r2, #0
 800bae0:	2110      	movs	r1, #16
 800bae2:	4620      	mov	r0, r4
 800bae4:	f7ff fafa 	bl	800b0dc <dwt_modify32bitoffsetreg>
 800bae8:	2f00      	cmp	r7, #0
 800baea:	f040 80fc 	bne.w	800bce6 <ull_configure+0x2b2>
 800baee:	7aeb      	ldrb	r3, [r5, #11]
 800baf0:	b1f3      	cbz	r3, 800bb30 <ull_configure+0xfc>
 800baf2:	7b6b      	ldrb	r3, [r5, #13]
 800baf4:	2b01      	cmp	r3, #1
 800baf6:	f240 8121 	bls.w	800bd3c <ull_configure+0x308>
 800bafa:	7b2a      	ldrb	r2, [r5, #12]
 800bafc:	4bb9      	ldr	r3, [pc, #740]	; (800bde4 <ull_configure+0x3b0>)
 800bafe:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 800bb02:	0112      	lsls	r2, r2, #4
 800bb04:	0ad3      	lsrs	r3, r2, #11
 800bb06:	f3c2 020a 	ubfx	r2, r2, #0, #11
 800bb0a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800bb0e:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 800bb12:	bf28      	it	cs
 800bb14:	3301      	addcs	r3, #1
 800bb16:	b29b      	uxth	r3, r3
 800bb18:	eb0a 0ac8 	add.w	sl, sl, r8, lsl #3
 800bb1c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800bb20:	9300      	str	r3, [sp, #0]
 800bb22:	f64f 7380 	movw	r3, #65408	; 0xff80
 800bb26:	2202      	movs	r2, #2
 800bb28:	49af      	ldr	r1, [pc, #700]	; (800bde8 <ull_configure+0x3b4>)
 800bb2a:	4620      	mov	r0, r4
 800bb2c:	f7ff fe64 	bl	800b7f8 <dwt_modify16bitoffsetreg>
 800bb30:	2394      	movs	r3, #148	; 0x94
 800bb32:	9300      	str	r3, [sp, #0]
 800bb34:	4bad      	ldr	r3, [pc, #692]	; (800bdec <ull_configure+0x3b8>)
 800bb36:	2200      	movs	r2, #0
 800bb38:	49ad      	ldr	r1, [pc, #692]	; (800bdf0 <ull_configure+0x3bc>)
 800bb3a:	4620      	mov	r0, r4
 800bb3c:	f7ff face 	bl	800b0dc <dwt_modify32bitoffsetreg>
 800bb40:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 800bb44:	f340 810d 	ble.w	800bd62 <ull_configure+0x32e>
 800bb48:	6d22      	ldr	r2, [r4, #80]	; 0x50
 800bb4a:	8a13      	ldrh	r3, [r2, #16]
 800bb4c:	f043 0320 	orr.w	r3, r3, #32
 800bb50:	8213      	strh	r3, [r2, #16]
 800bb52:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800bb56:	9300      	str	r3, [sp, #0]
 800bb58:	f64c 73ff 	movw	r3, #53247	; 0xcfff
 800bb5c:	2200      	movs	r2, #0
 800bb5e:	49a5      	ldr	r1, [pc, #660]	; (800bdf4 <ull_configure+0x3c0>)
 800bb60:	4620      	mov	r0, r4
 800bb62:	f7ff fe49 	bl	800b7f8 <dwt_modify16bitoffsetreg>
 800bb66:	7b6b      	ldrb	r3, [r5, #13]
 800bb68:	2b01      	cmp	r3, #1
 800bb6a:	f000 8105 	beq.w	800bd78 <ull_configure+0x344>
 800bb6e:	78ab      	ldrb	r3, [r5, #2]
 800bb70:	f043 0310 	orr.w	r3, r3, #16
 800bb74:	9300      	str	r3, [sp, #0]
 800bb76:	23fc      	movs	r3, #252	; 0xfc
 800bb78:	2200      	movs	r2, #0
 800bb7a:	f44f 21c0 	mov.w	r1, #393216	; 0x60000
 800bb7e:	4620      	mov	r0, r4
 800bb80:	f7ff fc1e 	bl	800b3c0 <dwt_modify8bitoffsetreg>
 800bb84:	1e73      	subs	r3, r6, #1
 800bb86:	b2db      	uxtb	r3, r3
 800bb88:	2200      	movs	r2, #0
 800bb8a:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 800bb8e:	4620      	mov	r0, r4
 800bb90:	f7fe ffe0 	bl	800ab54 <dwt_write8bitoffsetreg>
 800bb94:	786b      	ldrb	r3, [r5, #1]
 800bb96:	2b07      	cmp	r3, #7
 800bb98:	bf0c      	ite	eq
 800bb9a:	2308      	moveq	r3, #8
 800bb9c:	2300      	movne	r3, #0
 800bb9e:	2201      	movs	r2, #1
 800bba0:	2124      	movs	r1, #36	; 0x24
 800bba2:	4620      	mov	r0, r4
 800bba4:	f7fe ffd6 	bl	800ab54 <dwt_write8bitoffsetreg>
 800bba8:	7aeb      	ldrb	r3, [r5, #11]
 800bbaa:	f003 0303 	and.w	r3, r3, #3
 800bbae:	2b03      	cmp	r3, #3
 800bbb0:	bf0c      	ite	eq
 800bbb2:	4b91      	ldreq	r3, [pc, #580]	; (800bdf8 <ull_configure+0x3c4>)
 800bbb4:	4b91      	ldrne	r3, [pc, #580]	; (800bdfc <ull_configure+0x3c8>)
 800bbb6:	2200      	movs	r2, #0
 800bbb8:	4991      	ldr	r1, [pc, #580]	; (800be00 <ull_configure+0x3cc>)
 800bbba:	4620      	mov	r0, r4
 800bbbc:	f7fe fe3c 	bl	800a838 <dwt_write32bitoffsetreg>
 800bbc0:	2200      	movs	r2, #0
 800bbc2:	4990      	ldr	r1, [pc, #576]	; (800be04 <ull_configure+0x3d0>)
 800bbc4:	4620      	mov	r0, r4
 800bbc6:	f7fe f9c2 	bl	8009f4e <dwt_read32bitoffsetreg>
 800bbca:	f420 50ff 	bic.w	r0, r0, #8160	; 0x1fe0
 800bbce:	f020 001f 	bic.w	r0, r0, #31
 800bbd2:	f1b9 0f09 	cmp.w	r9, #9
 800bbd6:	bf08      	it	eq
 800bbd8:	f040 0001 	orreq.w	r0, r0, #1
 800bbdc:	792a      	ldrb	r2, [r5, #4]
 800bbde:	0212      	lsls	r2, r2, #8
 800bbe0:	f402 52f8 	and.w	r2, r2, #7936	; 0x1f00
 800bbe4:	78eb      	ldrb	r3, [r5, #3]
 800bbe6:	00db      	lsls	r3, r3, #3
 800bbe8:	b2db      	uxtb	r3, r3
 800bbea:	431a      	orrs	r2, r3
 800bbec:	796b      	ldrb	r3, [r5, #5]
 800bbee:	005b      	lsls	r3, r3, #1
 800bbf0:	f003 0306 	and.w	r3, r3, #6
 800bbf4:	4313      	orrs	r3, r2
 800bbf6:	4303      	orrs	r3, r0
 800bbf8:	2200      	movs	r2, #0
 800bbfa:	4982      	ldr	r1, [pc, #520]	; (800be04 <ull_configure+0x3d0>)
 800bbfc:	4620      	mov	r0, r4
 800bbfe:	f7fe fe1b 	bl	800a838 <dwt_write32bitoffsetreg>
 800bc02:	79aa      	ldrb	r2, [r5, #6]
 800bc04:	786b      	ldrb	r3, [r5, #1]
 800bc06:	031b      	lsls	r3, r3, #12
 800bc08:	ea43 2382 	orr.w	r3, r3, r2, lsl #10
 800bc0c:	9300      	str	r3, [sp, #0]
 800bc0e:	f46f 4374 	mvn.w	r3, #62464	; 0xf400
 800bc12:	2200      	movs	r2, #0
 800bc14:	2120      	movs	r1, #32
 800bc16:	4620      	mov	r0, r4
 800bc18:	f7ff fa60 	bl	800b0dc <dwt_modify32bitoffsetreg>
 800bc1c:	f8b5 3009 	ldrh.w	r3, [r5, #9]
 800bc20:	b923      	cbnz	r3, 800bc2c <ull_configure+0x1f8>
 800bc22:	f06f 037e 	mvn.w	r3, #126	; 0x7e
 800bc26:	726b      	strb	r3, [r5, #9]
 800bc28:	2300      	movs	r3, #0
 800bc2a:	72ab      	strb	r3, [r5, #10]
 800bc2c:	f8b5 3009 	ldrh.w	r3, [r5, #9]
 800bc30:	2202      	movs	r2, #2
 800bc32:	f44f 21c0 	mov.w	r1, #393216	; 0x60000
 800bc36:	4620      	mov	r0, r4
 800bc38:	f7fe fda1 	bl	800a77e <dwt_write16bitoffsetreg>
 800bc3c:	2202      	movs	r2, #2
 800bc3e:	4972      	ldr	r1, [pc, #456]	; (800be08 <ull_configure+0x3d4>)
 800bc40:	4620      	mov	r0, r4
 800bc42:	f7fe f9ac 	bl	8009f9e <dwt_read8bitoffsetreg>
 800bc46:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800bc48:	7bdb      	ldrb	r3, [r3, #15]
 800bc4a:	454b      	cmp	r3, r9
 800bc4c:	f000 809e 	beq.w	800bd8c <ull_configure+0x358>
 800bc50:	2803      	cmp	r0, #3
 800bc52:	f000 809f 	beq.w	800bd94 <ull_configure+0x360>
 800bc56:	f1b9 0f09 	cmp.w	r9, #9
 800bc5a:	f000 80a0 	beq.w	800bd9e <ull_configure+0x36a>
 800bc5e:	4b6b      	ldr	r3, [pc, #428]	; (800be0c <ull_configure+0x3d8>)
 800bc60:	2200      	movs	r2, #0
 800bc62:	496b      	ldr	r1, [pc, #428]	; (800be10 <ull_configure+0x3dc>)
 800bc64:	4620      	mov	r0, r4
 800bc66:	f7fe fde7 	bl	800a838 <dwt_write32bitoffsetreg>
 800bc6a:	f641 733c 	movw	r3, #7996	; 0x1f3c
 800bc6e:	2200      	movs	r2, #0
 800bc70:	f44f 2110 	mov.w	r1, #589824	; 0x90000
 800bc74:	4620      	mov	r0, r4
 800bc76:	f7fe fd82 	bl	800a77e <dwt_write16bitoffsetreg>
 800bc7a:	2314      	movs	r3, #20
 800bc7c:	2201      	movs	r2, #1
 800bc7e:	4965      	ldr	r1, [pc, #404]	; (800be14 <ull_configure+0x3e0>)
 800bc80:	4620      	mov	r0, r4
 800bc82:	f7fe ff67 	bl	800ab54 <dwt_write8bitoffsetreg>
 800bc86:	230e      	movs	r3, #14
 800bc88:	2202      	movs	r2, #2
 800bc8a:	4963      	ldr	r1, [pc, #396]	; (800be18 <ull_configure+0x3e4>)
 800bc8c:	4620      	mov	r0, r4
 800bc8e:	f7fe ff61 	bl	800ab54 <dwt_write8bitoffsetreg>
 800bc92:	2381      	movs	r3, #129	; 0x81
 800bc94:	2200      	movs	r2, #0
 800bc96:	4961      	ldr	r1, [pc, #388]	; (800be1c <ull_configure+0x3e8>)
 800bc98:	4620      	mov	r0, r4
 800bc9a:	f7fe ff5b 	bl	800ab54 <dwt_write8bitoffsetreg>
 800bc9e:	2302      	movs	r3, #2
 800bca0:	2200      	movs	r2, #0
 800bca2:	2144      	movs	r1, #68	; 0x44
 800bca4:	4620      	mov	r0, r4
 800bca6:	f7fe ff55 	bl	800ab54 <dwt_write8bitoffsetreg>
 800bcaa:	2101      	movs	r1, #1
 800bcac:	4620      	mov	r0, r4
 800bcae:	f7ff fc45 	bl	800b53c <ull_setdwstate>
 800bcb2:	f04f 0b32 	mov.w	fp, #50	; 0x32
 800bcb6:	f04f 0814 	mov.w	r8, #20
 800bcba:	2700      	movs	r7, #0
 800bcbc:	2644      	movs	r6, #68	; 0x44
 800bcbe:	4640      	mov	r0, r8
 800bcc0:	f7f5 fd81 	bl	80017c6 <deca_usleep>
 800bcc4:	463a      	mov	r2, r7
 800bcc6:	4631      	mov	r1, r6
 800bcc8:	4620      	mov	r0, r4
 800bcca:	f7fe f968 	bl	8009f9e <dwt_read8bitoffsetreg>
 800bcce:	f010 0f02 	tst.w	r0, #2
 800bcd2:	f040 80b5 	bne.w	800be40 <ull_configure+0x40c>
 800bcd6:	f10b 33ff 	add.w	r3, fp, #4294967295	; 0xffffffff
 800bcda:	f013 0bff 	ands.w	fp, r3, #255	; 0xff
 800bcde:	d1ee      	bne.n	800bcbe <ull_configure+0x28a>
 800bce0:	f06f 0001 	mvn.w	r0, #1
 800bce4:	e0de      	b.n	800bea4 <ull_configure+0x470>
 800bce6:	6d22      	ldr	r2, [r4, #80]	; 0x50
 800bce8:	8a13      	ldrh	r3, [r2, #16]
 800bcea:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800bcee:	8213      	strh	r3, [r2, #16]
 800bcf0:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800bcf4:	9300      	str	r3, [sp, #0]
 800bcf6:	f46f 5340 	mvn.w	r3, #12288	; 0x3000
 800bcfa:	2200      	movs	r2, #0
 800bcfc:	493d      	ldr	r1, [pc, #244]	; (800bdf4 <ull_configure+0x3c0>)
 800bcfe:	4620      	mov	r0, r4
 800bd00:	f7ff f9ec 	bl	800b0dc <dwt_modify32bitoffsetreg>
 800bd04:	f240 3306 	movw	r3, #774	; 0x306
 800bd08:	2200      	movs	r2, #0
 800bd0a:	4945      	ldr	r1, [pc, #276]	; (800be20 <ull_configure+0x3ec>)
 800bd0c:	4620      	mov	r0, r4
 800bd0e:	f7fe fd93 	bl	800a838 <dwt_write32bitoffsetreg>
 800bd12:	2300      	movs	r3, #0
 800bd14:	461a      	mov	r2, r3
 800bd16:	4943      	ldr	r1, [pc, #268]	; (800be24 <ull_configure+0x3f0>)
 800bd18:	4620      	mov	r0, r4
 800bd1a:	f7fe fd8d 	bl	800a838 <dwt_write32bitoffsetreg>
 800bd1e:	4b42      	ldr	r3, [pc, #264]	; (800be28 <ull_configure+0x3f4>)
 800bd20:	2200      	movs	r2, #0
 800bd22:	4931      	ldr	r1, [pc, #196]	; (800bde8 <ull_configure+0x3b4>)
 800bd24:	4620      	mov	r0, r4
 800bd26:	f7fe fd87 	bl	800a838 <dwt_write32bitoffsetreg>
 800bd2a:	239d      	movs	r3, #157	; 0x9d
 800bd2c:	9300      	str	r3, [sp, #0]
 800bd2e:	4b2f      	ldr	r3, [pc, #188]	; (800bdec <ull_configure+0x3b8>)
 800bd30:	2200      	movs	r2, #0
 800bd32:	492f      	ldr	r1, [pc, #188]	; (800bdf0 <ull_configure+0x3bc>)
 800bd34:	4620      	mov	r0, r4
 800bd36:	f7ff f9d1 	bl	800b0dc <dwt_modify32bitoffsetreg>
 800bd3a:	e714      	b.n	800bb66 <ull_configure+0x132>
 800bd3c:	7b2a      	ldrb	r2, [r5, #12]
 800bd3e:	4b29      	ldr	r3, [pc, #164]	; (800bde4 <ull_configure+0x3b0>)
 800bd40:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800bd44:	f44f 6235 	mov.w	r2, #2896	; 0xb50
 800bd48:	fb02 f203 	mul.w	r2, r2, r3
 800bd4c:	0c93      	lsrs	r3, r2, #18
 800bd4e:	f3c2 12ca 	ubfx	r2, r2, #7, #11
 800bd52:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800bd56:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 800bd5a:	bf28      	it	cs
 800bd5c:	3301      	addcs	r3, #1
 800bd5e:	b29b      	uxth	r3, r3
 800bd60:	e6da      	b.n	800bb18 <ull_configure+0xe4>
 800bd62:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800bd66:	9300      	str	r3, [sp, #0]
 800bd68:	f64c 73ff 	movw	r3, #53247	; 0xcfff
 800bd6c:	2200      	movs	r2, #0
 800bd6e:	4921      	ldr	r1, [pc, #132]	; (800bdf4 <ull_configure+0x3c0>)
 800bd70:	4620      	mov	r0, r4
 800bd72:	f7ff fd41 	bl	800b7f8 <dwt_modify16bitoffsetreg>
 800bd76:	e6f6      	b.n	800bb66 <ull_configure+0x132>
 800bd78:	78ab      	ldrb	r3, [r5, #2]
 800bd7a:	9300      	str	r3, [sp, #0]
 800bd7c:	23ec      	movs	r3, #236	; 0xec
 800bd7e:	2200      	movs	r2, #0
 800bd80:	f44f 21c0 	mov.w	r1, #393216	; 0x60000
 800bd84:	4620      	mov	r0, r4
 800bd86:	f7ff fb1b 	bl	800b3c0 <dwt_modify8bitoffsetreg>
 800bd8a:	e6fb      	b.n	800bb84 <ull_configure+0x150>
 800bd8c:	2803      	cmp	r0, #3
 800bd8e:	f47f af62 	bne.w	800bc56 <ull_configure+0x222>
 800bd92:	e058      	b.n	800be46 <ull_configure+0x412>
 800bd94:	2102      	movs	r1, #2
 800bd96:	4620      	mov	r0, r4
 800bd98:	f7ff fbd0 	bl	800b53c <ull_setdwstate>
 800bd9c:	e75b      	b.n	800bc56 <ull_configure+0x222>
 800bd9e:	4b23      	ldr	r3, [pc, #140]	; (800be2c <ull_configure+0x3f8>)
 800bda0:	2200      	movs	r2, #0
 800bda2:	491b      	ldr	r1, [pc, #108]	; (800be10 <ull_configure+0x3dc>)
 800bda4:	4620      	mov	r0, r4
 800bda6:	f7fe fd47 	bl	800a838 <dwt_write32bitoffsetreg>
 800bdaa:	f640 733c 	movw	r3, #3900	; 0xf3c
 800bdae:	2200      	movs	r2, #0
 800bdb0:	f44f 2110 	mov.w	r1, #589824	; 0x90000
 800bdb4:	4620      	mov	r0, r4
 800bdb6:	f7fe fce2 	bl	800a77e <dwt_write16bitoffsetreg>
 800bdba:	e75e      	b.n	800bc7a <ull_configure+0x246>
 800bdbc:	f44f 7380 	mov.w	r3, #256	; 0x100
 800bdc0:	9300      	str	r3, [sp, #0]
 800bdc2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800bdc6:	2200      	movs	r2, #0
 800bdc8:	490a      	ldr	r1, [pc, #40]	; (800bdf4 <ull_configure+0x3c0>)
 800bdca:	4620      	mov	r0, r4
 800bdcc:	f7ff fd14 	bl	800b7f8 <dwt_modify16bitoffsetreg>
 800bdd0:	6d22      	ldr	r2, [r4, #80]	; 0x50
 800bdd2:	8a13      	ldrh	r3, [r2, #16]
 800bdd4:	f043 0308 	orr.w	r3, r3, #8
 800bdd8:	8213      	strh	r3, [r2, #16]
 800bdda:	e046      	b.n	800be6a <ull_configure+0x436>
 800bddc:	00026668 	.word	0x00026668
 800bde0:	fffc4fcf 	.word	0xfffc4fcf
 800bde4:	0801664c 	.word	0x0801664c
 800bde8:	000e0014 	.word	0x000e0014
 800bdec:	bfffff00 	.word	0xbfffff00
 800bdf0:	000e0018 	.word	0x000e0018
 800bdf4:	000b0008 	.word	0x000b0008
 800bdf8:	af5f35cc 	.word	0xaf5f35cc
 800bdfc:	af5f584c 	.word	0xaf5f584c
 800be00:	0006000c 	.word	0x0006000c
 800be04:	00010008 	.word	0x00010008
 800be08:	000f0030 	.word	0x000f0030
 800be0c:	1c071134 	.word	0x1c071134
 800be10:	0007001c 	.word	0x0007001c
 800be14:	00070050 	.word	0x00070050
 800be18:	00070018 	.word	0x00070018
 800be1c:	00090008 	.word	0x00090008
 800be20:	000e000c 	.word	0x000e000c
 800be24:	000e0010 	.word	0x000e0010
 800be28:	000c5a0a 	.word	0x000c5a0a
 800be2c:	1c010034 	.word	0x1c010034
 800be30:	2200      	movs	r2, #0
 800be32:	9200      	str	r2, [sp, #0]
 800be34:	23fe      	movs	r3, #254	; 0xfe
 800be36:	491d      	ldr	r1, [pc, #116]	; (800beac <ull_configure+0x478>)
 800be38:	4620      	mov	r0, r4
 800be3a:	f7ff fac1 	bl	800b3c0 <dwt_modify8bitoffsetreg>
 800be3e:	e01e      	b.n	800be7e <ull_configure+0x44a>
 800be40:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800be42:	f883 900f 	strb.w	r9, [r3, #15]
 800be46:	792b      	ldrb	r3, [r5, #4]
 800be48:	3b09      	subs	r3, #9
 800be4a:	b2db      	uxtb	r3, r3
 800be4c:	2b0f      	cmp	r3, #15
 800be4e:	d8ef      	bhi.n	800be30 <ull_configure+0x3fc>
 800be50:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800be52:	7a1b      	ldrb	r3, [r3, #8]
 800be54:	2b01      	cmp	r3, #1
 800be56:	d0b1      	beq.n	800bdbc <ull_configure+0x388>
 800be58:	4649      	mov	r1, r9
 800be5a:	4620      	mov	r0, r4
 800be5c:	f7fe fda4 	bl	800a9a8 <ull_configmrxlut>
 800be60:	6d22      	ldr	r2, [r4, #80]	; 0x50
 800be62:	8a13      	ldrh	r3, [r2, #16]
 800be64:	f023 0308 	bic.w	r3, r3, #8
 800be68:	8213      	strh	r3, [r2, #16]
 800be6a:	f44f 43c8 	mov.w	r3, #25600	; 0x6400
 800be6e:	9300      	str	r3, [sp, #0]
 800be70:	f248 13ff 	movw	r3, #33279	; 0x81ff
 800be74:	2200      	movs	r2, #0
 800be76:	490d      	ldr	r1, [pc, #52]	; (800beac <ull_configure+0x478>)
 800be78:	4620      	mov	r0, r4
 800be7a:	f7ff fcbd 	bl	800b7f8 <dwt_modify16bitoffsetreg>
 800be7e:	f1ba 0f40 	cmp.w	sl, #64	; 0x40
 800be82:	bfcc      	ite	gt
 800be84:	f04f 5300 	movgt.w	r3, #536870912	; 0x20000000
 800be88:	f04f 53a0 	movle.w	r3, #335544320	; 0x14000000
 800be8c:	9300      	str	r3, [sp, #0]
 800be8e:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 800be92:	2200      	movs	r2, #0
 800be94:	4906      	ldr	r1, [pc, #24]	; (800beb0 <ull_configure+0x47c>)
 800be96:	4620      	mov	r0, r4
 800be98:	f7ff f920 	bl	800b0dc <dwt_modify32bitoffsetreg>
 800be9c:	2101      	movs	r1, #1
 800be9e:	4620      	mov	r0, r4
 800bea0:	f7ff fd12 	bl	800b8c8 <ull_pgf_cal>
 800bea4:	b003      	add	sp, #12
 800bea6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800beaa:	bf00      	nop
 800beac:	00030018 	.word	0x00030018
 800beb0:	00060010 	.word	0x00060010

0800beb4 <ull_initialise>:
 800beb4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800beb6:	b083      	sub	sp, #12
 800beb8:	4605      	mov	r5, r0
 800beba:	460e      	mov	r6, r1
 800bebc:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800bebe:	2b00      	cmp	r3, #0
 800bec0:	d051      	beq.n	800bf66 <ull_initialise+0xb2>
 800bec2:	6d2c      	ldr	r4, [r5, #80]	; 0x50
 800bec4:	2300      	movs	r3, #0
 800bec6:	73a3      	strb	r3, [r4, #14]
 800bec8:	2202      	movs	r2, #2
 800beca:	8222      	strh	r2, [r4, #16]
 800becc:	7523      	strb	r3, [r4, #20]
 800bece:	7563      	strb	r3, [r4, #21]
 800bed0:	73e3      	strb	r3, [r4, #15]
 800bed2:	7263      	strb	r3, [r4, #9]
 800bed4:	72a3      	strb	r3, [r4, #10]
 800bed6:	2104      	movs	r1, #4
 800bed8:	4628      	mov	r0, r5
 800beda:	f7fe fc8b 	bl	800a7f4 <_dwt_otpread>
 800bede:	4607      	mov	r7, r0
 800bee0:	2105      	movs	r1, #5
 800bee2:	4628      	mov	r0, r5
 800bee4:	f7fe fc86 	bl	800a7f4 <_dwt_otpread>
 800bee8:	b10f      	cbz	r7, 800beee <ull_initialise+0x3a>
 800beea:	2800      	cmp	r0, #0
 800beec:	d140      	bne.n	800bf70 <ull_initialise+0xbc>
 800beee:	2120      	movs	r1, #32
 800bef0:	4628      	mov	r0, r5
 800bef2:	f7fe fc7f 	bl	800a7f4 <_dwt_otpread>
 800bef6:	4b35      	ldr	r3, [pc, #212]	; (800bfcc <ull_initialise+0x118>)
 800bef8:	4298      	cmp	r0, r3
 800befa:	bf0c      	ite	eq
 800befc:	2301      	moveq	r3, #1
 800befe:	2300      	movne	r3, #0
 800bf00:	7223      	strb	r3, [r4, #8]
 800bf02:	f016 0f10 	tst.w	r6, #16
 800bf06:	d142      	bne.n	800bf8e <ull_initialise+0xda>
 800bf08:	f016 0f20 	tst.w	r6, #32
 800bf0c:	d145      	bne.n	800bf9a <ull_initialise+0xe6>
 800bf0e:	f016 0f40 	tst.w	r6, #64	; 0x40
 800bf12:	d148      	bne.n	800bfa6 <ull_initialise+0xf2>
 800bf14:	f016 0f80 	tst.w	r6, #128	; 0x80
 800bf18:	d14c      	bne.n	800bfb4 <ull_initialise+0x100>
 800bf1a:	7aa3      	ldrb	r3, [r4, #10]
 800bf1c:	b90b      	cbnz	r3, 800bf22 <ull_initialise+0x6e>
 800bf1e:	2385      	movs	r3, #133	; 0x85
 800bf20:	72a3      	strb	r3, [r4, #10]
 800bf22:	7a63      	ldrb	r3, [r4, #9]
 800bf24:	b90b      	cbnz	r3, 800bf2a <ull_initialise+0x76>
 800bf26:	2374      	movs	r3, #116	; 0x74
 800bf28:	7263      	strb	r3, [r4, #9]
 800bf2a:	211f      	movs	r1, #31
 800bf2c:	4628      	mov	r0, r5
 800bf2e:	f7fe fc61 	bl	800a7f4 <_dwt_otpread>
 800bf32:	7320      	strb	r0, [r4, #12]
 800bf34:	211e      	movs	r1, #30
 800bf36:	4628      	mov	r0, r5
 800bf38:	f7fe fc5c 	bl	800a7f4 <_dwt_otpread>
 800bf3c:	f010 003f 	ands.w	r0, r0, #63	; 0x3f
 800bf40:	bf12      	itee	ne
 800bf42:	7360      	strbne	r0, [r4, #13]
 800bf44:	232e      	moveq	r3, #46	; 0x2e
 800bf46:	7363      	strbeq	r3, [r4, #13]
 800bf48:	7b63      	ldrb	r3, [r4, #13]
 800bf4a:	2200      	movs	r2, #0
 800bf4c:	4920      	ldr	r1, [pc, #128]	; (800bfd0 <ull_initialise+0x11c>)
 800bf4e:	4628      	mov	r0, r5
 800bf50:	f7fe fe00 	bl	800ab54 <dwt_write8bitoffsetreg>
 800bf54:	2135      	movs	r1, #53	; 0x35
 800bf56:	4628      	mov	r0, r5
 800bf58:	f7fe fc4c 	bl	800a7f4 <_dwt_otpread>
 800bf5c:	4603      	mov	r3, r0
 800bf5e:	bb78      	cbnz	r0, 800bfc0 <ull_initialise+0x10c>
 800bf60:	2000      	movs	r0, #0
 800bf62:	b003      	add	sp, #12
 800bf64:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bf66:	2028      	movs	r0, #40	; 0x28
 800bf68:	f008 f8fa 	bl	8014160 <malloc>
 800bf6c:	6528      	str	r0, [r5, #80]	; 0x50
 800bf6e:	e7a8      	b.n	800bec2 <ull_initialise+0xe>
 800bf70:	f44f 7300 	mov.w	r3, #512	; 0x200
 800bf74:	9300      	str	r3, [sp, #0]
 800bf76:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800bf7a:	2200      	movs	r2, #0
 800bf7c:	4915      	ldr	r1, [pc, #84]	; (800bfd4 <ull_initialise+0x120>)
 800bf7e:	4628      	mov	r0, r5
 800bf80:	f7ff fc3a 	bl	800b7f8 <dwt_modify16bitoffsetreg>
 800bf84:	8a23      	ldrh	r3, [r4, #16]
 800bf86:	f043 0310 	orr.w	r3, r3, #16
 800bf8a:	8223      	strh	r3, [r4, #16]
 800bf8c:	e7af      	b.n	800beee <ull_initialise+0x3a>
 800bf8e:	2106      	movs	r1, #6
 800bf90:	4628      	mov	r0, r5
 800bf92:	f7fe fc2f 	bl	800a7f4 <_dwt_otpread>
 800bf96:	6020      	str	r0, [r4, #0]
 800bf98:	e7b6      	b.n	800bf08 <ull_initialise+0x54>
 800bf9a:	2107      	movs	r1, #7
 800bf9c:	4628      	mov	r0, r5
 800bf9e:	f7fe fc29 	bl	800a7f4 <_dwt_otpread>
 800bfa2:	6060      	str	r0, [r4, #4]
 800bfa4:	e7b3      	b.n	800bf0e <ull_initialise+0x5a>
 800bfa6:	2108      	movs	r1, #8
 800bfa8:	4628      	mov	r0, r5
 800bfaa:	f7fe fc23 	bl	800a7f4 <_dwt_otpread>
 800bfae:	0c00      	lsrs	r0, r0, #16
 800bfb0:	7260      	strb	r0, [r4, #9]
 800bfb2:	e7af      	b.n	800bf14 <ull_initialise+0x60>
 800bfb4:	2109      	movs	r1, #9
 800bfb6:	4628      	mov	r0, r5
 800bfb8:	f7fe fc1c 	bl	800a7f4 <_dwt_otpread>
 800bfbc:	72a0      	strb	r0, [r4, #10]
 800bfbe:	e7ac      	b.n	800bf1a <ull_initialise+0x66>
 800bfc0:	2200      	movs	r2, #0
 800bfc2:	4905      	ldr	r1, [pc, #20]	; (800bfd8 <ull_initialise+0x124>)
 800bfc4:	4628      	mov	r0, r5
 800bfc6:	f7fe fc37 	bl	800a838 <dwt_write32bitoffsetreg>
 800bfca:	e7c9      	b.n	800bf60 <ull_initialise+0xac>
 800bfcc:	10000240 	.word	0x10000240
 800bfd0:	00090014 	.word	0x00090014
 800bfd4:	000b0008 	.word	0x000b0008
 800bfd8:	00090004 	.word	0x00090004

0800bfdc <ull_rxenable>:
 800bfdc:	b530      	push	{r4, r5, lr}
 800bfde:	b083      	sub	sp, #12
 800bfe0:	4605      	mov	r5, r0
 800bfe2:	460c      	mov	r4, r1
 800bfe4:	b171      	cbz	r1, 800c004 <ull_rxenable+0x28>
 800bfe6:	f021 0302 	bic.w	r3, r1, #2
 800bfea:	3b01      	subs	r3, #1
 800bfec:	2b0f      	cmp	r3, #15
 800bfee:	d862      	bhi.n	800c0b6 <ull_rxenable+0xda>
 800bff0:	e8df f003 	tbb	[pc, r3]
 800bff4:	24616111 	.word	0x24616111
 800bff8:	2d616161 	.word	0x2d616161
 800bffc:	61616161 	.word	0x61616161
 800c000:	3a616161 	.word	0x3a616161
 800c004:	2102      	movs	r1, #2
 800c006:	9101      	str	r1, [sp, #4]
 800c008:	2200      	movs	r2, #0
 800c00a:	9200      	str	r2, [sp, #0]
 800c00c:	4613      	mov	r3, r2
 800c00e:	f7fd ff16 	bl	8009e3e <dwt_xfer3xxx>
 800c012:	4620      	mov	r0, r4
 800c014:	e010      	b.n	800c038 <ull_rxenable+0x5c>
 800c016:	2302      	movs	r3, #2
 800c018:	9301      	str	r3, [sp, #4]
 800c01a:	2200      	movs	r2, #0
 800c01c:	9200      	str	r2, [sp, #0]
 800c01e:	4613      	mov	r3, r2
 800c020:	2104      	movs	r1, #4
 800c022:	f7fd ff0c 	bl	8009e3e <dwt_xfer3xxx>
 800c026:	2203      	movs	r2, #3
 800c028:	2144      	movs	r1, #68	; 0x44
 800c02a:	4628      	mov	r0, r5
 800c02c:	f7fd ffb7 	bl	8009f9e <dwt_read8bitoffsetreg>
 800c030:	f010 0f08 	tst.w	r0, #8
 800c034:	d125      	bne.n	800c082 <ull_rxenable+0xa6>
 800c036:	2000      	movs	r0, #0
 800c038:	b003      	add	sp, #12
 800c03a:	bd30      	pop	{r4, r5, pc}
 800c03c:	2302      	movs	r3, #2
 800c03e:	9301      	str	r3, [sp, #4]
 800c040:	2200      	movs	r2, #0
 800c042:	9200      	str	r2, [sp, #0]
 800c044:	4613      	mov	r3, r2
 800c046:	210a      	movs	r1, #10
 800c048:	f7fd fef9 	bl	8009e3e <dwt_xfer3xxx>
 800c04c:	e7eb      	b.n	800c026 <ull_rxenable+0x4a>
 800c04e:	2100      	movs	r1, #0
 800c050:	f7fe fc07 	bl	800a862 <_dwt_adjust_delaytime>
 800c054:	2302      	movs	r3, #2
 800c056:	9301      	str	r3, [sp, #4]
 800c058:	2200      	movs	r2, #0
 800c05a:	9200      	str	r2, [sp, #0]
 800c05c:	4613      	mov	r3, r2
 800c05e:	2108      	movs	r1, #8
 800c060:	4628      	mov	r0, r5
 800c062:	f7fd feec 	bl	8009e3e <dwt_xfer3xxx>
 800c066:	e7de      	b.n	800c026 <ull_rxenable+0x4a>
 800c068:	2101      	movs	r1, #1
 800c06a:	f7fe fbfa 	bl	800a862 <_dwt_adjust_delaytime>
 800c06e:	2302      	movs	r3, #2
 800c070:	9301      	str	r3, [sp, #4]
 800c072:	2200      	movs	r2, #0
 800c074:	9200      	str	r2, [sp, #0]
 800c076:	4613      	mov	r3, r2
 800c078:	2106      	movs	r1, #6
 800c07a:	4628      	mov	r0, r5
 800c07c:	f7fd fedf 	bl	8009e3e <dwt_xfer3xxx>
 800c080:	e7d1      	b.n	800c026 <ull_rxenable+0x4a>
 800c082:	2302      	movs	r3, #2
 800c084:	9301      	str	r3, [sp, #4]
 800c086:	2100      	movs	r1, #0
 800c088:	9100      	str	r1, [sp, #0]
 800c08a:	460b      	mov	r3, r1
 800c08c:	460a      	mov	r2, r1
 800c08e:	4628      	mov	r0, r5
 800c090:	f7fd fed5 	bl	8009e3e <dwt_xfer3xxx>
 800c094:	f014 0f02 	tst.w	r4, #2
 800c098:	d002      	beq.n	800c0a0 <ull_rxenable+0xc4>
 800c09a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c09e:	e7cb      	b.n	800c038 <ull_rxenable+0x5c>
 800c0a0:	2102      	movs	r1, #2
 800c0a2:	9101      	str	r1, [sp, #4]
 800c0a4:	2200      	movs	r2, #0
 800c0a6:	9200      	str	r2, [sp, #0]
 800c0a8:	4613      	mov	r3, r2
 800c0aa:	4628      	mov	r0, r5
 800c0ac:	f7fd fec7 	bl	8009e3e <dwt_xfer3xxx>
 800c0b0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c0b4:	e7c0      	b.n	800c038 <ull_rxenable+0x5c>
 800c0b6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c0ba:	e7bd      	b.n	800c038 <ull_rxenable+0x5c>

0800c0bc <ull_softreset_no_sema_fcmd>:
 800c0bc:	b570      	push	{r4, r5, r6, lr}
 800c0be:	b082      	sub	sp, #8
 800c0c0:	4606      	mov	r6, r0
 800c0c2:	2502      	movs	r5, #2
 800c0c4:	9501      	str	r5, [sp, #4]
 800c0c6:	2400      	movs	r4, #0
 800c0c8:	9400      	str	r4, [sp, #0]
 800c0ca:	4623      	mov	r3, r4
 800c0cc:	4622      	mov	r2, r4
 800c0ce:	2119      	movs	r1, #25
 800c0d0:	f7fd feb5 	bl	8009e3e <dwt_xfer3xxx>
 800c0d4:	6d33      	ldr	r3, [r6, #80]	; 0x50
 800c0d6:	739c      	strb	r4, [r3, #14]
 800c0d8:	821d      	strh	r5, [r3, #16]
 800c0da:	751c      	strb	r4, [r3, #20]
 800c0dc:	755c      	strb	r4, [r3, #21]
 800c0de:	73dc      	strb	r4, [r3, #15]
 800c0e0:	b002      	add	sp, #8
 800c0e2:	bd70      	pop	{r4, r5, r6, pc}

0800c0e4 <ull_softreset_fcmd>:
 800c0e4:	b570      	push	{r4, r5, r6, lr}
 800c0e6:	b082      	sub	sp, #8
 800c0e8:	4606      	mov	r6, r0
 800c0ea:	2502      	movs	r5, #2
 800c0ec:	9501      	str	r5, [sp, #4]
 800c0ee:	2400      	movs	r4, #0
 800c0f0:	9400      	str	r4, [sp, #0]
 800c0f2:	4623      	mov	r3, r4
 800c0f4:	4622      	mov	r2, r4
 800c0f6:	2118      	movs	r1, #24
 800c0f8:	f7fd fea1 	bl	8009e3e <dwt_xfer3xxx>
 800c0fc:	6d33      	ldr	r3, [r6, #80]	; 0x50
 800c0fe:	739c      	strb	r4, [r3, #14]
 800c100:	821d      	strh	r5, [r3, #16]
 800c102:	751c      	strb	r4, [r3, #20]
 800c104:	755c      	strb	r4, [r3, #21]
 800c106:	73dc      	strb	r4, [r3, #15]
 800c108:	b002      	add	sp, #8
 800c10a:	bd70      	pop	{r4, r5, r6, pc}

0800c10c <dwt_ioctl>:
 800c10c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c110:	b091      	sub	sp, #68	; 0x44
 800c112:	4606      	mov	r6, r0
 800c114:	4615      	mov	r5, r2
 800c116:	461c      	mov	r4, r3
 800c118:	299c      	cmp	r1, #156	; 0x9c
 800c11a:	f200 809f 	bhi.w	800c25c <dwt_ioctl+0x150>
 800c11e:	e8df f011 	tbh	[pc, r1, lsl #1]
 800c122:	0a54      	.short	0x0a54
 800c124:	00a30a5f 	.word	0x00a30a5f
 800c128:	00c000a7 	.word	0x00c000a7
 800c12c:	0192014c 	.word	0x0192014c
 800c130:	0156016f 	.word	0x0156016f
 800c134:	01ad01a2 	.word	0x01ad01a2
 800c138:	01bd01b5 	.word	0x01bd01b5
 800c13c:	01cd01c5 	.word	0x01cd01c5
 800c140:	01d901d5 	.word	0x01d901d5
 800c144:	027201e1 	.word	0x027201e1
 800c148:	02850280 	.word	0x02850280
 800c14c:	0294028f 	.word	0x0294028f
 800c150:	02a20299 	.word	0x02a20299
 800c154:	02dd02a7 	.word	0x02dd02a7
 800c158:	030502fa 	.word	0x030502fa
 800c15c:	031a0310 	.word	0x031a0310
 800c160:	03480352 	.word	0x03480352
 800c164:	0324033e 	.word	0x0324033e
 800c168:	03810331 	.word	0x03810331
 800c16c:	022f01fc 	.word	0x022f01fc
 800c170:	0245023d 	.word	0x0245023d
 800c174:	097d0259 	.word	0x097d0259
 800c178:	03610982 	.word	0x03610982
 800c17c:	03a3039f 	.word	0x03a3039f
 800c180:	03b103ac 	.word	0x03b103ac
 800c184:	03e503db 	.word	0x03e503db
 800c188:	041703ed 	.word	0x041703ed
 800c18c:	042e0423 	.word	0x042e0423
 800c190:	04390357 	.word	0x04390357
 800c194:	04540442 	.word	0x04540442
 800c198:	047e046d 	.word	0x047e046d
 800c19c:	04ca04c0 	.word	0x04ca04c0
 800c1a0:	04ff04f0 	.word	0x04ff04f0
 800c1a4:	0508051a 	.word	0x0508051a
 800c1a8:	056a0524 	.word	0x056a0524
 800c1ac:	05a20582 	.word	0x05a20582
 800c1b0:	05e505d1 	.word	0x05e505d1
 800c1b4:	060a05ee 	.word	0x060a05ee
 800c1b8:	074305f7 	.word	0x074305f7
 800c1bc:	07d30785 	.word	0x07d30785
 800c1c0:	07e407d9 	.word	0x07e407d9
 800c1c4:	081d07fd 	.word	0x081d07fd
 800c1c8:	08310827 	.word	0x08310827
 800c1cc:	0868085f 	.word	0x0868085f
 800c1d0:	0877086e 	.word	0x0877086e
 800c1d4:	08910884 	.word	0x08910884
 800c1d8:	08a4089b 	.word	0x08a4089b
 800c1dc:	08b808ad 	.word	0x08b808ad
 800c1e0:	08c908c3 	.word	0x08c908c3
 800c1e4:	08f708ec 	.word	0x08f708ec
 800c1e8:	090d0902 	.word	0x090d0902
 800c1ec:	0959094e 	.word	0x0959094e
 800c1f0:	09880972 	.word	0x09880972
 800c1f4:	0a0709fd 	.word	0x0a0709fd
 800c1f8:	0a670a12 	.word	0x0a670a12
 800c1fc:	0a490a1c 	.word	0x0a490a1c
 800c200:	09c60777 	.word	0x09c60777
 800c204:	0ad509e7 	.word	0x0ad509e7
 800c208:	0a740aca 	.word	0x0a740aca
 800c20c:	0a8a0a7f 	.word	0x0a8a0a7f
 800c210:	0aa00a95 	.word	0x0aa00a95
 800c214:	0ab60aab 	.word	0x0ab60aab
 800c218:	0cb50abf 	.word	0x0cb50abf
 800c21c:	0d2a0cef 	.word	0x0d2a0cef
 800c220:	0df90d4d 	.word	0x0df90d4d
 800c224:	0afd0e0e 	.word	0x0afd0e0e
 800c228:	0bf40bc1 	.word	0x0bf40bc1
 800c22c:	0c040bff 	.word	0x0c040bff
 800c230:	0c140c09 	.word	0x0c140c09
 800c234:	0c320c27 	.word	0x0c320c27
 800c238:	0c5c0c47 	.word	0x0c5c0c47
 800c23c:	009d0c98 	.word	0x009d0c98
 800c240:	009d009d 	.word	0x009d009d
 800c244:	009d009d 	.word	0x009d009d
 800c248:	009d009d 	.word	0x009d009d
 800c24c:	0d64009d 	.word	0x0d64009d
 800c250:	0ec20d75 	.word	0x0ec20d75
 800c254:	0db40dbf 	.word	0x0db40dbf
 800c258:	0dca0dd3 	.word	0x0dca0dd3
 800c25c:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800c260:	4628      	mov	r0, r5
 800c262:	b011      	add	sp, #68	; 0x44
 800c264:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c268:	6843      	ldr	r3, [r0, #4]
 800c26a:	4798      	blx	r3
 800c26c:	2500      	movs	r5, #0
 800c26e:	e7f7      	b.n	800c260 <dwt_ioctl+0x154>
 800c270:	2202      	movs	r2, #2
 800c272:	49b4      	ldr	r1, [pc, #720]	; (800c544 <dwt_ioctl+0x438>)
 800c274:	f7fd fe93 	bl	8009f9e <dwt_read8bitoffsetreg>
 800c278:	2803      	cmp	r0, #3
 800c27a:	d801      	bhi.n	800c280 <dwt_ioctl+0x174>
 800c27c:	2500      	movs	r5, #0
 800c27e:	e7ef      	b.n	800c260 <dwt_ioctl+0x154>
 800c280:	f7f5 fa78 	bl	8001774 <decamutexon>
 800c284:	4604      	mov	r4, r0
 800c286:	2302      	movs	r3, #2
 800c288:	9301      	str	r3, [sp, #4]
 800c28a:	2500      	movs	r5, #0
 800c28c:	9500      	str	r5, [sp, #0]
 800c28e:	462b      	mov	r3, r5
 800c290:	462a      	mov	r2, r5
 800c292:	4629      	mov	r1, r5
 800c294:	4630      	mov	r0, r6
 800c296:	f7fd fdd2 	bl	8009e3e <dwt_xfer3xxx>
 800c29a:	4620      	mov	r0, r4
 800c29c:	f7f5 fa7b 	bl	8001796 <decamutexoff>
 800c2a0:	e7de      	b.n	800c260 <dwt_ioctl+0x154>
 800c2a2:	2c00      	cmp	r4, #0
 800c2a4:	f001 8602 	beq.w	800deac <dwt_ioctl+0x1da0>
 800c2a8:	7824      	ldrb	r4, [r4, #0]
 800c2aa:	f014 0f1d 	tst.w	r4, #29
 800c2ae:	d061      	beq.n	800c374 <dwt_ioctl+0x268>
 800c2b0:	f014 0f01 	tst.w	r4, #1
 800c2b4:	d023      	beq.n	800c2fe <dwt_ioctl+0x1f2>
 800c2b6:	f014 0f02 	tst.w	r4, #2
 800c2ba:	f04f 0302 	mov.w	r3, #2
 800c2be:	9301      	str	r3, [sp, #4]
 800c2c0:	f04f 0200 	mov.w	r2, #0
 800c2c4:	9200      	str	r2, [sp, #0]
 800c2c6:	4613      	mov	r3, r2
 800c2c8:	bf14      	ite	ne
 800c2ca:	210d      	movne	r1, #13
 800c2cc:	2103      	moveq	r1, #3
 800c2ce:	f7fd fdb6 	bl	8009e3e <dwt_xfer3xxx>
 800c2d2:	2203      	movs	r2, #3
 800c2d4:	2144      	movs	r1, #68	; 0x44
 800c2d6:	4630      	mov	r0, r6
 800c2d8:	f7fd fe61 	bl	8009f9e <dwt_read8bitoffsetreg>
 800c2dc:	f010 0f08 	tst.w	r0, #8
 800c2e0:	bf08      	it	eq
 800c2e2:	2500      	moveq	r5, #0
 800c2e4:	d0bc      	beq.n	800c260 <dwt_ioctl+0x154>
 800c2e6:	2302      	movs	r3, #2
 800c2e8:	9301      	str	r3, [sp, #4]
 800c2ea:	2100      	movs	r1, #0
 800c2ec:	9100      	str	r1, [sp, #0]
 800c2ee:	460b      	mov	r3, r1
 800c2f0:	460a      	mov	r2, r1
 800c2f2:	4630      	mov	r0, r6
 800c2f4:	f7fd fda3 	bl	8009e3e <dwt_xfer3xxx>
 800c2f8:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800c2fc:	e7b0      	b.n	800c260 <dwt_ioctl+0x154>
 800c2fe:	f014 0f08 	tst.w	r4, #8
 800c302:	d111      	bne.n	800c328 <dwt_ioctl+0x21c>
 800c304:	f014 0f10 	tst.w	r4, #16
 800c308:	d121      	bne.n	800c34e <dwt_ioctl+0x242>
 800c30a:	f014 0f02 	tst.w	r4, #2
 800c30e:	f04f 0302 	mov.w	r3, #2
 800c312:	9301      	str	r3, [sp, #4]
 800c314:	f04f 0200 	mov.w	r2, #0
 800c318:	9200      	str	r2, [sp, #0]
 800c31a:	4613      	mov	r3, r2
 800c31c:	bf14      	ite	ne
 800c31e:	2110      	movne	r1, #16
 800c320:	2109      	moveq	r1, #9
 800c322:	f7fd fd8c 	bl	8009e3e <dwt_xfer3xxx>
 800c326:	e7d4      	b.n	800c2d2 <dwt_ioctl+0x1c6>
 800c328:	2100      	movs	r1, #0
 800c32a:	f7fe fa9a 	bl	800a862 <_dwt_adjust_delaytime>
 800c32e:	f014 0f02 	tst.w	r4, #2
 800c332:	f04f 0302 	mov.w	r3, #2
 800c336:	9301      	str	r3, [sp, #4]
 800c338:	f04f 0200 	mov.w	r2, #0
 800c33c:	9200      	str	r2, [sp, #0]
 800c33e:	4613      	mov	r3, r2
 800c340:	bf14      	ite	ne
 800c342:	210f      	movne	r1, #15
 800c344:	2107      	moveq	r1, #7
 800c346:	4630      	mov	r0, r6
 800c348:	f7fd fd79 	bl	8009e3e <dwt_xfer3xxx>
 800c34c:	e7c1      	b.n	800c2d2 <dwt_ioctl+0x1c6>
 800c34e:	2101      	movs	r1, #1
 800c350:	f7fe fa87 	bl	800a862 <_dwt_adjust_delaytime>
 800c354:	f014 0f02 	tst.w	r4, #2
 800c358:	f04f 0302 	mov.w	r3, #2
 800c35c:	9301      	str	r3, [sp, #4]
 800c35e:	f04f 0200 	mov.w	r2, #0
 800c362:	9200      	str	r2, [sp, #0]
 800c364:	4613      	mov	r3, r2
 800c366:	bf14      	ite	ne
 800c368:	210e      	movne	r1, #14
 800c36a:	2105      	moveq	r1, #5
 800c36c:	4630      	mov	r0, r6
 800c36e:	f7fd fd66 	bl	8009e3e <dwt_xfer3xxx>
 800c372:	e7ae      	b.n	800c2d2 <dwt_ioctl+0x1c6>
 800c374:	f014 0f20 	tst.w	r4, #32
 800c378:	d00f      	beq.n	800c39a <dwt_ioctl+0x28e>
 800c37a:	f014 0f02 	tst.w	r4, #2
 800c37e:	f04f 0302 	mov.w	r3, #2
 800c382:	9301      	str	r3, [sp, #4]
 800c384:	f04f 0500 	mov.w	r5, #0
 800c388:	9500      	str	r5, [sp, #0]
 800c38a:	462b      	mov	r3, r5
 800c38c:	462a      	mov	r2, r5
 800c38e:	bf14      	ite	ne
 800c390:	2111      	movne	r1, #17
 800c392:	210b      	moveq	r1, #11
 800c394:	f7fd fd53 	bl	8009e3e <dwt_xfer3xxx>
 800c398:	e762      	b.n	800c260 <dwt_ioctl+0x154>
 800c39a:	f014 0f02 	tst.w	r4, #2
 800c39e:	f04f 0302 	mov.w	r3, #2
 800c3a2:	9301      	str	r3, [sp, #4]
 800c3a4:	f04f 0500 	mov.w	r5, #0
 800c3a8:	9500      	str	r5, [sp, #0]
 800c3aa:	462b      	mov	r3, r5
 800c3ac:	462a      	mov	r2, r5
 800c3ae:	bf14      	ite	ne
 800c3b0:	210c      	movne	r1, #12
 800c3b2:	2101      	moveq	r1, #1
 800c3b4:	f7fd fd43 	bl	8009e3e <dwt_xfer3xxx>
 800c3b8:	e752      	b.n	800c260 <dwt_ioctl+0x154>
 800c3ba:	2c00      	cmp	r4, #0
 800c3bc:	f001 8579 	beq.w	800deb2 <dwt_ioctl+0x1da6>
 800c3c0:	6823      	ldr	r3, [r4, #0]
 800c3c2:	2200      	movs	r2, #0
 800c3c4:	2128      	movs	r1, #40	; 0x28
 800c3c6:	f7fe fa37 	bl	800a838 <dwt_write32bitoffsetreg>
 800c3ca:	2500      	movs	r5, #0
 800c3cc:	e748      	b.n	800c260 <dwt_ioctl+0x154>
 800c3ce:	6823      	ldr	r3, [r4, #0]
 800c3d0:	2200      	movs	r2, #0
 800c3d2:	495d      	ldr	r1, [pc, #372]	; (800c548 <dwt_ioctl+0x43c>)
 800c3d4:	f7fe fa30 	bl	800a838 <dwt_write32bitoffsetreg>
 800c3d8:	6863      	ldr	r3, [r4, #4]
 800c3da:	2200      	movs	r2, #0
 800c3dc:	495b      	ldr	r1, [pc, #364]	; (800c54c <dwt_ioctl+0x440>)
 800c3de:	4630      	mov	r0, r6
 800c3e0:	f7fe fa2a 	bl	800a838 <dwt_write32bitoffsetreg>
 800c3e4:	68a3      	ldr	r3, [r4, #8]
 800c3e6:	2200      	movs	r2, #0
 800c3e8:	4959      	ldr	r1, [pc, #356]	; (800c550 <dwt_ioctl+0x444>)
 800c3ea:	4630      	mov	r0, r6
 800c3ec:	f7fe fa24 	bl	800a838 <dwt_write32bitoffsetreg>
 800c3f0:	68e3      	ldr	r3, [r4, #12]
 800c3f2:	2200      	movs	r2, #0
 800c3f4:	4957      	ldr	r1, [pc, #348]	; (800c554 <dwt_ioctl+0x448>)
 800c3f6:	4630      	mov	r0, r6
 800c3f8:	f7fe fa1e 	bl	800a838 <dwt_write32bitoffsetreg>
 800c3fc:	2500      	movs	r5, #0
 800c3fe:	e72f      	b.n	800c260 <dwt_ioctl+0x154>
 800c400:	2c00      	cmp	r4, #0
 800c402:	f001 8559 	beq.w	800deb8 <dwt_ioctl+0x1dac>
 800c406:	8823      	ldrh	r3, [r4, #0]
 800c408:	6865      	ldr	r5, [r4, #4]
 800c40a:	2d03      	cmp	r5, #3
 800c40c:	f201 8557 	bhi.w	800debe <dwt_ioctl+0x1db2>
 800c410:	e8df f005 	tbb	[pc, r5]
 800c414:	130d0702 	.word	0x130d0702
 800c418:	2200      	movs	r2, #0
 800c41a:	494f      	ldr	r1, [pc, #316]	; (800c558 <dwt_ioctl+0x44c>)
 800c41c:	f7fe f9af 	bl	800a77e <dwt_write16bitoffsetreg>
 800c420:	e71e      	b.n	800c260 <dwt_ioctl+0x154>
 800c422:	2202      	movs	r2, #2
 800c424:	494c      	ldr	r1, [pc, #304]	; (800c558 <dwt_ioctl+0x44c>)
 800c426:	f7fe f9aa 	bl	800a77e <dwt_write16bitoffsetreg>
 800c42a:	2500      	movs	r5, #0
 800c42c:	e718      	b.n	800c260 <dwt_ioctl+0x154>
 800c42e:	2200      	movs	r2, #0
 800c430:	494a      	ldr	r1, [pc, #296]	; (800c55c <dwt_ioctl+0x450>)
 800c432:	f7fe f9a4 	bl	800a77e <dwt_write16bitoffsetreg>
 800c436:	2500      	movs	r5, #0
 800c438:	e712      	b.n	800c260 <dwt_ioctl+0x154>
 800c43a:	2202      	movs	r2, #2
 800c43c:	4947      	ldr	r1, [pc, #284]	; (800c55c <dwt_ioctl+0x450>)
 800c43e:	f7fe f99e 	bl	800a77e <dwt_write16bitoffsetreg>
 800c442:	2500      	movs	r5, #0
 800c444:	e70c      	b.n	800c260 <dwt_ioctl+0x154>
 800c446:	2c00      	cmp	r4, #0
 800c448:	f001 853c 	beq.w	800dec4 <dwt_ioctl+0x1db8>
 800c44c:	7823      	ldrb	r3, [r4, #0]
 800c44e:	005b      	lsls	r3, r3, #1
 800c450:	f003 0306 	and.w	r3, r3, #6
 800c454:	9300      	str	r3, [sp, #0]
 800c456:	f06f 0306 	mvn.w	r3, #6
 800c45a:	2200      	movs	r2, #0
 800c45c:	4940      	ldr	r1, [pc, #256]	; (800c560 <dwt_ioctl+0x454>)
 800c45e:	f7fe fe3d 	bl	800b0dc <dwt_modify32bitoffsetreg>
 800c462:	2500      	movs	r5, #0
 800c464:	e6fc      	b.n	800c260 <dwt_ioctl+0x154>
 800c466:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800c46a:	9300      	str	r3, [sp, #0]
 800c46c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c470:	2200      	movs	r2, #0
 800c472:	493c      	ldr	r1, [pc, #240]	; (800c564 <dwt_ioctl+0x458>)
 800c474:	f7fe fe32 	bl	800b0dc <dwt_modify32bitoffsetreg>
 800c478:	2500      	movs	r5, #0
 800c47a:	e6f1      	b.n	800c260 <dwt_ioctl+0x154>
 800c47c:	2c00      	cmp	r4, #0
 800c47e:	f001 8524 	beq.w	800deca <dwt_ioctl+0x1dbe>
 800c482:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800c484:	7b1b      	ldrb	r3, [r3, #12]
 800c486:	7023      	strb	r3, [r4, #0]
 800c488:	2500      	movs	r5, #0
 800c48a:	e6e9      	b.n	800c260 <dwt_ioctl+0x154>
 800c48c:	2c00      	cmp	r4, #0
 800c48e:	f001 851f 	beq.w	800ded0 <dwt_ioctl+0x1dc4>
 800c492:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800c494:	7a5b      	ldrb	r3, [r3, #9]
 800c496:	7023      	strb	r3, [r4, #0]
 800c498:	2500      	movs	r5, #0
 800c49a:	e6e1      	b.n	800c260 <dwt_ioctl+0x154>
 800c49c:	2c00      	cmp	r4, #0
 800c49e:	f001 851a 	beq.w	800ded6 <dwt_ioctl+0x1dca>
 800c4a2:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800c4a4:	7a9b      	ldrb	r3, [r3, #10]
 800c4a6:	7023      	strb	r3, [r4, #0]
 800c4a8:	2500      	movs	r5, #0
 800c4aa:	e6d9      	b.n	800c260 <dwt_ioctl+0x154>
 800c4ac:	2c00      	cmp	r4, #0
 800c4ae:	f001 8515 	beq.w	800dedc <dwt_ioctl+0x1dd0>
 800c4b2:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800c4b4:	681b      	ldr	r3, [r3, #0]
 800c4b6:	6023      	str	r3, [r4, #0]
 800c4b8:	2500      	movs	r5, #0
 800c4ba:	e6d1      	b.n	800c260 <dwt_ioctl+0x154>
 800c4bc:	2c00      	cmp	r4, #0
 800c4be:	f001 8510 	beq.w	800dee2 <dwt_ioctl+0x1dd6>
 800c4c2:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800c4c4:	685b      	ldr	r3, [r3, #4]
 800c4c6:	6023      	str	r3, [r4, #0]
 800c4c8:	2500      	movs	r5, #0
 800c4ca:	e6c9      	b.n	800c260 <dwt_ioctl+0x154>
 800c4cc:	f7fe fc72 	bl	800adb4 <ull_signal_rx_buff_free>
 800c4d0:	2500      	movs	r5, #0
 800c4d2:	e6c5      	b.n	800c260 <dwt_ioctl+0x154>
 800c4d4:	2c00      	cmp	r4, #0
 800c4d6:	f001 8507 	beq.w	800dee8 <dwt_ioctl+0x1ddc>
 800c4da:	6821      	ldr	r1, [r4, #0]
 800c4dc:	f7fe f9e7 	bl	800a8ae <ull_setrxaftertxdelay>
 800c4e0:	2500      	movs	r5, #0
 800c4e2:	e6bd      	b.n	800c260 <dwt_ioctl+0x154>
 800c4e4:	2c00      	cmp	r4, #0
 800c4e6:	f001 8502 	beq.w	800deee <dwt_ioctl+0x1de2>
 800c4ea:	7825      	ldrb	r5, [r4, #0]
 800c4ec:	b15d      	cbz	r5, 800c506 <dwt_ioctl+0x3fa>
 800c4ee:	6864      	ldr	r4, [r4, #4]
 800c4f0:	2340      	movs	r3, #64	; 0x40
 800c4f2:	9300      	str	r3, [sp, #0]
 800c4f4:	23ff      	movs	r3, #255	; 0xff
 800c4f6:	2200      	movs	r2, #0
 800c4f8:	2110      	movs	r1, #16
 800c4fa:	f7fe ff61 	bl	800b3c0 <dwt_modify8bitoffsetreg>
 800c4fe:	2d02      	cmp	r5, #2
 800c500:	d107      	bne.n	800c512 <dwt_ioctl+0x406>
 800c502:	60f4      	str	r4, [r6, #12]
 800c504:	e005      	b.n	800c512 <dwt_ioctl+0x406>
 800c506:	2200      	movs	r2, #0
 800c508:	9200      	str	r2, [sp, #0]
 800c50a:	23bf      	movs	r3, #191	; 0xbf
 800c50c:	2110      	movs	r1, #16
 800c50e:	f7fe ff57 	bl	800b3c0 <dwt_modify8bitoffsetreg>
 800c512:	6d33      	ldr	r3, [r6, #80]	; 0x50
 800c514:	751d      	strb	r5, [r3, #20]
 800c516:	2500      	movs	r5, #0
 800c518:	e6a2      	b.n	800c260 <dwt_ioctl+0x154>
 800c51a:	2c00      	cmp	r4, #0
 800c51c:	f001 84ea 	beq.w	800def4 <dwt_ioctl+0x1de8>
 800c520:	6865      	ldr	r5, [r4, #4]
 800c522:	7823      	ldrb	r3, [r4, #0]
 800c524:	2203      	movs	r2, #3
 800c526:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800c52a:	f7fe fb13 	bl	800ab54 <dwt_write8bitoffsetreg>
 800c52e:	b9dd      	cbnz	r5, 800c568 <dwt_ioctl+0x45c>
 800c530:	2200      	movs	r2, #0
 800c532:	9200      	str	r2, [sp, #0]
 800c534:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
 800c538:	2110      	movs	r1, #16
 800c53a:	4630      	mov	r0, r6
 800c53c:	f7ff f95c 	bl	800b7f8 <dwt_modify16bitoffsetreg>
 800c540:	e68e      	b.n	800c260 <dwt_ioctl+0x154>
 800c542:	bf00      	nop
 800c544:	000f0030 	.word	0x000f0030
 800c548:	00010054 	.word	0x00010054
 800c54c:	00010058 	.word	0x00010058
 800c550:	0001005c 	.word	0x0001005c
 800c554:	00010060 	.word	0x00010060
 800c558:	0001000c 	.word	0x0001000c
 800c55c:	00010010 	.word	0x00010010
 800c560:	00010008 	.word	0x00010008
 800c564:	00110004 	.word	0x00110004
 800c568:	f44f 2381 	mov.w	r3, #264192	; 0x40800
 800c56c:	9300      	str	r3, [sp, #0]
 800c56e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800c572:	2200      	movs	r2, #0
 800c574:	2110      	movs	r1, #16
 800c576:	4630      	mov	r0, r6
 800c578:	f7fe fdb0 	bl	800b0dc <dwt_modify32bitoffsetreg>
 800c57c:	2500      	movs	r5, #0
 800c57e:	e66f      	b.n	800c260 <dwt_ioctl+0x154>
 800c580:	2200      	movs	r2, #0
 800c582:	4611      	mov	r1, r2
 800c584:	f7fd fce3 	bl	8009f4e <dwt_read32bitoffsetreg>
 800c588:	68b2      	ldr	r2, [r6, #8]
 800c58a:	6813      	ldr	r3, [r2, #0]
 800c58c:	4043      	eors	r3, r0
 800c58e:	6852      	ldr	r2, [r2, #4]
 800c590:	4213      	tst	r3, r2
 800c592:	bf14      	ite	ne
 800c594:	f04f 35ff 	movne.w	r5, #4294967295	; 0xffffffff
 800c598:	2500      	moveq	r5, #0
 800c59a:	e661      	b.n	800c260 <dwt_ioctl+0x154>
 800c59c:	2c00      	cmp	r4, #0
 800c59e:	f001 84ac 	beq.w	800defa <dwt_ioctl+0x1dee>
 800c5a2:	7821      	ldrb	r1, [r4, #0]
 800c5a4:	f7fe ff20 	bl	800b3e8 <ull_configciadiag>
 800c5a8:	2500      	movs	r5, #0
 800c5aa:	e659      	b.n	800c260 <dwt_ioctl+0x154>
 800c5ac:	b93a      	cbnz	r2, 800c5be <dwt_ioctl+0x4b2>
 800c5ae:	2200      	movs	r2, #0
 800c5b0:	9200      	str	r2, [sp, #0]
 800c5b2:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
 800c5b6:	49b8      	ldr	r1, [pc, #736]	; (800c898 <dwt_ioctl+0x78c>)
 800c5b8:	f7ff f91e 	bl	800b7f8 <dwt_modify16bitoffsetreg>
 800c5bc:	e650      	b.n	800c260 <dwt_ioctl+0x154>
 800c5be:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800c5c2:	9300      	str	r3, [sp, #0]
 800c5c4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800c5c8:	2200      	movs	r2, #0
 800c5ca:	49b3      	ldr	r1, [pc, #716]	; (800c898 <dwt_ioctl+0x78c>)
 800c5cc:	f7ff f914 	bl	800b7f8 <dwt_modify16bitoffsetreg>
 800c5d0:	2500      	movs	r5, #0
 800c5d2:	e645      	b.n	800c260 <dwt_ioctl+0x154>
 800c5d4:	f002 0201 	and.w	r2, r2, #1
 800c5d8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800c5dc:	f24f 71ff 	movw	r1, #63487	; 0xf7ff
 800c5e0:	2a00      	cmp	r2, #0
 800c5e2:	bf08      	it	eq
 800c5e4:	460b      	moveq	r3, r1
 800c5e6:	02d2      	lsls	r2, r2, #11
 800c5e8:	f015 0f02 	tst.w	r5, #2
 800c5ec:	bf12      	itee	ne
 800c5ee:	f442 5280 	orrne.w	r2, r2, #4096	; 0x1000
 800c5f2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800c5f6:	b29b      	uxtheq	r3, r3
 800c5f8:	9200      	str	r2, [sp, #0]
 800c5fa:	2200      	movs	r2, #0
 800c5fc:	49a6      	ldr	r1, [pc, #664]	; (800c898 <dwt_ioctl+0x78c>)
 800c5fe:	f7ff f8fb 	bl	800b7f8 <dwt_modify16bitoffsetreg>
 800c602:	2500      	movs	r5, #0
 800c604:	e62c      	b.n	800c260 <dwt_ioctl+0x154>
 800c606:	b92a      	cbnz	r2, 800c614 <dwt_ioctl+0x508>
 800c608:	4ba4      	ldr	r3, [pc, #656]	; (800c89c <dwt_ioctl+0x790>)
 800c60a:	2202      	movs	r2, #2
 800c60c:	49a4      	ldr	r1, [pc, #656]	; (800c8a0 <dwt_ioctl+0x794>)
 800c60e:	f7fe f913 	bl	800a838 <dwt_write32bitoffsetreg>
 800c612:	e625      	b.n	800c260 <dwt_ioctl+0x154>
 800c614:	4ba3      	ldr	r3, [pc, #652]	; (800c8a4 <dwt_ioctl+0x798>)
 800c616:	2202      	movs	r2, #2
 800c618:	49a1      	ldr	r1, [pc, #644]	; (800c8a0 <dwt_ioctl+0x794>)
 800c61a:	f7fe f90d 	bl	800a838 <dwt_write32bitoffsetreg>
 800c61e:	2500      	movs	r5, #0
 800c620:	e61e      	b.n	800c260 <dwt_ioctl+0x154>
 800c622:	4611      	mov	r1, r2
 800c624:	f7fe f957 	bl	800a8d6 <ull_setlnapamode>
 800c628:	2500      	movs	r5, #0
 800c62a:	e619      	b.n	800c260 <dwt_ioctl+0x154>
 800c62c:	2c00      	cmp	r4, #0
 800c62e:	f001 8467 	beq.w	800df00 <dwt_ioctl+0x1df4>
 800c632:	2200      	movs	r2, #0
 800c634:	499c      	ldr	r1, [pc, #624]	; (800c8a8 <dwt_ioctl+0x79c>)
 800c636:	f7fd fcb2 	bl	8009f9e <dwt_read8bitoffsetreg>
 800c63a:	7020      	strb	r0, [r4, #0]
 800c63c:	2500      	movs	r5, #0
 800c63e:	e60f      	b.n	800c260 <dwt_ioctl+0x154>
 800c640:	4621      	mov	r1, r4
 800c642:	f7fe f969 	bl	800a918 <ull_configurestskey>
 800c646:	2500      	movs	r5, #0
 800c648:	e60a      	b.n	800c260 <dwt_ioctl+0x154>
 800c64a:	4621      	mov	r1, r4
 800c64c:	f7fe f988 	bl	800a960 <ull_configurestsiv>
 800c650:	2500      	movs	r5, #0
 800c652:	e605      	b.n	800c260 <dwt_ioctl+0x154>
 800c654:	2301      	movs	r3, #1
 800c656:	9300      	str	r3, [sp, #0]
 800c658:	23ff      	movs	r3, #255	; 0xff
 800c65a:	2200      	movs	r2, #0
 800c65c:	4993      	ldr	r1, [pc, #588]	; (800c8ac <dwt_ioctl+0x7a0>)
 800c65e:	f7fe feaf 	bl	800b3c0 <dwt_modify8bitoffsetreg>
 800c662:	2500      	movs	r5, #0
 800c664:	e5fc      	b.n	800c260 <dwt_ioctl+0x154>
 800c666:	4611      	mov	r1, r2
 800c668:	f7fe f99e 	bl	800a9a8 <ull_configmrxlut>
 800c66c:	2500      	movs	r5, #0
 800c66e:	e5f7      	b.n	800c260 <dwt_ioctl+0x154>
 800c670:	2318      	movs	r3, #24
 800c672:	2200      	movs	r2, #0
 800c674:	498e      	ldr	r1, [pc, #568]	; (800c8b0 <dwt_ioctl+0x7a4>)
 800c676:	f7fe f8df 	bl	800a838 <dwt_write32bitoffsetreg>
 800c67a:	23e8      	movs	r3, #232	; 0xe8
 800c67c:	2200      	movs	r2, #0
 800c67e:	498d      	ldr	r1, [pc, #564]	; (800c8b4 <dwt_ioctl+0x7a8>)
 800c680:	4630      	mov	r0, r6
 800c682:	f7fe f8d9 	bl	800a838 <dwt_write32bitoffsetreg>
 800c686:	6d33      	ldr	r3, [r6, #80]	; 0x50
 800c688:	7d9b      	ldrb	r3, [r3, #22]
 800c68a:	085b      	lsrs	r3, r3, #1
 800c68c:	d01a      	beq.n	800c6c4 <dwt_ioctl+0x5b8>
 800c68e:	2200      	movs	r2, #0
 800c690:	4989      	ldr	r1, [pc, #548]	; (800c8b8 <dwt_ioctl+0x7ac>)
 800c692:	4630      	mov	r0, r6
 800c694:	f7fd fc71 	bl	8009f7a <dwt_read16bitoffsetreg>
 800c698:	f3c0 03c4 	ubfx	r3, r0, #3, #5
 800c69c:	3b09      	subs	r3, #9
 800c69e:	2b0f      	cmp	r3, #15
 800c6a0:	f201 8431 	bhi.w	800df06 <dwt_ioctl+0x1dfa>
 800c6a4:	f000 0001 	and.w	r0, r0, #1
 800c6a8:	2800      	cmp	r0, #0
 800c6aa:	bf0c      	ite	eq
 800c6ac:	2105      	moveq	r1, #5
 800c6ae:	2109      	movne	r1, #9
 800c6b0:	6d33      	ldr	r3, [r6, #80]	; 0x50
 800c6b2:	7a1b      	ldrb	r3, [r3, #8]
 800c6b4:	2b01      	cmp	r3, #1
 800c6b6:	f001 8429 	beq.w	800df0c <dwt_ioctl+0x1e00>
 800c6ba:	4630      	mov	r0, r6
 800c6bc:	f7fe f974 	bl	800a9a8 <ull_configmrxlut>
 800c6c0:	2500      	movs	r5, #0
 800c6c2:	e5cd      	b.n	800c260 <dwt_ioctl+0x154>
 800c6c4:	2301      	movs	r3, #1
 800c6c6:	2200      	movs	r2, #0
 800c6c8:	497c      	ldr	r1, [pc, #496]	; (800c8bc <dwt_ioctl+0x7b0>)
 800c6ca:	4630      	mov	r0, r6
 800c6cc:	f7fe fa42 	bl	800ab54 <dwt_write8bitoffsetreg>
 800c6d0:	6d32      	ldr	r2, [r6, #80]	; 0x50
 800c6d2:	7d93      	ldrb	r3, [r2, #22]
 800c6d4:	f043 0302 	orr.w	r3, r3, #2
 800c6d8:	7593      	strb	r3, [r2, #22]
 800c6da:	e7d8      	b.n	800c68e <dwt_ioctl+0x582>
 800c6dc:	2c00      	cmp	r4, #0
 800c6de:	f001 8418 	beq.w	800df12 <dwt_ioctl+0x1e06>
 800c6e2:	7824      	ldrb	r4, [r4, #0]
 800c6e4:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800c6e6:	755c      	strb	r4, [r3, #21]
 800c6e8:	0323      	lsls	r3, r4, #12
 800c6ea:	f403 4330 	and.w	r3, r3, #45056	; 0xb000
 800c6ee:	9300      	str	r3, [sp, #0]
 800c6f0:	f644 73ff 	movw	r3, #20479	; 0x4fff
 800c6f4:	2200      	movs	r2, #0
 800c6f6:	2110      	movs	r1, #16
 800c6f8:	f7ff f87e 	bl	800b7f8 <dwt_modify16bitoffsetreg>
 800c6fc:	f004 0403 	and.w	r4, r4, #3
 800c700:	2c03      	cmp	r4, #3
 800c702:	bf0c      	ite	eq
 800c704:	4b6e      	ldreq	r3, [pc, #440]	; (800c8c0 <dwt_ioctl+0x7b4>)
 800c706:	4b6f      	ldrne	r3, [pc, #444]	; (800c8c4 <dwt_ioctl+0x7b8>)
 800c708:	2200      	movs	r2, #0
 800c70a:	496f      	ldr	r1, [pc, #444]	; (800c8c8 <dwt_ioctl+0x7bc>)
 800c70c:	4630      	mov	r0, r6
 800c70e:	f7fe f893 	bl	800a838 <dwt_write32bitoffsetreg>
 800c712:	2500      	movs	r5, #0
 800c714:	e5a4      	b.n	800c260 <dwt_ioctl+0x154>
 800c716:	2c00      	cmp	r4, #0
 800c718:	f001 83fe 	beq.w	800df18 <dwt_ioctl+0x1e0c>
 800c71c:	8823      	ldrh	r3, [r4, #0]
 800c71e:	2200      	movs	r2, #0
 800c720:	f44f 2160 	mov.w	r1, #917504	; 0xe0000
 800c724:	f7fe f82b 	bl	800a77e <dwt_write16bitoffsetreg>
 800c728:	2500      	movs	r5, #0
 800c72a:	e599      	b.n	800c260 <dwt_ioctl+0x154>
 800c72c:	2c00      	cmp	r4, #0
 800c72e:	f001 83f6 	beq.w	800df1e <dwt_ioctl+0x1e12>
 800c732:	2200      	movs	r2, #0
 800c734:	f44f 2160 	mov.w	r1, #917504	; 0xe0000
 800c738:	f7fd fc1f 	bl	8009f7a <dwt_read16bitoffsetreg>
 800c73c:	8020      	strh	r0, [r4, #0]
 800c73e:	2500      	movs	r5, #0
 800c740:	e58e      	b.n	800c260 <dwt_ioctl+0x154>
 800c742:	2c00      	cmp	r4, #0
 800c744:	f001 83ee 	beq.w	800df24 <dwt_ioctl+0x1e18>
 800c748:	8823      	ldrh	r3, [r4, #0]
 800c74a:	2200      	movs	r2, #0
 800c74c:	217c      	movs	r1, #124	; 0x7c
 800c74e:	f7fe f816 	bl	800a77e <dwt_write16bitoffsetreg>
 800c752:	2500      	movs	r5, #0
 800c754:	e584      	b.n	800c260 <dwt_ioctl+0x154>
 800c756:	2c00      	cmp	r4, #0
 800c758:	f001 83e7 	beq.w	800df2a <dwt_ioctl+0x1e1e>
 800c75c:	2200      	movs	r2, #0
 800c75e:	217c      	movs	r1, #124	; 0x7c
 800c760:	f7fd fc0b 	bl	8009f7a <dwt_read16bitoffsetreg>
 800c764:	8020      	strh	r0, [r4, #0]
 800c766:	2500      	movs	r5, #0
 800c768:	e57a      	b.n	800c260 <dwt_ioctl+0x154>
 800c76a:	2c00      	cmp	r4, #0
 800c76c:	f001 83e0 	beq.w	800df30 <dwt_ioctl+0x1e24>
 800c770:	88a3      	ldrh	r3, [r4, #4]
 800c772:	88e2      	ldrh	r2, [r4, #6]
 800c774:	6821      	ldr	r1, [r4, #0]
 800c776:	9100      	str	r1, [sp, #0]
 800c778:	f44f 11b0 	mov.w	r1, #1441792	; 0x160000
 800c77c:	f7fd fff4 	bl	800a768 <dwt_writetodevice>
 800c780:	2500      	movs	r5, #0
 800c782:	e56d      	b.n	800c260 <dwt_ioctl+0x154>
 800c784:	2c00      	cmp	r4, #0
 800c786:	f001 83d6 	beq.w	800df36 <dwt_ioctl+0x1e2a>
 800c78a:	88a3      	ldrh	r3, [r4, #4]
 800c78c:	88e2      	ldrh	r2, [r4, #6]
 800c78e:	6821      	ldr	r1, [r4, #0]
 800c790:	9100      	str	r1, [sp, #0]
 800c792:	f44f 11b0 	mov.w	r1, #1441792	; 0x160000
 800c796:	f7fd fbd0 	bl	8009f3a <dwt_readfromdevice>
 800c79a:	2500      	movs	r5, #0
 800c79c:	e560      	b.n	800c260 <dwt_ioctl+0x154>
 800c79e:	2c00      	cmp	r4, #0
 800c7a0:	f001 83cc 	beq.w	800df3c <dwt_ioctl+0x1e30>
 800c7a4:	88e3      	ldrh	r3, [r4, #6]
 800c7a6:	88a2      	ldrh	r2, [r4, #4]
 800c7a8:	6821      	ldr	r1, [r4, #0]
 800c7aa:	f7fe f99d 	bl	800aae8 <ull_readrxdata>
 800c7ae:	2500      	movs	r5, #0
 800c7b0:	e556      	b.n	800c260 <dwt_ioctl+0x154>
 800c7b2:	2c00      	cmp	r4, #0
 800c7b4:	f001 83c5 	beq.w	800df42 <dwt_ioctl+0x1e36>
 800c7b8:	88e3      	ldrh	r3, [r4, #6]
 800c7ba:	6822      	ldr	r2, [r4, #0]
 800c7bc:	88a1      	ldrh	r1, [r4, #4]
 800c7be:	f7fe fac7 	bl	800ad50 <ull_writetxdata>
 800c7c2:	2500      	movs	r5, #0
 800c7c4:	e54c      	b.n	800c260 <dwt_ioctl+0x154>
 800c7c6:	4611      	mov	r1, r2
 800c7c8:	f7ff fc08 	bl	800bfdc <ull_rxenable>
 800c7cc:	2500      	movs	r5, #0
 800c7ce:	e547      	b.n	800c260 <dwt_ioctl+0x154>
 800c7d0:	2c00      	cmp	r4, #0
 800c7d2:	f001 83b9 	beq.w	800df48 <dwt_ioctl+0x1e3c>
 800c7d6:	7923      	ldrb	r3, [r4, #4]
 800c7d8:	8862      	ldrh	r2, [r4, #2]
 800c7da:	8821      	ldrh	r1, [r4, #0]
 800c7dc:	f7fe fdbe 	bl	800b35c <ull_writetxfctrl>
 800c7e0:	2500      	movs	r5, #0
 800c7e2:	e53d      	b.n	800c260 <dwt_ioctl+0x154>
 800c7e4:	2c00      	cmp	r4, #0
 800c7e6:	f001 83b2 	beq.w	800df4e <dwt_ioctl+0x1e42>
 800c7ea:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800c7ec:	7b9b      	ldrb	r3, [r3, #14]
 800c7ee:	2b01      	cmp	r3, #1
 800c7f0:	d00c      	beq.n	800c80c <dwt_ioctl+0x700>
 800c7f2:	2b03      	cmp	r3, #3
 800c7f4:	d110      	bne.n	800c818 <dwt_ioctl+0x70c>
 800c7f6:	220c      	movs	r2, #12
 800c7f8:	f44f 11f0 	mov.w	r1, #1966080	; 0x1e0000
 800c7fc:	f7fd fbbd 	bl	8009f7a <dwt_read16bitoffsetreg>
 800c800:	b200      	sxth	r0, r0
 800c802:	f340 030c 	sbfx	r3, r0, #0, #13
 800c806:	8023      	strh	r3, [r4, #0]
 800c808:	2500      	movs	r5, #0
 800c80a:	e529      	b.n	800c260 <dwt_ioctl+0x154>
 800c80c:	2200      	movs	r2, #0
 800c80e:	492f      	ldr	r1, [pc, #188]	; (800c8cc <dwt_ioctl+0x7c0>)
 800c810:	f7fd fbb3 	bl	8009f7a <dwt_read16bitoffsetreg>
 800c814:	b200      	sxth	r0, r0
 800c816:	e7f4      	b.n	800c802 <dwt_ioctl+0x6f6>
 800c818:	2200      	movs	r2, #0
 800c81a:	492d      	ldr	r1, [pc, #180]	; (800c8d0 <dwt_ioctl+0x7c4>)
 800c81c:	f7fd fbad 	bl	8009f7a <dwt_read16bitoffsetreg>
 800c820:	b200      	sxth	r0, r0
 800c822:	e7ee      	b.n	800c802 <dwt_ioctl+0x6f6>
 800c824:	2c00      	cmp	r4, #0
 800c826:	f001 8395 	beq.w	800df54 <dwt_ioctl+0x1e48>
 800c82a:	ab0c      	add	r3, sp, #48	; 0x30
 800c82c:	9300      	str	r3, [sp, #0]
 800c82e:	2303      	movs	r3, #3
 800c830:	2200      	movs	r2, #0
 800c832:	4928      	ldr	r1, [pc, #160]	; (800c8d4 <dwt_ioctl+0x7c8>)
 800c834:	f7fd fb81 	bl	8009f3a <dwt_readfromdevice>
 800c838:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
 800c83c:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
 800c840:	eb03 2202 	add.w	r2, r3, r2, lsl #8
 800c844:	f89d 3030 	ldrb.w	r3, [sp, #48]	; 0x30
 800c848:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 800c84c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 800c850:	bf1c      	itt	ne
 800c852:	ea6f 3303 	mvnne.w	r3, r3, lsl #12
 800c856:	ea6f 3313 	mvnne.w	r3, r3, lsr #12
 800c85a:	6023      	str	r3, [r4, #0]
 800c85c:	2500      	movs	r5, #0
 800c85e:	e4ff      	b.n	800c260 <dwt_ioctl+0x154>
 800c860:	f7fe f9d0 	bl	800ac04 <ull_clearaonconfig>
 800c864:	2500      	movs	r5, #0
 800c866:	e4fb      	b.n	800c260 <dwt_ioctl+0x154>
 800c868:	2c00      	cmp	r4, #0
 800c86a:	f001 8376 	beq.w	800df5a <dwt_ioctl+0x1e4e>
 800c86e:	8861      	ldrh	r1, [r4, #2]
 800c870:	f7fe fdf0 	bl	800b454 <ull_calcbandwidthadj>
 800c874:	7020      	strb	r0, [r4, #0]
 800c876:	2500      	movs	r5, #0
 800c878:	e4f2      	b.n	800c260 <dwt_ioctl+0x154>
 800c87a:	4621      	mov	r1, r4
 800c87c:	f7fd fb9d 	bl	8009fba <ull_readdiagnostics>
 800c880:	2500      	movs	r5, #0
 800c882:	e4ed      	b.n	800c260 <dwt_ioctl+0x154>
 800c884:	2c00      	cmp	r4, #0
 800c886:	f001 836b 	beq.w	800df60 <dwt_ioctl+0x1e54>
 800c88a:	2201      	movs	r2, #1
 800c88c:	2170      	movs	r1, #112	; 0x70
 800c88e:	f7fd fb5e 	bl	8009f4e <dwt_read32bitoffsetreg>
 800c892:	6020      	str	r0, [r4, #0]
 800c894:	2500      	movs	r5, #0
 800c896:	e4e3      	b.n	800c260 <dwt_ioctl+0x154>
 800c898:	00110008 	.word	0x00110008
 800c89c:	00d20874 	.word	0x00d20874
 800c8a0:	00110010 	.word	0x00110010
 800c8a4:	04d28874 	.word	0x04d28874
 800c8a8:	0007001c 	.word	0x0007001c
 800c8ac:	00020004 	.word	0x00020004
 800c8b0:	001f000c 	.word	0x001f000c
 800c8b4:	001f0010 	.word	0x001f0010
 800c8b8:	00010008 	.word	0x00010008
 800c8bc:	00010020 	.word	0x00010020
 800c8c0:	af5f35cc 	.word	0xaf5f35cc
 800c8c4:	af5f584c 	.word	0xaf5f584c
 800c8c8:	0006000c 	.word	0x0006000c
 800c8cc:	0018000c 	.word	0x0018000c
 800c8d0:	000c0020 	.word	0x000c0020
 800c8d4:	00060029 	.word	0x00060029
 800c8d8:	2c00      	cmp	r4, #0
 800c8da:	f001 8344 	beq.w	800df66 <dwt_ioctl+0x1e5a>
 800c8de:	2200      	movs	r2, #0
 800c8e0:	2170      	movs	r1, #112	; 0x70
 800c8e2:	f7fd fb34 	bl	8009f4e <dwt_read32bitoffsetreg>
 800c8e6:	6020      	str	r0, [r4, #0]
 800c8e8:	2500      	movs	r5, #0
 800c8ea:	e4b9      	b.n	800c260 <dwt_ioctl+0x154>
 800c8ec:	9400      	str	r4, [sp, #0]
 800c8ee:	2305      	movs	r3, #5
 800c8f0:	2200      	movs	r2, #0
 800c8f2:	2170      	movs	r1, #112	; 0x70
 800c8f4:	f7fd fb21 	bl	8009f3a <dwt_readfromdevice>
 800c8f8:	2500      	movs	r5, #0
 800c8fa:	e4b1      	b.n	800c260 <dwt_ioctl+0x154>
 800c8fc:	2c00      	cmp	r4, #0
 800c8fe:	f001 8335 	beq.w	800df6c <dwt_ioctl+0x1e60>
 800c902:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800c904:	7b9b      	ldrb	r3, [r3, #14]
 800c906:	2b01      	cmp	r3, #1
 800c908:	d014      	beq.n	800c934 <dwt_ioctl+0x828>
 800c90a:	2b03      	cmp	r3, #3
 800c90c:	d119      	bne.n	800c942 <dwt_ioctl+0x836>
 800c90e:	2216      	movs	r2, #22
 800c910:	f44f 11f0 	mov.w	r1, #1966080	; 0x1e0000
 800c914:	f7fd fb31 	bl	8009f7a <dwt_read16bitoffsetreg>
 800c918:	f3c0 000d 	ubfx	r0, r0, #0, #14
 800c91c:	b283      	uxth	r3, r0
 800c91e:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 800c922:	d004      	beq.n	800c92e <dwt_ioctl+0x822>
 800c924:	ea6f 4383 	mvn.w	r3, r3, lsl #18
 800c928:	ea6f 4393 	mvn.w	r3, r3, lsr #18
 800c92c:	b218      	sxth	r0, r3
 800c92e:	8020      	strh	r0, [r4, #0]
 800c930:	2500      	movs	r5, #0
 800c932:	e495      	b.n	800c260 <dwt_ioctl+0x154>
 800c934:	2202      	movs	r2, #2
 800c936:	49d6      	ldr	r1, [pc, #856]	; (800cc90 <dwt_ioctl+0xb84>)
 800c938:	f7fd fb1f 	bl	8009f7a <dwt_read16bitoffsetreg>
 800c93c:	f3c0 000d 	ubfx	r0, r0, #0, #14
 800c940:	e7ec      	b.n	800c91c <dwt_ioctl+0x810>
 800c942:	2202      	movs	r2, #2
 800c944:	49d3      	ldr	r1, [pc, #844]	; (800cc94 <dwt_ioctl+0xb88>)
 800c946:	f7fd fb18 	bl	8009f7a <dwt_read16bitoffsetreg>
 800c94a:	f3c0 000d 	ubfx	r0, r0, #0, #14
 800c94e:	e7e5      	b.n	800c91c <dwt_ioctl+0x810>
 800c950:	9400      	str	r4, [sp, #0]
 800c952:	2306      	movs	r3, #6
 800c954:	2200      	movs	r2, #0
 800c956:	49d0      	ldr	r1, [pc, #832]	; (800cc98 <dwt_ioctl+0xb8c>)
 800c958:	f7fd faef 	bl	8009f3a <dwt_readfromdevice>
 800c95c:	7963      	ldrb	r3, [r4, #5]
 800c95e:	f003 0301 	and.w	r3, r3, #1
 800c962:	7163      	strb	r3, [r4, #5]
 800c964:	2500      	movs	r5, #0
 800c966:	e47b      	b.n	800c260 <dwt_ioctl+0x154>
 800c968:	2c00      	cmp	r4, #0
 800c96a:	f001 8302 	beq.w	800df72 <dwt_ioctl+0x1e66>
 800c96e:	2201      	movs	r2, #1
 800c970:	f04f 1108 	mov.w	r1, #524296	; 0x80008
 800c974:	f7fd fb13 	bl	8009f9e <dwt_read8bitoffsetreg>
 800c978:	7020      	strb	r0, [r4, #0]
 800c97a:	2500      	movs	r5, #0
 800c97c:	e470      	b.n	800c260 <dwt_ioctl+0x154>
 800c97e:	2c00      	cmp	r4, #0
 800c980:	f001 82fa 	beq.w	800df78 <dwt_ioctl+0x1e6c>
 800c984:	2200      	movs	r2, #0
 800c986:	f04f 1108 	mov.w	r1, #524296	; 0x80008
 800c98a:	f7fd fb08 	bl	8009f9e <dwt_read8bitoffsetreg>
 800c98e:	7020      	strb	r0, [r4, #0]
 800c990:	2500      	movs	r5, #0
 800c992:	e465      	b.n	800c260 <dwt_ioctl+0x154>
 800c994:	2c00      	cmp	r4, #0
 800c996:	f001 82f2 	beq.w	800df7e <dwt_ioctl+0x1e72>
 800c99a:	88a2      	ldrh	r2, [r4, #4]
 800c99c:	6821      	ldr	r1, [r4, #0]
 800c99e:	f7fe fc07 	bl	800b1b0 <_dwt_otpprogword32>
 800c9a2:	2500      	movs	r5, #0
 800c9a4:	e45c      	b.n	800c260 <dwt_ioctl+0x154>
 800c9a6:	2c00      	cmp	r4, #0
 800c9a8:	f001 82ec 	beq.w	800df84 <dwt_ioctl+0x1e78>
 800c9ac:	6825      	ldr	r5, [r4, #0]
 800c9ae:	88a4      	ldrh	r4, [r4, #4]
 800c9b0:	4622      	mov	r2, r4
 800c9b2:	4629      	mov	r1, r5
 800c9b4:	f7fe fbfc 	bl	800b1b0 <_dwt_otpprogword32>
 800c9b8:	4621      	mov	r1, r4
 800c9ba:	4630      	mov	r0, r6
 800c9bc:	f7fd ff1a 	bl	800a7f4 <_dwt_otpread>
 800c9c0:	1a2d      	subs	r5, r5, r0
 800c9c2:	bf18      	it	ne
 800c9c4:	f04f 35ff 	movne.w	r5, #4294967295	; 0xffffffff
 800c9c8:	e44a      	b.n	800c260 <dwt_ioctl+0x154>
 800c9ca:	2a02      	cmp	r2, #2
 800c9cc:	d00e      	beq.n	800c9ec <dwt_ioctl+0x8e0>
 800c9ce:	4cb3      	ldr	r4, [pc, #716]	; (800cc9c <dwt_ioctl+0xb90>)
 800c9d0:	2300      	movs	r3, #0
 800c9d2:	461a      	mov	r2, r3
 800c9d4:	4621      	mov	r1, r4
 800c9d6:	4630      	mov	r0, r6
 800c9d8:	f7fe f8bc 	bl	800ab54 <dwt_write8bitoffsetreg>
 800c9dc:	2302      	movs	r3, #2
 800c9de:	2200      	movs	r2, #0
 800c9e0:	4621      	mov	r1, r4
 800c9e2:	4630      	mov	r0, r6
 800c9e4:	f7fe f8b6 	bl	800ab54 <dwt_write8bitoffsetreg>
 800c9e8:	2500      	movs	r5, #0
 800c9ea:	e439      	b.n	800c260 <dwt_ioctl+0x154>
 800c9ec:	2300      	movs	r3, #0
 800c9ee:	9300      	str	r3, [sp, #0]
 800c9f0:	23fe      	movs	r3, #254	; 0xfe
 800c9f2:	2201      	movs	r2, #1
 800c9f4:	49aa      	ldr	r1, [pc, #680]	; (800cca0 <dwt_ioctl+0xb94>)
 800c9f6:	f7fe fce3 	bl	800b3c0 <dwt_modify8bitoffsetreg>
 800c9fa:	e7e8      	b.n	800c9ce <dwt_ioctl+0x8c2>
 800c9fc:	2c00      	cmp	r4, #0
 800c9fe:	f001 82c4 	beq.w	800df8a <dwt_ioctl+0x1e7e>
 800ca02:	8824      	ldrh	r4, [r4, #0]
 800ca04:	b2e2      	uxtb	r2, r4
 800ca06:	f44f 7181 	mov.w	r1, #258	; 0x102
 800ca0a:	f7fe f94f 	bl	800acac <ull_aon_write>
 800ca0e:	0a22      	lsrs	r2, r4, #8
 800ca10:	f240 1103 	movw	r1, #259	; 0x103
 800ca14:	4630      	mov	r0, r6
 800ca16:	f7fe f949 	bl	800acac <ull_aon_write>
 800ca1a:	2500      	movs	r5, #0
 800ca1c:	e420      	b.n	800c260 <dwt_ioctl+0x154>
 800ca1e:	2c00      	cmp	r4, #0
 800ca20:	f001 82b6 	beq.w	800df90 <dwt_ioctl+0x1e84>
 800ca24:	f8df 8284 	ldr.w	r8, [pc, #644]	; 800ccac <dwt_ioctl+0xba0>
 800ca28:	2310      	movs	r3, #16
 800ca2a:	9300      	str	r3, [sp, #0]
 800ca2c:	23ff      	movs	r3, #255	; 0xff
 800ca2e:	2200      	movs	r2, #0
 800ca30:	4641      	mov	r1, r8
 800ca32:	f7fe fcc5 	bl	800b3c0 <dwt_modify8bitoffsetreg>
 800ca36:	f44f 7182 	mov.w	r1, #260	; 0x104
 800ca3a:	4630      	mov	r0, r6
 800ca3c:	f7fe f916 	bl	800ac6c <ull_aon_read>
 800ca40:	f000 05e0 	and.w	r5, r0, #224	; 0xe0
 800ca44:	462a      	mov	r2, r5
 800ca46:	f44f 7182 	mov.w	r1, #260	; 0x104
 800ca4a:	4630      	mov	r0, r6
 800ca4c:	f7fe f92e 	bl	800acac <ull_aon_write>
 800ca50:	f045 0204 	orr.w	r2, r5, #4
 800ca54:	f44f 7182 	mov.w	r1, #260	; 0x104
 800ca58:	4630      	mov	r0, r6
 800ca5a:	f7fe f927 	bl	800acac <ull_aon_write>
 800ca5e:	2002      	movs	r0, #2
 800ca60:	f7f4 fea6 	bl	80017b0 <deca_sleep>
 800ca64:	f44f 7187 	mov.w	r1, #270	; 0x10e
 800ca68:	4630      	mov	r0, r6
 800ca6a:	f7fe f8ff 	bl	800ac6c <ull_aon_read>
 800ca6e:	4607      	mov	r7, r0
 800ca70:	f240 110f 	movw	r1, #271	; 0x10f
 800ca74:	4630      	mov	r0, r6
 800ca76:	f7fe f8f9 	bl	800ac6c <ull_aon_read>
 800ca7a:	4681      	mov	r9, r0
 800ca7c:	462a      	mov	r2, r5
 800ca7e:	f44f 7182 	mov.w	r1, #260	; 0x104
 800ca82:	4630      	mov	r0, r6
 800ca84:	f7fe f912 	bl	800acac <ull_aon_write>
 800ca88:	2500      	movs	r5, #0
 800ca8a:	9500      	str	r5, [sp, #0]
 800ca8c:	23ef      	movs	r3, #239	; 0xef
 800ca8e:	462a      	mov	r2, r5
 800ca90:	4641      	mov	r1, r8
 800ca92:	4630      	mov	r0, r6
 800ca94:	f7fe fc94 	bl	800b3c0 <dwt_modify8bitoffsetreg>
 800ca98:	ea47 2709 	orr.w	r7, r7, r9, lsl #8
 800ca9c:	8027      	strh	r7, [r4, #0]
 800ca9e:	f7ff bbdf 	b.w	800c260 <dwt_ioctl+0x154>
 800caa2:	2c00      	cmp	r4, #0
 800caa4:	f001 8277 	beq.w	800df96 <dwt_ioctl+0x1e8a>
 800caa8:	78a2      	ldrb	r2, [r4, #2]
 800caaa:	8821      	ldrh	r1, [r4, #0]
 800caac:	f7fe f926 	bl	800acfc <ull_configuresleep>
 800cab0:	2500      	movs	r5, #0
 800cab2:	f7ff bbd5 	b.w	800c260 <dwt_ioctl+0x154>
 800cab6:	2c00      	cmp	r4, #0
 800cab8:	f001 8270 	beq.w	800df9c <dwt_ioctl+0x1e90>
 800cabc:	6824      	ldr	r4, [r4, #0]
 800cabe:	f7fe f8a1 	bl	800ac04 <ull_clearaonconfig>
 800cac2:	2001      	movs	r0, #1
 800cac4:	f7f4 fe74 	bl	80017b0 <deca_sleep>
 800cac8:	2303      	movs	r3, #3
 800caca:	9300      	str	r3, [sp, #0]
 800cacc:	23ff      	movs	r3, #255	; 0xff
 800cace:	2200      	movs	r2, #0
 800cad0:	4974      	ldr	r1, [pc, #464]	; (800cca4 <dwt_ioctl+0xb98>)
 800cad2:	4630      	mov	r0, r6
 800cad4:	f7fe fc74 	bl	800b3c0 <dwt_modify8bitoffsetreg>
 800cad8:	b97c      	cbnz	r4, 800cafa <dwt_ioctl+0x9ee>
 800cada:	4630      	mov	r0, r6
 800cadc:	f7ff faee 	bl	800c0bc <ull_softreset_no_sema_fcmd>
 800cae0:	2001      	movs	r0, #1
 800cae2:	f7f4 fe65 	bl	80017b0 <deca_sleep>
 800cae6:	6d33      	ldr	r3, [r6, #80]	; 0x50
 800cae8:	2500      	movs	r5, #0
 800caea:	739d      	strb	r5, [r3, #14]
 800caec:	2202      	movs	r2, #2
 800caee:	821a      	strh	r2, [r3, #16]
 800caf0:	751d      	strb	r5, [r3, #20]
 800caf2:	755d      	strb	r5, [r3, #21]
 800caf4:	73dd      	strb	r5, [r3, #15]
 800caf6:	f7ff bbb3 	b.w	800c260 <dwt_ioctl+0x154>
 800cafa:	4630      	mov	r0, r6
 800cafc:	f7ff faf2 	bl	800c0e4 <ull_softreset_fcmd>
 800cb00:	e7ee      	b.n	800cae0 <dwt_ioctl+0x9d4>
 800cb02:	2c00      	cmp	r4, #0
 800cb04:	f001 824d 	beq.w	800dfa2 <dwt_ioctl+0x1e96>
 800cb08:	7823      	ldrb	r3, [r4, #0]
 800cb0a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800cb0e:	6d02      	ldr	r2, [r0, #80]	; 0x50
 800cb10:	7353      	strb	r3, [r2, #13]
 800cb12:	2200      	movs	r2, #0
 800cb14:	4964      	ldr	r1, [pc, #400]	; (800cca8 <dwt_ioctl+0xb9c>)
 800cb16:	f7fe f81d 	bl	800ab54 <dwt_write8bitoffsetreg>
 800cb1a:	2500      	movs	r5, #0
 800cb1c:	f7ff bba0 	b.w	800c260 <dwt_ioctl+0x154>
 800cb20:	2c00      	cmp	r4, #0
 800cb22:	f001 8241 	beq.w	800dfa8 <dwt_ioctl+0x1e9c>
 800cb26:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800cb28:	7b5b      	ldrb	r3, [r3, #13]
 800cb2a:	7023      	strb	r3, [r4, #0]
 800cb2c:	2500      	movs	r5, #0
 800cb2e:	f7ff bb97 	b.w	800c260 <dwt_ioctl+0x154>
 800cb32:	2101      	movs	r1, #1
 800cb34:	f7fe faf6 	bl	800b124 <ull_enable_rf_tx>
 800cb38:	4630      	mov	r0, r6
 800cb3a:	f7fe fb27 	bl	800b18c <ull_enable_rftx_blocks>
 800cb3e:	2101      	movs	r1, #1
 800cb40:	4630      	mov	r0, r6
 800cb42:	f7fd fe2d 	bl	800a7a0 <ull_force_clocks>
 800cb46:	220f      	movs	r2, #15
 800cb48:	2101      	movs	r1, #1
 800cb4a:	4630      	mov	r0, r6
 800cb4c:	f7fe ff48 	bl	800b9e0 <ull_repeated_cw>
 800cb50:	2500      	movs	r5, #0
 800cb52:	f7ff bb85 	b.w	800c260 <dwt_ioctl+0x154>
 800cb56:	2c00      	cmp	r4, #0
 800cb58:	f001 8229 	beq.w	800dfae <dwt_ioctl+0x1ea2>
 800cb5c:	6862      	ldr	r2, [r4, #4]
 800cb5e:	6821      	ldr	r1, [r4, #0]
 800cb60:	f7fe ff3e 	bl	800b9e0 <ull_repeated_cw>
 800cb64:	2500      	movs	r5, #0
 800cb66:	f7ff bb7b 	b.w	800c260 <dwt_ioctl+0x154>
 800cb6a:	2c00      	cmp	r4, #0
 800cb6c:	f001 8222 	beq.w	800dfb4 <dwt_ioctl+0x1ea8>
 800cb70:	4d4e      	ldr	r5, [pc, #312]	; (800ccac <dwt_ioctl+0xba0>)
 800cb72:	2200      	movs	r2, #0
 800cb74:	4629      	mov	r1, r5
 800cb76:	f7fd fa12 	bl	8009f9e <dwt_read8bitoffsetreg>
 800cb7a:	4680      	mov	r8, r0
 800cb7c:	2302      	movs	r3, #2
 800cb7e:	9300      	str	r3, [sp, #0]
 800cb80:	23ff      	movs	r3, #255	; 0xff
 800cb82:	2200      	movs	r2, #0
 800cb84:	4629      	mov	r1, r5
 800cb86:	4630      	mov	r0, r6
 800cb88:	f7fe fc1a 	bl	800b3c0 <dwt_modify8bitoffsetreg>
 800cb8c:	2304      	movs	r3, #4
 800cb8e:	2200      	movs	r2, #0
 800cb90:	4947      	ldr	r1, [pc, #284]	; (800ccb0 <dwt_ioctl+0xba4>)
 800cb92:	4630      	mov	r0, r6
 800cb94:	f7fd ffde 	bl	800ab54 <dwt_write8bitoffsetreg>
 800cb98:	2301      	movs	r3, #1
 800cb9a:	2200      	movs	r2, #0
 800cb9c:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800cba0:	4630      	mov	r0, r6
 800cba2:	f7fd ffd7 	bl	800ab54 <dwt_write8bitoffsetreg>
 800cba6:	4f43      	ldr	r7, [pc, #268]	; (800ccb4 <dwt_ioctl+0xba8>)
 800cba8:	2500      	movs	r5, #0
 800cbaa:	462a      	mov	r2, r5
 800cbac:	4639      	mov	r1, r7
 800cbae:	4630      	mov	r0, r6
 800cbb0:	f7fd f9f5 	bl	8009f9e <dwt_read8bitoffsetreg>
 800cbb4:	f010 0f01 	tst.w	r0, #1
 800cbb8:	d0f7      	beq.n	800cbaa <dwt_ioctl+0xa9e>
 800cbba:	2200      	movs	r2, #0
 800cbbc:	f04f 1108 	mov.w	r1, #524296	; 0x80008
 800cbc0:	4630      	mov	r0, r6
 800cbc2:	f7fd f9da 	bl	8009f7a <dwt_read16bitoffsetreg>
 800cbc6:	4605      	mov	r5, r0
 800cbc8:	2300      	movs	r3, #0
 800cbca:	461a      	mov	r2, r3
 800cbcc:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800cbd0:	4630      	mov	r0, r6
 800cbd2:	f7fd ffbf 	bl	800ab54 <dwt_write8bitoffsetreg>
 800cbd6:	2300      	movs	r3, #0
 800cbd8:	461a      	mov	r2, r3
 800cbda:	4935      	ldr	r1, [pc, #212]	; (800ccb0 <dwt_ioctl+0xba4>)
 800cbdc:	4630      	mov	r0, r6
 800cbde:	f7fd ffb9 	bl	800ab54 <dwt_write8bitoffsetreg>
 800cbe2:	4643      	mov	r3, r8
 800cbe4:	2200      	movs	r2, #0
 800cbe6:	4931      	ldr	r1, [pc, #196]	; (800ccac <dwt_ioctl+0xba0>)
 800cbe8:	4630      	mov	r0, r6
 800cbea:	f7fd ffb3 	bl	800ab54 <dwt_write8bitoffsetreg>
 800cbee:	8025      	strh	r5, [r4, #0]
 800cbf0:	2500      	movs	r5, #0
 800cbf2:	f7ff bb35 	b.w	800c260 <dwt_ioctl+0x154>
 800cbf6:	2c00      	cmp	r4, #0
 800cbf8:	f001 81df 	beq.w	800dfba <dwt_ioctl+0x1eae>
 800cbfc:	7923      	ldrb	r3, [r4, #4]
 800cbfe:	6d02      	ldr	r2, [r0, #80]	; 0x50
 800cc00:	7a92      	ldrb	r2, [r2, #10]
 800cc02:	1a9b      	subs	r3, r3, r2
 800cc04:	ee07 3a90 	vmov	s15, r3
 800cc08:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cc0c:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 800ccb8 <dwt_ioctl+0xbac>
 800cc10:	ee67 7a87 	vmul.f32	s15, s15, s14
 800cc14:	eeb3 7a06 	vmov.f32	s14, #54	; 0x41b00000  22.0
 800cc18:	ee77 7a87 	vadd.f32	s15, s15, s14
 800cc1c:	edc4 7a00 	vstr	s15, [r4]
 800cc20:	2500      	movs	r5, #0
 800cc22:	f7ff bb1d 	b.w	800c260 <dwt_ioctl+0x154>
 800cc26:	2c00      	cmp	r4, #0
 800cc28:	f001 81ca 	beq.w	800dfc0 <dwt_ioctl+0x1eb4>
 800cc2c:	7923      	ldrb	r3, [r4, #4]
 800cc2e:	6d02      	ldr	r2, [r0, #80]	; 0x50
 800cc30:	7a52      	ldrb	r2, [r2, #9]
 800cc32:	1a9b      	subs	r3, r3, r2
 800cc34:	ee07 3a90 	vmov	s15, r3
 800cc38:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800cc3c:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 800ccbc <dwt_ioctl+0xbb0>
 800cc40:	ee67 7a87 	vmul.f32	s15, s15, s14
 800cc44:	eeb3 7a00 	vmov.f32	s14, #48	; 0x41800000  16.0
 800cc48:	ee67 7a87 	vmul.f32	s15, s15, s14
 800cc4c:	eddf 6a1c 	vldr	s13, [pc, #112]	; 800ccc0 <dwt_ioctl+0xbb4>
 800cc50:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800cc54:	eef0 7a08 	vmov.f32	s15, #8	; 0x40400000  3.0
 800cc58:	ee77 7a27 	vadd.f32	s15, s14, s15
 800cc5c:	edc4 7a00 	vstr	s15, [r4]
 800cc60:	2500      	movs	r5, #0
 800cc62:	f7ff bafd 	b.w	800c260 <dwt_ioctl+0x154>
 800cc66:	2c00      	cmp	r4, #0
 800cc68:	f001 81ad 	beq.w	800dfc6 <dwt_ioctl+0x1eba>
 800cc6c:	6824      	ldr	r4, [r4, #0]
 800cc6e:	2101      	movs	r1, #1
 800cc70:	f7fe fa58 	bl	800b124 <ull_enable_rf_tx>
 800cc74:	4630      	mov	r0, r6
 800cc76:	f7fe fa89 	bl	800b18c <ull_enable_rftx_blocks>
 800cc7a:	2101      	movs	r1, #1
 800cc7c:	4630      	mov	r0, r6
 800cc7e:	f7fd fd8f 	bl	800a7a0 <ull_force_clocks>
 800cc82:	4621      	mov	r1, r4
 800cc84:	4630      	mov	r0, r6
 800cc86:	f7fe fc41 	bl	800b50c <ull_repeated_frames>
 800cc8a:	2500      	movs	r5, #0
 800cc8c:	f7ff bae8 	b.w	800c260 <dwt_ioctl+0x154>
 800cc90:	00180014 	.word	0x00180014
 800cc94:	000c001c 	.word	0x000c001c
 800cc98:	000c0018 	.word	0x000c0018
 800cc9c:	000a0004 	.word	0x000a0004
 800cca0:	00110008 	.word	0x00110008
 800cca4:	00110004 	.word	0x00110004
 800cca8:	00090014 	.word	0x00090014
 800ccac:	00070048 	.word	0x00070048
 800ccb0:	00070034 	.word	0x00070034
 800ccb4:	00080004 	.word	0x00080004
 800ccb8:	3f866666 	.word	0x3f866666
 800ccbc:	3ecccccd 	.word	0x3ecccccd
 800ccc0:	437f0000 	.word	0x437f0000
 800ccc4:	2500      	movs	r5, #0
 800ccc6:	9500      	str	r5, [sp, #0]
 800ccc8:	23ef      	movs	r3, #239	; 0xef
 800ccca:	462a      	mov	r2, r5
 800cccc:	49c7      	ldr	r1, [pc, #796]	; (800cfec <dwt_ioctl+0xee0>)
 800ccce:	f7fe fb77 	bl	800b3c0 <dwt_modify8bitoffsetreg>
 800ccd2:	2105      	movs	r1, #5
 800ccd4:	4630      	mov	r0, r6
 800ccd6:	f7fd fd63 	bl	800a7a0 <ull_force_clocks>
 800ccda:	2101      	movs	r1, #1
 800ccdc:	4630      	mov	r0, r6
 800ccde:	f7fd fee5 	bl	800aaac <ull_disable_rf_tx>
 800cce2:	4630      	mov	r0, r6
 800cce4:	f7fd fed8 	bl	800aa98 <ull_disable_rftx_blocks>
 800cce8:	f7ff baba 	b.w	800c260 <dwt_ioctl+0x154>
 800ccec:	2500      	movs	r5, #0
 800ccee:	9500      	str	r5, [sp, #0]
 800ccf0:	23ef      	movs	r3, #239	; 0xef
 800ccf2:	462a      	mov	r2, r5
 800ccf4:	49bd      	ldr	r1, [pc, #756]	; (800cfec <dwt_ioctl+0xee0>)
 800ccf6:	f7fe fb63 	bl	800b3c0 <dwt_modify8bitoffsetreg>
 800ccfa:	f7ff bab1 	b.w	800c260 <dwt_ioctl+0x154>
 800ccfe:	2c00      	cmp	r4, #0
 800cd00:	f001 8164 	beq.w	800dfcc <dwt_ioctl+0x1ec0>
 800cd04:	6821      	ldr	r1, [r4, #0]
 800cd06:	f7fe fc01 	bl	800b50c <ull_repeated_frames>
 800cd0a:	2500      	movs	r5, #0
 800cd0c:	f7ff baa8 	b.w	800c260 <dwt_ioctl+0x154>
 800cd10:	2200      	movs	r2, #0
 800cd12:	49b7      	ldr	r1, [pc, #732]	; (800cff0 <dwt_ioctl+0xee4>)
 800cd14:	f7fd f931 	bl	8009f7a <dwt_read16bitoffsetreg>
 800cd18:	f3c0 050b 	ubfx	r5, r0, #0, #12
 800cd1c:	f410 6f00 	tst.w	r0, #2048	; 0x800
 800cd20:	bf18      	it	ne
 800cd22:	f445 4570 	orrne.w	r5, r5, #61440	; 0xf000
 800cd26:	b22d      	sxth	r5, r5
 800cd28:	8025      	strh	r5, [r4, #0]
 800cd2a:	6d33      	ldr	r3, [r6, #80]	; 0x50
 800cd2c:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 800cd30:	1aed      	subs	r5, r5, r3
 800cd32:	f7ff ba95 	b.w	800c260 <dwt_ioctl+0x154>
 800cd36:	2c00      	cmp	r4, #0
 800cd38:	f001 814b 	beq.w	800dfd2 <dwt_ioctl+0x1ec6>
 800cd3c:	f8d4 9004 	ldr.w	r9, [r4, #4]
 800cd40:	7a23      	ldrb	r3, [r4, #8]
 800cd42:	f899 2013 	ldrb.w	r2, [r9, #19]
 800cd46:	2aff      	cmp	r2, #255	; 0xff
 800cd48:	f000 8122 	beq.w	800cf90 <dwt_ioctl+0xe84>
 800cd4c:	2b00      	cmp	r3, #0
 800cd4e:	d136      	bne.n	800cdbe <dwt_ioctl+0xcb2>
 800cd50:	f8d9 3000 	ldr.w	r3, [r9]
 800cd54:	9300      	str	r3, [sp, #0]
 800cd56:	230c      	movs	r3, #12
 800cd58:	2200      	movs	r2, #0
 800cd5a:	49a6      	ldr	r1, [pc, #664]	; (800cff4 <dwt_ioctl+0xee8>)
 800cd5c:	f7fd fd04 	bl	800a768 <dwt_writetodevice>
 800cd60:	f899 300c 	ldrb.w	r3, [r9, #12]
 800cd64:	f8b9 200e 	ldrh.w	r2, [r9, #14]
 800cd68:	18d1      	adds	r1, r2, r3
 800cd6a:	f899 2012 	ldrb.w	r2, [r9, #18]
 800cd6e:	2a00      	cmp	r2, #0
 800cd70:	d15f      	bne.n	800ce32 <dwt_ioctl+0xd26>
 800cd72:	f899 0010 	ldrb.w	r0, [r9, #16]
 800cd76:	2800      	cmp	r0, #0
 800cd78:	bf0b      	itete	eq
 800cd7a:	227f      	moveq	r2, #127	; 0x7f
 800cd7c:	f44f 6280 	movne.w	r2, #1024	; 0x400
 800cd80:	f44f 15b0 	moveq.w	r5, #1441792	; 0x160000
 800cd84:	f44f 15a0 	movne.w	r5, #1310720	; 0x140000
 800cd88:	f899 0013 	ldrb.w	r0, [r9, #19]
 800cd8c:	1a12      	subs	r2, r2, r0
 800cd8e:	3a02      	subs	r2, #2
 800cd90:	4291      	cmp	r1, r2
 800cd92:	f200 8103 	bhi.w	800cf9c <dwt_ioctl+0xe90>
 800cd96:	f8d9 2004 	ldr.w	r2, [r9, #4]
 800cd9a:	9200      	str	r2, [sp, #0]
 800cd9c:	2200      	movs	r2, #0
 800cd9e:	4629      	mov	r1, r5
 800cda0:	4630      	mov	r0, r6
 800cda2:	f7fd fce1 	bl	800a768 <dwt_writetodevice>
 800cda6:	f8b9 300e 	ldrh.w	r3, [r9, #14]
 800cdaa:	f899 200c 	ldrb.w	r2, [r9, #12]
 800cdae:	f8d9 1008 	ldr.w	r1, [r9, #8]
 800cdb2:	9100      	str	r1, [sp, #0]
 800cdb4:	4629      	mov	r1, r5
 800cdb6:	4630      	mov	r0, r6
 800cdb8:	f7fd fcd6 	bl	800a768 <dwt_writetodevice>
 800cdbc:	e04a      	b.n	800ce54 <dwt_ioctl+0xd48>
 800cdbe:	f8d9 3000 	ldr.w	r3, [r9]
 800cdc2:	f8b9 100e 	ldrh.w	r1, [r9, #14]
 800cdc6:	7a9a      	ldrb	r2, [r3, #10]
 800cdc8:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
 800cdcc:	7a5a      	ldrb	r2, [r3, #9]
 800cdce:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
 800cdd2:	7a1a      	ldrb	r2, [r3, #8]
 800cdd4:	f88d 2032 	strb.w	r2, [sp, #50]	; 0x32
 800cdd8:	79da      	ldrb	r2, [r3, #7]
 800cdda:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
 800cdde:	799a      	ldrb	r2, [r3, #6]
 800cde0:	f88d 2034 	strb.w	r2, [sp, #52]	; 0x34
 800cde4:	795a      	ldrb	r2, [r3, #5]
 800cde6:	f88d 2035 	strb.w	r2, [sp, #53]	; 0x35
 800cdea:	791a      	ldrb	r2, [r3, #4]
 800cdec:	f88d 2036 	strb.w	r2, [sp, #54]	; 0x36
 800cdf0:	78da      	ldrb	r2, [r3, #3]
 800cdf2:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
 800cdf6:	789a      	ldrb	r2, [r3, #2]
 800cdf8:	f88d 2038 	strb.w	r2, [sp, #56]	; 0x38
 800cdfc:	785a      	ldrb	r2, [r3, #1]
 800cdfe:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
 800ce02:	781a      	ldrb	r2, [r3, #0]
 800ce04:	f88d 203a 	strb.w	r2, [sp, #58]	; 0x3a
 800ce08:	2200      	movs	r2, #0
 800ce0a:	f88d 203b 	strb.w	r2, [sp, #59]	; 0x3b
 800ce0e:	f88d 103c 	strb.w	r1, [sp, #60]	; 0x3c
 800ce12:	0a09      	lsrs	r1, r1, #8
 800ce14:	f88d 103d 	strb.w	r1, [sp, #61]	; 0x3d
 800ce18:	7b19      	ldrb	r1, [r3, #12]
 800ce1a:	f88d 103e 	strb.w	r1, [sp, #62]	; 0x3e
 800ce1e:	7adb      	ldrb	r3, [r3, #11]
 800ce20:	f88d 303f 	strb.w	r3, [sp, #63]	; 0x3f
 800ce24:	ab0c      	add	r3, sp, #48	; 0x30
 800ce26:	9300      	str	r3, [sp, #0]
 800ce28:	2310      	movs	r3, #16
 800ce2a:	4972      	ldr	r1, [pc, #456]	; (800cff4 <dwt_ioctl+0xee8>)
 800ce2c:	f7fd fc9c 	bl	800a768 <dwt_writetodevice>
 800ce30:	e796      	b.n	800cd60 <dwt_ioctl+0xc54>
 800ce32:	2a01      	cmp	r2, #1
 800ce34:	f040 80af 	bne.w	800cf96 <dwt_ioctl+0xe8a>
 800ce38:	f899 3011 	ldrb.w	r3, [r9, #17]
 800ce3c:	2b00      	cmp	r3, #0
 800ce3e:	f240 33ff 	movw	r3, #1023	; 0x3ff
 800ce42:	bf08      	it	eq
 800ce44:	237f      	moveq	r3, #127	; 0x7f
 800ce46:	f899 2013 	ldrb.w	r2, [r9, #19]
 800ce4a:	1a9b      	subs	r3, r3, r2
 800ce4c:	3b02      	subs	r3, #2
 800ce4e:	4299      	cmp	r1, r3
 800ce50:	f200 80a7 	bhi.w	800cfa2 <dwt_ioctl+0xe96>
 800ce54:	f899 2010 	ldrb.w	r2, [r9, #16]
 800ce58:	1e53      	subs	r3, r2, #1
 800ce5a:	b2db      	uxtb	r3, r3
 800ce5c:	2b01      	cmp	r3, #1
 800ce5e:	d940      	bls.n	800cee2 <dwt_ioctl+0xdd6>
 800ce60:	f899 3011 	ldrb.w	r3, [r9, #17]
 800ce64:	1e59      	subs	r1, r3, #1
 800ce66:	b2c9      	uxtb	r1, r1
 800ce68:	2901      	cmp	r1, #1
 800ce6a:	d947      	bls.n	800cefc <dwt_ioctl+0xdf0>
 800ce6c:	2b04      	cmp	r3, #4
 800ce6e:	d04c      	beq.n	800cf0a <dwt_ioctl+0xdfe>
 800ce70:	ea42 3343 	orr.w	r3, r2, r3, lsl #13
 800ce74:	2200      	movs	r2, #0
 800ce76:	4960      	ldr	r1, [pc, #384]	; (800cff8 <dwt_ioctl+0xeec>)
 800ce78:	4630      	mov	r0, r6
 800ce7a:	f7fd fcdd 	bl	800a838 <dwt_write32bitoffsetreg>
 800ce7e:	f8b9 300e 	ldrh.w	r3, [r9, #14]
 800ce82:	4a5e      	ldr	r2, [pc, #376]	; (800cffc <dwt_ioctl+0xef0>)
 800ce84:	ea02 12c3 	and.w	r2, r2, r3, lsl #7
 800ce88:	f899 300c 	ldrb.w	r3, [r9, #12]
 800ce8c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ce90:	4313      	orrs	r3, r2
 800ce92:	2200      	movs	r2, #0
 800ce94:	495a      	ldr	r1, [pc, #360]	; (800d000 <dwt_ioctl+0xef4>)
 800ce96:	4630      	mov	r0, r6
 800ce98:	f7fd fcce 	bl	800a838 <dwt_write32bitoffsetreg>
 800ce9c:	2301      	movs	r3, #1
 800ce9e:	2200      	movs	r2, #0
 800cea0:	4958      	ldr	r1, [pc, #352]	; (800d004 <dwt_ioctl+0xef8>)
 800cea2:	4630      	mov	r0, r6
 800cea4:	f7fd fe56 	bl	800ab54 <dwt_write8bitoffsetreg>
 800cea8:	f8df 815c 	ldr.w	r8, [pc, #348]	; 800d008 <dwt_ioctl+0xefc>
 800ceac:	2700      	movs	r7, #0
 800ceae:	463a      	mov	r2, r7
 800ceb0:	4641      	mov	r1, r8
 800ceb2:	4630      	mov	r0, r6
 800ceb4:	f7fd f873 	bl	8009f9e <dwt_read8bitoffsetreg>
 800ceb8:	f010 0f05 	tst.w	r0, #5
 800cebc:	d0f7      	beq.n	800ceae <dwt_ioctl+0xda2>
 800cebe:	4605      	mov	r5, r0
 800cec0:	4603      	mov	r3, r0
 800cec2:	2200      	movs	r2, #0
 800cec4:	4950      	ldr	r1, [pc, #320]	; (800d008 <dwt_ioctl+0xefc>)
 800cec6:	4630      	mov	r0, r6
 800cec8:	f7fd fe44 	bl	800ab54 <dwt_write8bitoffsetreg>
 800cecc:	f005 053f 	and.w	r5, r5, #63	; 0x3f
 800ced0:	f025 0330 	bic.w	r3, r5, #48	; 0x30
 800ced4:	2b01      	cmp	r3, #1
 800ced6:	d025      	beq.n	800cf24 <dwt_ioctl+0xe18>
 800ced8:	b26b      	sxtb	r3, r5
 800ceda:	7023      	strb	r3, [r4, #0]
 800cedc:	2500      	movs	r5, #0
 800cede:	f7ff b9bf 	b.w	800c260 <dwt_ioctl+0x154>
 800cee2:	6d33      	ldr	r3, [r6, #80]	; 0x50
 800cee4:	7b9b      	ldrb	r3, [r3, #14]
 800cee6:	2b03      	cmp	r3, #3
 800cee8:	f001 8123 	beq.w	800e132 <dwt_ioctl+0x2026>
 800ceec:	f899 3011 	ldrb.w	r3, [r9, #17]
 800cef0:	1e5a      	subs	r2, r3, #1
 800cef2:	b2d2      	uxtb	r2, r2
 800cef4:	2a01      	cmp	r2, #1
 800cef6:	d912      	bls.n	800cf1e <dwt_ioctl+0xe12>
 800cef8:	2201      	movs	r2, #1
 800cefa:	e7b7      	b.n	800ce6c <dwt_ioctl+0xd60>
 800cefc:	6d33      	ldr	r3, [r6, #80]	; 0x50
 800cefe:	7b9b      	ldrb	r3, [r3, #14]
 800cf00:	2b03      	cmp	r3, #3
 800cf02:	bf0c      	ite	eq
 800cf04:	2302      	moveq	r3, #2
 800cf06:	2301      	movne	r3, #1
 800cf08:	e7b2      	b.n	800ce70 <dwt_ioctl+0xd64>
 800cf0a:	f8b9 100e 	ldrh.w	r1, [r9, #14]
 800cf0e:	2910      	cmp	r1, #16
 800cf10:	d9ae      	bls.n	800ce70 <dwt_ioctl+0xd64>
 800cf12:	f06f 0303 	mvn.w	r3, #3
 800cf16:	e7e0      	b.n	800ceda <dwt_ioctl+0xdce>
 800cf18:	2202      	movs	r2, #2
 800cf1a:	4613      	mov	r3, r2
 800cf1c:	e7a8      	b.n	800ce70 <dwt_ioctl+0xd64>
 800cf1e:	2201      	movs	r2, #1
 800cf20:	4613      	mov	r3, r2
 800cf22:	e7a5      	b.n	800ce70 <dwt_ioctl+0xd64>
 800cf24:	f899 3012 	ldrb.w	r3, [r9, #18]
 800cf28:	2b01      	cmp	r3, #1
 800cf2a:	d1d5      	bne.n	800ced8 <dwt_ioctl+0xdcc>
 800cf2c:	f899 2011 	ldrb.w	r2, [r9, #17]
 800cf30:	1e53      	subs	r3, r2, #1
 800cf32:	b2db      	uxtb	r3, r3
 800cf34:	2b01      	cmp	r3, #1
 800cf36:	d91b      	bls.n	800cf70 <dwt_ioctl+0xe64>
 800cf38:	2a03      	cmp	r2, #3
 800cf3a:	bf0c      	ite	eq
 800cf3c:	f44f 17a0 	moveq.w	r7, #1310720	; 0x140000
 800cf40:	f44f 17b0 	movne.w	r7, #1441792	; 0x160000
 800cf44:	f8d9 2004 	ldr.w	r2, [r9, #4]
 800cf48:	b112      	cbz	r2, 800cf50 <dwt_ioctl+0xe44>
 800cf4a:	f899 300c 	ldrb.w	r3, [r9, #12]
 800cf4e:	b9c3      	cbnz	r3, 800cf82 <dwt_ioctl+0xe76>
 800cf50:	f8d9 1008 	ldr.w	r1, [r9, #8]
 800cf54:	2900      	cmp	r1, #0
 800cf56:	d0bf      	beq.n	800ced8 <dwt_ioctl+0xdcc>
 800cf58:	f8b9 300e 	ldrh.w	r3, [r9, #14]
 800cf5c:	2b00      	cmp	r3, #0
 800cf5e:	d0bb      	beq.n	800ced8 <dwt_ioctl+0xdcc>
 800cf60:	f899 200c 	ldrb.w	r2, [r9, #12]
 800cf64:	9100      	str	r1, [sp, #0]
 800cf66:	4639      	mov	r1, r7
 800cf68:	4630      	mov	r0, r6
 800cf6a:	f7fc ffe6 	bl	8009f3a <dwt_readfromdevice>
 800cf6e:	e7b3      	b.n	800ced8 <dwt_ioctl+0xdcc>
 800cf70:	6d33      	ldr	r3, [r6, #80]	; 0x50
 800cf72:	7b9b      	ldrb	r3, [r3, #14]
 800cf74:	2b03      	cmp	r3, #3
 800cf76:	bf0c      	ite	eq
 800cf78:	f44f 1798 	moveq.w	r7, #1245184	; 0x130000
 800cf7c:	f44f 1790 	movne.w	r7, #1179648	; 0x120000
 800cf80:	e7e0      	b.n	800cf44 <dwt_ioctl+0xe38>
 800cf82:	9200      	str	r2, [sp, #0]
 800cf84:	2200      	movs	r2, #0
 800cf86:	4639      	mov	r1, r7
 800cf88:	4630      	mov	r0, r6
 800cf8a:	f7fc ffd6 	bl	8009f3a <dwt_readfromdevice>
 800cf8e:	e7df      	b.n	800cf50 <dwt_ioctl+0xe44>
 800cf90:	f06f 0302 	mvn.w	r3, #2
 800cf94:	e7a1      	b.n	800ceda <dwt_ioctl+0xdce>
 800cf96:	f06f 0301 	mvn.w	r3, #1
 800cf9a:	e79e      	b.n	800ceda <dwt_ioctl+0xdce>
 800cf9c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800cfa0:	e79b      	b.n	800ceda <dwt_ioctl+0xdce>
 800cfa2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800cfa6:	e798      	b.n	800ceda <dwt_ioctl+0xdce>
 800cfa8:	7a23      	ldrb	r3, [r4, #8]
 800cfaa:	79e1      	ldrb	r1, [r4, #7]
 800cfac:	79a2      	ldrb	r2, [r4, #6]
 800cfae:	00d2      	lsls	r2, r2, #3
 800cfb0:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 800cfb4:	4313      	orrs	r3, r2
 800cfb6:	7962      	ldrb	r2, [r4, #5]
 800cfb8:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 800cfbc:	7922      	ldrb	r2, [r4, #4]
 800cfbe:	ea43 13c2 	orr.w	r3, r3, r2, lsl #7
 800cfc2:	78e2      	ldrb	r2, [r4, #3]
 800cfc4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800cfc8:	78a2      	ldrb	r2, [r4, #2]
 800cfca:	ea43 23c2 	orr.w	r3, r3, r2, lsl #11
 800cfce:	7862      	ldrb	r2, [r4, #1]
 800cfd0:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 800cfd4:	7822      	ldrb	r2, [r4, #0]
 800cfd6:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
 800cfda:	b29b      	uxth	r3, r3
 800cfdc:	2200      	movs	r2, #0
 800cfde:	490b      	ldr	r1, [pc, #44]	; (800d00c <dwt_ioctl+0xf00>)
 800cfe0:	f7fd fbcd 	bl	800a77e <dwt_write16bitoffsetreg>
 800cfe4:	2500      	movs	r5, #0
 800cfe6:	f7ff b93b 	b.w	800c260 <dwt_ioctl+0x154>
 800cfea:	bf00      	nop
 800cfec:	000f0028 	.word	0x000f0028
 800cff0:	00020008 	.word	0x00020008
 800cff4:	00010034 	.word	0x00010034
 800cff8:	00010044 	.word	0x00010044
 800cffc:	0001ff80 	.word	0x0001ff80
 800d000:	00010048 	.word	0x00010048
 800d004:	0001004c 	.word	0x0001004c
 800d008:	00010050 	.word	0x00010050
 800d00c:	00010030 	.word	0x00010030
 800d010:	2c00      	cmp	r4, #0
 800d012:	f000 87e1 	beq.w	800dfd8 <dwt_ioctl+0x1ecc>
 800d016:	7863      	ldrb	r3, [r4, #1]
 800d018:	b133      	cbz	r3, 800d028 <dwt_ioctl+0xf1c>
 800d01a:	085b      	lsrs	r3, r3, #1
 800d01c:	3b01      	subs	r3, #1
 800d01e:	b2db      	uxtb	r3, r3
 800d020:	7023      	strb	r3, [r4, #0]
 800d022:	2500      	movs	r5, #0
 800d024:	f7ff b91c 	b.w	800c260 <dwt_ioctl+0x154>
 800d028:	2300      	movs	r3, #0
 800d02a:	e7f9      	b.n	800d020 <dwt_ioctl+0xf14>
 800d02c:	2200      	movs	r2, #0
 800d02e:	49d0      	ldr	r1, [pc, #832]	; (800d370 <dwt_ioctl+0x1264>)
 800d030:	f7fc ff8d 	bl	8009f4e <dwt_read32bitoffsetreg>
 800d034:	f3c0 030b 	ubfx	r3, r0, #0, #12
 800d038:	8023      	strh	r3, [r4, #0]
 800d03a:	f3c0 400b 	ubfx	r0, r0, #16, #12
 800d03e:	8060      	strh	r0, [r4, #2]
 800d040:	2200      	movs	r2, #0
 800d042:	49cc      	ldr	r1, [pc, #816]	; (800d374 <dwt_ioctl+0x1268>)
 800d044:	4630      	mov	r0, r6
 800d046:	f7fc ff82 	bl	8009f4e <dwt_read32bitoffsetreg>
 800d04a:	f3c0 030b 	ubfx	r3, r0, #0, #12
 800d04e:	80a3      	strh	r3, [r4, #4]
 800d050:	f3c0 400b 	ubfx	r0, r0, #16, #12
 800d054:	80e0      	strh	r0, [r4, #6]
 800d056:	2200      	movs	r2, #0
 800d058:	49c7      	ldr	r1, [pc, #796]	; (800d378 <dwt_ioctl+0x126c>)
 800d05a:	4630      	mov	r0, r6
 800d05c:	f7fc ff77 	bl	8009f4e <dwt_read32bitoffsetreg>
 800d060:	7220      	strb	r0, [r4, #8]
 800d062:	0c00      	lsrs	r0, r0, #16
 800d064:	7260      	strb	r0, [r4, #9]
 800d066:	2200      	movs	r2, #0
 800d068:	49c4      	ldr	r1, [pc, #784]	; (800d37c <dwt_ioctl+0x1270>)
 800d06a:	4630      	mov	r0, r6
 800d06c:	f7fc ff6f 	bl	8009f4e <dwt_read32bitoffsetreg>
 800d070:	f3c0 430b 	ubfx	r3, r0, #16, #12
 800d074:	81a3      	strh	r3, [r4, #12]
 800d076:	f3c0 000b 	ubfx	r0, r0, #0, #12
 800d07a:	8160      	strh	r0, [r4, #10]
 800d07c:	2200      	movs	r2, #0
 800d07e:	49c0      	ldr	r1, [pc, #768]	; (800d380 <dwt_ioctl+0x1274>)
 800d080:	4630      	mov	r0, r6
 800d082:	f7fc ff64 	bl	8009f4e <dwt_read32bitoffsetreg>
 800d086:	f3c0 430b 	ubfx	r3, r0, #16, #12
 800d08a:	f8a4 300f 	strh.w	r3, [r4, #15]
 800d08e:	73a0      	strb	r0, [r4, #14]
 800d090:	2200      	movs	r2, #0
 800d092:	49bc      	ldr	r1, [pc, #752]	; (800d384 <dwt_ioctl+0x1278>)
 800d094:	4630      	mov	r0, r6
 800d096:	f7fc ff5a 	bl	8009f4e <dwt_read32bitoffsetreg>
 800d09a:	7460      	strb	r0, [r4, #17]
 800d09c:	0c00      	lsrs	r0, r0, #16
 800d09e:	74a0      	strb	r0, [r4, #18]
 800d0a0:	2200      	movs	r2, #0
 800d0a2:	49b9      	ldr	r1, [pc, #740]	; (800d388 <dwt_ioctl+0x127c>)
 800d0a4:	4630      	mov	r0, r6
 800d0a6:	f7fc ff52 	bl	8009f4e <dwt_read32bitoffsetreg>
 800d0aa:	f3c0 000b 	ubfx	r0, r0, #0, #12
 800d0ae:	f8a4 0013 	strh.w	r0, [r4, #19]
 800d0b2:	2500      	movs	r5, #0
 800d0b4:	7565      	strb	r5, [r4, #21]
 800d0b6:	75a5      	strb	r5, [r4, #22]
 800d0b8:	462a      	mov	r2, r5
 800d0ba:	49b4      	ldr	r1, [pc, #720]	; (800d38c <dwt_ioctl+0x1280>)
 800d0bc:	4630      	mov	r0, r6
 800d0be:	f7fc ff6e 	bl	8009f9e <dwt_read8bitoffsetreg>
 800d0c2:	75e0      	strb	r0, [r4, #23]
 800d0c4:	f7ff b8cc 	b.w	800c260 <dwt_ioctl+0x154>
 800d0c8:	4611      	mov	r1, r2
 800d0ca:	f7fd fdbb 	bl	800ac44 <ull_configeventcounters>
 800d0ce:	2500      	movs	r5, #0
 800d0d0:	f7ff b8c6 	b.w	800c260 <dwt_ioctl+0x154>
 800d0d4:	2c00      	cmp	r4, #0
 800d0d6:	f000 8782 	beq.w	800dfde <dwt_ioctl+0x1ed2>
 800d0da:	8823      	ldrh	r3, [r4, #0]
 800d0dc:	2200      	movs	r2, #0
 800d0de:	49ac      	ldr	r1, [pc, #688]	; (800d390 <dwt_ioctl+0x1284>)
 800d0e0:	f7fd fb4d 	bl	800a77e <dwt_write16bitoffsetreg>
 800d0e4:	2500      	movs	r5, #0
 800d0e6:	f7ff b8bb 	b.w	800c260 <dwt_ioctl+0x154>
 800d0ea:	2c00      	cmp	r4, #0
 800d0ec:	f000 877a 	beq.w	800dfe4 <dwt_ioctl+0x1ed8>
 800d0f0:	6825      	ldr	r5, [r4, #0]
 800d0f2:	b935      	cbnz	r5, 800d102 <dwt_ioctl+0xff6>
 800d0f4:	2300      	movs	r3, #0
 800d0f6:	461a      	mov	r2, r3
 800d0f8:	49a6      	ldr	r1, [pc, #664]	; (800d394 <dwt_ioctl+0x1288>)
 800d0fa:	f7fd fb40 	bl	800a77e <dwt_write16bitoffsetreg>
 800d0fe:	f7ff b8af 	b.w	800c260 <dwt_ioctl+0x154>
 800d102:	7962      	ldrb	r2, [r4, #5]
 800d104:	7923      	ldrb	r3, [r4, #4]
 800d106:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800d10a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800d10e:	2200      	movs	r2, #0
 800d110:	49a0      	ldr	r1, [pc, #640]	; (800d394 <dwt_ioctl+0x1288>)
 800d112:	f7fd fb34 	bl	800a77e <dwt_write16bitoffsetreg>
 800d116:	2500      	movs	r5, #0
 800d118:	f7ff b8a2 	b.w	800c260 <dwt_ioctl+0x154>
 800d11c:	2c00      	cmp	r4, #0
 800d11e:	f000 8764 	beq.w	800dfea <dwt_ioctl+0x1ede>
 800d122:	6823      	ldr	r3, [r4, #0]
 800d124:	b94b      	cbnz	r3, 800d13a <dwt_ioctl+0x102e>
 800d126:	2500      	movs	r5, #0
 800d128:	9500      	str	r5, [sp, #0]
 800d12a:	f64f 53ff 	movw	r3, #65023	; 0xfdff
 800d12e:	462a      	mov	r2, r5
 800d130:	2110      	movs	r1, #16
 800d132:	f7fe fb61 	bl	800b7f8 <dwt_modify16bitoffsetreg>
 800d136:	f7ff b893 	b.w	800c260 <dwt_ioctl+0x154>
 800d13a:	2200      	movs	r2, #0
 800d13c:	2134      	movs	r1, #52	; 0x34
 800d13e:	f7fd fb7b 	bl	800a838 <dwt_write32bitoffsetreg>
 800d142:	f44f 7300 	mov.w	r3, #512	; 0x200
 800d146:	9300      	str	r3, [sp, #0]
 800d148:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800d14c:	2200      	movs	r2, #0
 800d14e:	2110      	movs	r1, #16
 800d150:	4630      	mov	r0, r6
 800d152:	f7fe fb51 	bl	800b7f8 <dwt_modify16bitoffsetreg>
 800d156:	2500      	movs	r5, #0
 800d158:	f7ff b882 	b.w	800c260 <dwt_ioctl+0x154>
 800d15c:	2c00      	cmp	r4, #0
 800d15e:	f000 8747 	beq.w	800dff0 <dwt_ioctl+0x1ee4>
 800d162:	8861      	ldrh	r1, [r4, #2]
 800d164:	f7fd fd82 	bl	800ac6c <ull_aon_read>
 800d168:	7020      	strb	r0, [r4, #0]
 800d16a:	2500      	movs	r5, #0
 800d16c:	f7ff b878 	b.w	800c260 <dwt_ioctl+0x154>
 800d170:	2c00      	cmp	r4, #0
 800d172:	f000 8740 	beq.w	800dff6 <dwt_ioctl+0x1eea>
 800d176:	78a2      	ldrb	r2, [r4, #2]
 800d178:	8821      	ldrh	r1, [r4, #0]
 800d17a:	f7fd fd97 	bl	800acac <ull_aon_write>
 800d17e:	2500      	movs	r5, #0
 800d180:	f7ff b86e 	b.w	800c260 <dwt_ioctl+0x154>
 800d184:	4b84      	ldr	r3, [pc, #528]	; (800d398 <dwt_ioctl+0x128c>)
 800d186:	4a85      	ldr	r2, [pc, #532]	; (800d39c <dwt_ioctl+0x1290>)
 800d188:	2d01      	cmp	r5, #1
 800d18a:	bf18      	it	ne
 800d18c:	4613      	movne	r3, r2
 800d18e:	2d01      	cmp	r5, #1
 800d190:	4983      	ldr	r1, [pc, #524]	; (800d3a0 <dwt_ioctl+0x1294>)
 800d192:	bf18      	it	ne
 800d194:	f04f 110c 	movne.w	r1, #786444	; 0xc000c
 800d198:	6d02      	ldr	r2, [r0, #80]	; 0x50
 800d19a:	7b92      	ldrb	r2, [r2, #14]
 800d19c:	2a01      	cmp	r2, #1
 800d19e:	d012      	beq.n	800d1c6 <dwt_ioctl+0x10ba>
 800d1a0:	2a03      	cmp	r2, #3
 800d1a2:	d117      	bne.n	800d1d4 <dwt_ioctl+0x10c8>
 800d1a4:	f5a2 12c0 	sub.w	r2, r2, #1572864	; 0x180000
 800d1a8:	3a01      	subs	r2, #1
 800d1aa:	441a      	add	r2, r3
 800d1ac:	f44f 11f0 	mov.w	r1, #1966080	; 0x1e0000
 800d1b0:	f7fc fee3 	bl	8009f7a <dwt_read16bitoffsetreg>
 800d1b4:	09c0      	lsrs	r0, r0, #7
 800d1b6:	8020      	strh	r0, [r4, #0]
 800d1b8:	8825      	ldrh	r5, [r4, #0]
 800d1ba:	3500      	adds	r5, #0
 800d1bc:	bf18      	it	ne
 800d1be:	2501      	movne	r5, #1
 800d1c0:	426d      	negs	r5, r5
 800d1c2:	f7ff b84d 	b.w	800c260 <dwt_ioctl+0x154>
 800d1c6:	2202      	movs	r2, #2
 800d1c8:	4619      	mov	r1, r3
 800d1ca:	f7fc fed6 	bl	8009f7a <dwt_read16bitoffsetreg>
 800d1ce:	09c0      	lsrs	r0, r0, #7
 800d1d0:	8020      	strh	r0, [r4, #0]
 800d1d2:	e7f1      	b.n	800d1b8 <dwt_ioctl+0x10ac>
 800d1d4:	2202      	movs	r2, #2
 800d1d6:	f7fc fed0 	bl	8009f7a <dwt_read16bitoffsetreg>
 800d1da:	09c0      	lsrs	r0, r0, #7
 800d1dc:	8020      	strh	r0, [r4, #0]
 800d1de:	e7eb      	b.n	800d1b8 <dwt_ioctl+0x10ac>
 800d1e0:	2c00      	cmp	r4, #0
 800d1e2:	f000 870b 	beq.w	800dffc <dwt_ioctl+0x1ef0>
 800d1e6:	7821      	ldrb	r1, [r4, #0]
 800d1e8:	f7fe fb20 	bl	800b82c <ull_setleds>
 800d1ec:	2500      	movs	r5, #0
 800d1ee:	f7ff b837 	b.w	800c260 <dwt_ioctl+0x154>
 800d1f2:	4611      	mov	r1, r2
 800d1f4:	f7fe f9a2 	bl	800b53c <ull_setdwstate>
 800d1f8:	2500      	movs	r5, #0
 800d1fa:	f7ff b831 	b.w	800c260 <dwt_ioctl+0x154>
 800d1fe:	9400      	str	r4, [sp, #0]
 800d200:	2304      	movs	r3, #4
 800d202:	2200      	movs	r2, #0
 800d204:	211c      	movs	r1, #28
 800d206:	f7fc fe98 	bl	8009f3a <dwt_readfromdevice>
 800d20a:	2500      	movs	r5, #0
 800d20c:	f7ff b828 	b.w	800c260 <dwt_ioctl+0x154>
 800d210:	2c00      	cmp	r4, #0
 800d212:	f000 86f6 	beq.w	800e002 <dwt_ioctl+0x1ef6>
 800d216:	2202      	movs	r2, #2
 800d218:	2144      	movs	r1, #68	; 0x44
 800d21a:	f7fc feae 	bl	8009f7a <dwt_read16bitoffsetreg>
 800d21e:	f3c0 2000 	ubfx	r0, r0, #8, #1
 800d222:	7020      	strb	r0, [r4, #0]
 800d224:	2500      	movs	r5, #0
 800d226:	f7ff b81b 	b.w	800c260 <dwt_ioctl+0x154>
 800d22a:	2c00      	cmp	r4, #0
 800d22c:	f000 86ec 	beq.w	800e008 <dwt_ioctl+0x1efc>
 800d230:	2200      	movs	r2, #0
 800d232:	2144      	movs	r1, #68	; 0x44
 800d234:	f7fc feb3 	bl	8009f9e <dwt_read8bitoffsetreg>
 800d238:	f000 0001 	and.w	r0, r0, #1
 800d23c:	7020      	strb	r0, [r4, #0]
 800d23e:	2500      	movs	r5, #0
 800d240:	f7ff b80e 	b.w	800c260 <dwt_ioctl+0x154>
 800d244:	2c00      	cmp	r4, #0
 800d246:	f000 86e2 	beq.w	800e00e <dwt_ioctl+0x1f02>
 800d24a:	8862      	ldrh	r2, [r4, #2]
 800d24c:	8821      	ldrh	r1, [r4, #0]
 800d24e:	f7fe f9d1 	bl	800b5f4 <ull_configureframefilter>
 800d252:	2500      	movs	r5, #0
 800d254:	f7ff b804 	b.w	800c260 <dwt_ioctl+0x154>
 800d258:	9400      	str	r4, [sp, #0]
 800d25a:	2308      	movs	r3, #8
 800d25c:	2200      	movs	r2, #0
 800d25e:	2104      	movs	r1, #4
 800d260:	f7fd fa82 	bl	800a768 <dwt_writetodevice>
 800d264:	2500      	movs	r5, #0
 800d266:	f7fe bffb 	b.w	800c260 <dwt_ioctl+0x154>
 800d26a:	9400      	str	r4, [sp, #0]
 800d26c:	2308      	movs	r3, #8
 800d26e:	2200      	movs	r2, #0
 800d270:	2104      	movs	r1, #4
 800d272:	f7fc fe62 	bl	8009f3a <dwt_readfromdevice>
 800d276:	2500      	movs	r5, #0
 800d278:	f7fe bff2 	b.w	800c260 <dwt_ioctl+0x154>
 800d27c:	2c00      	cmp	r4, #0
 800d27e:	f000 86c9 	beq.w	800e014 <dwt_ioctl+0x1f08>
 800d282:	8823      	ldrh	r3, [r4, #0]
 800d284:	2202      	movs	r2, #2
 800d286:	210c      	movs	r1, #12
 800d288:	f7fd fa79 	bl	800a77e <dwt_write16bitoffsetreg>
 800d28c:	2500      	movs	r5, #0
 800d28e:	f7fe bfe7 	b.w	800c260 <dwt_ioctl+0x154>
 800d292:	2c00      	cmp	r4, #0
 800d294:	f000 86c1 	beq.w	800e01a <dwt_ioctl+0x1f0e>
 800d298:	8823      	ldrh	r3, [r4, #0]
 800d29a:	2200      	movs	r2, #0
 800d29c:	210c      	movs	r1, #12
 800d29e:	f7fd fa6e 	bl	800a77e <dwt_write16bitoffsetreg>
 800d2a2:	2500      	movs	r5, #0
 800d2a4:	f7fe bfdc 	b.w	800c260 <dwt_ioctl+0x154>
 800d2a8:	4621      	mov	r1, r4
 800d2aa:	f7fd fa3b 	bl	800a724 <ull_readrxtimestamp>
 800d2ae:	2500      	movs	r5, #0
 800d2b0:	f7fe bfd6 	b.w	800c260 <dwt_ioctl+0x154>
 800d2b4:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800d2b6:	7b9b      	ldrb	r3, [r3, #14]
 800d2b8:	2b01      	cmp	r3, #1
 800d2ba:	d00b      	beq.n	800d2d4 <dwt_ioctl+0x11c8>
 800d2bc:	2b03      	cmp	r3, #3
 800d2be:	d112      	bne.n	800d2e6 <dwt_ioctl+0x11da>
 800d2c0:	9400      	str	r4, [sp, #0]
 800d2c2:	2305      	movs	r3, #5
 800d2c4:	2220      	movs	r2, #32
 800d2c6:	f44f 11f0 	mov.w	r1, #1966080	; 0x1e0000
 800d2ca:	f7fc fe36 	bl	8009f3a <dwt_readfromdevice>
 800d2ce:	2500      	movs	r5, #0
 800d2d0:	f7fe bfc6 	b.w	800c260 <dwt_ioctl+0x154>
 800d2d4:	9400      	str	r4, [sp, #0]
 800d2d6:	2305      	movs	r3, #5
 800d2d8:	2200      	movs	r2, #0
 800d2da:	4932      	ldr	r1, [pc, #200]	; (800d3a4 <dwt_ioctl+0x1298>)
 800d2dc:	f7fc fe2d 	bl	8009f3a <dwt_readfromdevice>
 800d2e0:	2500      	movs	r5, #0
 800d2e2:	f7fe bfbd 	b.w	800c260 <dwt_ioctl+0x154>
 800d2e6:	9400      	str	r4, [sp, #0]
 800d2e8:	2305      	movs	r3, #5
 800d2ea:	2200      	movs	r2, #0
 800d2ec:	f44f 2140 	mov.w	r1, #786432	; 0xc0000
 800d2f0:	f7fc fe23 	bl	8009f3a <dwt_readfromdevice>
 800d2f4:	2500      	movs	r5, #0
 800d2f6:	f7fe bfb3 	b.w	800c260 <dwt_ioctl+0x154>
 800d2fa:	2500      	movs	r5, #0
 800d2fc:	f804 5b01 	strb.w	r5, [r4], #1
 800d300:	9400      	str	r4, [sp, #0]
 800d302:	2304      	movs	r3, #4
 800d304:	462a      	mov	r2, r5
 800d306:	216c      	movs	r1, #108	; 0x6c
 800d308:	f7fc fe17 	bl	8009f3a <dwt_readfromdevice>
 800d30c:	f7fe bfa8 	b.w	800c260 <dwt_ioctl+0x154>
 800d310:	2c00      	cmp	r4, #0
 800d312:	f000 8685 	beq.w	800e020 <dwt_ioctl+0x1f14>
 800d316:	2201      	movs	r2, #1
 800d318:	2160      	movs	r1, #96	; 0x60
 800d31a:	f7fc fe18 	bl	8009f4e <dwt_read32bitoffsetreg>
 800d31e:	6020      	str	r0, [r4, #0]
 800d320:	2500      	movs	r5, #0
 800d322:	f7fe bf9d 	b.w	800c260 <dwt_ioctl+0x154>
 800d326:	2c00      	cmp	r4, #0
 800d328:	f000 867d 	beq.w	800e026 <dwt_ioctl+0x1f1a>
 800d32c:	2200      	movs	r2, #0
 800d32e:	2160      	movs	r1, #96	; 0x60
 800d330:	f7fc fe0d 	bl	8009f4e <dwt_read32bitoffsetreg>
 800d334:	6020      	str	r0, [r4, #0]
 800d336:	2500      	movs	r5, #0
 800d338:	f7fe bf92 	b.w	800c260 <dwt_ioctl+0x154>
 800d33c:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800d33e:	7b9b      	ldrb	r3, [r3, #14]
 800d340:	2b01      	cmp	r3, #1
 800d342:	d00b      	beq.n	800d35c <dwt_ioctl+0x1250>
 800d344:	2b03      	cmp	r3, #3
 800d346:	d131      	bne.n	800d3ac <dwt_ioctl+0x12a0>
 800d348:	9400      	str	r4, [sp, #0]
 800d34a:	2305      	movs	r3, #5
 800d34c:	2228      	movs	r2, #40	; 0x28
 800d34e:	f44f 11f0 	mov.w	r1, #1966080	; 0x1e0000
 800d352:	f7fc fdf2 	bl	8009f3a <dwt_readfromdevice>
 800d356:	2500      	movs	r5, #0
 800d358:	f7fe bf82 	b.w	800c260 <dwt_ioctl+0x154>
 800d35c:	9400      	str	r4, [sp, #0]
 800d35e:	2305      	movs	r3, #5
 800d360:	2200      	movs	r2, #0
 800d362:	4911      	ldr	r1, [pc, #68]	; (800d3a8 <dwt_ioctl+0x129c>)
 800d364:	f7fc fde9 	bl	8009f3a <dwt_readfromdevice>
 800d368:	2500      	movs	r5, #0
 800d36a:	f7fe bf79 	b.w	800c260 <dwt_ioctl+0x154>
 800d36e:	bf00      	nop
 800d370:	000f0004 	.word	0x000f0004
 800d374:	000f0008 	.word	0x000f0008
 800d378:	000f000c 	.word	0x000f000c
 800d37c:	000f0010 	.word	0x000f0010
 800d380:	000f0014 	.word	0x000f0014
 800d384:	000f0018 	.word	0x000f0018
 800d388:	000f001c 	.word	0x000f001c
 800d38c:	000f0020 	.word	0x000f0020
 800d390:	00060004 	.word	0x00060004
 800d394:	0011001c 	.word	0x0011001c
 800d398:	00180034 	.word	0x00180034
 800d39c:	0018002c 	.word	0x0018002c
 800d3a0:	000c0014 	.word	0x000c0014
 800d3a4:	00180020 	.word	0x00180020
 800d3a8:	00180028 	.word	0x00180028
 800d3ac:	9400      	str	r4, [sp, #0]
 800d3ae:	2305      	movs	r3, #5
 800d3b0:	2200      	movs	r2, #0
 800d3b2:	49ce      	ldr	r1, [pc, #824]	; (800d6ec <dwt_ioctl+0x15e0>)
 800d3b4:	f7fc fdc1 	bl	8009f3a <dwt_readfromdevice>
 800d3b8:	2500      	movs	r5, #0
 800d3ba:	f7fe bf51 	b.w	800c260 <dwt_ioctl+0x154>
 800d3be:	2c00      	cmp	r4, #0
 800d3c0:	f000 8634 	beq.w	800e02c <dwt_ioctl+0x1f20>
 800d3c4:	2200      	movs	r2, #0
 800d3c6:	211c      	movs	r1, #28
 800d3c8:	f7fc fdc1 	bl	8009f4e <dwt_read32bitoffsetreg>
 800d3cc:	6020      	str	r0, [r4, #0]
 800d3ce:	2500      	movs	r5, #0
 800d3d0:	f7fe bf46 	b.w	800c260 <dwt_ioctl+0x154>
 800d3d4:	2c00      	cmp	r4, #0
 800d3d6:	f000 862c 	beq.w	800e032 <dwt_ioctl+0x1f26>
 800d3da:	8825      	ldrh	r5, [r4, #0]
 800d3dc:	6867      	ldr	r7, [r4, #4]
 800d3de:	7a23      	ldrb	r3, [r4, #8]
 800d3e0:	2b00      	cmp	r3, #0
 800d3e2:	f000 8629 	beq.w	800e038 <dwt_ioctl+0x1f2c>
 800d3e6:	463c      	mov	r4, r7
 800d3e8:	eb07 0783 	add.w	r7, r7, r3, lsl #2
 800d3ec:	4629      	mov	r1, r5
 800d3ee:	4630      	mov	r0, r6
 800d3f0:	f7fd fa00 	bl	800a7f4 <_dwt_otpread>
 800d3f4:	f844 0b04 	str.w	r0, [r4], #4
 800d3f8:	3501      	adds	r5, #1
 800d3fa:	b2ad      	uxth	r5, r5
 800d3fc:	42bc      	cmp	r4, r7
 800d3fe:	d1f5      	bne.n	800d3ec <dwt_ioctl+0x12e0>
 800d400:	2500      	movs	r5, #0
 800d402:	f7fe bf2d 	b.w	800c260 <dwt_ioctl+0x154>
 800d406:	2c00      	cmp	r4, #0
 800d408:	f000 8619 	beq.w	800e03e <dwt_ioctl+0x1f32>
 800d40c:	7823      	ldrb	r3, [r4, #0]
 800d40e:	2201      	movs	r2, #1
 800d410:	2124      	movs	r1, #36	; 0x24
 800d412:	f7fd fb9f 	bl	800ab54 <dwt_write8bitoffsetreg>
 800d416:	2500      	movs	r5, #0
 800d418:	f7fe bf22 	b.w	800c260 <dwt_ioctl+0x154>
 800d41c:	f7fe f90e 	bl	800b63c <ull_run_pgfcal>
 800d420:	4605      	mov	r5, r0
 800d422:	f7fe bf1d 	b.w	800c260 <dwt_ioctl+0x154>
 800d426:	4611      	mov	r1, r2
 800d428:	f7fe fa4e 	bl	800b8c8 <ull_pgf_cal>
 800d42c:	4605      	mov	r5, r0
 800d42e:	f7fe bf17 	b.w	800c260 <dwt_ioctl+0x154>
 800d432:	2c00      	cmp	r4, #0
 800d434:	f000 8606 	beq.w	800e044 <dwt_ioctl+0x1f38>
 800d438:	78a5      	ldrb	r5, [r4, #2]
 800d43a:	2101      	movs	r1, #1
 800d43c:	f7fd f9b0 	bl	800a7a0 <ull_force_clocks>
 800d440:	2100      	movs	r1, #0
 800d442:	4630      	mov	r0, r6
 800d444:	f7fd fe6e 	bl	800b124 <ull_enable_rf_tx>
 800d448:	4630      	mov	r0, r6
 800d44a:	f7fd fe9f 	bl	800b18c <ull_enable_rftx_blocks>
 800d44e:	f005 033f 	and.w	r3, r5, #63	; 0x3f
 800d452:	2200      	movs	r2, #0
 800d454:	49a6      	ldr	r1, [pc, #664]	; (800d6f0 <dwt_ioctl+0x15e4>)
 800d456:	4630      	mov	r0, r6
 800d458:	f7fd fb7c 	bl	800ab54 <dwt_write8bitoffsetreg>
 800d45c:	2301      	movs	r3, #1
 800d45e:	9300      	str	r3, [sp, #0]
 800d460:	23ff      	movs	r3, #255	; 0xff
 800d462:	2200      	movs	r2, #0
 800d464:	49a3      	ldr	r1, [pc, #652]	; (800d6f4 <dwt_ioctl+0x15e8>)
 800d466:	4630      	mov	r0, r6
 800d468:	f7fd ffaa 	bl	800b3c0 <dwt_modify8bitoffsetreg>
 800d46c:	4fa1      	ldr	r7, [pc, #644]	; (800d6f4 <dwt_ioctl+0x15e8>)
 800d46e:	2500      	movs	r5, #0
 800d470:	462a      	mov	r2, r5
 800d472:	4639      	mov	r1, r7
 800d474:	4630      	mov	r0, r6
 800d476:	f7fc fd92 	bl	8009f9e <dwt_read8bitoffsetreg>
 800d47a:	f010 0f01 	tst.w	r0, #1
 800d47e:	d1f7      	bne.n	800d470 <dwt_ioctl+0x1364>
 800d480:	2200      	movs	r2, #0
 800d482:	499d      	ldr	r1, [pc, #628]	; (800d6f8 <dwt_ioctl+0x15ec>)
 800d484:	4630      	mov	r0, r6
 800d486:	f7fc fd78 	bl	8009f7a <dwt_read16bitoffsetreg>
 800d48a:	4605      	mov	r5, r0
 800d48c:	4630      	mov	r0, r6
 800d48e:	f7fd fb03 	bl	800aa98 <ull_disable_rftx_blocks>
 800d492:	2100      	movs	r1, #0
 800d494:	4630      	mov	r0, r6
 800d496:	f7fd fb09 	bl	800aaac <ull_disable_rf_tx>
 800d49a:	2105      	movs	r1, #5
 800d49c:	4630      	mov	r0, r6
 800d49e:	f7fd f97f 	bl	800a7a0 <ull_force_clocks>
 800d4a2:	f3c5 050b 	ubfx	r5, r5, #0, #12
 800d4a6:	8025      	strh	r5, [r4, #0]
 800d4a8:	2500      	movs	r5, #0
 800d4aa:	f7fe bed9 	b.w	800c260 <dwt_ioctl+0x154>
 800d4ae:	2102      	movs	r1, #2
 800d4b0:	f7fe f844 	bl	800b53c <ull_setdwstate>
 800d4b4:	2101      	movs	r1, #1
 800d4b6:	4630      	mov	r0, r6
 800d4b8:	f7fe f840 	bl	800b53c <ull_setdwstate>
 800d4bc:	2432      	movs	r4, #50	; 0x32
 800d4be:	f04f 0814 	mov.w	r8, #20
 800d4c2:	2700      	movs	r7, #0
 800d4c4:	2544      	movs	r5, #68	; 0x44
 800d4c6:	4640      	mov	r0, r8
 800d4c8:	f7f4 f97d 	bl	80017c6 <deca_usleep>
 800d4cc:	463a      	mov	r2, r7
 800d4ce:	4629      	mov	r1, r5
 800d4d0:	4630      	mov	r0, r6
 800d4d2:	f7fc fd64 	bl	8009f9e <dwt_read8bitoffsetreg>
 800d4d6:	f010 0f02 	tst.w	r0, #2
 800d4da:	d105      	bne.n	800d4e8 <dwt_ioctl+0x13dc>
 800d4dc:	1e63      	subs	r3, r4, #1
 800d4de:	f013 04ff 	ands.w	r4, r3, #255	; 0xff
 800d4e2:	d1f0      	bne.n	800d4c6 <dwt_ioctl+0x13ba>
 800d4e4:	2501      	movs	r5, #1
 800d4e6:	e000      	b.n	800d4ea <dwt_ioctl+0x13de>
 800d4e8:	2500      	movs	r5, #0
 800d4ea:	426d      	negs	r5, r5
 800d4ec:	f7fe beb8 	b.w	800c260 <dwt_ioctl+0x154>
 800d4f0:	2c00      	cmp	r4, #0
 800d4f2:	f000 85aa 	beq.w	800e04a <dwt_ioctl+0x1f3e>
 800d4f6:	7823      	ldrb	r3, [r4, #0]
 800d4f8:	031b      	lsls	r3, r3, #12
 800d4fa:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 800d4fe:	7862      	ldrb	r2, [r4, #1]
 800d500:	2a01      	cmp	r2, #1
 800d502:	bf08      	it	eq
 800d504:	f443 7380 	orreq.w	r3, r3, #256	; 0x100
 800d508:	9300      	str	r3, [sp, #0]
 800d50a:	f46f 43e2 	mvn.w	r3, #28928	; 0x7100
 800d50e:	2200      	movs	r2, #0
 800d510:	497a      	ldr	r1, [pc, #488]	; (800d6fc <dwt_ioctl+0x15f0>)
 800d512:	f7fd fde3 	bl	800b0dc <dwt_modify32bitoffsetreg>
 800d516:	2500      	movs	r5, #0
 800d518:	f7fe bea2 	b.w	800c260 <dwt_ioctl+0x154>
 800d51c:	2c00      	cmp	r4, #0
 800d51e:	f000 8597 	beq.w	800e050 <dwt_ioctl+0x1f44>
 800d522:	6862      	ldr	r2, [r4, #4]
 800d524:	6821      	ldr	r1, [r4, #0]
 800d526:	f7fd fefb 	bl	800b320 <ull_setgpiomode>
 800d52a:	2500      	movs	r5, #0
 800d52c:	f7fe be98 	b.w	800c260 <dwt_ioctl+0x154>
 800d530:	2c00      	cmp	r4, #0
 800d532:	f000 8590 	beq.w	800e056 <dwt_ioctl+0x1f4a>
 800d536:	8823      	ldrh	r3, [r4, #0]
 800d538:	2200      	movs	r2, #0
 800d53a:	4971      	ldr	r1, [pc, #452]	; (800d700 <dwt_ioctl+0x15f4>)
 800d53c:	f7fd f91f 	bl	800a77e <dwt_write16bitoffsetreg>
 800d540:	2500      	movs	r5, #0
 800d542:	f7fe be8d 	b.w	800c260 <dwt_ioctl+0x154>
 800d546:	2c00      	cmp	r4, #0
 800d548:	f000 8588 	beq.w	800e05c <dwt_ioctl+0x1f50>
 800d54c:	6862      	ldr	r2, [r4, #4]
 800d54e:	8821      	ldrh	r1, [r4, #0]
 800d550:	f7fe f9ea 	bl	800b928 <ull_setgpiovalue>
 800d554:	2500      	movs	r5, #0
 800d556:	f7fe be83 	b.w	800c260 <dwt_ioctl+0x154>
 800d55a:	2c00      	cmp	r4, #0
 800d55c:	f000 8581 	beq.w	800e062 <dwt_ioctl+0x1f56>
 800d560:	7865      	ldrb	r5, [r4, #1]
 800d562:	7823      	ldrb	r3, [r4, #0]
 800d564:	b18b      	cbz	r3, 800d58a <dwt_ioctl+0x147e>
 800d566:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800d568:	2200      	movs	r2, #0
 800d56a:	739a      	strb	r2, [r3, #14]
 800d56c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800d570:	2208      	movs	r2, #8
 800d572:	b1e5      	cbz	r5, 800d5ae <dwt_ioctl+0x14a2>
 800d574:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800d578:	9200      	str	r2, [sp, #0]
 800d57a:	2200      	movs	r2, #0
 800d57c:	2110      	movs	r1, #16
 800d57e:	4630      	mov	r0, r6
 800d580:	f7fd fdac 	bl	800b0dc <dwt_modify32bitoffsetreg>
 800d584:	2500      	movs	r5, #0
 800d586:	f7fe be6b 	b.w	800c260 <dwt_ioctl+0x154>
 800d58a:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800d58c:	2201      	movs	r2, #1
 800d58e:	739a      	strb	r2, [r3, #14]
 800d590:	2318      	movs	r3, #24
 800d592:	2200      	movs	r2, #0
 800d594:	495b      	ldr	r1, [pc, #364]	; (800d704 <dwt_ioctl+0x15f8>)
 800d596:	f7fd f94f 	bl	800a838 <dwt_write32bitoffsetreg>
 800d59a:	23e8      	movs	r3, #232	; 0xe8
 800d59c:	2200      	movs	r2, #0
 800d59e:	495a      	ldr	r1, [pc, #360]	; (800d708 <dwt_ioctl+0x15fc>)
 800d5a0:	4630      	mov	r0, r6
 800d5a2:	f7fd f949 	bl	800a838 <dwt_write32bitoffsetreg>
 800d5a6:	f06f 0308 	mvn.w	r3, #8
 800d5aa:	2200      	movs	r2, #0
 800d5ac:	e7e1      	b.n	800d572 <dwt_ioctl+0x1466>
 800d5ae:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800d5b2:	e7e1      	b.n	800d578 <dwt_ioctl+0x146c>
 800d5b4:	2c00      	cmp	r4, #0
 800d5b6:	f000 8557 	beq.w	800e068 <dwt_ioctl+0x1f5c>
 800d5ba:	6823      	ldr	r3, [r4, #0]
 800d5bc:	2200      	movs	r2, #0
 800d5be:	2130      	movs	r1, #48	; 0x30
 800d5c0:	f7fd f93a 	bl	800a838 <dwt_write32bitoffsetreg>
 800d5c4:	2500      	movs	r5, #0
 800d5c6:	f7fe be4b 	b.w	800c260 <dwt_ioctl+0x154>
 800d5ca:	2c00      	cmp	r4, #0
 800d5cc:	f000 854f 	beq.w	800e06e <dwt_ioctl+0x1f62>
 800d5d0:	2200      	movs	r2, #0
 800d5d2:	4629      	mov	r1, r5
 800d5d4:	f7fc fcbb 	bl	8009f4e <dwt_read32bitoffsetreg>
 800d5d8:	6020      	str	r0, [r4, #0]
 800d5da:	2500      	movs	r5, #0
 800d5dc:	f7fe be40 	b.w	800c260 <dwt_ioctl+0x154>
 800d5e0:	4623      	mov	r3, r4
 800d5e2:	2200      	movs	r2, #0
 800d5e4:	4629      	mov	r1, r5
 800d5e6:	f7fd f927 	bl	800a838 <dwt_write32bitoffsetreg>
 800d5ea:	2500      	movs	r5, #0
 800d5ec:	f7fe be38 	b.w	800c260 <dwt_ioctl+0x154>
 800d5f0:	2c00      	cmp	r4, #0
 800d5f2:	f000 853f 	beq.w	800e074 <dwt_ioctl+0x1f68>
 800d5f6:	2203      	movs	r2, #3
 800d5f8:	4944      	ldr	r1, [pc, #272]	; (800d70c <dwt_ioctl+0x1600>)
 800d5fa:	f7fc fcd0 	bl	8009f9e <dwt_read8bitoffsetreg>
 800d5fe:	f3c0 1002 	ubfx	r0, r0, #4, #3
 800d602:	7020      	strb	r0, [r4, #0]
 800d604:	2500      	movs	r5, #0
 800d606:	f7fe be2b 	b.w	800c260 <dwt_ioctl+0x154>
 800d60a:	2c00      	cmp	r4, #0
 800d60c:	f000 8535 	beq.w	800e07a <dwt_ioctl+0x1f6e>
 800d610:	6823      	ldr	r3, [r4, #0]
 800d612:	2200      	movs	r2, #0
 800d614:	2144      	movs	r1, #68	; 0x44
 800d616:	f7fd f90f 	bl	800a838 <dwt_write32bitoffsetreg>
 800d61a:	2500      	movs	r5, #0
 800d61c:	f7fe be20 	b.w	800c260 <dwt_ioctl+0x154>
 800d620:	2c00      	cmp	r4, #0
 800d622:	f000 852d 	beq.w	800e080 <dwt_ioctl+0x1f74>
 800d626:	8823      	ldrh	r3, [r4, #0]
 800d628:	2200      	movs	r2, #0
 800d62a:	2148      	movs	r1, #72	; 0x48
 800d62c:	f7fd f8a7 	bl	800a77e <dwt_write16bitoffsetreg>
 800d630:	2500      	movs	r5, #0
 800d632:	f7fe be15 	b.w	800c260 <dwt_ioctl+0x154>
 800d636:	2c00      	cmp	r4, #0
 800d638:	f000 8525 	beq.w	800e086 <dwt_ioctl+0x1f7a>
 800d63c:	2200      	movs	r2, #0
 800d63e:	2144      	movs	r1, #68	; 0x44
 800d640:	f7fc fc85 	bl	8009f4e <dwt_read32bitoffsetreg>
 800d644:	6020      	str	r0, [r4, #0]
 800d646:	2500      	movs	r5, #0
 800d648:	f7fe be0a 	b.w	800c260 <dwt_ioctl+0x154>
 800d64c:	2c00      	cmp	r4, #0
 800d64e:	f000 851d 	beq.w	800e08c <dwt_ioctl+0x1f80>
 800d652:	2200      	movs	r2, #0
 800d654:	2148      	movs	r1, #72	; 0x48
 800d656:	f7fc fc90 	bl	8009f7a <dwt_read16bitoffsetreg>
 800d65a:	6020      	str	r0, [r4, #0]
 800d65c:	2500      	movs	r5, #0
 800d65e:	f7fe bdff 	b.w	800c260 <dwt_ioctl+0x154>
 800d662:	2c00      	cmp	r4, #0
 800d664:	f000 8515 	beq.w	800e092 <dwt_ioctl+0x1f86>
 800d668:	7823      	ldrb	r3, [r4, #0]
 800d66a:	2200      	movs	r2, #0
 800d66c:	4928      	ldr	r1, [pc, #160]	; (800d710 <dwt_ioctl+0x1604>)
 800d66e:	f7fd fa71 	bl	800ab54 <dwt_write8bitoffsetreg>
 800d672:	2500      	movs	r5, #0
 800d674:	f7fe bdf4 	b.w	800c260 <dwt_ioctl+0x154>
 800d678:	2c00      	cmp	r4, #0
 800d67a:	f000 850d 	beq.w	800e098 <dwt_ioctl+0x1f8c>
 800d67e:	2200      	movs	r2, #0
 800d680:	2144      	movs	r1, #68	; 0x44
 800d682:	f7fc fc8c 	bl	8009f9e <dwt_read8bitoffsetreg>
 800d686:	7020      	strb	r0, [r4, #0]
 800d688:	2500      	movs	r5, #0
 800d68a:	f7fe bde9 	b.w	800c260 <dwt_ioctl+0x154>
 800d68e:	2c00      	cmp	r4, #0
 800d690:	f000 8505 	beq.w	800e09e <dwt_ioctl+0x1f92>
 800d694:	f7fd fa6a 	bl	800ab6c <ull_getframelength>
 800d698:	6020      	str	r0, [r4, #0]
 800d69a:	2500      	movs	r5, #0
 800d69c:	f7fe bde0 	b.w	800c260 <dwt_ioctl+0x154>
 800d6a0:	2c00      	cmp	r4, #0
 800d6a2:	f000 84ff 	beq.w	800e0a4 <dwt_ioctl+0x1f98>
 800d6a6:	2200      	movs	r2, #0
 800d6a8:	491a      	ldr	r1, [pc, #104]	; (800d714 <dwt_ioctl+0x1608>)
 800d6aa:	f7fc fc66 	bl	8009f7a <dwt_read16bitoffsetreg>
 800d6ae:	8020      	strh	r0, [r4, #0]
 800d6b0:	2500      	movs	r5, #0
 800d6b2:	f7fe bdd5 	b.w	800c260 <dwt_ioctl+0x154>
 800d6b6:	2c00      	cmp	r4, #0
 800d6b8:	f000 84f7 	beq.w	800e0aa <dwt_ioctl+0x1f9e>
 800d6bc:	2200      	movs	r2, #0
 800d6be:	4916      	ldr	r1, [pc, #88]	; (800d718 <dwt_ioctl+0x160c>)
 800d6c0:	f7fc fc45 	bl	8009f4e <dwt_read32bitoffsetreg>
 800d6c4:	6020      	str	r0, [r4, #0]
 800d6c6:	2500      	movs	r5, #0
 800d6c8:	f7fe bdca 	b.w	800c260 <dwt_ioctl+0x154>
 800d6cc:	2c00      	cmp	r4, #0
 800d6ce:	f000 84ef 	beq.w	800e0b0 <dwt_ioctl+0x1fa4>
 800d6d2:	8823      	ldrh	r3, [r4, #0]
 800d6d4:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800d6d8:	9300      	str	r3, [sp, #0]
 800d6da:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 800d6de:	2200      	movs	r2, #0
 800d6e0:	490d      	ldr	r1, [pc, #52]	; (800d718 <dwt_ioctl+0x160c>)
 800d6e2:	f7fe f889 	bl	800b7f8 <dwt_modify16bitoffsetreg>
 800d6e6:	2500      	movs	r5, #0
 800d6e8:	f7fe bdba 	b.w	800c260 <dwt_ioctl+0x154>
 800d6ec:	000c0008 	.word	0x000c0008
 800d6f0:	0007001c 	.word	0x0007001c
 800d6f4:	00080010 	.word	0x00080010
 800d6f8:	00080014 	.word	0x00080014
 800d6fc:	00070014 	.word	0x00070014
 800d700:	00050008 	.word	0x00050008
 800d704:	001f000c 	.word	0x001f000c
 800d708:	001f0010 	.word	0x001f0010
 800d70c:	00030060 	.word	0x00030060
 800d710:	00010018 	.word	0x00010018
 800d714:	0005002c 	.word	0x0005002c
 800d718:	000e001c 	.word	0x000e001c
 800d71c:	2c00      	cmp	r4, #0
 800d71e:	f000 84ca 	beq.w	800e0b6 <dwt_ioctl+0x1faa>
 800d722:	88a7      	ldrh	r7, [r4, #4]
 800d724:	f8d4 b008 	ldr.w	fp, [r4, #8]
 800d728:	7b23      	ldrb	r3, [r4, #12]
 800d72a:	9306      	str	r3, [sp, #24]
 800d72c:	6922      	ldr	r2, [r4, #16]
 800d72e:	9204      	str	r2, [sp, #16]
 800d730:	6962      	ldr	r2, [r4, #20]
 800d732:	9205      	str	r2, [sp, #20]
 800d734:	f00b 0203 	and.w	r2, fp, #3
 800d738:	f3cb 0085 	ubfx	r0, fp, #2, #6
 800d73c:	2b05      	cmp	r3, #5
 800d73e:	d145      	bne.n	800d7cc <dwt_ioctl+0x16c0>
 800d740:	f5b7 7fb1 	cmp.w	r7, #354	; 0x162
 800d744:	bf28      	it	cs
 800d746:	f44f 77b1 	movcs.w	r7, #354	; 0x162
 800d74a:	f8df 9338 	ldr.w	r9, [pc, #824]	; 800da84 <dwt_ioctl+0x1978>
 800d74e:	2f04      	cmp	r7, #4
 800d750:	d805      	bhi.n	800d75e <dwt_ioctl+0x1652>
 800d752:	eb09 0300 	add.w	r3, r9, r0
 800d756:	785b      	ldrb	r3, [r3, #1]
 800d758:	3b05      	subs	r3, #5
 800d75a:	429f      	cmp	r7, r3
 800d75c:	db3e      	blt.n	800d7dc <dwt_ioctl+0x16d0>
 800d75e:	2a01      	cmp	r2, #1
 800d760:	d87c      	bhi.n	800d85c <dwt_ioctl+0x1750>
 800d762:	4bc4      	ldr	r3, [pc, #784]	; (800da74 <dwt_ioctl+0x1968>)
 800d764:	5c99      	ldrb	r1, [r3, r2]
 800d766:	463e      	mov	r6, r7
 800d768:	42b9      	cmp	r1, r7
 800d76a:	da79      	bge.n	800d860 <dwt_ioctl+0x1754>
 800d76c:	1c55      	adds	r5, r2, #1
 800d76e:	fa53 f585 	uxtab	r5, r3, r5
 800d772:	2300      	movs	r3, #0
 800d774:	440b      	add	r3, r1
 800d776:	b29b      	uxth	r3, r3
 800d778:	3201      	adds	r2, #1
 800d77a:	b2d2      	uxtb	r2, r2
 800d77c:	2a02      	cmp	r2, #2
 800d77e:	d005      	beq.n	800d78c <dwt_ioctl+0x1680>
 800d780:	f815 1b01 	ldrb.w	r1, [r5], #1
 800d784:	eba6 0c03 	sub.w	ip, r6, r3
 800d788:	4561      	cmp	r1, ip
 800d78a:	dbf3      	blt.n	800d774 <dwt_ioctl+0x1668>
 800d78c:	429f      	cmp	r7, r3
 800d78e:	bf08      	it	eq
 800d790:	9003      	streq	r0, [sp, #12]
 800d792:	d069      	beq.n	800d868 <dwt_ioctl+0x175c>
 800d794:	f107 0805 	add.w	r8, r7, #5
 800d798:	fa1f f888 	uxth.w	r8, r8
 800d79c:	2580      	movs	r5, #128	; 0x80
 800d79e:	2100      	movs	r1, #0
 800d7a0:	9107      	str	r1, [sp, #28]
 800d7a2:	9103      	str	r1, [sp, #12]
 800d7a4:	9108      	str	r1, [sp, #32]
 800d7a6:	460e      	mov	r6, r1
 800d7a8:	2105      	movs	r1, #5
 800d7aa:	46be      	mov	lr, r7
 800d7ac:	428f      	cmp	r7, r1
 800d7ae:	bf38      	it	cc
 800d7b0:	468e      	movcc	lr, r1
 800d7b2:	f1ae 0e05 	sub.w	lr, lr, #5
 800d7b6:	fa1f fe8e 	uxth.w	lr, lr
 800d7ba:	f8df a2b8 	ldr.w	sl, [pc, #696]	; 800da74 <dwt_ioctl+0x1968>
 800d7be:	f8cd b024 	str.w	fp, [sp, #36]	; 0x24
 800d7c2:	468b      	mov	fp, r1
 800d7c4:	46bc      	mov	ip, r7
 800d7c6:	4637      	mov	r7, r6
 800d7c8:	f000 bcec 	b.w	800e1a4 <dwt_ioctl+0x2098>
 800d7cc:	f240 1331 	movw	r3, #305	; 0x131
 800d7d0:	429f      	cmp	r7, r3
 800d7d2:	bf28      	it	cs
 800d7d4:	461f      	movcs	r7, r3
 800d7d6:	f8df 92b0 	ldr.w	r9, [pc, #688]	; 800da88 <dwt_ioctl+0x197c>
 800d7da:	e7b8      	b.n	800d74e <dwt_ioctl+0x1642>
 800d7dc:	2300      	movs	r3, #0
 800d7de:	9a05      	ldr	r2, [sp, #20]
 800d7e0:	8013      	strh	r3, [r2, #0]
 800d7e2:	9a04      	ldr	r2, [sp, #16]
 800d7e4:	f8c2 b000 	str.w	fp, [r2]
 800d7e8:	e04d      	b.n	800d886 <dwt_ioctl+0x177a>
 800d7ea:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 800d7ee:	2300      	movs	r3, #0
 800d7f0:	9a05      	ldr	r2, [sp, #20]
 800d7f2:	8013      	strh	r3, [r2, #0]
 800d7f4:	9b04      	ldr	r3, [sp, #16]
 800d7f6:	f8c3 b000 	str.w	fp, [r3]
 800d7fa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800d7fe:	e042      	b.n	800d886 <dwt_ioctl+0x177a>
 800d800:	fa1f fb81 	uxth.w	fp, r1
 800d804:	9207      	str	r2, [sp, #28]
 800d806:	9003      	str	r0, [sp, #12]
 800d808:	9308      	str	r3, [sp, #32]
 800d80a:	2701      	movs	r7, #1
 800d80c:	f000 bcdb 	b.w	800e1c6 <dwt_ioctl+0x20ba>
 800d810:	2f00      	cmp	r7, #0
 800d812:	f040 849b 	bne.w	800e14c <dwt_ioctl+0x2040>
 800d816:	4598      	cmp	r8, r3
 800d818:	f200 84b0 	bhi.w	800e17c <dwt_ioctl+0x2070>
 800d81c:	2e00      	cmp	r6, #0
 800d81e:	d039      	beq.n	800d894 <dwt_ioctl+0x1788>
 800d820:	283f      	cmp	r0, #63	; 0x3f
 800d822:	f000 84d5 	beq.w	800e1d0 <dwt_ioctl+0x20c4>
 800d826:	2700      	movs	r7, #0
 800d828:	f819 1000 	ldrb.w	r1, [r9, r0]
 800d82c:	1a5b      	subs	r3, r3, r1
 800d82e:	b29b      	uxth	r3, r3
 800d830:	1e46      	subs	r6, r0, #1
 800d832:	f006 003f 	and.w	r0, r6, #63	; 0x3f
 800d836:	f016 063f 	ands.w	r6, r6, #63	; 0x3f
 800d83a:	bf18      	it	ne
 800d83c:	2601      	movne	r6, #1
 800d83e:	f000 bca9 	b.w	800e194 <dwt_ioctl+0x2088>
 800d842:	9906      	ldr	r1, [sp, #24]
 800d844:	2909      	cmp	r1, #9
 800d846:	f040 84c9 	bne.w	800e1dc <dwt_ioctl+0x20d0>
 800d84a:	213f      	movs	r1, #63	; 0x3f
 800d84c:	9103      	str	r1, [sp, #12]
 800d84e:	e00b      	b.n	800d868 <dwt_ioctl+0x175c>
 800d850:	b2b3      	uxth	r3, r6
 800d852:	3201      	adds	r2, #1
 800d854:	b2d2      	uxtb	r2, r2
 800d856:	213f      	movs	r1, #63	; 0x3f
 800d858:	9103      	str	r1, [sp, #12]
 800d85a:	e005      	b.n	800d868 <dwt_ioctl+0x175c>
 800d85c:	2300      	movs	r3, #0
 800d85e:	e795      	b.n	800d78c <dwt_ioctl+0x1680>
 800d860:	2300      	movs	r3, #0
 800d862:	e793      	b.n	800d78c <dwt_ioctl+0x1680>
 800d864:	9003      	str	r0, [sp, #12]
 800d866:	4663      	mov	r3, ip
 800d868:	9905      	ldr	r1, [sp, #20]
 800d86a:	800b      	strh	r3, [r1, #0]
 800d86c:	9b03      	ldr	r3, [sp, #12]
 800d86e:	ea42 0283 	orr.w	r2, r2, r3, lsl #2
 800d872:	b2d2      	uxtb	r2, r2
 800d874:	0413      	lsls	r3, r2, #16
 800d876:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800d87a:	4313      	orrs	r3, r2
 800d87c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800d880:	9a04      	ldr	r2, [sp, #16]
 800d882:	6013      	str	r3, [r2, #0]
 800d884:	2300      	movs	r3, #0
 800d886:	6023      	str	r3, [r4, #0]
 800d888:	2500      	movs	r5, #0
 800d88a:	f7fe bce9 	b.w	800c260 <dwt_ioctl+0x154>
 800d88e:	9a07      	ldr	r2, [sp, #28]
 800d890:	9b08      	ldr	r3, [sp, #32]
 800d892:	e7e9      	b.n	800d868 <dwt_ioctl+0x175c>
 800d894:	9003      	str	r0, [sp, #12]
 800d896:	e7e7      	b.n	800d868 <dwt_ioctl+0x175c>
 800d898:	9a07      	ldr	r2, [sp, #28]
 800d89a:	9b08      	ldr	r3, [sp, #32]
 800d89c:	e7e4      	b.n	800d868 <dwt_ioctl+0x175c>
 800d89e:	213f      	movs	r1, #63	; 0x3f
 800d8a0:	9103      	str	r1, [sp, #12]
 800d8a2:	e7e1      	b.n	800d868 <dwt_ioctl+0x175c>
 800d8a4:	2c00      	cmp	r4, #0
 800d8a6:	f000 8409 	beq.w	800e0bc <dwt_ioctl+0x1fb0>
 800d8aa:	7827      	ldrb	r7, [r4, #0]
 800d8ac:	7864      	ldrb	r4, [r4, #1]
 800d8ae:	f7f3 ff61 	bl	8001774 <decamutexon>
 800d8b2:	4605      	mov	r5, r0
 800d8b4:	2c02      	cmp	r4, #2
 800d8b6:	d00e      	beq.n	800d8d6 <dwt_ioctl+0x17ca>
 800d8b8:	2c04      	cmp	r4, #4
 800d8ba:	d00c      	beq.n	800d8d6 <dwt_ioctl+0x17ca>
 800d8bc:	f004 04fd 	and.w	r4, r4, #253	; 0xfd
 800d8c0:	2c01      	cmp	r4, #1
 800d8c2:	d01a      	beq.n	800d8fa <dwt_ioctl+0x17ee>
 800d8c4:	43fb      	mvns	r3, r7
 800d8c6:	2200      	movs	r2, #0
 800d8c8:	9200      	str	r2, [sp, #0]
 800d8ca:	b2db      	uxtb	r3, r3
 800d8cc:	496a      	ldr	r1, [pc, #424]	; (800da78 <dwt_ioctl+0x196c>)
 800d8ce:	4630      	mov	r0, r6
 800d8d0:	f7fd fd76 	bl	800b3c0 <dwt_modify8bitoffsetreg>
 800d8d4:	e005      	b.n	800d8e2 <dwt_ioctl+0x17d6>
 800d8d6:	463b      	mov	r3, r7
 800d8d8:	2200      	movs	r2, #0
 800d8da:	4967      	ldr	r1, [pc, #412]	; (800da78 <dwt_ioctl+0x196c>)
 800d8dc:	4630      	mov	r0, r6
 800d8de:	f7fd f939 	bl	800ab54 <dwt_write8bitoffsetreg>
 800d8e2:	463b      	mov	r3, r7
 800d8e4:	2200      	movs	r2, #0
 800d8e6:	4965      	ldr	r1, [pc, #404]	; (800da7c <dwt_ioctl+0x1970>)
 800d8e8:	4630      	mov	r0, r6
 800d8ea:	f7fc ffa5 	bl	800a838 <dwt_write32bitoffsetreg>
 800d8ee:	4628      	mov	r0, r5
 800d8f0:	f7f3 ff51 	bl	8001796 <decamutexoff>
 800d8f4:	2500      	movs	r5, #0
 800d8f6:	f7fe bcb3 	b.w	800c260 <dwt_ioctl+0x154>
 800d8fa:	9700      	str	r7, [sp, #0]
 800d8fc:	23ff      	movs	r3, #255	; 0xff
 800d8fe:	2200      	movs	r2, #0
 800d900:	495d      	ldr	r1, [pc, #372]	; (800da78 <dwt_ioctl+0x196c>)
 800d902:	4630      	mov	r0, r6
 800d904:	f7fd fd5c 	bl	800b3c0 <dwt_modify8bitoffsetreg>
 800d908:	e7eb      	b.n	800d8e2 <dwt_ioctl+0x17d6>
 800d90a:	2302      	movs	r3, #2
 800d90c:	9301      	str	r3, [sp, #4]
 800d90e:	2500      	movs	r5, #0
 800d910:	9500      	str	r5, [sp, #0]
 800d912:	462b      	mov	r3, r5
 800d914:	462a      	mov	r2, r5
 800d916:	211a      	movs	r1, #26
 800d918:	f7fc fa91 	bl	8009e3e <dwt_xfer3xxx>
 800d91c:	f7fe bca0 	b.w	800c260 <dwt_ioctl+0x154>
 800d920:	f7fe fbe0 	bl	800c0e4 <ull_softreset_fcmd>
 800d924:	2500      	movs	r5, #0
 800d926:	f7fe bc9b 	b.w	800c260 <dwt_ioctl+0x154>
 800d92a:	f7fe fbc7 	bl	800c0bc <ull_softreset_no_sema_fcmd>
 800d92e:	2500      	movs	r5, #0
 800d930:	f7fe bc96 	b.w	800c260 <dwt_ioctl+0x154>
 800d934:	2302      	movs	r3, #2
 800d936:	9301      	str	r3, [sp, #4]
 800d938:	2500      	movs	r5, #0
 800d93a:	9500      	str	r5, [sp, #0]
 800d93c:	462b      	mov	r3, r5
 800d93e:	462a      	mov	r2, r5
 800d940:	2114      	movs	r1, #20
 800d942:	f7fc fa7c 	bl	8009e3e <dwt_xfer3xxx>
 800d946:	f7fe bc8b 	b.w	800c260 <dwt_ioctl+0x154>
 800d94a:	2402      	movs	r4, #2
 800d94c:	9401      	str	r4, [sp, #4]
 800d94e:	2500      	movs	r5, #0
 800d950:	9500      	str	r5, [sp, #0]
 800d952:	462b      	mov	r3, r5
 800d954:	462a      	mov	r2, r5
 800d956:	2115      	movs	r1, #21
 800d958:	f7fc fa71 	bl	8009e3e <dwt_xfer3xxx>
 800d95c:	9401      	str	r4, [sp, #4]
 800d95e:	9500      	str	r5, [sp, #0]
 800d960:	462b      	mov	r3, r5
 800d962:	462a      	mov	r2, r5
 800d964:	2115      	movs	r1, #21
 800d966:	4630      	mov	r0, r6
 800d968:	f7fc fa69 	bl	8009e3e <dwt_xfer3xxx>
 800d96c:	f7fe bc78 	b.w	800c260 <dwt_ioctl+0x154>
 800d970:	2302      	movs	r3, #2
 800d972:	9301      	str	r3, [sp, #4]
 800d974:	2500      	movs	r5, #0
 800d976:	9500      	str	r5, [sp, #0]
 800d978:	462b      	mov	r3, r5
 800d97a:	462a      	mov	r2, r5
 800d97c:	2116      	movs	r1, #22
 800d97e:	f7fc fa5e 	bl	8009e3e <dwt_xfer3xxx>
 800d982:	f7fe bc6d 	b.w	800c260 <dwt_ioctl+0x154>
 800d986:	2c00      	cmp	r4, #0
 800d988:	f000 839b 	beq.w	800e0c2 <dwt_ioctl+0x1fb6>
 800d98c:	b93a      	cbnz	r2, 800d99e <dwt_ioctl+0x1892>
 800d98e:	2200      	movs	r2, #0
 800d990:	f44f 11d0 	mov.w	r1, #1703936	; 0x1a0000
 800d994:	f7fc fb03 	bl	8009f9e <dwt_read8bitoffsetreg>
 800d998:	7020      	strb	r0, [r4, #0]
 800d99a:	f7fe bc61 	b.w	800c260 <dwt_ioctl+0x154>
 800d99e:	2201      	movs	r2, #1
 800d9a0:	f44f 11d0 	mov.w	r1, #1703936	; 0x1a0000
 800d9a4:	f7fc fafb 	bl	8009f9e <dwt_read8bitoffsetreg>
 800d9a8:	7020      	strb	r0, [r4, #0]
 800d9aa:	2500      	movs	r5, #0
 800d9ac:	f7fe bc58 	b.w	800c260 <dwt_ioctl+0x154>
 800d9b0:	2c00      	cmp	r4, #0
 800d9b2:	f000 8389 	beq.w	800e0c8 <dwt_ioctl+0x1fbc>
 800d9b6:	7824      	ldrb	r4, [r4, #0]
 800d9b8:	2200      	movs	r2, #0
 800d9ba:	f44f 11d0 	mov.w	r1, #1703936	; 0x1a0000
 800d9be:	f7fc faee 	bl	8009f9e <dwt_read8bitoffsetreg>
 800d9c2:	f000 039f 	and.w	r3, r0, #159	; 0x9f
 800d9c6:	4323      	orrs	r3, r4
 800d9c8:	2200      	movs	r2, #0
 800d9ca:	f44f 11d0 	mov.w	r1, #1703936	; 0x1a0000
 800d9ce:	4630      	mov	r0, r6
 800d9d0:	f7fd f8c0 	bl	800ab54 <dwt_write8bitoffsetreg>
 800d9d4:	2500      	movs	r5, #0
 800d9d6:	f7fe bc43 	b.w	800c260 <dwt_ioctl+0x154>
 800d9da:	2c00      	cmp	r4, #0
 800d9dc:	f000 8377 	beq.w	800e0ce <dwt_ioctl+0x1fc2>
 800d9e0:	7824      	ldrb	r4, [r4, #0]
 800d9e2:	f012 05ff 	ands.w	r5, r2, #255	; 0xff
 800d9e6:	d01e      	beq.n	800da26 <dwt_ioctl+0x191a>
 800d9e8:	2d01      	cmp	r5, #1
 800d9ea:	f040 8373 	bne.w	800e0d4 <dwt_ioctl+0x1fc8>
 800d9ee:	2502      	movs	r5, #2
 800d9f0:	2201      	movs	r2, #1
 800d9f2:	f44f 11d0 	mov.w	r1, #1703936	; 0x1a0000
 800d9f6:	4630      	mov	r0, r6
 800d9f8:	f7fc fad1 	bl	8009f9e <dwt_read8bitoffsetreg>
 800d9fc:	b9ac      	cbnz	r4, 800da2a <dwt_ioctl+0x191e>
 800d9fe:	ea20 0305 	bic.w	r3, r0, r5
 800da02:	b2db      	uxtb	r3, r3
 800da04:	2201      	movs	r2, #1
 800da06:	f44f 11d0 	mov.w	r1, #1703936	; 0x1a0000
 800da0a:	4630      	mov	r0, r6
 800da0c:	f7fd f8a2 	bl	800ab54 <dwt_write8bitoffsetreg>
 800da10:	2200      	movs	r2, #0
 800da12:	2110      	movs	r1, #16
 800da14:	4630      	mov	r0, r6
 800da16:	f7fc fa9a 	bl	8009f4e <dwt_read32bitoffsetreg>
 800da1a:	f410 1f80 	tst.w	r0, #1048576	; 0x100000
 800da1e:	d00b      	beq.n	800da38 <dwt_ioctl+0x192c>
 800da20:	2500      	movs	r5, #0
 800da22:	f7fe bc1d 	b.w	800c260 <dwt_ioctl+0x154>
 800da26:	2504      	movs	r5, #4
 800da28:	e7e2      	b.n	800d9f0 <dwt_ioctl+0x18e4>
 800da2a:	2c01      	cmp	r4, #1
 800da2c:	f040 8356 	bne.w	800e0dc <dwt_ioctl+0x1fd0>
 800da30:	ea40 0305 	orr.w	r3, r0, r5
 800da34:	b2db      	uxtb	r3, r3
 800da36:	e7e5      	b.n	800da04 <dwt_ioctl+0x18f8>
 800da38:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800da3c:	9300      	str	r3, [sp, #0]
 800da3e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800da42:	2200      	movs	r2, #0
 800da44:	2110      	movs	r1, #16
 800da46:	4630      	mov	r0, r6
 800da48:	f7fd fb48 	bl	800b0dc <dwt_modify32bitoffsetreg>
 800da4c:	2500      	movs	r5, #0
 800da4e:	f7fe bc07 	b.w	800c260 <dwt_ioctl+0x154>
 800da52:	2c00      	cmp	r4, #0
 800da54:	f000 8346 	beq.w	800e0e4 <dwt_ioctl+0x1fd8>
 800da58:	7823      	ldrb	r3, [r4, #0]
 800da5a:	035b      	lsls	r3, r3, #13
 800da5c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800da60:	9300      	str	r3, [sp, #0]
 800da62:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 800da66:	2200      	movs	r2, #0
 800da68:	4905      	ldr	r1, [pc, #20]	; (800da80 <dwt_ioctl+0x1974>)
 800da6a:	f7fd fec5 	bl	800b7f8 <dwt_modify16bitoffsetreg>
 800da6e:	2500      	movs	r5, #0
 800da70:	f7fe bbf6 	b.w	800c260 <dwt_ioctl+0x154>
 800da74:	08016640 	.word	0x08016640
 800da78:	0001001c 	.word	0x0001001c
 800da7c:	00010018 	.word	0x00010018
 800da80:	000e000c 	.word	0x000e000c
 800da84:	080165c0 	.word	0x080165c0
 800da88:	08016600 	.word	0x08016600
 800da8c:	2c00      	cmp	r4, #0
 800da8e:	f000 832c 	beq.w	800e0ea <dwt_ioctl+0x1fde>
 800da92:	7825      	ldrb	r5, [r4, #0]
 800da94:	6862      	ldr	r2, [r4, #4]
 800da96:	2a01      	cmp	r2, #1
 800da98:	bf15      	itete	ne
 800da9a:	f46f 3360 	mvnne.w	r3, #229376	; 0x38000
 800da9e:	f46f 43e0 	mvneq.w	r3, #28672	; 0x7000
 800daa2:	27df      	movne	r7, #223	; 0xdf
 800daa4:	27ef      	moveq	r7, #239	; 0xef
 800daa6:	bf14      	ite	ne
 800daa8:	f04f 0820 	movne.w	r8, #32
 800daac:	f04f 0810 	moveq.w	r8, #16
 800dab0:	2400      	movs	r4, #0
 800dab2:	9400      	str	r4, [sp, #0]
 800dab4:	4622      	mov	r2, r4
 800dab6:	f44f 21a0 	mov.w	r1, #327680	; 0x50000
 800daba:	f7fd fb0f 	bl	800b0dc <dwt_modify32bitoffsetreg>
 800dabe:	9400      	str	r4, [sp, #0]
 800dac0:	463b      	mov	r3, r7
 800dac2:	4622      	mov	r2, r4
 800dac4:	49be      	ldr	r1, [pc, #760]	; (800ddc0 <dwt_ioctl+0x1cb4>)
 800dac6:	4630      	mov	r0, r6
 800dac8:	f7fd fc7a 	bl	800b3c0 <dwt_modify8bitoffsetreg>
 800dacc:	2d01      	cmp	r5, #1
 800dace:	d003      	beq.n	800dad8 <dwt_ioctl+0x19cc>
 800dad0:	b165      	cbz	r5, 800daec <dwt_ioctl+0x19e0>
 800dad2:	2500      	movs	r5, #0
 800dad4:	f7fe bbc4 	b.w	800c260 <dwt_ioctl+0x154>
 800dad8:	4625      	mov	r5, r4
 800dada:	9400      	str	r4, [sp, #0]
 800dadc:	463b      	mov	r3, r7
 800dade:	4622      	mov	r2, r4
 800dae0:	49b8      	ldr	r1, [pc, #736]	; (800ddc4 <dwt_ioctl+0x1cb8>)
 800dae2:	4630      	mov	r0, r6
 800dae4:	f7fd fc6c 	bl	800b3c0 <dwt_modify8bitoffsetreg>
 800dae8:	f7fe bbba 	b.w	800c260 <dwt_ioctl+0x154>
 800daec:	f8cd 8000 	str.w	r8, [sp]
 800daf0:	23ff      	movs	r3, #255	; 0xff
 800daf2:	2200      	movs	r2, #0
 800daf4:	49b3      	ldr	r1, [pc, #716]	; (800ddc4 <dwt_ioctl+0x1cb8>)
 800daf6:	4630      	mov	r0, r6
 800daf8:	f7fd fc62 	bl	800b3c0 <dwt_modify8bitoffsetreg>
 800dafc:	f7fe bbb0 	b.w	800c260 <dwt_ioctl+0x154>
 800db00:	2c00      	cmp	r4, #0
 800db02:	f000 82f5 	beq.w	800e0f0 <dwt_ioctl+0x1fe4>
 800db06:	7822      	ldrb	r2, [r4, #0]
 800db08:	f012 0f01 	tst.w	r2, #1
 800db0c:	d02d      	beq.n	800db6a <dwt_ioctl+0x1a5e>
 800db0e:	0157      	lsls	r7, r2, #5
 800db10:	f007 0740 	and.w	r7, r7, #64	; 0x40
 800db14:	2440      	movs	r4, #64	; 0x40
 800db16:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800db1a:	f012 0f04 	tst.w	r2, #4
 800db1e:	d028      	beq.n	800db72 <dwt_ioctl+0x1a66>
 800db20:	f443 0360 	orr.w	r3, r3, #14680064	; 0xe00000
 800db24:	f044 0480 	orr.w	r4, r4, #128	; 0x80
 800db28:	0112      	lsls	r2, r2, #4
 800db2a:	f002 0280 	and.w	r2, r2, #128	; 0x80
 800db2e:	4317      	orrs	r7, r2
 800db30:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800db34:	9200      	str	r2, [sp, #0]
 800db36:	43db      	mvns	r3, r3
 800db38:	2200      	movs	r2, #0
 800db3a:	f44f 21a0 	mov.w	r1, #327680	; 0x50000
 800db3e:	4630      	mov	r0, r6
 800db40:	f7fd facc 	bl	800b0dc <dwt_modify32bitoffsetreg>
 800db44:	43e4      	mvns	r4, r4
 800db46:	b2a4      	uxth	r4, r4
 800db48:	2500      	movs	r5, #0
 800db4a:	9500      	str	r5, [sp, #0]
 800db4c:	4623      	mov	r3, r4
 800db4e:	462a      	mov	r2, r5
 800db50:	499b      	ldr	r1, [pc, #620]	; (800ddc0 <dwt_ioctl+0x1cb4>)
 800db52:	4630      	mov	r0, r6
 800db54:	f7fd fe50 	bl	800b7f8 <dwt_modify16bitoffsetreg>
 800db58:	9700      	str	r7, [sp, #0]
 800db5a:	4623      	mov	r3, r4
 800db5c:	462a      	mov	r2, r5
 800db5e:	4999      	ldr	r1, [pc, #612]	; (800ddc4 <dwt_ioctl+0x1cb8>)
 800db60:	4630      	mov	r0, r6
 800db62:	f7fd fe49 	bl	800b7f8 <dwt_modify16bitoffsetreg>
 800db66:	f7fe bb7b 	b.w	800c260 <dwt_ioctl+0x154>
 800db6a:	2700      	movs	r7, #0
 800db6c:	463c      	mov	r4, r7
 800db6e:	463b      	mov	r3, r7
 800db70:	e7d3      	b.n	800db1a <dwt_ioctl+0x1a0e>
 800db72:	2200      	movs	r2, #0
 800db74:	e7de      	b.n	800db34 <dwt_ioctl+0x1a28>
 800db76:	2308      	movs	r3, #8
 800db78:	9300      	str	r3, [sp, #0]
 800db7a:	23ff      	movs	r3, #255	; 0xff
 800db7c:	2201      	movs	r2, #1
 800db7e:	f44f 2180 	mov.w	r1, #262144	; 0x40000
 800db82:	f7fd fc1d 	bl	800b3c0 <dwt_modify8bitoffsetreg>
 800db86:	4c90      	ldr	r4, [pc, #576]	; (800ddc8 <dwt_ioctl+0x1cbc>)
 800db88:	2302      	movs	r3, #2
 800db8a:	9300      	str	r3, [sp, #0]
 800db8c:	23ff      	movs	r3, #255	; 0xff
 800db8e:	2203      	movs	r2, #3
 800db90:	4621      	mov	r1, r4
 800db92:	4630      	mov	r0, r6
 800db94:	f7fd fc14 	bl	800b3c0 <dwt_modify8bitoffsetreg>
 800db98:	2500      	movs	r5, #0
 800db9a:	9500      	str	r5, [sp, #0]
 800db9c:	23f7      	movs	r3, #247	; 0xf7
 800db9e:	2201      	movs	r2, #1
 800dba0:	f44f 2180 	mov.w	r1, #262144	; 0x40000
 800dba4:	4630      	mov	r0, r6
 800dba6:	f7fd fc0b 	bl	800b3c0 <dwt_modify8bitoffsetreg>
 800dbaa:	9500      	str	r5, [sp, #0]
 800dbac:	23fd      	movs	r3, #253	; 0xfd
 800dbae:	2203      	movs	r2, #3
 800dbb0:	4621      	mov	r1, r4
 800dbb2:	4630      	mov	r0, r6
 800dbb4:	f7fd fc04 	bl	800b3c0 <dwt_modify8bitoffsetreg>
 800dbb8:	f7fe bb52 	b.w	800c260 <dwt_ioctl+0x154>
 800dbbc:	2c00      	cmp	r4, #0
 800dbbe:	f000 829a 	beq.w	800e0f6 <dwt_ioctl+0x1fea>
 800dbc2:	8863      	ldrh	r3, [r4, #2]
 800dbc4:	00db      	lsls	r3, r3, #3
 800dbc6:	f403 63ff 	and.w	r3, r3, #2040	; 0x7f8
 800dbca:	7822      	ldrb	r2, [r4, #0]
 800dbcc:	b10a      	cbz	r2, 800dbd2 <dwt_ioctl+0x1ac6>
 800dbce:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800dbd2:	9300      	str	r3, [sp, #0]
 800dbd4:	f24f 0307 	movw	r3, #61447	; 0xf007
 800dbd8:	2200      	movs	r2, #0
 800dbda:	f44f 2180 	mov.w	r1, #262144	; 0x40000
 800dbde:	4630      	mov	r0, r6
 800dbe0:	f7fd fe0a 	bl	800b7f8 <dwt_modify16bitoffsetreg>
 800dbe4:	2500      	movs	r5, #0
 800dbe6:	f7fe bb3b 	b.w	800c260 <dwt_ioctl+0x154>
 800dbea:	2c00      	cmp	r4, #0
 800dbec:	f000 8286 	beq.w	800e0fc <dwt_ioctl+0x1ff0>
 800dbf0:	b2e3      	uxtb	r3, r4
 800dbf2:	1c9a      	adds	r2, r3, #2
 800dbf4:	2301      	movs	r3, #1
 800dbf6:	4093      	lsls	r3, r2
 800dbf8:	3b01      	subs	r3, #1
 800dbfa:	b2db      	uxtb	r3, r3
 800dbfc:	2200      	movs	r2, #0
 800dbfe:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 800dc02:	f7fc ffa7 	bl	800ab54 <dwt_write8bitoffsetreg>
 800dc06:	2500      	movs	r5, #0
 800dc08:	f7fe bb2a 	b.w	800c260 <dwt_ioctl+0x154>
 800dc0c:	2c00      	cmp	r4, #0
 800dc0e:	f000 8278 	beq.w	800e102 <dwt_ioctl+0x1ff6>
 800dc12:	7ae3      	ldrb	r3, [r4, #11]
 800dc14:	2b00      	cmp	r3, #0
 800dc16:	f000 8277 	beq.w	800e108 <dwt_ioctl+0x1ffc>
 800dc1a:	7b63      	ldrb	r3, [r4, #13]
 800dc1c:	2b01      	cmp	r3, #1
 800dc1e:	d921      	bls.n	800dc64 <dwt_ioctl+0x1b58>
 800dc20:	7b22      	ldrb	r2, [r4, #12]
 800dc22:	4b6a      	ldr	r3, [pc, #424]	; (800ddcc <dwt_ioctl+0x1cc0>)
 800dc24:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 800dc28:	0112      	lsls	r2, r2, #4
 800dc2a:	0ad3      	lsrs	r3, r2, #11
 800dc2c:	f3c2 020a 	ubfx	r2, r2, #0, #11
 800dc30:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800dc34:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 800dc38:	bf28      	it	cs
 800dc3a:	3301      	addcs	r3, #1
 800dc3c:	b29b      	uxth	r3, r3
 800dc3e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800dc42:	9300      	str	r3, [sp, #0]
 800dc44:	f64f 7380 	movw	r3, #65408	; 0xff80
 800dc48:	2202      	movs	r2, #2
 800dc4a:	4961      	ldr	r1, [pc, #388]	; (800ddd0 <dwt_ioctl+0x1cc4>)
 800dc4c:	4630      	mov	r0, r6
 800dc4e:	f7fd fdd3 	bl	800b7f8 <dwt_modify16bitoffsetreg>
 800dc52:	2394      	movs	r3, #148	; 0x94
 800dc54:	2200      	movs	r2, #0
 800dc56:	495f      	ldr	r1, [pc, #380]	; (800ddd4 <dwt_ioctl+0x1cc8>)
 800dc58:	4630      	mov	r0, r6
 800dc5a:	f7fc ff7b 	bl	800ab54 <dwt_write8bitoffsetreg>
 800dc5e:	2500      	movs	r5, #0
 800dc60:	f7fe bafe 	b.w	800c260 <dwt_ioctl+0x154>
 800dc64:	7b22      	ldrb	r2, [r4, #12]
 800dc66:	4b59      	ldr	r3, [pc, #356]	; (800ddcc <dwt_ioctl+0x1cc0>)
 800dc68:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800dc6c:	f44f 6235 	mov.w	r2, #2896	; 0xb50
 800dc70:	fb02 f203 	mul.w	r2, r2, r3
 800dc74:	0c93      	lsrs	r3, r2, #18
 800dc76:	f3c2 12ca 	ubfx	r2, r2, #7, #11
 800dc7a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800dc7e:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 800dc82:	bf28      	it	cs
 800dc84:	3301      	addcs	r3, #1
 800dc86:	b29b      	uxth	r3, r3
 800dc88:	e7d9      	b.n	800dc3e <dwt_ioctl+0x1b32>
 800dc8a:	2c00      	cmp	r4, #0
 800dc8c:	f000 823f 	beq.w	800e10e <dwt_ioctl+0x2002>
 800dc90:	2200      	movs	r2, #0
 800dc92:	4951      	ldr	r1, [pc, #324]	; (800ddd8 <dwt_ioctl+0x1ccc>)
 800dc94:	f7fc f95b 	bl	8009f4e <dwt_read32bitoffsetreg>
 800dc98:	6020      	str	r0, [r4, #0]
 800dc9a:	2500      	movs	r5, #0
 800dc9c:	f7fe bae0 	b.w	800c260 <dwt_ioctl+0x154>
 800dca0:	2c00      	cmp	r4, #0
 800dca2:	f000 8237 	beq.w	800e114 <dwt_ioctl+0x2008>
 800dca6:	2200      	movs	r2, #0
 800dca8:	494c      	ldr	r1, [pc, #304]	; (800dddc <dwt_ioctl+0x1cd0>)
 800dcaa:	f7fc f950 	bl	8009f4e <dwt_read32bitoffsetreg>
 800dcae:	6020      	str	r0, [r4, #0]
 800dcb0:	2500      	movs	r5, #0
 800dcb2:	f7fe bad5 	b.w	800c260 <dwt_ioctl+0x154>
 800dcb6:	2c00      	cmp	r4, #0
 800dcb8:	f000 822f 	beq.w	800e11a <dwt_ioctl+0x200e>
 800dcbc:	f44f 13a8 	mov.w	r3, #1376256	; 0x150000
 800dcc0:	6023      	str	r3, [r4, #0]
 800dcc2:	2500      	movs	r5, #0
 800dcc4:	f7fe bacc 	b.w	800c260 <dwt_ioctl+0x154>
 800dcc8:	2c00      	cmp	r4, #0
 800dcca:	f000 8229 	beq.w	800e120 <dwt_ioctl+0x2014>
 800dcce:	2500      	movs	r5, #0
 800dcd0:	950b      	str	r5, [sp, #44]	; 0x2c
 800dcd2:	af10      	add	r7, sp, #64	; 0x40
 800dcd4:	2319      	movs	r3, #25
 800dcd6:	f847 3d10 	str.w	r3, [r7, #-16]!
 800dcda:	9700      	str	r7, [sp, #0]
 800dcdc:	2304      	movs	r3, #4
 800dcde:	462a      	mov	r2, r5
 800dce0:	493f      	ldr	r1, [pc, #252]	; (800dde0 <dwt_ioctl+0x1cd4>)
 800dce2:	f7fc fd41 	bl	800a768 <dwt_writetodevice>
 800dce6:	f641 7348 	movw	r3, #8008	; 0x1f48
 800dcea:	930c      	str	r3, [sp, #48]	; 0x30
 800dcec:	9700      	str	r7, [sp, #0]
 800dcee:	2304      	movs	r3, #4
 800dcf0:	462a      	mov	r2, r5
 800dcf2:	493c      	ldr	r1, [pc, #240]	; (800dde4 <dwt_ioctl+0x1cd8>)
 800dcf4:	4630      	mov	r0, r6
 800dcf6:	f7fc fd37 	bl	800a768 <dwt_writetodevice>
 800dcfa:	ab0b      	add	r3, sp, #44	; 0x2c
 800dcfc:	9300      	str	r3, [sp, #0]
 800dcfe:	2304      	movs	r3, #4
 800dd00:	462a      	mov	r2, r5
 800dd02:	f44f 11e8 	mov.w	r1, #1900544	; 0x1d0000
 800dd06:	4630      	mov	r0, r6
 800dd08:	f7fc f917 	bl	8009f3a <dwt_readfromdevice>
 800dd0c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dd0e:	6023      	str	r3, [r4, #0]
 800dd10:	f7fe baa6 	b.w	800c260 <dwt_ioctl+0x154>
 800dd14:	2c00      	cmp	r4, #0
 800dd16:	f000 8206 	beq.w	800e126 <dwt_ioctl+0x201a>
 800dd1a:	2200      	movs	r2, #0
 800dd1c:	4932      	ldr	r1, [pc, #200]	; (800dde8 <dwt_ioctl+0x1cdc>)
 800dd1e:	f7fc f916 	bl	8009f4e <dwt_read32bitoffsetreg>
 800dd22:	b280      	uxth	r0, r0
 800dd24:	6020      	str	r0, [r4, #0]
 800dd26:	2200      	movs	r2, #0
 800dd28:	4930      	ldr	r1, [pc, #192]	; (800ddec <dwt_ioctl+0x1ce0>)
 800dd2a:	4630      	mov	r0, r6
 800dd2c:	f7fc f90f 	bl	8009f4e <dwt_read32bitoffsetreg>
 800dd30:	0d43      	lsrs	r3, r0, #21
 800dd32:	019b      	lsls	r3, r3, #6
 800dd34:	b29b      	uxth	r3, r3
 800dd36:	6063      	str	r3, [r4, #4]
 800dd38:	2500      	movs	r5, #0
 800dd3a:	f7fe ba91 	b.w	800c260 <dwt_ioctl+0x154>
 800dd3e:	2c00      	cmp	r4, #0
 800dd40:	f000 81f4 	beq.w	800e12c <dwt_ioctl+0x2020>
 800dd44:	7d63      	ldrb	r3, [r4, #21]
 800dd46:	b133      	cbz	r3, 800dd56 <dwt_ioctl+0x1c4a>
 800dd48:	2b01      	cmp	r3, #1
 800dd4a:	d05b      	beq.n	800de04 <dwt_ioctl+0x1cf8>
 800dd4c:	2b02      	cmp	r3, #2
 800dd4e:	f000 8082 	beq.w	800de56 <dwt_ioctl+0x1d4a>
 800dd52:	23ff      	movs	r3, #255	; 0xff
 800dd54:	e02f      	b.n	800ddb6 <dwt_ioctl+0x1caa>
 800dd56:	2200      	movs	r2, #0
 800dd58:	4925      	ldr	r1, [pc, #148]	; (800ddf0 <dwt_ioctl+0x1ce4>)
 800dd5a:	f7fc f8f8 	bl	8009f4e <dwt_read32bitoffsetreg>
 800dd5e:	f3c0 000b 	ubfx	r0, r0, #0, #12
 800dd62:	6020      	str	r0, [r4, #0]
 800dd64:	2200      	movs	r2, #0
 800dd66:	4923      	ldr	r1, [pc, #140]	; (800ddf4 <dwt_ioctl+0x1ce8>)
 800dd68:	4630      	mov	r0, r6
 800dd6a:	f7fc f8f0 	bl	8009f4e <dwt_read32bitoffsetreg>
 800dd6e:	f3c0 0015 	ubfx	r0, r0, #0, #22
 800dd72:	6060      	str	r0, [r4, #4]
 800dd74:	2200      	movs	r2, #0
 800dd76:	4920      	ldr	r1, [pc, #128]	; (800ddf8 <dwt_ioctl+0x1cec>)
 800dd78:	4630      	mov	r0, r6
 800dd7a:	f7fc f8e8 	bl	8009f4e <dwt_read32bitoffsetreg>
 800dd7e:	f3c0 0015 	ubfx	r0, r0, #0, #22
 800dd82:	60a0      	str	r0, [r4, #8]
 800dd84:	2200      	movs	r2, #0
 800dd86:	491d      	ldr	r1, [pc, #116]	; (800ddfc <dwt_ioctl+0x1cf0>)
 800dd88:	4630      	mov	r0, r6
 800dd8a:	f7fc f8e0 	bl	8009f4e <dwt_read32bitoffsetreg>
 800dd8e:	f3c0 0015 	ubfx	r0, r0, #0, #22
 800dd92:	60e0      	str	r0, [r4, #12]
 800dd94:	2200      	movs	r2, #0
 800dd96:	491a      	ldr	r1, [pc, #104]	; (800de00 <dwt_ioctl+0x1cf4>)
 800dd98:	4630      	mov	r0, r6
 800dd9a:	f7fc f8d8 	bl	8009f4e <dwt_read32bitoffsetreg>
 800dd9e:	f3c0 0013 	ubfx	r0, r0, #0, #20
 800dda2:	6120      	str	r0, [r4, #16]
 800dda4:	2203      	movs	r2, #3
 800dda6:	490c      	ldr	r1, [pc, #48]	; (800ddd8 <dwt_ioctl+0x1ccc>)
 800dda8:	4630      	mov	r0, r6
 800ddaa:	f7fc f8f8 	bl	8009f9e <dwt_read8bitoffsetreg>
 800ddae:	f3c0 1002 	ubfx	r0, r0, #4, #3
 800ddb2:	7520      	strb	r0, [r4, #20]
 800ddb4:	2300      	movs	r3, #0
 800ddb6:	75a3      	strb	r3, [r4, #22]
 800ddb8:	2500      	movs	r5, #0
 800ddba:	f7fe ba51 	b.w	800c260 <dwt_ioctl+0x154>
 800ddbe:	bf00      	nop
 800ddc0:	00050008 	.word	0x00050008
 800ddc4:	0005000c 	.word	0x0005000c
 800ddc8:	00110008 	.word	0x00110008
 800ddcc:	0801664c 	.word	0x0801664c
 800ddd0:	000e0014 	.word	0x000e0014
 800ddd4:	000e0018 	.word	0x000e0018
 800ddd8:	00030060 	.word	0x00030060
 800dddc:	000f004c 	.word	0x000f004c
 800dde0:	001f0004 	.word	0x001f0004
 800dde4:	001f0008 	.word	0x001f0008
 800dde8:	000c0048 	.word	0x000c0048
 800ddec:	000c0028 	.word	0x000c0028
 800ddf0:	000c0058 	.word	0x000c0058
 800ddf4:	000c0030 	.word	0x000c0030
 800ddf8:	000c0034 	.word	0x000c0034
 800ddfc:	000c0038 	.word	0x000c0038
 800de00:	000c002c 	.word	0x000c002c
 800de04:	2200      	movs	r2, #0
 800de06:	49d4      	ldr	r1, [pc, #848]	; (800e158 <dwt_ioctl+0x204c>)
 800de08:	f7fc f8a1 	bl	8009f4e <dwt_read32bitoffsetreg>
 800de0c:	f3c0 000b 	ubfx	r0, r0, #0, #12
 800de10:	6020      	str	r0, [r4, #0]
 800de12:	2200      	movs	r2, #0
 800de14:	49d1      	ldr	r1, [pc, #836]	; (800e15c <dwt_ioctl+0x2050>)
 800de16:	4630      	mov	r0, r6
 800de18:	f7fc f899 	bl	8009f4e <dwt_read32bitoffsetreg>
 800de1c:	f3c0 0015 	ubfx	r0, r0, #0, #22
 800de20:	6060      	str	r0, [r4, #4]
 800de22:	2200      	movs	r2, #0
 800de24:	49ce      	ldr	r1, [pc, #824]	; (800e160 <dwt_ioctl+0x2054>)
 800de26:	4630      	mov	r0, r6
 800de28:	f7fc f891 	bl	8009f4e <dwt_read32bitoffsetreg>
 800de2c:	f3c0 0015 	ubfx	r0, r0, #0, #22
 800de30:	60a0      	str	r0, [r4, #8]
 800de32:	2200      	movs	r2, #0
 800de34:	f44f 2150 	mov.w	r1, #851968	; 0xd0000
 800de38:	4630      	mov	r0, r6
 800de3a:	f7fc f888 	bl	8009f4e <dwt_read32bitoffsetreg>
 800de3e:	f3c0 0015 	ubfx	r0, r0, #0, #22
 800de42:	60e0      	str	r0, [r4, #12]
 800de44:	2200      	movs	r2, #0
 800de46:	49c7      	ldr	r1, [pc, #796]	; (800e164 <dwt_ioctl+0x2058>)
 800de48:	4630      	mov	r0, r6
 800de4a:	f7fc f880 	bl	8009f4e <dwt_read32bitoffsetreg>
 800de4e:	f3c0 0013 	ubfx	r0, r0, #0, #20
 800de52:	6120      	str	r0, [r4, #16]
 800de54:	e7a6      	b.n	800dda4 <dwt_ioctl+0x1c98>
 800de56:	2200      	movs	r2, #0
 800de58:	49c3      	ldr	r1, [pc, #780]	; (800e168 <dwt_ioctl+0x205c>)
 800de5a:	f7fc f878 	bl	8009f4e <dwt_read32bitoffsetreg>
 800de5e:	f3c0 000b 	ubfx	r0, r0, #0, #12
 800de62:	6020      	str	r0, [r4, #0]
 800de64:	2200      	movs	r2, #0
 800de66:	49c1      	ldr	r1, [pc, #772]	; (800e16c <dwt_ioctl+0x2060>)
 800de68:	4630      	mov	r0, r6
 800de6a:	f7fc f870 	bl	8009f4e <dwt_read32bitoffsetreg>
 800de6e:	f3c0 0015 	ubfx	r0, r0, #0, #22
 800de72:	6060      	str	r0, [r4, #4]
 800de74:	2200      	movs	r2, #0
 800de76:	49be      	ldr	r1, [pc, #760]	; (800e170 <dwt_ioctl+0x2064>)
 800de78:	4630      	mov	r0, r6
 800de7a:	f7fc f868 	bl	8009f4e <dwt_read32bitoffsetreg>
 800de7e:	f3c0 0015 	ubfx	r0, r0, #0, #22
 800de82:	60a0      	str	r0, [r4, #8]
 800de84:	2200      	movs	r2, #0
 800de86:	49bb      	ldr	r1, [pc, #748]	; (800e174 <dwt_ioctl+0x2068>)
 800de88:	4630      	mov	r0, r6
 800de8a:	f7fc f860 	bl	8009f4e <dwt_read32bitoffsetreg>
 800de8e:	f3c0 0015 	ubfx	r0, r0, #0, #22
 800de92:	60e0      	str	r0, [r4, #12]
 800de94:	2200      	movs	r2, #0
 800de96:	49b8      	ldr	r1, [pc, #736]	; (800e178 <dwt_ioctl+0x206c>)
 800de98:	4630      	mov	r0, r6
 800de9a:	f7fc f858 	bl	8009f4e <dwt_read32bitoffsetreg>
 800de9e:	f3c0 0013 	ubfx	r0, r0, #0, #20
 800dea2:	6120      	str	r0, [r4, #16]
 800dea4:	e77e      	b.n	800dda4 <dwt_ioctl+0x1c98>
 800dea6:	2500      	movs	r5, #0
 800dea8:	f7fe b9da 	b.w	800c260 <dwt_ioctl+0x154>
 800deac:	2500      	movs	r5, #0
 800deae:	f7fe b9d7 	b.w	800c260 <dwt_ioctl+0x154>
 800deb2:	2500      	movs	r5, #0
 800deb4:	f7fe b9d4 	b.w	800c260 <dwt_ioctl+0x154>
 800deb8:	2500      	movs	r5, #0
 800deba:	f7fe b9d1 	b.w	800c260 <dwt_ioctl+0x154>
 800debe:	2500      	movs	r5, #0
 800dec0:	f7fe b9ce 	b.w	800c260 <dwt_ioctl+0x154>
 800dec4:	2500      	movs	r5, #0
 800dec6:	f7fe b9cb 	b.w	800c260 <dwt_ioctl+0x154>
 800deca:	2500      	movs	r5, #0
 800decc:	f7fe b9c8 	b.w	800c260 <dwt_ioctl+0x154>
 800ded0:	2500      	movs	r5, #0
 800ded2:	f7fe b9c5 	b.w	800c260 <dwt_ioctl+0x154>
 800ded6:	2500      	movs	r5, #0
 800ded8:	f7fe b9c2 	b.w	800c260 <dwt_ioctl+0x154>
 800dedc:	2500      	movs	r5, #0
 800dede:	f7fe b9bf 	b.w	800c260 <dwt_ioctl+0x154>
 800dee2:	2500      	movs	r5, #0
 800dee4:	f7fe b9bc 	b.w	800c260 <dwt_ioctl+0x154>
 800dee8:	2500      	movs	r5, #0
 800deea:	f7fe b9b9 	b.w	800c260 <dwt_ioctl+0x154>
 800deee:	2500      	movs	r5, #0
 800def0:	f7fe b9b6 	b.w	800c260 <dwt_ioctl+0x154>
 800def4:	2500      	movs	r5, #0
 800def6:	f7fe b9b3 	b.w	800c260 <dwt_ioctl+0x154>
 800defa:	2500      	movs	r5, #0
 800defc:	f7fe b9b0 	b.w	800c260 <dwt_ioctl+0x154>
 800df00:	2500      	movs	r5, #0
 800df02:	f7fe b9ad 	b.w	800c260 <dwt_ioctl+0x154>
 800df06:	2500      	movs	r5, #0
 800df08:	f7fe b9aa 	b.w	800c260 <dwt_ioctl+0x154>
 800df0c:	2500      	movs	r5, #0
 800df0e:	f7fe b9a7 	b.w	800c260 <dwt_ioctl+0x154>
 800df12:	2500      	movs	r5, #0
 800df14:	f7fe b9a4 	b.w	800c260 <dwt_ioctl+0x154>
 800df18:	2500      	movs	r5, #0
 800df1a:	f7fe b9a1 	b.w	800c260 <dwt_ioctl+0x154>
 800df1e:	2500      	movs	r5, #0
 800df20:	f7fe b99e 	b.w	800c260 <dwt_ioctl+0x154>
 800df24:	2500      	movs	r5, #0
 800df26:	f7fe b99b 	b.w	800c260 <dwt_ioctl+0x154>
 800df2a:	2500      	movs	r5, #0
 800df2c:	f7fe b998 	b.w	800c260 <dwt_ioctl+0x154>
 800df30:	2500      	movs	r5, #0
 800df32:	f7fe b995 	b.w	800c260 <dwt_ioctl+0x154>
 800df36:	2500      	movs	r5, #0
 800df38:	f7fe b992 	b.w	800c260 <dwt_ioctl+0x154>
 800df3c:	2500      	movs	r5, #0
 800df3e:	f7fe b98f 	b.w	800c260 <dwt_ioctl+0x154>
 800df42:	2500      	movs	r5, #0
 800df44:	f7fe b98c 	b.w	800c260 <dwt_ioctl+0x154>
 800df48:	2500      	movs	r5, #0
 800df4a:	f7fe b989 	b.w	800c260 <dwt_ioctl+0x154>
 800df4e:	2500      	movs	r5, #0
 800df50:	f7fe b986 	b.w	800c260 <dwt_ioctl+0x154>
 800df54:	2500      	movs	r5, #0
 800df56:	f7fe b983 	b.w	800c260 <dwt_ioctl+0x154>
 800df5a:	2500      	movs	r5, #0
 800df5c:	f7fe b980 	b.w	800c260 <dwt_ioctl+0x154>
 800df60:	2500      	movs	r5, #0
 800df62:	f7fe b97d 	b.w	800c260 <dwt_ioctl+0x154>
 800df66:	2500      	movs	r5, #0
 800df68:	f7fe b97a 	b.w	800c260 <dwt_ioctl+0x154>
 800df6c:	2500      	movs	r5, #0
 800df6e:	f7fe b977 	b.w	800c260 <dwt_ioctl+0x154>
 800df72:	2500      	movs	r5, #0
 800df74:	f7fe b974 	b.w	800c260 <dwt_ioctl+0x154>
 800df78:	2500      	movs	r5, #0
 800df7a:	f7fe b971 	b.w	800c260 <dwt_ioctl+0x154>
 800df7e:	2500      	movs	r5, #0
 800df80:	f7fe b96e 	b.w	800c260 <dwt_ioctl+0x154>
 800df84:	2500      	movs	r5, #0
 800df86:	f7fe b96b 	b.w	800c260 <dwt_ioctl+0x154>
 800df8a:	2500      	movs	r5, #0
 800df8c:	f7fe b968 	b.w	800c260 <dwt_ioctl+0x154>
 800df90:	2500      	movs	r5, #0
 800df92:	f7fe b965 	b.w	800c260 <dwt_ioctl+0x154>
 800df96:	2500      	movs	r5, #0
 800df98:	f7fe b962 	b.w	800c260 <dwt_ioctl+0x154>
 800df9c:	2500      	movs	r5, #0
 800df9e:	f7fe b95f 	b.w	800c260 <dwt_ioctl+0x154>
 800dfa2:	2500      	movs	r5, #0
 800dfa4:	f7fe b95c 	b.w	800c260 <dwt_ioctl+0x154>
 800dfa8:	2500      	movs	r5, #0
 800dfaa:	f7fe b959 	b.w	800c260 <dwt_ioctl+0x154>
 800dfae:	2500      	movs	r5, #0
 800dfb0:	f7fe b956 	b.w	800c260 <dwt_ioctl+0x154>
 800dfb4:	2500      	movs	r5, #0
 800dfb6:	f7fe b953 	b.w	800c260 <dwt_ioctl+0x154>
 800dfba:	2500      	movs	r5, #0
 800dfbc:	f7fe b950 	b.w	800c260 <dwt_ioctl+0x154>
 800dfc0:	2500      	movs	r5, #0
 800dfc2:	f7fe b94d 	b.w	800c260 <dwt_ioctl+0x154>
 800dfc6:	2500      	movs	r5, #0
 800dfc8:	f7fe b94a 	b.w	800c260 <dwt_ioctl+0x154>
 800dfcc:	2500      	movs	r5, #0
 800dfce:	f7fe b947 	b.w	800c260 <dwt_ioctl+0x154>
 800dfd2:	2500      	movs	r5, #0
 800dfd4:	f7fe b944 	b.w	800c260 <dwt_ioctl+0x154>
 800dfd8:	2500      	movs	r5, #0
 800dfda:	f7fe b941 	b.w	800c260 <dwt_ioctl+0x154>
 800dfde:	2500      	movs	r5, #0
 800dfe0:	f7fe b93e 	b.w	800c260 <dwt_ioctl+0x154>
 800dfe4:	2500      	movs	r5, #0
 800dfe6:	f7fe b93b 	b.w	800c260 <dwt_ioctl+0x154>
 800dfea:	2500      	movs	r5, #0
 800dfec:	f7fe b938 	b.w	800c260 <dwt_ioctl+0x154>
 800dff0:	2500      	movs	r5, #0
 800dff2:	f7fe b935 	b.w	800c260 <dwt_ioctl+0x154>
 800dff6:	2500      	movs	r5, #0
 800dff8:	f7fe b932 	b.w	800c260 <dwt_ioctl+0x154>
 800dffc:	2500      	movs	r5, #0
 800dffe:	f7fe b92f 	b.w	800c260 <dwt_ioctl+0x154>
 800e002:	2500      	movs	r5, #0
 800e004:	f7fe b92c 	b.w	800c260 <dwt_ioctl+0x154>
 800e008:	2500      	movs	r5, #0
 800e00a:	f7fe b929 	b.w	800c260 <dwt_ioctl+0x154>
 800e00e:	2500      	movs	r5, #0
 800e010:	f7fe b926 	b.w	800c260 <dwt_ioctl+0x154>
 800e014:	2500      	movs	r5, #0
 800e016:	f7fe b923 	b.w	800c260 <dwt_ioctl+0x154>
 800e01a:	2500      	movs	r5, #0
 800e01c:	f7fe b920 	b.w	800c260 <dwt_ioctl+0x154>
 800e020:	2500      	movs	r5, #0
 800e022:	f7fe b91d 	b.w	800c260 <dwt_ioctl+0x154>
 800e026:	2500      	movs	r5, #0
 800e028:	f7fe b91a 	b.w	800c260 <dwt_ioctl+0x154>
 800e02c:	2500      	movs	r5, #0
 800e02e:	f7fe b917 	b.w	800c260 <dwt_ioctl+0x154>
 800e032:	2500      	movs	r5, #0
 800e034:	f7fe b914 	b.w	800c260 <dwt_ioctl+0x154>
 800e038:	2500      	movs	r5, #0
 800e03a:	f7fe b911 	b.w	800c260 <dwt_ioctl+0x154>
 800e03e:	2500      	movs	r5, #0
 800e040:	f7fe b90e 	b.w	800c260 <dwt_ioctl+0x154>
 800e044:	2500      	movs	r5, #0
 800e046:	f7fe b90b 	b.w	800c260 <dwt_ioctl+0x154>
 800e04a:	2500      	movs	r5, #0
 800e04c:	f7fe b908 	b.w	800c260 <dwt_ioctl+0x154>
 800e050:	2500      	movs	r5, #0
 800e052:	f7fe b905 	b.w	800c260 <dwt_ioctl+0x154>
 800e056:	2500      	movs	r5, #0
 800e058:	f7fe b902 	b.w	800c260 <dwt_ioctl+0x154>
 800e05c:	2500      	movs	r5, #0
 800e05e:	f7fe b8ff 	b.w	800c260 <dwt_ioctl+0x154>
 800e062:	2500      	movs	r5, #0
 800e064:	f7fe b8fc 	b.w	800c260 <dwt_ioctl+0x154>
 800e068:	2500      	movs	r5, #0
 800e06a:	f7fe b8f9 	b.w	800c260 <dwt_ioctl+0x154>
 800e06e:	2500      	movs	r5, #0
 800e070:	f7fe b8f6 	b.w	800c260 <dwt_ioctl+0x154>
 800e074:	2500      	movs	r5, #0
 800e076:	f7fe b8f3 	b.w	800c260 <dwt_ioctl+0x154>
 800e07a:	2500      	movs	r5, #0
 800e07c:	f7fe b8f0 	b.w	800c260 <dwt_ioctl+0x154>
 800e080:	2500      	movs	r5, #0
 800e082:	f7fe b8ed 	b.w	800c260 <dwt_ioctl+0x154>
 800e086:	2500      	movs	r5, #0
 800e088:	f7fe b8ea 	b.w	800c260 <dwt_ioctl+0x154>
 800e08c:	2500      	movs	r5, #0
 800e08e:	f7fe b8e7 	b.w	800c260 <dwt_ioctl+0x154>
 800e092:	2500      	movs	r5, #0
 800e094:	f7fe b8e4 	b.w	800c260 <dwt_ioctl+0x154>
 800e098:	2500      	movs	r5, #0
 800e09a:	f7fe b8e1 	b.w	800c260 <dwt_ioctl+0x154>
 800e09e:	2500      	movs	r5, #0
 800e0a0:	f7fe b8de 	b.w	800c260 <dwt_ioctl+0x154>
 800e0a4:	2500      	movs	r5, #0
 800e0a6:	f7fe b8db 	b.w	800c260 <dwt_ioctl+0x154>
 800e0aa:	2500      	movs	r5, #0
 800e0ac:	f7fe b8d8 	b.w	800c260 <dwt_ioctl+0x154>
 800e0b0:	2500      	movs	r5, #0
 800e0b2:	f7fe b8d5 	b.w	800c260 <dwt_ioctl+0x154>
 800e0b6:	2500      	movs	r5, #0
 800e0b8:	f7fe b8d2 	b.w	800c260 <dwt_ioctl+0x154>
 800e0bc:	2500      	movs	r5, #0
 800e0be:	f7fe b8cf 	b.w	800c260 <dwt_ioctl+0x154>
 800e0c2:	2500      	movs	r5, #0
 800e0c4:	f7fe b8cc 	b.w	800c260 <dwt_ioctl+0x154>
 800e0c8:	2500      	movs	r5, #0
 800e0ca:	f7fe b8c9 	b.w	800c260 <dwt_ioctl+0x154>
 800e0ce:	2500      	movs	r5, #0
 800e0d0:	f7fe b8c6 	b.w	800c260 <dwt_ioctl+0x154>
 800e0d4:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800e0d8:	f7fe b8c2 	b.w	800c260 <dwt_ioctl+0x154>
 800e0dc:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800e0e0:	f7fe b8be 	b.w	800c260 <dwt_ioctl+0x154>
 800e0e4:	2500      	movs	r5, #0
 800e0e6:	f7fe b8bb 	b.w	800c260 <dwt_ioctl+0x154>
 800e0ea:	2500      	movs	r5, #0
 800e0ec:	f7fe b8b8 	b.w	800c260 <dwt_ioctl+0x154>
 800e0f0:	2500      	movs	r5, #0
 800e0f2:	f7fe b8b5 	b.w	800c260 <dwt_ioctl+0x154>
 800e0f6:	2500      	movs	r5, #0
 800e0f8:	f7fe b8b2 	b.w	800c260 <dwt_ioctl+0x154>
 800e0fc:	2500      	movs	r5, #0
 800e0fe:	f7fe b8af 	b.w	800c260 <dwt_ioctl+0x154>
 800e102:	2500      	movs	r5, #0
 800e104:	f7fe b8ac 	b.w	800c260 <dwt_ioctl+0x154>
 800e108:	2500      	movs	r5, #0
 800e10a:	f7fe b8a9 	b.w	800c260 <dwt_ioctl+0x154>
 800e10e:	2500      	movs	r5, #0
 800e110:	f7fe b8a6 	b.w	800c260 <dwt_ioctl+0x154>
 800e114:	2500      	movs	r5, #0
 800e116:	f7fe b8a3 	b.w	800c260 <dwt_ioctl+0x154>
 800e11a:	2500      	movs	r5, #0
 800e11c:	f7fe b8a0 	b.w	800c260 <dwt_ioctl+0x154>
 800e120:	2500      	movs	r5, #0
 800e122:	f7fe b89d 	b.w	800c260 <dwt_ioctl+0x154>
 800e126:	2500      	movs	r5, #0
 800e128:	f7fe b89a 	b.w	800c260 <dwt_ioctl+0x154>
 800e12c:	2500      	movs	r5, #0
 800e12e:	f7fe b897 	b.w	800c260 <dwt_ioctl+0x154>
 800e132:	f899 3011 	ldrb.w	r3, [r9, #17]
 800e136:	1e5a      	subs	r2, r3, #1
 800e138:	b2d2      	uxtb	r2, r2
 800e13a:	2a01      	cmp	r2, #1
 800e13c:	f67e aeec 	bls.w	800cf18 <dwt_ioctl+0xe0c>
 800e140:	2202      	movs	r2, #2
 800e142:	f7fe be93 	b.w	800ce6c <dwt_ioctl+0xd60>
 800e146:	2f00      	cmp	r7, #0
 800e148:	f43f ab68 	beq.w	800d81c <dwt_ioctl+0x1710>
 800e14c:	f819 1000 	ldrb.w	r1, [r9, r0]
 800e150:	1a5b      	subs	r3, r3, r1
 800e152:	b29b      	uxth	r3, r3
 800e154:	f7ff bb88 	b.w	800d868 <dwt_ioctl+0x175c>
 800e158:	000d0020 	.word	0x000d0020
 800e15c:	000c0064 	.word	0x000c0064
 800e160:	000c0068 	.word	0x000c0068
 800e164:	000c0060 	.word	0x000c0060
 800e168:	000d0068 	.word	0x000d0068
 800e16c:	000d0040 	.word	0x000d0040
 800e170:	000d0044 	.word	0x000d0044
 800e174:	000d0048 	.word	0x000d0048
 800e178:	000d003c 	.word	0x000d003c
 800e17c:	283f      	cmp	r0, #63	; 0x3f
 800e17e:	d027      	beq.n	800e1d0 <dwt_ioctl+0x20c4>
 800e180:	2e00      	cmp	r6, #0
 800e182:	f47f ab51 	bne.w	800d828 <dwt_ioctl+0x171c>
 800e186:	3001      	adds	r0, #1
 800e188:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 800e18c:	f819 1000 	ldrb.w	r1, [r9, r0]
 800e190:	440b      	add	r3, r1
 800e192:	b29b      	uxth	r3, r3
 800e194:	459c      	cmp	ip, r3
 800e196:	f43f ab65 	beq.w	800d864 <dwt_ioctl+0x1758>
 800e19a:	3d01      	subs	r5, #1
 800e19c:	f015 05ff 	ands.w	r5, r5, #255	; 0xff
 800e1a0:	f43f ab23 	beq.w	800d7ea <dwt_ioctl+0x16de>
 800e1a4:	459e      	cmp	lr, r3
 800e1a6:	f4bf ab33 	bcs.w	800d810 <dwt_ioctl+0x1704>
 800e1aa:	4598      	cmp	r8, r3
 800e1ac:	d9cb      	bls.n	800e146 <dwt_ioctl+0x203a>
 800e1ae:	ebac 0103 	sub.w	r1, ip, r3
 800e1b2:	b209      	sxth	r1, r1
 800e1b4:	2900      	cmp	r1, #0
 800e1b6:	bfb8      	it	lt
 800e1b8:	4249      	neglt	r1, r1
 800e1ba:	4559      	cmp	r1, fp
 800e1bc:	f77f ab20 	ble.w	800d800 <dwt_ioctl+0x16f4>
 800e1c0:	2f00      	cmp	r7, #0
 800e1c2:	f47f ab64 	bne.w	800d88e <dwt_ioctl+0x1782>
 800e1c6:	283f      	cmp	r0, #63	; 0x3f
 800e1c8:	d1da      	bne.n	800e180 <dwt_ioctl+0x2074>
 800e1ca:	2f00      	cmp	r7, #0
 800e1cc:	f47f ab64 	bne.w	800d898 <dwt_ioctl+0x178c>
 800e1d0:	2a03      	cmp	r2, #3
 800e1d2:	f43f ab64 	beq.w	800d89e <dwt_ioctl+0x1792>
 800e1d6:	2a02      	cmp	r2, #2
 800e1d8:	f43f ab33 	beq.w	800d842 <dwt_ioctl+0x1736>
 800e1dc:	f81a 1002 	ldrb.w	r1, [sl, r2]
 800e1e0:	185e      	adds	r6, r3, r1
 800e1e2:	4566      	cmp	r6, ip
 800e1e4:	f77f ab34 	ble.w	800d850 <dwt_ioctl+0x1744>
 800e1e8:	440b      	add	r3, r1
 800e1ea:	b29b      	uxth	r3, r3
 800e1ec:	3201      	adds	r2, #1
 800e1ee:	b2d2      	uxtb	r2, r2
 800e1f0:	2700      	movs	r7, #0
 800e1f2:	f7ff bb19 	b.w	800d828 <dwt_ioctl+0x171c>
 800e1f6:	bf00      	nop

0800e1f8 <_init>:
 800e1f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e1fa:	b085      	sub	sp, #20
 800e1fc:	4604      	mov	r4, r0
 800e1fe:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800e200:	6819      	ldr	r1, [r3, #0]
 800e202:	f7fd fe57 	bl	800beb4 <ull_initialise>
 800e206:	4606      	mov	r6, r0
 800e208:	6823      	ldr	r3, [r4, #0]
 800e20a:	691b      	ldr	r3, [r3, #16]
 800e20c:	4798      	blx	r3
 800e20e:	ab03      	add	r3, sp, #12
 800e210:	2200      	movs	r2, #0
 800e212:	4611      	mov	r1, r2
 800e214:	4620      	mov	r0, r4
 800e216:	f7fd ff79 	bl	800c10c <dwt_ioctl>
 800e21a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e21c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e21e:	6819      	ldr	r1, [r3, #0]
 800e220:	4620      	mov	r0, r4
 800e222:	f7fd fc07 	bl	800ba34 <ull_configure>
 800e226:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e228:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e22a:	6859      	ldr	r1, [r3, #4]
 800e22c:	4620      	mov	r0, r4
 800e22e:	f7fd f953 	bl	800b4d8 <ull_configuretxrf>
 800e232:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e234:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e236:	89db      	ldrh	r3, [r3, #14]
 800e238:	2200      	movs	r2, #0
 800e23a:	f44f 2160 	mov.w	r1, #917504	; 0xe0000
 800e23e:	4620      	mov	r0, r4
 800e240:	f7fc fa9d 	bl	800a77e <dwt_write16bitoffsetreg>
 800e244:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e246:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e248:	899b      	ldrh	r3, [r3, #12]
 800e24a:	2200      	movs	r2, #0
 800e24c:	217c      	movs	r1, #124	; 0x7c
 800e24e:	4620      	mov	r0, r4
 800e250:	f7fc fa95 	bl	800a77e <dwt_write16bitoffsetreg>
 800e254:	2100      	movs	r1, #0
 800e256:	4620      	mov	r0, r4
 800e258:	f7fc fb29 	bl	800a8ae <ull_setrxaftertxdelay>
 800e25c:	2500      	movs	r5, #0
 800e25e:	9500      	str	r5, [sp, #0]
 800e260:	f64f 53ff 	movw	r3, #65023	; 0xfdff
 800e264:	462a      	mov	r2, r5
 800e266:	2110      	movs	r1, #16
 800e268:	4620      	mov	r0, r4
 800e26a:	f7fd fac5 	bl	800b7f8 <dwt_modify16bitoffsetreg>
 800e26e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e270:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e272:	895a      	ldrh	r2, [r3, #10]
 800e274:	8919      	ldrh	r1, [r3, #8]
 800e276:	4620      	mov	r0, r4
 800e278:	f7fd f9bc 	bl	800b5f4 <ull_configureframefilter>
 800e27c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e27e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e280:	8a1b      	ldrh	r3, [r3, #16]
 800e282:	2202      	movs	r2, #2
 800e284:	210c      	movs	r1, #12
 800e286:	4620      	mov	r0, r4
 800e288:	f7fc fa79 	bl	800a77e <dwt_write16bitoffsetreg>
 800e28c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e28e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e290:	8a5b      	ldrh	r3, [r3, #18]
 800e292:	462a      	mov	r2, r5
 800e294:	210c      	movs	r1, #12
 800e296:	4620      	mov	r0, r4
 800e298:	f7fc fa71 	bl	800a77e <dwt_write16bitoffsetreg>
 800e29c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e29e:	7a19      	ldrb	r1, [r3, #8]
 800e2a0:	4620      	mov	r0, r4
 800e2a2:	f7fd fac3 	bl	800b82c <ull_setleds>
 800e2a6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e2a8:	68d9      	ldr	r1, [r3, #12]
 800e2aa:	4620      	mov	r0, r4
 800e2ac:	f7fc fb13 	bl	800a8d6 <ull_setlnapamode>
 800e2b0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e2b2:	7e0b      	ldrb	r3, [r1, #24]
 800e2b4:	694a      	ldr	r2, [r1, #20]
 800e2b6:	6909      	ldr	r1, [r1, #16]
 800e2b8:	4620      	mov	r0, r4
 800e2ba:	f7fd fa21 	bl	800b700 <ull_setinterrupt>
 800e2be:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e2c0:	7f9a      	ldrb	r2, [r3, #30]
 800e2c2:	8b99      	ldrh	r1, [r3, #28]
 800e2c4:	4620      	mov	r0, r4
 800e2c6:	f7fc fd19 	bl	800acfc <ull_configuresleep>
 800e2ca:	6d22      	ldr	r2, [r4, #80]	; 0x50
 800e2cc:	7b53      	ldrb	r3, [r2, #13]
 800e2ce:	2b2e      	cmp	r3, #46	; 0x2e
 800e2d0:	d005      	beq.n	800e2de <_init+0xe6>
 800e2d2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e2d4:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800e2d8:	f033 033f 	bics.w	r3, r3, #63	; 0x3f
 800e2dc:	d00a      	beq.n	800e2f4 <_init+0xfc>
 800e2de:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e2e0:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800e2e4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800e2e8:	7353      	strb	r3, [r2, #13]
 800e2ea:	2200      	movs	r2, #0
 800e2ec:	492a      	ldr	r1, [pc, #168]	; (800e398 <_init+0x1a0>)
 800e2ee:	4620      	mov	r0, r4
 800e2f0:	f7fc fc30 	bl	800ab54 <dwt_write8bitoffsetreg>
 800e2f4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e2f6:	f893 102d 	ldrb.w	r1, [r3, #45]	; 0x2d
 800e2fa:	4620      	mov	r0, r4
 800e2fc:	f7fd f874 	bl	800b3e8 <ull_configciadiag>
 800e300:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e302:	6a19      	ldr	r1, [r3, #32]
 800e304:	4620      	mov	r0, r4
 800e306:	f7fc fb07 	bl	800a918 <ull_configurestskey>
 800e30a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e30c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800e30e:	4620      	mov	r0, r4
 800e310:	f7fc fb26 	bl	800a960 <ull_configurestsiv>
 800e314:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e316:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 800e31a:	bb9b      	cbnz	r3, 800e384 <_init+0x18c>
 800e31c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e31e:	f893 102f 	ldrb.w	r1, [r3, #47]	; 0x2f
 800e322:	4620      	mov	r0, r4
 800e324:	f7fc fc8e 	bl	800ac44 <ull_configeventcounters>
 800e328:	f994 504c 	ldrsb.w	r5, [r4, #76]	; 0x4c
 800e32c:	2d00      	cmp	r5, #0
 800e32e:	db26      	blt.n	800e37e <_init+0x186>
 800e330:	2301      	movs	r3, #1
 800e332:	fa03 f505 	lsl.w	r5, r3, r5
 800e336:	b2af      	uxth	r7, r5
 800e338:	4a18      	ldr	r2, [pc, #96]	; (800e39c <_init+0x1a4>)
 800e33a:	4639      	mov	r1, r7
 800e33c:	4620      	mov	r0, r4
 800e33e:	f7fc ffef 	bl	800b320 <ull_setgpiomode>
 800e342:	f10d 030a 	add.w	r3, sp, #10
 800e346:	9300      	str	r3, [sp, #0]
 800e348:	2302      	movs	r3, #2
 800e34a:	2200      	movs	r2, #0
 800e34c:	f44f 21a0 	mov.w	r1, #327680	; 0x50000
 800e350:	4620      	mov	r0, r4
 800e352:	f7fb fdf2 	bl	8009f3a <dwt_readfromdevice>
 800e356:	f8bd 300a 	ldrh.w	r3, [sp, #10]
 800e35a:	ea23 0305 	bic.w	r3, r3, r5
 800e35e:	f8ad 300a 	strh.w	r3, [sp, #10]
 800e362:	2200      	movs	r2, #0
 800e364:	490e      	ldr	r1, [pc, #56]	; (800e3a0 <_init+0x1a8>)
 800e366:	4620      	mov	r0, r4
 800e368:	f7fc fa09 	bl	800a77e <dwt_write16bitoffsetreg>
 800e36c:	f994 204d 	ldrsb.w	r2, [r4, #77]	; 0x4d
 800e370:	fab2 f282 	clz	r2, r2
 800e374:	0952      	lsrs	r2, r2, #5
 800e376:	4639      	mov	r1, r7
 800e378:	4620      	mov	r0, r4
 800e37a:	f7fd fad5 	bl	800b928 <ull_setgpiovalue>
 800e37e:	4630      	mov	r0, r6
 800e380:	b005      	add	sp, #20
 800e382:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e384:	2301      	movs	r3, #1
 800e386:	9300      	str	r3, [sp, #0]
 800e388:	23ff      	movs	r3, #255	; 0xff
 800e38a:	2200      	movs	r2, #0
 800e38c:	4905      	ldr	r1, [pc, #20]	; (800e3a4 <_init+0x1ac>)
 800e38e:	4620      	mov	r0, r4
 800e390:	f7fd f816 	bl	800b3c0 <dwt_modify8bitoffsetreg>
 800e394:	e7c2      	b.n	800e31c <_init+0x124>
 800e396:	bf00      	nop
 800e398:	00090014 	.word	0x00090014
 800e39c:	01200492 	.word	0x01200492
 800e3a0:	00050008 	.word	0x00050008
 800e3a4:	00020004 	.word	0x00020004

0800e3a8 <ull_wakeup_ic>:
 800e3a8:	b508      	push	{r3, lr}
 800e3aa:	6843      	ldr	r3, [r0, #4]
 800e3ac:	4798      	blx	r3
 800e3ae:	bd08      	pop	{r3, pc}

0800e3b0 <get_sts_mnth>:
 800e3b0:	fb01 f100 	mul.w	r1, r1, r0
 800e3b4:	2a03      	cmp	r2, #3
 800e3b6:	d00a      	beq.n	800e3ce <get_sts_mnth+0x1e>
 800e3b8:	0ac8      	lsrs	r0, r1, #11
 800e3ba:	f3c1 010a 	ubfx	r1, r1, #0, #11
 800e3be:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800e3c2:	f5b1 6f00 	cmp.w	r1, #2048	; 0x800
 800e3c6:	bf28      	it	cs
 800e3c8:	3001      	addcs	r0, #1
 800e3ca:	b280      	uxth	r0, r0
 800e3cc:	4770      	bx	lr
 800e3ce:	20b5      	movs	r0, #181	; 0xb5
 800e3d0:	fb00 f101 	mul.w	r1, r0, r1
 800e3d4:	09c9      	lsrs	r1, r1, #7
 800e3d6:	e7ef      	b.n	800e3b8 <get_sts_mnth+0x8>

0800e3d8 <dwt_dbg_fn>:
 800e3d8:	2998      	cmp	r1, #152	; 0x98
 800e3da:	4802      	ldr	r0, [pc, #8]	; (800e3e4 <dwt_dbg_fn+0xc>)
 800e3dc:	bf18      	it	ne
 800e3de:	2000      	movne	r0, #0
 800e3e0:	4770      	bx	lr
 800e3e2:	bf00      	nop
 800e3e4:	08016754 	.word	0x08016754

0800e3e8 <_deinit>:
 800e3e8:	4770      	bx	lr

0800e3ea <dwt_xfer3xxx>:
 800e3ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e3ee:	b084      	sub	sp, #16
 800e3f0:	4605      	mov	r5, r0
 800e3f2:	460f      	mov	r7, r1
 800e3f4:	461e      	mov	r6, r3
 800e3f6:	f8bd 302c 	ldrh.w	r3, [sp, #44]	; 0x2c
 800e3fa:	1e59      	subs	r1, r3, #1
 800e3fc:	b289      	uxth	r1, r1
 800e3fe:	2901      	cmp	r1, #1
 800e400:	d91c      	bls.n	800e43c <dwt_xfer3xxx+0x52>
 800e402:	19d0      	adds	r0, r2, r7
 800e404:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 800e408:	443a      	add	r2, r7
 800e40a:	f3c2 4104 	ubfx	r1, r2, #16, #5
 800e40e:	0082      	lsls	r2, r0, #2
 800e410:	ea42 2241 	orr.w	r2, r2, r1, lsl #9
 800e414:	ea43 0102 	orr.w	r1, r3, r2
 800e418:	0a09      	lsrs	r1, r1, #8
 800e41a:	f88d 100c 	strb.w	r1, [sp, #12]
 800e41e:	b920      	cbnz	r0, 800e42a <dwt_xfer3xxx+0x40>
 800e420:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e424:	d018      	beq.n	800e458 <dwt_xfer3xxx+0x6e>
 800e426:	2b00      	cmp	r3, #0
 800e428:	d037      	beq.n	800e49a <dwt_xfer3xxx+0xb0>
 800e42a:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 800e42e:	f88d 100c 	strb.w	r1, [sp, #12]
 800e432:	431a      	orrs	r2, r3
 800e434:	f88d 200d 	strb.w	r2, [sp, #13]
 800e438:	2402      	movs	r4, #2
 800e43a:	e005      	b.n	800e448 <dwt_xfer3xxx+0x5e>
 800e43c:	007a      	lsls	r2, r7, #1
 800e43e:	f062 027e 	orn	r2, r2, #126	; 0x7e
 800e442:	f88d 200c 	strb.w	r2, [sp, #12]
 800e446:	2401      	movs	r4, #1
 800e448:	2b02      	cmp	r3, #2
 800e44a:	d006      	beq.n	800e45a <dwt_xfer3xxx+0x70>
 800e44c:	d326      	bcc.n	800e49c <dwt_xfer3xxx+0xb2>
 800e44e:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
 800e452:	2b03      	cmp	r3, #3
 800e454:	d901      	bls.n	800e45a <dwt_xfer3xxx+0x70>
 800e456:	e7fe      	b.n	800e456 <dwt_xfer3xxx+0x6c>
 800e458:	2401      	movs	r4, #1
 800e45a:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 800e45c:	7d1b      	ldrb	r3, [r3, #20]
 800e45e:	b94b      	cbnz	r3, 800e474 <dwt_xfer3xxx+0x8a>
 800e460:	682b      	ldr	r3, [r5, #0]
 800e462:	685d      	ldr	r5, [r3, #4]
 800e464:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e466:	4632      	mov	r2, r6
 800e468:	a903      	add	r1, sp, #12
 800e46a:	4620      	mov	r0, r4
 800e46c:	47a8      	blx	r5
 800e46e:	b004      	add	sp, #16
 800e470:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e474:	2200      	movs	r2, #0
 800e476:	4621      	mov	r1, r4
 800e478:	a803      	add	r0, sp, #12
 800e47a:	f7f7 fad1 	bl	8005a20 <dwt_generatecrc8>
 800e47e:	4602      	mov	r2, r0
 800e480:	4631      	mov	r1, r6
 800e482:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e484:	f7f7 facc 	bl	8005a20 <dwt_generatecrc8>
 800e488:	682b      	ldr	r3, [r5, #0]
 800e48a:	9000      	str	r0, [sp, #0]
 800e48c:	689d      	ldr	r5, [r3, #8]
 800e48e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e490:	4632      	mov	r2, r6
 800e492:	a903      	add	r1, sp, #12
 800e494:	4620      	mov	r0, r4
 800e496:	47a8      	blx	r5
 800e498:	e7e9      	b.n	800e46e <dwt_xfer3xxx+0x84>
 800e49a:	2401      	movs	r4, #1
 800e49c:	682b      	ldr	r3, [r5, #0]
 800e49e:	f8d3 8000 	ldr.w	r8, [r3]
 800e4a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e4a4:	4632      	mov	r2, r6
 800e4a6:	a903      	add	r1, sp, #12
 800e4a8:	4620      	mov	r0, r4
 800e4aa:	47c0      	blx	r8
 800e4ac:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 800e4ae:	7d1b      	ldrb	r3, [r3, #20]
 800e4b0:	2b02      	cmp	r3, #2
 800e4b2:	d1dc      	bne.n	800e46e <dwt_xfer3xxx+0x84>
 800e4b4:	2f18      	cmp	r7, #24
 800e4b6:	d0da      	beq.n	800e46e <dwt_xfer3xxx+0x84>
 800e4b8:	2200      	movs	r2, #0
 800e4ba:	4621      	mov	r1, r4
 800e4bc:	a803      	add	r0, sp, #12
 800e4be:	f7f7 faaf 	bl	8005a20 <dwt_generatecrc8>
 800e4c2:	4602      	mov	r2, r0
 800e4c4:	4631      	mov	r1, r6
 800e4c6:	980a      	ldr	r0, [sp, #40]	; 0x28
 800e4c8:	f7f7 faaa 	bl	8005a20 <dwt_generatecrc8>
 800e4cc:	4604      	mov	r4, r0
 800e4ce:	2200      	movs	r2, #0
 800e4d0:	2118      	movs	r1, #24
 800e4d2:	4628      	mov	r0, r5
 800e4d4:	f000 f866 	bl	800e5a4 <dwt_read8bitoffsetreg>
 800e4d8:	4284      	cmp	r4, r0
 800e4da:	d0c8      	beq.n	800e46e <dwt_xfer3xxx+0x84>
 800e4dc:	68eb      	ldr	r3, [r5, #12]
 800e4de:	2b00      	cmp	r3, #0
 800e4e0:	d0c5      	beq.n	800e46e <dwt_xfer3xxx+0x84>
 800e4e2:	4798      	blx	r3
 800e4e4:	e7c3      	b.n	800e46e <dwt_xfer3xxx+0x84>

0800e4e6 <dwt_readfromdevice>:
 800e4e6:	b510      	push	{r4, lr}
 800e4e8:	b082      	sub	sp, #8
 800e4ea:	2400      	movs	r4, #0
 800e4ec:	9401      	str	r4, [sp, #4]
 800e4ee:	9c04      	ldr	r4, [sp, #16]
 800e4f0:	9400      	str	r4, [sp, #0]
 800e4f2:	f7ff ff7a 	bl	800e3ea <dwt_xfer3xxx>
 800e4f6:	b002      	add	sp, #8
 800e4f8:	bd10      	pop	{r4, pc}

0800e4fa <dwt_read32bitoffsetreg>:
 800e4fa:	b500      	push	{lr}
 800e4fc:	b085      	sub	sp, #20
 800e4fe:	ab03      	add	r3, sp, #12
 800e500:	9300      	str	r3, [sp, #0]
 800e502:	2304      	movs	r3, #4
 800e504:	b292      	uxth	r2, r2
 800e506:	f7ff ffee 	bl	800e4e6 <dwt_readfromdevice>
 800e50a:	f10d 030f 	add.w	r3, sp, #15
 800e50e:	f10d 010b 	add.w	r1, sp, #11
 800e512:	2000      	movs	r0, #0
 800e514:	f813 2901 	ldrb.w	r2, [r3], #-1
 800e518:	eb02 2000 	add.w	r0, r2, r0, lsl #8
 800e51c:	428b      	cmp	r3, r1
 800e51e:	d1f9      	bne.n	800e514 <dwt_read32bitoffsetreg+0x1a>
 800e520:	b005      	add	sp, #20
 800e522:	f85d fb04 	ldr.w	pc, [sp], #4

0800e526 <dwt_read16bitoffsetreg>:
 800e526:	b500      	push	{lr}
 800e528:	b085      	sub	sp, #20
 800e52a:	ab03      	add	r3, sp, #12
 800e52c:	9300      	str	r3, [sp, #0]
 800e52e:	2302      	movs	r3, #2
 800e530:	b292      	uxth	r2, r2
 800e532:	f7ff ffd8 	bl	800e4e6 <dwt_readfromdevice>
 800e536:	f89d 300d 	ldrb.w	r3, [sp, #13]
 800e53a:	f89d 000c 	ldrb.w	r0, [sp, #12]
 800e53e:	eb00 2003 	add.w	r0, r0, r3, lsl #8
 800e542:	b280      	uxth	r0, r0
 800e544:	b005      	add	sp, #20
 800e546:	f85d fb04 	ldr.w	pc, [sp], #4

0800e54a <ull_getrxantennadelay>:
 800e54a:	b508      	push	{r3, lr}
 800e54c:	2200      	movs	r2, #0
 800e54e:	f44f 2160 	mov.w	r1, #917504	; 0xe0000
 800e552:	f7ff ffe8 	bl	800e526 <dwt_read16bitoffsetreg>
 800e556:	bd08      	pop	{r3, pc}

0800e558 <ull_gettxantennadelay>:
 800e558:	b508      	push	{r3, lr}
 800e55a:	2200      	movs	r2, #0
 800e55c:	217c      	movs	r1, #124	; 0x7c
 800e55e:	f7ff ffe2 	bl	800e526 <dwt_read16bitoffsetreg>
 800e562:	bd08      	pop	{r3, pc}

0800e564 <ull_readclockoffset>:
 800e564:	b508      	push	{r3, lr}
 800e566:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800e568:	7b9b      	ldrb	r3, [r3, #14]
 800e56a:	2b01      	cmp	r3, #1
 800e56c:	d00a      	beq.n	800e584 <ull_readclockoffset+0x20>
 800e56e:	2b03      	cmp	r3, #3
 800e570:	d10e      	bne.n	800e590 <ull_readclockoffset+0x2c>
 800e572:	220c      	movs	r2, #12
 800e574:	f44f 11f0 	mov.w	r1, #1966080	; 0x1e0000
 800e578:	f7ff ffd5 	bl	800e526 <dwt_read16bitoffsetreg>
 800e57c:	b200      	sxth	r0, r0
 800e57e:	f340 000c 	sbfx	r0, r0, #0, #13
 800e582:	bd08      	pop	{r3, pc}
 800e584:	2200      	movs	r2, #0
 800e586:	4905      	ldr	r1, [pc, #20]	; (800e59c <ull_readclockoffset+0x38>)
 800e588:	f7ff ffcd 	bl	800e526 <dwt_read16bitoffsetreg>
 800e58c:	b200      	sxth	r0, r0
 800e58e:	e7f6      	b.n	800e57e <ull_readclockoffset+0x1a>
 800e590:	2200      	movs	r2, #0
 800e592:	4903      	ldr	r1, [pc, #12]	; (800e5a0 <ull_readclockoffset+0x3c>)
 800e594:	f7ff ffc7 	bl	800e526 <dwt_read16bitoffsetreg>
 800e598:	b200      	sxth	r0, r0
 800e59a:	e7f0      	b.n	800e57e <ull_readclockoffset+0x1a>
 800e59c:	0018000c 	.word	0x0018000c
 800e5a0:	000c0020 	.word	0x000c0020

0800e5a4 <dwt_read8bitoffsetreg>:
 800e5a4:	b500      	push	{lr}
 800e5a6:	b085      	sub	sp, #20
 800e5a8:	f10d 030f 	add.w	r3, sp, #15
 800e5ac:	9300      	str	r3, [sp, #0]
 800e5ae:	2301      	movs	r3, #1
 800e5b0:	b292      	uxth	r2, r2
 800e5b2:	f7ff ff98 	bl	800e4e6 <dwt_readfromdevice>
 800e5b6:	f89d 000f 	ldrb.w	r0, [sp, #15]
 800e5ba:	b005      	add	sp, #20
 800e5bc:	f85d fb04 	ldr.w	pc, [sp], #4

0800e5c0 <ull_readcarrierintegrator>:
 800e5c0:	b500      	push	{lr}
 800e5c2:	b085      	sub	sp, #20
 800e5c4:	ab03      	add	r3, sp, #12
 800e5c6:	9300      	str	r3, [sp, #0]
 800e5c8:	2303      	movs	r3, #3
 800e5ca:	2200      	movs	r2, #0
 800e5cc:	490b      	ldr	r1, [pc, #44]	; (800e5fc <ull_readcarrierintegrator+0x3c>)
 800e5ce:	f7ff ff8a 	bl	800e4e6 <dwt_readfromdevice>
 800e5d2:	f89d 300e 	ldrb.w	r3, [sp, #14]
 800e5d6:	f89d 000d 	ldrb.w	r0, [sp, #13]
 800e5da:	eb00 2303 	add.w	r3, r0, r3, lsl #8
 800e5de:	f89d 000c 	ldrb.w	r0, [sp, #12]
 800e5e2:	eb00 2003 	add.w	r0, r0, r3, lsl #8
 800e5e6:	f410 1f80 	tst.w	r0, #1048576	; 0x100000
 800e5ea:	bf1c      	itt	ne
 800e5ec:	ea6f 3000 	mvnne.w	r0, r0, lsl #12
 800e5f0:	ea6f 3010 	mvnne.w	r0, r0, lsr #12
 800e5f4:	b005      	add	sp, #20
 800e5f6:	f85d fb04 	ldr.w	pc, [sp], #4
 800e5fa:	bf00      	nop
 800e5fc:	00060029 	.word	0x00060029

0800e600 <ull_readdiagnostics>:
 800e600:	b530      	push	{r4, r5, lr}
 800e602:	b0bd      	sub	sp, #244	; 0xf4
 800e604:	4605      	mov	r5, r0
 800e606:	460c      	mov	r4, r1
 800e608:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800e60a:	7b9a      	ldrb	r2, [r3, #14]
 800e60c:	2a01      	cmp	r2, #1
 800e60e:	d01c      	beq.n	800e64a <ull_readdiagnostics+0x4a>
 800e610:	2a03      	cmp	r2, #3
 800e612:	f040 81f1 	bne.w	800e9f8 <ull_readdiagnostics+0x3f8>
 800e616:	7d9b      	ldrb	r3, [r3, #22]
 800e618:	f013 0f08 	tst.w	r3, #8
 800e61c:	d10c      	bne.n	800e638 <ull_readdiagnostics+0x38>
 800e61e:	f013 0f04 	tst.w	r3, #4
 800e622:	ab02      	add	r3, sp, #8
 800e624:	9300      	str	r3, [sp, #0]
 800e626:	bf14      	ite	ne
 800e628:	2338      	movne	r3, #56	; 0x38
 800e62a:	2320      	moveq	r3, #32
 800e62c:	2200      	movs	r2, #0
 800e62e:	f44f 11f0 	mov.w	r1, #1966080	; 0x1e0000
 800e632:	f7ff ff58 	bl	800e4e6 <dwt_readfromdevice>
 800e636:	e019      	b.n	800e66c <ull_readdiagnostics+0x6c>
 800e638:	ab02      	add	r3, sp, #8
 800e63a:	9300      	str	r3, [sp, #0]
 800e63c:	23e8      	movs	r3, #232	; 0xe8
 800e63e:	2200      	movs	r2, #0
 800e640:	f44f 11f0 	mov.w	r1, #1966080	; 0x1e0000
 800e644:	f7ff ff4f 	bl	800e4e6 <dwt_readfromdevice>
 800e648:	e010      	b.n	800e66c <ull_readdiagnostics+0x6c>
 800e64a:	7d9b      	ldrb	r3, [r3, #22]
 800e64c:	f013 0f08 	tst.w	r3, #8
 800e650:	f040 81c9 	bne.w	800e9e6 <ull_readdiagnostics+0x3e6>
 800e654:	f013 0f04 	tst.w	r3, #4
 800e658:	ab02      	add	r3, sp, #8
 800e65a:	9300      	str	r3, [sp, #0]
 800e65c:	bf14      	ite	ne
 800e65e:	2338      	movne	r3, #56	; 0x38
 800e660:	2320      	moveq	r3, #32
 800e662:	2200      	movs	r2, #0
 800e664:	f44f 11c0 	mov.w	r1, #1572864	; 0x180000
 800e668:	f7ff ff3d 	bl	800e4e6 <dwt_readfromdevice>
 800e66c:	f10d 0217 	add.w	r2, sp, #23
 800e670:	f104 031a 	add.w	r3, r4, #26
 800e674:	f104 0020 	add.w	r0, r4, #32
 800e678:	f812 1f01 	ldrb.w	r1, [r2, #1]!
 800e67c:	f803 1b01 	strb.w	r1, [r3], #1
 800e680:	4283      	cmp	r3, r0
 800e682:	d1f9      	bne.n	800e678 <ull_readdiagnostics+0x78>
 800e684:	f89d 2015 	ldrb.w	r2, [sp, #21]
 800e688:	f89d 3014 	ldrb.w	r3, [sp, #20]
 800e68c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800e690:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800e694:	8463      	strh	r3, [r4, #34]	; 0x22
 800e696:	f89d 201f 	ldrb.w	r2, [sp, #31]
 800e69a:	f89d 301e 	ldrb.w	r3, [sp, #30]
 800e69e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800e6a2:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800e6a6:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 800e6aa:	bf1c      	itt	ne
 800e6ac:	ea6f 4383 	mvnne.w	r3, r3, lsl #18
 800e6b0:	ea6f 4393 	mvnne.w	r3, r3, lsr #18
 800e6b4:	8423      	strh	r3, [r4, #32]
 800e6b6:	f89d 2025 	ldrb.w	r2, [sp, #37]	; 0x25
 800e6ba:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
 800e6be:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800e6c2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800e6c6:	87e3      	strh	r3, [r4, #62]	; 0x3e
 800e6c8:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 800e6ca:	7d9b      	ldrb	r3, [r3, #22]
 800e6cc:	f013 0f02 	tst.w	r3, #2
 800e6d0:	f040 817e 	bne.w	800e9d0 <ull_readdiagnostics+0x3d0>
 800e6d4:	aa0a      	add	r2, sp, #40	; 0x28
 800e6d6:	1e63      	subs	r3, r4, #1
 800e6d8:	1d20      	adds	r0, r4, #4
 800e6da:	f812 1b01 	ldrb.w	r1, [r2], #1
 800e6de:	f803 1f01 	strb.w	r1, [r3, #1]!
 800e6e2:	79d1      	ldrb	r1, [r2, #7]
 800e6e4:	7219      	strb	r1, [r3, #8]
 800e6e6:	7bd1      	ldrb	r1, [r2, #15]
 800e6e8:	7459      	strb	r1, [r3, #17]
 800e6ea:	4283      	cmp	r3, r0
 800e6ec:	d1f5      	bne.n	800e6da <ull_readdiagnostics+0xda>
 800e6ee:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
 800e6f2:	7163      	strb	r3, [r4, #5]
 800e6f4:	f89d 202e 	ldrb.w	r2, [sp, #46]	; 0x2e
 800e6f8:	f89d 302d 	ldrb.w	r3, [sp, #45]	; 0x2d
 800e6fc:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800e700:	80e3      	strh	r3, [r4, #6]
 800e702:	f89d 2037 	ldrb.w	r2, [sp, #55]	; 0x37
 800e706:	f89d 3036 	ldrb.w	r3, [sp, #54]	; 0x36
 800e70a:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 800e70e:	f3c3 13cf 	ubfx	r3, r3, #7, #16
 800e712:	f8a4 300d 	strh.w	r3, [r4, #13]
 800e716:	f89d 2032 	ldrb.w	r2, [sp, #50]	; 0x32
 800e71a:	f89d 3031 	ldrb.w	r3, [sp, #49]	; 0x31
 800e71e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800e722:	f8a4 300f 	strh.w	r3, [r4, #15]
 800e726:	f89d 203f 	ldrb.w	r2, [sp, #63]	; 0x3f
 800e72a:	f89d 303e 	ldrb.w	r3, [sp, #62]	; 0x3e
 800e72e:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 800e732:	f3c3 13cf 	ubfx	r3, r3, #7, #16
 800e736:	82e3      	strh	r3, [r4, #22]
 800e738:	f89d 203a 	ldrb.w	r2, [sp, #58]	; 0x3a
 800e73c:	f89d 3039 	ldrb.w	r3, [sp, #57]	; 0x39
 800e740:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800e744:	8323      	strh	r3, [r4, #24]
 800e746:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 800e748:	7d9b      	ldrb	r3, [r3, #22]
 800e74a:	f013 0f04 	tst.w	r3, #4
 800e74e:	f040 813f 	bne.w	800e9d0 <ull_readdiagnostics+0x3d0>
 800e752:	f89d 2043 	ldrb.w	r2, [sp, #67]	; 0x43
 800e756:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
 800e75a:	041b      	lsls	r3, r3, #16
 800e75c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800e760:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
 800e764:	4313      	orrs	r3, r2
 800e766:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
 800e76a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800e76e:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
 800e772:	6263      	str	r3, [r4, #36]	; 0x24
 800e774:	f89d 2047 	ldrb.w	r2, [sp, #71]	; 0x47
 800e778:	f89d 3046 	ldrb.w	r3, [sp, #70]	; 0x46
 800e77c:	041b      	lsls	r3, r3, #16
 800e77e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800e782:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
 800e786:	4313      	orrs	r3, r2
 800e788:	f89d 2045 	ldrb.w	r2, [sp, #69]	; 0x45
 800e78c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800e790:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800e794:	62a3      	str	r3, [r4, #40]	; 0x28
 800e796:	f89d 204b 	ldrb.w	r2, [sp, #75]	; 0x4b
 800e79a:	f89d 304a 	ldrb.w	r3, [sp, #74]	; 0x4a
 800e79e:	041b      	lsls	r3, r3, #16
 800e7a0:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800e7a4:	f89d 2048 	ldrb.w	r2, [sp, #72]	; 0x48
 800e7a8:	4313      	orrs	r3, r2
 800e7aa:	f89d 2049 	ldrb.w	r2, [sp, #73]	; 0x49
 800e7ae:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800e7b2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e7b6:	62e3      	str	r3, [r4, #44]	; 0x2c
 800e7b8:	f89d 204f 	ldrb.w	r2, [sp, #79]	; 0x4f
 800e7bc:	f89d 304e 	ldrb.w	r3, [sp, #78]	; 0x4e
 800e7c0:	041b      	lsls	r3, r3, #16
 800e7c2:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800e7c6:	f89d 204c 	ldrb.w	r2, [sp, #76]	; 0x4c
 800e7ca:	4313      	orrs	r3, r2
 800e7cc:	f89d 204d 	ldrb.w	r2, [sp, #77]	; 0x4d
 800e7d0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800e7d4:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800e7d8:	6323      	str	r3, [r4, #48]	; 0x30
 800e7da:	f89d 2053 	ldrb.w	r2, [sp, #83]	; 0x53
 800e7de:	f89d 3052 	ldrb.w	r3, [sp, #82]	; 0x52
 800e7e2:	041b      	lsls	r3, r3, #16
 800e7e4:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800e7e8:	f89d 2050 	ldrb.w	r2, [sp, #80]	; 0x50
 800e7ec:	4313      	orrs	r3, r2
 800e7ee:	f89d 2051 	ldrb.w	r2, [sp, #81]	; 0x51
 800e7f2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800e7f6:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800e7fa:	6363      	str	r3, [r4, #52]	; 0x34
 800e7fc:	f89d 2057 	ldrb.w	r2, [sp, #87]	; 0x57
 800e800:	f89d 3056 	ldrb.w	r3, [sp, #86]	; 0x56
 800e804:	041b      	lsls	r3, r3, #16
 800e806:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800e80a:	f89d 2054 	ldrb.w	r2, [sp, #84]	; 0x54
 800e80e:	4313      	orrs	r3, r2
 800e810:	f89d 2055 	ldrb.w	r2, [sp, #85]	; 0x55
 800e814:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800e818:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800e81c:	63a3      	str	r3, [r4, #56]	; 0x38
 800e81e:	f89d 2065 	ldrb.w	r2, [sp, #101]	; 0x65
 800e822:	f89d 3064 	ldrb.w	r3, [sp, #100]	; 0x64
 800e826:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800e82a:	87a3      	strh	r3, [r4, #60]	; 0x3c
 800e82c:	f89d 2077 	ldrb.w	r2, [sp, #119]	; 0x77
 800e830:	f89d 3076 	ldrb.w	r3, [sp, #118]	; 0x76
 800e834:	041b      	lsls	r3, r3, #16
 800e836:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800e83a:	f89d 2074 	ldrb.w	r2, [sp, #116]	; 0x74
 800e83e:	4313      	orrs	r3, r2
 800e840:	f89d 2075 	ldrb.w	r2, [sp, #117]	; 0x75
 800e844:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800e848:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 800e84c:	6423      	str	r3, [r4, #64]	; 0x40
 800e84e:	f89d 207b 	ldrb.w	r2, [sp, #123]	; 0x7b
 800e852:	f89d 307a 	ldrb.w	r3, [sp, #122]	; 0x7a
 800e856:	041b      	lsls	r3, r3, #16
 800e858:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800e85c:	f89d 2078 	ldrb.w	r2, [sp, #120]	; 0x78
 800e860:	4313      	orrs	r3, r2
 800e862:	f89d 2079 	ldrb.w	r2, [sp, #121]	; 0x79
 800e866:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800e86a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e86e:	6463      	str	r3, [r4, #68]	; 0x44
 800e870:	f89d 207f 	ldrb.w	r2, [sp, #127]	; 0x7f
 800e874:	f89d 307e 	ldrb.w	r3, [sp, #126]	; 0x7e
 800e878:	041b      	lsls	r3, r3, #16
 800e87a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800e87e:	f89d 207c 	ldrb.w	r2, [sp, #124]	; 0x7c
 800e882:	4313      	orrs	r3, r2
 800e884:	f89d 207d 	ldrb.w	r2, [sp, #125]	; 0x7d
 800e888:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800e88c:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800e890:	64a3      	str	r3, [r4, #72]	; 0x48
 800e892:	f89d 2083 	ldrb.w	r2, [sp, #131]	; 0x83
 800e896:	f89d 3082 	ldrb.w	r3, [sp, #130]	; 0x82
 800e89a:	041b      	lsls	r3, r3, #16
 800e89c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800e8a0:	f89d 2080 	ldrb.w	r2, [sp, #128]	; 0x80
 800e8a4:	4313      	orrs	r3, r2
 800e8a6:	f89d 2081 	ldrb.w	r2, [sp, #129]	; 0x81
 800e8aa:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800e8ae:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800e8b2:	64e3      	str	r3, [r4, #76]	; 0x4c
 800e8b4:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 800e8b8:	f89d 3086 	ldrb.w	r3, [sp, #134]	; 0x86
 800e8bc:	041b      	lsls	r3, r3, #16
 800e8be:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800e8c2:	f89d 2084 	ldrb.w	r2, [sp, #132]	; 0x84
 800e8c6:	4313      	orrs	r3, r2
 800e8c8:	f89d 2085 	ldrb.w	r2, [sp, #133]	; 0x85
 800e8cc:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800e8d0:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800e8d4:	6523      	str	r3, [r4, #80]	; 0x50
 800e8d6:	f89d 2095 	ldrb.w	r2, [sp, #149]	; 0x95
 800e8da:	f89d 3094 	ldrb.w	r3, [sp, #148]	; 0x94
 800e8de:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800e8e2:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800e8e6:	f8a4 3054 	strh.w	r3, [r4, #84]	; 0x54
 800e8ea:	f89d 20a5 	ldrb.w	r2, [sp, #165]	; 0xa5
 800e8ee:	f89d 30a4 	ldrb.w	r3, [sp, #164]	; 0xa4
 800e8f2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800e8f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800e8fa:	f8a4 3056 	strh.w	r3, [r4, #86]	; 0x56
 800e8fe:	f89d 20bf 	ldrb.w	r2, [sp, #191]	; 0xbf
 800e902:	f89d 30be 	ldrb.w	r3, [sp, #190]	; 0xbe
 800e906:	041b      	lsls	r3, r3, #16
 800e908:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800e90c:	f89d 20bc 	ldrb.w	r2, [sp, #188]	; 0xbc
 800e910:	4313      	orrs	r3, r2
 800e912:	f89d 20bd 	ldrb.w	r2, [sp, #189]	; 0xbd
 800e916:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800e91a:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 800e91e:	65a3      	str	r3, [r4, #88]	; 0x58
 800e920:	f89d 20c3 	ldrb.w	r2, [sp, #195]	; 0xc3
 800e924:	f89d 30c2 	ldrb.w	r3, [sp, #194]	; 0xc2
 800e928:	041b      	lsls	r3, r3, #16
 800e92a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800e92e:	f89d 20c0 	ldrb.w	r2, [sp, #192]	; 0xc0
 800e932:	4313      	orrs	r3, r2
 800e934:	f89d 20c1 	ldrb.w	r2, [sp, #193]	; 0xc1
 800e938:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800e93c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e940:	65e3      	str	r3, [r4, #92]	; 0x5c
 800e942:	f89d 20c7 	ldrb.w	r2, [sp, #199]	; 0xc7
 800e946:	f89d 30c6 	ldrb.w	r3, [sp, #198]	; 0xc6
 800e94a:	041b      	lsls	r3, r3, #16
 800e94c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800e950:	f89d 20c4 	ldrb.w	r2, [sp, #196]	; 0xc4
 800e954:	4313      	orrs	r3, r2
 800e956:	f89d 20c5 	ldrb.w	r2, [sp, #197]	; 0xc5
 800e95a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800e95e:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800e962:	6623      	str	r3, [r4, #96]	; 0x60
 800e964:	f89d 20cb 	ldrb.w	r2, [sp, #203]	; 0xcb
 800e968:	f89d 30ca 	ldrb.w	r3, [sp, #202]	; 0xca
 800e96c:	041b      	lsls	r3, r3, #16
 800e96e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800e972:	f89d 20c8 	ldrb.w	r2, [sp, #200]	; 0xc8
 800e976:	4313      	orrs	r3, r2
 800e978:	f89d 20c9 	ldrb.w	r2, [sp, #201]	; 0xc9
 800e97c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800e980:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800e984:	6663      	str	r3, [r4, #100]	; 0x64
 800e986:	f89d 20cf 	ldrb.w	r2, [sp, #207]	; 0xcf
 800e98a:	f89d 30ce 	ldrb.w	r3, [sp, #206]	; 0xce
 800e98e:	041b      	lsls	r3, r3, #16
 800e990:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800e994:	f89d 20cc 	ldrb.w	r2, [sp, #204]	; 0xcc
 800e998:	4313      	orrs	r3, r2
 800e99a:	f89d 20cd 	ldrb.w	r2, [sp, #205]	; 0xcd
 800e99e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800e9a2:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800e9a6:	66a3      	str	r3, [r4, #104]	; 0x68
 800e9a8:	f89d 20dd 	ldrb.w	r2, [sp, #221]	; 0xdd
 800e9ac:	f89d 30dc 	ldrb.w	r3, [sp, #220]	; 0xdc
 800e9b0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800e9b4:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800e9b8:	f8a4 306c 	strh.w	r3, [r4, #108]	; 0x6c
 800e9bc:	f89d 20ed 	ldrb.w	r2, [sp, #237]	; 0xed
 800e9c0:	f89d 30ec 	ldrb.w	r3, [sp, #236]	; 0xec
 800e9c4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800e9c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800e9cc:	f8a4 306e 	strh.w	r3, [r4, #110]	; 0x6e
 800e9d0:	f994 301b 	ldrsb.w	r3, [r4, #27]
 800e9d4:	2b00      	cmp	r3, #0
 800e9d6:	f2c0 81d0 	blt.w	800ed7a <ull_readdiagnostics+0x77a>
 800e9da:	7fe3      	ldrb	r3, [r4, #31]
 800e9dc:	f003 0301 	and.w	r3, r3, #1
 800e9e0:	77e3      	strb	r3, [r4, #31]
 800e9e2:	b03d      	add	sp, #244	; 0xf4
 800e9e4:	bd30      	pop	{r4, r5, pc}
 800e9e6:	ab02      	add	r3, sp, #8
 800e9e8:	9300      	str	r3, [sp, #0]
 800e9ea:	23e8      	movs	r3, #232	; 0xe8
 800e9ec:	2200      	movs	r2, #0
 800e9ee:	f44f 11c0 	mov.w	r1, #1572864	; 0x180000
 800e9f2:	f7ff fd78 	bl	800e4e6 <dwt_readfromdevice>
 800e9f6:	e639      	b.n	800e66c <ull_readdiagnostics+0x6c>
 800e9f8:	7d9b      	ldrb	r3, [r3, #22]
 800e9fa:	f013 0f01 	tst.w	r3, #1
 800e9fe:	f000 81b3 	beq.w	800ed68 <ull_readdiagnostics+0x768>
 800ea02:	ab02      	add	r3, sp, #8
 800ea04:	9300      	str	r3, [sp, #0]
 800ea06:	236c      	movs	r3, #108	; 0x6c
 800ea08:	2200      	movs	r2, #0
 800ea0a:	f44f 2140 	mov.w	r1, #786432	; 0xc0000
 800ea0e:	f7ff fd6a 	bl	800e4e6 <dwt_readfromdevice>
 800ea12:	ab1d      	add	r3, sp, #116	; 0x74
 800ea14:	9300      	str	r3, [sp, #0]
 800ea16:	236c      	movs	r3, #108	; 0x6c
 800ea18:	2200      	movs	r2, #0
 800ea1a:	f44f 2150 	mov.w	r1, #851968	; 0xd0000
 800ea1e:	4628      	mov	r0, r5
 800ea20:	f7ff fd61 	bl	800e4e6 <dwt_readfromdevice>
 800ea24:	aa02      	add	r2, sp, #8
 800ea26:	1e63      	subs	r3, r4, #1
 800ea28:	1d20      	adds	r0, r4, #4
 800ea2a:	f812 1b01 	ldrb.w	r1, [r2], #1
 800ea2e:	f803 1f01 	strb.w	r1, [r3, #1]!
 800ea32:	79d1      	ldrb	r1, [r2, #7]
 800ea34:	7219      	strb	r1, [r3, #8]
 800ea36:	7bd1      	ldrb	r1, [r2, #15]
 800ea38:	7459      	strb	r1, [r3, #17]
 800ea3a:	7dd1      	ldrb	r1, [r2, #23]
 800ea3c:	7699      	strb	r1, [r3, #26]
 800ea3e:	4283      	cmp	r3, r0
 800ea40:	d1f3      	bne.n	800ea2a <ull_readdiagnostics+0x42a>
 800ea42:	f89d 3025 	ldrb.w	r3, [sp, #37]	; 0x25
 800ea46:	77e3      	strb	r3, [r4, #31]
 800ea48:	f89d 300f 	ldrb.w	r3, [sp, #15]
 800ea4c:	7163      	strb	r3, [r4, #5]
 800ea4e:	f89d 200e 	ldrb.w	r2, [sp, #14]
 800ea52:	f89d 300d 	ldrb.w	r3, [sp, #13]
 800ea56:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800ea5a:	80e3      	strh	r3, [r4, #6]
 800ea5c:	f89d 3016 	ldrb.w	r3, [sp, #22]
 800ea60:	f89d 2017 	ldrb.w	r2, [sp, #23]
 800ea64:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
 800ea68:	f3c2 12cf 	ubfx	r2, r2, #7, #16
 800ea6c:	f8a4 200d 	strh.w	r2, [r4, #13]
 800ea70:	f89d 2015 	ldrb.w	r2, [sp, #21]
 800ea74:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 800ea78:	f8a4 200f 	strh.w	r2, [r4, #15]
 800ea7c:	f89d 201f 	ldrb.w	r2, [sp, #31]
 800ea80:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800ea84:	f3c3 13cf 	ubfx	r3, r3, #7, #16
 800ea88:	82e3      	strh	r3, [r4, #22]
 800ea8a:	f89d 201e 	ldrb.w	r2, [sp, #30]
 800ea8e:	f89d 301d 	ldrb.w	r3, [sp, #29]
 800ea92:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800ea96:	8323      	strh	r3, [r4, #24]
 800ea98:	f89d 2027 	ldrb.w	r2, [sp, #39]	; 0x27
 800ea9c:	f89d 3026 	ldrb.w	r3, [sp, #38]	; 0x26
 800eaa0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800eaa4:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800eaa8:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 800eaac:	bf1c      	itt	ne
 800eaae:	ea6f 4383 	mvnne.w	r3, r3, lsl #18
 800eab2:	ea6f 4393 	mvnne.w	r3, r3, lsr #18
 800eab6:	8423      	strh	r3, [r4, #32]
 800eab8:	f89d 2029 	ldrb.w	r2, [sp, #41]	; 0x29
 800eabc:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
 800eac0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800eac4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800eac8:	8463      	strh	r3, [r4, #34]	; 0x22
 800eaca:	f89d 202f 	ldrb.w	r2, [sp, #47]	; 0x2f
 800eace:	f89d 302e 	ldrb.w	r3, [sp, #46]	; 0x2e
 800ead2:	041b      	lsls	r3, r3, #16
 800ead4:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800ead8:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 800eadc:	4313      	orrs	r3, r2
 800eade:	f89d 202d 	ldrb.w	r2, [sp, #45]	; 0x2d
 800eae2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800eae6:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
 800eaea:	6263      	str	r3, [r4, #36]	; 0x24
 800eaec:	6d2b      	ldr	r3, [r5, #80]	; 0x50
 800eaee:	7d9b      	ldrb	r3, [r3, #22]
 800eaf0:	f013 0f01 	tst.w	r3, #1
 800eaf4:	f43f af6c 	beq.w	800e9d0 <ull_readdiagnostics+0x3d0>
 800eaf8:	f89d 2033 	ldrb.w	r2, [sp, #51]	; 0x33
 800eafc:	f89d 3032 	ldrb.w	r3, [sp, #50]	; 0x32
 800eb00:	041b      	lsls	r3, r3, #16
 800eb02:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800eb06:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
 800eb0a:	4313      	orrs	r3, r2
 800eb0c:	f89d 2031 	ldrb.w	r2, [sp, #49]	; 0x31
 800eb10:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800eb14:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800eb18:	62a3      	str	r3, [r4, #40]	; 0x28
 800eb1a:	f89d 2037 	ldrb.w	r2, [sp, #55]	; 0x37
 800eb1e:	f89d 3036 	ldrb.w	r3, [sp, #54]	; 0x36
 800eb22:	041b      	lsls	r3, r3, #16
 800eb24:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800eb28:	f89d 2034 	ldrb.w	r2, [sp, #52]	; 0x34
 800eb2c:	4313      	orrs	r3, r2
 800eb2e:	f89d 2035 	ldrb.w	r2, [sp, #53]	; 0x35
 800eb32:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800eb36:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800eb3a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800eb3c:	f89d 203b 	ldrb.w	r2, [sp, #59]	; 0x3b
 800eb40:	f89d 303a 	ldrb.w	r3, [sp, #58]	; 0x3a
 800eb44:	041b      	lsls	r3, r3, #16
 800eb46:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800eb4a:	f89d 2038 	ldrb.w	r2, [sp, #56]	; 0x38
 800eb4e:	4313      	orrs	r3, r2
 800eb50:	f89d 2039 	ldrb.w	r2, [sp, #57]	; 0x39
 800eb54:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800eb58:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800eb5c:	6323      	str	r3, [r4, #48]	; 0x30
 800eb5e:	f89d 203f 	ldrb.w	r2, [sp, #63]	; 0x3f
 800eb62:	f89d 303e 	ldrb.w	r3, [sp, #62]	; 0x3e
 800eb66:	041b      	lsls	r3, r3, #16
 800eb68:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800eb6c:	f89d 203c 	ldrb.w	r2, [sp, #60]	; 0x3c
 800eb70:	4313      	orrs	r3, r2
 800eb72:	f89d 203d 	ldrb.w	r2, [sp, #61]	; 0x3d
 800eb76:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800eb7a:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800eb7e:	6363      	str	r3, [r4, #52]	; 0x34
 800eb80:	f89d 2043 	ldrb.w	r2, [sp, #67]	; 0x43
 800eb84:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
 800eb88:	041b      	lsls	r3, r3, #16
 800eb8a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800eb8e:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
 800eb92:	4313      	orrs	r3, r2
 800eb94:	f89d 2041 	ldrb.w	r2, [sp, #65]	; 0x41
 800eb98:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800eb9c:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800eba0:	63a3      	str	r3, [r4, #56]	; 0x38
 800eba2:	f89d 2051 	ldrb.w	r2, [sp, #81]	; 0x51
 800eba6:	f89d 3050 	ldrb.w	r3, [sp, #80]	; 0x50
 800ebaa:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800ebae:	87a3      	strh	r3, [r4, #60]	; 0x3c
 800ebb0:	f89d 2061 	ldrb.w	r2, [sp, #97]	; 0x61
 800ebb4:	f89d 3060 	ldrb.w	r3, [sp, #96]	; 0x60
 800ebb8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800ebbc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800ebc0:	87e3      	strh	r3, [r4, #62]	; 0x3e
 800ebc2:	f89d 2067 	ldrb.w	r2, [sp, #103]	; 0x67
 800ebc6:	f89d 3066 	ldrb.w	r3, [sp, #102]	; 0x66
 800ebca:	041b      	lsls	r3, r3, #16
 800ebcc:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800ebd0:	f89d 2064 	ldrb.w	r2, [sp, #100]	; 0x64
 800ebd4:	4313      	orrs	r3, r2
 800ebd6:	f89d 2065 	ldrb.w	r2, [sp, #101]	; 0x65
 800ebda:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800ebde:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 800ebe2:	6423      	str	r3, [r4, #64]	; 0x40
 800ebe4:	f89d 206b 	ldrb.w	r2, [sp, #107]	; 0x6b
 800ebe8:	f89d 306a 	ldrb.w	r3, [sp, #106]	; 0x6a
 800ebec:	041b      	lsls	r3, r3, #16
 800ebee:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800ebf2:	f89d 2068 	ldrb.w	r2, [sp, #104]	; 0x68
 800ebf6:	4313      	orrs	r3, r2
 800ebf8:	f89d 2069 	ldrb.w	r2, [sp, #105]	; 0x69
 800ebfc:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800ec00:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ec04:	6463      	str	r3, [r4, #68]	; 0x44
 800ec06:	f89d 206f 	ldrb.w	r2, [sp, #111]	; 0x6f
 800ec0a:	f89d 306e 	ldrb.w	r3, [sp, #110]	; 0x6e
 800ec0e:	041b      	lsls	r3, r3, #16
 800ec10:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800ec14:	f89d 206c 	ldrb.w	r2, [sp, #108]	; 0x6c
 800ec18:	4313      	orrs	r3, r2
 800ec1a:	f89d 206d 	ldrb.w	r2, [sp, #109]	; 0x6d
 800ec1e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800ec22:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800ec26:	64a3      	str	r3, [r4, #72]	; 0x48
 800ec28:	f89d 2073 	ldrb.w	r2, [sp, #115]	; 0x73
 800ec2c:	f89d 3072 	ldrb.w	r3, [sp, #114]	; 0x72
 800ec30:	041b      	lsls	r3, r3, #16
 800ec32:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800ec36:	f89d 2070 	ldrb.w	r2, [sp, #112]	; 0x70
 800ec3a:	4313      	orrs	r3, r2
 800ec3c:	f89d 2071 	ldrb.w	r2, [sp, #113]	; 0x71
 800ec40:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800ec44:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800ec48:	64e3      	str	r3, [r4, #76]	; 0x4c
 800ec4a:	f89d 2077 	ldrb.w	r2, [sp, #119]	; 0x77
 800ec4e:	f89d 3076 	ldrb.w	r3, [sp, #118]	; 0x76
 800ec52:	041b      	lsls	r3, r3, #16
 800ec54:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800ec58:	f89d 2074 	ldrb.w	r2, [sp, #116]	; 0x74
 800ec5c:	4313      	orrs	r3, r2
 800ec5e:	f89d 2075 	ldrb.w	r2, [sp, #117]	; 0x75
 800ec62:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800ec66:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800ec6a:	6523      	str	r3, [r4, #80]	; 0x50
 800ec6c:	f89d 2085 	ldrb.w	r2, [sp, #133]	; 0x85
 800ec70:	f89d 3084 	ldrb.w	r3, [sp, #132]	; 0x84
 800ec74:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800ec78:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800ec7c:	f8a4 3054 	strh.w	r3, [r4, #84]	; 0x54
 800ec80:	f89d 2095 	ldrb.w	r2, [sp, #149]	; 0x95
 800ec84:	f89d 3094 	ldrb.w	r3, [sp, #148]	; 0x94
 800ec88:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800ec8c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800ec90:	f8a4 3056 	strh.w	r3, [r4, #86]	; 0x56
 800ec94:	f89d 20af 	ldrb.w	r2, [sp, #175]	; 0xaf
 800ec98:	f89d 30ae 	ldrb.w	r3, [sp, #174]	; 0xae
 800ec9c:	041b      	lsls	r3, r3, #16
 800ec9e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800eca2:	f89d 20ac 	ldrb.w	r2, [sp, #172]	; 0xac
 800eca6:	4313      	orrs	r3, r2
 800eca8:	f89d 20ad 	ldrb.w	r2, [sp, #173]	; 0xad
 800ecac:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800ecb0:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 800ecb4:	65a3      	str	r3, [r4, #88]	; 0x58
 800ecb6:	f89d 20b3 	ldrb.w	r2, [sp, #179]	; 0xb3
 800ecba:	f89d 30b2 	ldrb.w	r3, [sp, #178]	; 0xb2
 800ecbe:	041b      	lsls	r3, r3, #16
 800ecc0:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800ecc4:	f89d 20b0 	ldrb.w	r2, [sp, #176]	; 0xb0
 800ecc8:	4313      	orrs	r3, r2
 800ecca:	f89d 20b1 	ldrb.w	r2, [sp, #177]	; 0xb1
 800ecce:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800ecd2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ecd6:	65e3      	str	r3, [r4, #92]	; 0x5c
 800ecd8:	f89d 20b7 	ldrb.w	r2, [sp, #183]	; 0xb7
 800ecdc:	f89d 30b6 	ldrb.w	r3, [sp, #182]	; 0xb6
 800ece0:	041b      	lsls	r3, r3, #16
 800ece2:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800ece6:	f89d 20b4 	ldrb.w	r2, [sp, #180]	; 0xb4
 800ecea:	4313      	orrs	r3, r2
 800ecec:	f89d 20b5 	ldrb.w	r2, [sp, #181]	; 0xb5
 800ecf0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800ecf4:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800ecf8:	6623      	str	r3, [r4, #96]	; 0x60
 800ecfa:	f89d 20bb 	ldrb.w	r2, [sp, #187]	; 0xbb
 800ecfe:	f89d 30ba 	ldrb.w	r3, [sp, #186]	; 0xba
 800ed02:	041b      	lsls	r3, r3, #16
 800ed04:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800ed08:	f89d 20b8 	ldrb.w	r2, [sp, #184]	; 0xb8
 800ed0c:	4313      	orrs	r3, r2
 800ed0e:	f89d 20b9 	ldrb.w	r2, [sp, #185]	; 0xb9
 800ed12:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800ed16:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800ed1a:	6663      	str	r3, [r4, #100]	; 0x64
 800ed1c:	f89d 20bf 	ldrb.w	r2, [sp, #191]	; 0xbf
 800ed20:	f89d 30be 	ldrb.w	r3, [sp, #190]	; 0xbe
 800ed24:	041b      	lsls	r3, r3, #16
 800ed26:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 800ed2a:	f89d 20bc 	ldrb.w	r2, [sp, #188]	; 0xbc
 800ed2e:	4313      	orrs	r3, r2
 800ed30:	f89d 20bd 	ldrb.w	r2, [sp, #189]	; 0xbd
 800ed34:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800ed38:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800ed3c:	66a3      	str	r3, [r4, #104]	; 0x68
 800ed3e:	f89d 20cd 	ldrb.w	r2, [sp, #205]	; 0xcd
 800ed42:	f89d 30cc 	ldrb.w	r3, [sp, #204]	; 0xcc
 800ed46:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800ed4a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800ed4e:	f8a4 306c 	strh.w	r3, [r4, #108]	; 0x6c
 800ed52:	f89d 20dd 	ldrb.w	r2, [sp, #221]	; 0xdd
 800ed56:	f89d 30dc 	ldrb.w	r3, [sp, #220]	; 0xdc
 800ed5a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800ed5e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800ed62:	f8a4 306e 	strh.w	r3, [r4, #110]	; 0x6e
 800ed66:	e633      	b.n	800e9d0 <ull_readdiagnostics+0x3d0>
 800ed68:	ab02      	add	r3, sp, #8
 800ed6a:	9300      	str	r3, [sp, #0]
 800ed6c:	2328      	movs	r3, #40	; 0x28
 800ed6e:	2200      	movs	r2, #0
 800ed70:	f44f 2140 	mov.w	r1, #786432	; 0xc0000
 800ed74:	f7ff fbb7 	bl	800e4e6 <dwt_readfromdevice>
 800ed78:	e654      	b.n	800ea24 <ull_readdiagnostics+0x424>
 800ed7a:	23ff      	movs	r3, #255	; 0xff
 800ed7c:	7723      	strb	r3, [r4, #28]
 800ed7e:	7763      	strb	r3, [r4, #29]
 800ed80:	77a3      	strb	r3, [r4, #30]
 800ed82:	77e3      	strb	r3, [r4, #31]
 800ed84:	e629      	b.n	800e9da <ull_readdiagnostics+0x3da>
	...

0800ed88 <ull_readrxtimestamp>:
 800ed88:	b500      	push	{lr}
 800ed8a:	b083      	sub	sp, #12
 800ed8c:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800ed8e:	7b9b      	ldrb	r3, [r3, #14]
 800ed90:	2b01      	cmp	r3, #1
 800ed92:	d00b      	beq.n	800edac <ull_readrxtimestamp+0x24>
 800ed94:	2b03      	cmp	r3, #3
 800ed96:	d110      	bne.n	800edba <ull_readrxtimestamp+0x32>
 800ed98:	9100      	str	r1, [sp, #0]
 800ed9a:	2305      	movs	r3, #5
 800ed9c:	2204      	movs	r2, #4
 800ed9e:	f44f 11f0 	mov.w	r1, #1966080	; 0x1e0000
 800eda2:	f7ff fba0 	bl	800e4e6 <dwt_readfromdevice>
 800eda6:	b003      	add	sp, #12
 800eda8:	f85d fb04 	ldr.w	pc, [sp], #4
 800edac:	9100      	str	r1, [sp, #0]
 800edae:	2305      	movs	r3, #5
 800edb0:	2200      	movs	r2, #0
 800edb2:	4905      	ldr	r1, [pc, #20]	; (800edc8 <ull_readrxtimestamp+0x40>)
 800edb4:	f7ff fb97 	bl	800e4e6 <dwt_readfromdevice>
 800edb8:	e7f5      	b.n	800eda6 <ull_readrxtimestamp+0x1e>
 800edba:	9100      	str	r1, [sp, #0]
 800edbc:	2305      	movs	r3, #5
 800edbe:	2200      	movs	r2, #0
 800edc0:	2160      	movs	r1, #96	; 0x60
 800edc2:	f7ff fb90 	bl	800e4e6 <dwt_readfromdevice>
 800edc6:	e7ee      	b.n	800eda6 <ull_readrxtimestamp+0x1e>
 800edc8:	00180004 	.word	0x00180004

0800edcc <dwt_writetodevice>:
 800edcc:	b510      	push	{r4, lr}
 800edce:	b082      	sub	sp, #8
 800edd0:	f44f 4400 	mov.w	r4, #32768	; 0x8000
 800edd4:	9401      	str	r4, [sp, #4]
 800edd6:	9c04      	ldr	r4, [sp, #16]
 800edd8:	9400      	str	r4, [sp, #0]
 800edda:	f7ff fb06 	bl	800e3ea <dwt_xfer3xxx>
 800edde:	b002      	add	sp, #8
 800ede0:	bd10      	pop	{r4, pc}

0800ede2 <dwt_write16bitoffsetreg>:
 800ede2:	b500      	push	{lr}
 800ede4:	b085      	sub	sp, #20
 800ede6:	f88d 300c 	strb.w	r3, [sp, #12]
 800edea:	0a1b      	lsrs	r3, r3, #8
 800edec:	f88d 300d 	strb.w	r3, [sp, #13]
 800edf0:	ab03      	add	r3, sp, #12
 800edf2:	9300      	str	r3, [sp, #0]
 800edf4:	2302      	movs	r3, #2
 800edf6:	b292      	uxth	r2, r2
 800edf8:	f7ff ffe8 	bl	800edcc <dwt_writetodevice>
 800edfc:	b005      	add	sp, #20
 800edfe:	f85d fb04 	ldr.w	pc, [sp], #4

0800ee02 <ull_setrxantennadelay>:
 800ee02:	b508      	push	{r3, lr}
 800ee04:	460b      	mov	r3, r1
 800ee06:	2200      	movs	r2, #0
 800ee08:	f44f 2160 	mov.w	r1, #917504	; 0xe0000
 800ee0c:	f7ff ffe9 	bl	800ede2 <dwt_write16bitoffsetreg>
 800ee10:	bd08      	pop	{r3, pc}

0800ee12 <ull_settxantennadelay>:
 800ee12:	b508      	push	{r3, lr}
 800ee14:	460b      	mov	r3, r1
 800ee16:	2200      	movs	r2, #0
 800ee18:	217c      	movs	r1, #124	; 0x7c
 800ee1a:	f7ff ffe2 	bl	800ede2 <dwt_write16bitoffsetreg>
 800ee1e:	bd08      	pop	{r3, pc}

0800ee20 <ull_force_clocks>:
 800ee20:	b508      	push	{r3, lr}
 800ee22:	2901      	cmp	r1, #1
 800ee24:	d002      	beq.n	800ee2c <ull_force_clocks+0xc>
 800ee26:	2905      	cmp	r1, #5
 800ee28:	d007      	beq.n	800ee3a <ull_force_clocks+0x1a>
 800ee2a:	bd08      	pop	{r3, pc}
 800ee2c:	f641 0322 	movw	r3, #6178	; 0x1822
 800ee30:	2200      	movs	r2, #0
 800ee32:	4905      	ldr	r1, [pc, #20]	; (800ee48 <ull_force_clocks+0x28>)
 800ee34:	f7ff ffd5 	bl	800ede2 <dwt_write16bitoffsetreg>
 800ee38:	e7f7      	b.n	800ee2a <ull_force_clocks+0xa>
 800ee3a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ee3e:	2200      	movs	r2, #0
 800ee40:	4901      	ldr	r1, [pc, #4]	; (800ee48 <ull_force_clocks+0x28>)
 800ee42:	f7ff ffce 	bl	800ede2 <dwt_write16bitoffsetreg>
 800ee46:	e7f0      	b.n	800ee2a <ull_force_clocks+0xa>
 800ee48:	00110004 	.word	0x00110004

0800ee4c <__dwt_otp_write_wdata_id_reg>:
 800ee4c:	b538      	push	{r3, r4, r5, lr}
 800ee4e:	4605      	mov	r5, r0
 800ee50:	460c      	mov	r4, r1
 800ee52:	f441 7300 	orr.w	r3, r1, #512	; 0x200
 800ee56:	b29b      	uxth	r3, r3
 800ee58:	2200      	movs	r2, #0
 800ee5a:	f44f 2130 	mov.w	r1, #720896	; 0xb0000
 800ee5e:	f7ff ffc0 	bl	800ede2 <dwt_write16bitoffsetreg>
 800ee62:	b2a3      	uxth	r3, r4
 800ee64:	2200      	movs	r2, #0
 800ee66:	f44f 2130 	mov.w	r1, #720896	; 0xb0000
 800ee6a:	4628      	mov	r0, r5
 800ee6c:	f7ff ffb9 	bl	800ede2 <dwt_write16bitoffsetreg>
 800ee70:	bd38      	pop	{r3, r4, r5, pc}
	...

0800ee74 <_dwt_otpread>:
 800ee74:	b570      	push	{r4, r5, r6, lr}
 800ee76:	4604      	mov	r4, r0
 800ee78:	460e      	mov	r6, r1
 800ee7a:	4d0c      	ldr	r5, [pc, #48]	; (800eeac <_dwt_otpread+0x38>)
 800ee7c:	2301      	movs	r3, #1
 800ee7e:	2200      	movs	r2, #0
 800ee80:	4629      	mov	r1, r5
 800ee82:	f7ff ffae 	bl	800ede2 <dwt_write16bitoffsetreg>
 800ee86:	4633      	mov	r3, r6
 800ee88:	2200      	movs	r2, #0
 800ee8a:	4909      	ldr	r1, [pc, #36]	; (800eeb0 <_dwt_otpread+0x3c>)
 800ee8c:	4620      	mov	r0, r4
 800ee8e:	f7ff ffa8 	bl	800ede2 <dwt_write16bitoffsetreg>
 800ee92:	2302      	movs	r3, #2
 800ee94:	2200      	movs	r2, #0
 800ee96:	4629      	mov	r1, r5
 800ee98:	4620      	mov	r0, r4
 800ee9a:	f7ff ffa2 	bl	800ede2 <dwt_write16bitoffsetreg>
 800ee9e:	2200      	movs	r2, #0
 800eea0:	4904      	ldr	r1, [pc, #16]	; (800eeb4 <_dwt_otpread+0x40>)
 800eea2:	4620      	mov	r0, r4
 800eea4:	f7ff fb29 	bl	800e4fa <dwt_read32bitoffsetreg>
 800eea8:	bd70      	pop	{r4, r5, r6, pc}
 800eeaa:	bf00      	nop
 800eeac:	000b0008 	.word	0x000b0008
 800eeb0:	000b0004 	.word	0x000b0004
 800eeb4:	000b0010 	.word	0x000b0010

0800eeb8 <dwt_write32bitoffsetreg>:
 800eeb8:	b510      	push	{r4, lr}
 800eeba:	b084      	sub	sp, #16
 800eebc:	f88d 300c 	strb.w	r3, [sp, #12]
 800eec0:	0a1c      	lsrs	r4, r3, #8
 800eec2:	f88d 400d 	strb.w	r4, [sp, #13]
 800eec6:	0c1c      	lsrs	r4, r3, #16
 800eec8:	f88d 400e 	strb.w	r4, [sp, #14]
 800eecc:	0e1b      	lsrs	r3, r3, #24
 800eece:	f88d 300f 	strb.w	r3, [sp, #15]
 800eed2:	ab03      	add	r3, sp, #12
 800eed4:	9300      	str	r3, [sp, #0]
 800eed6:	2304      	movs	r3, #4
 800eed8:	b292      	uxth	r2, r2
 800eeda:	f7ff ff77 	bl	800edcc <dwt_writetodevice>
 800eede:	b004      	add	sp, #16
 800eee0:	bd10      	pop	{r4, pc}

0800eee2 <_dwt_adjust_delaytime>:
 800eee2:	b538      	push	{r3, r4, r5, lr}
 800eee4:	4604      	mov	r4, r0
 800eee6:	b989      	cbnz	r1, 800ef0c <_dwt_adjust_delaytime+0x2a>
 800eee8:	2200      	movs	r2, #0
 800eeea:	2128      	movs	r1, #40	; 0x28
 800eeec:	f7ff fb05 	bl	800e4fa <dwt_read32bitoffsetreg>
 800eef0:	4605      	mov	r5, r0
 800eef2:	2201      	movs	r2, #1
 800eef4:	f44f 2160 	mov.w	r1, #917504	; 0xe0000
 800eef8:	4620      	mov	r0, r4
 800eefa:	f7ff fb53 	bl	800e5a4 <dwt_read8bitoffsetreg>
 800eefe:	1a2b      	subs	r3, r5, r0
 800ef00:	2200      	movs	r2, #0
 800ef02:	2128      	movs	r1, #40	; 0x28
 800ef04:	4620      	mov	r0, r4
 800ef06:	f7ff ffd7 	bl	800eeb8 <dwt_write32bitoffsetreg>
 800ef0a:	bd38      	pop	{r3, r4, r5, pc}
 800ef0c:	2200      	movs	r2, #0
 800ef0e:	2128      	movs	r1, #40	; 0x28
 800ef10:	f7ff faf3 	bl	800e4fa <dwt_read32bitoffsetreg>
 800ef14:	4605      	mov	r5, r0
 800ef16:	2201      	movs	r2, #1
 800ef18:	217c      	movs	r1, #124	; 0x7c
 800ef1a:	4620      	mov	r0, r4
 800ef1c:	f7ff fb42 	bl	800e5a4 <dwt_read8bitoffsetreg>
 800ef20:	1a2b      	subs	r3, r5, r0
 800ef22:	2200      	movs	r2, #0
 800ef24:	2128      	movs	r1, #40	; 0x28
 800ef26:	4620      	mov	r0, r4
 800ef28:	f7ff ffc6 	bl	800eeb8 <dwt_write32bitoffsetreg>
 800ef2c:	e7ed      	b.n	800ef0a <_dwt_adjust_delaytime+0x28>

0800ef2e <ull_setrxaftertxdelay>:
 800ef2e:	b538      	push	{r3, r4, r5, lr}
 800ef30:	4605      	mov	r5, r0
 800ef32:	460c      	mov	r4, r1
 800ef34:	2200      	movs	r2, #0
 800ef36:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800ef3a:	f7ff fade 	bl	800e4fa <dwt_read32bitoffsetreg>
 800ef3e:	0d00      	lsrs	r0, r0, #20
 800ef40:	0500      	lsls	r0, r0, #20
 800ef42:	f3c4 0313 	ubfx	r3, r4, #0, #20
 800ef46:	4303      	orrs	r3, r0
 800ef48:	2200      	movs	r2, #0
 800ef4a:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800ef4e:	4628      	mov	r0, r5
 800ef50:	f7ff ffb2 	bl	800eeb8 <dwt_write32bitoffsetreg>
 800ef54:	bd38      	pop	{r3, r4, r5, pc}
	...

0800ef58 <ull_setfinegraintxseq>:
 800ef58:	b508      	push	{r3, lr}
 800ef5a:	b929      	cbnz	r1, 800ef68 <ull_setfinegraintxseq+0x10>
 800ef5c:	4b05      	ldr	r3, [pc, #20]	; (800ef74 <ull_setfinegraintxseq+0x1c>)
 800ef5e:	2202      	movs	r2, #2
 800ef60:	4905      	ldr	r1, [pc, #20]	; (800ef78 <ull_setfinegraintxseq+0x20>)
 800ef62:	f7ff ffa9 	bl	800eeb8 <dwt_write32bitoffsetreg>
 800ef66:	bd08      	pop	{r3, pc}
 800ef68:	4b04      	ldr	r3, [pc, #16]	; (800ef7c <ull_setfinegraintxseq+0x24>)
 800ef6a:	2202      	movs	r2, #2
 800ef6c:	4902      	ldr	r1, [pc, #8]	; (800ef78 <ull_setfinegraintxseq+0x20>)
 800ef6e:	f7ff ffa3 	bl	800eeb8 <dwt_write32bitoffsetreg>
 800ef72:	e7f8      	b.n	800ef66 <ull_setfinegraintxseq+0xe>
 800ef74:	00d20874 	.word	0x00d20874
 800ef78:	00110010 	.word	0x00110010
 800ef7c:	04d28874 	.word	0x04d28874

0800ef80 <ull_setlnapamode>:
 800ef80:	b538      	push	{r3, r4, r5, lr}
 800ef82:	4605      	mov	r5, r0
 800ef84:	460c      	mov	r4, r1
 800ef86:	2200      	movs	r2, #0
 800ef88:	f44f 21a0 	mov.w	r1, #327680	; 0x50000
 800ef8c:	f7ff fab5 	bl	800e4fa <dwt_read32bitoffsetreg>
 800ef90:	f420 337c 	bic.w	r3, r0, #258048	; 0x3f000
 800ef94:	f014 0f01 	tst.w	r4, #1
 800ef98:	bf18      	it	ne
 800ef9a:	f443 3380 	orrne.w	r3, r3, #65536	; 0x10000
 800ef9e:	f014 0f02 	tst.w	r4, #2
 800efa2:	bf18      	it	ne
 800efa4:	f443 5300 	orrne.w	r3, r3, #8192	; 0x2000
 800efa8:	f014 0f04 	tst.w	r4, #4
 800efac:	bf18      	it	ne
 800efae:	f443 3390 	orrne.w	r3, r3, #73728	; 0x12000
 800efb2:	2200      	movs	r2, #0
 800efb4:	f44f 21a0 	mov.w	r1, #327680	; 0x50000
 800efb8:	4628      	mov	r0, r5
 800efba:	f7ff ff7d 	bl	800eeb8 <dwt_write32bitoffsetreg>
 800efbe:	bd38      	pop	{r3, r4, r5, pc}

0800efc0 <ull_configurestskey>:
 800efc0:	b538      	push	{r3, r4, r5, lr}
 800efc2:	4605      	mov	r5, r0
 800efc4:	460c      	mov	r4, r1
 800efc6:	680b      	ldr	r3, [r1, #0]
 800efc8:	2200      	movs	r2, #0
 800efca:	490b      	ldr	r1, [pc, #44]	; (800eff8 <ull_configurestskey+0x38>)
 800efcc:	f7ff ff74 	bl	800eeb8 <dwt_write32bitoffsetreg>
 800efd0:	6863      	ldr	r3, [r4, #4]
 800efd2:	2200      	movs	r2, #0
 800efd4:	4909      	ldr	r1, [pc, #36]	; (800effc <ull_configurestskey+0x3c>)
 800efd6:	4628      	mov	r0, r5
 800efd8:	f7ff ff6e 	bl	800eeb8 <dwt_write32bitoffsetreg>
 800efdc:	68a3      	ldr	r3, [r4, #8]
 800efde:	2200      	movs	r2, #0
 800efe0:	4907      	ldr	r1, [pc, #28]	; (800f000 <ull_configurestskey+0x40>)
 800efe2:	4628      	mov	r0, r5
 800efe4:	f7ff ff68 	bl	800eeb8 <dwt_write32bitoffsetreg>
 800efe8:	68e3      	ldr	r3, [r4, #12]
 800efea:	2200      	movs	r2, #0
 800efec:	4905      	ldr	r1, [pc, #20]	; (800f004 <ull_configurestskey+0x44>)
 800efee:	4628      	mov	r0, r5
 800eff0:	f7ff ff62 	bl	800eeb8 <dwt_write32bitoffsetreg>
 800eff4:	bd38      	pop	{r3, r4, r5, pc}
 800eff6:	bf00      	nop
 800eff8:	0002000c 	.word	0x0002000c
 800effc:	00020010 	.word	0x00020010
 800f000:	00020014 	.word	0x00020014
 800f004:	00020018 	.word	0x00020018

0800f008 <ull_configurestsiv>:
 800f008:	b538      	push	{r3, r4, r5, lr}
 800f00a:	4605      	mov	r5, r0
 800f00c:	460c      	mov	r4, r1
 800f00e:	680b      	ldr	r3, [r1, #0]
 800f010:	2200      	movs	r2, #0
 800f012:	490b      	ldr	r1, [pc, #44]	; (800f040 <ull_configurestsiv+0x38>)
 800f014:	f7ff ff50 	bl	800eeb8 <dwt_write32bitoffsetreg>
 800f018:	6863      	ldr	r3, [r4, #4]
 800f01a:	2200      	movs	r2, #0
 800f01c:	4909      	ldr	r1, [pc, #36]	; (800f044 <ull_configurestsiv+0x3c>)
 800f01e:	4628      	mov	r0, r5
 800f020:	f7ff ff4a 	bl	800eeb8 <dwt_write32bitoffsetreg>
 800f024:	68a3      	ldr	r3, [r4, #8]
 800f026:	2200      	movs	r2, #0
 800f028:	4907      	ldr	r1, [pc, #28]	; (800f048 <ull_configurestsiv+0x40>)
 800f02a:	4628      	mov	r0, r5
 800f02c:	f7ff ff44 	bl	800eeb8 <dwt_write32bitoffsetreg>
 800f030:	68e3      	ldr	r3, [r4, #12]
 800f032:	2200      	movs	r2, #0
 800f034:	4905      	ldr	r1, [pc, #20]	; (800f04c <ull_configurestsiv+0x44>)
 800f036:	4628      	mov	r0, r5
 800f038:	f7ff ff3e 	bl	800eeb8 <dwt_write32bitoffsetreg>
 800f03c:	bd38      	pop	{r3, r4, r5, pc}
 800f03e:	bf00      	nop
 800f040:	0002001c 	.word	0x0002001c
 800f044:	00020020 	.word	0x00020020
 800f048:	00020024 	.word	0x00020024
 800f04c:	00020028 	.word	0x00020028

0800f050 <ull_configmrxlut>:
 800f050:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f054:	4604      	mov	r4, r0
 800f056:	4d35      	ldr	r5, [pc, #212]	; (800f12c <ull_configmrxlut+0xdc>)
 800f058:	4b35      	ldr	r3, [pc, #212]	; (800f130 <ull_configmrxlut+0xe0>)
 800f05a:	2905      	cmp	r1, #5
 800f05c:	bf18      	it	ne
 800f05e:	461d      	movne	r5, r3
 800f060:	4e34      	ldr	r6, [pc, #208]	; (800f134 <ull_configmrxlut+0xe4>)
 800f062:	f5a3 7302 	sub.w	r3, r3, #520	; 0x208
 800f066:	2905      	cmp	r1, #5
 800f068:	bf18      	it	ne
 800f06a:	461e      	movne	r6, r3
 800f06c:	4f32      	ldr	r7, [pc, #200]	; (800f138 <ull_configmrxlut+0xe8>)
 800f06e:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 800f072:	2905      	cmp	r1, #5
 800f074:	bf18      	it	ne
 800f076:	461f      	movne	r7, r3
 800f078:	4a30      	ldr	r2, [pc, #192]	; (800f13c <ull_configmrxlut+0xec>)
 800f07a:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 800f07e:	2905      	cmp	r1, #5
 800f080:	bf0c      	ite	eq
 800f082:	4690      	moveq	r8, r2
 800f084:	4698      	movne	r8, r3
 800f086:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800f08a:	f5a3 5388 	sub.w	r3, r3, #4352	; 0x1100
 800f08e:	2905      	cmp	r1, #5
 800f090:	bf0c      	ite	eq
 800f092:	4691      	moveq	r9, r2
 800f094:	4699      	movne	r9, r3
 800f096:	4a2a      	ldr	r2, [pc, #168]	; (800f140 <ull_configmrxlut+0xf0>)
 800f098:	f5a3 63af 	sub.w	r3, r3, #1400	; 0x578
 800f09c:	2905      	cmp	r1, #5
 800f09e:	bf0c      	ite	eq
 800f0a0:	4692      	moveq	sl, r2
 800f0a2:	469a      	movne	sl, r3
 800f0a4:	4b27      	ldr	r3, [pc, #156]	; (800f144 <ull_configmrxlut+0xf4>)
 800f0a6:	4a28      	ldr	r2, [pc, #160]	; (800f148 <ull_configmrxlut+0xf8>)
 800f0a8:	2905      	cmp	r1, #5
 800f0aa:	bf0c      	ite	eq
 800f0ac:	469b      	moveq	fp, r3
 800f0ae:	4693      	movne	fp, r2
 800f0b0:	f44f 7310 	mov.w	r3, #576	; 0x240
 800f0b4:	2200      	movs	r2, #0
 800f0b6:	4925      	ldr	r1, [pc, #148]	; (800f14c <ull_configmrxlut+0xfc>)
 800f0b8:	f7ff fefe 	bl	800eeb8 <dwt_write32bitoffsetreg>
 800f0bc:	4b24      	ldr	r3, [pc, #144]	; (800f150 <ull_configmrxlut+0x100>)
 800f0be:	2200      	movs	r2, #0
 800f0c0:	4924      	ldr	r1, [pc, #144]	; (800f154 <ull_configmrxlut+0x104>)
 800f0c2:	4620      	mov	r0, r4
 800f0c4:	f7ff fef8 	bl	800eeb8 <dwt_write32bitoffsetreg>
 800f0c8:	4b23      	ldr	r3, [pc, #140]	; (800f158 <ull_configmrxlut+0x108>)
 800f0ca:	2200      	movs	r2, #0
 800f0cc:	4923      	ldr	r1, [pc, #140]	; (800f15c <ull_configmrxlut+0x10c>)
 800f0ce:	4620      	mov	r0, r4
 800f0d0:	f7ff fef2 	bl	800eeb8 <dwt_write32bitoffsetreg>
 800f0d4:	465b      	mov	r3, fp
 800f0d6:	2200      	movs	r2, #0
 800f0d8:	4921      	ldr	r1, [pc, #132]	; (800f160 <ull_configmrxlut+0x110>)
 800f0da:	4620      	mov	r0, r4
 800f0dc:	f7ff feec 	bl	800eeb8 <dwt_write32bitoffsetreg>
 800f0e0:	4653      	mov	r3, sl
 800f0e2:	2200      	movs	r2, #0
 800f0e4:	491f      	ldr	r1, [pc, #124]	; (800f164 <ull_configmrxlut+0x114>)
 800f0e6:	4620      	mov	r0, r4
 800f0e8:	f7ff fee6 	bl	800eeb8 <dwt_write32bitoffsetreg>
 800f0ec:	464b      	mov	r3, r9
 800f0ee:	2200      	movs	r2, #0
 800f0f0:	491d      	ldr	r1, [pc, #116]	; (800f168 <ull_configmrxlut+0x118>)
 800f0f2:	4620      	mov	r0, r4
 800f0f4:	f7ff fee0 	bl	800eeb8 <dwt_write32bitoffsetreg>
 800f0f8:	4643      	mov	r3, r8
 800f0fa:	2200      	movs	r2, #0
 800f0fc:	491b      	ldr	r1, [pc, #108]	; (800f16c <ull_configmrxlut+0x11c>)
 800f0fe:	4620      	mov	r0, r4
 800f100:	f7ff feda 	bl	800eeb8 <dwt_write32bitoffsetreg>
 800f104:	463b      	mov	r3, r7
 800f106:	2200      	movs	r2, #0
 800f108:	4919      	ldr	r1, [pc, #100]	; (800f170 <ull_configmrxlut+0x120>)
 800f10a:	4620      	mov	r0, r4
 800f10c:	f7ff fed4 	bl	800eeb8 <dwt_write32bitoffsetreg>
 800f110:	4633      	mov	r3, r6
 800f112:	2200      	movs	r2, #0
 800f114:	4917      	ldr	r1, [pc, #92]	; (800f174 <ull_configmrxlut+0x124>)
 800f116:	4620      	mov	r0, r4
 800f118:	f7ff fece 	bl	800eeb8 <dwt_write32bitoffsetreg>
 800f11c:	462b      	mov	r3, r5
 800f11e:	2200      	movs	r2, #0
 800f120:	4915      	ldr	r1, [pc, #84]	; (800f178 <ull_configmrxlut+0x128>)
 800f122:	4620      	mov	r0, r4
 800f124:	f7ff fec8 	bl	800eeb8 <dwt_write32bitoffsetreg>
 800f128:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f12c:	00039ff6 	.word	0x00039ff6
 800f130:	00055ffe 	.word	0x00055ffe
 800f134:	00039dfe 	.word	0x00039dfe
 800f138:	00039c7e 	.word	0x00039c7e
 800f13c:	00038efe 	.word	0x00038efe
 800f140:	0003876e 	.word	0x0003876e
 800f144:	0003803e 	.word	0x0003803e
 800f148:	0005407e 	.word	0x0005407e
 800f14c:	0003001c 	.word	0x0003001c
 800f150:	1a491248 	.word	0x1a491248
 800f154:	00030020 	.word	0x00030020
 800f158:	2db248db 	.word	0x2db248db
 800f15c:	00030024 	.word	0x00030024
 800f160:	0003002c 	.word	0x0003002c
 800f164:	00030030 	.word	0x00030030
 800f168:	00030034 	.word	0x00030034
 800f16c:	00030038 	.word	0x00030038
 800f170:	0003003c 	.word	0x0003003c
 800f174:	00030040 	.word	0x00030040
 800f178:	00030044 	.word	0x00030044

0800f17c <ull_disable_rftx_blocks>:
 800f17c:	b508      	push	{r3, lr}
 800f17e:	2300      	movs	r3, #0
 800f180:	461a      	mov	r2, r3
 800f182:	4902      	ldr	r1, [pc, #8]	; (800f18c <ull_disable_rftx_blocks+0x10>)
 800f184:	f7ff fe98 	bl	800eeb8 <dwt_write32bitoffsetreg>
 800f188:	bd08      	pop	{r3, pc}
 800f18a:	bf00      	nop
 800f18c:	00070004 	.word	0x00070004

0800f190 <ull_disable_rf_tx>:
 800f190:	b538      	push	{r3, r4, r5, lr}
 800f192:	4604      	mov	r4, r0
 800f194:	460d      	mov	r5, r1
 800f196:	2300      	movs	r3, #0
 800f198:	461a      	mov	r2, r3
 800f19a:	490a      	ldr	r1, [pc, #40]	; (800f1c4 <ull_disable_rf_tx+0x34>)
 800f19c:	f7ff fe8c 	bl	800eeb8 <dwt_write32bitoffsetreg>
 800f1a0:	2300      	movs	r3, #0
 800f1a2:	461a      	mov	r2, r3
 800f1a4:	f44f 21e0 	mov.w	r1, #458752	; 0x70000
 800f1a8:	4620      	mov	r0, r4
 800f1aa:	f7ff fe85 	bl	800eeb8 <dwt_write32bitoffsetreg>
 800f1ae:	b905      	cbnz	r5, 800f1b2 <ull_disable_rf_tx+0x22>
 800f1b0:	bd38      	pop	{r3, r4, r5, pc}
 800f1b2:	f04f 53e0 	mov.w	r3, #469762048	; 0x1c000000
 800f1b6:	2200      	movs	r2, #0
 800f1b8:	4903      	ldr	r1, [pc, #12]	; (800f1c8 <ull_disable_rf_tx+0x38>)
 800f1ba:	4620      	mov	r0, r4
 800f1bc:	f7ff fe7c 	bl	800eeb8 <dwt_write32bitoffsetreg>
 800f1c0:	e7f6      	b.n	800f1b0 <ull_disable_rf_tx+0x20>
 800f1c2:	bf00      	nop
 800f1c4:	00070048 	.word	0x00070048
 800f1c8:	00070014 	.word	0x00070014

0800f1cc <ull_repeated_cw>:
 800f1cc:	b570      	push	{r4, r5, r6, lr}
 800f1ce:	4606      	mov	r6, r0
 800f1d0:	460c      	mov	r4, r1
 800f1d2:	4615      	mov	r5, r2
 800f1d4:	2100      	movs	r1, #0
 800f1d6:	f7ff febf 	bl	800ef58 <ull_setfinegraintxseq>
 800f1da:	2d0f      	cmp	r5, #15
 800f1dc:	bfa8      	it	ge
 800f1de:	250f      	movge	r5, #15
 800f1e0:	1e63      	subs	r3, r4, #1
 800f1e2:	2b03      	cmp	r3, #3
 800f1e4:	bf28      	it	cs
 800f1e6:	2404      	movcs	r4, #4
 800f1e8:	2310      	movs	r3, #16
 800f1ea:	4123      	asrs	r3, r4
 800f1ec:	2200      	movs	r2, #0
 800f1ee:	4907      	ldr	r1, [pc, #28]	; (800f20c <ull_repeated_cw+0x40>)
 800f1f0:	4630      	mov	r0, r6
 800f1f2:	f7ff fe61 	bl	800eeb8 <dwt_write32bitoffsetreg>
 800f1f6:	1e63      	subs	r3, r4, #1
 800f1f8:	009b      	lsls	r3, r3, #2
 800f1fa:	fa05 f303 	lsl.w	r3, r5, r3
 800f1fe:	2200      	movs	r2, #0
 800f200:	4903      	ldr	r1, [pc, #12]	; (800f210 <ull_repeated_cw+0x44>)
 800f202:	4630      	mov	r0, r6
 800f204:	f7ff fe58 	bl	800eeb8 <dwt_write32bitoffsetreg>
 800f208:	bd70      	pop	{r4, r5, r6, pc}
 800f20a:	bf00      	nop
 800f20c:	00070028 	.word	0x00070028
 800f210:	00080018 	.word	0x00080018

0800f214 <ull_readrxdata>:
 800f214:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f216:	b083      	sub	sp, #12
 800f218:	6d04      	ldr	r4, [r0, #80]	; 0x50
 800f21a:	7ba4      	ldrb	r4, [r4, #14]
 800f21c:	2c03      	cmp	r4, #3
 800f21e:	bf0c      	ite	eq
 800f220:	f44f 1c98 	moveq.w	ip, #1245184	; 0x130000
 800f224:	f44f 1c90 	movne.w	ip, #1179648	; 0x120000
 800f228:	189c      	adds	r4, r3, r2
 800f22a:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 800f22e:	da19      	bge.n	800f264 <ull_readrxdata+0x50>
 800f230:	461d      	mov	r5, r3
 800f232:	4616      	mov	r6, r2
 800f234:	460f      	mov	r7, r1
 800f236:	4604      	mov	r4, r0
 800f238:	2b7f      	cmp	r3, #127	; 0x7f
 800f23a:	d915      	bls.n	800f268 <ull_readrxdata+0x54>
 800f23c:	ea4f 431c 	mov.w	r3, ip, lsr #16
 800f240:	2200      	movs	r2, #0
 800f242:	490d      	ldr	r1, [pc, #52]	; (800f278 <ull_readrxdata+0x64>)
 800f244:	f7ff fe38 	bl	800eeb8 <dwt_write32bitoffsetreg>
 800f248:	462b      	mov	r3, r5
 800f24a:	2200      	movs	r2, #0
 800f24c:	490b      	ldr	r1, [pc, #44]	; (800f27c <ull_readrxdata+0x68>)
 800f24e:	4620      	mov	r0, r4
 800f250:	f7ff fe32 	bl	800eeb8 <dwt_write32bitoffsetreg>
 800f254:	9700      	str	r7, [sp, #0]
 800f256:	4633      	mov	r3, r6
 800f258:	2200      	movs	r2, #0
 800f25a:	f44f 11e8 	mov.w	r1, #1900544	; 0x1d0000
 800f25e:	4620      	mov	r0, r4
 800f260:	f7ff f941 	bl	800e4e6 <dwt_readfromdevice>
 800f264:	b003      	add	sp, #12
 800f266:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f268:	9100      	str	r1, [sp, #0]
 800f26a:	4613      	mov	r3, r2
 800f26c:	462a      	mov	r2, r5
 800f26e:	4661      	mov	r1, ip
 800f270:	f7ff f939 	bl	800e4e6 <dwt_readfromdevice>
 800f274:	e7f6      	b.n	800f264 <ull_readrxdata+0x50>
 800f276:	bf00      	nop
 800f278:	001f0004 	.word	0x001f0004
 800f27c:	001f0008 	.word	0x001f0008

0800f280 <dwt_write8bitoffsetreg>:
 800f280:	b510      	push	{r4, lr}
 800f282:	b084      	sub	sp, #16
 800f284:	ac04      	add	r4, sp, #16
 800f286:	f804 3d01 	strb.w	r3, [r4, #-1]!
 800f28a:	9400      	str	r4, [sp, #0]
 800f28c:	2301      	movs	r3, #1
 800f28e:	b292      	uxth	r2, r2
 800f290:	f7ff fd9c 	bl	800edcc <dwt_writetodevice>
 800f294:	b004      	add	sp, #16
 800f296:	bd10      	pop	{r4, pc}

0800f298 <ull_getframelength>:
 800f298:	b510      	push	{r4, lr}
 800f29a:	4604      	mov	r4, r0
 800f29c:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800f29e:	7b9b      	ldrb	r3, [r3, #14]
 800f2a0:	2b01      	cmp	r3, #1
 800f2a2:	d013      	beq.n	800f2cc <ull_getframelength+0x34>
 800f2a4:	2b03      	cmp	r3, #3
 800f2a6:	d11d      	bne.n	800f2e4 <ull_getframelength+0x4c>
 800f2a8:	23f0      	movs	r3, #240	; 0xf0
 800f2aa:	2200      	movs	r2, #0
 800f2ac:	4912      	ldr	r1, [pc, #72]	; (800f2f8 <ull_getframelength+0x60>)
 800f2ae:	f7ff ffe7 	bl	800f280 <dwt_write8bitoffsetreg>
 800f2b2:	2200      	movs	r2, #0
 800f2b4:	f44f 11f0 	mov.w	r1, #1966080	; 0x1e0000
 800f2b8:	4620      	mov	r0, r4
 800f2ba:	f7ff f934 	bl	800e526 <dwt_read16bitoffsetreg>
 800f2be:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800f2c0:	7ada      	ldrb	r2, [r3, #11]
 800f2c2:	b1a2      	cbz	r2, 800f2ee <ull_getframelength+0x56>
 800f2c4:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800f2c8:	83d8      	strh	r0, [r3, #30]
 800f2ca:	bd10      	pop	{r4, pc}
 800f2cc:	230f      	movs	r3, #15
 800f2ce:	2200      	movs	r2, #0
 800f2d0:	4909      	ldr	r1, [pc, #36]	; (800f2f8 <ull_getframelength+0x60>)
 800f2d2:	f7ff ffd5 	bl	800f280 <dwt_write8bitoffsetreg>
 800f2d6:	2200      	movs	r2, #0
 800f2d8:	f44f 11c0 	mov.w	r1, #1572864	; 0x180000
 800f2dc:	4620      	mov	r0, r4
 800f2de:	f7ff f922 	bl	800e526 <dwt_read16bitoffsetreg>
 800f2e2:	e7ec      	b.n	800f2be <ull_getframelength+0x26>
 800f2e4:	2200      	movs	r2, #0
 800f2e6:	214c      	movs	r1, #76	; 0x4c
 800f2e8:	f7ff f91d 	bl	800e526 <dwt_read16bitoffsetreg>
 800f2ec:	e7e7      	b.n	800f2be <ull_getframelength+0x26>
 800f2ee:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 800f2f2:	83d8      	strh	r0, [r3, #30]
 800f2f4:	e7e9      	b.n	800f2ca <ull_getframelength+0x32>
 800f2f6:	bf00      	nop
 800f2f8:	00010018 	.word	0x00010018

0800f2fc <_dwt_clear_db_events>:
 800f2fc:	b510      	push	{r4, lr}
 800f2fe:	4604      	mov	r4, r0
 800f300:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800f302:	7b9b      	ldrb	r3, [r3, #14]
 800f304:	2b01      	cmp	r3, #1
 800f306:	d004      	beq.n	800f312 <_dwt_clear_db_events+0x16>
 800f308:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800f30a:	7b9b      	ldrb	r3, [r3, #14]
 800f30c:	2b03      	cmp	r3, #3
 800f30e:	d006      	beq.n	800f31e <_dwt_clear_db_events+0x22>
 800f310:	bd10      	pop	{r4, pc}
 800f312:	230f      	movs	r3, #15
 800f314:	2200      	movs	r2, #0
 800f316:	4905      	ldr	r1, [pc, #20]	; (800f32c <_dwt_clear_db_events+0x30>)
 800f318:	f7ff ffb2 	bl	800f280 <dwt_write8bitoffsetreg>
 800f31c:	e7f4      	b.n	800f308 <_dwt_clear_db_events+0xc>
 800f31e:	23f0      	movs	r3, #240	; 0xf0
 800f320:	2200      	movs	r2, #0
 800f322:	4902      	ldr	r1, [pc, #8]	; (800f32c <_dwt_clear_db_events+0x30>)
 800f324:	4620      	mov	r0, r4
 800f326:	f7ff ffab 	bl	800f280 <dwt_write8bitoffsetreg>
 800f32a:	e7f1      	b.n	800f310 <_dwt_clear_db_events+0x14>
 800f32c:	00010018 	.word	0x00010018

0800f330 <ull_clearaonconfig>:
 800f330:	b538      	push	{r3, r4, r5, lr}
 800f332:	4604      	mov	r4, r0
 800f334:	2300      	movs	r3, #0
 800f336:	461a      	mov	r2, r3
 800f338:	f44f 2120 	mov.w	r1, #655360	; 0xa0000
 800f33c:	f7ff fd51 	bl	800ede2 <dwt_write16bitoffsetreg>
 800f340:	2300      	movs	r3, #0
 800f342:	461a      	mov	r2, r3
 800f344:	4908      	ldr	r1, [pc, #32]	; (800f368 <ull_clearaonconfig+0x38>)
 800f346:	4620      	mov	r0, r4
 800f348:	f7ff ff9a 	bl	800f280 <dwt_write8bitoffsetreg>
 800f34c:	4d07      	ldr	r5, [pc, #28]	; (800f36c <ull_clearaonconfig+0x3c>)
 800f34e:	2300      	movs	r3, #0
 800f350:	461a      	mov	r2, r3
 800f352:	4629      	mov	r1, r5
 800f354:	4620      	mov	r0, r4
 800f356:	f7ff ff93 	bl	800f280 <dwt_write8bitoffsetreg>
 800f35a:	2302      	movs	r3, #2
 800f35c:	2200      	movs	r2, #0
 800f35e:	4629      	mov	r1, r5
 800f360:	4620      	mov	r0, r4
 800f362:	f7ff ff8d 	bl	800f280 <dwt_write8bitoffsetreg>
 800f366:	bd38      	pop	{r3, r4, r5, pc}
 800f368:	000a0014 	.word	0x000a0014
 800f36c:	000a0004 	.word	0x000a0004

0800f370 <ull_configeventcounters>:
 800f370:	b538      	push	{r3, r4, r5, lr}
 800f372:	4605      	mov	r5, r0
 800f374:	460c      	mov	r4, r1
 800f376:	2302      	movs	r3, #2
 800f378:	2200      	movs	r2, #0
 800f37a:	f44f 2170 	mov.w	r1, #983040	; 0xf0000
 800f37e:	f7ff ff7f 	bl	800f280 <dwt_write8bitoffsetreg>
 800f382:	b904      	cbnz	r4, 800f386 <ull_configeventcounters+0x16>
 800f384:	bd38      	pop	{r3, r4, r5, pc}
 800f386:	2301      	movs	r3, #1
 800f388:	2200      	movs	r2, #0
 800f38a:	f44f 2170 	mov.w	r1, #983040	; 0xf0000
 800f38e:	4628      	mov	r0, r5
 800f390:	f7ff ff76 	bl	800f280 <dwt_write8bitoffsetreg>
 800f394:	e7f6      	b.n	800f384 <ull_configeventcounters+0x14>
	...

0800f398 <ull_aon_read>:
 800f398:	b538      	push	{r3, r4, r5, lr}
 800f39a:	4604      	mov	r4, r0
 800f39c:	460b      	mov	r3, r1
 800f39e:	2200      	movs	r2, #0
 800f3a0:	490a      	ldr	r1, [pc, #40]	; (800f3cc <ull_aon_read+0x34>)
 800f3a2:	f7ff fd1e 	bl	800ede2 <dwt_write16bitoffsetreg>
 800f3a6:	4d0a      	ldr	r5, [pc, #40]	; (800f3d0 <ull_aon_read+0x38>)
 800f3a8:	2388      	movs	r3, #136	; 0x88
 800f3aa:	2200      	movs	r2, #0
 800f3ac:	4629      	mov	r1, r5
 800f3ae:	4620      	mov	r0, r4
 800f3b0:	f7ff ff66 	bl	800f280 <dwt_write8bitoffsetreg>
 800f3b4:	2300      	movs	r3, #0
 800f3b6:	461a      	mov	r2, r3
 800f3b8:	4629      	mov	r1, r5
 800f3ba:	4620      	mov	r0, r4
 800f3bc:	f7ff ff60 	bl	800f280 <dwt_write8bitoffsetreg>
 800f3c0:	2200      	movs	r2, #0
 800f3c2:	4904      	ldr	r1, [pc, #16]	; (800f3d4 <ull_aon_read+0x3c>)
 800f3c4:	4620      	mov	r0, r4
 800f3c6:	f7ff f8ed 	bl	800e5a4 <dwt_read8bitoffsetreg>
 800f3ca:	bd38      	pop	{r3, r4, r5, pc}
 800f3cc:	000a000c 	.word	0x000a000c
 800f3d0:	000a0004 	.word	0x000a0004
 800f3d4:	000a0008 	.word	0x000a0008

0800f3d8 <ull_aon_write>:
 800f3d8:	b570      	push	{r4, r5, r6, lr}
 800f3da:	4604      	mov	r4, r0
 800f3dc:	460b      	mov	r3, r1
 800f3de:	4615      	mov	r5, r2
 800f3e0:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 800f3e4:	bf34      	ite	cc
 800f3e6:	2600      	movcc	r6, #0
 800f3e8:	2620      	movcs	r6, #32
 800f3ea:	2200      	movs	r2, #0
 800f3ec:	490b      	ldr	r1, [pc, #44]	; (800f41c <ull_aon_write+0x44>)
 800f3ee:	f7ff fcf8 	bl	800ede2 <dwt_write16bitoffsetreg>
 800f3f2:	462b      	mov	r3, r5
 800f3f4:	2200      	movs	r2, #0
 800f3f6:	490a      	ldr	r1, [pc, #40]	; (800f420 <ull_aon_write+0x48>)
 800f3f8:	4620      	mov	r0, r4
 800f3fa:	f7ff ff41 	bl	800f280 <dwt_write8bitoffsetreg>
 800f3fe:	4d09      	ldr	r5, [pc, #36]	; (800f424 <ull_aon_write+0x4c>)
 800f400:	f046 0390 	orr.w	r3, r6, #144	; 0x90
 800f404:	2200      	movs	r2, #0
 800f406:	4629      	mov	r1, r5
 800f408:	4620      	mov	r0, r4
 800f40a:	f7ff ff39 	bl	800f280 <dwt_write8bitoffsetreg>
 800f40e:	2300      	movs	r3, #0
 800f410:	461a      	mov	r2, r3
 800f412:	4629      	mov	r1, r5
 800f414:	4620      	mov	r0, r4
 800f416:	f7ff ff33 	bl	800f280 <dwt_write8bitoffsetreg>
 800f41a:	bd70      	pop	{r4, r5, r6, pc}
 800f41c:	000a000c 	.word	0x000a000c
 800f420:	000a0010 	.word	0x000a0010
 800f424:	000a0004 	.word	0x000a0004

0800f428 <ull_configuresleep>:
 800f428:	b570      	push	{r4, r5, r6, lr}
 800f42a:	4604      	mov	r4, r0
 800f42c:	460d      	mov	r5, r1
 800f42e:	4616      	mov	r6, r2
 800f430:	2200      	movs	r2, #0
 800f432:	f240 110b 	movw	r1, #267	; 0x10b
 800f436:	f7ff ffcf 	bl	800f3d8 <ull_aon_write>
 800f43a:	f44f 7182 	mov.w	r1, #260	; 0x104
 800f43e:	4620      	mov	r0, r4
 800f440:	f7ff ffaa 	bl	800f398 <ull_aon_read>
 800f444:	f000 021f 	and.w	r2, r0, #31
 800f448:	f44f 7182 	mov.w	r1, #260	; 0x104
 800f44c:	4620      	mov	r0, r4
 800f44e:	f7ff ffc3 	bl	800f3d8 <ull_aon_write>
 800f452:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800f454:	8a1a      	ldrh	r2, [r3, #16]
 800f456:	4315      	orrs	r5, r2
 800f458:	821d      	strh	r5, [r3, #16]
 800f45a:	6d22      	ldr	r2, [r4, #80]	; 0x50
 800f45c:	8a13      	ldrh	r3, [r2, #16]
 800f45e:	f413 6f00 	tst.w	r3, #2048	; 0x800
 800f462:	bf1c      	itt	ne
 800f464:	f423 6300 	bicne.w	r3, r3, #2048	; 0x800
 800f468:	8213      	strhne	r3, [r2, #16]
 800f46a:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800f46c:	8a1b      	ldrh	r3, [r3, #16]
 800f46e:	2200      	movs	r2, #0
 800f470:	f44f 2120 	mov.w	r1, #655360	; 0xa0000
 800f474:	4620      	mov	r0, r4
 800f476:	f7ff fcb4 	bl	800ede2 <dwt_write16bitoffsetreg>
 800f47a:	4633      	mov	r3, r6
 800f47c:	2200      	movs	r2, #0
 800f47e:	4902      	ldr	r1, [pc, #8]	; (800f488 <ull_configuresleep+0x60>)
 800f480:	4620      	mov	r0, r4
 800f482:	f7ff fefd 	bl	800f280 <dwt_write8bitoffsetreg>
 800f486:	bd70      	pop	{r4, r5, r6, pc}
 800f488:	000a0014 	.word	0x000a0014

0800f48c <ull_setplenfine>:
 800f48c:	b508      	push	{r3, lr}
 800f48e:	460b      	mov	r3, r1
 800f490:	2201      	movs	r2, #1
 800f492:	2124      	movs	r1, #36	; 0x24
 800f494:	f7ff fef4 	bl	800f280 <dwt_write8bitoffsetreg>
 800f498:	bd08      	pop	{r3, pc}
	...

0800f49c <ull_update_nonce_GCM>:
 800f49c:	b500      	push	{lr}
 800f49e:	b083      	sub	sp, #12
 800f4a0:	9100      	str	r1, [sp, #0]
 800f4a2:	230c      	movs	r3, #12
 800f4a4:	2200      	movs	r2, #0
 800f4a6:	4903      	ldr	r1, [pc, #12]	; (800f4b4 <ull_update_nonce_GCM+0x18>)
 800f4a8:	f7ff fc90 	bl	800edcc <dwt_writetodevice>
 800f4ac:	b003      	add	sp, #12
 800f4ae:	f85d fb04 	ldr.w	pc, [sp], #4
 800f4b2:	bf00      	nop
 800f4b4:	00010034 	.word	0x00010034

0800f4b8 <ull_update_nonce_CCM>:
 800f4b8:	b500      	push	{lr}
 800f4ba:	b087      	sub	sp, #28
 800f4bc:	4613      	mov	r3, r2
 800f4be:	7a8a      	ldrb	r2, [r1, #10]
 800f4c0:	f88d 2008 	strb.w	r2, [sp, #8]
 800f4c4:	7a4a      	ldrb	r2, [r1, #9]
 800f4c6:	f88d 2009 	strb.w	r2, [sp, #9]
 800f4ca:	7a0a      	ldrb	r2, [r1, #8]
 800f4cc:	f88d 200a 	strb.w	r2, [sp, #10]
 800f4d0:	79ca      	ldrb	r2, [r1, #7]
 800f4d2:	f88d 200b 	strb.w	r2, [sp, #11]
 800f4d6:	798a      	ldrb	r2, [r1, #6]
 800f4d8:	f88d 200c 	strb.w	r2, [sp, #12]
 800f4dc:	794a      	ldrb	r2, [r1, #5]
 800f4de:	f88d 200d 	strb.w	r2, [sp, #13]
 800f4e2:	790a      	ldrb	r2, [r1, #4]
 800f4e4:	f88d 200e 	strb.w	r2, [sp, #14]
 800f4e8:	78ca      	ldrb	r2, [r1, #3]
 800f4ea:	f88d 200f 	strb.w	r2, [sp, #15]
 800f4ee:	788a      	ldrb	r2, [r1, #2]
 800f4f0:	f88d 2010 	strb.w	r2, [sp, #16]
 800f4f4:	784a      	ldrb	r2, [r1, #1]
 800f4f6:	f88d 2011 	strb.w	r2, [sp, #17]
 800f4fa:	780a      	ldrb	r2, [r1, #0]
 800f4fc:	f88d 2012 	strb.w	r2, [sp, #18]
 800f500:	2200      	movs	r2, #0
 800f502:	f88d 2013 	strb.w	r2, [sp, #19]
 800f506:	f88d 3014 	strb.w	r3, [sp, #20]
 800f50a:	0a1b      	lsrs	r3, r3, #8
 800f50c:	f88d 3015 	strb.w	r3, [sp, #21]
 800f510:	7b0b      	ldrb	r3, [r1, #12]
 800f512:	f88d 3016 	strb.w	r3, [sp, #22]
 800f516:	7acb      	ldrb	r3, [r1, #11]
 800f518:	f88d 3017 	strb.w	r3, [sp, #23]
 800f51c:	ab02      	add	r3, sp, #8
 800f51e:	9300      	str	r3, [sp, #0]
 800f520:	2310      	movs	r3, #16
 800f522:	4903      	ldr	r1, [pc, #12]	; (800f530 <ull_update_nonce_CCM+0x78>)
 800f524:	f7ff fc52 	bl	800edcc <dwt_writetodevice>
 800f528:	b007      	add	sp, #28
 800f52a:	f85d fb04 	ldr.w	pc, [sp], #4
 800f52e:	bf00      	nop
 800f530:	00010034 	.word	0x00010034

0800f534 <ull_writetxdata>:
 800f534:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f536:	b083      	sub	sp, #12
 800f538:	185c      	adds	r4, r3, r1
 800f53a:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 800f53e:	da24      	bge.n	800f58a <ull_writetxdata+0x56>
 800f540:	461c      	mov	r4, r3
 800f542:	4617      	mov	r7, r2
 800f544:	460e      	mov	r6, r1
 800f546:	4605      	mov	r5, r0
 800f548:	2b7f      	cmp	r3, #127	; 0x7f
 800f54a:	d915      	bls.n	800f578 <ull_writetxdata+0x44>
 800f54c:	2314      	movs	r3, #20
 800f54e:	2200      	movs	r2, #0
 800f550:	490f      	ldr	r1, [pc, #60]	; (800f590 <ull_writetxdata+0x5c>)
 800f552:	f7ff fcb1 	bl	800eeb8 <dwt_write32bitoffsetreg>
 800f556:	4623      	mov	r3, r4
 800f558:	2200      	movs	r2, #0
 800f55a:	490e      	ldr	r1, [pc, #56]	; (800f594 <ull_writetxdata+0x60>)
 800f55c:	4628      	mov	r0, r5
 800f55e:	f7ff fcab 	bl	800eeb8 <dwt_write32bitoffsetreg>
 800f562:	9700      	str	r7, [sp, #0]
 800f564:	4633      	mov	r3, r6
 800f566:	2200      	movs	r2, #0
 800f568:	f44f 11e8 	mov.w	r1, #1900544	; 0x1d0000
 800f56c:	4628      	mov	r0, r5
 800f56e:	f7ff fc2d 	bl	800edcc <dwt_writetodevice>
 800f572:	2000      	movs	r0, #0
 800f574:	b003      	add	sp, #12
 800f576:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f578:	9200      	str	r2, [sp, #0]
 800f57a:	460b      	mov	r3, r1
 800f57c:	4622      	mov	r2, r4
 800f57e:	f44f 11a0 	mov.w	r1, #1310720	; 0x140000
 800f582:	f7ff fc23 	bl	800edcc <dwt_writetodevice>
 800f586:	2000      	movs	r0, #0
 800f588:	e7f4      	b.n	800f574 <ull_writetxdata+0x40>
 800f58a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f58e:	e7f1      	b.n	800f574 <ull_writetxdata+0x40>
 800f590:	001f0004 	.word	0x001f0004
 800f594:	001f0008 	.word	0x001f0008

0800f598 <ull_signal_rx_buff_free>:
 800f598:	b510      	push	{r4, lr}
 800f59a:	b082      	sub	sp, #8
 800f59c:	4604      	mov	r4, r0
 800f59e:	2302      	movs	r3, #2
 800f5a0:	9301      	str	r3, [sp, #4]
 800f5a2:	2200      	movs	r2, #0
 800f5a4:	9200      	str	r2, [sp, #0]
 800f5a6:	4613      	mov	r3, r2
 800f5a8:	2113      	movs	r1, #19
 800f5aa:	f7fe ff1e 	bl	800e3ea <dwt_xfer3xxx>
 800f5ae:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800f5b0:	7b9a      	ldrb	r2, [r3, #14]
 800f5b2:	2a03      	cmp	r2, #3
 800f5b4:	bf0c      	ite	eq
 800f5b6:	2201      	moveq	r2, #1
 800f5b8:	2203      	movne	r2, #3
 800f5ba:	739a      	strb	r2, [r3, #14]
 800f5bc:	b002      	add	sp, #8
 800f5be:	bd10      	pop	{r4, pc}

0800f5c0 <ull_isr>:
 800f5c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f5c4:	4604      	mov	r4, r0
 800f5c6:	2200      	movs	r2, #0
 800f5c8:	f44f 11f8 	mov.w	r1, #2031616	; 0x1f0000
 800f5cc:	f7fe ffea 	bl	800e5a4 <dwt_read8bitoffsetreg>
 800f5d0:	4605      	mov	r5, r0
 800f5d2:	2200      	movs	r2, #0
 800f5d4:	2144      	movs	r1, #68	; 0x44
 800f5d6:	4620      	mov	r0, r4
 800f5d8:	f7fe ff8f 	bl	800e4fa <dwt_read32bitoffsetreg>
 800f5dc:	4606      	mov	r6, r0
 800f5de:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800f5e0:	2200      	movs	r2, #0
 800f5e2:	83da      	strh	r2, [r3, #30]
 800f5e4:	f883 2020 	strb.w	r2, [r3, #32]
 800f5e8:	619a      	str	r2, [r3, #24]
 800f5ea:	839a      	strh	r2, [r3, #28]
 800f5ec:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
 800f5f0:	625a      	str	r2, [r3, #36]	; 0x24
 800f5f2:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800f5f4:	625c      	str	r4, [r3, #36]	; 0x24
 800f5f6:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800f5f8:	7b9f      	ldrb	r7, [r3, #14]
 800f5fa:	2f00      	cmp	r7, #0
 800f5fc:	d17f      	bne.n	800f6fe <ull_isr+0x13e>
 800f5fe:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800f600:	619e      	str	r6, [r3, #24]
 800f602:	f8d4 8050 	ldr.w	r8, [r4, #80]	; 0x50
 800f606:	f898 3015 	ldrb.w	r3, [r8, #21]
 800f60a:	f003 0303 	and.w	r3, r3, #3
 800f60e:	2b03      	cmp	r3, #3
 800f610:	f000 8090 	beq.w	800f734 <ull_isr+0x174>
 800f614:	f015 0f80 	tst.w	r5, #128	; 0x80
 800f618:	f040 8093 	bne.w	800f742 <ull_isr+0x182>
 800f61c:	f015 0f01 	tst.w	r5, #1
 800f620:	f040 80c1 	bne.w	800f7a6 <ull_isr+0x1e6>
 800f624:	f015 0f40 	tst.w	r5, #64	; 0x40
 800f628:	d00b      	beq.n	800f642 <ull_isr+0x82>
 800f62a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f62c:	b113      	cbz	r3, 800f634 <ull_isr+0x74>
 800f62e:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800f630:	3018      	adds	r0, #24
 800f632:	4798      	blx	r3
 800f634:	f44f 73c0 	mov.w	r3, #384	; 0x180
 800f638:	2202      	movs	r2, #2
 800f63a:	2144      	movs	r1, #68	; 0x44
 800f63c:	4620      	mov	r0, r4
 800f63e:	f7ff fbd0 	bl	800ede2 <dwt_write16bitoffsetreg>
 800f642:	f015 0f08 	tst.w	r5, #8
 800f646:	d107      	bne.n	800f658 <ull_isr+0x98>
 800f648:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800f64a:	7b9b      	ldrb	r3, [r3, #14]
 800f64c:	2b00      	cmp	r3, #0
 800f64e:	f000 80ea 	beq.w	800f826 <ull_isr+0x266>
 800f652:	2f00      	cmp	r7, #0
 800f654:	f000 80e7 	beq.w	800f826 <ull_isr+0x266>
 800f658:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800f65a:	2200      	movs	r2, #0
 800f65c:	f883 2020 	strb.w	r2, [r3, #32]
 800f660:	f416 2f80 	tst.w	r6, #262144	; 0x40000
 800f664:	f000 80ad 	beq.w	800f7c2 <ull_isr+0x202>
 800f668:	6d22      	ldr	r2, [r4, #80]	; 0x50
 800f66a:	f892 3020 	ldrb.w	r3, [r2, #32]
 800f66e:	f043 0308 	orr.w	r3, r3, #8
 800f672:	f882 3020 	strb.w	r3, [r2, #32]
 800f676:	f44f 2780 	mov.w	r7, #262144	; 0x40000
 800f67a:	f016 5f80 	tst.w	r6, #268435456	; 0x10000000
 800f67e:	d008      	beq.n	800f692 <ull_isr+0xd2>
 800f680:	6d22      	ldr	r2, [r4, #80]	; 0x50
 800f682:	f892 3020 	ldrb.w	r3, [r2, #32]
 800f686:	f043 0310 	orr.w	r3, r3, #16
 800f68a:	f882 3020 	strb.w	r3, [r2, #32]
 800f68e:	f047 5780 	orr.w	r7, r7, #268435456	; 0x10000000
 800f692:	f416 5f00 	tst.w	r6, #8192	; 0x2000
 800f696:	d006      	beq.n	800f6a6 <ull_isr+0xe6>
 800f698:	6d22      	ldr	r2, [r4, #80]	; 0x50
 800f69a:	7d53      	ldrb	r3, [r2, #21]
 800f69c:	f003 0303 	and.w	r3, r3, #3
 800f6a0:	2b03      	cmp	r3, #3
 800f6a2:	f000 809a 	beq.w	800f7da <ull_isr+0x21a>
 800f6a6:	f416 4f80 	tst.w	r6, #16384	; 0x4000
 800f6aa:	f040 80a2 	bne.w	800f7f2 <ull_isr+0x232>
 800f6ae:	f447 43de 	orr.w	r3, r7, #28416	; 0x6f00
 800f6b2:	2200      	movs	r2, #0
 800f6b4:	2144      	movs	r1, #68	; 0x44
 800f6b6:	4620      	mov	r0, r4
 800f6b8:	f7ff fbfe 	bl	800eeb8 <dwt_write32bitoffsetreg>
 800f6bc:	4620      	mov	r0, r4
 800f6be:	f7ff fe1d 	bl	800f2fc <_dwt_clear_db_events>
 800f6c2:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800f6c4:	8bc3      	ldrh	r3, [r0, #30]
 800f6c6:	2b00      	cmp	r3, #0
 800f6c8:	f040 80a2 	bne.w	800f810 <ull_isr+0x250>
 800f6cc:	7d43      	ldrb	r3, [r0, #21]
 800f6ce:	f003 0303 	and.w	r3, r3, #3
 800f6d2:	2b03      	cmp	r3, #3
 800f6d4:	f000 809c 	beq.w	800f810 <ull_isr+0x250>
 800f6d8:	6983      	ldr	r3, [r0, #24]
 800f6da:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 800f6de:	6183      	str	r3, [r0, #24]
 800f6e0:	6d22      	ldr	r2, [r4, #80]	; 0x50
 800f6e2:	6993      	ldr	r3, [r2, #24]
 800f6e4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800f6e8:	6193      	str	r3, [r2, #24]
 800f6ea:	69e3      	ldr	r3, [r4, #28]
 800f6ec:	b113      	cbz	r3, 800f6f4 <ull_isr+0x134>
 800f6ee:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800f6f0:	3018      	adds	r0, #24
 800f6f2:	4798      	blx	r3
 800f6f4:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800f6f6:	2200      	movs	r2, #0
 800f6f8:	f883 2020 	strb.w	r2, [r3, #32]
 800f6fc:	e08c      	b.n	800f818 <ull_isr+0x258>
 800f6fe:	496d      	ldr	r1, [pc, #436]	; (800f8b4 <ull_isr+0x2f4>)
 800f700:	4620      	mov	r0, r4
 800f702:	f7fe ff4f 	bl	800e5a4 <dwt_read8bitoffsetreg>
 800f706:	4607      	mov	r7, r0
 800f708:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800f70a:	7b9b      	ldrb	r3, [r3, #14]
 800f70c:	2b03      	cmp	r3, #3
 800f70e:	bf08      	it	eq
 800f710:	f3c0 1707 	ubfxeq	r7, r0, #4, #8
 800f714:	f017 0f01 	tst.w	r7, #1
 800f718:	bf18      	it	ne
 800f71a:	f446 4680 	orrne.w	r6, r6, #16384	; 0x4000
 800f71e:	f017 0f02 	tst.w	r7, #2
 800f722:	bf18      	it	ne
 800f724:	f446 5600 	orrne.w	r6, r6, #8192	; 0x2000
 800f728:	f017 0f04 	tst.w	r7, #4
 800f72c:	bf18      	it	ne
 800f72e:	f446 6680 	orrne.w	r6, r6, #1024	; 0x400
 800f732:	e764      	b.n	800f5fe <ull_isr+0x3e>
 800f734:	f416 5f00 	tst.w	r6, #8192	; 0x2000
 800f738:	bf1c      	itt	ne
 800f73a:	f045 0508 	orrne.w	r5, r5, #8
 800f73e:	b2ed      	uxtbne	r5, r5
 800f740:	e768      	b.n	800f614 <ull_isr+0x54>
 800f742:	2200      	movs	r2, #0
 800f744:	2148      	movs	r1, #72	; 0x48
 800f746:	4620      	mov	r0, r4
 800f748:	f7fe feed 	bl	800e526 <dwt_read16bitoffsetreg>
 800f74c:	f8a8 001c 	strh.w	r0, [r8, #28]
 800f750:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800f752:	7d1a      	ldrb	r2, [r3, #20]
 800f754:	b11a      	cbz	r2, 800f75e <ull_isr+0x19e>
 800f756:	699a      	ldr	r2, [r3, #24]
 800f758:	f012 0f04 	tst.w	r2, #4
 800f75c:	d103      	bne.n	800f766 <ull_isr+0x1a6>
 800f75e:	8b9b      	ldrh	r3, [r3, #28]
 800f760:	f403 6360 	and.w	r3, r3, #3584	; 0xe00
 800f764:	b18b      	cbz	r3, 800f78a <ull_isr+0x1ca>
 800f766:	2304      	movs	r3, #4
 800f768:	2200      	movs	r2, #0
 800f76a:	2144      	movs	r1, #68	; 0x44
 800f76c:	4620      	mov	r0, r4
 800f76e:	f7ff fd87 	bl	800f280 <dwt_write8bitoffsetreg>
 800f772:	f44f 6360 	mov.w	r3, #3584	; 0xe00
 800f776:	2200      	movs	r2, #0
 800f778:	2148      	movs	r1, #72	; 0x48
 800f77a:	4620      	mov	r0, r4
 800f77c:	f7ff fb31 	bl	800ede2 <dwt_write16bitoffsetreg>
 800f780:	6a23      	ldr	r3, [r4, #32]
 800f782:	b113      	cbz	r3, 800f78a <ull_isr+0x1ca>
 800f784:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800f786:	3018      	adds	r0, #24
 800f788:	4798      	blx	r3
 800f78a:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800f78c:	8b9b      	ldrh	r3, [r3, #28]
 800f78e:	f413 7f80 	tst.w	r3, #256	; 0x100
 800f792:	f43f af43 	beq.w	800f61c <ull_isr+0x5c>
 800f796:	f44f 7380 	mov.w	r3, #256	; 0x100
 800f79a:	2200      	movs	r2, #0
 800f79c:	2148      	movs	r1, #72	; 0x48
 800f79e:	4620      	mov	r0, r4
 800f7a0:	f7ff fb1f 	bl	800ede2 <dwt_write16bitoffsetreg>
 800f7a4:	e73a      	b.n	800f61c <ull_isr+0x5c>
 800f7a6:	23f8      	movs	r3, #248	; 0xf8
 800f7a8:	2200      	movs	r2, #0
 800f7aa:	2144      	movs	r1, #68	; 0x44
 800f7ac:	4620      	mov	r0, r4
 800f7ae:	f7ff fd67 	bl	800f280 <dwt_write8bitoffsetreg>
 800f7b2:	6923      	ldr	r3, [r4, #16]
 800f7b4:	2b00      	cmp	r3, #0
 800f7b6:	f43f af35 	beq.w	800f624 <ull_isr+0x64>
 800f7ba:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800f7bc:	3018      	adds	r0, #24
 800f7be:	4798      	blx	r3
 800f7c0:	e730      	b.n	800f624 <ull_isr+0x64>
 800f7c2:	f416 6f80 	tst.w	r6, #1024	; 0x400
 800f7c6:	bf1f      	itttt	ne
 800f7c8:	6d22      	ldrne	r2, [r4, #80]	; 0x50
 800f7ca:	f892 3020 	ldrbne.w	r3, [r2, #32]
 800f7ce:	f043 0304 	orrne.w	r3, r3, #4
 800f7d2:	f882 3020 	strbne.w	r3, [r2, #32]
 800f7d6:	2700      	movs	r7, #0
 800f7d8:	e74f      	b.n	800f67a <ull_isr+0xba>
 800f7da:	f892 3020 	ldrb.w	r3, [r2, #32]
 800f7de:	f043 0302 	orr.w	r3, r3, #2
 800f7e2:	f882 3020 	strb.w	r3, [r2, #32]
 800f7e6:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800f7e8:	2200      	movs	r2, #0
 800f7ea:	83da      	strh	r2, [r3, #30]
 800f7ec:	f447 4700 	orr.w	r7, r7, #32768	; 0x8000
 800f7f0:	e75d      	b.n	800f6ae <ull_isr+0xee>
 800f7f2:	4620      	mov	r0, r4
 800f7f4:	f7ff fd50 	bl	800f298 <ull_getframelength>
 800f7f8:	f410 4f00 	tst.w	r0, #32768	; 0x8000
 800f7fc:	f43f af57 	beq.w	800f6ae <ull_isr+0xee>
 800f800:	6d22      	ldr	r2, [r4, #80]	; 0x50
 800f802:	f892 3020 	ldrb.w	r3, [r2, #32]
 800f806:	f043 0301 	orr.w	r3, r3, #1
 800f80a:	f882 3020 	strb.w	r3, [r2, #32]
 800f80e:	e74e      	b.n	800f6ae <ull_isr+0xee>
 800f810:	6963      	ldr	r3, [r4, #20]
 800f812:	b10b      	cbz	r3, 800f818 <ull_isr+0x258>
 800f814:	3018      	adds	r0, #24
 800f816:	4798      	blx	r3
 800f818:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800f81a:	7b9b      	ldrb	r3, [r3, #14]
 800f81c:	bb03      	cbnz	r3, 800f860 <ull_isr+0x2a0>
 800f81e:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800f820:	2200      	movs	r2, #0
 800f822:	f883 2020 	strb.w	r2, [r3, #32]
 800f826:	f015 0f10 	tst.w	r5, #16
 800f82a:	d11d      	bne.n	800f868 <ull_isr+0x2a8>
 800f82c:	f015 0f20 	tst.w	r5, #32
 800f830:	d12d      	bne.n	800f88e <ull_isr+0x2ce>
 800f832:	2200      	movs	r2, #0
 800f834:	4920      	ldr	r1, [pc, #128]	; (800f8b8 <ull_isr+0x2f8>)
 800f836:	4620      	mov	r0, r4
 800f838:	f7fe feb4 	bl	800e5a4 <dwt_read8bitoffsetreg>
 800f83c:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800f83e:	f883 0021 	strb.w	r0, [r3, #33]	; 0x21
 800f842:	f010 0303 	ands.w	r3, r0, #3
 800f846:	d009      	beq.n	800f85c <ull_isr+0x29c>
 800f848:	2200      	movs	r2, #0
 800f84a:	491b      	ldr	r1, [pc, #108]	; (800f8b8 <ull_isr+0x2f8>)
 800f84c:	4620      	mov	r0, r4
 800f84e:	f7ff fd17 	bl	800f280 <dwt_write8bitoffsetreg>
 800f852:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800f854:	b113      	cbz	r3, 800f85c <ull_isr+0x29c>
 800f856:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800f858:	3018      	adds	r0, #24
 800f85a:	4798      	blx	r3
 800f85c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f860:	4620      	mov	r0, r4
 800f862:	f7ff fe99 	bl	800f598 <ull_signal_rx_buff_free>
 800f866:	e7da      	b.n	800f81e <ull_isr+0x25e>
 800f868:	4b14      	ldr	r3, [pc, #80]	; (800f8bc <ull_isr+0x2fc>)
 800f86a:	2200      	movs	r2, #0
 800f86c:	2144      	movs	r1, #68	; 0x44
 800f86e:	4620      	mov	r0, r4
 800f870:	f7ff fb22 	bl	800eeb8 <dwt_write32bitoffsetreg>
 800f874:	4620      	mov	r0, r4
 800f876:	f7ff fd41 	bl	800f2fc <_dwt_clear_db_events>
 800f87a:	69e3      	ldr	r3, [r4, #28]
 800f87c:	b113      	cbz	r3, 800f884 <ull_isr+0x2c4>
 800f87e:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800f880:	3018      	adds	r0, #24
 800f882:	4798      	blx	r3
 800f884:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800f886:	2200      	movs	r2, #0
 800f888:	f883 2020 	strb.w	r2, [r3, #32]
 800f88c:	e7ce      	b.n	800f82c <ull_isr+0x26c>
 800f88e:	4b0c      	ldr	r3, [pc, #48]	; (800f8c0 <ull_isr+0x300>)
 800f890:	2200      	movs	r2, #0
 800f892:	2144      	movs	r1, #68	; 0x44
 800f894:	4620      	mov	r0, r4
 800f896:	f7ff fb0f 	bl	800eeb8 <dwt_write32bitoffsetreg>
 800f89a:	4620      	mov	r0, r4
 800f89c:	f7ff fd2e 	bl	800f2fc <_dwt_clear_db_events>
 800f8a0:	69a3      	ldr	r3, [r4, #24]
 800f8a2:	b113      	cbz	r3, 800f8aa <ull_isr+0x2ea>
 800f8a4:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800f8a6:	3018      	adds	r0, #24
 800f8a8:	4798      	blx	r3
 800f8aa:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800f8ac:	2200      	movs	r2, #0
 800f8ae:	f883 2020 	strb.w	r2, [r3, #32]
 800f8b2:	e7be      	b.n	800f832 <ull_isr+0x272>
 800f8b4:	00010018 	.word	0x00010018
 800f8b8:	00110038 	.word	0x00110038
 800f8bc:	34059400 	.word	0x34059400
 800f8c0:	10220400 	.word	0x10220400

0800f8c4 <dwt_modify32bitoffsetreg>:
 800f8c4:	b530      	push	{r4, r5, lr}
 800f8c6:	b085      	sub	sp, #20
 800f8c8:	9c08      	ldr	r4, [sp, #32]
 800f8ca:	f88d 3008 	strb.w	r3, [sp, #8]
 800f8ce:	0a1d      	lsrs	r5, r3, #8
 800f8d0:	f88d 5009 	strb.w	r5, [sp, #9]
 800f8d4:	0c1d      	lsrs	r5, r3, #16
 800f8d6:	f88d 500a 	strb.w	r5, [sp, #10]
 800f8da:	0e1b      	lsrs	r3, r3, #24
 800f8dc:	f88d 300b 	strb.w	r3, [sp, #11]
 800f8e0:	f88d 400c 	strb.w	r4, [sp, #12]
 800f8e4:	0a23      	lsrs	r3, r4, #8
 800f8e6:	f88d 300d 	strb.w	r3, [sp, #13]
 800f8ea:	0c23      	lsrs	r3, r4, #16
 800f8ec:	f88d 300e 	strb.w	r3, [sp, #14]
 800f8f0:	0e24      	lsrs	r4, r4, #24
 800f8f2:	f88d 400f 	strb.w	r4, [sp, #15]
 800f8f6:	f248 0303 	movw	r3, #32771	; 0x8003
 800f8fa:	9301      	str	r3, [sp, #4]
 800f8fc:	ab02      	add	r3, sp, #8
 800f8fe:	9300      	str	r3, [sp, #0]
 800f900:	2308      	movs	r3, #8
 800f902:	b292      	uxth	r2, r2
 800f904:	f7fe fd71 	bl	800e3ea <dwt_xfer3xxx>
 800f908:	b005      	add	sp, #20
 800f90a:	bd30      	pop	{r4, r5, pc}

0800f90c <ull_enablegpioclocks>:
 800f90c:	b500      	push	{lr}
 800f90e:	b083      	sub	sp, #12
 800f910:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800f914:	9300      	str	r3, [sp, #0]
 800f916:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800f91a:	2200      	movs	r2, #0
 800f91c:	4902      	ldr	r1, [pc, #8]	; (800f928 <ull_enablegpioclocks+0x1c>)
 800f91e:	f7ff ffd1 	bl	800f8c4 <dwt_modify32bitoffsetreg>
 800f922:	b003      	add	sp, #12
 800f924:	f85d fb04 	ldr.w	pc, [sp], #4
 800f928:	00110004 	.word	0x00110004

0800f92c <ull_enable_rf_tx>:
 800f92c:	b570      	push	{r4, r5, r6, lr}
 800f92e:	b082      	sub	sp, #8
 800f930:	4604      	mov	r4, r0
 800f932:	460e      	mov	r6, r1
 800f934:	4d13      	ldr	r5, [pc, #76]	; (800f984 <ull_enable_rf_tx+0x58>)
 800f936:	f04f 2308 	mov.w	r3, #134219776	; 0x8000800
 800f93a:	9300      	str	r3, [sp, #0]
 800f93c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800f940:	2200      	movs	r2, #0
 800f942:	4629      	mov	r1, r5
 800f944:	f7ff ffbe 	bl	800f8c4 <dwt_modify32bitoffsetreg>
 800f948:	f04f 1360 	mov.w	r3, #6291552	; 0x600060
 800f94c:	9300      	str	r3, [sp, #0]
 800f94e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800f952:	2200      	movs	r2, #0
 800f954:	4629      	mov	r1, r5
 800f956:	4620      	mov	r0, r4
 800f958:	f7ff ffb4 	bl	800f8c4 <dwt_modify32bitoffsetreg>
 800f95c:	4b0a      	ldr	r3, [pc, #40]	; (800f988 <ull_enable_rf_tx+0x5c>)
 800f95e:	9300      	str	r3, [sp, #0]
 800f960:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800f964:	2200      	movs	r2, #0
 800f966:	f44f 21e0 	mov.w	r1, #458752	; 0x70000
 800f96a:	4620      	mov	r0, r4
 800f96c:	f7ff ffaa 	bl	800f8c4 <dwt_modify32bitoffsetreg>
 800f970:	b90e      	cbnz	r6, 800f976 <ull_enable_rf_tx+0x4a>
 800f972:	b002      	add	sp, #8
 800f974:	bd70      	pop	{r4, r5, r6, pc}
 800f976:	4b05      	ldr	r3, [pc, #20]	; (800f98c <ull_enable_rf_tx+0x60>)
 800f978:	2200      	movs	r2, #0
 800f97a:	4905      	ldr	r1, [pc, #20]	; (800f990 <ull_enable_rf_tx+0x64>)
 800f97c:	4620      	mov	r0, r4
 800f97e:	f7ff fa9b 	bl	800eeb8 <dwt_write32bitoffsetreg>
 800f982:	e7f6      	b.n	800f972 <ull_enable_rf_tx+0x46>
 800f984:	00070048 	.word	0x00070048
 800f988:	02003c00 	.word	0x02003c00
 800f98c:	01011100 	.word	0x01011100
 800f990:	00070014 	.word	0x00070014

0800f994 <ull_enable_rftx_blocks>:
 800f994:	b500      	push	{lr}
 800f996:	b083      	sub	sp, #12
 800f998:	4b05      	ldr	r3, [pc, #20]	; (800f9b0 <ull_enable_rftx_blocks+0x1c>)
 800f99a:	9300      	str	r3, [sp, #0]
 800f99c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800f9a0:	2200      	movs	r2, #0
 800f9a2:	4904      	ldr	r1, [pc, #16]	; (800f9b4 <ull_enable_rftx_blocks+0x20>)
 800f9a4:	f7ff ff8e 	bl	800f8c4 <dwt_modify32bitoffsetreg>
 800f9a8:	b003      	add	sp, #12
 800f9aa:	f85d fb04 	ldr.w	pc, [sp], #4
 800f9ae:	bf00      	nop
 800f9b0:	02003c00 	.word	0x02003c00
 800f9b4:	00070004 	.word	0x00070004

0800f9b8 <_dwt_otpprogword32>:
 800f9b8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f9bc:	b083      	sub	sp, #12
 800f9be:	4604      	mov	r4, r0
 800f9c0:	460d      	mov	r5, r1
 800f9c2:	4617      	mov	r7, r2
 800f9c4:	4e56      	ldr	r6, [pc, #344]	; (800fb20 <_dwt_otpprogword32+0x168>)
 800f9c6:	2200      	movs	r2, #0
 800f9c8:	4631      	mov	r1, r6
 800f9ca:	f7fe fd96 	bl	800e4fa <dwt_read32bitoffsetreg>
 800f9ce:	4681      	mov	r9, r0
 800f9d0:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800f9d4:	9300      	str	r3, [sp, #0]
 800f9d6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800f9da:	2200      	movs	r2, #0
 800f9dc:	4631      	mov	r1, r6
 800f9de:	4620      	mov	r0, r4
 800f9e0:	f7ff ff70 	bl	800f8c4 <dwt_modify32bitoffsetreg>
 800f9e4:	f8df 813c 	ldr.w	r8, [pc, #316]	; 800fb24 <_dwt_otpprogword32+0x16c>
 800f9e8:	2318      	movs	r3, #24
 800f9ea:	2200      	movs	r2, #0
 800f9ec:	4641      	mov	r1, r8
 800f9ee:	4620      	mov	r0, r4
 800f9f0:	f7ff f9f7 	bl	800ede2 <dwt_write16bitoffsetreg>
 800f9f4:	2125      	movs	r1, #37	; 0x25
 800f9f6:	4620      	mov	r0, r4
 800f9f8:	f7ff fa28 	bl	800ee4c <__dwt_otp_write_wdata_id_reg>
 800f9fc:	2102      	movs	r1, #2
 800f9fe:	4620      	mov	r0, r4
 800fa00:	f7ff fa24 	bl	800ee4c <__dwt_otp_write_wdata_id_reg>
 800fa04:	f44f 71fe 	mov.w	r1, #508	; 0x1fc
 800fa08:	4620      	mov	r0, r4
 800fa0a:	f7ff fa1f 	bl	800ee4c <__dwt_otp_write_wdata_id_reg>
 800fa0e:	b2f9      	uxtb	r1, r7
 800fa10:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 800fa14:	4620      	mov	r0, r4
 800fa16:	f7ff fa19 	bl	800ee4c <__dwt_otp_write_wdata_id_reg>
 800fa1a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800fa1e:	4620      	mov	r0, r4
 800fa20:	f7ff fa14 	bl	800ee4c <__dwt_otp_write_wdata_id_reg>
 800fa24:	2100      	movs	r1, #0
 800fa26:	4620      	mov	r0, r4
 800fa28:	f7ff fa10 	bl	800ee4c <__dwt_otp_write_wdata_id_reg>
 800fa2c:	2102      	movs	r1, #2
 800fa2e:	4620      	mov	r0, r4
 800fa30:	f7ff fa0c 	bl	800ee4c <__dwt_otp_write_wdata_id_reg>
 800fa34:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 800fa38:	4620      	mov	r0, r4
 800fa3a:	f7ff fa07 	bl	800ee4c <__dwt_otp_write_wdata_id_reg>
 800fa3e:	b2e9      	uxtb	r1, r5
 800fa40:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 800fa44:	4620      	mov	r0, r4
 800fa46:	f7ff fa01 	bl	800ee4c <__dwt_otp_write_wdata_id_reg>
 800fa4a:	f3c5 2107 	ubfx	r1, r5, #8, #8
 800fa4e:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 800fa52:	4620      	mov	r0, r4
 800fa54:	f7ff f9fa 	bl	800ee4c <__dwt_otp_write_wdata_id_reg>
 800fa58:	f3c5 4107 	ubfx	r1, r5, #16, #8
 800fa5c:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 800fa60:	4620      	mov	r0, r4
 800fa62:	f7ff f9f3 	bl	800ee4c <__dwt_otp_write_wdata_id_reg>
 800fa66:	0e29      	lsrs	r1, r5, #24
 800fa68:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 800fa6c:	4620      	mov	r0, r4
 800fa6e:	f7ff f9ed 	bl	800ee4c <__dwt_otp_write_wdata_id_reg>
 800fa72:	2100      	movs	r1, #0
 800fa74:	4620      	mov	r0, r4
 800fa76:	f7ff f9e9 	bl	800ee4c <__dwt_otp_write_wdata_id_reg>
 800fa7a:	213a      	movs	r1, #58	; 0x3a
 800fa7c:	4620      	mov	r0, r4
 800fa7e:	f7ff f9e5 	bl	800ee4c <__dwt_otp_write_wdata_id_reg>
 800fa82:	f240 11ff 	movw	r1, #511	; 0x1ff
 800fa86:	4620      	mov	r0, r4
 800fa88:	f7ff f9e0 	bl	800ee4c <__dwt_otp_write_wdata_id_reg>
 800fa8c:	f44f 7185 	mov.w	r1, #266	; 0x10a
 800fa90:	4620      	mov	r0, r4
 800fa92:	f7ff f9db 	bl	800ee4c <__dwt_otp_write_wdata_id_reg>
 800fa96:	2100      	movs	r1, #0
 800fa98:	4620      	mov	r0, r4
 800fa9a:	f7ff f9d7 	bl	800ee4c <__dwt_otp_write_wdata_id_reg>
 800fa9e:	213a      	movs	r1, #58	; 0x3a
 800faa0:	4620      	mov	r0, r4
 800faa2:	f7ff f9d3 	bl	800ee4c <__dwt_otp_write_wdata_id_reg>
 800faa6:	f240 1101 	movw	r1, #257	; 0x101
 800faaa:	4620      	mov	r0, r4
 800faac:	f7ff f9ce 	bl	800ee4c <__dwt_otp_write_wdata_id_reg>
 800fab0:	2302      	movs	r3, #2
 800fab2:	2200      	movs	r2, #0
 800fab4:	f44f 2130 	mov.w	r1, #720896	; 0xb0000
 800fab8:	4620      	mov	r0, r4
 800faba:	f7ff f992 	bl	800ede2 <dwt_write16bitoffsetreg>
 800fabe:	2300      	movs	r3, #0
 800fac0:	461a      	mov	r2, r3
 800fac2:	f44f 2130 	mov.w	r1, #720896	; 0xb0000
 800fac6:	4620      	mov	r0, r4
 800fac8:	f7ff f98b 	bl	800ede2 <dwt_write16bitoffsetreg>
 800facc:	2002      	movs	r0, #2
 800face:	f7f1 fe6f 	bl	80017b0 <deca_sleep>
 800fad2:	213a      	movs	r1, #58	; 0x3a
 800fad4:	4620      	mov	r0, r4
 800fad6:	f7ff f9b9 	bl	800ee4c <__dwt_otp_write_wdata_id_reg>
 800fada:	f44f 7181 	mov.w	r1, #258	; 0x102
 800fade:	4620      	mov	r0, r4
 800fae0:	f7ff f9b4 	bl	800ee4c <__dwt_otp_write_wdata_id_reg>
 800fae4:	2302      	movs	r3, #2
 800fae6:	2200      	movs	r2, #0
 800fae8:	f44f 2130 	mov.w	r1, #720896	; 0xb0000
 800faec:	4620      	mov	r0, r4
 800faee:	f7ff f978 	bl	800ede2 <dwt_write16bitoffsetreg>
 800faf2:	2300      	movs	r3, #0
 800faf4:	461a      	mov	r2, r3
 800faf6:	f44f 2130 	mov.w	r1, #720896	; 0xb0000
 800fafa:	4620      	mov	r0, r4
 800fafc:	f7ff f971 	bl	800ede2 <dwt_write16bitoffsetreg>
 800fb00:	2300      	movs	r3, #0
 800fb02:	461a      	mov	r2, r3
 800fb04:	4641      	mov	r1, r8
 800fb06:	4620      	mov	r0, r4
 800fb08:	f7ff f96b 	bl	800ede2 <dwt_write16bitoffsetreg>
 800fb0c:	464b      	mov	r3, r9
 800fb0e:	2200      	movs	r2, #0
 800fb10:	4631      	mov	r1, r6
 800fb12:	4620      	mov	r0, r4
 800fb14:	f7ff f9d0 	bl	800eeb8 <dwt_write32bitoffsetreg>
 800fb18:	b003      	add	sp, #12
 800fb1a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fb1e:	bf00      	nop
 800fb20:	00070044 	.word	0x00070044
 800fb24:	000b0008 	.word	0x000b0008

0800fb28 <ull_setgpiomode>:
 800fb28:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fb2a:	b083      	sub	sp, #12
 800fb2c:	2400      	movs	r4, #0
 800fb2e:	4623      	mov	r3, r4
 800fb30:	2601      	movs	r6, #1
 800fb32:	2707      	movs	r7, #7
 800fb34:	e002      	b.n	800fb3c <ull_setgpiomode+0x14>
 800fb36:	3401      	adds	r4, #1
 800fb38:	2c09      	cmp	r4, #9
 800fb3a:	d009      	beq.n	800fb50 <ull_setgpiomode+0x28>
 800fb3c:	fa06 f504 	lsl.w	r5, r6, r4
 800fb40:	420d      	tst	r5, r1
 800fb42:	d0f8      	beq.n	800fb36 <ull_setgpiomode+0xe>
 800fb44:	eb04 0544 	add.w	r5, r4, r4, lsl #1
 800fb48:	fa07 f505 	lsl.w	r5, r7, r5
 800fb4c:	432b      	orrs	r3, r5
 800fb4e:	e7f2      	b.n	800fb36 <ull_setgpiomode+0xe>
 800fb50:	401a      	ands	r2, r3
 800fb52:	9200      	str	r2, [sp, #0]
 800fb54:	43db      	mvns	r3, r3
 800fb56:	2200      	movs	r2, #0
 800fb58:	f44f 21a0 	mov.w	r1, #327680	; 0x50000
 800fb5c:	f7ff feb2 	bl	800f8c4 <dwt_modify32bitoffsetreg>
 800fb60:	b003      	add	sp, #12
 800fb62:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800fb64 <ull_writetxfctrl>:
 800fb64:	b500      	push	{lr}
 800fb66:	b083      	sub	sp, #12
 800fb68:	2a7f      	cmp	r2, #127	; 0x7f
 800fb6a:	bf88      	it	hi
 800fb6c:	3280      	addhi	r2, #128	; 0x80
 800fb6e:	ea41 21c3 	orr.w	r1, r1, r3, lsl #11
 800fb72:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800fb76:	9100      	str	r1, [sp, #0]
 800fb78:	4b03      	ldr	r3, [pc, #12]	; (800fb88 <ull_writetxfctrl+0x24>)
 800fb7a:	2200      	movs	r2, #0
 800fb7c:	2120      	movs	r1, #32
 800fb7e:	f7ff fea1 	bl	800f8c4 <dwt_modify32bitoffsetreg>
 800fb82:	b003      	add	sp, #12
 800fb84:	f85d fb04 	ldr.w	pc, [sp], #4
 800fb88:	fc00f400 	.word	0xfc00f400

0800fb8c <prs_sys_status_and_or>:
 800fb8c:	b500      	push	{lr}
 800fb8e:	b083      	sub	sp, #12
 800fb90:	9200      	str	r2, [sp, #0]
 800fb92:	460b      	mov	r3, r1
 800fb94:	2200      	movs	r2, #0
 800fb96:	2144      	movs	r1, #68	; 0x44
 800fb98:	f7ff fe94 	bl	800f8c4 <dwt_modify32bitoffsetreg>
 800fb9c:	2000      	movs	r0, #0
 800fb9e:	b003      	add	sp, #12
 800fba0:	f85d fb04 	ldr.w	pc, [sp], #4

0800fba4 <dwt_modify8bitoffsetreg>:
 800fba4:	b500      	push	{lr}
 800fba6:	b085      	sub	sp, #20
 800fba8:	f88d 300c 	strb.w	r3, [sp, #12]
 800fbac:	f89d 3018 	ldrb.w	r3, [sp, #24]
 800fbb0:	f88d 300d 	strb.w	r3, [sp, #13]
 800fbb4:	f248 0301 	movw	r3, #32769	; 0x8001
 800fbb8:	9301      	str	r3, [sp, #4]
 800fbba:	ab03      	add	r3, sp, #12
 800fbbc:	9300      	str	r3, [sp, #0]
 800fbbe:	2302      	movs	r3, #2
 800fbc0:	b292      	uxth	r2, r2
 800fbc2:	f7fe fc12 	bl	800e3ea <dwt_xfer3xxx>
 800fbc6:	b005      	add	sp, #20
 800fbc8:	f85d fb04 	ldr.w	pc, [sp], #4

0800fbcc <ull_enablespicrccheck>:
 800fbcc:	b570      	push	{r4, r5, r6, lr}
 800fbce:	b082      	sub	sp, #8
 800fbd0:	4604      	mov	r4, r0
 800fbd2:	460d      	mov	r5, r1
 800fbd4:	b159      	cbz	r1, 800fbee <ull_enablespicrccheck+0x22>
 800fbd6:	4616      	mov	r6, r2
 800fbd8:	2340      	movs	r3, #64	; 0x40
 800fbda:	9300      	str	r3, [sp, #0]
 800fbdc:	23ff      	movs	r3, #255	; 0xff
 800fbde:	2200      	movs	r2, #0
 800fbe0:	2110      	movs	r1, #16
 800fbe2:	f7ff ffdf 	bl	800fba4 <dwt_modify8bitoffsetreg>
 800fbe6:	2d02      	cmp	r5, #2
 800fbe8:	d107      	bne.n	800fbfa <ull_enablespicrccheck+0x2e>
 800fbea:	60e6      	str	r6, [r4, #12]
 800fbec:	e005      	b.n	800fbfa <ull_enablespicrccheck+0x2e>
 800fbee:	2200      	movs	r2, #0
 800fbf0:	9200      	str	r2, [sp, #0]
 800fbf2:	23bf      	movs	r3, #191	; 0xbf
 800fbf4:	2110      	movs	r1, #16
 800fbf6:	f7ff ffd5 	bl	800fba4 <dwt_modify8bitoffsetreg>
 800fbfa:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800fbfc:	751d      	strb	r5, [r3, #20]
 800fbfe:	b002      	add	sp, #8
 800fc00:	bd70      	pop	{r4, r5, r6, pc}
	...

0800fc04 <ull_configciadiag>:
 800fc04:	b530      	push	{r4, r5, lr}
 800fc06:	b083      	sub	sp, #12
 800fc08:	4604      	mov	r4, r0
 800fc0a:	460d      	mov	r5, r1
 800fc0c:	f011 0f01 	tst.w	r1, #1
 800fc10:	d015      	beq.n	800fc3e <ull_configciadiag+0x3a>
 800fc12:	2300      	movs	r3, #0
 800fc14:	9300      	str	r3, [sp, #0]
 800fc16:	23ef      	movs	r3, #239	; 0xef
 800fc18:	2202      	movs	r2, #2
 800fc1a:	f44f 2160 	mov.w	r1, #917504	; 0xe0000
 800fc1e:	f7ff ffc1 	bl	800fba4 <dwt_modify8bitoffsetreg>
 800fc22:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800fc24:	759d      	strb	r5, [r3, #22]
 800fc26:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800fc28:	7d9b      	ldrb	r3, [r3, #22]
 800fc2a:	085b      	lsrs	r3, r3, #1
 800fc2c:	d010      	beq.n	800fc50 <ull_configciadiag+0x4c>
 800fc2e:	086b      	lsrs	r3, r5, #1
 800fc30:	2200      	movs	r2, #0
 800fc32:	490e      	ldr	r1, [pc, #56]	; (800fc6c <ull_configciadiag+0x68>)
 800fc34:	4620      	mov	r0, r4
 800fc36:	f7ff fb23 	bl	800f280 <dwt_write8bitoffsetreg>
 800fc3a:	b003      	add	sp, #12
 800fc3c:	bd30      	pop	{r4, r5, pc}
 800fc3e:	2310      	movs	r3, #16
 800fc40:	9300      	str	r3, [sp, #0]
 800fc42:	23ff      	movs	r3, #255	; 0xff
 800fc44:	2202      	movs	r2, #2
 800fc46:	f44f 2160 	mov.w	r1, #917504	; 0xe0000
 800fc4a:	f7ff ffab 	bl	800fba4 <dwt_modify8bitoffsetreg>
 800fc4e:	e7e8      	b.n	800fc22 <ull_configciadiag+0x1e>
 800fc50:	2301      	movs	r3, #1
 800fc52:	9300      	str	r3, [sp, #0]
 800fc54:	23ff      	movs	r3, #255	; 0xff
 800fc56:	2200      	movs	r2, #0
 800fc58:	4904      	ldr	r1, [pc, #16]	; (800fc6c <ull_configciadiag+0x68>)
 800fc5a:	4620      	mov	r0, r4
 800fc5c:	f7ff ffa2 	bl	800fba4 <dwt_modify8bitoffsetreg>
 800fc60:	6d22      	ldr	r2, [r4, #80]	; 0x50
 800fc62:	7d93      	ldrb	r3, [r2, #22]
 800fc64:	f043 0302 	orr.w	r3, r3, #2
 800fc68:	7593      	strb	r3, [r2, #22]
 800fc6a:	e7e6      	b.n	800fc3a <ull_configciadiag+0x36>
 800fc6c:	00010020 	.word	0x00010020

0800fc70 <ull_configurestsloadiv>:
 800fc70:	b500      	push	{lr}
 800fc72:	b083      	sub	sp, #12
 800fc74:	2301      	movs	r3, #1
 800fc76:	9300      	str	r3, [sp, #0]
 800fc78:	23ff      	movs	r3, #255	; 0xff
 800fc7a:	2200      	movs	r2, #0
 800fc7c:	4902      	ldr	r1, [pc, #8]	; (800fc88 <ull_configurestsloadiv+0x18>)
 800fc7e:	f7ff ff91 	bl	800fba4 <dwt_modify8bitoffsetreg>
 800fc82:	b003      	add	sp, #12
 800fc84:	f85d fb04 	ldr.w	pc, [sp], #4
 800fc88:	00020004 	.word	0x00020004

0800fc8c <ull_adcoffsetscalibration>:
 800fc8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fc90:	b08b      	sub	sp, #44	; 0x2c
 800fc92:	4607      	mov	r7, r0
 800fc94:	f8df 8220 	ldr.w	r8, [pc, #544]	; 800feb8 <ull_adcoffsetscalibration+0x22c>
 800fc98:	2200      	movs	r2, #0
 800fc9a:	4641      	mov	r1, r8
 800fc9c:	f7fe fc2d 	bl	800e4fa <dwt_read32bitoffsetreg>
 800fca0:	9004      	str	r0, [sp, #16]
 800fca2:	4c7d      	ldr	r4, [pc, #500]	; (800fe98 <ull_adcoffsetscalibration+0x20c>)
 800fca4:	2200      	movs	r2, #0
 800fca6:	4621      	mov	r1, r4
 800fca8:	4638      	mov	r0, r7
 800fcaa:	f7fe fc26 	bl	800e4fa <dwt_read32bitoffsetreg>
 800fcae:	9005      	str	r0, [sp, #20]
 800fcb0:	4d7a      	ldr	r5, [pc, #488]	; (800fe9c <ull_adcoffsetscalibration+0x210>)
 800fcb2:	2200      	movs	r2, #0
 800fcb4:	4629      	mov	r1, r5
 800fcb6:	4638      	mov	r0, r7
 800fcb8:	f7fe fc74 	bl	800e5a4 <dwt_read8bitoffsetreg>
 800fcbc:	9006      	str	r0, [sp, #24]
 800fcbe:	4e78      	ldr	r6, [pc, #480]	; (800fea0 <ull_adcoffsetscalibration+0x214>)
 800fcc0:	2200      	movs	r2, #0
 800fcc2:	4631      	mov	r1, r6
 800fcc4:	4638      	mov	r0, r7
 800fcc6:	f7fe fc18 	bl	800e4fa <dwt_read32bitoffsetreg>
 800fcca:	4682      	mov	sl, r0
 800fccc:	9007      	str	r0, [sp, #28]
 800fcce:	2200      	movs	r2, #0
 800fcd0:	4974      	ldr	r1, [pc, #464]	; (800fea4 <ull_adcoffsetscalibration+0x218>)
 800fcd2:	4638      	mov	r0, r7
 800fcd4:	f7fe fc11 	bl	800e4fa <dwt_read32bitoffsetreg>
 800fcd8:	4681      	mov	r9, r0
 800fcda:	4b73      	ldr	r3, [pc, #460]	; (800fea8 <ull_adcoffsetscalibration+0x21c>)
 800fcdc:	9300      	str	r3, [sp, #0]
 800fcde:	f06f 537c 	mvn.w	r3, #1056964608	; 0x3f000000
 800fce2:	2200      	movs	r2, #0
 800fce4:	4641      	mov	r1, r8
 800fce6:	4638      	mov	r0, r7
 800fce8:	f7ff fdec 	bl	800f8c4 <dwt_modify32bitoffsetreg>
 800fcec:	464b      	mov	r3, r9
 800fcee:	2200      	movs	r2, #0
 800fcf0:	4631      	mov	r1, r6
 800fcf2:	4638      	mov	r0, r7
 800fcf4:	f7ff f8e0 	bl	800eeb8 <dwt_write32bitoffsetreg>
 800fcf8:	4653      	mov	r3, sl
 800fcfa:	00db      	lsls	r3, r3, #3
 800fcfc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800fd00:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fd04:	9300      	str	r3, [sp, #0]
 800fd06:	2386      	movs	r3, #134	; 0x86
 800fd08:	2200      	movs	r2, #0
 800fd0a:	4621      	mov	r1, r4
 800fd0c:	4638      	mov	r0, r7
 800fd0e:	f7ff ff49 	bl	800fba4 <dwt_modify8bitoffsetreg>
 800fd12:	2300      	movs	r3, #0
 800fd14:	2203      	movs	r2, #3
 800fd16:	4621      	mov	r1, r4
 800fd18:	4638      	mov	r0, r7
 800fd1a:	f7ff fab1 	bl	800f280 <dwt_write8bitoffsetreg>
 800fd1e:	f04f 0900 	mov.w	r9, #0
 800fd22:	f8cd 9000 	str.w	r9, [sp]
 800fd26:	23fe      	movs	r3, #254	; 0xfe
 800fd28:	464a      	mov	r2, r9
 800fd2a:	4629      	mov	r1, r5
 800fd2c:	4638      	mov	r0, r7
 800fd2e:	f7ff ff39 	bl	800fba4 <dwt_modify8bitoffsetreg>
 800fd32:	464a      	mov	r2, r9
 800fd34:	213c      	movs	r1, #60	; 0x3c
 800fd36:	4638      	mov	r0, r7
 800fd38:	f7fe fbdf 	bl	800e4fa <dwt_read32bitoffsetreg>
 800fd3c:	9008      	str	r0, [sp, #32]
 800fd3e:	464a      	mov	r2, r9
 800fd40:	2140      	movs	r1, #64	; 0x40
 800fd42:	4638      	mov	r0, r7
 800fd44:	f7fe fbd9 	bl	800e4fa <dwt_read32bitoffsetreg>
 800fd48:	9009      	str	r0, [sp, #36]	; 0x24
 800fd4a:	464b      	mov	r3, r9
 800fd4c:	464a      	mov	r2, r9
 800fd4e:	213c      	movs	r1, #60	; 0x3c
 800fd50:	4638      	mov	r0, r7
 800fd52:	f7ff f8b1 	bl	800eeb8 <dwt_write32bitoffsetreg>
 800fd56:	464b      	mov	r3, r9
 800fd58:	464a      	mov	r2, r9
 800fd5a:	2140      	movs	r1, #64	; 0x40
 800fd5c:	4638      	mov	r0, r7
 800fd5e:	f7ff f8ab 	bl	800eeb8 <dwt_write32bitoffsetreg>
 800fd62:	f7f5 fdf3 	bl	800594c <dwt_forcetrxoff>
 800fd66:	f04f 0b02 	mov.w	fp, #2
 800fd6a:	464c      	mov	r4, r9
 800fd6c:	464d      	mov	r5, r9
 800fd6e:	464e      	mov	r6, r9
 800fd70:	46c8      	mov	r8, r9
 800fd72:	f8cd 900c 	str.w	r9, [sp, #12]
 800fd76:	46ca      	mov	sl, r9
 800fd78:	e00e      	b.n	800fd98 <ull_adcoffsetscalibration+0x10c>
 800fd7a:	f7f5 fde7 	bl	800594c <dwt_forcetrxoff>
 800fd7e:	9b03      	ldr	r3, [sp, #12]
 800fd80:	2b00      	cmp	r3, #0
 800fd82:	f000 8082 	beq.w	800fe8a <ull_adcoffsetscalibration+0x1fe>
 800fd86:	f1bb 0f01 	cmp.w	fp, #1
 800fd8a:	f000 8081 	beq.w	800fe90 <ull_adcoffsetscalibration+0x204>
 800fd8e:	2301      	movs	r3, #1
 800fd90:	9303      	str	r3, [sp, #12]
 800fd92:	f1bb 0b01 	subs.w	fp, fp, #1
 800fd96:	d043      	beq.n	800fe20 <ull_adcoffsetscalibration+0x194>
 800fd98:	4650      	mov	r0, sl
 800fd9a:	f7f5 fde5 	bl	8005968 <dwt_rxenable>
 800fd9e:	2014      	movs	r0, #20
 800fda0:	f7f1 fd11 	bl	80017c6 <deca_usleep>
 800fda4:	f04f 0904 	mov.w	r9, #4
 800fda8:	f8cd a000 	str.w	sl, [sp]
 800fdac:	23fe      	movs	r3, #254	; 0xfe
 800fdae:	4652      	mov	r2, sl
 800fdb0:	f44f 3140 	mov.w	r1, #196608	; 0x30000
 800fdb4:	4638      	mov	r0, r7
 800fdb6:	f7ff fef5 	bl	800fba4 <dwt_modify8bitoffsetreg>
 800fdba:	2301      	movs	r3, #1
 800fdbc:	9300      	str	r3, [sp, #0]
 800fdbe:	23fe      	movs	r3, #254	; 0xfe
 800fdc0:	4652      	mov	r2, sl
 800fdc2:	f44f 3140 	mov.w	r1, #196608	; 0x30000
 800fdc6:	4638      	mov	r0, r7
 800fdc8:	f7ff feec 	bl	800fba4 <dwt_modify8bitoffsetreg>
 800fdcc:	4652      	mov	r2, sl
 800fdce:	4937      	ldr	r1, [pc, #220]	; (800feac <ull_adcoffsetscalibration+0x220>)
 800fdd0:	4638      	mov	r0, r7
 800fdd2:	f7fe fb92 	bl	800e4fa <dwt_read32bitoffsetreg>
 800fdd6:	fa58 f880 	uxtab	r8, r8, r0
 800fdda:	fa1f f888 	uxth.w	r8, r8
 800fdde:	f3c0 2307 	ubfx	r3, r0, #8, #8
 800fde2:	441e      	add	r6, r3
 800fde4:	b2b6      	uxth	r6, r6
 800fde6:	f3c0 4307 	ubfx	r3, r0, #16, #8
 800fdea:	441d      	add	r5, r3
 800fdec:	b2ad      	uxth	r5, r5
 800fdee:	eb04 6410 	add.w	r4, r4, r0, lsr #24
 800fdf2:	b2a4      	uxth	r4, r4
 800fdf4:	f1b9 0901 	subs.w	r9, r9, #1
 800fdf8:	d1d6      	bne.n	800fda8 <ull_adcoffsetscalibration+0x11c>
 800fdfa:	f3c8 0887 	ubfx	r8, r8, #2, #8
 800fdfe:	f3c6 0687 	ubfx	r6, r6, #2, #8
 800fe02:	f3c5 0587 	ubfx	r5, r5, #2, #8
 800fe06:	f3c4 0487 	ubfx	r4, r4, #2, #8
 800fe0a:	4652      	mov	r2, sl
 800fe0c:	2144      	movs	r1, #68	; 0x44
 800fe0e:	4638      	mov	r0, r7
 800fe10:	f7fe fb73 	bl	800e4fa <dwt_read32bitoffsetreg>
 800fe14:	4b26      	ldr	r3, [pc, #152]	; (800feb0 <ull_adcoffsetscalibration+0x224>)
 800fe16:	4218      	tst	r0, r3
 800fe18:	d0af      	beq.n	800fd7a <ull_adcoffsetscalibration+0xee>
 800fe1a:	f7f5 fd97 	bl	800594c <dwt_forcetrxoff>
 800fe1e:	e7b2      	b.n	800fd86 <ull_adcoffsetscalibration+0xfa>
 800fe20:	f04f 0900 	mov.w	r9, #0
 800fe24:	9b08      	ldr	r3, [sp, #32]
 800fe26:	2200      	movs	r2, #0
 800fe28:	213c      	movs	r1, #60	; 0x3c
 800fe2a:	4638      	mov	r0, r7
 800fe2c:	f7ff f844 	bl	800eeb8 <dwt_write32bitoffsetreg>
 800fe30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fe32:	2200      	movs	r2, #0
 800fe34:	2140      	movs	r1, #64	; 0x40
 800fe36:	4638      	mov	r0, r7
 800fe38:	f7ff f83e 	bl	800eeb8 <dwt_write32bitoffsetreg>
 800fe3c:	042b      	lsls	r3, r5, #16
 800fe3e:	eb03 6304 	add.w	r3, r3, r4, lsl #24
 800fe42:	eb03 2306 	add.w	r3, r3, r6, lsl #8
 800fe46:	4443      	add	r3, r8
 800fe48:	2200      	movs	r2, #0
 800fe4a:	491a      	ldr	r1, [pc, #104]	; (800feb4 <ull_adcoffsetscalibration+0x228>)
 800fe4c:	4638      	mov	r0, r7
 800fe4e:	f7ff f833 	bl	800eeb8 <dwt_write32bitoffsetreg>
 800fe52:	9b04      	ldr	r3, [sp, #16]
 800fe54:	2200      	movs	r2, #0
 800fe56:	4918      	ldr	r1, [pc, #96]	; (800feb8 <ull_adcoffsetscalibration+0x22c>)
 800fe58:	4638      	mov	r0, r7
 800fe5a:	f7ff f82d 	bl	800eeb8 <dwt_write32bitoffsetreg>
 800fe5e:	9b05      	ldr	r3, [sp, #20]
 800fe60:	2200      	movs	r2, #0
 800fe62:	490d      	ldr	r1, [pc, #52]	; (800fe98 <ull_adcoffsetscalibration+0x20c>)
 800fe64:	4638      	mov	r0, r7
 800fe66:	f7ff f827 	bl	800eeb8 <dwt_write32bitoffsetreg>
 800fe6a:	9b06      	ldr	r3, [sp, #24]
 800fe6c:	2200      	movs	r2, #0
 800fe6e:	490b      	ldr	r1, [pc, #44]	; (800fe9c <ull_adcoffsetscalibration+0x210>)
 800fe70:	4638      	mov	r0, r7
 800fe72:	f7ff fa05 	bl	800f280 <dwt_write8bitoffsetreg>
 800fe76:	9b07      	ldr	r3, [sp, #28]
 800fe78:	2200      	movs	r2, #0
 800fe7a:	4909      	ldr	r1, [pc, #36]	; (800fea0 <ull_adcoffsetscalibration+0x214>)
 800fe7c:	4638      	mov	r0, r7
 800fe7e:	f7ff f81b 	bl	800eeb8 <dwt_write32bitoffsetreg>
 800fe82:	4648      	mov	r0, r9
 800fe84:	b00b      	add	sp, #44	; 0x2c
 800fe86:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fe8a:	f04f 0900 	mov.w	r9, #0
 800fe8e:	e7c9      	b.n	800fe24 <ull_adcoffsetscalibration+0x198>
 800fe90:	f06f 0905 	mvn.w	r9, #5
 800fe94:	e7c6      	b.n	800fe24 <ull_adcoffsetscalibration+0x198>
 800fe96:	bf00      	nop
 800fe98:	00030014 	.word	0x00030014
 800fe9c:	00030018 	.word	0x00030018
 800fea0:	0003002c 	.word	0x0003002c
 800fea4:	00030044 	.word	0x00030044
 800fea8:	38010000 	.word	0x38010000
 800feac:	0003004c 	.word	0x0003004c
 800feb0:	3427ff00 	.word	0x3427ff00
 800feb4:	00030010 	.word	0x00030010
 800feb8:	00070014 	.word	0x00070014

0800febc <ull_restoreconfig>:
 800febc:	b510      	push	{r4, lr}
 800febe:	4604      	mov	r4, r0
 800fec0:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800fec2:	7d9b      	ldrb	r3, [r3, #22]
 800fec4:	085b      	lsrs	r3, r3, #1
 800fec6:	d01a      	beq.n	800fefe <ull_restoreconfig+0x42>
 800fec8:	2200      	movs	r2, #0
 800feca:	4912      	ldr	r1, [pc, #72]	; (800ff14 <ull_restoreconfig+0x58>)
 800fecc:	4620      	mov	r0, r4
 800fece:	f7fe fb2a 	bl	800e526 <dwt_read16bitoffsetreg>
 800fed2:	f3c0 03c4 	ubfx	r3, r0, #3, #5
 800fed6:	3b09      	subs	r3, #9
 800fed8:	2b0f      	cmp	r3, #15
 800feda:	d80c      	bhi.n	800fef6 <ull_restoreconfig+0x3a>
 800fedc:	f000 0001 	and.w	r0, r0, #1
 800fee0:	2800      	cmp	r0, #0
 800fee2:	bf0c      	ite	eq
 800fee4:	2105      	moveq	r1, #5
 800fee6:	2109      	movne	r1, #9
 800fee8:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800feea:	7a1b      	ldrb	r3, [r3, #8]
 800feec:	2b01      	cmp	r3, #1
 800feee:	d002      	beq.n	800fef6 <ull_restoreconfig+0x3a>
 800fef0:	4620      	mov	r0, r4
 800fef2:	f7ff f8ad 	bl	800f050 <ull_configmrxlut>
 800fef6:	4620      	mov	r0, r4
 800fef8:	f7ff fec8 	bl	800fc8c <ull_adcoffsetscalibration>
 800fefc:	bd10      	pop	{r4, pc}
 800fefe:	2301      	movs	r3, #1
 800ff00:	2200      	movs	r2, #0
 800ff02:	4905      	ldr	r1, [pc, #20]	; (800ff18 <ull_restoreconfig+0x5c>)
 800ff04:	f7ff f9bc 	bl	800f280 <dwt_write8bitoffsetreg>
 800ff08:	6d22      	ldr	r2, [r4, #80]	; 0x50
 800ff0a:	7d93      	ldrb	r3, [r2, #22]
 800ff0c:	f043 0302 	orr.w	r3, r3, #2
 800ff10:	7593      	strb	r3, [r2, #22]
 800ff12:	e7d9      	b.n	800fec8 <ull_restoreconfig+0xc>
 800ff14:	00010008 	.word	0x00010008
 800ff18:	00010020 	.word	0x00010020

0800ff1c <ull_calcbandwidthadj>:
 800ff1c:	b570      	push	{r4, r5, r6, lr}
 800ff1e:	b082      	sub	sp, #8
 800ff20:	4604      	mov	r4, r0
 800ff22:	460d      	mov	r5, r1
 800ff24:	2101      	movs	r1, #1
 800ff26:	f7fe ff7b 	bl	800ee20 <ull_force_clocks>
 800ff2a:	2100      	movs	r1, #0
 800ff2c:	4620      	mov	r0, r4
 800ff2e:	f7ff fcfd 	bl	800f92c <ull_enable_rf_tx>
 800ff32:	4620      	mov	r0, r4
 800ff34:	f7ff fd2e 	bl	800f994 <ull_enable_rftx_blocks>
 800ff38:	f3c5 030b 	ubfx	r3, r5, #0, #12
 800ff3c:	2200      	movs	r2, #0
 800ff3e:	4915      	ldr	r1, [pc, #84]	; (800ff94 <ull_calcbandwidthadj+0x78>)
 800ff40:	4620      	mov	r0, r4
 800ff42:	f7fe ff4e 	bl	800ede2 <dwt_write16bitoffsetreg>
 800ff46:	2303      	movs	r3, #3
 800ff48:	9300      	str	r3, [sp, #0]
 800ff4a:	23ff      	movs	r3, #255	; 0xff
 800ff4c:	2200      	movs	r2, #0
 800ff4e:	4912      	ldr	r1, [pc, #72]	; (800ff98 <ull_calcbandwidthadj+0x7c>)
 800ff50:	4620      	mov	r0, r4
 800ff52:	f7ff fe27 	bl	800fba4 <dwt_modify8bitoffsetreg>
 800ff56:	4e10      	ldr	r6, [pc, #64]	; (800ff98 <ull_calcbandwidthadj+0x7c>)
 800ff58:	2500      	movs	r5, #0
 800ff5a:	462a      	mov	r2, r5
 800ff5c:	4631      	mov	r1, r6
 800ff5e:	4620      	mov	r0, r4
 800ff60:	f7fe fb20 	bl	800e5a4 <dwt_read8bitoffsetreg>
 800ff64:	f010 0f01 	tst.w	r0, #1
 800ff68:	d1f7      	bne.n	800ff5a <ull_calcbandwidthadj+0x3e>
 800ff6a:	4620      	mov	r0, r4
 800ff6c:	f7ff f906 	bl	800f17c <ull_disable_rftx_blocks>
 800ff70:	2100      	movs	r1, #0
 800ff72:	4620      	mov	r0, r4
 800ff74:	f7ff f90c 	bl	800f190 <ull_disable_rf_tx>
 800ff78:	2105      	movs	r1, #5
 800ff7a:	4620      	mov	r0, r4
 800ff7c:	f7fe ff50 	bl	800ee20 <ull_force_clocks>
 800ff80:	2200      	movs	r2, #0
 800ff82:	4906      	ldr	r1, [pc, #24]	; (800ff9c <ull_calcbandwidthadj+0x80>)
 800ff84:	4620      	mov	r0, r4
 800ff86:	f7fe fb0d 	bl	800e5a4 <dwt_read8bitoffsetreg>
 800ff8a:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 800ff8e:	b002      	add	sp, #8
 800ff90:	bd70      	pop	{r4, r5, r6, pc}
 800ff92:	bf00      	nop
 800ff94:	0008001c 	.word	0x0008001c
 800ff98:	00080010 	.word	0x00080010
 800ff9c:	0007001c 	.word	0x0007001c

0800ffa0 <ull_configuretxrf>:
 800ffa0:	b538      	push	{r3, r4, r5, lr}
 800ffa2:	4605      	mov	r5, r0
 800ffa4:	460c      	mov	r4, r1
 800ffa6:	f8b1 1005 	ldrh.w	r1, [r1, #5]
 800ffaa:	b149      	cbz	r1, 800ffc0 <ull_configuretxrf+0x20>
 800ffac:	f7ff ffb6 	bl	800ff1c <ull_calcbandwidthadj>
 800ffb0:	f8d4 3001 	ldr.w	r3, [r4, #1]
 800ffb4:	2200      	movs	r2, #0
 800ffb6:	4905      	ldr	r1, [pc, #20]	; (800ffcc <ull_configuretxrf+0x2c>)
 800ffb8:	4628      	mov	r0, r5
 800ffba:	f7fe ff7d 	bl	800eeb8 <dwt_write32bitoffsetreg>
 800ffbe:	bd38      	pop	{r3, r4, r5, pc}
 800ffc0:	7823      	ldrb	r3, [r4, #0]
 800ffc2:	2200      	movs	r2, #0
 800ffc4:	4902      	ldr	r1, [pc, #8]	; (800ffd0 <ull_configuretxrf+0x30>)
 800ffc6:	f7ff f95b 	bl	800f280 <dwt_write8bitoffsetreg>
 800ffca:	e7f1      	b.n	800ffb0 <ull_configuretxrf+0x10>
 800ffcc:	00010004 	.word	0x00010004
 800ffd0:	0007001c 	.word	0x0007001c

0800ffd4 <ull_repeated_frames>:
 800ffd4:	b530      	push	{r4, r5, lr}
 800ffd6:	b083      	sub	sp, #12
 800ffd8:	4604      	mov	r4, r0
 800ffda:	460d      	mov	r5, r1
 800ffdc:	2310      	movs	r3, #16
 800ffde:	9300      	str	r3, [sp, #0]
 800ffe0:	23ff      	movs	r3, #255	; 0xff
 800ffe2:	2200      	movs	r2, #0
 800ffe4:	4906      	ldr	r1, [pc, #24]	; (8010000 <ull_repeated_frames+0x2c>)
 800ffe6:	f7ff fddd 	bl	800fba4 <dwt_modify8bitoffsetreg>
 800ffea:	462b      	mov	r3, r5
 800ffec:	2d02      	cmp	r5, #2
 800ffee:	bf38      	it	cc
 800fff0:	2302      	movcc	r3, #2
 800fff2:	2200      	movs	r2, #0
 800fff4:	2128      	movs	r1, #40	; 0x28
 800fff6:	4620      	mov	r0, r4
 800fff8:	f7fe ff5e 	bl	800eeb8 <dwt_write32bitoffsetreg>
 800fffc:	b003      	add	sp, #12
 800fffe:	bd30      	pop	{r4, r5, pc}
 8010000:	000f0028 	.word	0x000f0028

08010004 <ull_setdwstate>:
 8010004:	b530      	push	{r4, r5, lr}
 8010006:	b083      	sub	sp, #12
 8010008:	4604      	mov	r4, r0
 801000a:	2901      	cmp	r1, #1
 801000c:	d01d      	beq.n	801004a <ull_setdwstate+0x46>
 801000e:	2902      	cmp	r1, #2
 8010010:	d030      	beq.n	8010074 <ull_setdwstate+0x70>
 8010012:	2301      	movs	r3, #1
 8010014:	9300      	str	r3, [sp, #0]
 8010016:	23ff      	movs	r3, #255	; 0xff
 8010018:	2200      	movs	r2, #0
 801001a:	4926      	ldr	r1, [pc, #152]	; (80100b4 <ull_setdwstate+0xb0>)
 801001c:	f7ff fdc2 	bl	800fba4 <dwt_modify8bitoffsetreg>
 8010020:	4d25      	ldr	r5, [pc, #148]	; (80100b8 <ull_setdwstate+0xb4>)
 8010022:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8010026:	9300      	str	r3, [sp, #0]
 8010028:	f46f 7380 	mvn.w	r3, #256	; 0x100
 801002c:	2200      	movs	r2, #0
 801002e:	4629      	mov	r1, r5
 8010030:	4620      	mov	r0, r4
 8010032:	f7ff fc47 	bl	800f8c4 <dwt_modify32bitoffsetreg>
 8010036:	2300      	movs	r3, #0
 8010038:	9300      	str	r3, [sp, #0]
 801003a:	237f      	movs	r3, #127	; 0x7f
 801003c:	2202      	movs	r2, #2
 801003e:	4629      	mov	r1, r5
 8010040:	4620      	mov	r0, r4
 8010042:	f7ff fdaf 	bl	800fba4 <dwt_modify8bitoffsetreg>
 8010046:	b003      	add	sp, #12
 8010048:	bd30      	pop	{r4, r5, pc}
 801004a:	2105      	movs	r1, #5
 801004c:	f7fe fee8 	bl	800ee20 <ull_force_clocks>
 8010050:	f44f 7381 	mov.w	r3, #258	; 0x102
 8010054:	9300      	str	r3, [sp, #0]
 8010056:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801005a:	2200      	movs	r2, #0
 801005c:	4917      	ldr	r1, [pc, #92]	; (80100bc <ull_setdwstate+0xb8>)
 801005e:	4620      	mov	r0, r4
 8010060:	f7ff fc30 	bl	800f8c4 <dwt_modify32bitoffsetreg>
 8010064:	2201      	movs	r2, #1
 8010066:	9200      	str	r2, [sp, #0]
 8010068:	23ff      	movs	r3, #255	; 0xff
 801006a:	4913      	ldr	r1, [pc, #76]	; (80100b8 <ull_setdwstate+0xb4>)
 801006c:	4620      	mov	r0, r4
 801006e:	f7ff fd99 	bl	800fba4 <dwt_modify8bitoffsetreg>
 8010072:	e7e8      	b.n	8010046 <ull_setdwstate+0x42>
 8010074:	2303      	movs	r3, #3
 8010076:	9300      	str	r3, [sp, #0]
 8010078:	23ff      	movs	r3, #255	; 0xff
 801007a:	2200      	movs	r2, #0
 801007c:	490d      	ldr	r1, [pc, #52]	; (80100b4 <ull_setdwstate+0xb0>)
 801007e:	f7ff fd91 	bl	800fba4 <dwt_modify8bitoffsetreg>
 8010082:	4d0d      	ldr	r5, [pc, #52]	; (80100b8 <ull_setdwstate+0xb4>)
 8010084:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8010088:	9300      	str	r3, [sp, #0]
 801008a:	f46f 7380 	mvn.w	r3, #256	; 0x100
 801008e:	2200      	movs	r2, #0
 8010090:	4629      	mov	r1, r5
 8010092:	4620      	mov	r0, r4
 8010094:	f7ff fc16 	bl	800f8c4 <dwt_modify32bitoffsetreg>
 8010098:	2300      	movs	r3, #0
 801009a:	9300      	str	r3, [sp, #0]
 801009c:	237f      	movs	r3, #127	; 0x7f
 801009e:	2202      	movs	r2, #2
 80100a0:	4629      	mov	r1, r5
 80100a2:	4620      	mov	r0, r4
 80100a4:	f7ff fd7e 	bl	800fba4 <dwt_modify8bitoffsetreg>
 80100a8:	2105      	movs	r1, #5
 80100aa:	4620      	mov	r0, r4
 80100ac:	f7fe feb8 	bl	800ee20 <ull_force_clocks>
 80100b0:	e7c9      	b.n	8010046 <ull_setdwstate+0x42>
 80100b2:	bf00      	nop
 80100b4:	00110004 	.word	0x00110004
 80100b8:	00110008 	.word	0x00110008
 80100bc:	00090008 	.word	0x00090008

080100c0 <ull_configureframefilter>:
 80100c0:	b530      	push	{r4, r5, lr}
 80100c2:	b083      	sub	sp, #12
 80100c4:	4605      	mov	r5, r0
 80100c6:	2902      	cmp	r1, #2
 80100c8:	d00e      	beq.n	80100e8 <ull_configureframefilter+0x28>
 80100ca:	2400      	movs	r4, #0
 80100cc:	9400      	str	r4, [sp, #0]
 80100ce:	23fe      	movs	r3, #254	; 0xfe
 80100d0:	4622      	mov	r2, r4
 80100d2:	2110      	movs	r1, #16
 80100d4:	f7ff fd66 	bl	800fba4 <dwt_modify8bitoffsetreg>
 80100d8:	4623      	mov	r3, r4
 80100da:	4622      	mov	r2, r4
 80100dc:	2114      	movs	r1, #20
 80100de:	4628      	mov	r0, r5
 80100e0:	f7fe fe7f 	bl	800ede2 <dwt_write16bitoffsetreg>
 80100e4:	b003      	add	sp, #12
 80100e6:	bd30      	pop	{r4, r5, pc}
 80100e8:	4614      	mov	r4, r2
 80100ea:	2301      	movs	r3, #1
 80100ec:	9300      	str	r3, [sp, #0]
 80100ee:	23ff      	movs	r3, #255	; 0xff
 80100f0:	2200      	movs	r2, #0
 80100f2:	2110      	movs	r1, #16
 80100f4:	f7ff fd56 	bl	800fba4 <dwt_modify8bitoffsetreg>
 80100f8:	4623      	mov	r3, r4
 80100fa:	2200      	movs	r2, #0
 80100fc:	2114      	movs	r1, #20
 80100fe:	4628      	mov	r0, r5
 8010100:	f7fe fe6f 	bl	800ede2 <dwt_write16bitoffsetreg>
 8010104:	e7ee      	b.n	80100e4 <ull_configureframefilter+0x24>
	...

08010108 <ull_run_pgfcal>:
 8010108:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801010c:	b082      	sub	sp, #8
 801010e:	4605      	mov	r5, r0
 8010110:	4c2a      	ldr	r4, [pc, #168]	; (80101bc <ull_run_pgfcal+0xb4>)
 8010112:	2301      	movs	r3, #1
 8010114:	9300      	str	r3, [sp, #0]
 8010116:	23ff      	movs	r3, #255	; 0xff
 8010118:	2200      	movs	r2, #0
 801011a:	4621      	mov	r1, r4
 801011c:	f7ff fd42 	bl	800fba4 <dwt_modify8bitoffsetreg>
 8010120:	2310      	movs	r3, #16
 8010122:	9300      	str	r3, [sp, #0]
 8010124:	23ff      	movs	r3, #255	; 0xff
 8010126:	2200      	movs	r2, #0
 8010128:	4621      	mov	r1, r4
 801012a:	4628      	mov	r0, r5
 801012c:	f7ff fd3a 	bl	800fba4 <dwt_modify8bitoffsetreg>
 8010130:	2403      	movs	r4, #3
 8010132:	f04f 0814 	mov.w	r8, #20
 8010136:	4f22      	ldr	r7, [pc, #136]	; (80101c0 <ull_run_pgfcal+0xb8>)
 8010138:	2600      	movs	r6, #0
 801013a:	4640      	mov	r0, r8
 801013c:	f7f1 fb43 	bl	80017c6 <deca_usleep>
 8010140:	4632      	mov	r2, r6
 8010142:	4639      	mov	r1, r7
 8010144:	4628      	mov	r0, r5
 8010146:	f7fe fa2d 	bl	800e5a4 <dwt_read8bitoffsetreg>
 801014a:	2801      	cmp	r0, #1
 801014c:	d034      	beq.n	80101b8 <ull_run_pgfcal+0xb0>
 801014e:	1e63      	subs	r3, r4, #1
 8010150:	f013 04ff 	ands.w	r4, r3, #255	; 0xff
 8010154:	d1f1      	bne.n	801013a <ull_run_pgfcal+0x32>
 8010156:	f06f 0402 	mvn.w	r4, #2
 801015a:	4e18      	ldr	r6, [pc, #96]	; (80101bc <ull_run_pgfcal+0xb4>)
 801015c:	2300      	movs	r3, #0
 801015e:	461a      	mov	r2, r3
 8010160:	4631      	mov	r1, r6
 8010162:	4628      	mov	r0, r5
 8010164:	f7ff f88c 	bl	800f280 <dwt_write8bitoffsetreg>
 8010168:	2301      	movs	r3, #1
 801016a:	2200      	movs	r2, #0
 801016c:	4914      	ldr	r1, [pc, #80]	; (80101c0 <ull_run_pgfcal+0xb8>)
 801016e:	4628      	mov	r0, r5
 8010170:	f7ff f886 	bl	800f280 <dwt_write8bitoffsetreg>
 8010174:	2301      	movs	r3, #1
 8010176:	9300      	str	r3, [sp, #0]
 8010178:	23ff      	movs	r3, #255	; 0xff
 801017a:	2202      	movs	r2, #2
 801017c:	4631      	mov	r1, r6
 801017e:	4628      	mov	r0, r5
 8010180:	f7ff fd10 	bl	800fba4 <dwt_modify8bitoffsetreg>
 8010184:	2200      	movs	r2, #0
 8010186:	490f      	ldr	r1, [pc, #60]	; (80101c4 <ull_run_pgfcal+0xbc>)
 8010188:	4628      	mov	r0, r5
 801018a:	f7fe f9b6 	bl	800e4fa <dwt_read32bitoffsetreg>
 801018e:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
 8010192:	4298      	cmp	r0, r3
 8010194:	bf08      	it	eq
 8010196:	f06f 0403 	mvneq.w	r4, #3
 801019a:	2200      	movs	r2, #0
 801019c:	490a      	ldr	r1, [pc, #40]	; (80101c8 <ull_run_pgfcal+0xc0>)
 801019e:	4628      	mov	r0, r5
 80101a0:	f7fe f9ab 	bl	800e4fa <dwt_read32bitoffsetreg>
 80101a4:	f06f 4360 	mvn.w	r3, #3758096384	; 0xe0000000
 80101a8:	4298      	cmp	r0, r3
 80101aa:	bf14      	ite	ne
 80101ac:	4620      	movne	r0, r4
 80101ae:	f06f 0004 	mvneq.w	r0, #4
 80101b2:	b002      	add	sp, #8
 80101b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80101b8:	2400      	movs	r4, #0
 80101ba:	e7ce      	b.n	801015a <ull_run_pgfcal+0x52>
 80101bc:	0004000c 	.word	0x0004000c
 80101c0:	00040020 	.word	0x00040020
 80101c4:	00040014 	.word	0x00040014
 80101c8:	0004001c 	.word	0x0004001c

080101cc <ull_setinterrupt>:
 80101cc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80101d0:	b083      	sub	sp, #12
 80101d2:	4605      	mov	r5, r0
 80101d4:	4688      	mov	r8, r1
 80101d6:	4617      	mov	r7, r2
 80101d8:	461c      	mov	r4, r3
 80101da:	f7f1 facb 	bl	8001774 <decamutexon>
 80101de:	4606      	mov	r6, r0
 80101e0:	2c02      	cmp	r4, #2
 80101e2:	d019      	beq.n	8010218 <ull_setinterrupt+0x4c>
 80101e4:	2c04      	cmp	r4, #4
 80101e6:	d017      	beq.n	8010218 <ull_setinterrupt+0x4c>
 80101e8:	f004 03fd 	and.w	r3, r4, #253	; 0xfd
 80101ec:	2b01      	cmp	r3, #1
 80101ee:	d03f      	beq.n	8010270 <ull_setinterrupt+0xa4>
 80101f0:	f04f 0900 	mov.w	r9, #0
 80101f4:	f8cd 9000 	str.w	r9, [sp]
 80101f8:	ea6f 0308 	mvn.w	r3, r8
 80101fc:	464a      	mov	r2, r9
 80101fe:	213c      	movs	r1, #60	; 0x3c
 8010200:	4628      	mov	r0, r5
 8010202:	f7ff fb5f 	bl	800f8c4 <dwt_modify32bitoffsetreg>
 8010206:	f8cd 9000 	str.w	r9, [sp]
 801020a:	43fb      	mvns	r3, r7
 801020c:	464a      	mov	r2, r9
 801020e:	2140      	movs	r1, #64	; 0x40
 8010210:	4628      	mov	r0, r5
 8010212:	f7ff fb57 	bl	800f8c4 <dwt_modify32bitoffsetreg>
 8010216:	e00b      	b.n	8010230 <ull_setinterrupt+0x64>
 8010218:	4643      	mov	r3, r8
 801021a:	2200      	movs	r2, #0
 801021c:	213c      	movs	r1, #60	; 0x3c
 801021e:	4628      	mov	r0, r5
 8010220:	f7fe fe4a 	bl	800eeb8 <dwt_write32bitoffsetreg>
 8010224:	463b      	mov	r3, r7
 8010226:	2200      	movs	r2, #0
 8010228:	2140      	movs	r1, #64	; 0x40
 801022a:	4628      	mov	r0, r5
 801022c:	f7fe fe44 	bl	800eeb8 <dwt_write32bitoffsetreg>
 8010230:	3c03      	subs	r4, #3
 8010232:	b2e4      	uxtb	r4, r4
 8010234:	2c01      	cmp	r4, #1
 8010236:	d92d      	bls.n	8010294 <ull_setinterrupt+0xc8>
 8010238:	2200      	movs	r2, #0
 801023a:	213c      	movs	r1, #60	; 0x3c
 801023c:	4628      	mov	r0, r5
 801023e:	f7fe f95c 	bl	800e4fa <dwt_read32bitoffsetreg>
 8010242:	4603      	mov	r3, r0
 8010244:	2200      	movs	r2, #0
 8010246:	2144      	movs	r1, #68	; 0x44
 8010248:	4628      	mov	r0, r5
 801024a:	f7fe fe35 	bl	800eeb8 <dwt_write32bitoffsetreg>
 801024e:	2200      	movs	r2, #0
 8010250:	2140      	movs	r1, #64	; 0x40
 8010252:	4628      	mov	r0, r5
 8010254:	f7fe f951 	bl	800e4fa <dwt_read32bitoffsetreg>
 8010258:	4603      	mov	r3, r0
 801025a:	2200      	movs	r2, #0
 801025c:	2148      	movs	r1, #72	; 0x48
 801025e:	4628      	mov	r0, r5
 8010260:	f7fe fe2a 	bl	800eeb8 <dwt_write32bitoffsetreg>
 8010264:	4630      	mov	r0, r6
 8010266:	f7f1 fa96 	bl	8001796 <decamutexoff>
 801026a:	b003      	add	sp, #12
 801026c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010270:	f8cd 8000 	str.w	r8, [sp]
 8010274:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8010278:	2200      	movs	r2, #0
 801027a:	213c      	movs	r1, #60	; 0x3c
 801027c:	4628      	mov	r0, r5
 801027e:	f7ff fb21 	bl	800f8c4 <dwt_modify32bitoffsetreg>
 8010282:	9700      	str	r7, [sp, #0]
 8010284:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8010288:	2200      	movs	r2, #0
 801028a:	2140      	movs	r1, #64	; 0x40
 801028c:	4628      	mov	r0, r5
 801028e:	f7ff fb19 	bl	800f8c4 <dwt_modify32bitoffsetreg>
 8010292:	e7cd      	b.n	8010230 <ull_setinterrupt+0x64>
 8010294:	2110      	movs	r1, #16
 8010296:	9100      	str	r1, [sp, #0]
 8010298:	23ff      	movs	r3, #255	; 0xff
 801029a:	2202      	movs	r2, #2
 801029c:	4628      	mov	r0, r5
 801029e:	f7ff fc81 	bl	800fba4 <dwt_modify8bitoffsetreg>
 80102a2:	e7c9      	b.n	8010238 <ull_setinterrupt+0x6c>

080102a4 <prs_ack_enable>:
 80102a4:	b500      	push	{lr}
 80102a6:	b083      	sub	sp, #12
 80102a8:	2900      	cmp	r1, #0
 80102aa:	bf0b      	itete	eq
 80102ac:	23ff      	moveq	r3, #255	; 0xff
 80102ae:	23f7      	movne	r3, #247	; 0xf7
 80102b0:	2200      	moveq	r2, #0
 80102b2:	2208      	movne	r2, #8
 80102b4:	9200      	str	r2, [sp, #0]
 80102b6:	2201      	movs	r2, #1
 80102b8:	2110      	movs	r1, #16
 80102ba:	f7ff fc73 	bl	800fba4 <dwt_modify8bitoffsetreg>
 80102be:	b003      	add	sp, #12
 80102c0:	f85d fb04 	ldr.w	pc, [sp], #4

080102c4 <dwt_modify16bitoffsetreg>:
 80102c4:	b510      	push	{r4, lr}
 80102c6:	b084      	sub	sp, #16
 80102c8:	f8bd 4018 	ldrh.w	r4, [sp, #24]
 80102cc:	f88d 300c 	strb.w	r3, [sp, #12]
 80102d0:	0a1b      	lsrs	r3, r3, #8
 80102d2:	f88d 300d 	strb.w	r3, [sp, #13]
 80102d6:	f88d 400e 	strb.w	r4, [sp, #14]
 80102da:	0a24      	lsrs	r4, r4, #8
 80102dc:	f88d 400f 	strb.w	r4, [sp, #15]
 80102e0:	f248 0302 	movw	r3, #32770	; 0x8002
 80102e4:	9301      	str	r3, [sp, #4]
 80102e6:	ab03      	add	r3, sp, #12
 80102e8:	9300      	str	r3, [sp, #0]
 80102ea:	2304      	movs	r3, #4
 80102ec:	b292      	uxth	r2, r2
 80102ee:	f7fe f87c 	bl	800e3ea <dwt_xfer3xxx>
 80102f2:	b004      	add	sp, #16
 80102f4:	bd10      	pop	{r4, pc}
	...

080102f8 <ull_configurestsmode>:
 80102f8:	b530      	push	{r4, r5, lr}
 80102fa:	b083      	sub	sp, #12
 80102fc:	4605      	mov	r5, r0
 80102fe:	460c      	mov	r4, r1
 8010300:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8010302:	7559      	strb	r1, [r3, #21]
 8010304:	030b      	lsls	r3, r1, #12
 8010306:	f403 4330 	and.w	r3, r3, #45056	; 0xb000
 801030a:	9300      	str	r3, [sp, #0]
 801030c:	f644 73ff 	movw	r3, #20479	; 0x4fff
 8010310:	2200      	movs	r2, #0
 8010312:	2110      	movs	r1, #16
 8010314:	f7ff ffd6 	bl	80102c4 <dwt_modify16bitoffsetreg>
 8010318:	f004 0403 	and.w	r4, r4, #3
 801031c:	2c03      	cmp	r4, #3
 801031e:	bf0c      	ite	eq
 8010320:	4b04      	ldreq	r3, [pc, #16]	; (8010334 <ull_configurestsmode+0x3c>)
 8010322:	4b05      	ldrne	r3, [pc, #20]	; (8010338 <ull_configurestsmode+0x40>)
 8010324:	2200      	movs	r2, #0
 8010326:	4905      	ldr	r1, [pc, #20]	; (801033c <ull_configurestsmode+0x44>)
 8010328:	4628      	mov	r0, r5
 801032a:	f7fe fdc5 	bl	800eeb8 <dwt_write32bitoffsetreg>
 801032e:	b003      	add	sp, #12
 8010330:	bd30      	pop	{r4, r5, pc}
 8010332:	bf00      	nop
 8010334:	af5f35cc 	.word	0xaf5f35cc
 8010338:	af5f584c 	.word	0xaf5f584c
 801033c:	0006000c 	.word	0x0006000c

08010340 <ull_setleds>:
 8010340:	b530      	push	{r4, r5, lr}
 8010342:	b083      	sub	sp, #12
 8010344:	4604      	mov	r4, r0
 8010346:	f011 0f01 	tst.w	r1, #1
 801034a:	d01f      	beq.n	801038c <ull_setleds+0x4c>
 801034c:	460d      	mov	r5, r1
 801034e:	f44f 7310 	mov.w	r3, #576	; 0x240
 8010352:	9300      	str	r3, [sp, #0]
 8010354:	f46f 637c 	mvn.w	r3, #4032	; 0xfc0
 8010358:	2200      	movs	r2, #0
 801035a:	f44f 21a0 	mov.w	r1, #327680	; 0x50000
 801035e:	f7ff fab1 	bl	800f8c4 <dwt_modify32bitoffsetreg>
 8010362:	f44f 0304 	mov.w	r3, #8650752	; 0x840000
 8010366:	9300      	str	r3, [sp, #0]
 8010368:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801036c:	2200      	movs	r2, #0
 801036e:	4918      	ldr	r1, [pc, #96]	; (80103d0 <ull_setleds+0x90>)
 8010370:	4620      	mov	r0, r4
 8010372:	f7ff faa7 	bl	800f8c4 <dwt_modify32bitoffsetreg>
 8010376:	f015 0f02 	tst.w	r5, #2
 801037a:	d11a      	bne.n	80103b2 <ull_setleds+0x72>
 801037c:	f44f 7388 	mov.w	r3, #272	; 0x110
 8010380:	2200      	movs	r2, #0
 8010382:	4914      	ldr	r1, [pc, #80]	; (80103d4 <ull_setleds+0x94>)
 8010384:	4620      	mov	r0, r4
 8010386:	f7fe fd97 	bl	800eeb8 <dwt_write32bitoffsetreg>
 801038a:	e010      	b.n	80103ae <ull_setleds+0x6e>
 801038c:	2500      	movs	r5, #0
 801038e:	9500      	str	r5, [sp, #0]
 8010390:	f46f 637c 	mvn.w	r3, #4032	; 0xfc0
 8010394:	462a      	mov	r2, r5
 8010396:	f44f 21a0 	mov.w	r1, #327680	; 0x50000
 801039a:	f7ff fa93 	bl	800f8c4 <dwt_modify32bitoffsetreg>
 801039e:	9500      	str	r5, [sp, #0]
 80103a0:	f64f 63ff 	movw	r3, #65279	; 0xfeff
 80103a4:	462a      	mov	r2, r5
 80103a6:	490b      	ldr	r1, [pc, #44]	; (80103d4 <ull_setleds+0x94>)
 80103a8:	4620      	mov	r0, r4
 80103aa:	f7ff ff8b 	bl	80102c4 <dwt_modify16bitoffsetreg>
 80103ae:	b003      	add	sp, #12
 80103b0:	bd30      	pop	{r4, r5, pc}
 80103b2:	4d08      	ldr	r5, [pc, #32]	; (80103d4 <ull_setleds+0x94>)
 80103b4:	4b08      	ldr	r3, [pc, #32]	; (80103d8 <ull_setleds+0x98>)
 80103b6:	2200      	movs	r2, #0
 80103b8:	4629      	mov	r1, r5
 80103ba:	4620      	mov	r0, r4
 80103bc:	f7fe fd7c 	bl	800eeb8 <dwt_write32bitoffsetreg>
 80103c0:	f44f 7388 	mov.w	r3, #272	; 0x110
 80103c4:	2200      	movs	r2, #0
 80103c6:	4629      	mov	r1, r5
 80103c8:	4620      	mov	r0, r4
 80103ca:	f7fe fd75 	bl	800eeb8 <dwt_write32bitoffsetreg>
 80103ce:	e7ee      	b.n	80103ae <ull_setleds+0x6e>
 80103d0:	00110004 	.word	0x00110004
 80103d4:	00110018 	.word	0x00110018
 80103d8:	000f0110 	.word	0x000f0110

080103dc <ull_pgf_cal>:
 80103dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80103de:	b083      	sub	sp, #12
 80103e0:	4604      	mov	r4, r0
 80103e2:	2901      	cmp	r1, #1
 80103e4:	d009      	beq.n	80103fa <ull_pgf_cal+0x1e>
 80103e6:	2014      	movs	r0, #20
 80103e8:	f7f1 f9ed 	bl	80017c6 <deca_usleep>
 80103ec:	4620      	mov	r0, r4
 80103ee:	f7ff fe8b 	bl	8010108 <ull_run_pgfcal>
 80103f2:	4605      	mov	r5, r0
 80103f4:	4628      	mov	r0, r5
 80103f6:	b003      	add	sp, #12
 80103f8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80103fa:	4e0f      	ldr	r6, [pc, #60]	; (8010438 <ull_pgf_cal+0x5c>)
 80103fc:	2200      	movs	r2, #0
 80103fe:	4631      	mov	r1, r6
 8010400:	f7fe f891 	bl	800e526 <dwt_read16bitoffsetreg>
 8010404:	4607      	mov	r7, r0
 8010406:	f240 1307 	movw	r3, #263	; 0x107
 801040a:	9300      	str	r3, [sp, #0]
 801040c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8010410:	2200      	movs	r2, #0
 8010412:	4631      	mov	r1, r6
 8010414:	4620      	mov	r0, r4
 8010416:	f7ff ff55 	bl	80102c4 <dwt_modify16bitoffsetreg>
 801041a:	2014      	movs	r0, #20
 801041c:	f7f1 f9d3 	bl	80017c6 <deca_usleep>
 8010420:	4620      	mov	r0, r4
 8010422:	f7ff fe71 	bl	8010108 <ull_run_pgfcal>
 8010426:	4605      	mov	r5, r0
 8010428:	2200      	movs	r2, #0
 801042a:	9200      	str	r2, [sp, #0]
 801042c:	463b      	mov	r3, r7
 801042e:	4631      	mov	r1, r6
 8010430:	4620      	mov	r0, r4
 8010432:	f7ff ff47 	bl	80102c4 <dwt_modify16bitoffsetreg>
 8010436:	e7dd      	b.n	80103f4 <ull_pgf_cal+0x18>
 8010438:	00070048 	.word	0x00070048

0801043c <ull_setgpiovalue>:
 801043c:	b500      	push	{lr}
 801043e:	b083      	sub	sp, #12
 8010440:	2a01      	cmp	r2, #1
 8010442:	d009      	beq.n	8010458 <ull_setgpiovalue+0x1c>
 8010444:	43cb      	mvns	r3, r1
 8010446:	2200      	movs	r2, #0
 8010448:	9200      	str	r2, [sp, #0]
 801044a:	b29b      	uxth	r3, r3
 801044c:	4906      	ldr	r1, [pc, #24]	; (8010468 <ull_setgpiovalue+0x2c>)
 801044e:	f7ff ff39 	bl	80102c4 <dwt_modify16bitoffsetreg>
 8010452:	b003      	add	sp, #12
 8010454:	f85d fb04 	ldr.w	pc, [sp], #4
 8010458:	9100      	str	r1, [sp, #0]
 801045a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801045e:	2200      	movs	r2, #0
 8010460:	4901      	ldr	r1, [pc, #4]	; (8010468 <ull_setgpiovalue+0x2c>)
 8010462:	f7ff ff2f 	bl	80102c4 <dwt_modify16bitoffsetreg>
 8010466:	e7f4      	b.n	8010452 <ull_setgpiovalue+0x16>
 8010468:	0005000c 	.word	0x0005000c

0801046c <ull_readaccdata>:
 801046c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801046e:	b083      	sub	sp, #12
 8010470:	4604      	mov	r4, r0
 8010472:	460f      	mov	r7, r1
 8010474:	4616      	mov	r6, r2
 8010476:	461d      	mov	r5, r3
 8010478:	f248 0340 	movw	r3, #32832	; 0x8040
 801047c:	9300      	str	r3, [sp, #0]
 801047e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8010482:	2200      	movs	r2, #0
 8010484:	4918      	ldr	r1, [pc, #96]	; (80104e8 <ull_readaccdata+0x7c>)
 8010486:	f7ff ff1d 	bl	80102c4 <dwt_modify16bitoffsetreg>
 801048a:	19aa      	adds	r2, r5, r6
 801048c:	f243 0301 	movw	r3, #12289	; 0x3001
 8010490:	429a      	cmp	r2, r3
 8010492:	dc15      	bgt.n	80104c0 <ull_readaccdata+0x54>
 8010494:	2d7f      	cmp	r5, #127	; 0x7f
 8010496:	d91d      	bls.n	80104d4 <ull_readaccdata+0x68>
 8010498:	2315      	movs	r3, #21
 801049a:	2200      	movs	r2, #0
 801049c:	4913      	ldr	r1, [pc, #76]	; (80104ec <ull_readaccdata+0x80>)
 801049e:	4620      	mov	r0, r4
 80104a0:	f7fe fd0a 	bl	800eeb8 <dwt_write32bitoffsetreg>
 80104a4:	462b      	mov	r3, r5
 80104a6:	2200      	movs	r2, #0
 80104a8:	4911      	ldr	r1, [pc, #68]	; (80104f0 <ull_readaccdata+0x84>)
 80104aa:	4620      	mov	r0, r4
 80104ac:	f7fe fd04 	bl	800eeb8 <dwt_write32bitoffsetreg>
 80104b0:	9700      	str	r7, [sp, #0]
 80104b2:	4633      	mov	r3, r6
 80104b4:	2200      	movs	r2, #0
 80104b6:	f44f 11e8 	mov.w	r1, #1900544	; 0x1d0000
 80104ba:	4620      	mov	r0, r4
 80104bc:	f7fe f813 	bl	800e4e6 <dwt_readfromdevice>
 80104c0:	2200      	movs	r2, #0
 80104c2:	9200      	str	r2, [sp, #0]
 80104c4:	f647 73bf 	movw	r3, #32703	; 0x7fbf
 80104c8:	4907      	ldr	r1, [pc, #28]	; (80104e8 <ull_readaccdata+0x7c>)
 80104ca:	4620      	mov	r0, r4
 80104cc:	f7ff fefa 	bl	80102c4 <dwt_modify16bitoffsetreg>
 80104d0:	b003      	add	sp, #12
 80104d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80104d4:	9700      	str	r7, [sp, #0]
 80104d6:	4633      	mov	r3, r6
 80104d8:	462a      	mov	r2, r5
 80104da:	f44f 11a8 	mov.w	r1, #1376256	; 0x150000
 80104de:	4620      	mov	r0, r4
 80104e0:	f7fe f801 	bl	800e4e6 <dwt_readfromdevice>
 80104e4:	e7ec      	b.n	80104c0 <ull_readaccdata+0x54>
 80104e6:	bf00      	nop
 80104e8:	00110004 	.word	0x00110004
 80104ec:	001f0004 	.word	0x001f0004
 80104f0:	001f0008 	.word	0x001f0008

080104f4 <ull_configure>:
 80104f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80104f8:	b083      	sub	sp, #12
 80104fa:	4604      	mov	r4, r0
 80104fc:	460d      	mov	r5, r1
 80104fe:	f891 9000 	ldrb.w	r9, [r1]
 8010502:	790b      	ldrb	r3, [r1, #4]
 8010504:	2b18      	cmp	r3, #24
 8010506:	d814      	bhi.n	8010532 <ull_configure+0x3e>
 8010508:	78cf      	ldrb	r7, [r1, #3]
 801050a:	2f18      	cmp	r7, #24
 801050c:	bf94      	ite	ls
 801050e:	2700      	movls	r7, #0
 8010510:	2701      	movhi	r7, #1
 8010512:	b2ff      	uxtb	r7, r7
 8010514:	79eb      	ldrb	r3, [r5, #7]
 8010516:	2b01      	cmp	r3, #1
 8010518:	bf0c      	ite	eq
 801051a:	2110      	moveq	r1, #16
 801051c:	2100      	movne	r1, #0
 801051e:	786b      	ldrb	r3, [r5, #1]
 8010520:	3b01      	subs	r3, #1
 8010522:	2b06      	cmp	r3, #6
 8010524:	d810      	bhi.n	8010548 <ull_configure+0x54>
 8010526:	e8df f003 	tbb	[pc, r3]
 801052a:	0f06      	.short	0x0f06
 801052c:	0f0c120f 	.word	0x0f0c120f
 8010530:	09          	.byte	0x09
 8010531:	00          	.byte	0x00
 8010532:	2701      	movs	r7, #1
 8010534:	e7ed      	b.n	8010512 <ull_configure+0x1e>
 8010536:	f04f 0a40 	mov.w	sl, #64	; 0x40
 801053a:	e00a      	b.n	8010552 <ull_configure+0x5e>
 801053c:	f04f 0a48 	mov.w	sl, #72	; 0x48
 8010540:	e007      	b.n	8010552 <ull_configure+0x5e>
 8010542:	f04f 0a80 	mov.w	sl, #128	; 0x80
 8010546:	e004      	b.n	8010552 <ull_configure+0x5e>
 8010548:	f44f 7a80 	mov.w	sl, #256	; 0x100
 801054c:	e001      	b.n	8010552 <ull_configure+0x5e>
 801054e:	f04f 0a20 	mov.w	sl, #32
 8010552:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8010554:	8a13      	ldrh	r3, [r2, #16]
 8010556:	f023 03e0 	bic.w	r3, r3, #224	; 0xe0
 801055a:	8213      	strh	r3, [r2, #16]
 801055c:	6d23      	ldr	r3, [r4, #80]	; 0x50
 801055e:	79ea      	ldrb	r2, [r5, #7]
 8010560:	72da      	strb	r2, [r3, #11]
 8010562:	7b2e      	ldrb	r6, [r5, #12]
 8010564:	1cb3      	adds	r3, r6, #2
 8010566:	2601      	movs	r6, #1
 8010568:	409e      	lsls	r6, r3
 801056a:	fa1f f886 	uxth.w	r8, r6
 801056e:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8010570:	4bca      	ldr	r3, [pc, #808]	; (801089c <ull_configure+0x3a8>)
 8010572:	fb03 f308 	mul.w	r3, r3, r8
 8010576:	0bdb      	lsrs	r3, r3, #15
 8010578:	8253      	strh	r3, [r2, #18]
 801057a:	6d23      	ldr	r3, [r4, #80]	; 0x50
 801057c:	7aea      	ldrb	r2, [r5, #11]
 801057e:	755a      	strb	r2, [r3, #21]
 8010580:	7a2b      	ldrb	r3, [r5, #8]
 8010582:	015b      	lsls	r3, r3, #5
 8010584:	f003 0320 	and.w	r3, r3, #32
 8010588:	7b6a      	ldrb	r2, [r5, #13]
 801058a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801058e:	7aea      	ldrb	r2, [r5, #11]
 8010590:	0312      	lsls	r2, r2, #12
 8010592:	f402 4230 	and.w	r2, r2, #45056	; 0xb000
 8010596:	4313      	orrs	r3, r2
 8010598:	430b      	orrs	r3, r1
 801059a:	9300      	str	r3, [sp, #0]
 801059c:	4bc0      	ldr	r3, [pc, #768]	; (80108a0 <ull_configure+0x3ac>)
 801059e:	2200      	movs	r2, #0
 80105a0:	2110      	movs	r1, #16
 80105a2:	4620      	mov	r0, r4
 80105a4:	f7ff f98e 	bl	800f8c4 <dwt_modify32bitoffsetreg>
 80105a8:	2f00      	cmp	r7, #0
 80105aa:	f040 80fe 	bne.w	80107aa <ull_configure+0x2b6>
 80105ae:	7aeb      	ldrb	r3, [r5, #11]
 80105b0:	b1bb      	cbz	r3, 80105e2 <ull_configure+0xee>
 80105b2:	7b6b      	ldrb	r3, [r5, #13]
 80105b4:	2b01      	cmp	r3, #1
 80105b6:	7b28      	ldrb	r0, [r5, #12]
 80105b8:	bf94      	ite	ls
 80105ba:	2203      	movls	r2, #3
 80105bc:	2204      	movhi	r2, #4
 80105be:	2110      	movs	r1, #16
 80105c0:	4bb8      	ldr	r3, [pc, #736]	; (80108a4 <ull_configure+0x3b0>)
 80105c2:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
 80105c6:	f7fd fef3 	bl	800e3b0 <get_sts_mnth>
 80105ca:	eb0a 0ac8 	add.w	sl, sl, r8, lsl #3
 80105ce:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 80105d2:	9000      	str	r0, [sp, #0]
 80105d4:	f64f 7380 	movw	r3, #65408	; 0xff80
 80105d8:	2202      	movs	r2, #2
 80105da:	49b3      	ldr	r1, [pc, #716]	; (80108a8 <ull_configure+0x3b4>)
 80105dc:	4620      	mov	r0, r4
 80105de:	f7ff fe71 	bl	80102c4 <dwt_modify16bitoffsetreg>
 80105e2:	2394      	movs	r3, #148	; 0x94
 80105e4:	9300      	str	r3, [sp, #0]
 80105e6:	4bb1      	ldr	r3, [pc, #708]	; (80108ac <ull_configure+0x3b8>)
 80105e8:	2200      	movs	r2, #0
 80105ea:	49b1      	ldr	r1, [pc, #708]	; (80108b0 <ull_configure+0x3bc>)
 80105ec:	4620      	mov	r0, r4
 80105ee:	f7ff f969 	bl	800f8c4 <dwt_modify32bitoffsetreg>
 80105f2:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 80105f6:	f340 8103 	ble.w	8010800 <ull_configure+0x30c>
 80105fa:	6d22      	ldr	r2, [r4, #80]	; 0x50
 80105fc:	8a13      	ldrh	r3, [r2, #16]
 80105fe:	f043 0320 	orr.w	r3, r3, #32
 8010602:	8213      	strh	r3, [r2, #16]
 8010604:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8010608:	9300      	str	r3, [sp, #0]
 801060a:	f64c 73ff 	movw	r3, #53247	; 0xcfff
 801060e:	2200      	movs	r2, #0
 8010610:	49a8      	ldr	r1, [pc, #672]	; (80108b4 <ull_configure+0x3c0>)
 8010612:	4620      	mov	r0, r4
 8010614:	f7ff fe56 	bl	80102c4 <dwt_modify16bitoffsetreg>
 8010618:	7b6b      	ldrb	r3, [r5, #13]
 801061a:	2b01      	cmp	r3, #1
 801061c:	f000 80fb 	beq.w	8010816 <ull_configure+0x322>
 8010620:	78ab      	ldrb	r3, [r5, #2]
 8010622:	f043 0310 	orr.w	r3, r3, #16
 8010626:	9300      	str	r3, [sp, #0]
 8010628:	23fc      	movs	r3, #252	; 0xfc
 801062a:	2200      	movs	r2, #0
 801062c:	f44f 21c0 	mov.w	r1, #393216	; 0x60000
 8010630:	4620      	mov	r0, r4
 8010632:	f7ff fab7 	bl	800fba4 <dwt_modify8bitoffsetreg>
 8010636:	1e73      	subs	r3, r6, #1
 8010638:	b2db      	uxtb	r3, r3
 801063a:	2200      	movs	r2, #0
 801063c:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 8010640:	4620      	mov	r0, r4
 8010642:	f7fe fe1d 	bl	800f280 <dwt_write8bitoffsetreg>
 8010646:	786b      	ldrb	r3, [r5, #1]
 8010648:	2b07      	cmp	r3, #7
 801064a:	bf0c      	ite	eq
 801064c:	2108      	moveq	r1, #8
 801064e:	2100      	movne	r1, #0
 8010650:	4620      	mov	r0, r4
 8010652:	f7fe ff1b 	bl	800f48c <ull_setplenfine>
 8010656:	7aeb      	ldrb	r3, [r5, #11]
 8010658:	f003 0303 	and.w	r3, r3, #3
 801065c:	2b03      	cmp	r3, #3
 801065e:	bf0c      	ite	eq
 8010660:	4b95      	ldreq	r3, [pc, #596]	; (80108b8 <ull_configure+0x3c4>)
 8010662:	4b96      	ldrne	r3, [pc, #600]	; (80108bc <ull_configure+0x3c8>)
 8010664:	2200      	movs	r2, #0
 8010666:	4996      	ldr	r1, [pc, #600]	; (80108c0 <ull_configure+0x3cc>)
 8010668:	4620      	mov	r0, r4
 801066a:	f7fe fc25 	bl	800eeb8 <dwt_write32bitoffsetreg>
 801066e:	2200      	movs	r2, #0
 8010670:	4994      	ldr	r1, [pc, #592]	; (80108c4 <ull_configure+0x3d0>)
 8010672:	4620      	mov	r0, r4
 8010674:	f7fd ff41 	bl	800e4fa <dwt_read32bitoffsetreg>
 8010678:	f420 50ff 	bic.w	r0, r0, #8160	; 0x1fe0
 801067c:	f020 001f 	bic.w	r0, r0, #31
 8010680:	f1b9 0f09 	cmp.w	r9, #9
 8010684:	bf08      	it	eq
 8010686:	f040 0001 	orreq.w	r0, r0, #1
 801068a:	792a      	ldrb	r2, [r5, #4]
 801068c:	0212      	lsls	r2, r2, #8
 801068e:	f402 52f8 	and.w	r2, r2, #7936	; 0x1f00
 8010692:	78eb      	ldrb	r3, [r5, #3]
 8010694:	00db      	lsls	r3, r3, #3
 8010696:	b2db      	uxtb	r3, r3
 8010698:	431a      	orrs	r2, r3
 801069a:	796b      	ldrb	r3, [r5, #5]
 801069c:	005b      	lsls	r3, r3, #1
 801069e:	f003 0306 	and.w	r3, r3, #6
 80106a2:	4313      	orrs	r3, r2
 80106a4:	4303      	orrs	r3, r0
 80106a6:	2200      	movs	r2, #0
 80106a8:	4986      	ldr	r1, [pc, #536]	; (80108c4 <ull_configure+0x3d0>)
 80106aa:	4620      	mov	r0, r4
 80106ac:	f7fe fc04 	bl	800eeb8 <dwt_write32bitoffsetreg>
 80106b0:	79aa      	ldrb	r2, [r5, #6]
 80106b2:	786b      	ldrb	r3, [r5, #1]
 80106b4:	031b      	lsls	r3, r3, #12
 80106b6:	ea43 2382 	orr.w	r3, r3, r2, lsl #10
 80106ba:	9300      	str	r3, [sp, #0]
 80106bc:	f46f 4374 	mvn.w	r3, #62464	; 0xf400
 80106c0:	2200      	movs	r2, #0
 80106c2:	2120      	movs	r1, #32
 80106c4:	4620      	mov	r0, r4
 80106c6:	f7ff f8fd 	bl	800f8c4 <dwt_modify32bitoffsetreg>
 80106ca:	f8b5 3009 	ldrh.w	r3, [r5, #9]
 80106ce:	b923      	cbnz	r3, 80106da <ull_configure+0x1e6>
 80106d0:	f06f 037e 	mvn.w	r3, #126	; 0x7e
 80106d4:	726b      	strb	r3, [r5, #9]
 80106d6:	2300      	movs	r3, #0
 80106d8:	72ab      	strb	r3, [r5, #10]
 80106da:	f8b5 3009 	ldrh.w	r3, [r5, #9]
 80106de:	2202      	movs	r2, #2
 80106e0:	f44f 21c0 	mov.w	r1, #393216	; 0x60000
 80106e4:	4620      	mov	r0, r4
 80106e6:	f7fe fb7c 	bl	800ede2 <dwt_write16bitoffsetreg>
 80106ea:	2202      	movs	r2, #2
 80106ec:	4976      	ldr	r1, [pc, #472]	; (80108c8 <ull_configure+0x3d4>)
 80106ee:	4620      	mov	r0, r4
 80106f0:	f7fd ff58 	bl	800e5a4 <dwt_read8bitoffsetreg>
 80106f4:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80106f6:	7bdb      	ldrb	r3, [r3, #15]
 80106f8:	454b      	cmp	r3, r9
 80106fa:	f000 8096 	beq.w	801082a <ull_configure+0x336>
 80106fe:	2803      	cmp	r0, #3
 8010700:	f000 8097 	beq.w	8010832 <ull_configure+0x33e>
 8010704:	f1b9 0f09 	cmp.w	r9, #9
 8010708:	f000 8098 	beq.w	801083c <ull_configure+0x348>
 801070c:	4b6f      	ldr	r3, [pc, #444]	; (80108cc <ull_configure+0x3d8>)
 801070e:	9300      	str	r3, [sp, #0]
 8010710:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8010714:	2200      	movs	r2, #0
 8010716:	496e      	ldr	r1, [pc, #440]	; (80108d0 <ull_configure+0x3dc>)
 8010718:	4620      	mov	r0, r4
 801071a:	f7ff f8d3 	bl	800f8c4 <dwt_modify32bitoffsetreg>
 801071e:	f641 733c 	movw	r3, #7996	; 0x1f3c
 8010722:	2200      	movs	r2, #0
 8010724:	f44f 2110 	mov.w	r1, #589824	; 0x90000
 8010728:	4620      	mov	r0, r4
 801072a:	f7fe fb5a 	bl	800ede2 <dwt_write16bitoffsetreg>
 801072e:	2314      	movs	r3, #20
 8010730:	2201      	movs	r2, #1
 8010732:	4968      	ldr	r1, [pc, #416]	; (80108d4 <ull_configure+0x3e0>)
 8010734:	4620      	mov	r0, r4
 8010736:	f7fe fda3 	bl	800f280 <dwt_write8bitoffsetreg>
 801073a:	230e      	movs	r3, #14
 801073c:	2202      	movs	r2, #2
 801073e:	4966      	ldr	r1, [pc, #408]	; (80108d8 <ull_configure+0x3e4>)
 8010740:	4620      	mov	r0, r4
 8010742:	f7fe fd9d 	bl	800f280 <dwt_write8bitoffsetreg>
 8010746:	2381      	movs	r3, #129	; 0x81
 8010748:	2200      	movs	r2, #0
 801074a:	4964      	ldr	r1, [pc, #400]	; (80108dc <ull_configure+0x3e8>)
 801074c:	4620      	mov	r0, r4
 801074e:	f7fe fd97 	bl	800f280 <dwt_write8bitoffsetreg>
 8010752:	2600      	movs	r6, #0
 8010754:	9600      	str	r6, [sp, #0]
 8010756:	23fc      	movs	r3, #252	; 0xfc
 8010758:	2203      	movs	r2, #3
 801075a:	4961      	ldr	r1, [pc, #388]	; (80108e0 <ull_configure+0x3ec>)
 801075c:	4620      	mov	r0, r4
 801075e:	f7ff fa21 	bl	800fba4 <dwt_modify8bitoffsetreg>
 8010762:	2302      	movs	r3, #2
 8010764:	4632      	mov	r2, r6
 8010766:	2144      	movs	r1, #68	; 0x44
 8010768:	4620      	mov	r0, r4
 801076a:	f7fe fd89 	bl	800f280 <dwt_write8bitoffsetreg>
 801076e:	2101      	movs	r1, #1
 8010770:	4620      	mov	r0, r4
 8010772:	f7ff fc47 	bl	8010004 <ull_setdwstate>
 8010776:	f04f 0b32 	mov.w	fp, #50	; 0x32
 801077a:	f04f 0814 	mov.w	r8, #20
 801077e:	4637      	mov	r7, r6
 8010780:	2644      	movs	r6, #68	; 0x44
 8010782:	4640      	mov	r0, r8
 8010784:	f7f1 f81f 	bl	80017c6 <deca_usleep>
 8010788:	463a      	mov	r2, r7
 801078a:	4631      	mov	r1, r6
 801078c:	4620      	mov	r0, r4
 801078e:	f7fd ff09 	bl	800e5a4 <dwt_read8bitoffsetreg>
 8010792:	f010 0f02 	tst.w	r0, #2
 8010796:	f040 80af 	bne.w	80108f8 <ull_configure+0x404>
 801079a:	f10b 33ff 	add.w	r3, fp, #4294967295	; 0xffffffff
 801079e:	f013 0bff 	ands.w	fp, r3, #255	; 0xff
 80107a2:	d1ee      	bne.n	8010782 <ull_configure+0x28e>
 80107a4:	f06f 0001 	mvn.w	r0, #1
 80107a8:	e0e6      	b.n	8010978 <ull_configure+0x484>
 80107aa:	6d22      	ldr	r2, [r4, #80]	; 0x50
 80107ac:	8a13      	ldrh	r3, [r2, #16]
 80107ae:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80107b2:	8213      	strh	r3, [r2, #16]
 80107b4:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 80107b8:	9300      	str	r3, [sp, #0]
 80107ba:	f46f 5340 	mvn.w	r3, #12288	; 0x3000
 80107be:	2200      	movs	r2, #0
 80107c0:	493c      	ldr	r1, [pc, #240]	; (80108b4 <ull_configure+0x3c0>)
 80107c2:	4620      	mov	r0, r4
 80107c4:	f7ff f87e 	bl	800f8c4 <dwt_modify32bitoffsetreg>
 80107c8:	f240 3306 	movw	r3, #774	; 0x306
 80107cc:	2200      	movs	r2, #0
 80107ce:	4945      	ldr	r1, [pc, #276]	; (80108e4 <ull_configure+0x3f0>)
 80107d0:	4620      	mov	r0, r4
 80107d2:	f7fe fb71 	bl	800eeb8 <dwt_write32bitoffsetreg>
 80107d6:	2300      	movs	r3, #0
 80107d8:	461a      	mov	r2, r3
 80107da:	4943      	ldr	r1, [pc, #268]	; (80108e8 <ull_configure+0x3f4>)
 80107dc:	4620      	mov	r0, r4
 80107de:	f7fe fb6b 	bl	800eeb8 <dwt_write32bitoffsetreg>
 80107e2:	4b42      	ldr	r3, [pc, #264]	; (80108ec <ull_configure+0x3f8>)
 80107e4:	2200      	movs	r2, #0
 80107e6:	4930      	ldr	r1, [pc, #192]	; (80108a8 <ull_configure+0x3b4>)
 80107e8:	4620      	mov	r0, r4
 80107ea:	f7fe fb65 	bl	800eeb8 <dwt_write32bitoffsetreg>
 80107ee:	239d      	movs	r3, #157	; 0x9d
 80107f0:	9300      	str	r3, [sp, #0]
 80107f2:	4b2e      	ldr	r3, [pc, #184]	; (80108ac <ull_configure+0x3b8>)
 80107f4:	2200      	movs	r2, #0
 80107f6:	492e      	ldr	r1, [pc, #184]	; (80108b0 <ull_configure+0x3bc>)
 80107f8:	4620      	mov	r0, r4
 80107fa:	f7ff f863 	bl	800f8c4 <dwt_modify32bitoffsetreg>
 80107fe:	e70b      	b.n	8010618 <ull_configure+0x124>
 8010800:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8010804:	9300      	str	r3, [sp, #0]
 8010806:	f64c 73ff 	movw	r3, #53247	; 0xcfff
 801080a:	2200      	movs	r2, #0
 801080c:	4929      	ldr	r1, [pc, #164]	; (80108b4 <ull_configure+0x3c0>)
 801080e:	4620      	mov	r0, r4
 8010810:	f7ff fd58 	bl	80102c4 <dwt_modify16bitoffsetreg>
 8010814:	e700      	b.n	8010618 <ull_configure+0x124>
 8010816:	78ab      	ldrb	r3, [r5, #2]
 8010818:	9300      	str	r3, [sp, #0]
 801081a:	23ec      	movs	r3, #236	; 0xec
 801081c:	2200      	movs	r2, #0
 801081e:	f44f 21c0 	mov.w	r1, #393216	; 0x60000
 8010822:	4620      	mov	r0, r4
 8010824:	f7ff f9be 	bl	800fba4 <dwt_modify8bitoffsetreg>
 8010828:	e705      	b.n	8010636 <ull_configure+0x142>
 801082a:	2803      	cmp	r0, #3
 801082c:	f47f af6a 	bne.w	8010704 <ull_configure+0x210>
 8010830:	e065      	b.n	80108fe <ull_configure+0x40a>
 8010832:	2102      	movs	r1, #2
 8010834:	4620      	mov	r0, r4
 8010836:	f7ff fbe5 	bl	8010004 <ull_setdwstate>
 801083a:	e763      	b.n	8010704 <ull_configure+0x210>
 801083c:	4b2c      	ldr	r3, [pc, #176]	; (80108f0 <ull_configure+0x3fc>)
 801083e:	9300      	str	r3, [sp, #0]
 8010840:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8010844:	2200      	movs	r2, #0
 8010846:	4922      	ldr	r1, [pc, #136]	; (80108d0 <ull_configure+0x3dc>)
 8010848:	4620      	mov	r0, r4
 801084a:	f7ff f83b 	bl	800f8c4 <dwt_modify32bitoffsetreg>
 801084e:	f640 733c 	movw	r3, #3900	; 0xf3c
 8010852:	2200      	movs	r2, #0
 8010854:	f44f 2110 	mov.w	r1, #589824	; 0x90000
 8010858:	4620      	mov	r0, r4
 801085a:	f7fe fac2 	bl	800ede2 <dwt_write16bitoffsetreg>
 801085e:	e766      	b.n	801072e <ull_configure+0x23a>
 8010860:	f44f 7380 	mov.w	r3, #256	; 0x100
 8010864:	9300      	str	r3, [sp, #0]
 8010866:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801086a:	2200      	movs	r2, #0
 801086c:	4911      	ldr	r1, [pc, #68]	; (80108b4 <ull_configure+0x3c0>)
 801086e:	4620      	mov	r0, r4
 8010870:	f7ff fd28 	bl	80102c4 <dwt_modify16bitoffsetreg>
 8010874:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8010876:	8a13      	ldrh	r3, [r2, #16]
 8010878:	f043 0308 	orr.w	r3, r3, #8
 801087c:	8213      	strh	r3, [r2, #16]
 801087e:	e050      	b.n	8010922 <ull_configure+0x42e>
 8010880:	2200      	movs	r2, #0
 8010882:	9200      	str	r2, [sp, #0]
 8010884:	23fe      	movs	r3, #254	; 0xfe
 8010886:	491b      	ldr	r1, [pc, #108]	; (80108f4 <ull_configure+0x400>)
 8010888:	4620      	mov	r0, r4
 801088a:	f7ff f98b 	bl	800fba4 <dwt_modify8bitoffsetreg>
 801088e:	e052      	b.n	8010936 <ull_configure+0x442>
 8010890:	2101      	movs	r1, #1
 8010892:	4620      	mov	r0, r4
 8010894:	f7ff fda2 	bl	80103dc <ull_pgf_cal>
 8010898:	e06b      	b.n	8010972 <ull_configure+0x47e>
 801089a:	bf00      	nop
 801089c:	00026668 	.word	0x00026668
 80108a0:	fffc4fcf 	.word	0xfffc4fcf
 80108a4:	0801675c 	.word	0x0801675c
 80108a8:	000e0014 	.word	0x000e0014
 80108ac:	bfffff00 	.word	0xbfffff00
 80108b0:	000e0018 	.word	0x000e0018
 80108b4:	000b0008 	.word	0x000b0008
 80108b8:	af5f35cc 	.word	0xaf5f35cc
 80108bc:	af5f584c 	.word	0xaf5f584c
 80108c0:	0006000c 	.word	0x0006000c
 80108c4:	00010008 	.word	0x00010008
 80108c8:	000f0030 	.word	0x000f0030
 80108cc:	1c071134 	.word	0x1c071134
 80108d0:	0007001c 	.word	0x0007001c
 80108d4:	00070050 	.word	0x00070050
 80108d8:	00070018 	.word	0x00070018
 80108dc:	00090008 	.word	0x00090008
 80108e0:	00090004 	.word	0x00090004
 80108e4:	000e000c 	.word	0x000e000c
 80108e8:	000e0010 	.word	0x000e0010
 80108ec:	000c5a0a 	.word	0x000c5a0a
 80108f0:	1c010034 	.word	0x1c010034
 80108f4:	00030018 	.word	0x00030018
 80108f8:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80108fa:	f883 900f 	strb.w	r9, [r3, #15]
 80108fe:	792b      	ldrb	r3, [r5, #4]
 8010900:	3b09      	subs	r3, #9
 8010902:	b2db      	uxtb	r3, r3
 8010904:	2b0f      	cmp	r3, #15
 8010906:	d8bb      	bhi.n	8010880 <ull_configure+0x38c>
 8010908:	6d23      	ldr	r3, [r4, #80]	; 0x50
 801090a:	7a1b      	ldrb	r3, [r3, #8]
 801090c:	2b01      	cmp	r3, #1
 801090e:	d0a7      	beq.n	8010860 <ull_configure+0x36c>
 8010910:	4649      	mov	r1, r9
 8010912:	4620      	mov	r0, r4
 8010914:	f7fe fb9c 	bl	800f050 <ull_configmrxlut>
 8010918:	6d22      	ldr	r2, [r4, #80]	; 0x50
 801091a:	8a13      	ldrh	r3, [r2, #16]
 801091c:	f023 0308 	bic.w	r3, r3, #8
 8010920:	8213      	strh	r3, [r2, #16]
 8010922:	f44f 43c8 	mov.w	r3, #25600	; 0x6400
 8010926:	9300      	str	r3, [sp, #0]
 8010928:	f248 13ff 	movw	r3, #33279	; 0x81ff
 801092c:	2200      	movs	r2, #0
 801092e:	4914      	ldr	r1, [pc, #80]	; (8010980 <ull_configure+0x48c>)
 8010930:	4620      	mov	r0, r4
 8010932:	f7ff fcc7 	bl	80102c4 <dwt_modify16bitoffsetreg>
 8010936:	f1ba 0f40 	cmp.w	sl, #64	; 0x40
 801093a:	bfcc      	ite	gt
 801093c:	f04f 5300 	movgt.w	r3, #536870912	; 0x20000000
 8010940:	f04f 53a0 	movle.w	r3, #335544320	; 0x14000000
 8010944:	9300      	str	r3, [sp, #0]
 8010946:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
 801094a:	2200      	movs	r2, #0
 801094c:	490d      	ldr	r1, [pc, #52]	; (8010984 <ull_configure+0x490>)
 801094e:	4620      	mov	r0, r4
 8010950:	f7fe ffb8 	bl	800f8c4 <dwt_modify32bitoffsetreg>
 8010954:	2301      	movs	r3, #1
 8010956:	9300      	str	r3, [sp, #0]
 8010958:	23ff      	movs	r3, #255	; 0xff
 801095a:	2202      	movs	r2, #2
 801095c:	490a      	ldr	r1, [pc, #40]	; (8010988 <ull_configure+0x494>)
 801095e:	4620      	mov	r0, r4
 8010960:	f7ff f920 	bl	800fba4 <dwt_modify8bitoffsetreg>
 8010964:	2200      	movs	r2, #0
 8010966:	4909      	ldr	r1, [pc, #36]	; (801098c <ull_configure+0x498>)
 8010968:	4620      	mov	r0, r4
 801096a:	f7fd fdc6 	bl	800e4fa <dwt_read32bitoffsetreg>
 801096e:	2800      	cmp	r0, #0
 8010970:	d08e      	beq.n	8010890 <ull_configure+0x39c>
 8010972:	4620      	mov	r0, r4
 8010974:	f7ff f98a 	bl	800fc8c <ull_adcoffsetscalibration>
 8010978:	b003      	add	sp, #12
 801097a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801097e:	bf00      	nop
 8010980:	00030018 	.word	0x00030018
 8010984:	00060010 	.word	0x00060010
 8010988:	0004000c 	.word	0x0004000c
 801098c:	00040014 	.word	0x00040014

08010990 <ull_initialise>:
 8010990:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010994:	b082      	sub	sp, #8
 8010996:	4605      	mov	r5, r0
 8010998:	460e      	mov	r6, r1
 801099a:	6d03      	ldr	r3, [r0, #80]	; 0x50
 801099c:	2b00      	cmp	r3, #0
 801099e:	d05b      	beq.n	8010a58 <ull_initialise+0xc8>
 80109a0:	6d2c      	ldr	r4, [r5, #80]	; 0x50
 80109a2:	2300      	movs	r3, #0
 80109a4:	73a3      	strb	r3, [r4, #14]
 80109a6:	2202      	movs	r2, #2
 80109a8:	8222      	strh	r2, [r4, #16]
 80109aa:	7523      	strb	r3, [r4, #20]
 80109ac:	7563      	strb	r3, [r4, #21]
 80109ae:	73e3      	strb	r3, [r4, #15]
 80109b0:	7263      	strb	r3, [r4, #9]
 80109b2:	72a3      	strb	r3, [r4, #10]
 80109b4:	2104      	movs	r1, #4
 80109b6:	4628      	mov	r0, r5
 80109b8:	f7fe fa5c 	bl	800ee74 <_dwt_otpread>
 80109bc:	4607      	mov	r7, r0
 80109be:	2105      	movs	r1, #5
 80109c0:	4628      	mov	r0, r5
 80109c2:	f7fe fa57 	bl	800ee74 <_dwt_otpread>
 80109c6:	4680      	mov	r8, r0
 80109c8:	210a      	movs	r1, #10
 80109ca:	4628      	mov	r0, r5
 80109cc:	f7fe fa52 	bl	800ee74 <_dwt_otpread>
 80109d0:	b12f      	cbz	r7, 80109de <ull_initialise+0x4e>
 80109d2:	f1b8 0f00 	cmp.w	r8, #0
 80109d6:	d002      	beq.n	80109de <ull_initialise+0x4e>
 80109d8:	b280      	uxth	r0, r0
 80109da:	2800      	cmp	r0, #0
 80109dc:	d141      	bne.n	8010a62 <ull_initialise+0xd2>
 80109de:	2120      	movs	r1, #32
 80109e0:	4628      	mov	r0, r5
 80109e2:	f7fe fa47 	bl	800ee74 <_dwt_otpread>
 80109e6:	f5b0 7f10 	cmp.w	r0, #576	; 0x240
 80109ea:	bf0c      	ite	eq
 80109ec:	2301      	moveq	r3, #1
 80109ee:	2300      	movne	r3, #0
 80109f0:	7223      	strb	r3, [r4, #8]
 80109f2:	f016 0f10 	tst.w	r6, #16
 80109f6:	d143      	bne.n	8010a80 <ull_initialise+0xf0>
 80109f8:	f016 0f20 	tst.w	r6, #32
 80109fc:	d146      	bne.n	8010a8c <ull_initialise+0xfc>
 80109fe:	f016 0f40 	tst.w	r6, #64	; 0x40
 8010a02:	d149      	bne.n	8010a98 <ull_initialise+0x108>
 8010a04:	f016 0f80 	tst.w	r6, #128	; 0x80
 8010a08:	d14d      	bne.n	8010aa6 <ull_initialise+0x116>
 8010a0a:	7aa3      	ldrb	r3, [r4, #10]
 8010a0c:	b90b      	cbnz	r3, 8010a12 <ull_initialise+0x82>
 8010a0e:	2385      	movs	r3, #133	; 0x85
 8010a10:	72a3      	strb	r3, [r4, #10]
 8010a12:	7a63      	ldrb	r3, [r4, #9]
 8010a14:	b90b      	cbnz	r3, 8010a1a <ull_initialise+0x8a>
 8010a16:	2374      	movs	r3, #116	; 0x74
 8010a18:	7263      	strb	r3, [r4, #9]
 8010a1a:	211f      	movs	r1, #31
 8010a1c:	4628      	mov	r0, r5
 8010a1e:	f7fe fa29 	bl	800ee74 <_dwt_otpread>
 8010a22:	7320      	strb	r0, [r4, #12]
 8010a24:	211e      	movs	r1, #30
 8010a26:	4628      	mov	r0, r5
 8010a28:	f7fe fa24 	bl	800ee74 <_dwt_otpread>
 8010a2c:	f010 003f 	ands.w	r0, r0, #63	; 0x3f
 8010a30:	bf12      	itee	ne
 8010a32:	7360      	strbne	r0, [r4, #13]
 8010a34:	232e      	moveq	r3, #46	; 0x2e
 8010a36:	7363      	strbeq	r3, [r4, #13]
 8010a38:	7b63      	ldrb	r3, [r4, #13]
 8010a3a:	2200      	movs	r2, #0
 8010a3c:	4920      	ldr	r1, [pc, #128]	; (8010ac0 <ull_initialise+0x130>)
 8010a3e:	4628      	mov	r0, r5
 8010a40:	f7fe fc1e 	bl	800f280 <dwt_write8bitoffsetreg>
 8010a44:	2135      	movs	r1, #53	; 0x35
 8010a46:	4628      	mov	r0, r5
 8010a48:	f7fe fa14 	bl	800ee74 <_dwt_otpread>
 8010a4c:	4603      	mov	r3, r0
 8010a4e:	bb80      	cbnz	r0, 8010ab2 <ull_initialise+0x122>
 8010a50:	2000      	movs	r0, #0
 8010a52:	b002      	add	sp, #8
 8010a54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010a58:	2028      	movs	r0, #40	; 0x28
 8010a5a:	f003 fb81 	bl	8014160 <malloc>
 8010a5e:	6528      	str	r0, [r5, #80]	; 0x50
 8010a60:	e79e      	b.n	80109a0 <ull_initialise+0x10>
 8010a62:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8010a66:	9300      	str	r3, [sp, #0]
 8010a68:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8010a6c:	2200      	movs	r2, #0
 8010a6e:	4915      	ldr	r1, [pc, #84]	; (8010ac4 <ull_initialise+0x134>)
 8010a70:	4628      	mov	r0, r5
 8010a72:	f7ff fc27 	bl	80102c4 <dwt_modify16bitoffsetreg>
 8010a76:	8a23      	ldrh	r3, [r4, #16]
 8010a78:	f043 0314 	orr.w	r3, r3, #20
 8010a7c:	8223      	strh	r3, [r4, #16]
 8010a7e:	e7ae      	b.n	80109de <ull_initialise+0x4e>
 8010a80:	2106      	movs	r1, #6
 8010a82:	4628      	mov	r0, r5
 8010a84:	f7fe f9f6 	bl	800ee74 <_dwt_otpread>
 8010a88:	6020      	str	r0, [r4, #0]
 8010a8a:	e7b5      	b.n	80109f8 <ull_initialise+0x68>
 8010a8c:	2107      	movs	r1, #7
 8010a8e:	4628      	mov	r0, r5
 8010a90:	f7fe f9f0 	bl	800ee74 <_dwt_otpread>
 8010a94:	6060      	str	r0, [r4, #4]
 8010a96:	e7b2      	b.n	80109fe <ull_initialise+0x6e>
 8010a98:	2108      	movs	r1, #8
 8010a9a:	4628      	mov	r0, r5
 8010a9c:	f7fe f9ea 	bl	800ee74 <_dwt_otpread>
 8010aa0:	0c00      	lsrs	r0, r0, #16
 8010aa2:	7260      	strb	r0, [r4, #9]
 8010aa4:	e7ae      	b.n	8010a04 <ull_initialise+0x74>
 8010aa6:	2109      	movs	r1, #9
 8010aa8:	4628      	mov	r0, r5
 8010aaa:	f7fe f9e3 	bl	800ee74 <_dwt_otpread>
 8010aae:	72a0      	strb	r0, [r4, #10]
 8010ab0:	e7ab      	b.n	8010a0a <ull_initialise+0x7a>
 8010ab2:	2200      	movs	r2, #0
 8010ab4:	4904      	ldr	r1, [pc, #16]	; (8010ac8 <ull_initialise+0x138>)
 8010ab6:	4628      	mov	r0, r5
 8010ab8:	f7fe f9fe 	bl	800eeb8 <dwt_write32bitoffsetreg>
 8010abc:	e7c8      	b.n	8010a50 <ull_initialise+0xc0>
 8010abe:	bf00      	nop
 8010ac0:	00090014 	.word	0x00090014
 8010ac4:	000b0008 	.word	0x000b0008
 8010ac8:	00090004 	.word	0x00090004

08010acc <ull_rxenable>:
 8010acc:	b530      	push	{r4, r5, lr}
 8010ace:	b083      	sub	sp, #12
 8010ad0:	4605      	mov	r5, r0
 8010ad2:	460c      	mov	r4, r1
 8010ad4:	b171      	cbz	r1, 8010af4 <ull_rxenable+0x28>
 8010ad6:	f021 0302 	bic.w	r3, r1, #2
 8010ada:	3b01      	subs	r3, #1
 8010adc:	2b0f      	cmp	r3, #15
 8010ade:	d862      	bhi.n	8010ba6 <ull_rxenable+0xda>
 8010ae0:	e8df f003 	tbb	[pc, r3]
 8010ae4:	24616111 	.word	0x24616111
 8010ae8:	2d616161 	.word	0x2d616161
 8010aec:	61616161 	.word	0x61616161
 8010af0:	3a616161 	.word	0x3a616161
 8010af4:	2102      	movs	r1, #2
 8010af6:	9101      	str	r1, [sp, #4]
 8010af8:	2200      	movs	r2, #0
 8010afa:	9200      	str	r2, [sp, #0]
 8010afc:	4613      	mov	r3, r2
 8010afe:	f7fd fc74 	bl	800e3ea <dwt_xfer3xxx>
 8010b02:	4620      	mov	r0, r4
 8010b04:	e010      	b.n	8010b28 <ull_rxenable+0x5c>
 8010b06:	2302      	movs	r3, #2
 8010b08:	9301      	str	r3, [sp, #4]
 8010b0a:	2200      	movs	r2, #0
 8010b0c:	9200      	str	r2, [sp, #0]
 8010b0e:	4613      	mov	r3, r2
 8010b10:	2104      	movs	r1, #4
 8010b12:	f7fd fc6a 	bl	800e3ea <dwt_xfer3xxx>
 8010b16:	2203      	movs	r2, #3
 8010b18:	2144      	movs	r1, #68	; 0x44
 8010b1a:	4628      	mov	r0, r5
 8010b1c:	f7fd fd42 	bl	800e5a4 <dwt_read8bitoffsetreg>
 8010b20:	f010 0f08 	tst.w	r0, #8
 8010b24:	d125      	bne.n	8010b72 <ull_rxenable+0xa6>
 8010b26:	2000      	movs	r0, #0
 8010b28:	b003      	add	sp, #12
 8010b2a:	bd30      	pop	{r4, r5, pc}
 8010b2c:	2302      	movs	r3, #2
 8010b2e:	9301      	str	r3, [sp, #4]
 8010b30:	2200      	movs	r2, #0
 8010b32:	9200      	str	r2, [sp, #0]
 8010b34:	4613      	mov	r3, r2
 8010b36:	210a      	movs	r1, #10
 8010b38:	f7fd fc57 	bl	800e3ea <dwt_xfer3xxx>
 8010b3c:	e7eb      	b.n	8010b16 <ull_rxenable+0x4a>
 8010b3e:	2100      	movs	r1, #0
 8010b40:	f7fe f9cf 	bl	800eee2 <_dwt_adjust_delaytime>
 8010b44:	2302      	movs	r3, #2
 8010b46:	9301      	str	r3, [sp, #4]
 8010b48:	2200      	movs	r2, #0
 8010b4a:	9200      	str	r2, [sp, #0]
 8010b4c:	4613      	mov	r3, r2
 8010b4e:	2108      	movs	r1, #8
 8010b50:	4628      	mov	r0, r5
 8010b52:	f7fd fc4a 	bl	800e3ea <dwt_xfer3xxx>
 8010b56:	e7de      	b.n	8010b16 <ull_rxenable+0x4a>
 8010b58:	2101      	movs	r1, #1
 8010b5a:	f7fe f9c2 	bl	800eee2 <_dwt_adjust_delaytime>
 8010b5e:	2302      	movs	r3, #2
 8010b60:	9301      	str	r3, [sp, #4]
 8010b62:	2200      	movs	r2, #0
 8010b64:	9200      	str	r2, [sp, #0]
 8010b66:	4613      	mov	r3, r2
 8010b68:	2106      	movs	r1, #6
 8010b6a:	4628      	mov	r0, r5
 8010b6c:	f7fd fc3d 	bl	800e3ea <dwt_xfer3xxx>
 8010b70:	e7d1      	b.n	8010b16 <ull_rxenable+0x4a>
 8010b72:	2302      	movs	r3, #2
 8010b74:	9301      	str	r3, [sp, #4]
 8010b76:	2100      	movs	r1, #0
 8010b78:	9100      	str	r1, [sp, #0]
 8010b7a:	460b      	mov	r3, r1
 8010b7c:	460a      	mov	r2, r1
 8010b7e:	4628      	mov	r0, r5
 8010b80:	f7fd fc33 	bl	800e3ea <dwt_xfer3xxx>
 8010b84:	f014 0f02 	tst.w	r4, #2
 8010b88:	d002      	beq.n	8010b90 <ull_rxenable+0xc4>
 8010b8a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8010b8e:	e7cb      	b.n	8010b28 <ull_rxenable+0x5c>
 8010b90:	2102      	movs	r1, #2
 8010b92:	9101      	str	r1, [sp, #4]
 8010b94:	2200      	movs	r2, #0
 8010b96:	9200      	str	r2, [sp, #0]
 8010b98:	4613      	mov	r3, r2
 8010b9a:	4628      	mov	r0, r5
 8010b9c:	f7fd fc25 	bl	800e3ea <dwt_xfer3xxx>
 8010ba0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8010ba4:	e7c0      	b.n	8010b28 <ull_rxenable+0x5c>
 8010ba6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8010baa:	e7bd      	b.n	8010b28 <ull_rxenable+0x5c>

08010bac <ull_softreset_no_sema_fcmd>:
 8010bac:	b570      	push	{r4, r5, r6, lr}
 8010bae:	b082      	sub	sp, #8
 8010bb0:	4606      	mov	r6, r0
 8010bb2:	2502      	movs	r5, #2
 8010bb4:	9501      	str	r5, [sp, #4]
 8010bb6:	2400      	movs	r4, #0
 8010bb8:	9400      	str	r4, [sp, #0]
 8010bba:	4623      	mov	r3, r4
 8010bbc:	4622      	mov	r2, r4
 8010bbe:	2119      	movs	r1, #25
 8010bc0:	f7fd fc13 	bl	800e3ea <dwt_xfer3xxx>
 8010bc4:	6d33      	ldr	r3, [r6, #80]	; 0x50
 8010bc6:	739c      	strb	r4, [r3, #14]
 8010bc8:	821d      	strh	r5, [r3, #16]
 8010bca:	751c      	strb	r4, [r3, #20]
 8010bcc:	755c      	strb	r4, [r3, #21]
 8010bce:	73dc      	strb	r4, [r3, #15]
 8010bd0:	b002      	add	sp, #8
 8010bd2:	bd70      	pop	{r4, r5, r6, pc}

08010bd4 <ull_softreset_fcmd>:
 8010bd4:	b570      	push	{r4, r5, r6, lr}
 8010bd6:	b082      	sub	sp, #8
 8010bd8:	4606      	mov	r6, r0
 8010bda:	2502      	movs	r5, #2
 8010bdc:	9501      	str	r5, [sp, #4]
 8010bde:	2400      	movs	r4, #0
 8010be0:	9400      	str	r4, [sp, #0]
 8010be2:	4623      	mov	r3, r4
 8010be4:	4622      	mov	r2, r4
 8010be6:	2118      	movs	r1, #24
 8010be8:	f7fd fbff 	bl	800e3ea <dwt_xfer3xxx>
 8010bec:	6d33      	ldr	r3, [r6, #80]	; 0x50
 8010bee:	739c      	strb	r4, [r3, #14]
 8010bf0:	821d      	strh	r5, [r3, #16]
 8010bf2:	751c      	strb	r4, [r3, #20]
 8010bf4:	755c      	strb	r4, [r3, #21]
 8010bf6:	73dc      	strb	r4, [r3, #15]
 8010bf8:	b002      	add	sp, #8
 8010bfa:	bd70      	pop	{r4, r5, r6, pc}

08010bfc <dwt_ioctl>:
 8010bfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010c00:	b08d      	sub	sp, #52	; 0x34
 8010c02:	4606      	mov	r6, r0
 8010c04:	4615      	mov	r5, r2
 8010c06:	461c      	mov	r4, r3
 8010c08:	299c      	cmp	r1, #156	; 0x9c
 8010c0a:	f200 809f 	bhi.w	8010d4c <dwt_ioctl+0x150>
 8010c0e:	e8df f011 	tbh	[pc, r1, lsl #1]
 8010c12:	09b9      	.short	0x09b9
 8010c14:	00a109c4 	.word	0x00a109c4
 8010c18:	00c100a6 	.word	0x00c100a6
 8010c1c:	019d0151 	.word	0x019d0151
 8010c20:	015c0176 	.word	0x015c0176
 8010c24:	01b301ae 	.word	0x01b301ae
 8010c28:	01c501bc 	.word	0x01c501bc
 8010c2c:	01d701ce 	.word	0x01d701ce
 8010c30:	01e501e0 	.word	0x01e501e0
 8010c34:	027201ee 	.word	0x027201ee
 8010c38:	027e0278 	.word	0x027e0278
 8010c3c:	028f0289 	.word	0x028f0289
 8010c40:	029a0295 	.word	0x029a0295
 8010c44:	02a502a0 	.word	0x02a502a0
 8010c48:	02b702ae 	.word	0x02b702ae
 8010c4c:	02c902c0 	.word	0x02c902c0
 8010c50:	02f90304 	.word	0x02f90304
 8010c54:	02d202ee 	.word	0x02d202ee
 8010c58:	031e02e0 	.word	0x031e02e0
 8010c5c:	021a01f8 	.word	0x021a01f8
 8010c60:	02420239 	.word	0x02420239
 8010c64:	08ba0258 	.word	0x08ba0258
 8010c68:	031508bf 	.word	0x031508bf
 8010c6c:	032c0327 	.word	0x032c0327
 8010c70:	033c0336 	.word	0x033c0336
 8010c74:	03520347 	.word	0x03520347
 8010c78:	0386035b 	.word	0x0386035b
 8010c7c:	03a9039d 	.word	0x03a9039d
 8010c80:	03b5030a 	.word	0x03b5030a
 8010c84:	03d203bf 	.word	0x03d203bf
 8010c88:	040b03f9 	.word	0x040b03f9
 8010c8c:	0457044d 	.word	0x0457044d
 8010c90:	048c047d 	.word	0x048c047d
 8010c94:	049504a7 	.word	0x049504a7
 8010c98:	04f704b1 	.word	0x04f704b1
 8010c9c:	052f050f 	.word	0x052f050f
 8010ca0:	05580544 	.word	0x05580544
 8010ca4:	057d0561 	.word	0x057d0561
 8010ca8:	0692056a 	.word	0x0692056a
 8010cac:	071106c1 	.word	0x071106c1
 8010cb0:	07220717 	.word	0x07220717
 8010cb4:	075b073b 	.word	0x075b073b
 8010cb8:	078f0765 	.word	0x078f0765
 8010cbc:	07c607bd 	.word	0x07c607bd
 8010cc0:	07d507cc 	.word	0x07d507cc
 8010cc4:	07ef07e2 	.word	0x07ef07e2
 8010cc8:	080207f9 	.word	0x080207f9
 8010ccc:	0816080b 	.word	0x0816080b
 8010cd0:	08270821 	.word	0x08270821
 8010cd4:	0855084a 	.word	0x0855084a
 8010cd8:	086b0860 	.word	0x086b0860
 8010cdc:	0898088d 	.word	0x0898088d
 8010ce0:	08c508b1 	.word	0x08c508b1
 8010ce4:	0959094f 	.word	0x0959094f
 8010ce8:	09cc0964 	.word	0x09cc0964
 8010cec:	09ae096e 	.word	0x09ae096e
 8010cf0:	090306b3 	.word	0x090306b3
 8010cf4:	0a3a0924 	.word	0x0a3a0924
 8010cf8:	09d90a2f 	.word	0x09d90a2f
 8010cfc:	09ef09e4 	.word	0x09ef09e4
 8010d00:	0a0509fa 	.word	0x0a0509fa
 8010d04:	0a1b0a10 	.word	0x0a1b0a10
 8010d08:	0c320a24 	.word	0x0c320a24
 8010d0c:	0ca30c69 	.word	0x0ca30c69
 8010d10:	0e2d0cc5 	.word	0x0e2d0cc5
 8010d14:	0a4a0e41 	.word	0x0a4a0e41
 8010d18:	0b890b57 	.word	0x0b890b57
 8010d1c:	0b970b93 	.word	0x0b970b93
 8010d20:	0ba50b9b 	.word	0x0ba50b9b
 8010d24:	0bc10bb7 	.word	0x0bc10bb7
 8010d28:	0be80bd4 	.word	0x0be80bd4
 8010d2c:	0cdb0c22 	.word	0x0cdb0c22
 8010d30:	0cfd0ce5 	.word	0x0cfd0ce5
 8010d34:	0d2d0d18 	.word	0x0d2d0d18
 8010d38:	0d890d4d 	.word	0x0d890d4d
 8010d3c:	0db70da1 	.word	0x0db70da1
 8010d40:	0efc0dc7 	.word	0x0efc0dc7
 8010d44:	0dec0df6 	.word	0x0dec0df6
 8010d48:	0e000e08 	.word	0x0e000e08
 8010d4c:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8010d50:	f001 be5c 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8010d54:	f7fd fb28 	bl	800e3a8 <ull_wakeup_ic>
 8010d58:	2500      	movs	r5, #0
 8010d5a:	f001 be57 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8010d5e:	2202      	movs	r2, #2
 8010d60:	49c0      	ldr	r1, [pc, #768]	; (8011064 <dwt_ioctl+0x468>)
 8010d62:	f7fd fc1f 	bl	800e5a4 <dwt_read8bitoffsetreg>
 8010d66:	2803      	cmp	r0, #3
 8010d68:	d802      	bhi.n	8010d70 <dwt_ioctl+0x174>
 8010d6a:	2500      	movs	r5, #0
 8010d6c:	f001 be4e 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8010d70:	f7f0 fd00 	bl	8001774 <decamutexon>
 8010d74:	4604      	mov	r4, r0
 8010d76:	2302      	movs	r3, #2
 8010d78:	9301      	str	r3, [sp, #4]
 8010d7a:	2500      	movs	r5, #0
 8010d7c:	9500      	str	r5, [sp, #0]
 8010d7e:	462b      	mov	r3, r5
 8010d80:	462a      	mov	r2, r5
 8010d82:	4629      	mov	r1, r5
 8010d84:	4630      	mov	r0, r6
 8010d86:	f7fd fb30 	bl	800e3ea <dwt_xfer3xxx>
 8010d8a:	4620      	mov	r0, r4
 8010d8c:	f7f0 fd03 	bl	8001796 <decamutexoff>
 8010d90:	f001 be3c 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8010d94:	2c00      	cmp	r4, #0
 8010d96:	f001 863d 	beq.w	8012a14 <dwt_ioctl+0x1e18>
 8010d9a:	7824      	ldrb	r4, [r4, #0]
 8010d9c:	f014 0f1d 	tst.w	r4, #29
 8010da0:	d063      	beq.n	8010e6a <dwt_ioctl+0x26e>
 8010da2:	f014 0f01 	tst.w	r4, #1
 8010da6:	d025      	beq.n	8010df4 <dwt_ioctl+0x1f8>
 8010da8:	f014 0f02 	tst.w	r4, #2
 8010dac:	f04f 0302 	mov.w	r3, #2
 8010db0:	9301      	str	r3, [sp, #4]
 8010db2:	f04f 0200 	mov.w	r2, #0
 8010db6:	9200      	str	r2, [sp, #0]
 8010db8:	4613      	mov	r3, r2
 8010dba:	bf14      	ite	ne
 8010dbc:	210d      	movne	r1, #13
 8010dbe:	2103      	moveq	r1, #3
 8010dc0:	f7fd fb13 	bl	800e3ea <dwt_xfer3xxx>
 8010dc4:	2203      	movs	r2, #3
 8010dc6:	2144      	movs	r1, #68	; 0x44
 8010dc8:	4630      	mov	r0, r6
 8010dca:	f7fd fbeb 	bl	800e5a4 <dwt_read8bitoffsetreg>
 8010dce:	f010 0f08 	tst.w	r0, #8
 8010dd2:	bf08      	it	eq
 8010dd4:	2500      	moveq	r5, #0
 8010dd6:	f001 8619 	beq.w	8012a0c <dwt_ioctl+0x1e10>
 8010dda:	2302      	movs	r3, #2
 8010ddc:	9301      	str	r3, [sp, #4]
 8010dde:	2100      	movs	r1, #0
 8010de0:	9100      	str	r1, [sp, #0]
 8010de2:	460b      	mov	r3, r1
 8010de4:	460a      	mov	r2, r1
 8010de6:	4630      	mov	r0, r6
 8010de8:	f7fd faff 	bl	800e3ea <dwt_xfer3xxx>
 8010dec:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8010df0:	f001 be0c 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8010df4:	f014 0f08 	tst.w	r4, #8
 8010df8:	d111      	bne.n	8010e1e <dwt_ioctl+0x222>
 8010dfa:	f014 0f10 	tst.w	r4, #16
 8010dfe:	d121      	bne.n	8010e44 <dwt_ioctl+0x248>
 8010e00:	f014 0f02 	tst.w	r4, #2
 8010e04:	f04f 0302 	mov.w	r3, #2
 8010e08:	9301      	str	r3, [sp, #4]
 8010e0a:	f04f 0200 	mov.w	r2, #0
 8010e0e:	9200      	str	r2, [sp, #0]
 8010e10:	4613      	mov	r3, r2
 8010e12:	bf14      	ite	ne
 8010e14:	2110      	movne	r1, #16
 8010e16:	2109      	moveq	r1, #9
 8010e18:	f7fd fae7 	bl	800e3ea <dwt_xfer3xxx>
 8010e1c:	e7d2      	b.n	8010dc4 <dwt_ioctl+0x1c8>
 8010e1e:	2100      	movs	r1, #0
 8010e20:	f7fe f85f 	bl	800eee2 <_dwt_adjust_delaytime>
 8010e24:	f014 0f02 	tst.w	r4, #2
 8010e28:	f04f 0302 	mov.w	r3, #2
 8010e2c:	9301      	str	r3, [sp, #4]
 8010e2e:	f04f 0200 	mov.w	r2, #0
 8010e32:	9200      	str	r2, [sp, #0]
 8010e34:	4613      	mov	r3, r2
 8010e36:	bf14      	ite	ne
 8010e38:	210f      	movne	r1, #15
 8010e3a:	2107      	moveq	r1, #7
 8010e3c:	4630      	mov	r0, r6
 8010e3e:	f7fd fad4 	bl	800e3ea <dwt_xfer3xxx>
 8010e42:	e7bf      	b.n	8010dc4 <dwt_ioctl+0x1c8>
 8010e44:	2101      	movs	r1, #1
 8010e46:	f7fe f84c 	bl	800eee2 <_dwt_adjust_delaytime>
 8010e4a:	f014 0f02 	tst.w	r4, #2
 8010e4e:	f04f 0302 	mov.w	r3, #2
 8010e52:	9301      	str	r3, [sp, #4]
 8010e54:	f04f 0200 	mov.w	r2, #0
 8010e58:	9200      	str	r2, [sp, #0]
 8010e5a:	4613      	mov	r3, r2
 8010e5c:	bf14      	ite	ne
 8010e5e:	210e      	movne	r1, #14
 8010e60:	2105      	moveq	r1, #5
 8010e62:	4630      	mov	r0, r6
 8010e64:	f7fd fac1 	bl	800e3ea <dwt_xfer3xxx>
 8010e68:	e7ac      	b.n	8010dc4 <dwt_ioctl+0x1c8>
 8010e6a:	f014 0f20 	tst.w	r4, #32
 8010e6e:	d010      	beq.n	8010e92 <dwt_ioctl+0x296>
 8010e70:	f014 0f02 	tst.w	r4, #2
 8010e74:	f04f 0302 	mov.w	r3, #2
 8010e78:	9301      	str	r3, [sp, #4]
 8010e7a:	f04f 0500 	mov.w	r5, #0
 8010e7e:	9500      	str	r5, [sp, #0]
 8010e80:	462b      	mov	r3, r5
 8010e82:	462a      	mov	r2, r5
 8010e84:	bf14      	ite	ne
 8010e86:	2111      	movne	r1, #17
 8010e88:	210b      	moveq	r1, #11
 8010e8a:	f7fd faae 	bl	800e3ea <dwt_xfer3xxx>
 8010e8e:	f001 bdbd 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8010e92:	f014 0f02 	tst.w	r4, #2
 8010e96:	f04f 0302 	mov.w	r3, #2
 8010e9a:	9301      	str	r3, [sp, #4]
 8010e9c:	f04f 0500 	mov.w	r5, #0
 8010ea0:	9500      	str	r5, [sp, #0]
 8010ea2:	462b      	mov	r3, r5
 8010ea4:	462a      	mov	r2, r5
 8010ea6:	bf14      	ite	ne
 8010ea8:	210c      	movne	r1, #12
 8010eaa:	2101      	moveq	r1, #1
 8010eac:	f7fd fa9d 	bl	800e3ea <dwt_xfer3xxx>
 8010eb0:	f001 bdac 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8010eb4:	2c00      	cmp	r4, #0
 8010eb6:	f001 85af 	beq.w	8012a18 <dwt_ioctl+0x1e1c>
 8010eba:	6823      	ldr	r3, [r4, #0]
 8010ebc:	2200      	movs	r2, #0
 8010ebe:	2128      	movs	r1, #40	; 0x28
 8010ec0:	f7fd fffa 	bl	800eeb8 <dwt_write32bitoffsetreg>
 8010ec4:	2500      	movs	r5, #0
 8010ec6:	f001 bda1 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8010eca:	6823      	ldr	r3, [r4, #0]
 8010ecc:	2200      	movs	r2, #0
 8010ece:	4966      	ldr	r1, [pc, #408]	; (8011068 <dwt_ioctl+0x46c>)
 8010ed0:	f7fd fff2 	bl	800eeb8 <dwt_write32bitoffsetreg>
 8010ed4:	6863      	ldr	r3, [r4, #4]
 8010ed6:	2200      	movs	r2, #0
 8010ed8:	4964      	ldr	r1, [pc, #400]	; (801106c <dwt_ioctl+0x470>)
 8010eda:	4630      	mov	r0, r6
 8010edc:	f7fd ffec 	bl	800eeb8 <dwt_write32bitoffsetreg>
 8010ee0:	68a3      	ldr	r3, [r4, #8]
 8010ee2:	2200      	movs	r2, #0
 8010ee4:	4962      	ldr	r1, [pc, #392]	; (8011070 <dwt_ioctl+0x474>)
 8010ee6:	4630      	mov	r0, r6
 8010ee8:	f7fd ffe6 	bl	800eeb8 <dwt_write32bitoffsetreg>
 8010eec:	68e3      	ldr	r3, [r4, #12]
 8010eee:	2200      	movs	r2, #0
 8010ef0:	4960      	ldr	r1, [pc, #384]	; (8011074 <dwt_ioctl+0x478>)
 8010ef2:	4630      	mov	r0, r6
 8010ef4:	f7fd ffe0 	bl	800eeb8 <dwt_write32bitoffsetreg>
 8010ef8:	2500      	movs	r5, #0
 8010efa:	f001 bd87 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8010efe:	2c00      	cmp	r4, #0
 8010f00:	f001 858c 	beq.w	8012a1c <dwt_ioctl+0x1e20>
 8010f04:	8823      	ldrh	r3, [r4, #0]
 8010f06:	6865      	ldr	r5, [r4, #4]
 8010f08:	2d03      	cmp	r5, #3
 8010f0a:	f201 8589 	bhi.w	8012a20 <dwt_ioctl+0x1e24>
 8010f0e:	e8df f005 	tbb	[pc, r5]
 8010f12:	0802      	.short	0x0802
 8010f14:	160f      	.short	0x160f
 8010f16:	2200      	movs	r2, #0
 8010f18:	4957      	ldr	r1, [pc, #348]	; (8011078 <dwt_ioctl+0x47c>)
 8010f1a:	f7fd ff62 	bl	800ede2 <dwt_write16bitoffsetreg>
 8010f1e:	f001 bd75 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8010f22:	2202      	movs	r2, #2
 8010f24:	4954      	ldr	r1, [pc, #336]	; (8011078 <dwt_ioctl+0x47c>)
 8010f26:	f7fd ff5c 	bl	800ede2 <dwt_write16bitoffsetreg>
 8010f2a:	2500      	movs	r5, #0
 8010f2c:	f001 bd6e 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8010f30:	2200      	movs	r2, #0
 8010f32:	4952      	ldr	r1, [pc, #328]	; (801107c <dwt_ioctl+0x480>)
 8010f34:	f7fd ff55 	bl	800ede2 <dwt_write16bitoffsetreg>
 8010f38:	2500      	movs	r5, #0
 8010f3a:	f001 bd67 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8010f3e:	2202      	movs	r2, #2
 8010f40:	494e      	ldr	r1, [pc, #312]	; (801107c <dwt_ioctl+0x480>)
 8010f42:	f7fd ff4e 	bl	800ede2 <dwt_write16bitoffsetreg>
 8010f46:	2500      	movs	r5, #0
 8010f48:	f001 bd60 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8010f4c:	2c00      	cmp	r4, #0
 8010f4e:	f001 8569 	beq.w	8012a24 <dwt_ioctl+0x1e28>
 8010f52:	7823      	ldrb	r3, [r4, #0]
 8010f54:	005b      	lsls	r3, r3, #1
 8010f56:	f003 0306 	and.w	r3, r3, #6
 8010f5a:	9300      	str	r3, [sp, #0]
 8010f5c:	f06f 0306 	mvn.w	r3, #6
 8010f60:	2200      	movs	r2, #0
 8010f62:	4947      	ldr	r1, [pc, #284]	; (8011080 <dwt_ioctl+0x484>)
 8010f64:	f7fe fcae 	bl	800f8c4 <dwt_modify32bitoffsetreg>
 8010f68:	2500      	movs	r5, #0
 8010f6a:	f001 bd4f 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8010f6e:	f7fe fccd 	bl	800f90c <ull_enablegpioclocks>
 8010f72:	2500      	movs	r5, #0
 8010f74:	f001 bd4a 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8010f78:	2c00      	cmp	r4, #0
 8010f7a:	f001 8555 	beq.w	8012a28 <dwt_ioctl+0x1e2c>
 8010f7e:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8010f80:	7b1b      	ldrb	r3, [r3, #12]
 8010f82:	7023      	strb	r3, [r4, #0]
 8010f84:	2500      	movs	r5, #0
 8010f86:	f001 bd41 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8010f8a:	2c00      	cmp	r4, #0
 8010f8c:	f001 854e 	beq.w	8012a2c <dwt_ioctl+0x1e30>
 8010f90:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8010f92:	7a5b      	ldrb	r3, [r3, #9]
 8010f94:	7023      	strb	r3, [r4, #0]
 8010f96:	2500      	movs	r5, #0
 8010f98:	f001 bd38 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8010f9c:	2c00      	cmp	r4, #0
 8010f9e:	f001 8547 	beq.w	8012a30 <dwt_ioctl+0x1e34>
 8010fa2:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8010fa4:	7a9b      	ldrb	r3, [r3, #10]
 8010fa6:	7023      	strb	r3, [r4, #0]
 8010fa8:	2500      	movs	r5, #0
 8010faa:	f001 bd2f 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8010fae:	2c00      	cmp	r4, #0
 8010fb0:	f001 8540 	beq.w	8012a34 <dwt_ioctl+0x1e38>
 8010fb4:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8010fb6:	681b      	ldr	r3, [r3, #0]
 8010fb8:	6023      	str	r3, [r4, #0]
 8010fba:	2500      	movs	r5, #0
 8010fbc:	f001 bd26 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8010fc0:	2c00      	cmp	r4, #0
 8010fc2:	f001 8539 	beq.w	8012a38 <dwt_ioctl+0x1e3c>
 8010fc6:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8010fc8:	685b      	ldr	r3, [r3, #4]
 8010fca:	6023      	str	r3, [r4, #0]
 8010fcc:	2500      	movs	r5, #0
 8010fce:	f001 bd1d 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8010fd2:	f7fe fae1 	bl	800f598 <ull_signal_rx_buff_free>
 8010fd6:	2500      	movs	r5, #0
 8010fd8:	f001 bd18 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8010fdc:	2c00      	cmp	r4, #0
 8010fde:	f001 852d 	beq.w	8012a3c <dwt_ioctl+0x1e40>
 8010fe2:	6821      	ldr	r1, [r4, #0]
 8010fe4:	f7fd ffa3 	bl	800ef2e <ull_setrxaftertxdelay>
 8010fe8:	2500      	movs	r5, #0
 8010fea:	f001 bd0f 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8010fee:	2c00      	cmp	r4, #0
 8010ff0:	f001 8526 	beq.w	8012a40 <dwt_ioctl+0x1e44>
 8010ff4:	6862      	ldr	r2, [r4, #4]
 8010ff6:	7821      	ldrb	r1, [r4, #0]
 8010ff8:	f7fe fde8 	bl	800fbcc <ull_enablespicrccheck>
 8010ffc:	2500      	movs	r5, #0
 8010ffe:	f001 bd05 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011002:	2c00      	cmp	r4, #0
 8011004:	f001 851e 	beq.w	8012a44 <dwt_ioctl+0x1e48>
 8011008:	6865      	ldr	r5, [r4, #4]
 801100a:	7823      	ldrb	r3, [r4, #0]
 801100c:	2203      	movs	r2, #3
 801100e:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 8011012:	f7fe f935 	bl	800f280 <dwt_write8bitoffsetreg>
 8011016:	b94d      	cbnz	r5, 801102c <dwt_ioctl+0x430>
 8011018:	2200      	movs	r2, #0
 801101a:	9200      	str	r2, [sp, #0]
 801101c:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
 8011020:	2110      	movs	r1, #16
 8011022:	4630      	mov	r0, r6
 8011024:	f7ff f94e 	bl	80102c4 <dwt_modify16bitoffsetreg>
 8011028:	f001 bcf0 	b.w	8012a0c <dwt_ioctl+0x1e10>
 801102c:	f44f 2381 	mov.w	r3, #264192	; 0x40800
 8011030:	9300      	str	r3, [sp, #0]
 8011032:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8011036:	2200      	movs	r2, #0
 8011038:	2110      	movs	r1, #16
 801103a:	4630      	mov	r0, r6
 801103c:	f7fe fc42 	bl	800f8c4 <dwt_modify32bitoffsetreg>
 8011040:	2500      	movs	r5, #0
 8011042:	f001 bce3 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011046:	2200      	movs	r2, #0
 8011048:	4611      	mov	r1, r2
 801104a:	f7fd fa56 	bl	800e4fa <dwt_read32bitoffsetreg>
 801104e:	68b2      	ldr	r2, [r6, #8]
 8011050:	6813      	ldr	r3, [r2, #0]
 8011052:	4043      	eors	r3, r0
 8011054:	6852      	ldr	r2, [r2, #4]
 8011056:	4213      	tst	r3, r2
 8011058:	bf14      	ite	ne
 801105a:	f04f 35ff 	movne.w	r5, #4294967295	; 0xffffffff
 801105e:	2500      	moveq	r5, #0
 8011060:	f001 bcd4 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011064:	000f0030 	.word	0x000f0030
 8011068:	00010054 	.word	0x00010054
 801106c:	00010058 	.word	0x00010058
 8011070:	0001005c 	.word	0x0001005c
 8011074:	00010060 	.word	0x00010060
 8011078:	0001000c 	.word	0x0001000c
 801107c:	00010010 	.word	0x00010010
 8011080:	00010008 	.word	0x00010008
 8011084:	2c00      	cmp	r4, #0
 8011086:	f001 84df 	beq.w	8012a48 <dwt_ioctl+0x1e4c>
 801108a:	7821      	ldrb	r1, [r4, #0]
 801108c:	f7fe fdba 	bl	800fc04 <ull_configciadiag>
 8011090:	2500      	movs	r5, #0
 8011092:	f001 bcbb 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011096:	b942      	cbnz	r2, 80110aa <dwt_ioctl+0x4ae>
 8011098:	2200      	movs	r2, #0
 801109a:	9200      	str	r2, [sp, #0]
 801109c:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
 80110a0:	49d2      	ldr	r1, [pc, #840]	; (80113ec <dwt_ioctl+0x7f0>)
 80110a2:	f7ff f90f 	bl	80102c4 <dwt_modify16bitoffsetreg>
 80110a6:	f001 bcb1 	b.w	8012a0c <dwt_ioctl+0x1e10>
 80110aa:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80110ae:	9300      	str	r3, [sp, #0]
 80110b0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80110b4:	2200      	movs	r2, #0
 80110b6:	49cd      	ldr	r1, [pc, #820]	; (80113ec <dwt_ioctl+0x7f0>)
 80110b8:	f7ff f904 	bl	80102c4 <dwt_modify16bitoffsetreg>
 80110bc:	2500      	movs	r5, #0
 80110be:	f001 bca5 	b.w	8012a0c <dwt_ioctl+0x1e10>
 80110c2:	f002 0201 	and.w	r2, r2, #1
 80110c6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80110ca:	f24f 71ff 	movw	r1, #63487	; 0xf7ff
 80110ce:	2a00      	cmp	r2, #0
 80110d0:	bf08      	it	eq
 80110d2:	460b      	moveq	r3, r1
 80110d4:	02d2      	lsls	r2, r2, #11
 80110d6:	f015 0f02 	tst.w	r5, #2
 80110da:	bf12      	itee	ne
 80110dc:	f442 5280 	orrne.w	r2, r2, #4096	; 0x1000
 80110e0:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80110e4:	b29b      	uxtheq	r3, r3
 80110e6:	9200      	str	r2, [sp, #0]
 80110e8:	2200      	movs	r2, #0
 80110ea:	49c0      	ldr	r1, [pc, #768]	; (80113ec <dwt_ioctl+0x7f0>)
 80110ec:	f7ff f8ea 	bl	80102c4 <dwt_modify16bitoffsetreg>
 80110f0:	2500      	movs	r5, #0
 80110f2:	f001 bc8b 	b.w	8012a0c <dwt_ioctl+0x1e10>
 80110f6:	4611      	mov	r1, r2
 80110f8:	f7fd ff2e 	bl	800ef58 <ull_setfinegraintxseq>
 80110fc:	2500      	movs	r5, #0
 80110fe:	f001 bc85 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011102:	4611      	mov	r1, r2
 8011104:	f7fd ff3c 	bl	800ef80 <ull_setlnapamode>
 8011108:	2500      	movs	r5, #0
 801110a:	f001 bc7f 	b.w	8012a0c <dwt_ioctl+0x1e10>
 801110e:	2c00      	cmp	r4, #0
 8011110:	f001 849c 	beq.w	8012a4c <dwt_ioctl+0x1e50>
 8011114:	2200      	movs	r2, #0
 8011116:	49b6      	ldr	r1, [pc, #728]	; (80113f0 <dwt_ioctl+0x7f4>)
 8011118:	f7fd fa44 	bl	800e5a4 <dwt_read8bitoffsetreg>
 801111c:	7020      	strb	r0, [r4, #0]
 801111e:	2500      	movs	r5, #0
 8011120:	f001 bc74 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011124:	4621      	mov	r1, r4
 8011126:	f7fd ff4b 	bl	800efc0 <ull_configurestskey>
 801112a:	2500      	movs	r5, #0
 801112c:	f001 bc6e 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011130:	4621      	mov	r1, r4
 8011132:	f7fd ff69 	bl	800f008 <ull_configurestsiv>
 8011136:	2500      	movs	r5, #0
 8011138:	f001 bc68 	b.w	8012a0c <dwt_ioctl+0x1e10>
 801113c:	f7fe fd98 	bl	800fc70 <ull_configurestsloadiv>
 8011140:	2500      	movs	r5, #0
 8011142:	f001 bc63 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011146:	4611      	mov	r1, r2
 8011148:	f7fd ff82 	bl	800f050 <ull_configmrxlut>
 801114c:	2500      	movs	r5, #0
 801114e:	f001 bc5d 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011152:	f7fe feb3 	bl	800febc <ull_restoreconfig>
 8011156:	2500      	movs	r5, #0
 8011158:	f001 bc58 	b.w	8012a0c <dwt_ioctl+0x1e10>
 801115c:	2c00      	cmp	r4, #0
 801115e:	f001 8477 	beq.w	8012a50 <dwt_ioctl+0x1e54>
 8011162:	7821      	ldrb	r1, [r4, #0]
 8011164:	f7ff f8c8 	bl	80102f8 <ull_configurestsmode>
 8011168:	2500      	movs	r5, #0
 801116a:	f001 bc4f 	b.w	8012a0c <dwt_ioctl+0x1e10>
 801116e:	2c00      	cmp	r4, #0
 8011170:	f001 8470 	beq.w	8012a54 <dwt_ioctl+0x1e58>
 8011174:	8821      	ldrh	r1, [r4, #0]
 8011176:	f7fd fe44 	bl	800ee02 <ull_setrxantennadelay>
 801117a:	2500      	movs	r5, #0
 801117c:	f001 bc46 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011180:	2c00      	cmp	r4, #0
 8011182:	f001 8469 	beq.w	8012a58 <dwt_ioctl+0x1e5c>
 8011186:	f7fd f9e0 	bl	800e54a <ull_getrxantennadelay>
 801118a:	8020      	strh	r0, [r4, #0]
 801118c:	2500      	movs	r5, #0
 801118e:	f001 bc3d 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011192:	2c00      	cmp	r4, #0
 8011194:	f001 8462 	beq.w	8012a5c <dwt_ioctl+0x1e60>
 8011198:	8821      	ldrh	r1, [r4, #0]
 801119a:	f7fd fe3a 	bl	800ee12 <ull_settxantennadelay>
 801119e:	2500      	movs	r5, #0
 80111a0:	f001 bc34 	b.w	8012a0c <dwt_ioctl+0x1e10>
 80111a4:	2c00      	cmp	r4, #0
 80111a6:	f001 845b 	beq.w	8012a60 <dwt_ioctl+0x1e64>
 80111aa:	f7fd f9d5 	bl	800e558 <ull_gettxantennadelay>
 80111ae:	8020      	strh	r0, [r4, #0]
 80111b0:	2500      	movs	r5, #0
 80111b2:	f001 bc2b 	b.w	8012a0c <dwt_ioctl+0x1e10>
 80111b6:	2c00      	cmp	r4, #0
 80111b8:	f001 8454 	beq.w	8012a64 <dwt_ioctl+0x1e68>
 80111bc:	88a3      	ldrh	r3, [r4, #4]
 80111be:	88e2      	ldrh	r2, [r4, #6]
 80111c0:	6821      	ldr	r1, [r4, #0]
 80111c2:	9100      	str	r1, [sp, #0]
 80111c4:	f44f 11b0 	mov.w	r1, #1441792	; 0x160000
 80111c8:	f7fd fe00 	bl	800edcc <dwt_writetodevice>
 80111cc:	2500      	movs	r5, #0
 80111ce:	f001 bc1d 	b.w	8012a0c <dwt_ioctl+0x1e10>
 80111d2:	2c00      	cmp	r4, #0
 80111d4:	f001 8448 	beq.w	8012a68 <dwt_ioctl+0x1e6c>
 80111d8:	88a3      	ldrh	r3, [r4, #4]
 80111da:	88e2      	ldrh	r2, [r4, #6]
 80111dc:	6821      	ldr	r1, [r4, #0]
 80111de:	9100      	str	r1, [sp, #0]
 80111e0:	f44f 11b0 	mov.w	r1, #1441792	; 0x160000
 80111e4:	f7fd f97f 	bl	800e4e6 <dwt_readfromdevice>
 80111e8:	2500      	movs	r5, #0
 80111ea:	f001 bc0f 	b.w	8012a0c <dwt_ioctl+0x1e10>
 80111ee:	2c00      	cmp	r4, #0
 80111f0:	f001 843c 	beq.w	8012a6c <dwt_ioctl+0x1e70>
 80111f4:	88e3      	ldrh	r3, [r4, #6]
 80111f6:	88a2      	ldrh	r2, [r4, #4]
 80111f8:	6821      	ldr	r1, [r4, #0]
 80111fa:	f7fe f80b 	bl	800f214 <ull_readrxdata>
 80111fe:	2500      	movs	r5, #0
 8011200:	f001 bc04 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011204:	2c00      	cmp	r4, #0
 8011206:	f001 8433 	beq.w	8012a70 <dwt_ioctl+0x1e74>
 801120a:	88e3      	ldrh	r3, [r4, #6]
 801120c:	6822      	ldr	r2, [r4, #0]
 801120e:	88a1      	ldrh	r1, [r4, #4]
 8011210:	f7fe f990 	bl	800f534 <ull_writetxdata>
 8011214:	2500      	movs	r5, #0
 8011216:	f001 bbf9 	b.w	8012a0c <dwt_ioctl+0x1e10>
 801121a:	4611      	mov	r1, r2
 801121c:	f7ff fc56 	bl	8010acc <ull_rxenable>
 8011220:	2500      	movs	r5, #0
 8011222:	f001 bbf3 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011226:	2c00      	cmp	r4, #0
 8011228:	f001 8424 	beq.w	8012a74 <dwt_ioctl+0x1e78>
 801122c:	7923      	ldrb	r3, [r4, #4]
 801122e:	8862      	ldrh	r2, [r4, #2]
 8011230:	8821      	ldrh	r1, [r4, #0]
 8011232:	f7fe fc97 	bl	800fb64 <ull_writetxfctrl>
 8011236:	2500      	movs	r5, #0
 8011238:	f001 bbe8 	b.w	8012a0c <dwt_ioctl+0x1e10>
 801123c:	2c00      	cmp	r4, #0
 801123e:	f001 841b 	beq.w	8012a78 <dwt_ioctl+0x1e7c>
 8011242:	f7fd f98f 	bl	800e564 <ull_readclockoffset>
 8011246:	8020      	strh	r0, [r4, #0]
 8011248:	2500      	movs	r5, #0
 801124a:	f001 bbdf 	b.w	8012a0c <dwt_ioctl+0x1e10>
 801124e:	2c00      	cmp	r4, #0
 8011250:	f001 8414 	beq.w	8012a7c <dwt_ioctl+0x1e80>
 8011254:	f7fd f9b4 	bl	800e5c0 <ull_readcarrierintegrator>
 8011258:	6020      	str	r0, [r4, #0]
 801125a:	2500      	movs	r5, #0
 801125c:	f001 bbd6 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011260:	f7fe f866 	bl	800f330 <ull_clearaonconfig>
 8011264:	2500      	movs	r5, #0
 8011266:	f001 bbd1 	b.w	8012a0c <dwt_ioctl+0x1e10>
 801126a:	2c00      	cmp	r4, #0
 801126c:	f001 8408 	beq.w	8012a80 <dwt_ioctl+0x1e84>
 8011270:	8861      	ldrh	r1, [r4, #2]
 8011272:	f7fe fe53 	bl	800ff1c <ull_calcbandwidthadj>
 8011276:	7020      	strb	r0, [r4, #0]
 8011278:	2500      	movs	r5, #0
 801127a:	f001 bbc7 	b.w	8012a0c <dwt_ioctl+0x1e10>
 801127e:	4621      	mov	r1, r4
 8011280:	f7fd f9be 	bl	800e600 <ull_readdiagnostics>
 8011284:	2500      	movs	r5, #0
 8011286:	f001 bbc1 	b.w	8012a0c <dwt_ioctl+0x1e10>
 801128a:	2c00      	cmp	r4, #0
 801128c:	f001 83fa 	beq.w	8012a84 <dwt_ioctl+0x1e88>
 8011290:	2201      	movs	r2, #1
 8011292:	2170      	movs	r1, #112	; 0x70
 8011294:	f7fd f931 	bl	800e4fa <dwt_read32bitoffsetreg>
 8011298:	6020      	str	r0, [r4, #0]
 801129a:	2500      	movs	r5, #0
 801129c:	f001 bbb6 	b.w	8012a0c <dwt_ioctl+0x1e10>
 80112a0:	2c00      	cmp	r4, #0
 80112a2:	f001 83f1 	beq.w	8012a88 <dwt_ioctl+0x1e8c>
 80112a6:	2200      	movs	r2, #0
 80112a8:	2170      	movs	r1, #112	; 0x70
 80112aa:	f7fd f926 	bl	800e4fa <dwt_read32bitoffsetreg>
 80112ae:	6020      	str	r0, [r4, #0]
 80112b0:	2500      	movs	r5, #0
 80112b2:	f001 bbab 	b.w	8012a0c <dwt_ioctl+0x1e10>
 80112b6:	9400      	str	r4, [sp, #0]
 80112b8:	2305      	movs	r3, #5
 80112ba:	2200      	movs	r2, #0
 80112bc:	2170      	movs	r1, #112	; 0x70
 80112be:	f7fd f912 	bl	800e4e6 <dwt_readfromdevice>
 80112c2:	2500      	movs	r5, #0
 80112c4:	f001 bba2 	b.w	8012a0c <dwt_ioctl+0x1e10>
 80112c8:	2c00      	cmp	r4, #0
 80112ca:	f001 83df 	beq.w	8012a8c <dwt_ioctl+0x1e90>
 80112ce:	6d03      	ldr	r3, [r0, #80]	; 0x50
 80112d0:	7b9b      	ldrb	r3, [r3, #14]
 80112d2:	2b01      	cmp	r3, #1
 80112d4:	d015      	beq.n	8011302 <dwt_ioctl+0x706>
 80112d6:	2b03      	cmp	r3, #3
 80112d8:	d11a      	bne.n	8011310 <dwt_ioctl+0x714>
 80112da:	2216      	movs	r2, #22
 80112dc:	f44f 11f0 	mov.w	r1, #1966080	; 0x1e0000
 80112e0:	f7fd f921 	bl	800e526 <dwt_read16bitoffsetreg>
 80112e4:	f3c0 000d 	ubfx	r0, r0, #0, #14
 80112e8:	b283      	uxth	r3, r0
 80112ea:	f413 5f00 	tst.w	r3, #8192	; 0x2000
 80112ee:	d004      	beq.n	80112fa <dwt_ioctl+0x6fe>
 80112f0:	ea6f 4383 	mvn.w	r3, r3, lsl #18
 80112f4:	ea6f 4393 	mvn.w	r3, r3, lsr #18
 80112f8:	b218      	sxth	r0, r3
 80112fa:	8020      	strh	r0, [r4, #0]
 80112fc:	2500      	movs	r5, #0
 80112fe:	f001 bb85 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011302:	2202      	movs	r2, #2
 8011304:	493b      	ldr	r1, [pc, #236]	; (80113f4 <dwt_ioctl+0x7f8>)
 8011306:	f7fd f90e 	bl	800e526 <dwt_read16bitoffsetreg>
 801130a:	f3c0 000d 	ubfx	r0, r0, #0, #14
 801130e:	e7eb      	b.n	80112e8 <dwt_ioctl+0x6ec>
 8011310:	2202      	movs	r2, #2
 8011312:	4939      	ldr	r1, [pc, #228]	; (80113f8 <dwt_ioctl+0x7fc>)
 8011314:	f7fd f907 	bl	800e526 <dwt_read16bitoffsetreg>
 8011318:	f3c0 000d 	ubfx	r0, r0, #0, #14
 801131c:	e7e4      	b.n	80112e8 <dwt_ioctl+0x6ec>
 801131e:	9400      	str	r4, [sp, #0]
 8011320:	2306      	movs	r3, #6
 8011322:	2200      	movs	r2, #0
 8011324:	4935      	ldr	r1, [pc, #212]	; (80113fc <dwt_ioctl+0x800>)
 8011326:	f7fd f8de 	bl	800e4e6 <dwt_readfromdevice>
 801132a:	f994 3001 	ldrsb.w	r3, [r4, #1]
 801132e:	2b00      	cmp	r3, #0
 8011330:	db06      	blt.n	8011340 <dwt_ioctl+0x744>
 8011332:	7963      	ldrb	r3, [r4, #5]
 8011334:	f003 0301 	and.w	r3, r3, #1
 8011338:	7163      	strb	r3, [r4, #5]
 801133a:	2500      	movs	r5, #0
 801133c:	f001 bb66 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011340:	23ff      	movs	r3, #255	; 0xff
 8011342:	70a3      	strb	r3, [r4, #2]
 8011344:	70e3      	strb	r3, [r4, #3]
 8011346:	7123      	strb	r3, [r4, #4]
 8011348:	7163      	strb	r3, [r4, #5]
 801134a:	e7f2      	b.n	8011332 <dwt_ioctl+0x736>
 801134c:	2c00      	cmp	r4, #0
 801134e:	f001 839f 	beq.w	8012a90 <dwt_ioctl+0x1e94>
 8011352:	2201      	movs	r2, #1
 8011354:	f04f 1108 	mov.w	r1, #524296	; 0x80008
 8011358:	f7fd f924 	bl	800e5a4 <dwt_read8bitoffsetreg>
 801135c:	7020      	strb	r0, [r4, #0]
 801135e:	2500      	movs	r5, #0
 8011360:	f001 bb54 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011364:	2c00      	cmp	r4, #0
 8011366:	f001 8395 	beq.w	8012a94 <dwt_ioctl+0x1e98>
 801136a:	2200      	movs	r2, #0
 801136c:	f04f 1108 	mov.w	r1, #524296	; 0x80008
 8011370:	f7fd f918 	bl	800e5a4 <dwt_read8bitoffsetreg>
 8011374:	7020      	strb	r0, [r4, #0]
 8011376:	2500      	movs	r5, #0
 8011378:	f001 bb48 	b.w	8012a0c <dwt_ioctl+0x1e10>
 801137c:	2c00      	cmp	r4, #0
 801137e:	f001 838b 	beq.w	8012a98 <dwt_ioctl+0x1e9c>
 8011382:	88a2      	ldrh	r2, [r4, #4]
 8011384:	6821      	ldr	r1, [r4, #0]
 8011386:	f7fe fb17 	bl	800f9b8 <_dwt_otpprogword32>
 801138a:	2500      	movs	r5, #0
 801138c:	f001 bb3e 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011390:	2c00      	cmp	r4, #0
 8011392:	f001 8383 	beq.w	8012a9c <dwt_ioctl+0x1ea0>
 8011396:	6825      	ldr	r5, [r4, #0]
 8011398:	88a4      	ldrh	r4, [r4, #4]
 801139a:	4622      	mov	r2, r4
 801139c:	4629      	mov	r1, r5
 801139e:	f7fe fb0b 	bl	800f9b8 <_dwt_otpprogword32>
 80113a2:	4621      	mov	r1, r4
 80113a4:	4630      	mov	r0, r6
 80113a6:	f7fd fd65 	bl	800ee74 <_dwt_otpread>
 80113aa:	1a2d      	subs	r5, r5, r0
 80113ac:	bf18      	it	ne
 80113ae:	f04f 35ff 	movne.w	r5, #4294967295	; 0xffffffff
 80113b2:	f001 bb2b 	b.w	8012a0c <dwt_ioctl+0x1e10>
 80113b6:	2a02      	cmp	r2, #2
 80113b8:	d00f      	beq.n	80113da <dwt_ioctl+0x7de>
 80113ba:	4c11      	ldr	r4, [pc, #68]	; (8011400 <dwt_ioctl+0x804>)
 80113bc:	2300      	movs	r3, #0
 80113be:	461a      	mov	r2, r3
 80113c0:	4621      	mov	r1, r4
 80113c2:	4630      	mov	r0, r6
 80113c4:	f7fd ff5c 	bl	800f280 <dwt_write8bitoffsetreg>
 80113c8:	2302      	movs	r3, #2
 80113ca:	2200      	movs	r2, #0
 80113cc:	4621      	mov	r1, r4
 80113ce:	4630      	mov	r0, r6
 80113d0:	f7fd ff56 	bl	800f280 <dwt_write8bitoffsetreg>
 80113d4:	2500      	movs	r5, #0
 80113d6:	f001 bb19 	b.w	8012a0c <dwt_ioctl+0x1e10>
 80113da:	2300      	movs	r3, #0
 80113dc:	9300      	str	r3, [sp, #0]
 80113de:	23fe      	movs	r3, #254	; 0xfe
 80113e0:	2201      	movs	r2, #1
 80113e2:	4902      	ldr	r1, [pc, #8]	; (80113ec <dwt_ioctl+0x7f0>)
 80113e4:	f7fe fbde 	bl	800fba4 <dwt_modify8bitoffsetreg>
 80113e8:	e7e7      	b.n	80113ba <dwt_ioctl+0x7be>
 80113ea:	bf00      	nop
 80113ec:	00110008 	.word	0x00110008
 80113f0:	0007001c 	.word	0x0007001c
 80113f4:	00180014 	.word	0x00180014
 80113f8:	000c001c 	.word	0x000c001c
 80113fc:	000c0018 	.word	0x000c0018
 8011400:	000a0004 	.word	0x000a0004
 8011404:	2c00      	cmp	r4, #0
 8011406:	f001 834b 	beq.w	8012aa0 <dwt_ioctl+0x1ea4>
 801140a:	8824      	ldrh	r4, [r4, #0]
 801140c:	b2e2      	uxtb	r2, r4
 801140e:	f44f 7181 	mov.w	r1, #258	; 0x102
 8011412:	f7fd ffe1 	bl	800f3d8 <ull_aon_write>
 8011416:	0a22      	lsrs	r2, r4, #8
 8011418:	f240 1103 	movw	r1, #259	; 0x103
 801141c:	4630      	mov	r0, r6
 801141e:	f7fd ffdb 	bl	800f3d8 <ull_aon_write>
 8011422:	2500      	movs	r5, #0
 8011424:	f001 baf2 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011428:	2c00      	cmp	r4, #0
 801142a:	f001 833b 	beq.w	8012aa4 <dwt_ioctl+0x1ea8>
 801142e:	f8df 8370 	ldr.w	r8, [pc, #880]	; 80117a0 <dwt_ioctl+0xba4>
 8011432:	2310      	movs	r3, #16
 8011434:	9300      	str	r3, [sp, #0]
 8011436:	23ff      	movs	r3, #255	; 0xff
 8011438:	2200      	movs	r2, #0
 801143a:	4641      	mov	r1, r8
 801143c:	f7fe fbb2 	bl	800fba4 <dwt_modify8bitoffsetreg>
 8011440:	f44f 7182 	mov.w	r1, #260	; 0x104
 8011444:	4630      	mov	r0, r6
 8011446:	f7fd ffa7 	bl	800f398 <ull_aon_read>
 801144a:	f000 05e0 	and.w	r5, r0, #224	; 0xe0
 801144e:	462a      	mov	r2, r5
 8011450:	f44f 7182 	mov.w	r1, #260	; 0x104
 8011454:	4630      	mov	r0, r6
 8011456:	f7fd ffbf 	bl	800f3d8 <ull_aon_write>
 801145a:	f045 0204 	orr.w	r2, r5, #4
 801145e:	f44f 7182 	mov.w	r1, #260	; 0x104
 8011462:	4630      	mov	r0, r6
 8011464:	f7fd ffb8 	bl	800f3d8 <ull_aon_write>
 8011468:	2002      	movs	r0, #2
 801146a:	f7f0 f9a1 	bl	80017b0 <deca_sleep>
 801146e:	f44f 7187 	mov.w	r1, #270	; 0x10e
 8011472:	4630      	mov	r0, r6
 8011474:	f7fd ff90 	bl	800f398 <ull_aon_read>
 8011478:	4607      	mov	r7, r0
 801147a:	f240 110f 	movw	r1, #271	; 0x10f
 801147e:	4630      	mov	r0, r6
 8011480:	f7fd ff8a 	bl	800f398 <ull_aon_read>
 8011484:	4681      	mov	r9, r0
 8011486:	462a      	mov	r2, r5
 8011488:	f44f 7182 	mov.w	r1, #260	; 0x104
 801148c:	4630      	mov	r0, r6
 801148e:	f7fd ffa3 	bl	800f3d8 <ull_aon_write>
 8011492:	2500      	movs	r5, #0
 8011494:	9500      	str	r5, [sp, #0]
 8011496:	23ef      	movs	r3, #239	; 0xef
 8011498:	462a      	mov	r2, r5
 801149a:	4641      	mov	r1, r8
 801149c:	4630      	mov	r0, r6
 801149e:	f7fe fb81 	bl	800fba4 <dwt_modify8bitoffsetreg>
 80114a2:	ea47 2709 	orr.w	r7, r7, r9, lsl #8
 80114a6:	8027      	strh	r7, [r4, #0]
 80114a8:	f001 bab0 	b.w	8012a0c <dwt_ioctl+0x1e10>
 80114ac:	2c00      	cmp	r4, #0
 80114ae:	f001 82fb 	beq.w	8012aa8 <dwt_ioctl+0x1eac>
 80114b2:	78a2      	ldrb	r2, [r4, #2]
 80114b4:	8821      	ldrh	r1, [r4, #0]
 80114b6:	f7fd ffb7 	bl	800f428 <ull_configuresleep>
 80114ba:	2500      	movs	r5, #0
 80114bc:	f001 baa6 	b.w	8012a0c <dwt_ioctl+0x1e10>
 80114c0:	2c00      	cmp	r4, #0
 80114c2:	f001 82f3 	beq.w	8012aac <dwt_ioctl+0x1eb0>
 80114c6:	6824      	ldr	r4, [r4, #0]
 80114c8:	f7fd ff32 	bl	800f330 <ull_clearaonconfig>
 80114cc:	2001      	movs	r0, #1
 80114ce:	f7f0 f96f 	bl	80017b0 <deca_sleep>
 80114d2:	2303      	movs	r3, #3
 80114d4:	9300      	str	r3, [sp, #0]
 80114d6:	23ff      	movs	r3, #255	; 0xff
 80114d8:	2200      	movs	r2, #0
 80114da:	49af      	ldr	r1, [pc, #700]	; (8011798 <dwt_ioctl+0xb9c>)
 80114dc:	4630      	mov	r0, r6
 80114de:	f7fe fb61 	bl	800fba4 <dwt_modify8bitoffsetreg>
 80114e2:	b97c      	cbnz	r4, 8011504 <dwt_ioctl+0x908>
 80114e4:	4630      	mov	r0, r6
 80114e6:	f7ff fb61 	bl	8010bac <ull_softreset_no_sema_fcmd>
 80114ea:	2001      	movs	r0, #1
 80114ec:	f7f0 f960 	bl	80017b0 <deca_sleep>
 80114f0:	6d33      	ldr	r3, [r6, #80]	; 0x50
 80114f2:	2500      	movs	r5, #0
 80114f4:	739d      	strb	r5, [r3, #14]
 80114f6:	2202      	movs	r2, #2
 80114f8:	821a      	strh	r2, [r3, #16]
 80114fa:	751d      	strb	r5, [r3, #20]
 80114fc:	755d      	strb	r5, [r3, #21]
 80114fe:	73dd      	strb	r5, [r3, #15]
 8011500:	f001 ba84 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011504:	4630      	mov	r0, r6
 8011506:	f7ff fb65 	bl	8010bd4 <ull_softreset_fcmd>
 801150a:	e7ee      	b.n	80114ea <dwt_ioctl+0x8ee>
 801150c:	2c00      	cmp	r4, #0
 801150e:	f001 82cf 	beq.w	8012ab0 <dwt_ioctl+0x1eb4>
 8011512:	7823      	ldrb	r3, [r4, #0]
 8011514:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8011518:	6d02      	ldr	r2, [r0, #80]	; 0x50
 801151a:	7353      	strb	r3, [r2, #13]
 801151c:	2200      	movs	r2, #0
 801151e:	499f      	ldr	r1, [pc, #636]	; (801179c <dwt_ioctl+0xba0>)
 8011520:	f7fd feae 	bl	800f280 <dwt_write8bitoffsetreg>
 8011524:	2500      	movs	r5, #0
 8011526:	f001 ba71 	b.w	8012a0c <dwt_ioctl+0x1e10>
 801152a:	2c00      	cmp	r4, #0
 801152c:	f001 82c2 	beq.w	8012ab4 <dwt_ioctl+0x1eb8>
 8011530:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8011532:	7b5b      	ldrb	r3, [r3, #13]
 8011534:	7023      	strb	r3, [r4, #0]
 8011536:	2500      	movs	r5, #0
 8011538:	f001 ba68 	b.w	8012a0c <dwt_ioctl+0x1e10>
 801153c:	2101      	movs	r1, #1
 801153e:	f7fe f9f5 	bl	800f92c <ull_enable_rf_tx>
 8011542:	4630      	mov	r0, r6
 8011544:	f7fe fa26 	bl	800f994 <ull_enable_rftx_blocks>
 8011548:	2101      	movs	r1, #1
 801154a:	4630      	mov	r0, r6
 801154c:	f7fd fc68 	bl	800ee20 <ull_force_clocks>
 8011550:	220f      	movs	r2, #15
 8011552:	2101      	movs	r1, #1
 8011554:	4630      	mov	r0, r6
 8011556:	f7fd fe39 	bl	800f1cc <ull_repeated_cw>
 801155a:	2500      	movs	r5, #0
 801155c:	f001 ba56 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011560:	2c00      	cmp	r4, #0
 8011562:	f001 82a9 	beq.w	8012ab8 <dwt_ioctl+0x1ebc>
 8011566:	6862      	ldr	r2, [r4, #4]
 8011568:	6821      	ldr	r1, [r4, #0]
 801156a:	f7fd fe2f 	bl	800f1cc <ull_repeated_cw>
 801156e:	2500      	movs	r5, #0
 8011570:	f001 ba4c 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011574:	2c00      	cmp	r4, #0
 8011576:	f001 82a1 	beq.w	8012abc <dwt_ioctl+0x1ec0>
 801157a:	4d89      	ldr	r5, [pc, #548]	; (80117a0 <dwt_ioctl+0xba4>)
 801157c:	2200      	movs	r2, #0
 801157e:	4629      	mov	r1, r5
 8011580:	f7fd f810 	bl	800e5a4 <dwt_read8bitoffsetreg>
 8011584:	4680      	mov	r8, r0
 8011586:	2302      	movs	r3, #2
 8011588:	9300      	str	r3, [sp, #0]
 801158a:	23ff      	movs	r3, #255	; 0xff
 801158c:	2200      	movs	r2, #0
 801158e:	4629      	mov	r1, r5
 8011590:	4630      	mov	r0, r6
 8011592:	f7fe fb07 	bl	800fba4 <dwt_modify8bitoffsetreg>
 8011596:	2304      	movs	r3, #4
 8011598:	2200      	movs	r2, #0
 801159a:	4982      	ldr	r1, [pc, #520]	; (80117a4 <dwt_ioctl+0xba8>)
 801159c:	4630      	mov	r0, r6
 801159e:	f7fd fe6f 	bl	800f280 <dwt_write8bitoffsetreg>
 80115a2:	2301      	movs	r3, #1
 80115a4:	2200      	movs	r2, #0
 80115a6:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 80115aa:	4630      	mov	r0, r6
 80115ac:	f7fd fe68 	bl	800f280 <dwt_write8bitoffsetreg>
 80115b0:	4f7d      	ldr	r7, [pc, #500]	; (80117a8 <dwt_ioctl+0xbac>)
 80115b2:	2500      	movs	r5, #0
 80115b4:	462a      	mov	r2, r5
 80115b6:	4639      	mov	r1, r7
 80115b8:	4630      	mov	r0, r6
 80115ba:	f7fc fff3 	bl	800e5a4 <dwt_read8bitoffsetreg>
 80115be:	f010 0f01 	tst.w	r0, #1
 80115c2:	d0f7      	beq.n	80115b4 <dwt_ioctl+0x9b8>
 80115c4:	2200      	movs	r2, #0
 80115c6:	f04f 1108 	mov.w	r1, #524296	; 0x80008
 80115ca:	4630      	mov	r0, r6
 80115cc:	f7fc ffab 	bl	800e526 <dwt_read16bitoffsetreg>
 80115d0:	4605      	mov	r5, r0
 80115d2:	2300      	movs	r3, #0
 80115d4:	461a      	mov	r2, r3
 80115d6:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 80115da:	4630      	mov	r0, r6
 80115dc:	f7fd fe50 	bl	800f280 <dwt_write8bitoffsetreg>
 80115e0:	2300      	movs	r3, #0
 80115e2:	461a      	mov	r2, r3
 80115e4:	496f      	ldr	r1, [pc, #444]	; (80117a4 <dwt_ioctl+0xba8>)
 80115e6:	4630      	mov	r0, r6
 80115e8:	f7fd fe4a 	bl	800f280 <dwt_write8bitoffsetreg>
 80115ec:	4643      	mov	r3, r8
 80115ee:	2200      	movs	r2, #0
 80115f0:	496b      	ldr	r1, [pc, #428]	; (80117a0 <dwt_ioctl+0xba4>)
 80115f2:	4630      	mov	r0, r6
 80115f4:	f7fd fe44 	bl	800f280 <dwt_write8bitoffsetreg>
 80115f8:	8025      	strh	r5, [r4, #0]
 80115fa:	2500      	movs	r5, #0
 80115fc:	f001 ba06 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011600:	2c00      	cmp	r4, #0
 8011602:	f001 825d 	beq.w	8012ac0 <dwt_ioctl+0x1ec4>
 8011606:	7923      	ldrb	r3, [r4, #4]
 8011608:	6d02      	ldr	r2, [r0, #80]	; 0x50
 801160a:	7a92      	ldrb	r2, [r2, #10]
 801160c:	1a9b      	subs	r3, r3, r2
 801160e:	ee07 3a90 	vmov	s15, r3
 8011612:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8011616:	ed9f 7a65 	vldr	s14, [pc, #404]	; 80117ac <dwt_ioctl+0xbb0>
 801161a:	ee67 7a87 	vmul.f32	s15, s15, s14
 801161e:	eeb3 7a06 	vmov.f32	s14, #54	; 0x41b00000  22.0
 8011622:	ee77 7a87 	vadd.f32	s15, s15, s14
 8011626:	edc4 7a00 	vstr	s15, [r4]
 801162a:	2500      	movs	r5, #0
 801162c:	f001 b9ee 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011630:	2c00      	cmp	r4, #0
 8011632:	f001 8247 	beq.w	8012ac4 <dwt_ioctl+0x1ec8>
 8011636:	7923      	ldrb	r3, [r4, #4]
 8011638:	6d02      	ldr	r2, [r0, #80]	; 0x50
 801163a:	7a52      	ldrb	r2, [r2, #9]
 801163c:	1a9b      	subs	r3, r3, r2
 801163e:	ee07 3a90 	vmov	s15, r3
 8011642:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8011646:	ed9f 7a5a 	vldr	s14, [pc, #360]	; 80117b0 <dwt_ioctl+0xbb4>
 801164a:	ee67 7a87 	vmul.f32	s15, s15, s14
 801164e:	eeb3 7a00 	vmov.f32	s14, #48	; 0x41800000  16.0
 8011652:	ee67 7a87 	vmul.f32	s15, s15, s14
 8011656:	eddf 6a57 	vldr	s13, [pc, #348]	; 80117b4 <dwt_ioctl+0xbb8>
 801165a:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 801165e:	eef0 7a08 	vmov.f32	s15, #8	; 0x40400000  3.0
 8011662:	ee77 7a27 	vadd.f32	s15, s14, s15
 8011666:	edc4 7a00 	vstr	s15, [r4]
 801166a:	2500      	movs	r5, #0
 801166c:	f001 b9ce 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011670:	2c00      	cmp	r4, #0
 8011672:	f001 8229 	beq.w	8012ac8 <dwt_ioctl+0x1ecc>
 8011676:	6824      	ldr	r4, [r4, #0]
 8011678:	2101      	movs	r1, #1
 801167a:	f7fe f957 	bl	800f92c <ull_enable_rf_tx>
 801167e:	4630      	mov	r0, r6
 8011680:	f7fe f988 	bl	800f994 <ull_enable_rftx_blocks>
 8011684:	2101      	movs	r1, #1
 8011686:	4630      	mov	r0, r6
 8011688:	f7fd fbca 	bl	800ee20 <ull_force_clocks>
 801168c:	4621      	mov	r1, r4
 801168e:	4630      	mov	r0, r6
 8011690:	f7fe fca0 	bl	800ffd4 <ull_repeated_frames>
 8011694:	2500      	movs	r5, #0
 8011696:	f001 b9b9 	b.w	8012a0c <dwt_ioctl+0x1e10>
 801169a:	2500      	movs	r5, #0
 801169c:	9500      	str	r5, [sp, #0]
 801169e:	23ef      	movs	r3, #239	; 0xef
 80116a0:	462a      	mov	r2, r5
 80116a2:	4945      	ldr	r1, [pc, #276]	; (80117b8 <dwt_ioctl+0xbbc>)
 80116a4:	f7fe fa7e 	bl	800fba4 <dwt_modify8bitoffsetreg>
 80116a8:	2105      	movs	r1, #5
 80116aa:	4630      	mov	r0, r6
 80116ac:	f7fd fbb8 	bl	800ee20 <ull_force_clocks>
 80116b0:	2101      	movs	r1, #1
 80116b2:	4630      	mov	r0, r6
 80116b4:	f7fd fd6c 	bl	800f190 <ull_disable_rf_tx>
 80116b8:	4630      	mov	r0, r6
 80116ba:	f7fd fd5f 	bl	800f17c <ull_disable_rftx_blocks>
 80116be:	f001 b9a5 	b.w	8012a0c <dwt_ioctl+0x1e10>
 80116c2:	2500      	movs	r5, #0
 80116c4:	9500      	str	r5, [sp, #0]
 80116c6:	23ef      	movs	r3, #239	; 0xef
 80116c8:	462a      	mov	r2, r5
 80116ca:	493b      	ldr	r1, [pc, #236]	; (80117b8 <dwt_ioctl+0xbbc>)
 80116cc:	f7fe fa6a 	bl	800fba4 <dwt_modify8bitoffsetreg>
 80116d0:	f001 b99c 	b.w	8012a0c <dwt_ioctl+0x1e10>
 80116d4:	2c00      	cmp	r4, #0
 80116d6:	f001 81f9 	beq.w	8012acc <dwt_ioctl+0x1ed0>
 80116da:	6821      	ldr	r1, [r4, #0]
 80116dc:	f7fe fc7a 	bl	800ffd4 <ull_repeated_frames>
 80116e0:	2500      	movs	r5, #0
 80116e2:	f001 b993 	b.w	8012a0c <dwt_ioctl+0x1e10>
 80116e6:	2200      	movs	r2, #0
 80116e8:	4934      	ldr	r1, [pc, #208]	; (80117bc <dwt_ioctl+0xbc0>)
 80116ea:	f7fc ff1c 	bl	800e526 <dwt_read16bitoffsetreg>
 80116ee:	f3c0 050b 	ubfx	r5, r0, #0, #12
 80116f2:	f410 6f00 	tst.w	r0, #2048	; 0x800
 80116f6:	bf18      	it	ne
 80116f8:	f445 4570 	orrne.w	r5, r5, #61440	; 0xf000
 80116fc:	b22d      	sxth	r5, r5
 80116fe:	8025      	strh	r5, [r4, #0]
 8011700:	6d33      	ldr	r3, [r6, #80]	; 0x50
 8011702:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8011706:	1aed      	subs	r5, r5, r3
 8011708:	f001 b980 	b.w	8012a0c <dwt_ioctl+0x1e10>
 801170c:	2c00      	cmp	r4, #0
 801170e:	f001 81df 	beq.w	8012ad0 <dwt_ioctl+0x1ed4>
 8011712:	f8d4 9004 	ldr.w	r9, [r4, #4]
 8011716:	7a23      	ldrb	r3, [r4, #8]
 8011718:	f899 2013 	ldrb.w	r2, [r9, #19]
 801171c:	2aff      	cmp	r2, #255	; 0xff
 801171e:	f000 80fe 	beq.w	801191e <dwt_ioctl+0xd22>
 8011722:	bb93      	cbnz	r3, 801178a <dwt_ioctl+0xb8e>
 8011724:	f8d9 1000 	ldr.w	r1, [r9]
 8011728:	f7fd feb8 	bl	800f49c <ull_update_nonce_GCM>
 801172c:	f899 300c 	ldrb.w	r3, [r9, #12]
 8011730:	f8b9 200e 	ldrh.w	r2, [r9, #14]
 8011734:	18d1      	adds	r1, r2, r3
 8011736:	f899 2012 	ldrb.w	r2, [r9, #18]
 801173a:	2a00      	cmp	r2, #0
 801173c:	d140      	bne.n	80117c0 <dwt_ioctl+0xbc4>
 801173e:	f899 0010 	ldrb.w	r0, [r9, #16]
 8011742:	2800      	cmp	r0, #0
 8011744:	bf0b      	itete	eq
 8011746:	227f      	moveq	r2, #127	; 0x7f
 8011748:	f44f 6280 	movne.w	r2, #1024	; 0x400
 801174c:	f44f 15b0 	moveq.w	r5, #1441792	; 0x160000
 8011750:	f44f 15a0 	movne.w	r5, #1310720	; 0x140000
 8011754:	f899 0013 	ldrb.w	r0, [r9, #19]
 8011758:	1a12      	subs	r2, r2, r0
 801175a:	3a02      	subs	r2, #2
 801175c:	4291      	cmp	r1, r2
 801175e:	f200 80e7 	bhi.w	8011930 <dwt_ioctl+0xd34>
 8011762:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8011766:	9200      	str	r2, [sp, #0]
 8011768:	2200      	movs	r2, #0
 801176a:	4629      	mov	r1, r5
 801176c:	4630      	mov	r0, r6
 801176e:	f7fd fb2d 	bl	800edcc <dwt_writetodevice>
 8011772:	f8b9 300e 	ldrh.w	r3, [r9, #14]
 8011776:	f899 200c 	ldrb.w	r2, [r9, #12]
 801177a:	f8d9 1008 	ldr.w	r1, [r9, #8]
 801177e:	9100      	str	r1, [sp, #0]
 8011780:	4629      	mov	r1, r5
 8011782:	4630      	mov	r0, r6
 8011784:	f7fd fb22 	bl	800edcc <dwt_writetodevice>
 8011788:	e02b      	b.n	80117e2 <dwt_ioctl+0xbe6>
 801178a:	f8b9 200e 	ldrh.w	r2, [r9, #14]
 801178e:	f8d9 1000 	ldr.w	r1, [r9]
 8011792:	f7fd fe91 	bl	800f4b8 <ull_update_nonce_CCM>
 8011796:	e7c9      	b.n	801172c <dwt_ioctl+0xb30>
 8011798:	00110004 	.word	0x00110004
 801179c:	00090014 	.word	0x00090014
 80117a0:	00070048 	.word	0x00070048
 80117a4:	00070034 	.word	0x00070034
 80117a8:	00080004 	.word	0x00080004
 80117ac:	3f866666 	.word	0x3f866666
 80117b0:	3ecccccd 	.word	0x3ecccccd
 80117b4:	437f0000 	.word	0x437f0000
 80117b8:	000f0028 	.word	0x000f0028
 80117bc:	00020008 	.word	0x00020008
 80117c0:	2a01      	cmp	r2, #1
 80117c2:	f040 80af 	bne.w	8011924 <dwt_ioctl+0xd28>
 80117c6:	f899 3011 	ldrb.w	r3, [r9, #17]
 80117ca:	2b00      	cmp	r3, #0
 80117cc:	f240 33ff 	movw	r3, #1023	; 0x3ff
 80117d0:	bf08      	it	eq
 80117d2:	237f      	moveq	r3, #127	; 0x7f
 80117d4:	f899 2013 	ldrb.w	r2, [r9, #19]
 80117d8:	1a9b      	subs	r3, r3, r2
 80117da:	3b02      	subs	r3, #2
 80117dc:	4299      	cmp	r1, r3
 80117de:	f200 80a4 	bhi.w	801192a <dwt_ioctl+0xd2e>
 80117e2:	f899 2010 	ldrb.w	r2, [r9, #16]
 80117e6:	1e53      	subs	r3, r2, #1
 80117e8:	b2db      	uxtb	r3, r3
 80117ea:	2b01      	cmp	r3, #1
 80117ec:	d940      	bls.n	8011870 <dwt_ioctl+0xc74>
 80117ee:	f899 3011 	ldrb.w	r3, [r9, #17]
 80117f2:	1e59      	subs	r1, r3, #1
 80117f4:	b2c9      	uxtb	r1, r1
 80117f6:	2901      	cmp	r1, #1
 80117f8:	d947      	bls.n	801188a <dwt_ioctl+0xc8e>
 80117fa:	2b04      	cmp	r3, #4
 80117fc:	d04c      	beq.n	8011898 <dwt_ioctl+0xc9c>
 80117fe:	ea42 3343 	orr.w	r3, r2, r3, lsl #13
 8011802:	2200      	movs	r2, #0
 8011804:	49ba      	ldr	r1, [pc, #744]	; (8011af0 <dwt_ioctl+0xef4>)
 8011806:	4630      	mov	r0, r6
 8011808:	f7fd fb56 	bl	800eeb8 <dwt_write32bitoffsetreg>
 801180c:	f8b9 300e 	ldrh.w	r3, [r9, #14]
 8011810:	4ab8      	ldr	r2, [pc, #736]	; (8011af4 <dwt_ioctl+0xef8>)
 8011812:	ea02 12c3 	and.w	r2, r2, r3, lsl #7
 8011816:	f899 300c 	ldrb.w	r3, [r9, #12]
 801181a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801181e:	4313      	orrs	r3, r2
 8011820:	2200      	movs	r2, #0
 8011822:	49b5      	ldr	r1, [pc, #724]	; (8011af8 <dwt_ioctl+0xefc>)
 8011824:	4630      	mov	r0, r6
 8011826:	f7fd fb47 	bl	800eeb8 <dwt_write32bitoffsetreg>
 801182a:	2301      	movs	r3, #1
 801182c:	2200      	movs	r2, #0
 801182e:	49b3      	ldr	r1, [pc, #716]	; (8011afc <dwt_ioctl+0xf00>)
 8011830:	4630      	mov	r0, r6
 8011832:	f7fd fd25 	bl	800f280 <dwt_write8bitoffsetreg>
 8011836:	f8df 82c8 	ldr.w	r8, [pc, #712]	; 8011b00 <dwt_ioctl+0xf04>
 801183a:	2700      	movs	r7, #0
 801183c:	463a      	mov	r2, r7
 801183e:	4641      	mov	r1, r8
 8011840:	4630      	mov	r0, r6
 8011842:	f7fc feaf 	bl	800e5a4 <dwt_read8bitoffsetreg>
 8011846:	f010 0f05 	tst.w	r0, #5
 801184a:	d0f7      	beq.n	801183c <dwt_ioctl+0xc40>
 801184c:	4605      	mov	r5, r0
 801184e:	4603      	mov	r3, r0
 8011850:	2200      	movs	r2, #0
 8011852:	49ab      	ldr	r1, [pc, #684]	; (8011b00 <dwt_ioctl+0xf04>)
 8011854:	4630      	mov	r0, r6
 8011856:	f7fd fd13 	bl	800f280 <dwt_write8bitoffsetreg>
 801185a:	f005 053f 	and.w	r5, r5, #63	; 0x3f
 801185e:	f025 0330 	bic.w	r3, r5, #48	; 0x30
 8011862:	2b01      	cmp	r3, #1
 8011864:	d025      	beq.n	80118b2 <dwt_ioctl+0xcb6>
 8011866:	b26b      	sxtb	r3, r5
 8011868:	7023      	strb	r3, [r4, #0]
 801186a:	2500      	movs	r5, #0
 801186c:	f001 b8ce 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011870:	6d33      	ldr	r3, [r6, #80]	; 0x50
 8011872:	7b9b      	ldrb	r3, [r3, #14]
 8011874:	2b03      	cmp	r3, #3
 8011876:	f001 81af 	beq.w	8012bd8 <dwt_ioctl+0x1fdc>
 801187a:	f899 3011 	ldrb.w	r3, [r9, #17]
 801187e:	1e5a      	subs	r2, r3, #1
 8011880:	b2d2      	uxtb	r2, r2
 8011882:	2a01      	cmp	r2, #1
 8011884:	d912      	bls.n	80118ac <dwt_ioctl+0xcb0>
 8011886:	2201      	movs	r2, #1
 8011888:	e7b7      	b.n	80117fa <dwt_ioctl+0xbfe>
 801188a:	6d33      	ldr	r3, [r6, #80]	; 0x50
 801188c:	7b9b      	ldrb	r3, [r3, #14]
 801188e:	2b03      	cmp	r3, #3
 8011890:	bf0c      	ite	eq
 8011892:	2302      	moveq	r3, #2
 8011894:	2301      	movne	r3, #1
 8011896:	e7b2      	b.n	80117fe <dwt_ioctl+0xc02>
 8011898:	f8b9 100e 	ldrh.w	r1, [r9, #14]
 801189c:	2910      	cmp	r1, #16
 801189e:	d9ae      	bls.n	80117fe <dwt_ioctl+0xc02>
 80118a0:	f06f 0303 	mvn.w	r3, #3
 80118a4:	e7e0      	b.n	8011868 <dwt_ioctl+0xc6c>
 80118a6:	2202      	movs	r2, #2
 80118a8:	4613      	mov	r3, r2
 80118aa:	e7a8      	b.n	80117fe <dwt_ioctl+0xc02>
 80118ac:	2201      	movs	r2, #1
 80118ae:	4613      	mov	r3, r2
 80118b0:	e7a5      	b.n	80117fe <dwt_ioctl+0xc02>
 80118b2:	f899 3012 	ldrb.w	r3, [r9, #18]
 80118b6:	2b01      	cmp	r3, #1
 80118b8:	d1d5      	bne.n	8011866 <dwt_ioctl+0xc6a>
 80118ba:	f899 2011 	ldrb.w	r2, [r9, #17]
 80118be:	1e53      	subs	r3, r2, #1
 80118c0:	b2db      	uxtb	r3, r3
 80118c2:	2b01      	cmp	r3, #1
 80118c4:	d91b      	bls.n	80118fe <dwt_ioctl+0xd02>
 80118c6:	2a03      	cmp	r2, #3
 80118c8:	bf0c      	ite	eq
 80118ca:	f44f 17a0 	moveq.w	r7, #1310720	; 0x140000
 80118ce:	f44f 17b0 	movne.w	r7, #1441792	; 0x160000
 80118d2:	f8d9 2004 	ldr.w	r2, [r9, #4]
 80118d6:	b112      	cbz	r2, 80118de <dwt_ioctl+0xce2>
 80118d8:	f899 300c 	ldrb.w	r3, [r9, #12]
 80118dc:	b9c3      	cbnz	r3, 8011910 <dwt_ioctl+0xd14>
 80118de:	f8d9 1008 	ldr.w	r1, [r9, #8]
 80118e2:	2900      	cmp	r1, #0
 80118e4:	d0bf      	beq.n	8011866 <dwt_ioctl+0xc6a>
 80118e6:	f8b9 300e 	ldrh.w	r3, [r9, #14]
 80118ea:	2b00      	cmp	r3, #0
 80118ec:	d0bb      	beq.n	8011866 <dwt_ioctl+0xc6a>
 80118ee:	f899 200c 	ldrb.w	r2, [r9, #12]
 80118f2:	9100      	str	r1, [sp, #0]
 80118f4:	4639      	mov	r1, r7
 80118f6:	4630      	mov	r0, r6
 80118f8:	f7fc fdf5 	bl	800e4e6 <dwt_readfromdevice>
 80118fc:	e7b3      	b.n	8011866 <dwt_ioctl+0xc6a>
 80118fe:	6d33      	ldr	r3, [r6, #80]	; 0x50
 8011900:	7b9b      	ldrb	r3, [r3, #14]
 8011902:	2b03      	cmp	r3, #3
 8011904:	bf0c      	ite	eq
 8011906:	f44f 1798 	moveq.w	r7, #1245184	; 0x130000
 801190a:	f44f 1790 	movne.w	r7, #1179648	; 0x120000
 801190e:	e7e0      	b.n	80118d2 <dwt_ioctl+0xcd6>
 8011910:	9200      	str	r2, [sp, #0]
 8011912:	2200      	movs	r2, #0
 8011914:	4639      	mov	r1, r7
 8011916:	4630      	mov	r0, r6
 8011918:	f7fc fde5 	bl	800e4e6 <dwt_readfromdevice>
 801191c:	e7df      	b.n	80118de <dwt_ioctl+0xce2>
 801191e:	f06f 0302 	mvn.w	r3, #2
 8011922:	e7a1      	b.n	8011868 <dwt_ioctl+0xc6c>
 8011924:	f06f 0301 	mvn.w	r3, #1
 8011928:	e79e      	b.n	8011868 <dwt_ioctl+0xc6c>
 801192a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801192e:	e79b      	b.n	8011868 <dwt_ioctl+0xc6c>
 8011930:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8011934:	e798      	b.n	8011868 <dwt_ioctl+0xc6c>
 8011936:	7a23      	ldrb	r3, [r4, #8]
 8011938:	79e1      	ldrb	r1, [r4, #7]
 801193a:	79a2      	ldrb	r2, [r4, #6]
 801193c:	00d2      	lsls	r2, r2, #3
 801193e:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 8011942:	4313      	orrs	r3, r2
 8011944:	7962      	ldrb	r2, [r4, #5]
 8011946:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 801194a:	7922      	ldrb	r2, [r4, #4]
 801194c:	ea43 13c2 	orr.w	r3, r3, r2, lsl #7
 8011950:	78e2      	ldrb	r2, [r4, #3]
 8011952:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8011956:	78a2      	ldrb	r2, [r4, #2]
 8011958:	ea43 23c2 	orr.w	r3, r3, r2, lsl #11
 801195c:	7862      	ldrb	r2, [r4, #1]
 801195e:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8011962:	7822      	ldrb	r2, [r4, #0]
 8011964:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
 8011968:	b29b      	uxth	r3, r3
 801196a:	2200      	movs	r2, #0
 801196c:	4965      	ldr	r1, [pc, #404]	; (8011b04 <dwt_ioctl+0xf08>)
 801196e:	f7fd fa38 	bl	800ede2 <dwt_write16bitoffsetreg>
 8011972:	2500      	movs	r5, #0
 8011974:	f001 b84a 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011978:	2c00      	cmp	r4, #0
 801197a:	f001 80ab 	beq.w	8012ad4 <dwt_ioctl+0x1ed8>
 801197e:	7863      	ldrb	r3, [r4, #1]
 8011980:	b133      	cbz	r3, 8011990 <dwt_ioctl+0xd94>
 8011982:	085b      	lsrs	r3, r3, #1
 8011984:	3b01      	subs	r3, #1
 8011986:	b2db      	uxtb	r3, r3
 8011988:	7023      	strb	r3, [r4, #0]
 801198a:	2500      	movs	r5, #0
 801198c:	f001 b83e 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011990:	2300      	movs	r3, #0
 8011992:	e7f9      	b.n	8011988 <dwt_ioctl+0xd8c>
 8011994:	2200      	movs	r2, #0
 8011996:	495c      	ldr	r1, [pc, #368]	; (8011b08 <dwt_ioctl+0xf0c>)
 8011998:	f7fc fdaf 	bl	800e4fa <dwt_read32bitoffsetreg>
 801199c:	f3c0 030b 	ubfx	r3, r0, #0, #12
 80119a0:	8023      	strh	r3, [r4, #0]
 80119a2:	f3c0 400b 	ubfx	r0, r0, #16, #12
 80119a6:	8060      	strh	r0, [r4, #2]
 80119a8:	2200      	movs	r2, #0
 80119aa:	4958      	ldr	r1, [pc, #352]	; (8011b0c <dwt_ioctl+0xf10>)
 80119ac:	4630      	mov	r0, r6
 80119ae:	f7fc fda4 	bl	800e4fa <dwt_read32bitoffsetreg>
 80119b2:	f3c0 030b 	ubfx	r3, r0, #0, #12
 80119b6:	80a3      	strh	r3, [r4, #4]
 80119b8:	f3c0 400b 	ubfx	r0, r0, #16, #12
 80119bc:	80e0      	strh	r0, [r4, #6]
 80119be:	2200      	movs	r2, #0
 80119c0:	4953      	ldr	r1, [pc, #332]	; (8011b10 <dwt_ioctl+0xf14>)
 80119c2:	4630      	mov	r0, r6
 80119c4:	f7fc fd99 	bl	800e4fa <dwt_read32bitoffsetreg>
 80119c8:	7220      	strb	r0, [r4, #8]
 80119ca:	0c00      	lsrs	r0, r0, #16
 80119cc:	7260      	strb	r0, [r4, #9]
 80119ce:	2200      	movs	r2, #0
 80119d0:	4950      	ldr	r1, [pc, #320]	; (8011b14 <dwt_ioctl+0xf18>)
 80119d2:	4630      	mov	r0, r6
 80119d4:	f7fc fd91 	bl	800e4fa <dwt_read32bitoffsetreg>
 80119d8:	f3c0 430b 	ubfx	r3, r0, #16, #12
 80119dc:	81a3      	strh	r3, [r4, #12]
 80119de:	f3c0 000b 	ubfx	r0, r0, #0, #12
 80119e2:	8160      	strh	r0, [r4, #10]
 80119e4:	2200      	movs	r2, #0
 80119e6:	494c      	ldr	r1, [pc, #304]	; (8011b18 <dwt_ioctl+0xf1c>)
 80119e8:	4630      	mov	r0, r6
 80119ea:	f7fc fd86 	bl	800e4fa <dwt_read32bitoffsetreg>
 80119ee:	f3c0 430b 	ubfx	r3, r0, #16, #12
 80119f2:	f8a4 300f 	strh.w	r3, [r4, #15]
 80119f6:	73a0      	strb	r0, [r4, #14]
 80119f8:	2200      	movs	r2, #0
 80119fa:	4948      	ldr	r1, [pc, #288]	; (8011b1c <dwt_ioctl+0xf20>)
 80119fc:	4630      	mov	r0, r6
 80119fe:	f7fc fd7c 	bl	800e4fa <dwt_read32bitoffsetreg>
 8011a02:	7460      	strb	r0, [r4, #17]
 8011a04:	0c00      	lsrs	r0, r0, #16
 8011a06:	74a0      	strb	r0, [r4, #18]
 8011a08:	2200      	movs	r2, #0
 8011a0a:	4945      	ldr	r1, [pc, #276]	; (8011b20 <dwt_ioctl+0xf24>)
 8011a0c:	4630      	mov	r0, r6
 8011a0e:	f7fc fd74 	bl	800e4fa <dwt_read32bitoffsetreg>
 8011a12:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8011a16:	f8a4 3013 	strh.w	r3, [r4, #19]
 8011a1a:	f3c0 400b 	ubfx	r0, r0, #16, #12
 8011a1e:	f8a4 0015 	strh.w	r0, [r4, #21]
 8011a22:	2200      	movs	r2, #0
 8011a24:	493f      	ldr	r1, [pc, #252]	; (8011b24 <dwt_ioctl+0xf28>)
 8011a26:	4630      	mov	r0, r6
 8011a28:	f7fc fdbc 	bl	800e5a4 <dwt_read8bitoffsetreg>
 8011a2c:	75e0      	strb	r0, [r4, #23]
 8011a2e:	2500      	movs	r5, #0
 8011a30:	f000 bfec 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011a34:	4611      	mov	r1, r2
 8011a36:	f7fd fc9b 	bl	800f370 <ull_configeventcounters>
 8011a3a:	2500      	movs	r5, #0
 8011a3c:	f000 bfe6 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011a40:	2c00      	cmp	r4, #0
 8011a42:	f001 8049 	beq.w	8012ad8 <dwt_ioctl+0x1edc>
 8011a46:	8823      	ldrh	r3, [r4, #0]
 8011a48:	2200      	movs	r2, #0
 8011a4a:	4937      	ldr	r1, [pc, #220]	; (8011b28 <dwt_ioctl+0xf2c>)
 8011a4c:	f7fd f9c9 	bl	800ede2 <dwt_write16bitoffsetreg>
 8011a50:	2500      	movs	r5, #0
 8011a52:	f000 bfdb 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011a56:	2c00      	cmp	r4, #0
 8011a58:	f001 8040 	beq.w	8012adc <dwt_ioctl+0x1ee0>
 8011a5c:	6825      	ldr	r5, [r4, #0]
 8011a5e:	b935      	cbnz	r5, 8011a6e <dwt_ioctl+0xe72>
 8011a60:	2300      	movs	r3, #0
 8011a62:	461a      	mov	r2, r3
 8011a64:	4931      	ldr	r1, [pc, #196]	; (8011b2c <dwt_ioctl+0xf30>)
 8011a66:	f7fd f9bc 	bl	800ede2 <dwt_write16bitoffsetreg>
 8011a6a:	f000 bfcf 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011a6e:	7962      	ldrb	r2, [r4, #5]
 8011a70:	7923      	ldrb	r3, [r4, #4]
 8011a72:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8011a76:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8011a7a:	2200      	movs	r2, #0
 8011a7c:	492b      	ldr	r1, [pc, #172]	; (8011b2c <dwt_ioctl+0xf30>)
 8011a7e:	f7fd f9b0 	bl	800ede2 <dwt_write16bitoffsetreg>
 8011a82:	2500      	movs	r5, #0
 8011a84:	f000 bfc2 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011a88:	2c00      	cmp	r4, #0
 8011a8a:	f001 8029 	beq.w	8012ae0 <dwt_ioctl+0x1ee4>
 8011a8e:	6823      	ldr	r3, [r4, #0]
 8011a90:	b94b      	cbnz	r3, 8011aa6 <dwt_ioctl+0xeaa>
 8011a92:	2500      	movs	r5, #0
 8011a94:	9500      	str	r5, [sp, #0]
 8011a96:	f64f 53ff 	movw	r3, #65023	; 0xfdff
 8011a9a:	462a      	mov	r2, r5
 8011a9c:	2110      	movs	r1, #16
 8011a9e:	f7fe fc11 	bl	80102c4 <dwt_modify16bitoffsetreg>
 8011aa2:	f000 bfb3 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011aa6:	2200      	movs	r2, #0
 8011aa8:	2134      	movs	r1, #52	; 0x34
 8011aaa:	f7fd fa05 	bl	800eeb8 <dwt_write32bitoffsetreg>
 8011aae:	f44f 7300 	mov.w	r3, #512	; 0x200
 8011ab2:	9300      	str	r3, [sp, #0]
 8011ab4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8011ab8:	2200      	movs	r2, #0
 8011aba:	2110      	movs	r1, #16
 8011abc:	4630      	mov	r0, r6
 8011abe:	f7fe fc01 	bl	80102c4 <dwt_modify16bitoffsetreg>
 8011ac2:	2500      	movs	r5, #0
 8011ac4:	f000 bfa2 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011ac8:	2c00      	cmp	r4, #0
 8011aca:	f001 800b 	beq.w	8012ae4 <dwt_ioctl+0x1ee8>
 8011ace:	8861      	ldrh	r1, [r4, #2]
 8011ad0:	f7fd fc62 	bl	800f398 <ull_aon_read>
 8011ad4:	7020      	strb	r0, [r4, #0]
 8011ad6:	2500      	movs	r5, #0
 8011ad8:	f000 bf98 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011adc:	2c00      	cmp	r4, #0
 8011ade:	f001 8003 	beq.w	8012ae8 <dwt_ioctl+0x1eec>
 8011ae2:	78a2      	ldrb	r2, [r4, #2]
 8011ae4:	8821      	ldrh	r1, [r4, #0]
 8011ae6:	f7fd fc77 	bl	800f3d8 <ull_aon_write>
 8011aea:	2500      	movs	r5, #0
 8011aec:	f000 bf8e 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011af0:	00010044 	.word	0x00010044
 8011af4:	0001ff80 	.word	0x0001ff80
 8011af8:	00010048 	.word	0x00010048
 8011afc:	0001004c 	.word	0x0001004c
 8011b00:	00010050 	.word	0x00010050
 8011b04:	00010030 	.word	0x00010030
 8011b08:	000f0004 	.word	0x000f0004
 8011b0c:	000f0008 	.word	0x000f0008
 8011b10:	000f000c 	.word	0x000f000c
 8011b14:	000f0010 	.word	0x000f0010
 8011b18:	000f0014 	.word	0x000f0014
 8011b1c:	000f0018 	.word	0x000f0018
 8011b20:	000f001c 	.word	0x000f001c
 8011b24:	000f0020 	.word	0x000f0020
 8011b28:	00060004 	.word	0x00060004
 8011b2c:	0011001c 	.word	0x0011001c
 8011b30:	4bd5      	ldr	r3, [pc, #852]	; (8011e88 <dwt_ioctl+0x128c>)
 8011b32:	4ad6      	ldr	r2, [pc, #856]	; (8011e8c <dwt_ioctl+0x1290>)
 8011b34:	2d01      	cmp	r5, #1
 8011b36:	bf18      	it	ne
 8011b38:	4613      	movne	r3, r2
 8011b3a:	2d01      	cmp	r5, #1
 8011b3c:	49d4      	ldr	r1, [pc, #848]	; (8011e90 <dwt_ioctl+0x1294>)
 8011b3e:	bf18      	it	ne
 8011b40:	f04f 110c 	movne.w	r1, #786444	; 0xc000c
 8011b44:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8011b46:	7b92      	ldrb	r2, [r2, #14]
 8011b48:	2a01      	cmp	r2, #1
 8011b4a:	d012      	beq.n	8011b72 <dwt_ioctl+0xf76>
 8011b4c:	2a03      	cmp	r2, #3
 8011b4e:	d117      	bne.n	8011b80 <dwt_ioctl+0xf84>
 8011b50:	f5a2 12c0 	sub.w	r2, r2, #1572864	; 0x180000
 8011b54:	3a01      	subs	r2, #1
 8011b56:	441a      	add	r2, r3
 8011b58:	f44f 11f0 	mov.w	r1, #1966080	; 0x1e0000
 8011b5c:	f7fc fce3 	bl	800e526 <dwt_read16bitoffsetreg>
 8011b60:	09c0      	lsrs	r0, r0, #7
 8011b62:	8020      	strh	r0, [r4, #0]
 8011b64:	8825      	ldrh	r5, [r4, #0]
 8011b66:	3500      	adds	r5, #0
 8011b68:	bf18      	it	ne
 8011b6a:	2501      	movne	r5, #1
 8011b6c:	426d      	negs	r5, r5
 8011b6e:	f000 bf4d 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011b72:	2202      	movs	r2, #2
 8011b74:	4619      	mov	r1, r3
 8011b76:	f7fc fcd6 	bl	800e526 <dwt_read16bitoffsetreg>
 8011b7a:	09c0      	lsrs	r0, r0, #7
 8011b7c:	8020      	strh	r0, [r4, #0]
 8011b7e:	e7f1      	b.n	8011b64 <dwt_ioctl+0xf68>
 8011b80:	2202      	movs	r2, #2
 8011b82:	f7fc fcd0 	bl	800e526 <dwt_read16bitoffsetreg>
 8011b86:	09c0      	lsrs	r0, r0, #7
 8011b88:	8020      	strh	r0, [r4, #0]
 8011b8a:	e7eb      	b.n	8011b64 <dwt_ioctl+0xf68>
 8011b8c:	2c00      	cmp	r4, #0
 8011b8e:	f000 87ad 	beq.w	8012aec <dwt_ioctl+0x1ef0>
 8011b92:	7821      	ldrb	r1, [r4, #0]
 8011b94:	f7fe fbd4 	bl	8010340 <ull_setleds>
 8011b98:	2500      	movs	r5, #0
 8011b9a:	f000 bf37 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011b9e:	4611      	mov	r1, r2
 8011ba0:	f7fe fa30 	bl	8010004 <ull_setdwstate>
 8011ba4:	2500      	movs	r5, #0
 8011ba6:	f000 bf31 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011baa:	9400      	str	r4, [sp, #0]
 8011bac:	2304      	movs	r3, #4
 8011bae:	2200      	movs	r2, #0
 8011bb0:	211c      	movs	r1, #28
 8011bb2:	f7fc fc98 	bl	800e4e6 <dwt_readfromdevice>
 8011bb6:	2500      	movs	r5, #0
 8011bb8:	f000 bf28 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011bbc:	2c00      	cmp	r4, #0
 8011bbe:	f000 8797 	beq.w	8012af0 <dwt_ioctl+0x1ef4>
 8011bc2:	2202      	movs	r2, #2
 8011bc4:	2144      	movs	r1, #68	; 0x44
 8011bc6:	f7fc fcae 	bl	800e526 <dwt_read16bitoffsetreg>
 8011bca:	f3c0 2000 	ubfx	r0, r0, #8, #1
 8011bce:	7020      	strb	r0, [r4, #0]
 8011bd0:	2500      	movs	r5, #0
 8011bd2:	f000 bf1b 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011bd6:	2c00      	cmp	r4, #0
 8011bd8:	f000 878c 	beq.w	8012af4 <dwt_ioctl+0x1ef8>
 8011bdc:	2200      	movs	r2, #0
 8011bde:	2144      	movs	r1, #68	; 0x44
 8011be0:	f7fc fce0 	bl	800e5a4 <dwt_read8bitoffsetreg>
 8011be4:	f000 0001 	and.w	r0, r0, #1
 8011be8:	7020      	strb	r0, [r4, #0]
 8011bea:	2500      	movs	r5, #0
 8011bec:	f000 bf0e 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011bf0:	2c00      	cmp	r4, #0
 8011bf2:	f000 8781 	beq.w	8012af8 <dwt_ioctl+0x1efc>
 8011bf6:	8862      	ldrh	r2, [r4, #2]
 8011bf8:	8821      	ldrh	r1, [r4, #0]
 8011bfa:	f7fe fa61 	bl	80100c0 <ull_configureframefilter>
 8011bfe:	2500      	movs	r5, #0
 8011c00:	f000 bf04 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011c04:	9400      	str	r4, [sp, #0]
 8011c06:	2308      	movs	r3, #8
 8011c08:	2200      	movs	r2, #0
 8011c0a:	2104      	movs	r1, #4
 8011c0c:	f7fd f8de 	bl	800edcc <dwt_writetodevice>
 8011c10:	2500      	movs	r5, #0
 8011c12:	f000 befb 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011c16:	9400      	str	r4, [sp, #0]
 8011c18:	2308      	movs	r3, #8
 8011c1a:	2200      	movs	r2, #0
 8011c1c:	2104      	movs	r1, #4
 8011c1e:	f7fc fc62 	bl	800e4e6 <dwt_readfromdevice>
 8011c22:	2500      	movs	r5, #0
 8011c24:	f000 bef2 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011c28:	2c00      	cmp	r4, #0
 8011c2a:	f000 8767 	beq.w	8012afc <dwt_ioctl+0x1f00>
 8011c2e:	8823      	ldrh	r3, [r4, #0]
 8011c30:	2202      	movs	r2, #2
 8011c32:	210c      	movs	r1, #12
 8011c34:	f7fd f8d5 	bl	800ede2 <dwt_write16bitoffsetreg>
 8011c38:	2500      	movs	r5, #0
 8011c3a:	f000 bee7 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011c3e:	2c00      	cmp	r4, #0
 8011c40:	f000 875e 	beq.w	8012b00 <dwt_ioctl+0x1f04>
 8011c44:	8823      	ldrh	r3, [r4, #0]
 8011c46:	2200      	movs	r2, #0
 8011c48:	210c      	movs	r1, #12
 8011c4a:	f7fd f8ca 	bl	800ede2 <dwt_write16bitoffsetreg>
 8011c4e:	2500      	movs	r5, #0
 8011c50:	f000 bedc 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011c54:	4621      	mov	r1, r4
 8011c56:	f7fd f897 	bl	800ed88 <ull_readrxtimestamp>
 8011c5a:	2500      	movs	r5, #0
 8011c5c:	f000 bed6 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011c60:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8011c62:	7b9b      	ldrb	r3, [r3, #14]
 8011c64:	2b01      	cmp	r3, #1
 8011c66:	d00b      	beq.n	8011c80 <dwt_ioctl+0x1084>
 8011c68:	2b03      	cmp	r3, #3
 8011c6a:	d112      	bne.n	8011c92 <dwt_ioctl+0x1096>
 8011c6c:	9400      	str	r4, [sp, #0]
 8011c6e:	2305      	movs	r3, #5
 8011c70:	2220      	movs	r2, #32
 8011c72:	f44f 11f0 	mov.w	r1, #1966080	; 0x1e0000
 8011c76:	f7fc fc36 	bl	800e4e6 <dwt_readfromdevice>
 8011c7a:	2500      	movs	r5, #0
 8011c7c:	f000 bec6 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011c80:	9400      	str	r4, [sp, #0]
 8011c82:	2305      	movs	r3, #5
 8011c84:	2200      	movs	r2, #0
 8011c86:	4983      	ldr	r1, [pc, #524]	; (8011e94 <dwt_ioctl+0x1298>)
 8011c88:	f7fc fc2d 	bl	800e4e6 <dwt_readfromdevice>
 8011c8c:	2500      	movs	r5, #0
 8011c8e:	f000 bebd 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011c92:	9400      	str	r4, [sp, #0]
 8011c94:	2305      	movs	r3, #5
 8011c96:	2200      	movs	r2, #0
 8011c98:	f44f 2140 	mov.w	r1, #786432	; 0xc0000
 8011c9c:	f7fc fc23 	bl	800e4e6 <dwt_readfromdevice>
 8011ca0:	2500      	movs	r5, #0
 8011ca2:	f000 beb3 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011ca6:	2500      	movs	r5, #0
 8011ca8:	f804 5b01 	strb.w	r5, [r4], #1
 8011cac:	9400      	str	r4, [sp, #0]
 8011cae:	2304      	movs	r3, #4
 8011cb0:	462a      	mov	r2, r5
 8011cb2:	216c      	movs	r1, #108	; 0x6c
 8011cb4:	f7fc fc17 	bl	800e4e6 <dwt_readfromdevice>
 8011cb8:	f000 bea8 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011cbc:	2c00      	cmp	r4, #0
 8011cbe:	f000 8721 	beq.w	8012b04 <dwt_ioctl+0x1f08>
 8011cc2:	2201      	movs	r2, #1
 8011cc4:	2160      	movs	r1, #96	; 0x60
 8011cc6:	f7fc fc18 	bl	800e4fa <dwt_read32bitoffsetreg>
 8011cca:	6020      	str	r0, [r4, #0]
 8011ccc:	2500      	movs	r5, #0
 8011cce:	f000 be9d 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011cd2:	2c00      	cmp	r4, #0
 8011cd4:	f000 8718 	beq.w	8012b08 <dwt_ioctl+0x1f0c>
 8011cd8:	2200      	movs	r2, #0
 8011cda:	2160      	movs	r1, #96	; 0x60
 8011cdc:	f7fc fc0d 	bl	800e4fa <dwt_read32bitoffsetreg>
 8011ce0:	6020      	str	r0, [r4, #0]
 8011ce2:	2500      	movs	r5, #0
 8011ce4:	f000 be92 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011ce8:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8011cea:	7b9b      	ldrb	r3, [r3, #14]
 8011cec:	2b01      	cmp	r3, #1
 8011cee:	d00b      	beq.n	8011d08 <dwt_ioctl+0x110c>
 8011cf0:	2b03      	cmp	r3, #3
 8011cf2:	d112      	bne.n	8011d1a <dwt_ioctl+0x111e>
 8011cf4:	9400      	str	r4, [sp, #0]
 8011cf6:	2305      	movs	r3, #5
 8011cf8:	2228      	movs	r2, #40	; 0x28
 8011cfa:	f44f 11f0 	mov.w	r1, #1966080	; 0x1e0000
 8011cfe:	f7fc fbf2 	bl	800e4e6 <dwt_readfromdevice>
 8011d02:	2500      	movs	r5, #0
 8011d04:	f000 be82 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011d08:	9400      	str	r4, [sp, #0]
 8011d0a:	2305      	movs	r3, #5
 8011d0c:	2200      	movs	r2, #0
 8011d0e:	4962      	ldr	r1, [pc, #392]	; (8011e98 <dwt_ioctl+0x129c>)
 8011d10:	f7fc fbe9 	bl	800e4e6 <dwt_readfromdevice>
 8011d14:	2500      	movs	r5, #0
 8011d16:	f000 be79 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011d1a:	9400      	str	r4, [sp, #0]
 8011d1c:	2305      	movs	r3, #5
 8011d1e:	2200      	movs	r2, #0
 8011d20:	495e      	ldr	r1, [pc, #376]	; (8011e9c <dwt_ioctl+0x12a0>)
 8011d22:	f7fc fbe0 	bl	800e4e6 <dwt_readfromdevice>
 8011d26:	2500      	movs	r5, #0
 8011d28:	f000 be70 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011d2c:	2c00      	cmp	r4, #0
 8011d2e:	f000 86ed 	beq.w	8012b0c <dwt_ioctl+0x1f10>
 8011d32:	2200      	movs	r2, #0
 8011d34:	211c      	movs	r1, #28
 8011d36:	f7fc fbe0 	bl	800e4fa <dwt_read32bitoffsetreg>
 8011d3a:	6020      	str	r0, [r4, #0]
 8011d3c:	2500      	movs	r5, #0
 8011d3e:	f000 be65 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011d42:	2c00      	cmp	r4, #0
 8011d44:	f000 86e4 	beq.w	8012b10 <dwt_ioctl+0x1f14>
 8011d48:	8825      	ldrh	r5, [r4, #0]
 8011d4a:	6867      	ldr	r7, [r4, #4]
 8011d4c:	7a23      	ldrb	r3, [r4, #8]
 8011d4e:	2b00      	cmp	r3, #0
 8011d50:	f000 86e0 	beq.w	8012b14 <dwt_ioctl+0x1f18>
 8011d54:	463c      	mov	r4, r7
 8011d56:	eb07 0783 	add.w	r7, r7, r3, lsl #2
 8011d5a:	4629      	mov	r1, r5
 8011d5c:	4630      	mov	r0, r6
 8011d5e:	f7fd f889 	bl	800ee74 <_dwt_otpread>
 8011d62:	f844 0b04 	str.w	r0, [r4], #4
 8011d66:	3501      	adds	r5, #1
 8011d68:	b2ad      	uxth	r5, r5
 8011d6a:	42bc      	cmp	r4, r7
 8011d6c:	d1f5      	bne.n	8011d5a <dwt_ioctl+0x115e>
 8011d6e:	2500      	movs	r5, #0
 8011d70:	f000 be4c 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011d74:	2c00      	cmp	r4, #0
 8011d76:	f000 86cf 	beq.w	8012b18 <dwt_ioctl+0x1f1c>
 8011d7a:	7821      	ldrb	r1, [r4, #0]
 8011d7c:	f7fd fb86 	bl	800f48c <ull_setplenfine>
 8011d80:	2500      	movs	r5, #0
 8011d82:	f000 be43 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011d86:	f7fe f9bf 	bl	8010108 <ull_run_pgfcal>
 8011d8a:	4605      	mov	r5, r0
 8011d8c:	f000 be3e 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011d90:	4611      	mov	r1, r2
 8011d92:	f7fe fb23 	bl	80103dc <ull_pgf_cal>
 8011d96:	4605      	mov	r5, r0
 8011d98:	f000 be38 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011d9c:	2c00      	cmp	r4, #0
 8011d9e:	f000 86bd 	beq.w	8012b1c <dwt_ioctl+0x1f20>
 8011da2:	78a5      	ldrb	r5, [r4, #2]
 8011da4:	2101      	movs	r1, #1
 8011da6:	f7fd f83b 	bl	800ee20 <ull_force_clocks>
 8011daa:	2100      	movs	r1, #0
 8011dac:	4630      	mov	r0, r6
 8011dae:	f7fd fdbd 	bl	800f92c <ull_enable_rf_tx>
 8011db2:	4630      	mov	r0, r6
 8011db4:	f7fd fdee 	bl	800f994 <ull_enable_rftx_blocks>
 8011db8:	f005 033f 	and.w	r3, r5, #63	; 0x3f
 8011dbc:	2200      	movs	r2, #0
 8011dbe:	4938      	ldr	r1, [pc, #224]	; (8011ea0 <dwt_ioctl+0x12a4>)
 8011dc0:	4630      	mov	r0, r6
 8011dc2:	f7fd fa5d 	bl	800f280 <dwt_write8bitoffsetreg>
 8011dc6:	2301      	movs	r3, #1
 8011dc8:	9300      	str	r3, [sp, #0]
 8011dca:	23ff      	movs	r3, #255	; 0xff
 8011dcc:	2200      	movs	r2, #0
 8011dce:	4935      	ldr	r1, [pc, #212]	; (8011ea4 <dwt_ioctl+0x12a8>)
 8011dd0:	4630      	mov	r0, r6
 8011dd2:	f7fd fee7 	bl	800fba4 <dwt_modify8bitoffsetreg>
 8011dd6:	4f33      	ldr	r7, [pc, #204]	; (8011ea4 <dwt_ioctl+0x12a8>)
 8011dd8:	2500      	movs	r5, #0
 8011dda:	462a      	mov	r2, r5
 8011ddc:	4639      	mov	r1, r7
 8011dde:	4630      	mov	r0, r6
 8011de0:	f7fc fbe0 	bl	800e5a4 <dwt_read8bitoffsetreg>
 8011de4:	f010 0f01 	tst.w	r0, #1
 8011de8:	d1f7      	bne.n	8011dda <dwt_ioctl+0x11de>
 8011dea:	2200      	movs	r2, #0
 8011dec:	492e      	ldr	r1, [pc, #184]	; (8011ea8 <dwt_ioctl+0x12ac>)
 8011dee:	4630      	mov	r0, r6
 8011df0:	f7fc fb99 	bl	800e526 <dwt_read16bitoffsetreg>
 8011df4:	4605      	mov	r5, r0
 8011df6:	4630      	mov	r0, r6
 8011df8:	f7fd f9c0 	bl	800f17c <ull_disable_rftx_blocks>
 8011dfc:	2100      	movs	r1, #0
 8011dfe:	4630      	mov	r0, r6
 8011e00:	f7fd f9c6 	bl	800f190 <ull_disable_rf_tx>
 8011e04:	2105      	movs	r1, #5
 8011e06:	4630      	mov	r0, r6
 8011e08:	f7fd f80a 	bl	800ee20 <ull_force_clocks>
 8011e0c:	f3c5 050b 	ubfx	r5, r5, #0, #12
 8011e10:	8025      	strh	r5, [r4, #0]
 8011e12:	2500      	movs	r5, #0
 8011e14:	f000 bdfa 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011e18:	2102      	movs	r1, #2
 8011e1a:	f7fe f8f3 	bl	8010004 <ull_setdwstate>
 8011e1e:	2101      	movs	r1, #1
 8011e20:	4630      	mov	r0, r6
 8011e22:	f7fe f8ef 	bl	8010004 <ull_setdwstate>
 8011e26:	2432      	movs	r4, #50	; 0x32
 8011e28:	f04f 0814 	mov.w	r8, #20
 8011e2c:	2700      	movs	r7, #0
 8011e2e:	2544      	movs	r5, #68	; 0x44
 8011e30:	4640      	mov	r0, r8
 8011e32:	f7ef fcc8 	bl	80017c6 <deca_usleep>
 8011e36:	463a      	mov	r2, r7
 8011e38:	4629      	mov	r1, r5
 8011e3a:	4630      	mov	r0, r6
 8011e3c:	f7fc fbb2 	bl	800e5a4 <dwt_read8bitoffsetreg>
 8011e40:	f010 0f02 	tst.w	r0, #2
 8011e44:	d105      	bne.n	8011e52 <dwt_ioctl+0x1256>
 8011e46:	1e63      	subs	r3, r4, #1
 8011e48:	f013 04ff 	ands.w	r4, r3, #255	; 0xff
 8011e4c:	d1f0      	bne.n	8011e30 <dwt_ioctl+0x1234>
 8011e4e:	2501      	movs	r5, #1
 8011e50:	e000      	b.n	8011e54 <dwt_ioctl+0x1258>
 8011e52:	2500      	movs	r5, #0
 8011e54:	426d      	negs	r5, r5
 8011e56:	f000 bdd9 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011e5a:	2c00      	cmp	r4, #0
 8011e5c:	f000 8660 	beq.w	8012b20 <dwt_ioctl+0x1f24>
 8011e60:	7823      	ldrb	r3, [r4, #0]
 8011e62:	031b      	lsls	r3, r3, #12
 8011e64:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 8011e68:	7862      	ldrb	r2, [r4, #1]
 8011e6a:	2a01      	cmp	r2, #1
 8011e6c:	bf08      	it	eq
 8011e6e:	f443 7380 	orreq.w	r3, r3, #256	; 0x100
 8011e72:	9300      	str	r3, [sp, #0]
 8011e74:	f46f 43e2 	mvn.w	r3, #28928	; 0x7100
 8011e78:	2200      	movs	r2, #0
 8011e7a:	490c      	ldr	r1, [pc, #48]	; (8011eac <dwt_ioctl+0x12b0>)
 8011e7c:	f7fd fd22 	bl	800f8c4 <dwt_modify32bitoffsetreg>
 8011e80:	2500      	movs	r5, #0
 8011e82:	f000 bdc3 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011e86:	bf00      	nop
 8011e88:	00180034 	.word	0x00180034
 8011e8c:	0018002c 	.word	0x0018002c
 8011e90:	000c0014 	.word	0x000c0014
 8011e94:	00180020 	.word	0x00180020
 8011e98:	00180028 	.word	0x00180028
 8011e9c:	000c0008 	.word	0x000c0008
 8011ea0:	0007001c 	.word	0x0007001c
 8011ea4:	00080010 	.word	0x00080010
 8011ea8:	00080014 	.word	0x00080014
 8011eac:	00070014 	.word	0x00070014
 8011eb0:	2c00      	cmp	r4, #0
 8011eb2:	f000 8637 	beq.w	8012b24 <dwt_ioctl+0x1f28>
 8011eb6:	6862      	ldr	r2, [r4, #4]
 8011eb8:	6821      	ldr	r1, [r4, #0]
 8011eba:	f7fd fe35 	bl	800fb28 <ull_setgpiomode>
 8011ebe:	2500      	movs	r5, #0
 8011ec0:	f000 bda4 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011ec4:	2c00      	cmp	r4, #0
 8011ec6:	f000 862f 	beq.w	8012b28 <dwt_ioctl+0x1f2c>
 8011eca:	8823      	ldrh	r3, [r4, #0]
 8011ecc:	2200      	movs	r2, #0
 8011ece:	49c4      	ldr	r1, [pc, #784]	; (80121e0 <dwt_ioctl+0x15e4>)
 8011ed0:	f7fc ff87 	bl	800ede2 <dwt_write16bitoffsetreg>
 8011ed4:	2500      	movs	r5, #0
 8011ed6:	f000 bd99 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011eda:	2c00      	cmp	r4, #0
 8011edc:	f000 8626 	beq.w	8012b2c <dwt_ioctl+0x1f30>
 8011ee0:	6862      	ldr	r2, [r4, #4]
 8011ee2:	8821      	ldrh	r1, [r4, #0]
 8011ee4:	f7fe faaa 	bl	801043c <ull_setgpiovalue>
 8011ee8:	2500      	movs	r5, #0
 8011eea:	f000 bd8f 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011eee:	2c00      	cmp	r4, #0
 8011ef0:	f000 861e 	beq.w	8012b30 <dwt_ioctl+0x1f34>
 8011ef4:	7865      	ldrb	r5, [r4, #1]
 8011ef6:	7823      	ldrb	r3, [r4, #0]
 8011ef8:	b18b      	cbz	r3, 8011f1e <dwt_ioctl+0x1322>
 8011efa:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8011efc:	2200      	movs	r2, #0
 8011efe:	739a      	strb	r2, [r3, #14]
 8011f00:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8011f04:	2208      	movs	r2, #8
 8011f06:	b37d      	cbz	r5, 8011f68 <dwt_ioctl+0x136c>
 8011f08:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8011f0c:	9200      	str	r2, [sp, #0]
 8011f0e:	2200      	movs	r2, #0
 8011f10:	2110      	movs	r1, #16
 8011f12:	4630      	mov	r0, r6
 8011f14:	f7fd fcd6 	bl	800f8c4 <dwt_modify32bitoffsetreg>
 8011f18:	2500      	movs	r5, #0
 8011f1a:	f000 bd77 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011f1e:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8011f20:	2201      	movs	r2, #1
 8011f22:	739a      	strb	r2, [r3, #14]
 8011f24:	2318      	movs	r3, #24
 8011f26:	2200      	movs	r2, #0
 8011f28:	49ae      	ldr	r1, [pc, #696]	; (80121e4 <dwt_ioctl+0x15e8>)
 8011f2a:	f7fc ffc5 	bl	800eeb8 <dwt_write32bitoffsetreg>
 8011f2e:	23e8      	movs	r3, #232	; 0xe8
 8011f30:	2200      	movs	r2, #0
 8011f32:	49ad      	ldr	r1, [pc, #692]	; (80121e8 <dwt_ioctl+0x15ec>)
 8011f34:	4630      	mov	r0, r6
 8011f36:	f7fc ffbf 	bl	800eeb8 <dwt_write32bitoffsetreg>
 8011f3a:	6d33      	ldr	r3, [r6, #80]	; 0x50
 8011f3c:	7d9b      	ldrb	r3, [r3, #22]
 8011f3e:	085b      	lsrs	r3, r3, #1
 8011f40:	d003      	beq.n	8011f4a <dwt_ioctl+0x134e>
 8011f42:	f06f 0308 	mvn.w	r3, #8
 8011f46:	2200      	movs	r2, #0
 8011f48:	e7dd      	b.n	8011f06 <dwt_ioctl+0x130a>
 8011f4a:	2301      	movs	r3, #1
 8011f4c:	2200      	movs	r2, #0
 8011f4e:	49a7      	ldr	r1, [pc, #668]	; (80121ec <dwt_ioctl+0x15f0>)
 8011f50:	4630      	mov	r0, r6
 8011f52:	f7fd f995 	bl	800f280 <dwt_write8bitoffsetreg>
 8011f56:	6d32      	ldr	r2, [r6, #80]	; 0x50
 8011f58:	7d93      	ldrb	r3, [r2, #22]
 8011f5a:	f043 0302 	orr.w	r3, r3, #2
 8011f5e:	7593      	strb	r3, [r2, #22]
 8011f60:	f06f 0308 	mvn.w	r3, #8
 8011f64:	2200      	movs	r2, #0
 8011f66:	e7ce      	b.n	8011f06 <dwt_ioctl+0x130a>
 8011f68:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8011f6c:	e7ce      	b.n	8011f0c <dwt_ioctl+0x1310>
 8011f6e:	2c00      	cmp	r4, #0
 8011f70:	f000 85e0 	beq.w	8012b34 <dwt_ioctl+0x1f38>
 8011f74:	6823      	ldr	r3, [r4, #0]
 8011f76:	2200      	movs	r2, #0
 8011f78:	2130      	movs	r1, #48	; 0x30
 8011f7a:	f7fc ff9d 	bl	800eeb8 <dwt_write32bitoffsetreg>
 8011f7e:	2500      	movs	r5, #0
 8011f80:	f000 bd44 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011f84:	2c00      	cmp	r4, #0
 8011f86:	f000 85d7 	beq.w	8012b38 <dwt_ioctl+0x1f3c>
 8011f8a:	2200      	movs	r2, #0
 8011f8c:	4629      	mov	r1, r5
 8011f8e:	f7fc fab4 	bl	800e4fa <dwt_read32bitoffsetreg>
 8011f92:	6020      	str	r0, [r4, #0]
 8011f94:	2500      	movs	r5, #0
 8011f96:	f000 bd39 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011f9a:	4623      	mov	r3, r4
 8011f9c:	2200      	movs	r2, #0
 8011f9e:	4629      	mov	r1, r5
 8011fa0:	f7fc ff8a 	bl	800eeb8 <dwt_write32bitoffsetreg>
 8011fa4:	2500      	movs	r5, #0
 8011fa6:	f000 bd31 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011faa:	2c00      	cmp	r4, #0
 8011fac:	f000 85c6 	beq.w	8012b3c <dwt_ioctl+0x1f40>
 8011fb0:	2203      	movs	r2, #3
 8011fb2:	498f      	ldr	r1, [pc, #572]	; (80121f0 <dwt_ioctl+0x15f4>)
 8011fb4:	f7fc faf6 	bl	800e5a4 <dwt_read8bitoffsetreg>
 8011fb8:	f3c0 1002 	ubfx	r0, r0, #4, #3
 8011fbc:	7020      	strb	r0, [r4, #0]
 8011fbe:	2500      	movs	r5, #0
 8011fc0:	f000 bd24 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011fc4:	2c00      	cmp	r4, #0
 8011fc6:	f000 85bb 	beq.w	8012b40 <dwt_ioctl+0x1f44>
 8011fca:	6823      	ldr	r3, [r4, #0]
 8011fcc:	2200      	movs	r2, #0
 8011fce:	2144      	movs	r1, #68	; 0x44
 8011fd0:	f7fc ff72 	bl	800eeb8 <dwt_write32bitoffsetreg>
 8011fd4:	2500      	movs	r5, #0
 8011fd6:	f000 bd19 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011fda:	2c00      	cmp	r4, #0
 8011fdc:	f000 85b2 	beq.w	8012b44 <dwt_ioctl+0x1f48>
 8011fe0:	8823      	ldrh	r3, [r4, #0]
 8011fe2:	2200      	movs	r2, #0
 8011fe4:	2148      	movs	r1, #72	; 0x48
 8011fe6:	f7fc fefc 	bl	800ede2 <dwt_write16bitoffsetreg>
 8011fea:	2500      	movs	r5, #0
 8011fec:	f000 bd0e 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8011ff0:	2c00      	cmp	r4, #0
 8011ff2:	f000 85a9 	beq.w	8012b48 <dwt_ioctl+0x1f4c>
 8011ff6:	2200      	movs	r2, #0
 8011ff8:	2144      	movs	r1, #68	; 0x44
 8011ffa:	f7fc fa7e 	bl	800e4fa <dwt_read32bitoffsetreg>
 8011ffe:	6020      	str	r0, [r4, #0]
 8012000:	2500      	movs	r5, #0
 8012002:	f000 bd03 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8012006:	2c00      	cmp	r4, #0
 8012008:	f000 85a0 	beq.w	8012b4c <dwt_ioctl+0x1f50>
 801200c:	2200      	movs	r2, #0
 801200e:	2148      	movs	r1, #72	; 0x48
 8012010:	f7fc fa89 	bl	800e526 <dwt_read16bitoffsetreg>
 8012014:	6020      	str	r0, [r4, #0]
 8012016:	2500      	movs	r5, #0
 8012018:	f000 bcf8 	b.w	8012a0c <dwt_ioctl+0x1e10>
 801201c:	2c00      	cmp	r4, #0
 801201e:	f000 8597 	beq.w	8012b50 <dwt_ioctl+0x1f54>
 8012022:	7823      	ldrb	r3, [r4, #0]
 8012024:	2200      	movs	r2, #0
 8012026:	4973      	ldr	r1, [pc, #460]	; (80121f4 <dwt_ioctl+0x15f8>)
 8012028:	f7fd f92a 	bl	800f280 <dwt_write8bitoffsetreg>
 801202c:	2500      	movs	r5, #0
 801202e:	f000 bced 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8012032:	2c00      	cmp	r4, #0
 8012034:	f000 858e 	beq.w	8012b54 <dwt_ioctl+0x1f58>
 8012038:	2200      	movs	r2, #0
 801203a:	2144      	movs	r1, #68	; 0x44
 801203c:	f7fc fab2 	bl	800e5a4 <dwt_read8bitoffsetreg>
 8012040:	7020      	strb	r0, [r4, #0]
 8012042:	2500      	movs	r5, #0
 8012044:	f000 bce2 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8012048:	2c00      	cmp	r4, #0
 801204a:	f000 8585 	beq.w	8012b58 <dwt_ioctl+0x1f5c>
 801204e:	f7fd f923 	bl	800f298 <ull_getframelength>
 8012052:	6020      	str	r0, [r4, #0]
 8012054:	2500      	movs	r5, #0
 8012056:	f000 bcd9 	b.w	8012a0c <dwt_ioctl+0x1e10>
 801205a:	2c00      	cmp	r4, #0
 801205c:	f000 857e 	beq.w	8012b5c <dwt_ioctl+0x1f60>
 8012060:	2200      	movs	r2, #0
 8012062:	4965      	ldr	r1, [pc, #404]	; (80121f8 <dwt_ioctl+0x15fc>)
 8012064:	f7fc fa5f 	bl	800e526 <dwt_read16bitoffsetreg>
 8012068:	8020      	strh	r0, [r4, #0]
 801206a:	2500      	movs	r5, #0
 801206c:	f000 bcce 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8012070:	2c00      	cmp	r4, #0
 8012072:	f000 8575 	beq.w	8012b60 <dwt_ioctl+0x1f64>
 8012076:	2200      	movs	r2, #0
 8012078:	4960      	ldr	r1, [pc, #384]	; (80121fc <dwt_ioctl+0x1600>)
 801207a:	f7fc fa3e 	bl	800e4fa <dwt_read32bitoffsetreg>
 801207e:	6020      	str	r0, [r4, #0]
 8012080:	2500      	movs	r5, #0
 8012082:	f000 bcc3 	b.w	8012a0c <dwt_ioctl+0x1e10>
 8012086:	2c00      	cmp	r4, #0
 8012088:	f000 856c 	beq.w	8012b64 <dwt_ioctl+0x1f68>
 801208c:	8823      	ldrh	r3, [r4, #0]
 801208e:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8012092:	9300      	str	r3, [sp, #0]
 8012094:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8012098:	2200      	movs	r2, #0
 801209a:	4958      	ldr	r1, [pc, #352]	; (80121fc <dwt_ioctl+0x1600>)
 801209c:	f7fe f912 	bl	80102c4 <dwt_modify16bitoffsetreg>
 80120a0:	2500      	movs	r5, #0
 80120a2:	f000 bcb3 	b.w	8012a0c <dwt_ioctl+0x1e10>
 80120a6:	2c00      	cmp	r4, #0
 80120a8:	f000 855e 	beq.w	8012b68 <dwt_ioctl+0x1f6c>
 80120ac:	88a7      	ldrh	r7, [r4, #4]
 80120ae:	f8d4 b008 	ldr.w	fp, [r4, #8]
 80120b2:	7b23      	ldrb	r3, [r4, #12]
 80120b4:	9306      	str	r3, [sp, #24]
 80120b6:	6922      	ldr	r2, [r4, #16]
 80120b8:	9204      	str	r2, [sp, #16]
 80120ba:	6962      	ldr	r2, [r4, #20]
 80120bc:	9205      	str	r2, [sp, #20]
 80120be:	f00b 0203 	and.w	r2, fp, #3
 80120c2:	f3cb 0585 	ubfx	r5, fp, #2, #6
 80120c6:	2b05      	cmp	r3, #5
 80120c8:	d147      	bne.n	801215a <dwt_ioctl+0x155e>
 80120ca:	f5b7 7fb1 	cmp.w	r7, #354	; 0x162
 80120ce:	bf28      	it	cs
 80120d0:	f44f 77b1 	movcs.w	r7, #354	; 0x162
 80120d4:	f8df 912c 	ldr.w	r9, [pc, #300]	; 8012204 <dwt_ioctl+0x1608>
 80120d8:	2f04      	cmp	r7, #4
 80120da:	d805      	bhi.n	80120e8 <dwt_ioctl+0x14ec>
 80120dc:	eb09 0305 	add.w	r3, r9, r5
 80120e0:	785b      	ldrb	r3, [r3, #1]
 80120e2:	3b05      	subs	r3, #5
 80120e4:	429f      	cmp	r7, r3
 80120e6:	db40      	blt.n	801216a <dwt_ioctl+0x156e>
 80120e8:	2a01      	cmp	r2, #1
 80120ea:	f200 80c8 	bhi.w	801227e <dwt_ioctl+0x1682>
 80120ee:	4b44      	ldr	r3, [pc, #272]	; (8012200 <dwt_ioctl+0x1604>)
 80120f0:	5c99      	ldrb	r1, [r3, r2]
 80120f2:	463e      	mov	r6, r7
 80120f4:	42b9      	cmp	r1, r7
 80120f6:	f280 80c4 	bge.w	8012282 <dwt_ioctl+0x1686>
 80120fa:	1c50      	adds	r0, r2, #1
 80120fc:	fa53 f080 	uxtab	r0, r3, r0
 8012100:	2300      	movs	r3, #0
 8012102:	440b      	add	r3, r1
 8012104:	b29b      	uxth	r3, r3
 8012106:	3201      	adds	r2, #1
 8012108:	b2d2      	uxtb	r2, r2
 801210a:	2a02      	cmp	r2, #2
 801210c:	d005      	beq.n	801211a <dwt_ioctl+0x151e>
 801210e:	f810 1b01 	ldrb.w	r1, [r0], #1
 8012112:	eba6 0c03 	sub.w	ip, r6, r3
 8012116:	4561      	cmp	r1, ip
 8012118:	dbf3      	blt.n	8012102 <dwt_ioctl+0x1506>
 801211a:	429f      	cmp	r7, r3
 801211c:	bf08      	it	eq
 801211e:	9503      	streq	r5, [sp, #12]
 8012120:	f000 80b4 	beq.w	801228c <dwt_ioctl+0x1690>
 8012124:	f107 0c05 	add.w	ip, r7, #5
 8012128:	fa1f fc8c 	uxth.w	ip, ip
 801212c:	2680      	movs	r6, #128	; 0x80
 801212e:	2100      	movs	r1, #0
 8012130:	9107      	str	r1, [sp, #28]
 8012132:	9103      	str	r1, [sp, #12]
 8012134:	9108      	str	r1, [sp, #32]
 8012136:	2005      	movs	r0, #5
 8012138:	46b8      	mov	r8, r7
 801213a:	4287      	cmp	r7, r0
 801213c:	bf38      	it	cc
 801213e:	4680      	movcc	r8, r0
 8012140:	f1a8 0805 	sub.w	r8, r8, #5
 8012144:	fa1f f888 	uxth.w	r8, r8
 8012148:	f8df a0b4 	ldr.w	sl, [pc, #180]	; 8012200 <dwt_ioctl+0x1604>
 801214c:	f8cd b024 	str.w	fp, [sp, #36]	; 0x24
 8012150:	4683      	mov	fp, r0
 8012152:	4620      	mov	r0, r4
 8012154:	460c      	mov	r4, r1
 8012156:	4686      	mov	lr, r0
 8012158:	e031      	b.n	80121be <dwt_ioctl+0x15c2>
 801215a:	f240 1331 	movw	r3, #305	; 0x131
 801215e:	429f      	cmp	r7, r3
 8012160:	bf28      	it	cs
 8012162:	461f      	movcs	r7, r3
 8012164:	f8df 90a0 	ldr.w	r9, [pc, #160]	; 8012208 <dwt_ioctl+0x160c>
 8012168:	e7b6      	b.n	80120d8 <dwt_ioctl+0x14dc>
 801216a:	2300      	movs	r3, #0
 801216c:	9a05      	ldr	r2, [sp, #20]
 801216e:	8013      	strh	r3, [r2, #0]
 8012170:	9a04      	ldr	r2, [sp, #16]
 8012172:	f8c2 b000 	str.w	fp, [r2]
 8012176:	e098      	b.n	80122aa <dwt_ioctl+0x16ae>
 8012178:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
 801217c:	4674      	mov	r4, lr
 801217e:	2300      	movs	r3, #0
 8012180:	9a05      	ldr	r2, [sp, #20]
 8012182:	8013      	strh	r3, [r2, #0]
 8012184:	9b04      	ldr	r3, [sp, #16]
 8012186:	f8c3 b000 	str.w	fp, [r3]
 801218a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801218e:	e08c      	b.n	80122aa <dwt_ioctl+0x16ae>
 8012190:	fa1f fb80 	uxth.w	fp, r0
 8012194:	9207      	str	r2, [sp, #28]
 8012196:	9503      	str	r5, [sp, #12]
 8012198:	9308      	str	r3, [sp, #32]
 801219a:	2401      	movs	r4, #1
 801219c:	2d3f      	cmp	r5, #63	; 0x3f
 801219e:	d050      	beq.n	8012242 <dwt_ioctl+0x1646>
 80121a0:	2900      	cmp	r1, #0
 80121a2:	d139      	bne.n	8012218 <dwt_ioctl+0x161c>
 80121a4:	3501      	adds	r5, #1
 80121a6:	f005 053f 	and.w	r5, r5, #63	; 0x3f
 80121aa:	f819 0005 	ldrb.w	r0, [r9, r5]
 80121ae:	4403      	add	r3, r0
 80121b0:	b29b      	uxth	r3, r3
 80121b2:	429f      	cmp	r7, r3
 80121b4:	d067      	beq.n	8012286 <dwt_ioctl+0x168a>
 80121b6:	3e01      	subs	r6, #1
 80121b8:	f016 06ff 	ands.w	r6, r6, #255	; 0xff
 80121bc:	d0dc      	beq.n	8012178 <dwt_ioctl+0x157c>
 80121be:	4543      	cmp	r3, r8
 80121c0:	d924      	bls.n	801220c <dwt_ioctl+0x1610>
 80121c2:	4563      	cmp	r3, ip
 80121c4:	d222      	bcs.n	801220c <dwt_ioctl+0x1610>
 80121c6:	1af8      	subs	r0, r7, r3
 80121c8:	b200      	sxth	r0, r0
 80121ca:	2800      	cmp	r0, #0
 80121cc:	bfb8      	it	lt
 80121ce:	4240      	neglt	r0, r0
 80121d0:	4558      	cmp	r0, fp
 80121d2:	dddd      	ble.n	8012190 <dwt_ioctl+0x1594>
 80121d4:	2c00      	cmp	r4, #0
 80121d6:	d0e1      	beq.n	801219c <dwt_ioctl+0x15a0>
 80121d8:	4674      	mov	r4, lr
 80121da:	9a07      	ldr	r2, [sp, #28]
 80121dc:	9b08      	ldr	r3, [sp, #32]
 80121de:	e055      	b.n	801228c <dwt_ioctl+0x1690>
 80121e0:	00050008 	.word	0x00050008
 80121e4:	001f000c 	.word	0x001f000c
 80121e8:	001f0010 	.word	0x001f0010
 80121ec:	00010020 	.word	0x00010020
 80121f0:	00030054 	.word	0x00030054
 80121f4:	00010018 	.word	0x00010018
 80121f8:	0005002c 	.word	0x0005002c
 80121fc:	000e001c 	.word	0x000e001c
 8012200:	08016750 	.word	0x08016750
 8012204:	080166d0 	.word	0x080166d0
 8012208:	08016710 	.word	0x08016710
 801220c:	b984      	cbnz	r4, 8012230 <dwt_ioctl+0x1634>
 801220e:	4563      	cmp	r3, ip
 8012210:	d3c4      	bcc.n	801219c <dwt_ioctl+0x15a0>
 8012212:	b199      	cbz	r1, 801223c <dwt_ioctl+0x1640>
 8012214:	2d3f      	cmp	r5, #63	; 0x3f
 8012216:	d014      	beq.n	8012242 <dwt_ioctl+0x1646>
 8012218:	f819 1005 	ldrb.w	r1, [r9, r5]
 801221c:	1a5b      	subs	r3, r3, r1
 801221e:	b29b      	uxth	r3, r3
 8012220:	1e69      	subs	r1, r5, #1
 8012222:	f001 053f 	and.w	r5, r1, #63	; 0x3f
 8012226:	f011 013f 	ands.w	r1, r1, #63	; 0x3f
 801222a:	bf18      	it	ne
 801222c:	2101      	movne	r1, #1
 801222e:	e7c0      	b.n	80121b2 <dwt_ioctl+0x15b6>
 8012230:	4674      	mov	r4, lr
 8012232:	f819 1005 	ldrb.w	r1, [r9, r5]
 8012236:	1a5b      	subs	r3, r3, r1
 8012238:	b29b      	uxth	r3, r3
 801223a:	e027      	b.n	801228c <dwt_ioctl+0x1690>
 801223c:	4674      	mov	r4, lr
 801223e:	9503      	str	r5, [sp, #12]
 8012240:	e024      	b.n	801228c <dwt_ioctl+0x1690>
 8012242:	2c00      	cmp	r4, #0
 8012244:	d134      	bne.n	80122b0 <dwt_ioctl+0x16b4>
 8012246:	2a03      	cmp	r2, #3
 8012248:	d036      	beq.n	80122b8 <dwt_ioctl+0x16bc>
 801224a:	2a02      	cmp	r2, #2
 801224c:	d009      	beq.n	8012262 <dwt_ioctl+0x1666>
 801224e:	f81a 1002 	ldrb.w	r1, [sl, r2]
 8012252:	1858      	adds	r0, r3, r1
 8012254:	42b8      	cmp	r0, r7
 8012256:	dd0b      	ble.n	8012270 <dwt_ioctl+0x1674>
 8012258:	440b      	add	r3, r1
 801225a:	b29b      	uxth	r3, r3
 801225c:	3201      	adds	r2, #1
 801225e:	b2d2      	uxtb	r2, r2
 8012260:	e7da      	b.n	8012218 <dwt_ioctl+0x161c>
 8012262:	9906      	ldr	r1, [sp, #24]
 8012264:	2909      	cmp	r1, #9
 8012266:	d1f2      	bne.n	801224e <dwt_ioctl+0x1652>
 8012268:	4674      	mov	r4, lr
 801226a:	213f      	movs	r1, #63	; 0x3f
 801226c:	9103      	str	r1, [sp, #12]
 801226e:	e00d      	b.n	801228c <dwt_ioctl+0x1690>
 8012270:	4674      	mov	r4, lr
 8012272:	b283      	uxth	r3, r0
 8012274:	3201      	adds	r2, #1
 8012276:	b2d2      	uxtb	r2, r2
 8012278:	213f      	movs	r1, #63	; 0x3f
 801227a:	9103      	str	r1, [sp, #12]
 801227c:	e006      	b.n	801228c <dwt_ioctl+0x1690>
 801227e:	2300      	movs	r3, #0
 8012280:	e74b      	b.n	801211a <dwt_ioctl+0x151e>
 8012282:	2300      	movs	r3, #0
 8012284:	e749      	b.n	801211a <dwt_ioctl+0x151e>
 8012286:	4674      	mov	r4, lr
 8012288:	9503      	str	r5, [sp, #12]
 801228a:	463b      	mov	r3, r7
 801228c:	9905      	ldr	r1, [sp, #20]
 801228e:	800b      	strh	r3, [r1, #0]
 8012290:	9b03      	ldr	r3, [sp, #12]
 8012292:	ea42 0383 	orr.w	r3, r2, r3, lsl #2
 8012296:	b2db      	uxtb	r3, r3
 8012298:	041a      	lsls	r2, r3, #16
 801229a:	ea42 6203 	orr.w	r2, r2, r3, lsl #24
 801229e:	431a      	orrs	r2, r3
 80122a0:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
 80122a4:	9a04      	ldr	r2, [sp, #16]
 80122a6:	6013      	str	r3, [r2, #0]
 80122a8:	2300      	movs	r3, #0
 80122aa:	6023      	str	r3, [r4, #0]
 80122ac:	2500      	movs	r5, #0
 80122ae:	e3ad      	b.n	8012a0c <dwt_ioctl+0x1e10>
 80122b0:	4674      	mov	r4, lr
 80122b2:	9a07      	ldr	r2, [sp, #28]
 80122b4:	9b08      	ldr	r3, [sp, #32]
 80122b6:	e7e9      	b.n	801228c <dwt_ioctl+0x1690>
 80122b8:	4674      	mov	r4, lr
 80122ba:	213f      	movs	r1, #63	; 0x3f
 80122bc:	9103      	str	r1, [sp, #12]
 80122be:	e7e5      	b.n	801228c <dwt_ioctl+0x1690>
 80122c0:	2c00      	cmp	r4, #0
 80122c2:	f000 8453 	beq.w	8012b6c <dwt_ioctl+0x1f70>
 80122c6:	7827      	ldrb	r7, [r4, #0]
 80122c8:	7864      	ldrb	r4, [r4, #1]
 80122ca:	f7ef fa53 	bl	8001774 <decamutexon>
 80122ce:	4605      	mov	r5, r0
 80122d0:	2c02      	cmp	r4, #2
 80122d2:	d00e      	beq.n	80122f2 <dwt_ioctl+0x16f6>
 80122d4:	2c04      	cmp	r4, #4
 80122d6:	d00c      	beq.n	80122f2 <dwt_ioctl+0x16f6>
 80122d8:	f004 04fd 	and.w	r4, r4, #253	; 0xfd
 80122dc:	2c01      	cmp	r4, #1
 80122de:	d019      	beq.n	8012314 <dwt_ioctl+0x1718>
 80122e0:	43fb      	mvns	r3, r7
 80122e2:	2200      	movs	r2, #0
 80122e4:	9200      	str	r2, [sp, #0]
 80122e6:	b2db      	uxtb	r3, r3
 80122e8:	49c1      	ldr	r1, [pc, #772]	; (80125f0 <dwt_ioctl+0x19f4>)
 80122ea:	4630      	mov	r0, r6
 80122ec:	f7fd fc5a 	bl	800fba4 <dwt_modify8bitoffsetreg>
 80122f0:	e005      	b.n	80122fe <dwt_ioctl+0x1702>
 80122f2:	463b      	mov	r3, r7
 80122f4:	2200      	movs	r2, #0
 80122f6:	49be      	ldr	r1, [pc, #760]	; (80125f0 <dwt_ioctl+0x19f4>)
 80122f8:	4630      	mov	r0, r6
 80122fa:	f7fc ffc1 	bl	800f280 <dwt_write8bitoffsetreg>
 80122fe:	463b      	mov	r3, r7
 8012300:	2200      	movs	r2, #0
 8012302:	49bc      	ldr	r1, [pc, #752]	; (80125f4 <dwt_ioctl+0x19f8>)
 8012304:	4630      	mov	r0, r6
 8012306:	f7fc fdd7 	bl	800eeb8 <dwt_write32bitoffsetreg>
 801230a:	4628      	mov	r0, r5
 801230c:	f7ef fa43 	bl	8001796 <decamutexoff>
 8012310:	2500      	movs	r5, #0
 8012312:	e37b      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012314:	9700      	str	r7, [sp, #0]
 8012316:	23ff      	movs	r3, #255	; 0xff
 8012318:	2200      	movs	r2, #0
 801231a:	49b5      	ldr	r1, [pc, #724]	; (80125f0 <dwt_ioctl+0x19f4>)
 801231c:	4630      	mov	r0, r6
 801231e:	f7fd fc41 	bl	800fba4 <dwt_modify8bitoffsetreg>
 8012322:	e7ec      	b.n	80122fe <dwt_ioctl+0x1702>
 8012324:	2302      	movs	r3, #2
 8012326:	9301      	str	r3, [sp, #4]
 8012328:	2500      	movs	r5, #0
 801232a:	9500      	str	r5, [sp, #0]
 801232c:	462b      	mov	r3, r5
 801232e:	462a      	mov	r2, r5
 8012330:	211a      	movs	r1, #26
 8012332:	f7fc f85a 	bl	800e3ea <dwt_xfer3xxx>
 8012336:	e369      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012338:	f7fe fc4c 	bl	8010bd4 <ull_softreset_fcmd>
 801233c:	2500      	movs	r5, #0
 801233e:	e365      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012340:	f7fe fc34 	bl	8010bac <ull_softreset_no_sema_fcmd>
 8012344:	2500      	movs	r5, #0
 8012346:	e361      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012348:	2302      	movs	r3, #2
 801234a:	9301      	str	r3, [sp, #4]
 801234c:	2500      	movs	r5, #0
 801234e:	9500      	str	r5, [sp, #0]
 8012350:	462b      	mov	r3, r5
 8012352:	462a      	mov	r2, r5
 8012354:	2114      	movs	r1, #20
 8012356:	f7fc f848 	bl	800e3ea <dwt_xfer3xxx>
 801235a:	e357      	b.n	8012a0c <dwt_ioctl+0x1e10>
 801235c:	2402      	movs	r4, #2
 801235e:	9401      	str	r4, [sp, #4]
 8012360:	2500      	movs	r5, #0
 8012362:	9500      	str	r5, [sp, #0]
 8012364:	462b      	mov	r3, r5
 8012366:	462a      	mov	r2, r5
 8012368:	2115      	movs	r1, #21
 801236a:	f7fc f83e 	bl	800e3ea <dwt_xfer3xxx>
 801236e:	9401      	str	r4, [sp, #4]
 8012370:	9500      	str	r5, [sp, #0]
 8012372:	462b      	mov	r3, r5
 8012374:	462a      	mov	r2, r5
 8012376:	2115      	movs	r1, #21
 8012378:	4630      	mov	r0, r6
 801237a:	f7fc f836 	bl	800e3ea <dwt_xfer3xxx>
 801237e:	e345      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012380:	2302      	movs	r3, #2
 8012382:	9301      	str	r3, [sp, #4]
 8012384:	2500      	movs	r5, #0
 8012386:	9500      	str	r5, [sp, #0]
 8012388:	462b      	mov	r3, r5
 801238a:	462a      	mov	r2, r5
 801238c:	2116      	movs	r1, #22
 801238e:	f7fc f82c 	bl	800e3ea <dwt_xfer3xxx>
 8012392:	e33b      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012394:	2c00      	cmp	r4, #0
 8012396:	f000 83eb 	beq.w	8012b70 <dwt_ioctl+0x1f74>
 801239a:	b932      	cbnz	r2, 80123aa <dwt_ioctl+0x17ae>
 801239c:	2200      	movs	r2, #0
 801239e:	f44f 11d0 	mov.w	r1, #1703936	; 0x1a0000
 80123a2:	f7fc f8ff 	bl	800e5a4 <dwt_read8bitoffsetreg>
 80123a6:	7020      	strb	r0, [r4, #0]
 80123a8:	e330      	b.n	8012a0c <dwt_ioctl+0x1e10>
 80123aa:	2201      	movs	r2, #1
 80123ac:	f44f 11d0 	mov.w	r1, #1703936	; 0x1a0000
 80123b0:	f7fc f8f8 	bl	800e5a4 <dwt_read8bitoffsetreg>
 80123b4:	7020      	strb	r0, [r4, #0]
 80123b6:	2500      	movs	r5, #0
 80123b8:	e328      	b.n	8012a0c <dwt_ioctl+0x1e10>
 80123ba:	2c00      	cmp	r4, #0
 80123bc:	f000 83da 	beq.w	8012b74 <dwt_ioctl+0x1f78>
 80123c0:	7824      	ldrb	r4, [r4, #0]
 80123c2:	2200      	movs	r2, #0
 80123c4:	f44f 11d0 	mov.w	r1, #1703936	; 0x1a0000
 80123c8:	f7fc f8ec 	bl	800e5a4 <dwt_read8bitoffsetreg>
 80123cc:	f000 039f 	and.w	r3, r0, #159	; 0x9f
 80123d0:	4323      	orrs	r3, r4
 80123d2:	2200      	movs	r2, #0
 80123d4:	f44f 11d0 	mov.w	r1, #1703936	; 0x1a0000
 80123d8:	4630      	mov	r0, r6
 80123da:	f7fc ff51 	bl	800f280 <dwt_write8bitoffsetreg>
 80123de:	2500      	movs	r5, #0
 80123e0:	e314      	b.n	8012a0c <dwt_ioctl+0x1e10>
 80123e2:	2c00      	cmp	r4, #0
 80123e4:	f000 83c8 	beq.w	8012b78 <dwt_ioctl+0x1f7c>
 80123e8:	7824      	ldrb	r4, [r4, #0]
 80123ea:	f012 05ff 	ands.w	r5, r2, #255	; 0xff
 80123ee:	d01d      	beq.n	801242c <dwt_ioctl+0x1830>
 80123f0:	2d01      	cmp	r5, #1
 80123f2:	f040 83c3 	bne.w	8012b7c <dwt_ioctl+0x1f80>
 80123f6:	2502      	movs	r5, #2
 80123f8:	2201      	movs	r2, #1
 80123fa:	f44f 11d0 	mov.w	r1, #1703936	; 0x1a0000
 80123fe:	4630      	mov	r0, r6
 8012400:	f7fc f8d0 	bl	800e5a4 <dwt_read8bitoffsetreg>
 8012404:	b9a4      	cbnz	r4, 8012430 <dwt_ioctl+0x1834>
 8012406:	ea20 0305 	bic.w	r3, r0, r5
 801240a:	b2db      	uxtb	r3, r3
 801240c:	2201      	movs	r2, #1
 801240e:	f44f 11d0 	mov.w	r1, #1703936	; 0x1a0000
 8012412:	4630      	mov	r0, r6
 8012414:	f7fc ff34 	bl	800f280 <dwt_write8bitoffsetreg>
 8012418:	2200      	movs	r2, #0
 801241a:	2110      	movs	r1, #16
 801241c:	4630      	mov	r0, r6
 801241e:	f7fc f86c 	bl	800e4fa <dwt_read32bitoffsetreg>
 8012422:	f410 1f80 	tst.w	r0, #1048576	; 0x100000
 8012426:	d00a      	beq.n	801243e <dwt_ioctl+0x1842>
 8012428:	2500      	movs	r5, #0
 801242a:	e2ef      	b.n	8012a0c <dwt_ioctl+0x1e10>
 801242c:	2504      	movs	r5, #4
 801242e:	e7e3      	b.n	80123f8 <dwt_ioctl+0x17fc>
 8012430:	2c01      	cmp	r4, #1
 8012432:	f040 83a6 	bne.w	8012b82 <dwt_ioctl+0x1f86>
 8012436:	ea40 0305 	orr.w	r3, r0, r5
 801243a:	b2db      	uxtb	r3, r3
 801243c:	e7e6      	b.n	801240c <dwt_ioctl+0x1810>
 801243e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8012442:	9300      	str	r3, [sp, #0]
 8012444:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8012448:	2200      	movs	r2, #0
 801244a:	2110      	movs	r1, #16
 801244c:	4630      	mov	r0, r6
 801244e:	f7fd fa39 	bl	800f8c4 <dwt_modify32bitoffsetreg>
 8012452:	2500      	movs	r5, #0
 8012454:	e2da      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012456:	2c00      	cmp	r4, #0
 8012458:	f000 8396 	beq.w	8012b88 <dwt_ioctl+0x1f8c>
 801245c:	7823      	ldrb	r3, [r4, #0]
 801245e:	035b      	lsls	r3, r3, #13
 8012460:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8012464:	9300      	str	r3, [sp, #0]
 8012466:	f64d 73ff 	movw	r3, #57343	; 0xdfff
 801246a:	2200      	movs	r2, #0
 801246c:	4962      	ldr	r1, [pc, #392]	; (80125f8 <dwt_ioctl+0x19fc>)
 801246e:	f7fd ff29 	bl	80102c4 <dwt_modify16bitoffsetreg>
 8012472:	2500      	movs	r5, #0
 8012474:	e2ca      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012476:	2c00      	cmp	r4, #0
 8012478:	f000 8388 	beq.w	8012b8c <dwt_ioctl+0x1f90>
 801247c:	7825      	ldrb	r5, [r4, #0]
 801247e:	6862      	ldr	r2, [r4, #4]
 8012480:	2a01      	cmp	r2, #1
 8012482:	bf15      	itete	ne
 8012484:	f46f 3360 	mvnne.w	r3, #229376	; 0x38000
 8012488:	f46f 43e0 	mvneq.w	r3, #28672	; 0x7000
 801248c:	27df      	movne	r7, #223	; 0xdf
 801248e:	27ef      	moveq	r7, #239	; 0xef
 8012490:	bf14      	ite	ne
 8012492:	f04f 0820 	movne.w	r8, #32
 8012496:	f04f 0810 	moveq.w	r8, #16
 801249a:	2400      	movs	r4, #0
 801249c:	9400      	str	r4, [sp, #0]
 801249e:	4622      	mov	r2, r4
 80124a0:	f44f 21a0 	mov.w	r1, #327680	; 0x50000
 80124a4:	f7fd fa0e 	bl	800f8c4 <dwt_modify32bitoffsetreg>
 80124a8:	9400      	str	r4, [sp, #0]
 80124aa:	463b      	mov	r3, r7
 80124ac:	4622      	mov	r2, r4
 80124ae:	4953      	ldr	r1, [pc, #332]	; (80125fc <dwt_ioctl+0x1a00>)
 80124b0:	4630      	mov	r0, r6
 80124b2:	f7fd fb77 	bl	800fba4 <dwt_modify8bitoffsetreg>
 80124b6:	2d01      	cmp	r5, #1
 80124b8:	d002      	beq.n	80124c0 <dwt_ioctl+0x18c4>
 80124ba:	b155      	cbz	r5, 80124d2 <dwt_ioctl+0x18d6>
 80124bc:	2500      	movs	r5, #0
 80124be:	e2a5      	b.n	8012a0c <dwt_ioctl+0x1e10>
 80124c0:	4625      	mov	r5, r4
 80124c2:	9400      	str	r4, [sp, #0]
 80124c4:	463b      	mov	r3, r7
 80124c6:	4622      	mov	r2, r4
 80124c8:	494d      	ldr	r1, [pc, #308]	; (8012600 <dwt_ioctl+0x1a04>)
 80124ca:	4630      	mov	r0, r6
 80124cc:	f7fd fb6a 	bl	800fba4 <dwt_modify8bitoffsetreg>
 80124d0:	e29c      	b.n	8012a0c <dwt_ioctl+0x1e10>
 80124d2:	f8cd 8000 	str.w	r8, [sp]
 80124d6:	23ff      	movs	r3, #255	; 0xff
 80124d8:	2200      	movs	r2, #0
 80124da:	4949      	ldr	r1, [pc, #292]	; (8012600 <dwt_ioctl+0x1a04>)
 80124dc:	4630      	mov	r0, r6
 80124de:	f7fd fb61 	bl	800fba4 <dwt_modify8bitoffsetreg>
 80124e2:	e293      	b.n	8012a0c <dwt_ioctl+0x1e10>
 80124e4:	2c00      	cmp	r4, #0
 80124e6:	f000 8353 	beq.w	8012b90 <dwt_ioctl+0x1f94>
 80124ea:	7822      	ldrb	r2, [r4, #0]
 80124ec:	f012 0f01 	tst.w	r2, #1
 80124f0:	d02c      	beq.n	801254c <dwt_ioctl+0x1950>
 80124f2:	0157      	lsls	r7, r2, #5
 80124f4:	f007 0740 	and.w	r7, r7, #64	; 0x40
 80124f8:	2440      	movs	r4, #64	; 0x40
 80124fa:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80124fe:	f012 0f04 	tst.w	r2, #4
 8012502:	d027      	beq.n	8012554 <dwt_ioctl+0x1958>
 8012504:	f443 0360 	orr.w	r3, r3, #14680064	; 0xe00000
 8012508:	f044 0480 	orr.w	r4, r4, #128	; 0x80
 801250c:	0112      	lsls	r2, r2, #4
 801250e:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8012512:	4317      	orrs	r7, r2
 8012514:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8012518:	9200      	str	r2, [sp, #0]
 801251a:	43db      	mvns	r3, r3
 801251c:	2200      	movs	r2, #0
 801251e:	f44f 21a0 	mov.w	r1, #327680	; 0x50000
 8012522:	4630      	mov	r0, r6
 8012524:	f7fd f9ce 	bl	800f8c4 <dwt_modify32bitoffsetreg>
 8012528:	43e4      	mvns	r4, r4
 801252a:	b2a4      	uxth	r4, r4
 801252c:	2500      	movs	r5, #0
 801252e:	9500      	str	r5, [sp, #0]
 8012530:	4623      	mov	r3, r4
 8012532:	462a      	mov	r2, r5
 8012534:	4931      	ldr	r1, [pc, #196]	; (80125fc <dwt_ioctl+0x1a00>)
 8012536:	4630      	mov	r0, r6
 8012538:	f7fd fec4 	bl	80102c4 <dwt_modify16bitoffsetreg>
 801253c:	9700      	str	r7, [sp, #0]
 801253e:	4623      	mov	r3, r4
 8012540:	462a      	mov	r2, r5
 8012542:	492f      	ldr	r1, [pc, #188]	; (8012600 <dwt_ioctl+0x1a04>)
 8012544:	4630      	mov	r0, r6
 8012546:	f7fd febd 	bl	80102c4 <dwt_modify16bitoffsetreg>
 801254a:	e25f      	b.n	8012a0c <dwt_ioctl+0x1e10>
 801254c:	2700      	movs	r7, #0
 801254e:	463c      	mov	r4, r7
 8012550:	463b      	mov	r3, r7
 8012552:	e7d4      	b.n	80124fe <dwt_ioctl+0x1902>
 8012554:	2200      	movs	r2, #0
 8012556:	e7df      	b.n	8012518 <dwt_ioctl+0x191c>
 8012558:	2308      	movs	r3, #8
 801255a:	9300      	str	r3, [sp, #0]
 801255c:	23ff      	movs	r3, #255	; 0xff
 801255e:	2201      	movs	r2, #1
 8012560:	f44f 2180 	mov.w	r1, #262144	; 0x40000
 8012564:	f7fd fb1e 	bl	800fba4 <dwt_modify8bitoffsetreg>
 8012568:	4c26      	ldr	r4, [pc, #152]	; (8012604 <dwt_ioctl+0x1a08>)
 801256a:	2302      	movs	r3, #2
 801256c:	9300      	str	r3, [sp, #0]
 801256e:	23ff      	movs	r3, #255	; 0xff
 8012570:	2203      	movs	r2, #3
 8012572:	4621      	mov	r1, r4
 8012574:	4630      	mov	r0, r6
 8012576:	f7fd fb15 	bl	800fba4 <dwt_modify8bitoffsetreg>
 801257a:	2500      	movs	r5, #0
 801257c:	9500      	str	r5, [sp, #0]
 801257e:	23f7      	movs	r3, #247	; 0xf7
 8012580:	2201      	movs	r2, #1
 8012582:	f44f 2180 	mov.w	r1, #262144	; 0x40000
 8012586:	4630      	mov	r0, r6
 8012588:	f7fd fb0c 	bl	800fba4 <dwt_modify8bitoffsetreg>
 801258c:	9500      	str	r5, [sp, #0]
 801258e:	23fd      	movs	r3, #253	; 0xfd
 8012590:	2203      	movs	r2, #3
 8012592:	4621      	mov	r1, r4
 8012594:	4630      	mov	r0, r6
 8012596:	f7fd fb05 	bl	800fba4 <dwt_modify8bitoffsetreg>
 801259a:	e237      	b.n	8012a0c <dwt_ioctl+0x1e10>
 801259c:	2c00      	cmp	r4, #0
 801259e:	f000 82f9 	beq.w	8012b94 <dwt_ioctl+0x1f98>
 80125a2:	8863      	ldrh	r3, [r4, #2]
 80125a4:	00db      	lsls	r3, r3, #3
 80125a6:	f403 63ff 	and.w	r3, r3, #2040	; 0x7f8
 80125aa:	7822      	ldrb	r2, [r4, #0]
 80125ac:	b10a      	cbz	r2, 80125b2 <dwt_ioctl+0x19b6>
 80125ae:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80125b2:	9300      	str	r3, [sp, #0]
 80125b4:	f24f 0307 	movw	r3, #61447	; 0xf007
 80125b8:	2200      	movs	r2, #0
 80125ba:	f44f 2180 	mov.w	r1, #262144	; 0x40000
 80125be:	4630      	mov	r0, r6
 80125c0:	f7fd fe80 	bl	80102c4 <dwt_modify16bitoffsetreg>
 80125c4:	2500      	movs	r5, #0
 80125c6:	e221      	b.n	8012a0c <dwt_ioctl+0x1e10>
 80125c8:	2500      	movs	r5, #0
 80125ca:	9500      	str	r5, [sp, #0]
 80125cc:	f64f 33ff 	movw	r3, #64511	; 0xfbff
 80125d0:	462a      	mov	r2, r5
 80125d2:	f44f 1188 	mov.w	r1, #1114112	; 0x110000
 80125d6:	f7fd fe75 	bl	80102c4 <dwt_modify16bitoffsetreg>
 80125da:	e217      	b.n	8012a0c <dwt_ioctl+0x1e10>
 80125dc:	2c00      	cmp	r4, #0
 80125de:	f000 82db 	beq.w	8012b98 <dwt_ioctl+0x1f9c>
 80125e2:	2200      	movs	r2, #0
 80125e4:	4908      	ldr	r1, [pc, #32]	; (8012608 <dwt_ioctl+0x1a0c>)
 80125e6:	f7fb ff9e 	bl	800e526 <dwt_read16bitoffsetreg>
 80125ea:	8020      	strh	r0, [r4, #0]
 80125ec:	2500      	movs	r5, #0
 80125ee:	e20d      	b.n	8012a0c <dwt_ioctl+0x1e10>
 80125f0:	0001001c 	.word	0x0001001c
 80125f4:	00010018 	.word	0x00010018
 80125f8:	000e000c 	.word	0x000e000c
 80125fc:	00050008 	.word	0x00050008
 8012600:	0005000c 	.word	0x0005000c
 8012604:	00110008 	.word	0x00110008
 8012608:	00110048 	.word	0x00110048
 801260c:	2c00      	cmp	r4, #0
 801260e:	f000 82c5 	beq.w	8012b9c <dwt_ioctl+0x1fa0>
 8012612:	7823      	ldrb	r3, [r4, #0]
 8012614:	2b01      	cmp	r3, #1
 8012616:	7862      	ldrb	r2, [r4, #1]
 8012618:	78a3      	ldrb	r3, [r4, #2]
 801261a:	ea4f 23c3 	mov.w	r3, r3, lsl #11
 801261e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8012622:	78e2      	ldrb	r2, [r4, #3]
 8012624:	ea43 3342 	orr.w	r3, r3, r2, lsl #13
 8012628:	7922      	ldrb	r2, [r4, #4]
 801262a:	ea43 3382 	orr.w	r3, r3, r2, lsl #14
 801262e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8012632:	bf0c      	ite	eq
 8012634:	2202      	moveq	r2, #2
 8012636:	2200      	movne	r2, #0
 8012638:	49b6      	ldr	r1, [pc, #728]	; (8012914 <dwt_ioctl+0x1d18>)
 801263a:	f7fc fbd2 	bl	800ede2 <dwt_write16bitoffsetreg>
 801263e:	2500      	movs	r5, #0
 8012640:	e1e4      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012642:	2c00      	cmp	r4, #0
 8012644:	f000 82ac 	beq.w	8012ba0 <dwt_ioctl+0x1fa4>
 8012648:	6863      	ldr	r3, [r4, #4]
 801264a:	7822      	ldrb	r2, [r4, #0]
 801264c:	b13a      	cbz	r2, 801265e <dwt_ioctl+0x1a62>
 801264e:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8012652:	2200      	movs	r2, #0
 8012654:	49b0      	ldr	r1, [pc, #704]	; (8012918 <dwt_ioctl+0x1d1c>)
 8012656:	f7fc fc2f 	bl	800eeb8 <dwt_write32bitoffsetreg>
 801265a:	2500      	movs	r5, #0
 801265c:	e1d6      	b.n	8012a0c <dwt_ioctl+0x1e10>
 801265e:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8012662:	49ae      	ldr	r1, [pc, #696]	; (801291c <dwt_ioctl+0x1d20>)
 8012664:	f7fc fc28 	bl	800eeb8 <dwt_write32bitoffsetreg>
 8012668:	2500      	movs	r5, #0
 801266a:	e1cf      	b.n	8012a0c <dwt_ioctl+0x1e10>
 801266c:	2c00      	cmp	r4, #0
 801266e:	f000 8299 	beq.w	8012ba4 <dwt_ioctl+0x1fa8>
 8012672:	7823      	ldrb	r3, [r4, #0]
 8012674:	2401      	movs	r4, #1
 8012676:	409c      	lsls	r4, r3
 8012678:	b2e4      	uxtb	r4, r4
 801267a:	2310      	movs	r3, #16
 801267c:	9300      	str	r3, [sp, #0]
 801267e:	23ff      	movs	r3, #255	; 0xff
 8012680:	2200      	movs	r2, #0
 8012682:	49a7      	ldr	r1, [pc, #668]	; (8012920 <dwt_ioctl+0x1d24>)
 8012684:	f7fd fa8e 	bl	800fba4 <dwt_modify8bitoffsetreg>
 8012688:	43e3      	mvns	r3, r4
 801268a:	4fa2      	ldr	r7, [pc, #648]	; (8012914 <dwt_ioctl+0x1d18>)
 801268c:	2500      	movs	r5, #0
 801268e:	9500      	str	r5, [sp, #0]
 8012690:	b2db      	uxtb	r3, r3
 8012692:	462a      	mov	r2, r5
 8012694:	4639      	mov	r1, r7
 8012696:	4630      	mov	r0, r6
 8012698:	f7fd fa84 	bl	800fba4 <dwt_modify8bitoffsetreg>
 801269c:	9400      	str	r4, [sp, #0]
 801269e:	23ff      	movs	r3, #255	; 0xff
 80126a0:	462a      	mov	r2, r5
 80126a2:	4639      	mov	r1, r7
 80126a4:	4630      	mov	r0, r6
 80126a6:	f7fd fa7d 	bl	800fba4 <dwt_modify8bitoffsetreg>
 80126aa:	e1af      	b.n	8012a0c <dwt_ioctl+0x1e10>
 80126ac:	2c00      	cmp	r4, #0
 80126ae:	f000 827b 	beq.w	8012ba8 <dwt_ioctl+0x1fac>
 80126b2:	7822      	ldrb	r2, [r4, #0]
 80126b4:	7863      	ldrb	r3, [r4, #1]
 80126b6:	b19b      	cbz	r3, 80126e0 <dwt_ioctl+0x1ae4>
 80126b8:	2a00      	cmp	r2, #0
 80126ba:	f040 8297 	bne.w	8012bec <dwt_ioctl+0x1ff0>
 80126be:	2400      	movs	r4, #0
 80126c0:	9400      	str	r4, [sp, #0]
 80126c2:	f06f 73c0 	mvn.w	r3, #25165824	; 0x1800000
 80126c6:	4622      	mov	r2, r4
 80126c8:	2110      	movs	r1, #16
 80126ca:	f7fd f8fb 	bl	800f8c4 <dwt_modify32bitoffsetreg>
 80126ce:	9400      	str	r4, [sp, #0]
 80126d0:	4b94      	ldr	r3, [pc, #592]	; (8012924 <dwt_ioctl+0x1d28>)
 80126d2:	4622      	mov	r2, r4
 80126d4:	f44f 21a0 	mov.w	r1, #327680	; 0x50000
 80126d8:	4630      	mov	r0, r6
 80126da:	f7fd f8f3 	bl	800f8c4 <dwt_modify32bitoffsetreg>
 80126de:	e017      	b.n	8012710 <dwt_ioctl+0x1b14>
 80126e0:	2a00      	cmp	r2, #0
 80126e2:	f000 8285 	beq.w	8012bf0 <dwt_ioctl+0x1ff4>
 80126e6:	f44f 4500 	mov.w	r5, #32768	; 0x8000
 80126ea:	2400      	movs	r4, #0
 80126ec:	9400      	str	r4, [sp, #0]
 80126ee:	f06f 73c0 	mvn.w	r3, #25165824	; 0x1800000
 80126f2:	4622      	mov	r2, r4
 80126f4:	2110      	movs	r1, #16
 80126f6:	4630      	mov	r0, r6
 80126f8:	f7fd f8e4 	bl	800f8c4 <dwt_modify32bitoffsetreg>
 80126fc:	9500      	str	r5, [sp, #0]
 80126fe:	4b89      	ldr	r3, [pc, #548]	; (8012924 <dwt_ioctl+0x1d28>)
 8012700:	4622      	mov	r2, r4
 8012702:	f44f 21a0 	mov.w	r1, #327680	; 0x50000
 8012706:	4630      	mov	r0, r6
 8012708:	f7fd f8dc 	bl	800f8c4 <dwt_modify32bitoffsetreg>
 801270c:	f04f 74c0 	mov.w	r4, #25165824	; 0x1800000
 8012710:	9400      	str	r4, [sp, #0]
 8012712:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8012716:	2200      	movs	r2, #0
 8012718:	2110      	movs	r1, #16
 801271a:	4630      	mov	r0, r6
 801271c:	f7fd f8d2 	bl	800f8c4 <dwt_modify32bitoffsetreg>
 8012720:	2500      	movs	r5, #0
 8012722:	e173      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012724:	2c00      	cmp	r4, #0
 8012726:	f000 8241 	beq.w	8012bac <dwt_ioctl+0x1fb0>
 801272a:	7823      	ldrb	r3, [r4, #0]
 801272c:	b93b      	cbnz	r3, 801273e <dwt_ioctl+0x1b42>
 801272e:	2500      	movs	r5, #0
 8012730:	9500      	str	r5, [sp, #0]
 8012732:	23df      	movs	r3, #223	; 0xdf
 8012734:	2203      	movs	r2, #3
 8012736:	497c      	ldr	r1, [pc, #496]	; (8012928 <dwt_ioctl+0x1d2c>)
 8012738:	f7fd fa34 	bl	800fba4 <dwt_modify8bitoffsetreg>
 801273c:	e166      	b.n	8012a0c <dwt_ioctl+0x1e10>
 801273e:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8012742:	9300      	str	r3, [sp, #0]
 8012744:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8012748:	2200      	movs	r2, #0
 801274a:	4977      	ldr	r1, [pc, #476]	; (8012928 <dwt_ioctl+0x1d2c>)
 801274c:	f7fd f8ba 	bl	800f8c4 <dwt_modify32bitoffsetreg>
 8012750:	2500      	movs	r5, #0
 8012752:	e15b      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012754:	2c00      	cmp	r4, #0
 8012756:	f000 822b 	beq.w	8012bb0 <dwt_ioctl+0x1fb4>
 801275a:	7823      	ldrb	r3, [r4, #0]
 801275c:	b93b      	cbnz	r3, 801276e <dwt_ioctl+0x1b72>
 801275e:	2500      	movs	r5, #0
 8012760:	9500      	str	r5, [sp, #0]
 8012762:	237f      	movs	r3, #127	; 0x7f
 8012764:	2203      	movs	r2, #3
 8012766:	4971      	ldr	r1, [pc, #452]	; (801292c <dwt_ioctl+0x1d30>)
 8012768:	f7fd fa1c 	bl	800fba4 <dwt_modify8bitoffsetreg>
 801276c:	e14e      	b.n	8012a0c <dwt_ioctl+0x1e10>
 801276e:	2380      	movs	r3, #128	; 0x80
 8012770:	9300      	str	r3, [sp, #0]
 8012772:	23ff      	movs	r3, #255	; 0xff
 8012774:	2203      	movs	r2, #3
 8012776:	496d      	ldr	r1, [pc, #436]	; (801292c <dwt_ioctl+0x1d30>)
 8012778:	f7fd fa14 	bl	800fba4 <dwt_modify8bitoffsetreg>
 801277c:	2500      	movs	r5, #0
 801277e:	e145      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012780:	2c00      	cmp	r4, #0
 8012782:	f000 8217 	beq.w	8012bb4 <dwt_ioctl+0x1fb8>
 8012786:	b2e3      	uxtb	r3, r4
 8012788:	1c9a      	adds	r2, r3, #2
 801278a:	2301      	movs	r3, #1
 801278c:	4093      	lsls	r3, r2
 801278e:	3b01      	subs	r3, #1
 8012790:	b2db      	uxtb	r3, r3
 8012792:	2200      	movs	r2, #0
 8012794:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 8012798:	f7fc fd72 	bl	800f280 <dwt_write8bitoffsetreg>
 801279c:	2500      	movs	r5, #0
 801279e:	e135      	b.n	8012a0c <dwt_ioctl+0x1e10>
 80127a0:	2c00      	cmp	r4, #0
 80127a2:	f000 8209 	beq.w	8012bb8 <dwt_ioctl+0x1fbc>
 80127a6:	7ae3      	ldrb	r3, [r4, #11]
 80127a8:	2b00      	cmp	r3, #0
 80127aa:	f000 8207 	beq.w	8012bbc <dwt_ioctl+0x1fc0>
 80127ae:	7b63      	ldrb	r3, [r4, #13]
 80127b0:	2b01      	cmp	r3, #1
 80127b2:	7b20      	ldrb	r0, [r4, #12]
 80127b4:	bf94      	ite	ls
 80127b6:	2203      	movls	r2, #3
 80127b8:	2204      	movhi	r2, #4
 80127ba:	2110      	movs	r1, #16
 80127bc:	4b5c      	ldr	r3, [pc, #368]	; (8012930 <dwt_ioctl+0x1d34>)
 80127be:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
 80127c2:	f7fb fdf5 	bl	800e3b0 <get_sts_mnth>
 80127c6:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 80127ca:	9000      	str	r0, [sp, #0]
 80127cc:	f64f 7380 	movw	r3, #65408	; 0xff80
 80127d0:	2202      	movs	r2, #2
 80127d2:	4958      	ldr	r1, [pc, #352]	; (8012934 <dwt_ioctl+0x1d38>)
 80127d4:	4630      	mov	r0, r6
 80127d6:	f7fd fd75 	bl	80102c4 <dwt_modify16bitoffsetreg>
 80127da:	2394      	movs	r3, #148	; 0x94
 80127dc:	2200      	movs	r2, #0
 80127de:	4956      	ldr	r1, [pc, #344]	; (8012938 <dwt_ioctl+0x1d3c>)
 80127e0:	4630      	mov	r0, r6
 80127e2:	f7fc fd4d 	bl	800f280 <dwt_write8bitoffsetreg>
 80127e6:	2500      	movs	r5, #0
 80127e8:	e110      	b.n	8012a0c <dwt_ioctl+0x1e10>
 80127ea:	2c00      	cmp	r4, #0
 80127ec:	f000 81e8 	beq.w	8012bc0 <dwt_ioctl+0x1fc4>
 80127f0:	2200      	movs	r2, #0
 80127f2:	4952      	ldr	r1, [pc, #328]	; (801293c <dwt_ioctl+0x1d40>)
 80127f4:	f7fb fe81 	bl	800e4fa <dwt_read32bitoffsetreg>
 80127f8:	6020      	str	r0, [r4, #0]
 80127fa:	2500      	movs	r5, #0
 80127fc:	e106      	b.n	8012a0c <dwt_ioctl+0x1e10>
 80127fe:	2c00      	cmp	r4, #0
 8012800:	f000 81e0 	beq.w	8012bc4 <dwt_ioctl+0x1fc8>
 8012804:	2200      	movs	r2, #0
 8012806:	494e      	ldr	r1, [pc, #312]	; (8012940 <dwt_ioctl+0x1d44>)
 8012808:	f7fb fe77 	bl	800e4fa <dwt_read32bitoffsetreg>
 801280c:	6020      	str	r0, [r4, #0]
 801280e:	2500      	movs	r5, #0
 8012810:	e0fc      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012812:	2c00      	cmp	r4, #0
 8012814:	f000 81d8 	beq.w	8012bc8 <dwt_ioctl+0x1fcc>
 8012818:	f44f 13a8 	mov.w	r3, #1376256	; 0x150000
 801281c:	6023      	str	r3, [r4, #0]
 801281e:	2500      	movs	r5, #0
 8012820:	e0f4      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012822:	2c00      	cmp	r4, #0
 8012824:	f000 81d2 	beq.w	8012bcc <dwt_ioctl+0x1fd0>
 8012828:	2500      	movs	r5, #0
 801282a:	950a      	str	r5, [sp, #40]	; 0x28
 801282c:	af0c      	add	r7, sp, #48	; 0x30
 801282e:	2319      	movs	r3, #25
 8012830:	f847 3d04 	str.w	r3, [r7, #-4]!
 8012834:	9700      	str	r7, [sp, #0]
 8012836:	2304      	movs	r3, #4
 8012838:	462a      	mov	r2, r5
 801283a:	4942      	ldr	r1, [pc, #264]	; (8012944 <dwt_ioctl+0x1d48>)
 801283c:	f7fc fac6 	bl	800edcc <dwt_writetodevice>
 8012840:	f641 7348 	movw	r3, #8008	; 0x1f48
 8012844:	930b      	str	r3, [sp, #44]	; 0x2c
 8012846:	9700      	str	r7, [sp, #0]
 8012848:	2304      	movs	r3, #4
 801284a:	462a      	mov	r2, r5
 801284c:	493e      	ldr	r1, [pc, #248]	; (8012948 <dwt_ioctl+0x1d4c>)
 801284e:	4630      	mov	r0, r6
 8012850:	f7fc fabc 	bl	800edcc <dwt_writetodevice>
 8012854:	ab0a      	add	r3, sp, #40	; 0x28
 8012856:	9300      	str	r3, [sp, #0]
 8012858:	2304      	movs	r3, #4
 801285a:	462a      	mov	r2, r5
 801285c:	f44f 11e8 	mov.w	r1, #1900544	; 0x1d0000
 8012860:	4630      	mov	r0, r6
 8012862:	f7fb fe40 	bl	800e4e6 <dwt_readfromdevice>
 8012866:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012868:	6023      	str	r3, [r4, #0]
 801286a:	e0cf      	b.n	8012a0c <dwt_ioctl+0x1e10>
 801286c:	2c00      	cmp	r4, #0
 801286e:	f000 81af 	beq.w	8012bd0 <dwt_ioctl+0x1fd4>
 8012872:	2200      	movs	r2, #0
 8012874:	4935      	ldr	r1, [pc, #212]	; (801294c <dwt_ioctl+0x1d50>)
 8012876:	f7fb fe40 	bl	800e4fa <dwt_read32bitoffsetreg>
 801287a:	b280      	uxth	r0, r0
 801287c:	6020      	str	r0, [r4, #0]
 801287e:	2200      	movs	r2, #0
 8012880:	4933      	ldr	r1, [pc, #204]	; (8012950 <dwt_ioctl+0x1d54>)
 8012882:	4630      	mov	r0, r6
 8012884:	f7fb fe39 	bl	800e4fa <dwt_read32bitoffsetreg>
 8012888:	0d43      	lsrs	r3, r0, #21
 801288a:	019b      	lsls	r3, r3, #6
 801288c:	b29b      	uxth	r3, r3
 801288e:	6063      	str	r3, [r4, #4]
 8012890:	2500      	movs	r5, #0
 8012892:	e0bb      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012894:	2c00      	cmp	r4, #0
 8012896:	f000 819d 	beq.w	8012bd4 <dwt_ioctl+0x1fd8>
 801289a:	7d63      	ldrb	r3, [r4, #21]
 801289c:	b133      	cbz	r3, 80128ac <dwt_ioctl+0x1cb0>
 801289e:	2b01      	cmp	r3, #1
 80128a0:	d062      	beq.n	8012968 <dwt_ioctl+0x1d6c>
 80128a2:	2b02      	cmp	r3, #2
 80128a4:	f000 8089 	beq.w	80129ba <dwt_ioctl+0x1dbe>
 80128a8:	23ff      	movs	r3, #255	; 0xff
 80128aa:	e02f      	b.n	801290c <dwt_ioctl+0x1d10>
 80128ac:	2200      	movs	r2, #0
 80128ae:	4929      	ldr	r1, [pc, #164]	; (8012954 <dwt_ioctl+0x1d58>)
 80128b0:	f7fb fe23 	bl	800e4fa <dwt_read32bitoffsetreg>
 80128b4:	f3c0 000b 	ubfx	r0, r0, #0, #12
 80128b8:	6020      	str	r0, [r4, #0]
 80128ba:	2200      	movs	r2, #0
 80128bc:	4926      	ldr	r1, [pc, #152]	; (8012958 <dwt_ioctl+0x1d5c>)
 80128be:	4630      	mov	r0, r6
 80128c0:	f7fb fe1b 	bl	800e4fa <dwt_read32bitoffsetreg>
 80128c4:	f3c0 0015 	ubfx	r0, r0, #0, #22
 80128c8:	6060      	str	r0, [r4, #4]
 80128ca:	2200      	movs	r2, #0
 80128cc:	4923      	ldr	r1, [pc, #140]	; (801295c <dwt_ioctl+0x1d60>)
 80128ce:	4630      	mov	r0, r6
 80128d0:	f7fb fe13 	bl	800e4fa <dwt_read32bitoffsetreg>
 80128d4:	f3c0 0015 	ubfx	r0, r0, #0, #22
 80128d8:	60a0      	str	r0, [r4, #8]
 80128da:	2200      	movs	r2, #0
 80128dc:	4920      	ldr	r1, [pc, #128]	; (8012960 <dwt_ioctl+0x1d64>)
 80128de:	4630      	mov	r0, r6
 80128e0:	f7fb fe0b 	bl	800e4fa <dwt_read32bitoffsetreg>
 80128e4:	f3c0 0015 	ubfx	r0, r0, #0, #22
 80128e8:	60e0      	str	r0, [r4, #12]
 80128ea:	2200      	movs	r2, #0
 80128ec:	491d      	ldr	r1, [pc, #116]	; (8012964 <dwt_ioctl+0x1d68>)
 80128ee:	4630      	mov	r0, r6
 80128f0:	f7fb fe03 	bl	800e4fa <dwt_read32bitoffsetreg>
 80128f4:	f3c0 0013 	ubfx	r0, r0, #0, #20
 80128f8:	6120      	str	r0, [r4, #16]
 80128fa:	2203      	movs	r2, #3
 80128fc:	490f      	ldr	r1, [pc, #60]	; (801293c <dwt_ioctl+0x1d40>)
 80128fe:	4630      	mov	r0, r6
 8012900:	f7fb fe50 	bl	800e5a4 <dwt_read8bitoffsetreg>
 8012904:	f3c0 1002 	ubfx	r0, r0, #4, #3
 8012908:	7520      	strb	r0, [r4, #20]
 801290a:	2300      	movs	r3, #0
 801290c:	75a3      	strb	r3, [r4, #22]
 801290e:	2500      	movs	r5, #0
 8012910:	e07c      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012912:	bf00      	nop
 8012914:	0011003c 	.word	0x0011003c
 8012918:	00110044 	.word	0x00110044
 801291c:	00110040 	.word	0x00110040
 8012920:	00070048 	.word	0x00070048
 8012924:	f7fc0fff 	.word	0xf7fc0fff
 8012928:	000f0028 	.word	0x000f0028
 801292c:	0007001c 	.word	0x0007001c
 8012930:	0801675c 	.word	0x0801675c
 8012934:	000e0014 	.word	0x000e0014
 8012938:	000e0018 	.word	0x000e0018
 801293c:	00030054 	.word	0x00030054
 8012940:	000f004c 	.word	0x000f004c
 8012944:	001f0004 	.word	0x001f0004
 8012948:	001f0008 	.word	0x001f0008
 801294c:	000c0048 	.word	0x000c0048
 8012950:	000c0028 	.word	0x000c0028
 8012954:	000c0058 	.word	0x000c0058
 8012958:	000c0030 	.word	0x000c0030
 801295c:	000c0034 	.word	0x000c0034
 8012960:	000c0038 	.word	0x000c0038
 8012964:	000c002c 	.word	0x000c002c
 8012968:	2200      	movs	r2, #0
 801296a:	49aa      	ldr	r1, [pc, #680]	; (8012c14 <dwt_ioctl+0x2018>)
 801296c:	f7fb fdc5 	bl	800e4fa <dwt_read32bitoffsetreg>
 8012970:	f3c0 000b 	ubfx	r0, r0, #0, #12
 8012974:	6020      	str	r0, [r4, #0]
 8012976:	2200      	movs	r2, #0
 8012978:	49a7      	ldr	r1, [pc, #668]	; (8012c18 <dwt_ioctl+0x201c>)
 801297a:	4630      	mov	r0, r6
 801297c:	f7fb fdbd 	bl	800e4fa <dwt_read32bitoffsetreg>
 8012980:	f3c0 0015 	ubfx	r0, r0, #0, #22
 8012984:	6060      	str	r0, [r4, #4]
 8012986:	2200      	movs	r2, #0
 8012988:	49a4      	ldr	r1, [pc, #656]	; (8012c1c <dwt_ioctl+0x2020>)
 801298a:	4630      	mov	r0, r6
 801298c:	f7fb fdb5 	bl	800e4fa <dwt_read32bitoffsetreg>
 8012990:	f3c0 0015 	ubfx	r0, r0, #0, #22
 8012994:	60a0      	str	r0, [r4, #8]
 8012996:	2200      	movs	r2, #0
 8012998:	f44f 2150 	mov.w	r1, #851968	; 0xd0000
 801299c:	4630      	mov	r0, r6
 801299e:	f7fb fdac 	bl	800e4fa <dwt_read32bitoffsetreg>
 80129a2:	f3c0 0015 	ubfx	r0, r0, #0, #22
 80129a6:	60e0      	str	r0, [r4, #12]
 80129a8:	2200      	movs	r2, #0
 80129aa:	499d      	ldr	r1, [pc, #628]	; (8012c20 <dwt_ioctl+0x2024>)
 80129ac:	4630      	mov	r0, r6
 80129ae:	f7fb fda4 	bl	800e4fa <dwt_read32bitoffsetreg>
 80129b2:	f3c0 0013 	ubfx	r0, r0, #0, #20
 80129b6:	6120      	str	r0, [r4, #16]
 80129b8:	e79f      	b.n	80128fa <dwt_ioctl+0x1cfe>
 80129ba:	2200      	movs	r2, #0
 80129bc:	4999      	ldr	r1, [pc, #612]	; (8012c24 <dwt_ioctl+0x2028>)
 80129be:	f7fb fd9c 	bl	800e4fa <dwt_read32bitoffsetreg>
 80129c2:	f3c0 000b 	ubfx	r0, r0, #0, #12
 80129c6:	6020      	str	r0, [r4, #0]
 80129c8:	2200      	movs	r2, #0
 80129ca:	4997      	ldr	r1, [pc, #604]	; (8012c28 <dwt_ioctl+0x202c>)
 80129cc:	4630      	mov	r0, r6
 80129ce:	f7fb fd94 	bl	800e4fa <dwt_read32bitoffsetreg>
 80129d2:	f3c0 0015 	ubfx	r0, r0, #0, #22
 80129d6:	6060      	str	r0, [r4, #4]
 80129d8:	2200      	movs	r2, #0
 80129da:	4994      	ldr	r1, [pc, #592]	; (8012c2c <dwt_ioctl+0x2030>)
 80129dc:	4630      	mov	r0, r6
 80129de:	f7fb fd8c 	bl	800e4fa <dwt_read32bitoffsetreg>
 80129e2:	f3c0 0015 	ubfx	r0, r0, #0, #22
 80129e6:	60a0      	str	r0, [r4, #8]
 80129e8:	2200      	movs	r2, #0
 80129ea:	4991      	ldr	r1, [pc, #580]	; (8012c30 <dwt_ioctl+0x2034>)
 80129ec:	4630      	mov	r0, r6
 80129ee:	f7fb fd84 	bl	800e4fa <dwt_read32bitoffsetreg>
 80129f2:	f3c0 0015 	ubfx	r0, r0, #0, #22
 80129f6:	60e0      	str	r0, [r4, #12]
 80129f8:	2200      	movs	r2, #0
 80129fa:	498e      	ldr	r1, [pc, #568]	; (8012c34 <dwt_ioctl+0x2038>)
 80129fc:	4630      	mov	r0, r6
 80129fe:	f7fb fd7c 	bl	800e4fa <dwt_read32bitoffsetreg>
 8012a02:	f3c0 0013 	ubfx	r0, r0, #0, #20
 8012a06:	6120      	str	r0, [r4, #16]
 8012a08:	e777      	b.n	80128fa <dwt_ioctl+0x1cfe>
 8012a0a:	2500      	movs	r5, #0
 8012a0c:	4628      	mov	r0, r5
 8012a0e:	b00d      	add	sp, #52	; 0x34
 8012a10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012a14:	2500      	movs	r5, #0
 8012a16:	e7f9      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012a18:	2500      	movs	r5, #0
 8012a1a:	e7f7      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012a1c:	2500      	movs	r5, #0
 8012a1e:	e7f5      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012a20:	2500      	movs	r5, #0
 8012a22:	e7f3      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012a24:	2500      	movs	r5, #0
 8012a26:	e7f1      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012a28:	2500      	movs	r5, #0
 8012a2a:	e7ef      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012a2c:	2500      	movs	r5, #0
 8012a2e:	e7ed      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012a30:	2500      	movs	r5, #0
 8012a32:	e7eb      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012a34:	2500      	movs	r5, #0
 8012a36:	e7e9      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012a38:	2500      	movs	r5, #0
 8012a3a:	e7e7      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012a3c:	2500      	movs	r5, #0
 8012a3e:	e7e5      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012a40:	2500      	movs	r5, #0
 8012a42:	e7e3      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012a44:	2500      	movs	r5, #0
 8012a46:	e7e1      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012a48:	2500      	movs	r5, #0
 8012a4a:	e7df      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012a4c:	2500      	movs	r5, #0
 8012a4e:	e7dd      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012a50:	2500      	movs	r5, #0
 8012a52:	e7db      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012a54:	2500      	movs	r5, #0
 8012a56:	e7d9      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012a58:	2500      	movs	r5, #0
 8012a5a:	e7d7      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012a5c:	2500      	movs	r5, #0
 8012a5e:	e7d5      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012a60:	2500      	movs	r5, #0
 8012a62:	e7d3      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012a64:	2500      	movs	r5, #0
 8012a66:	e7d1      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012a68:	2500      	movs	r5, #0
 8012a6a:	e7cf      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012a6c:	2500      	movs	r5, #0
 8012a6e:	e7cd      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012a70:	2500      	movs	r5, #0
 8012a72:	e7cb      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012a74:	2500      	movs	r5, #0
 8012a76:	e7c9      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012a78:	2500      	movs	r5, #0
 8012a7a:	e7c7      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012a7c:	2500      	movs	r5, #0
 8012a7e:	e7c5      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012a80:	2500      	movs	r5, #0
 8012a82:	e7c3      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012a84:	2500      	movs	r5, #0
 8012a86:	e7c1      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012a88:	2500      	movs	r5, #0
 8012a8a:	e7bf      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012a8c:	2500      	movs	r5, #0
 8012a8e:	e7bd      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012a90:	2500      	movs	r5, #0
 8012a92:	e7bb      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012a94:	2500      	movs	r5, #0
 8012a96:	e7b9      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012a98:	2500      	movs	r5, #0
 8012a9a:	e7b7      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012a9c:	2500      	movs	r5, #0
 8012a9e:	e7b5      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012aa0:	2500      	movs	r5, #0
 8012aa2:	e7b3      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012aa4:	2500      	movs	r5, #0
 8012aa6:	e7b1      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012aa8:	2500      	movs	r5, #0
 8012aaa:	e7af      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012aac:	2500      	movs	r5, #0
 8012aae:	e7ad      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012ab0:	2500      	movs	r5, #0
 8012ab2:	e7ab      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012ab4:	2500      	movs	r5, #0
 8012ab6:	e7a9      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012ab8:	2500      	movs	r5, #0
 8012aba:	e7a7      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012abc:	2500      	movs	r5, #0
 8012abe:	e7a5      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012ac0:	2500      	movs	r5, #0
 8012ac2:	e7a3      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012ac4:	2500      	movs	r5, #0
 8012ac6:	e7a1      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012ac8:	2500      	movs	r5, #0
 8012aca:	e79f      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012acc:	2500      	movs	r5, #0
 8012ace:	e79d      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012ad0:	2500      	movs	r5, #0
 8012ad2:	e79b      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012ad4:	2500      	movs	r5, #0
 8012ad6:	e799      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012ad8:	2500      	movs	r5, #0
 8012ada:	e797      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012adc:	2500      	movs	r5, #0
 8012ade:	e795      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012ae0:	2500      	movs	r5, #0
 8012ae2:	e793      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012ae4:	2500      	movs	r5, #0
 8012ae6:	e791      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012ae8:	2500      	movs	r5, #0
 8012aea:	e78f      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012aec:	2500      	movs	r5, #0
 8012aee:	e78d      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012af0:	2500      	movs	r5, #0
 8012af2:	e78b      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012af4:	2500      	movs	r5, #0
 8012af6:	e789      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012af8:	2500      	movs	r5, #0
 8012afa:	e787      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012afc:	2500      	movs	r5, #0
 8012afe:	e785      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012b00:	2500      	movs	r5, #0
 8012b02:	e783      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012b04:	2500      	movs	r5, #0
 8012b06:	e781      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012b08:	2500      	movs	r5, #0
 8012b0a:	e77f      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012b0c:	2500      	movs	r5, #0
 8012b0e:	e77d      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012b10:	2500      	movs	r5, #0
 8012b12:	e77b      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012b14:	2500      	movs	r5, #0
 8012b16:	e779      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012b18:	2500      	movs	r5, #0
 8012b1a:	e777      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012b1c:	2500      	movs	r5, #0
 8012b1e:	e775      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012b20:	2500      	movs	r5, #0
 8012b22:	e773      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012b24:	2500      	movs	r5, #0
 8012b26:	e771      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012b28:	2500      	movs	r5, #0
 8012b2a:	e76f      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012b2c:	2500      	movs	r5, #0
 8012b2e:	e76d      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012b30:	2500      	movs	r5, #0
 8012b32:	e76b      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012b34:	2500      	movs	r5, #0
 8012b36:	e769      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012b38:	2500      	movs	r5, #0
 8012b3a:	e767      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012b3c:	2500      	movs	r5, #0
 8012b3e:	e765      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012b40:	2500      	movs	r5, #0
 8012b42:	e763      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012b44:	2500      	movs	r5, #0
 8012b46:	e761      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012b48:	2500      	movs	r5, #0
 8012b4a:	e75f      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012b4c:	2500      	movs	r5, #0
 8012b4e:	e75d      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012b50:	2500      	movs	r5, #0
 8012b52:	e75b      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012b54:	2500      	movs	r5, #0
 8012b56:	e759      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012b58:	2500      	movs	r5, #0
 8012b5a:	e757      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012b5c:	2500      	movs	r5, #0
 8012b5e:	e755      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012b60:	2500      	movs	r5, #0
 8012b62:	e753      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012b64:	2500      	movs	r5, #0
 8012b66:	e751      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012b68:	2500      	movs	r5, #0
 8012b6a:	e74f      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012b6c:	2500      	movs	r5, #0
 8012b6e:	e74d      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012b70:	2500      	movs	r5, #0
 8012b72:	e74b      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012b74:	2500      	movs	r5, #0
 8012b76:	e749      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012b78:	2500      	movs	r5, #0
 8012b7a:	e747      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012b7c:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8012b80:	e744      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012b82:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8012b86:	e741      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012b88:	2500      	movs	r5, #0
 8012b8a:	e73f      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012b8c:	2500      	movs	r5, #0
 8012b8e:	e73d      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012b90:	2500      	movs	r5, #0
 8012b92:	e73b      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012b94:	2500      	movs	r5, #0
 8012b96:	e739      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012b98:	2500      	movs	r5, #0
 8012b9a:	e737      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012b9c:	2500      	movs	r5, #0
 8012b9e:	e735      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012ba0:	2500      	movs	r5, #0
 8012ba2:	e733      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012ba4:	2500      	movs	r5, #0
 8012ba6:	e731      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012ba8:	2500      	movs	r5, #0
 8012baa:	e72f      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012bac:	2500      	movs	r5, #0
 8012bae:	e72d      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012bb0:	2500      	movs	r5, #0
 8012bb2:	e72b      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012bb4:	2500      	movs	r5, #0
 8012bb6:	e729      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012bb8:	2500      	movs	r5, #0
 8012bba:	e727      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012bbc:	2500      	movs	r5, #0
 8012bbe:	e725      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012bc0:	2500      	movs	r5, #0
 8012bc2:	e723      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012bc4:	2500      	movs	r5, #0
 8012bc6:	e721      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012bc8:	2500      	movs	r5, #0
 8012bca:	e71f      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012bcc:	2500      	movs	r5, #0
 8012bce:	e71d      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012bd0:	2500      	movs	r5, #0
 8012bd2:	e71b      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012bd4:	2500      	movs	r5, #0
 8012bd6:	e719      	b.n	8012a0c <dwt_ioctl+0x1e10>
 8012bd8:	f899 3011 	ldrb.w	r3, [r9, #17]
 8012bdc:	1e5a      	subs	r2, r3, #1
 8012bde:	b2d2      	uxtb	r2, r2
 8012be0:	2a01      	cmp	r2, #1
 8012be2:	f67e ae60 	bls.w	80118a6 <dwt_ioctl+0xcaa>
 8012be6:	2202      	movs	r2, #2
 8012be8:	f7fe be07 	b.w	80117fa <dwt_ioctl+0xbfe>
 8012bec:	4d12      	ldr	r5, [pc, #72]	; (8012c38 <dwt_ioctl+0x203c>)
 8012bee:	e57c      	b.n	80126ea <dwt_ioctl+0x1aee>
 8012bf0:	2400      	movs	r4, #0
 8012bf2:	9400      	str	r4, [sp, #0]
 8012bf4:	f06f 73c0 	mvn.w	r3, #25165824	; 0x1800000
 8012bf8:	4622      	mov	r2, r4
 8012bfa:	2110      	movs	r1, #16
 8012bfc:	f7fc fe62 	bl	800f8c4 <dwt_modify32bitoffsetreg>
 8012c00:	9400      	str	r4, [sp, #0]
 8012c02:	4b0e      	ldr	r3, [pc, #56]	; (8012c3c <dwt_ioctl+0x2040>)
 8012c04:	4622      	mov	r2, r4
 8012c06:	f44f 21a0 	mov.w	r1, #327680	; 0x50000
 8012c0a:	4630      	mov	r0, r6
 8012c0c:	f7fc fe5a 	bl	800f8c4 <dwt_modify32bitoffsetreg>
 8012c10:	e57e      	b.n	8012710 <dwt_ioctl+0x1b14>
 8012c12:	bf00      	nop
 8012c14:	000d0020 	.word	0x000d0020
 8012c18:	000c0064 	.word	0x000c0064
 8012c1c:	000c0068 	.word	0x000c0068
 8012c20:	000c0060 	.word	0x000c0060
 8012c24:	000d0068 	.word	0x000d0068
 8012c28:	000d0040 	.word	0x000d0040
 8012c2c:	000d0044 	.word	0x000d0044
 8012c30:	000d0048 	.word	0x000d0048
 8012c34:	000d003c 	.word	0x000d003c
 8012c38:	08001000 	.word	0x08001000
 8012c3c:	f7fc0fff 	.word	0xf7fc0fff

08012c40 <_init>:
 8012c40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012c42:	b085      	sub	sp, #20
 8012c44:	4604      	mov	r4, r0
 8012c46:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8012c48:	6819      	ldr	r1, [r3, #0]
 8012c4a:	f7fd fea1 	bl	8010990 <ull_initialise>
 8012c4e:	4606      	mov	r6, r0
 8012c50:	6823      	ldr	r3, [r4, #0]
 8012c52:	691b      	ldr	r3, [r3, #16]
 8012c54:	4798      	blx	r3
 8012c56:	ab03      	add	r3, sp, #12
 8012c58:	2200      	movs	r2, #0
 8012c5a:	4611      	mov	r1, r2
 8012c5c:	4620      	mov	r0, r4
 8012c5e:	f7fd ffcd 	bl	8010bfc <dwt_ioctl>
 8012c62:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8012c64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012c66:	6819      	ldr	r1, [r3, #0]
 8012c68:	4620      	mov	r0, r4
 8012c6a:	f7fd fc43 	bl	80104f4 <ull_configure>
 8012c6e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8012c70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012c72:	6859      	ldr	r1, [r3, #4]
 8012c74:	4620      	mov	r0, r4
 8012c76:	f7fd f993 	bl	800ffa0 <ull_configuretxrf>
 8012c7a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8012c7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012c7e:	89d9      	ldrh	r1, [r3, #14]
 8012c80:	4620      	mov	r0, r4
 8012c82:	f7fc f8be 	bl	800ee02 <ull_setrxantennadelay>
 8012c86:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8012c88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012c8a:	8999      	ldrh	r1, [r3, #12]
 8012c8c:	4620      	mov	r0, r4
 8012c8e:	f7fc f8c0 	bl	800ee12 <ull_settxantennadelay>
 8012c92:	2100      	movs	r1, #0
 8012c94:	4620      	mov	r0, r4
 8012c96:	f7fc f94a 	bl	800ef2e <ull_setrxaftertxdelay>
 8012c9a:	2500      	movs	r5, #0
 8012c9c:	9500      	str	r5, [sp, #0]
 8012c9e:	f64f 53ff 	movw	r3, #65023	; 0xfdff
 8012ca2:	462a      	mov	r2, r5
 8012ca4:	2110      	movs	r1, #16
 8012ca6:	4620      	mov	r0, r4
 8012ca8:	f7fd fb0c 	bl	80102c4 <dwt_modify16bitoffsetreg>
 8012cac:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8012cae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012cb0:	895a      	ldrh	r2, [r3, #10]
 8012cb2:	8919      	ldrh	r1, [r3, #8]
 8012cb4:	4620      	mov	r0, r4
 8012cb6:	f7fd fa03 	bl	80100c0 <ull_configureframefilter>
 8012cba:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8012cbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012cbe:	8a1b      	ldrh	r3, [r3, #16]
 8012cc0:	2202      	movs	r2, #2
 8012cc2:	210c      	movs	r1, #12
 8012cc4:	4620      	mov	r0, r4
 8012cc6:	f7fc f88c 	bl	800ede2 <dwt_write16bitoffsetreg>
 8012cca:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8012ccc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012cce:	8a5b      	ldrh	r3, [r3, #18]
 8012cd0:	462a      	mov	r2, r5
 8012cd2:	210c      	movs	r1, #12
 8012cd4:	4620      	mov	r0, r4
 8012cd6:	f7fc f884 	bl	800ede2 <dwt_write16bitoffsetreg>
 8012cda:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8012cdc:	7a19      	ldrb	r1, [r3, #8]
 8012cde:	4620      	mov	r0, r4
 8012ce0:	f7fd fb2e 	bl	8010340 <ull_setleds>
 8012ce4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8012ce6:	68d9      	ldr	r1, [r3, #12]
 8012ce8:	4620      	mov	r0, r4
 8012cea:	f7fc f949 	bl	800ef80 <ull_setlnapamode>
 8012cee:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8012cf0:	7e0b      	ldrb	r3, [r1, #24]
 8012cf2:	694a      	ldr	r2, [r1, #20]
 8012cf4:	6909      	ldr	r1, [r1, #16]
 8012cf6:	4620      	mov	r0, r4
 8012cf8:	f7fd fa68 	bl	80101cc <ull_setinterrupt>
 8012cfc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8012cfe:	7f9a      	ldrb	r2, [r3, #30]
 8012d00:	8b99      	ldrh	r1, [r3, #28]
 8012d02:	4620      	mov	r0, r4
 8012d04:	f7fc fb90 	bl	800f428 <ull_configuresleep>
 8012d08:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8012d0a:	7b53      	ldrb	r3, [r2, #13]
 8012d0c:	2b2e      	cmp	r3, #46	; 0x2e
 8012d0e:	d005      	beq.n	8012d1c <_init+0xdc>
 8012d10:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8012d12:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8012d16:	f033 033f 	bics.w	r3, r3, #63	; 0x3f
 8012d1a:	d00a      	beq.n	8012d32 <_init+0xf2>
 8012d1c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8012d1e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8012d22:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8012d26:	7353      	strb	r3, [r2, #13]
 8012d28:	2200      	movs	r2, #0
 8012d2a:	4928      	ldr	r1, [pc, #160]	; (8012dcc <_init+0x18c>)
 8012d2c:	4620      	mov	r0, r4
 8012d2e:	f7fc faa7 	bl	800f280 <dwt_write8bitoffsetreg>
 8012d32:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8012d34:	f893 102d 	ldrb.w	r1, [r3, #45]	; 0x2d
 8012d38:	4620      	mov	r0, r4
 8012d3a:	f7fc ff63 	bl	800fc04 <ull_configciadiag>
 8012d3e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8012d40:	6a19      	ldr	r1, [r3, #32]
 8012d42:	4620      	mov	r0, r4
 8012d44:	f7fc f93c 	bl	800efc0 <ull_configurestskey>
 8012d48:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8012d4a:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8012d4c:	4620      	mov	r0, r4
 8012d4e:	f7fc f95b 	bl	800f008 <ull_configurestsiv>
 8012d52:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8012d54:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 8012d58:	bb9b      	cbnz	r3, 8012dc2 <_init+0x182>
 8012d5a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8012d5c:	f893 102f 	ldrb.w	r1, [r3, #47]	; 0x2f
 8012d60:	4620      	mov	r0, r4
 8012d62:	f7fc fb05 	bl	800f370 <ull_configeventcounters>
 8012d66:	f994 504c 	ldrsb.w	r5, [r4, #76]	; 0x4c
 8012d6a:	2d00      	cmp	r5, #0
 8012d6c:	db26      	blt.n	8012dbc <_init+0x17c>
 8012d6e:	2301      	movs	r3, #1
 8012d70:	fa03 f505 	lsl.w	r5, r3, r5
 8012d74:	b2af      	uxth	r7, r5
 8012d76:	4a16      	ldr	r2, [pc, #88]	; (8012dd0 <_init+0x190>)
 8012d78:	4639      	mov	r1, r7
 8012d7a:	4620      	mov	r0, r4
 8012d7c:	f7fc fed4 	bl	800fb28 <ull_setgpiomode>
 8012d80:	f10d 030a 	add.w	r3, sp, #10
 8012d84:	9300      	str	r3, [sp, #0]
 8012d86:	2302      	movs	r3, #2
 8012d88:	2200      	movs	r2, #0
 8012d8a:	f44f 21a0 	mov.w	r1, #327680	; 0x50000
 8012d8e:	4620      	mov	r0, r4
 8012d90:	f7fb fba9 	bl	800e4e6 <dwt_readfromdevice>
 8012d94:	f8bd 300a 	ldrh.w	r3, [sp, #10]
 8012d98:	ea23 0305 	bic.w	r3, r3, r5
 8012d9c:	f8ad 300a 	strh.w	r3, [sp, #10]
 8012da0:	2200      	movs	r2, #0
 8012da2:	490c      	ldr	r1, [pc, #48]	; (8012dd4 <_init+0x194>)
 8012da4:	4620      	mov	r0, r4
 8012da6:	f7fc f81c 	bl	800ede2 <dwt_write16bitoffsetreg>
 8012daa:	f994 204d 	ldrsb.w	r2, [r4, #77]	; 0x4d
 8012dae:	fab2 f282 	clz	r2, r2
 8012db2:	0952      	lsrs	r2, r2, #5
 8012db4:	4639      	mov	r1, r7
 8012db6:	4620      	mov	r0, r4
 8012db8:	f7fd fb40 	bl	801043c <ull_setgpiovalue>
 8012dbc:	4630      	mov	r0, r6
 8012dbe:	b005      	add	sp, #20
 8012dc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012dc2:	4620      	mov	r0, r4
 8012dc4:	f7fc ff54 	bl	800fc70 <ull_configurestsloadiv>
 8012dc8:	e7c7      	b.n	8012d5a <_init+0x11a>
 8012dca:	bf00      	nop
 8012dcc:	00090014 	.word	0x00090014
 8012dd0:	01200492 	.word	0x01200492
 8012dd4:	00050008 	.word	0x00050008

08012dd8 <__register_exitproc>:
 8012dd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012ddc:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 8012e98 <__register_exitproc+0xc0>
 8012de0:	4606      	mov	r6, r0
 8012de2:	f8d8 0000 	ldr.w	r0, [r8]
 8012de6:	461f      	mov	r7, r3
 8012de8:	460d      	mov	r5, r1
 8012dea:	4691      	mov	r9, r2
 8012dec:	f001 f93d 	bl	801406a <__retarget_lock_acquire_recursive>
 8012df0:	4b25      	ldr	r3, [pc, #148]	; (8012e88 <__register_exitproc+0xb0>)
 8012df2:	681c      	ldr	r4, [r3, #0]
 8012df4:	b934      	cbnz	r4, 8012e04 <__register_exitproc+0x2c>
 8012df6:	4c25      	ldr	r4, [pc, #148]	; (8012e8c <__register_exitproc+0xb4>)
 8012df8:	601c      	str	r4, [r3, #0]
 8012dfa:	4b25      	ldr	r3, [pc, #148]	; (8012e90 <__register_exitproc+0xb8>)
 8012dfc:	b113      	cbz	r3, 8012e04 <__register_exitproc+0x2c>
 8012dfe:	681b      	ldr	r3, [r3, #0]
 8012e00:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
 8012e04:	6863      	ldr	r3, [r4, #4]
 8012e06:	2b1f      	cmp	r3, #31
 8012e08:	dd07      	ble.n	8012e1a <__register_exitproc+0x42>
 8012e0a:	f8d8 0000 	ldr.w	r0, [r8]
 8012e0e:	f001 f92e 	bl	801406e <__retarget_lock_release_recursive>
 8012e12:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8012e16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012e1a:	b34e      	cbz	r6, 8012e70 <__register_exitproc+0x98>
 8012e1c:	f8d4 0088 	ldr.w	r0, [r4, #136]	; 0x88
 8012e20:	b988      	cbnz	r0, 8012e46 <__register_exitproc+0x6e>
 8012e22:	4b1c      	ldr	r3, [pc, #112]	; (8012e94 <__register_exitproc+0xbc>)
 8012e24:	b923      	cbnz	r3, 8012e30 <__register_exitproc+0x58>
 8012e26:	f8d8 0000 	ldr.w	r0, [r8]
 8012e2a:	f001 f91f 	bl	801406c <__retarget_lock_release>
 8012e2e:	e7f0      	b.n	8012e12 <__register_exitproc+0x3a>
 8012e30:	f44f 7084 	mov.w	r0, #264	; 0x108
 8012e34:	f001 f994 	bl	8014160 <malloc>
 8012e38:	2800      	cmp	r0, #0
 8012e3a:	d0f4      	beq.n	8012e26 <__register_exitproc+0x4e>
 8012e3c:	2300      	movs	r3, #0
 8012e3e:	e9c0 3340 	strd	r3, r3, [r0, #256]	; 0x100
 8012e42:	f8c4 0088 	str.w	r0, [r4, #136]	; 0x88
 8012e46:	6863      	ldr	r3, [r4, #4]
 8012e48:	f840 9023 	str.w	r9, [r0, r3, lsl #2]
 8012e4c:	2201      	movs	r2, #1
 8012e4e:	409a      	lsls	r2, r3
 8012e50:	eb00 0183 	add.w	r1, r0, r3, lsl #2
 8012e54:	f8d0 3100 	ldr.w	r3, [r0, #256]	; 0x100
 8012e58:	4313      	orrs	r3, r2
 8012e5a:	f8c0 3100 	str.w	r3, [r0, #256]	; 0x100
 8012e5e:	2e02      	cmp	r6, #2
 8012e60:	f8c1 7080 	str.w	r7, [r1, #128]	; 0x80
 8012e64:	bf02      	ittt	eq
 8012e66:	f8d0 3104 	ldreq.w	r3, [r0, #260]	; 0x104
 8012e6a:	4313      	orreq	r3, r2
 8012e6c:	f8c0 3104 	streq.w	r3, [r0, #260]	; 0x104
 8012e70:	6863      	ldr	r3, [r4, #4]
 8012e72:	f8d8 0000 	ldr.w	r0, [r8]
 8012e76:	1c5a      	adds	r2, r3, #1
 8012e78:	3302      	adds	r3, #2
 8012e7a:	6062      	str	r2, [r4, #4]
 8012e7c:	f844 5023 	str.w	r5, [r4, r3, lsl #2]
 8012e80:	f001 f8f5 	bl	801406e <__retarget_lock_release_recursive>
 8012e84:	2000      	movs	r0, #0
 8012e86:	e7c6      	b.n	8012e16 <__register_exitproc+0x3e>
 8012e88:	20000550 	.word	0x20000550
 8012e8c:	200004c4 	.word	0x200004c4
 8012e90:	08016b48 	.word	0x08016b48
 8012e94:	08014161 	.word	0x08014161
 8012e98:	2000007c 	.word	0x2000007c

08012e9c <abort>:
 8012e9c:	b508      	push	{r3, lr}
 8012e9e:	2006      	movs	r0, #6
 8012ea0:	f002 fdde 	bl	8015a60 <raise>
 8012ea4:	2001      	movs	r0, #1
 8012ea6:	f7ef fcb5 	bl	8002814 <_exit>
	...

08012eac <__assert_func>:
 8012eac:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8012eae:	4614      	mov	r4, r2
 8012eb0:	461a      	mov	r2, r3
 8012eb2:	4b09      	ldr	r3, [pc, #36]	; (8012ed8 <__assert_func+0x2c>)
 8012eb4:	681b      	ldr	r3, [r3, #0]
 8012eb6:	4605      	mov	r5, r0
 8012eb8:	68d8      	ldr	r0, [r3, #12]
 8012eba:	b14c      	cbz	r4, 8012ed0 <__assert_func+0x24>
 8012ebc:	4b07      	ldr	r3, [pc, #28]	; (8012edc <__assert_func+0x30>)
 8012ebe:	9100      	str	r1, [sp, #0]
 8012ec0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8012ec4:	4906      	ldr	r1, [pc, #24]	; (8012ee0 <__assert_func+0x34>)
 8012ec6:	462b      	mov	r3, r5
 8012ec8:	f001 f852 	bl	8013f70 <fiprintf>
 8012ecc:	f7ff ffe6 	bl	8012e9c <abort>
 8012ed0:	4b04      	ldr	r3, [pc, #16]	; (8012ee4 <__assert_func+0x38>)
 8012ed2:	461c      	mov	r4, r3
 8012ed4:	e7f3      	b.n	8012ebe <__assert_func+0x12>
 8012ed6:	bf00      	nop
 8012ed8:	20000080 	.word	0x20000080
 8012edc:	0801676a 	.word	0x0801676a
 8012ee0:	08016777 	.word	0x08016777
 8012ee4:	080167a5 	.word	0x080167a5

08012ee8 <atexit>:
 8012ee8:	2300      	movs	r3, #0
 8012eea:	4601      	mov	r1, r0
 8012eec:	461a      	mov	r2, r3
 8012eee:	4618      	mov	r0, r3
 8012ef0:	f7ff bf72 	b.w	8012dd8 <__register_exitproc>

08012ef4 <_close_r>:
 8012ef4:	b538      	push	{r3, r4, r5, lr}
 8012ef6:	4d06      	ldr	r5, [pc, #24]	; (8012f10 <_close_r+0x1c>)
 8012ef8:	2300      	movs	r3, #0
 8012efa:	4604      	mov	r4, r0
 8012efc:	4608      	mov	r0, r1
 8012efe:	602b      	str	r3, [r5, #0]
 8012f00:	f7ef fc92 	bl	8002828 <_close>
 8012f04:	1c43      	adds	r3, r0, #1
 8012f06:	d102      	bne.n	8012f0e <_close_r+0x1a>
 8012f08:	682b      	ldr	r3, [r5, #0]
 8012f0a:	b103      	cbz	r3, 8012f0e <_close_r+0x1a>
 8012f0c:	6023      	str	r3, [r4, #0]
 8012f0e:	bd38      	pop	{r3, r4, r5, pc}
 8012f10:	20000668 	.word	0x20000668

08012f14 <quorem>:
 8012f14:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012f18:	6903      	ldr	r3, [r0, #16]
 8012f1a:	690c      	ldr	r4, [r1, #16]
 8012f1c:	42a3      	cmp	r3, r4
 8012f1e:	4607      	mov	r7, r0
 8012f20:	f2c0 8081 	blt.w	8013026 <quorem+0x112>
 8012f24:	3c01      	subs	r4, #1
 8012f26:	f101 0814 	add.w	r8, r1, #20
 8012f2a:	f100 0514 	add.w	r5, r0, #20
 8012f2e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012f32:	9301      	str	r3, [sp, #4]
 8012f34:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8012f38:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012f3c:	3301      	adds	r3, #1
 8012f3e:	429a      	cmp	r2, r3
 8012f40:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8012f44:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8012f48:	fbb2 f6f3 	udiv	r6, r2, r3
 8012f4c:	d331      	bcc.n	8012fb2 <quorem+0x9e>
 8012f4e:	f04f 0e00 	mov.w	lr, #0
 8012f52:	4640      	mov	r0, r8
 8012f54:	46ac      	mov	ip, r5
 8012f56:	46f2      	mov	sl, lr
 8012f58:	f850 2b04 	ldr.w	r2, [r0], #4
 8012f5c:	b293      	uxth	r3, r2
 8012f5e:	fb06 e303 	mla	r3, r6, r3, lr
 8012f62:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8012f66:	b29b      	uxth	r3, r3
 8012f68:	ebaa 0303 	sub.w	r3, sl, r3
 8012f6c:	f8dc a000 	ldr.w	sl, [ip]
 8012f70:	0c12      	lsrs	r2, r2, #16
 8012f72:	fa13 f38a 	uxtah	r3, r3, sl
 8012f76:	fb06 e202 	mla	r2, r6, r2, lr
 8012f7a:	9300      	str	r3, [sp, #0]
 8012f7c:	9b00      	ldr	r3, [sp, #0]
 8012f7e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8012f82:	b292      	uxth	r2, r2
 8012f84:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8012f88:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8012f8c:	f8bd 3000 	ldrh.w	r3, [sp]
 8012f90:	4581      	cmp	r9, r0
 8012f92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012f96:	f84c 3b04 	str.w	r3, [ip], #4
 8012f9a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8012f9e:	d2db      	bcs.n	8012f58 <quorem+0x44>
 8012fa0:	f855 300b 	ldr.w	r3, [r5, fp]
 8012fa4:	b92b      	cbnz	r3, 8012fb2 <quorem+0x9e>
 8012fa6:	9b01      	ldr	r3, [sp, #4]
 8012fa8:	3b04      	subs	r3, #4
 8012faa:	429d      	cmp	r5, r3
 8012fac:	461a      	mov	r2, r3
 8012fae:	d32e      	bcc.n	801300e <quorem+0xfa>
 8012fb0:	613c      	str	r4, [r7, #16]
 8012fb2:	4638      	mov	r0, r7
 8012fb4:	f001 fbbc 	bl	8014730 <__mcmp>
 8012fb8:	2800      	cmp	r0, #0
 8012fba:	db24      	blt.n	8013006 <quorem+0xf2>
 8012fbc:	3601      	adds	r6, #1
 8012fbe:	4628      	mov	r0, r5
 8012fc0:	f04f 0c00 	mov.w	ip, #0
 8012fc4:	f858 2b04 	ldr.w	r2, [r8], #4
 8012fc8:	f8d0 e000 	ldr.w	lr, [r0]
 8012fcc:	b293      	uxth	r3, r2
 8012fce:	ebac 0303 	sub.w	r3, ip, r3
 8012fd2:	0c12      	lsrs	r2, r2, #16
 8012fd4:	fa13 f38e 	uxtah	r3, r3, lr
 8012fd8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8012fdc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8012fe0:	b29b      	uxth	r3, r3
 8012fe2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012fe6:	45c1      	cmp	r9, r8
 8012fe8:	f840 3b04 	str.w	r3, [r0], #4
 8012fec:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8012ff0:	d2e8      	bcs.n	8012fc4 <quorem+0xb0>
 8012ff2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012ff6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012ffa:	b922      	cbnz	r2, 8013006 <quorem+0xf2>
 8012ffc:	3b04      	subs	r3, #4
 8012ffe:	429d      	cmp	r5, r3
 8013000:	461a      	mov	r2, r3
 8013002:	d30a      	bcc.n	801301a <quorem+0x106>
 8013004:	613c      	str	r4, [r7, #16]
 8013006:	4630      	mov	r0, r6
 8013008:	b003      	add	sp, #12
 801300a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801300e:	6812      	ldr	r2, [r2, #0]
 8013010:	3b04      	subs	r3, #4
 8013012:	2a00      	cmp	r2, #0
 8013014:	d1cc      	bne.n	8012fb0 <quorem+0x9c>
 8013016:	3c01      	subs	r4, #1
 8013018:	e7c7      	b.n	8012faa <quorem+0x96>
 801301a:	6812      	ldr	r2, [r2, #0]
 801301c:	3b04      	subs	r3, #4
 801301e:	2a00      	cmp	r2, #0
 8013020:	d1f0      	bne.n	8013004 <quorem+0xf0>
 8013022:	3c01      	subs	r4, #1
 8013024:	e7eb      	b.n	8012ffe <quorem+0xea>
 8013026:	2000      	movs	r0, #0
 8013028:	e7ee      	b.n	8013008 <quorem+0xf4>
 801302a:	0000      	movs	r0, r0
 801302c:	0000      	movs	r0, r0
	...

08013030 <_dtoa_r>:
 8013030:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013034:	ed2d 8b04 	vpush	{d8-d9}
 8013038:	ec57 6b10 	vmov	r6, r7, d0
 801303c:	b093      	sub	sp, #76	; 0x4c
 801303e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8013040:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8013044:	9106      	str	r1, [sp, #24]
 8013046:	ee10 aa10 	vmov	sl, s0
 801304a:	4604      	mov	r4, r0
 801304c:	9209      	str	r2, [sp, #36]	; 0x24
 801304e:	930c      	str	r3, [sp, #48]	; 0x30
 8013050:	46bb      	mov	fp, r7
 8013052:	b975      	cbnz	r5, 8013072 <_dtoa_r+0x42>
 8013054:	2010      	movs	r0, #16
 8013056:	f001 f883 	bl	8014160 <malloc>
 801305a:	4602      	mov	r2, r0
 801305c:	6260      	str	r0, [r4, #36]	; 0x24
 801305e:	b920      	cbnz	r0, 801306a <_dtoa_r+0x3a>
 8013060:	4ba7      	ldr	r3, [pc, #668]	; (8013300 <_dtoa_r+0x2d0>)
 8013062:	21ea      	movs	r1, #234	; 0xea
 8013064:	48a7      	ldr	r0, [pc, #668]	; (8013304 <_dtoa_r+0x2d4>)
 8013066:	f7ff ff21 	bl	8012eac <__assert_func>
 801306a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 801306e:	6005      	str	r5, [r0, #0]
 8013070:	60c5      	str	r5, [r0, #12]
 8013072:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013074:	6819      	ldr	r1, [r3, #0]
 8013076:	b151      	cbz	r1, 801308e <_dtoa_r+0x5e>
 8013078:	685a      	ldr	r2, [r3, #4]
 801307a:	604a      	str	r2, [r1, #4]
 801307c:	2301      	movs	r3, #1
 801307e:	4093      	lsls	r3, r2
 8013080:	608b      	str	r3, [r1, #8]
 8013082:	4620      	mov	r0, r4
 8013084:	f001 f912 	bl	80142ac <_Bfree>
 8013088:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801308a:	2200      	movs	r2, #0
 801308c:	601a      	str	r2, [r3, #0]
 801308e:	1e3b      	subs	r3, r7, #0
 8013090:	bfaa      	itet	ge
 8013092:	2300      	movge	r3, #0
 8013094:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8013098:	f8c8 3000 	strge.w	r3, [r8]
 801309c:	4b9a      	ldr	r3, [pc, #616]	; (8013308 <_dtoa_r+0x2d8>)
 801309e:	bfbc      	itt	lt
 80130a0:	2201      	movlt	r2, #1
 80130a2:	f8c8 2000 	strlt.w	r2, [r8]
 80130a6:	ea33 030b 	bics.w	r3, r3, fp
 80130aa:	d11b      	bne.n	80130e4 <_dtoa_r+0xb4>
 80130ac:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80130ae:	f242 730f 	movw	r3, #9999	; 0x270f
 80130b2:	6013      	str	r3, [r2, #0]
 80130b4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80130b8:	4333      	orrs	r3, r6
 80130ba:	f000 8592 	beq.w	8013be2 <_dtoa_r+0xbb2>
 80130be:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80130c0:	b963      	cbnz	r3, 80130dc <_dtoa_r+0xac>
 80130c2:	4b92      	ldr	r3, [pc, #584]	; (801330c <_dtoa_r+0x2dc>)
 80130c4:	e022      	b.n	801310c <_dtoa_r+0xdc>
 80130c6:	4b92      	ldr	r3, [pc, #584]	; (8013310 <_dtoa_r+0x2e0>)
 80130c8:	9301      	str	r3, [sp, #4]
 80130ca:	3308      	adds	r3, #8
 80130cc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80130ce:	6013      	str	r3, [r2, #0]
 80130d0:	9801      	ldr	r0, [sp, #4]
 80130d2:	b013      	add	sp, #76	; 0x4c
 80130d4:	ecbd 8b04 	vpop	{d8-d9}
 80130d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80130dc:	4b8b      	ldr	r3, [pc, #556]	; (801330c <_dtoa_r+0x2dc>)
 80130de:	9301      	str	r3, [sp, #4]
 80130e0:	3303      	adds	r3, #3
 80130e2:	e7f3      	b.n	80130cc <_dtoa_r+0x9c>
 80130e4:	2200      	movs	r2, #0
 80130e6:	2300      	movs	r3, #0
 80130e8:	4650      	mov	r0, sl
 80130ea:	4659      	mov	r1, fp
 80130ec:	f7ed fd26 	bl	8000b3c <__aeabi_dcmpeq>
 80130f0:	ec4b ab19 	vmov	d9, sl, fp
 80130f4:	4680      	mov	r8, r0
 80130f6:	b158      	cbz	r0, 8013110 <_dtoa_r+0xe0>
 80130f8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80130fa:	2301      	movs	r3, #1
 80130fc:	6013      	str	r3, [r2, #0]
 80130fe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8013100:	2b00      	cmp	r3, #0
 8013102:	f000 856b 	beq.w	8013bdc <_dtoa_r+0xbac>
 8013106:	4883      	ldr	r0, [pc, #524]	; (8013314 <_dtoa_r+0x2e4>)
 8013108:	6018      	str	r0, [r3, #0]
 801310a:	1e43      	subs	r3, r0, #1
 801310c:	9301      	str	r3, [sp, #4]
 801310e:	e7df      	b.n	80130d0 <_dtoa_r+0xa0>
 8013110:	ec4b ab10 	vmov	d0, sl, fp
 8013114:	aa10      	add	r2, sp, #64	; 0x40
 8013116:	a911      	add	r1, sp, #68	; 0x44
 8013118:	4620      	mov	r0, r4
 801311a:	f001 fbaf 	bl	801487c <__d2b>
 801311e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8013122:	ee08 0a10 	vmov	s16, r0
 8013126:	2d00      	cmp	r5, #0
 8013128:	f000 8084 	beq.w	8013234 <_dtoa_r+0x204>
 801312c:	ee19 3a90 	vmov	r3, s19
 8013130:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8013134:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8013138:	4656      	mov	r6, sl
 801313a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 801313e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8013142:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8013146:	4b74      	ldr	r3, [pc, #464]	; (8013318 <_dtoa_r+0x2e8>)
 8013148:	2200      	movs	r2, #0
 801314a:	4630      	mov	r0, r6
 801314c:	4639      	mov	r1, r7
 801314e:	f7ed f8d5 	bl	80002fc <__aeabi_dsub>
 8013152:	a365      	add	r3, pc, #404	; (adr r3, 80132e8 <_dtoa_r+0x2b8>)
 8013154:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013158:	f7ed fa88 	bl	800066c <__aeabi_dmul>
 801315c:	a364      	add	r3, pc, #400	; (adr r3, 80132f0 <_dtoa_r+0x2c0>)
 801315e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013162:	f7ed f8cd 	bl	8000300 <__adddf3>
 8013166:	4606      	mov	r6, r0
 8013168:	4628      	mov	r0, r5
 801316a:	460f      	mov	r7, r1
 801316c:	f7ed fa14 	bl	8000598 <__aeabi_i2d>
 8013170:	a361      	add	r3, pc, #388	; (adr r3, 80132f8 <_dtoa_r+0x2c8>)
 8013172:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013176:	f7ed fa79 	bl	800066c <__aeabi_dmul>
 801317a:	4602      	mov	r2, r0
 801317c:	460b      	mov	r3, r1
 801317e:	4630      	mov	r0, r6
 8013180:	4639      	mov	r1, r7
 8013182:	f7ed f8bd 	bl	8000300 <__adddf3>
 8013186:	4606      	mov	r6, r0
 8013188:	460f      	mov	r7, r1
 801318a:	f7ed fd1f 	bl	8000bcc <__aeabi_d2iz>
 801318e:	2200      	movs	r2, #0
 8013190:	9000      	str	r0, [sp, #0]
 8013192:	2300      	movs	r3, #0
 8013194:	4630      	mov	r0, r6
 8013196:	4639      	mov	r1, r7
 8013198:	f7ed fcda 	bl	8000b50 <__aeabi_dcmplt>
 801319c:	b150      	cbz	r0, 80131b4 <_dtoa_r+0x184>
 801319e:	9800      	ldr	r0, [sp, #0]
 80131a0:	f7ed f9fa 	bl	8000598 <__aeabi_i2d>
 80131a4:	4632      	mov	r2, r6
 80131a6:	463b      	mov	r3, r7
 80131a8:	f7ed fcc8 	bl	8000b3c <__aeabi_dcmpeq>
 80131ac:	b910      	cbnz	r0, 80131b4 <_dtoa_r+0x184>
 80131ae:	9b00      	ldr	r3, [sp, #0]
 80131b0:	3b01      	subs	r3, #1
 80131b2:	9300      	str	r3, [sp, #0]
 80131b4:	9b00      	ldr	r3, [sp, #0]
 80131b6:	2b16      	cmp	r3, #22
 80131b8:	d85a      	bhi.n	8013270 <_dtoa_r+0x240>
 80131ba:	9a00      	ldr	r2, [sp, #0]
 80131bc:	4b57      	ldr	r3, [pc, #348]	; (801331c <_dtoa_r+0x2ec>)
 80131be:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80131c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80131c6:	ec51 0b19 	vmov	r0, r1, d9
 80131ca:	f7ed fcc1 	bl	8000b50 <__aeabi_dcmplt>
 80131ce:	2800      	cmp	r0, #0
 80131d0:	d050      	beq.n	8013274 <_dtoa_r+0x244>
 80131d2:	9b00      	ldr	r3, [sp, #0]
 80131d4:	3b01      	subs	r3, #1
 80131d6:	9300      	str	r3, [sp, #0]
 80131d8:	2300      	movs	r3, #0
 80131da:	930b      	str	r3, [sp, #44]	; 0x2c
 80131dc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80131de:	1b5d      	subs	r5, r3, r5
 80131e0:	1e6b      	subs	r3, r5, #1
 80131e2:	9305      	str	r3, [sp, #20]
 80131e4:	bf45      	ittet	mi
 80131e6:	f1c5 0301 	rsbmi	r3, r5, #1
 80131ea:	9304      	strmi	r3, [sp, #16]
 80131ec:	2300      	movpl	r3, #0
 80131ee:	2300      	movmi	r3, #0
 80131f0:	bf4c      	ite	mi
 80131f2:	9305      	strmi	r3, [sp, #20]
 80131f4:	9304      	strpl	r3, [sp, #16]
 80131f6:	9b00      	ldr	r3, [sp, #0]
 80131f8:	2b00      	cmp	r3, #0
 80131fa:	db3d      	blt.n	8013278 <_dtoa_r+0x248>
 80131fc:	9b05      	ldr	r3, [sp, #20]
 80131fe:	9a00      	ldr	r2, [sp, #0]
 8013200:	920a      	str	r2, [sp, #40]	; 0x28
 8013202:	4413      	add	r3, r2
 8013204:	9305      	str	r3, [sp, #20]
 8013206:	2300      	movs	r3, #0
 8013208:	9307      	str	r3, [sp, #28]
 801320a:	9b06      	ldr	r3, [sp, #24]
 801320c:	2b09      	cmp	r3, #9
 801320e:	f200 8089 	bhi.w	8013324 <_dtoa_r+0x2f4>
 8013212:	2b05      	cmp	r3, #5
 8013214:	bfc4      	itt	gt
 8013216:	3b04      	subgt	r3, #4
 8013218:	9306      	strgt	r3, [sp, #24]
 801321a:	9b06      	ldr	r3, [sp, #24]
 801321c:	f1a3 0302 	sub.w	r3, r3, #2
 8013220:	bfcc      	ite	gt
 8013222:	2500      	movgt	r5, #0
 8013224:	2501      	movle	r5, #1
 8013226:	2b03      	cmp	r3, #3
 8013228:	f200 8087 	bhi.w	801333a <_dtoa_r+0x30a>
 801322c:	e8df f003 	tbb	[pc, r3]
 8013230:	59383a2d 	.word	0x59383a2d
 8013234:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8013238:	441d      	add	r5, r3
 801323a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 801323e:	2b20      	cmp	r3, #32
 8013240:	bfc1      	itttt	gt
 8013242:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8013246:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 801324a:	fa0b f303 	lslgt.w	r3, fp, r3
 801324e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8013252:	bfda      	itte	le
 8013254:	f1c3 0320 	rsble	r3, r3, #32
 8013258:	fa06 f003 	lslle.w	r0, r6, r3
 801325c:	4318      	orrgt	r0, r3
 801325e:	f7ed f98b 	bl	8000578 <__aeabi_ui2d>
 8013262:	2301      	movs	r3, #1
 8013264:	4606      	mov	r6, r0
 8013266:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 801326a:	3d01      	subs	r5, #1
 801326c:	930e      	str	r3, [sp, #56]	; 0x38
 801326e:	e76a      	b.n	8013146 <_dtoa_r+0x116>
 8013270:	2301      	movs	r3, #1
 8013272:	e7b2      	b.n	80131da <_dtoa_r+0x1aa>
 8013274:	900b      	str	r0, [sp, #44]	; 0x2c
 8013276:	e7b1      	b.n	80131dc <_dtoa_r+0x1ac>
 8013278:	9b04      	ldr	r3, [sp, #16]
 801327a:	9a00      	ldr	r2, [sp, #0]
 801327c:	1a9b      	subs	r3, r3, r2
 801327e:	9304      	str	r3, [sp, #16]
 8013280:	4253      	negs	r3, r2
 8013282:	9307      	str	r3, [sp, #28]
 8013284:	2300      	movs	r3, #0
 8013286:	930a      	str	r3, [sp, #40]	; 0x28
 8013288:	e7bf      	b.n	801320a <_dtoa_r+0x1da>
 801328a:	2300      	movs	r3, #0
 801328c:	9308      	str	r3, [sp, #32]
 801328e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013290:	2b00      	cmp	r3, #0
 8013292:	dc55      	bgt.n	8013340 <_dtoa_r+0x310>
 8013294:	2301      	movs	r3, #1
 8013296:	e9cd 3302 	strd	r3, r3, [sp, #8]
 801329a:	461a      	mov	r2, r3
 801329c:	9209      	str	r2, [sp, #36]	; 0x24
 801329e:	e00c      	b.n	80132ba <_dtoa_r+0x28a>
 80132a0:	2301      	movs	r3, #1
 80132a2:	e7f3      	b.n	801328c <_dtoa_r+0x25c>
 80132a4:	2300      	movs	r3, #0
 80132a6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80132a8:	9308      	str	r3, [sp, #32]
 80132aa:	9b00      	ldr	r3, [sp, #0]
 80132ac:	4413      	add	r3, r2
 80132ae:	9302      	str	r3, [sp, #8]
 80132b0:	3301      	adds	r3, #1
 80132b2:	2b01      	cmp	r3, #1
 80132b4:	9303      	str	r3, [sp, #12]
 80132b6:	bfb8      	it	lt
 80132b8:	2301      	movlt	r3, #1
 80132ba:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80132bc:	2200      	movs	r2, #0
 80132be:	6042      	str	r2, [r0, #4]
 80132c0:	2204      	movs	r2, #4
 80132c2:	f102 0614 	add.w	r6, r2, #20
 80132c6:	429e      	cmp	r6, r3
 80132c8:	6841      	ldr	r1, [r0, #4]
 80132ca:	d93d      	bls.n	8013348 <_dtoa_r+0x318>
 80132cc:	4620      	mov	r0, r4
 80132ce:	f000 ffad 	bl	801422c <_Balloc>
 80132d2:	9001      	str	r0, [sp, #4]
 80132d4:	2800      	cmp	r0, #0
 80132d6:	d13b      	bne.n	8013350 <_dtoa_r+0x320>
 80132d8:	4b11      	ldr	r3, [pc, #68]	; (8013320 <_dtoa_r+0x2f0>)
 80132da:	4602      	mov	r2, r0
 80132dc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80132e0:	e6c0      	b.n	8013064 <_dtoa_r+0x34>
 80132e2:	2301      	movs	r3, #1
 80132e4:	e7df      	b.n	80132a6 <_dtoa_r+0x276>
 80132e6:	bf00      	nop
 80132e8:	636f4361 	.word	0x636f4361
 80132ec:	3fd287a7 	.word	0x3fd287a7
 80132f0:	8b60c8b3 	.word	0x8b60c8b3
 80132f4:	3fc68a28 	.word	0x3fc68a28
 80132f8:	509f79fb 	.word	0x509f79fb
 80132fc:	3fd34413 	.word	0x3fd34413
 8013300:	080168b6 	.word	0x080168b6
 8013304:	080168cd 	.word	0x080168cd
 8013308:	7ff00000 	.word	0x7ff00000
 801330c:	080168b0 	.word	0x080168b0
 8013310:	080168a7 	.word	0x080168a7
 8013314:	080168b5 	.word	0x080168b5
 8013318:	3ff80000 	.word	0x3ff80000
 801331c:	08016a30 	.word	0x08016a30
 8013320:	08016928 	.word	0x08016928
 8013324:	2501      	movs	r5, #1
 8013326:	2300      	movs	r3, #0
 8013328:	9306      	str	r3, [sp, #24]
 801332a:	9508      	str	r5, [sp, #32]
 801332c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8013330:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8013334:	2200      	movs	r2, #0
 8013336:	2312      	movs	r3, #18
 8013338:	e7b0      	b.n	801329c <_dtoa_r+0x26c>
 801333a:	2301      	movs	r3, #1
 801333c:	9308      	str	r3, [sp, #32]
 801333e:	e7f5      	b.n	801332c <_dtoa_r+0x2fc>
 8013340:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013342:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8013346:	e7b8      	b.n	80132ba <_dtoa_r+0x28a>
 8013348:	3101      	adds	r1, #1
 801334a:	6041      	str	r1, [r0, #4]
 801334c:	0052      	lsls	r2, r2, #1
 801334e:	e7b8      	b.n	80132c2 <_dtoa_r+0x292>
 8013350:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013352:	9a01      	ldr	r2, [sp, #4]
 8013354:	601a      	str	r2, [r3, #0]
 8013356:	9b03      	ldr	r3, [sp, #12]
 8013358:	2b0e      	cmp	r3, #14
 801335a:	f200 809d 	bhi.w	8013498 <_dtoa_r+0x468>
 801335e:	2d00      	cmp	r5, #0
 8013360:	f000 809a 	beq.w	8013498 <_dtoa_r+0x468>
 8013364:	9b00      	ldr	r3, [sp, #0]
 8013366:	2b00      	cmp	r3, #0
 8013368:	dd32      	ble.n	80133d0 <_dtoa_r+0x3a0>
 801336a:	4ab7      	ldr	r2, [pc, #732]	; (8013648 <_dtoa_r+0x618>)
 801336c:	f003 030f 	and.w	r3, r3, #15
 8013370:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8013374:	e9d3 8900 	ldrd	r8, r9, [r3]
 8013378:	9b00      	ldr	r3, [sp, #0]
 801337a:	05d8      	lsls	r0, r3, #23
 801337c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8013380:	d516      	bpl.n	80133b0 <_dtoa_r+0x380>
 8013382:	4bb2      	ldr	r3, [pc, #712]	; (801364c <_dtoa_r+0x61c>)
 8013384:	ec51 0b19 	vmov	r0, r1, d9
 8013388:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 801338c:	f7ed fa98 	bl	80008c0 <__aeabi_ddiv>
 8013390:	f007 070f 	and.w	r7, r7, #15
 8013394:	4682      	mov	sl, r0
 8013396:	468b      	mov	fp, r1
 8013398:	2503      	movs	r5, #3
 801339a:	4eac      	ldr	r6, [pc, #688]	; (801364c <_dtoa_r+0x61c>)
 801339c:	b957      	cbnz	r7, 80133b4 <_dtoa_r+0x384>
 801339e:	4642      	mov	r2, r8
 80133a0:	464b      	mov	r3, r9
 80133a2:	4650      	mov	r0, sl
 80133a4:	4659      	mov	r1, fp
 80133a6:	f7ed fa8b 	bl	80008c0 <__aeabi_ddiv>
 80133aa:	4682      	mov	sl, r0
 80133ac:	468b      	mov	fp, r1
 80133ae:	e028      	b.n	8013402 <_dtoa_r+0x3d2>
 80133b0:	2502      	movs	r5, #2
 80133b2:	e7f2      	b.n	801339a <_dtoa_r+0x36a>
 80133b4:	07f9      	lsls	r1, r7, #31
 80133b6:	d508      	bpl.n	80133ca <_dtoa_r+0x39a>
 80133b8:	4640      	mov	r0, r8
 80133ba:	4649      	mov	r1, r9
 80133bc:	e9d6 2300 	ldrd	r2, r3, [r6]
 80133c0:	f7ed f954 	bl	800066c <__aeabi_dmul>
 80133c4:	3501      	adds	r5, #1
 80133c6:	4680      	mov	r8, r0
 80133c8:	4689      	mov	r9, r1
 80133ca:	107f      	asrs	r7, r7, #1
 80133cc:	3608      	adds	r6, #8
 80133ce:	e7e5      	b.n	801339c <_dtoa_r+0x36c>
 80133d0:	f000 809b 	beq.w	801350a <_dtoa_r+0x4da>
 80133d4:	9b00      	ldr	r3, [sp, #0]
 80133d6:	4f9d      	ldr	r7, [pc, #628]	; (801364c <_dtoa_r+0x61c>)
 80133d8:	425e      	negs	r6, r3
 80133da:	4b9b      	ldr	r3, [pc, #620]	; (8013648 <_dtoa_r+0x618>)
 80133dc:	f006 020f 	and.w	r2, r6, #15
 80133e0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80133e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80133e8:	ec51 0b19 	vmov	r0, r1, d9
 80133ec:	f7ed f93e 	bl	800066c <__aeabi_dmul>
 80133f0:	1136      	asrs	r6, r6, #4
 80133f2:	4682      	mov	sl, r0
 80133f4:	468b      	mov	fp, r1
 80133f6:	2300      	movs	r3, #0
 80133f8:	2502      	movs	r5, #2
 80133fa:	2e00      	cmp	r6, #0
 80133fc:	d17a      	bne.n	80134f4 <_dtoa_r+0x4c4>
 80133fe:	2b00      	cmp	r3, #0
 8013400:	d1d3      	bne.n	80133aa <_dtoa_r+0x37a>
 8013402:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013404:	2b00      	cmp	r3, #0
 8013406:	f000 8082 	beq.w	801350e <_dtoa_r+0x4de>
 801340a:	4b91      	ldr	r3, [pc, #580]	; (8013650 <_dtoa_r+0x620>)
 801340c:	2200      	movs	r2, #0
 801340e:	4650      	mov	r0, sl
 8013410:	4659      	mov	r1, fp
 8013412:	f7ed fb9d 	bl	8000b50 <__aeabi_dcmplt>
 8013416:	2800      	cmp	r0, #0
 8013418:	d079      	beq.n	801350e <_dtoa_r+0x4de>
 801341a:	9b03      	ldr	r3, [sp, #12]
 801341c:	2b00      	cmp	r3, #0
 801341e:	d076      	beq.n	801350e <_dtoa_r+0x4de>
 8013420:	9b02      	ldr	r3, [sp, #8]
 8013422:	2b00      	cmp	r3, #0
 8013424:	dd36      	ble.n	8013494 <_dtoa_r+0x464>
 8013426:	9b00      	ldr	r3, [sp, #0]
 8013428:	4650      	mov	r0, sl
 801342a:	4659      	mov	r1, fp
 801342c:	1e5f      	subs	r7, r3, #1
 801342e:	2200      	movs	r2, #0
 8013430:	4b88      	ldr	r3, [pc, #544]	; (8013654 <_dtoa_r+0x624>)
 8013432:	f7ed f91b 	bl	800066c <__aeabi_dmul>
 8013436:	9e02      	ldr	r6, [sp, #8]
 8013438:	4682      	mov	sl, r0
 801343a:	468b      	mov	fp, r1
 801343c:	3501      	adds	r5, #1
 801343e:	4628      	mov	r0, r5
 8013440:	f7ed f8aa 	bl	8000598 <__aeabi_i2d>
 8013444:	4652      	mov	r2, sl
 8013446:	465b      	mov	r3, fp
 8013448:	f7ed f910 	bl	800066c <__aeabi_dmul>
 801344c:	4b82      	ldr	r3, [pc, #520]	; (8013658 <_dtoa_r+0x628>)
 801344e:	2200      	movs	r2, #0
 8013450:	f7ec ff56 	bl	8000300 <__adddf3>
 8013454:	46d0      	mov	r8, sl
 8013456:	46d9      	mov	r9, fp
 8013458:	4682      	mov	sl, r0
 801345a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 801345e:	2e00      	cmp	r6, #0
 8013460:	d158      	bne.n	8013514 <_dtoa_r+0x4e4>
 8013462:	4b7e      	ldr	r3, [pc, #504]	; (801365c <_dtoa_r+0x62c>)
 8013464:	2200      	movs	r2, #0
 8013466:	4640      	mov	r0, r8
 8013468:	4649      	mov	r1, r9
 801346a:	f7ec ff47 	bl	80002fc <__aeabi_dsub>
 801346e:	4652      	mov	r2, sl
 8013470:	465b      	mov	r3, fp
 8013472:	4680      	mov	r8, r0
 8013474:	4689      	mov	r9, r1
 8013476:	f7ed fb89 	bl	8000b8c <__aeabi_dcmpgt>
 801347a:	2800      	cmp	r0, #0
 801347c:	f040 8295 	bne.w	80139aa <_dtoa_r+0x97a>
 8013480:	4652      	mov	r2, sl
 8013482:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8013486:	4640      	mov	r0, r8
 8013488:	4649      	mov	r1, r9
 801348a:	f7ed fb61 	bl	8000b50 <__aeabi_dcmplt>
 801348e:	2800      	cmp	r0, #0
 8013490:	f040 8289 	bne.w	80139a6 <_dtoa_r+0x976>
 8013494:	ec5b ab19 	vmov	sl, fp, d9
 8013498:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801349a:	2b00      	cmp	r3, #0
 801349c:	f2c0 8148 	blt.w	8013730 <_dtoa_r+0x700>
 80134a0:	9a00      	ldr	r2, [sp, #0]
 80134a2:	2a0e      	cmp	r2, #14
 80134a4:	f300 8144 	bgt.w	8013730 <_dtoa_r+0x700>
 80134a8:	4b67      	ldr	r3, [pc, #412]	; (8013648 <_dtoa_r+0x618>)
 80134aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80134ae:	e9d3 8900 	ldrd	r8, r9, [r3]
 80134b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80134b4:	2b00      	cmp	r3, #0
 80134b6:	f280 80d5 	bge.w	8013664 <_dtoa_r+0x634>
 80134ba:	9b03      	ldr	r3, [sp, #12]
 80134bc:	2b00      	cmp	r3, #0
 80134be:	f300 80d1 	bgt.w	8013664 <_dtoa_r+0x634>
 80134c2:	f040 826f 	bne.w	80139a4 <_dtoa_r+0x974>
 80134c6:	4b65      	ldr	r3, [pc, #404]	; (801365c <_dtoa_r+0x62c>)
 80134c8:	2200      	movs	r2, #0
 80134ca:	4640      	mov	r0, r8
 80134cc:	4649      	mov	r1, r9
 80134ce:	f7ed f8cd 	bl	800066c <__aeabi_dmul>
 80134d2:	4652      	mov	r2, sl
 80134d4:	465b      	mov	r3, fp
 80134d6:	f7ed fb4f 	bl	8000b78 <__aeabi_dcmpge>
 80134da:	9e03      	ldr	r6, [sp, #12]
 80134dc:	4637      	mov	r7, r6
 80134de:	2800      	cmp	r0, #0
 80134e0:	f040 8245 	bne.w	801396e <_dtoa_r+0x93e>
 80134e4:	9d01      	ldr	r5, [sp, #4]
 80134e6:	2331      	movs	r3, #49	; 0x31
 80134e8:	f805 3b01 	strb.w	r3, [r5], #1
 80134ec:	9b00      	ldr	r3, [sp, #0]
 80134ee:	3301      	adds	r3, #1
 80134f0:	9300      	str	r3, [sp, #0]
 80134f2:	e240      	b.n	8013976 <_dtoa_r+0x946>
 80134f4:	07f2      	lsls	r2, r6, #31
 80134f6:	d505      	bpl.n	8013504 <_dtoa_r+0x4d4>
 80134f8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80134fc:	f7ed f8b6 	bl	800066c <__aeabi_dmul>
 8013500:	3501      	adds	r5, #1
 8013502:	2301      	movs	r3, #1
 8013504:	1076      	asrs	r6, r6, #1
 8013506:	3708      	adds	r7, #8
 8013508:	e777      	b.n	80133fa <_dtoa_r+0x3ca>
 801350a:	2502      	movs	r5, #2
 801350c:	e779      	b.n	8013402 <_dtoa_r+0x3d2>
 801350e:	9f00      	ldr	r7, [sp, #0]
 8013510:	9e03      	ldr	r6, [sp, #12]
 8013512:	e794      	b.n	801343e <_dtoa_r+0x40e>
 8013514:	9901      	ldr	r1, [sp, #4]
 8013516:	4b4c      	ldr	r3, [pc, #304]	; (8013648 <_dtoa_r+0x618>)
 8013518:	4431      	add	r1, r6
 801351a:	910d      	str	r1, [sp, #52]	; 0x34
 801351c:	9908      	ldr	r1, [sp, #32]
 801351e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8013522:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8013526:	2900      	cmp	r1, #0
 8013528:	d043      	beq.n	80135b2 <_dtoa_r+0x582>
 801352a:	494d      	ldr	r1, [pc, #308]	; (8013660 <_dtoa_r+0x630>)
 801352c:	2000      	movs	r0, #0
 801352e:	f7ed f9c7 	bl	80008c0 <__aeabi_ddiv>
 8013532:	4652      	mov	r2, sl
 8013534:	465b      	mov	r3, fp
 8013536:	f7ec fee1 	bl	80002fc <__aeabi_dsub>
 801353a:	9d01      	ldr	r5, [sp, #4]
 801353c:	4682      	mov	sl, r0
 801353e:	468b      	mov	fp, r1
 8013540:	4649      	mov	r1, r9
 8013542:	4640      	mov	r0, r8
 8013544:	f7ed fb42 	bl	8000bcc <__aeabi_d2iz>
 8013548:	4606      	mov	r6, r0
 801354a:	f7ed f825 	bl	8000598 <__aeabi_i2d>
 801354e:	4602      	mov	r2, r0
 8013550:	460b      	mov	r3, r1
 8013552:	4640      	mov	r0, r8
 8013554:	4649      	mov	r1, r9
 8013556:	f7ec fed1 	bl	80002fc <__aeabi_dsub>
 801355a:	3630      	adds	r6, #48	; 0x30
 801355c:	f805 6b01 	strb.w	r6, [r5], #1
 8013560:	4652      	mov	r2, sl
 8013562:	465b      	mov	r3, fp
 8013564:	4680      	mov	r8, r0
 8013566:	4689      	mov	r9, r1
 8013568:	f7ed faf2 	bl	8000b50 <__aeabi_dcmplt>
 801356c:	2800      	cmp	r0, #0
 801356e:	d163      	bne.n	8013638 <_dtoa_r+0x608>
 8013570:	4642      	mov	r2, r8
 8013572:	464b      	mov	r3, r9
 8013574:	4936      	ldr	r1, [pc, #216]	; (8013650 <_dtoa_r+0x620>)
 8013576:	2000      	movs	r0, #0
 8013578:	f7ec fec0 	bl	80002fc <__aeabi_dsub>
 801357c:	4652      	mov	r2, sl
 801357e:	465b      	mov	r3, fp
 8013580:	f7ed fae6 	bl	8000b50 <__aeabi_dcmplt>
 8013584:	2800      	cmp	r0, #0
 8013586:	f040 80b5 	bne.w	80136f4 <_dtoa_r+0x6c4>
 801358a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801358c:	429d      	cmp	r5, r3
 801358e:	d081      	beq.n	8013494 <_dtoa_r+0x464>
 8013590:	4b30      	ldr	r3, [pc, #192]	; (8013654 <_dtoa_r+0x624>)
 8013592:	2200      	movs	r2, #0
 8013594:	4650      	mov	r0, sl
 8013596:	4659      	mov	r1, fp
 8013598:	f7ed f868 	bl	800066c <__aeabi_dmul>
 801359c:	4b2d      	ldr	r3, [pc, #180]	; (8013654 <_dtoa_r+0x624>)
 801359e:	4682      	mov	sl, r0
 80135a0:	468b      	mov	fp, r1
 80135a2:	4640      	mov	r0, r8
 80135a4:	4649      	mov	r1, r9
 80135a6:	2200      	movs	r2, #0
 80135a8:	f7ed f860 	bl	800066c <__aeabi_dmul>
 80135ac:	4680      	mov	r8, r0
 80135ae:	4689      	mov	r9, r1
 80135b0:	e7c6      	b.n	8013540 <_dtoa_r+0x510>
 80135b2:	4650      	mov	r0, sl
 80135b4:	4659      	mov	r1, fp
 80135b6:	f7ed f859 	bl	800066c <__aeabi_dmul>
 80135ba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80135bc:	9d01      	ldr	r5, [sp, #4]
 80135be:	930f      	str	r3, [sp, #60]	; 0x3c
 80135c0:	4682      	mov	sl, r0
 80135c2:	468b      	mov	fp, r1
 80135c4:	4649      	mov	r1, r9
 80135c6:	4640      	mov	r0, r8
 80135c8:	f7ed fb00 	bl	8000bcc <__aeabi_d2iz>
 80135cc:	4606      	mov	r6, r0
 80135ce:	f7ec ffe3 	bl	8000598 <__aeabi_i2d>
 80135d2:	3630      	adds	r6, #48	; 0x30
 80135d4:	4602      	mov	r2, r0
 80135d6:	460b      	mov	r3, r1
 80135d8:	4640      	mov	r0, r8
 80135da:	4649      	mov	r1, r9
 80135dc:	f7ec fe8e 	bl	80002fc <__aeabi_dsub>
 80135e0:	f805 6b01 	strb.w	r6, [r5], #1
 80135e4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80135e6:	429d      	cmp	r5, r3
 80135e8:	4680      	mov	r8, r0
 80135ea:	4689      	mov	r9, r1
 80135ec:	f04f 0200 	mov.w	r2, #0
 80135f0:	d124      	bne.n	801363c <_dtoa_r+0x60c>
 80135f2:	4b1b      	ldr	r3, [pc, #108]	; (8013660 <_dtoa_r+0x630>)
 80135f4:	4650      	mov	r0, sl
 80135f6:	4659      	mov	r1, fp
 80135f8:	f7ec fe82 	bl	8000300 <__adddf3>
 80135fc:	4602      	mov	r2, r0
 80135fe:	460b      	mov	r3, r1
 8013600:	4640      	mov	r0, r8
 8013602:	4649      	mov	r1, r9
 8013604:	f7ed fac2 	bl	8000b8c <__aeabi_dcmpgt>
 8013608:	2800      	cmp	r0, #0
 801360a:	d173      	bne.n	80136f4 <_dtoa_r+0x6c4>
 801360c:	4652      	mov	r2, sl
 801360e:	465b      	mov	r3, fp
 8013610:	4913      	ldr	r1, [pc, #76]	; (8013660 <_dtoa_r+0x630>)
 8013612:	2000      	movs	r0, #0
 8013614:	f7ec fe72 	bl	80002fc <__aeabi_dsub>
 8013618:	4602      	mov	r2, r0
 801361a:	460b      	mov	r3, r1
 801361c:	4640      	mov	r0, r8
 801361e:	4649      	mov	r1, r9
 8013620:	f7ed fa96 	bl	8000b50 <__aeabi_dcmplt>
 8013624:	2800      	cmp	r0, #0
 8013626:	f43f af35 	beq.w	8013494 <_dtoa_r+0x464>
 801362a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 801362c:	1e6b      	subs	r3, r5, #1
 801362e:	930f      	str	r3, [sp, #60]	; 0x3c
 8013630:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8013634:	2b30      	cmp	r3, #48	; 0x30
 8013636:	d0f8      	beq.n	801362a <_dtoa_r+0x5fa>
 8013638:	9700      	str	r7, [sp, #0]
 801363a:	e049      	b.n	80136d0 <_dtoa_r+0x6a0>
 801363c:	4b05      	ldr	r3, [pc, #20]	; (8013654 <_dtoa_r+0x624>)
 801363e:	f7ed f815 	bl	800066c <__aeabi_dmul>
 8013642:	4680      	mov	r8, r0
 8013644:	4689      	mov	r9, r1
 8013646:	e7bd      	b.n	80135c4 <_dtoa_r+0x594>
 8013648:	08016a30 	.word	0x08016a30
 801364c:	08016a08 	.word	0x08016a08
 8013650:	3ff00000 	.word	0x3ff00000
 8013654:	40240000 	.word	0x40240000
 8013658:	401c0000 	.word	0x401c0000
 801365c:	40140000 	.word	0x40140000
 8013660:	3fe00000 	.word	0x3fe00000
 8013664:	9d01      	ldr	r5, [sp, #4]
 8013666:	4656      	mov	r6, sl
 8013668:	465f      	mov	r7, fp
 801366a:	4642      	mov	r2, r8
 801366c:	464b      	mov	r3, r9
 801366e:	4630      	mov	r0, r6
 8013670:	4639      	mov	r1, r7
 8013672:	f7ed f925 	bl	80008c0 <__aeabi_ddiv>
 8013676:	f7ed faa9 	bl	8000bcc <__aeabi_d2iz>
 801367a:	4682      	mov	sl, r0
 801367c:	f7ec ff8c 	bl	8000598 <__aeabi_i2d>
 8013680:	4642      	mov	r2, r8
 8013682:	464b      	mov	r3, r9
 8013684:	f7ec fff2 	bl	800066c <__aeabi_dmul>
 8013688:	4602      	mov	r2, r0
 801368a:	460b      	mov	r3, r1
 801368c:	4630      	mov	r0, r6
 801368e:	4639      	mov	r1, r7
 8013690:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8013694:	f7ec fe32 	bl	80002fc <__aeabi_dsub>
 8013698:	f805 6b01 	strb.w	r6, [r5], #1
 801369c:	9e01      	ldr	r6, [sp, #4]
 801369e:	9f03      	ldr	r7, [sp, #12]
 80136a0:	1bae      	subs	r6, r5, r6
 80136a2:	42b7      	cmp	r7, r6
 80136a4:	4602      	mov	r2, r0
 80136a6:	460b      	mov	r3, r1
 80136a8:	d135      	bne.n	8013716 <_dtoa_r+0x6e6>
 80136aa:	f7ec fe29 	bl	8000300 <__adddf3>
 80136ae:	4642      	mov	r2, r8
 80136b0:	464b      	mov	r3, r9
 80136b2:	4606      	mov	r6, r0
 80136b4:	460f      	mov	r7, r1
 80136b6:	f7ed fa69 	bl	8000b8c <__aeabi_dcmpgt>
 80136ba:	b9d0      	cbnz	r0, 80136f2 <_dtoa_r+0x6c2>
 80136bc:	4642      	mov	r2, r8
 80136be:	464b      	mov	r3, r9
 80136c0:	4630      	mov	r0, r6
 80136c2:	4639      	mov	r1, r7
 80136c4:	f7ed fa3a 	bl	8000b3c <__aeabi_dcmpeq>
 80136c8:	b110      	cbz	r0, 80136d0 <_dtoa_r+0x6a0>
 80136ca:	f01a 0f01 	tst.w	sl, #1
 80136ce:	d110      	bne.n	80136f2 <_dtoa_r+0x6c2>
 80136d0:	4620      	mov	r0, r4
 80136d2:	ee18 1a10 	vmov	r1, s16
 80136d6:	f000 fde9 	bl	80142ac <_Bfree>
 80136da:	2300      	movs	r3, #0
 80136dc:	9800      	ldr	r0, [sp, #0]
 80136de:	702b      	strb	r3, [r5, #0]
 80136e0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80136e2:	3001      	adds	r0, #1
 80136e4:	6018      	str	r0, [r3, #0]
 80136e6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80136e8:	2b00      	cmp	r3, #0
 80136ea:	f43f acf1 	beq.w	80130d0 <_dtoa_r+0xa0>
 80136ee:	601d      	str	r5, [r3, #0]
 80136f0:	e4ee      	b.n	80130d0 <_dtoa_r+0xa0>
 80136f2:	9f00      	ldr	r7, [sp, #0]
 80136f4:	462b      	mov	r3, r5
 80136f6:	461d      	mov	r5, r3
 80136f8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80136fc:	2a39      	cmp	r2, #57	; 0x39
 80136fe:	d106      	bne.n	801370e <_dtoa_r+0x6de>
 8013700:	9a01      	ldr	r2, [sp, #4]
 8013702:	429a      	cmp	r2, r3
 8013704:	d1f7      	bne.n	80136f6 <_dtoa_r+0x6c6>
 8013706:	9901      	ldr	r1, [sp, #4]
 8013708:	2230      	movs	r2, #48	; 0x30
 801370a:	3701      	adds	r7, #1
 801370c:	700a      	strb	r2, [r1, #0]
 801370e:	781a      	ldrb	r2, [r3, #0]
 8013710:	3201      	adds	r2, #1
 8013712:	701a      	strb	r2, [r3, #0]
 8013714:	e790      	b.n	8013638 <_dtoa_r+0x608>
 8013716:	4ba6      	ldr	r3, [pc, #664]	; (80139b0 <_dtoa_r+0x980>)
 8013718:	2200      	movs	r2, #0
 801371a:	f7ec ffa7 	bl	800066c <__aeabi_dmul>
 801371e:	2200      	movs	r2, #0
 8013720:	2300      	movs	r3, #0
 8013722:	4606      	mov	r6, r0
 8013724:	460f      	mov	r7, r1
 8013726:	f7ed fa09 	bl	8000b3c <__aeabi_dcmpeq>
 801372a:	2800      	cmp	r0, #0
 801372c:	d09d      	beq.n	801366a <_dtoa_r+0x63a>
 801372e:	e7cf      	b.n	80136d0 <_dtoa_r+0x6a0>
 8013730:	9a08      	ldr	r2, [sp, #32]
 8013732:	2a00      	cmp	r2, #0
 8013734:	f000 80d7 	beq.w	80138e6 <_dtoa_r+0x8b6>
 8013738:	9a06      	ldr	r2, [sp, #24]
 801373a:	2a01      	cmp	r2, #1
 801373c:	f300 80ba 	bgt.w	80138b4 <_dtoa_r+0x884>
 8013740:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8013742:	2a00      	cmp	r2, #0
 8013744:	f000 80b2 	beq.w	80138ac <_dtoa_r+0x87c>
 8013748:	f203 4333 	addw	r3, r3, #1075	; 0x433
 801374c:	9e07      	ldr	r6, [sp, #28]
 801374e:	9d04      	ldr	r5, [sp, #16]
 8013750:	9a04      	ldr	r2, [sp, #16]
 8013752:	441a      	add	r2, r3
 8013754:	9204      	str	r2, [sp, #16]
 8013756:	9a05      	ldr	r2, [sp, #20]
 8013758:	2101      	movs	r1, #1
 801375a:	441a      	add	r2, r3
 801375c:	4620      	mov	r0, r4
 801375e:	9205      	str	r2, [sp, #20]
 8013760:	f000 fe5c 	bl	801441c <__i2b>
 8013764:	4607      	mov	r7, r0
 8013766:	2d00      	cmp	r5, #0
 8013768:	dd0c      	ble.n	8013784 <_dtoa_r+0x754>
 801376a:	9b05      	ldr	r3, [sp, #20]
 801376c:	2b00      	cmp	r3, #0
 801376e:	dd09      	ble.n	8013784 <_dtoa_r+0x754>
 8013770:	42ab      	cmp	r3, r5
 8013772:	9a04      	ldr	r2, [sp, #16]
 8013774:	bfa8      	it	ge
 8013776:	462b      	movge	r3, r5
 8013778:	1ad2      	subs	r2, r2, r3
 801377a:	9204      	str	r2, [sp, #16]
 801377c:	9a05      	ldr	r2, [sp, #20]
 801377e:	1aed      	subs	r5, r5, r3
 8013780:	1ad3      	subs	r3, r2, r3
 8013782:	9305      	str	r3, [sp, #20]
 8013784:	9b07      	ldr	r3, [sp, #28]
 8013786:	b31b      	cbz	r3, 80137d0 <_dtoa_r+0x7a0>
 8013788:	9b08      	ldr	r3, [sp, #32]
 801378a:	2b00      	cmp	r3, #0
 801378c:	f000 80af 	beq.w	80138ee <_dtoa_r+0x8be>
 8013790:	2e00      	cmp	r6, #0
 8013792:	dd13      	ble.n	80137bc <_dtoa_r+0x78c>
 8013794:	4639      	mov	r1, r7
 8013796:	4632      	mov	r2, r6
 8013798:	4620      	mov	r0, r4
 801379a:	f000 feff 	bl	801459c <__pow5mult>
 801379e:	ee18 2a10 	vmov	r2, s16
 80137a2:	4601      	mov	r1, r0
 80137a4:	4607      	mov	r7, r0
 80137a6:	4620      	mov	r0, r4
 80137a8:	f000 fe4e 	bl	8014448 <__multiply>
 80137ac:	ee18 1a10 	vmov	r1, s16
 80137b0:	4680      	mov	r8, r0
 80137b2:	4620      	mov	r0, r4
 80137b4:	f000 fd7a 	bl	80142ac <_Bfree>
 80137b8:	ee08 8a10 	vmov	s16, r8
 80137bc:	9b07      	ldr	r3, [sp, #28]
 80137be:	1b9a      	subs	r2, r3, r6
 80137c0:	d006      	beq.n	80137d0 <_dtoa_r+0x7a0>
 80137c2:	ee18 1a10 	vmov	r1, s16
 80137c6:	4620      	mov	r0, r4
 80137c8:	f000 fee8 	bl	801459c <__pow5mult>
 80137cc:	ee08 0a10 	vmov	s16, r0
 80137d0:	2101      	movs	r1, #1
 80137d2:	4620      	mov	r0, r4
 80137d4:	f000 fe22 	bl	801441c <__i2b>
 80137d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80137da:	2b00      	cmp	r3, #0
 80137dc:	4606      	mov	r6, r0
 80137de:	f340 8088 	ble.w	80138f2 <_dtoa_r+0x8c2>
 80137e2:	461a      	mov	r2, r3
 80137e4:	4601      	mov	r1, r0
 80137e6:	4620      	mov	r0, r4
 80137e8:	f000 fed8 	bl	801459c <__pow5mult>
 80137ec:	9b06      	ldr	r3, [sp, #24]
 80137ee:	2b01      	cmp	r3, #1
 80137f0:	4606      	mov	r6, r0
 80137f2:	f340 8081 	ble.w	80138f8 <_dtoa_r+0x8c8>
 80137f6:	f04f 0800 	mov.w	r8, #0
 80137fa:	6933      	ldr	r3, [r6, #16]
 80137fc:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8013800:	6918      	ldr	r0, [r3, #16]
 8013802:	f000 fdbb 	bl	801437c <__hi0bits>
 8013806:	f1c0 0020 	rsb	r0, r0, #32
 801380a:	9b05      	ldr	r3, [sp, #20]
 801380c:	4418      	add	r0, r3
 801380e:	f010 001f 	ands.w	r0, r0, #31
 8013812:	f000 8092 	beq.w	801393a <_dtoa_r+0x90a>
 8013816:	f1c0 0320 	rsb	r3, r0, #32
 801381a:	2b04      	cmp	r3, #4
 801381c:	f340 808a 	ble.w	8013934 <_dtoa_r+0x904>
 8013820:	f1c0 001c 	rsb	r0, r0, #28
 8013824:	9b04      	ldr	r3, [sp, #16]
 8013826:	4403      	add	r3, r0
 8013828:	9304      	str	r3, [sp, #16]
 801382a:	9b05      	ldr	r3, [sp, #20]
 801382c:	4403      	add	r3, r0
 801382e:	4405      	add	r5, r0
 8013830:	9305      	str	r3, [sp, #20]
 8013832:	9b04      	ldr	r3, [sp, #16]
 8013834:	2b00      	cmp	r3, #0
 8013836:	dd07      	ble.n	8013848 <_dtoa_r+0x818>
 8013838:	ee18 1a10 	vmov	r1, s16
 801383c:	461a      	mov	r2, r3
 801383e:	4620      	mov	r0, r4
 8013840:	f000 ff06 	bl	8014650 <__lshift>
 8013844:	ee08 0a10 	vmov	s16, r0
 8013848:	9b05      	ldr	r3, [sp, #20]
 801384a:	2b00      	cmp	r3, #0
 801384c:	dd05      	ble.n	801385a <_dtoa_r+0x82a>
 801384e:	4631      	mov	r1, r6
 8013850:	461a      	mov	r2, r3
 8013852:	4620      	mov	r0, r4
 8013854:	f000 fefc 	bl	8014650 <__lshift>
 8013858:	4606      	mov	r6, r0
 801385a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801385c:	2b00      	cmp	r3, #0
 801385e:	d06e      	beq.n	801393e <_dtoa_r+0x90e>
 8013860:	ee18 0a10 	vmov	r0, s16
 8013864:	4631      	mov	r1, r6
 8013866:	f000 ff63 	bl	8014730 <__mcmp>
 801386a:	2800      	cmp	r0, #0
 801386c:	da67      	bge.n	801393e <_dtoa_r+0x90e>
 801386e:	9b00      	ldr	r3, [sp, #0]
 8013870:	3b01      	subs	r3, #1
 8013872:	ee18 1a10 	vmov	r1, s16
 8013876:	9300      	str	r3, [sp, #0]
 8013878:	220a      	movs	r2, #10
 801387a:	2300      	movs	r3, #0
 801387c:	4620      	mov	r0, r4
 801387e:	f000 fd37 	bl	80142f0 <__multadd>
 8013882:	9b08      	ldr	r3, [sp, #32]
 8013884:	ee08 0a10 	vmov	s16, r0
 8013888:	2b00      	cmp	r3, #0
 801388a:	f000 81b1 	beq.w	8013bf0 <_dtoa_r+0xbc0>
 801388e:	2300      	movs	r3, #0
 8013890:	4639      	mov	r1, r7
 8013892:	220a      	movs	r2, #10
 8013894:	4620      	mov	r0, r4
 8013896:	f000 fd2b 	bl	80142f0 <__multadd>
 801389a:	9b02      	ldr	r3, [sp, #8]
 801389c:	2b00      	cmp	r3, #0
 801389e:	4607      	mov	r7, r0
 80138a0:	f300 808e 	bgt.w	80139c0 <_dtoa_r+0x990>
 80138a4:	9b06      	ldr	r3, [sp, #24]
 80138a6:	2b02      	cmp	r3, #2
 80138a8:	dc51      	bgt.n	801394e <_dtoa_r+0x91e>
 80138aa:	e089      	b.n	80139c0 <_dtoa_r+0x990>
 80138ac:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80138ae:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80138b2:	e74b      	b.n	801374c <_dtoa_r+0x71c>
 80138b4:	9b03      	ldr	r3, [sp, #12]
 80138b6:	1e5e      	subs	r6, r3, #1
 80138b8:	9b07      	ldr	r3, [sp, #28]
 80138ba:	42b3      	cmp	r3, r6
 80138bc:	bfbf      	itttt	lt
 80138be:	9b07      	ldrlt	r3, [sp, #28]
 80138c0:	9607      	strlt	r6, [sp, #28]
 80138c2:	1af2      	sublt	r2, r6, r3
 80138c4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80138c6:	bfb6      	itet	lt
 80138c8:	189b      	addlt	r3, r3, r2
 80138ca:	1b9e      	subge	r6, r3, r6
 80138cc:	930a      	strlt	r3, [sp, #40]	; 0x28
 80138ce:	9b03      	ldr	r3, [sp, #12]
 80138d0:	bfb8      	it	lt
 80138d2:	2600      	movlt	r6, #0
 80138d4:	2b00      	cmp	r3, #0
 80138d6:	bfb7      	itett	lt
 80138d8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80138dc:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80138e0:	1a9d      	sublt	r5, r3, r2
 80138e2:	2300      	movlt	r3, #0
 80138e4:	e734      	b.n	8013750 <_dtoa_r+0x720>
 80138e6:	9e07      	ldr	r6, [sp, #28]
 80138e8:	9d04      	ldr	r5, [sp, #16]
 80138ea:	9f08      	ldr	r7, [sp, #32]
 80138ec:	e73b      	b.n	8013766 <_dtoa_r+0x736>
 80138ee:	9a07      	ldr	r2, [sp, #28]
 80138f0:	e767      	b.n	80137c2 <_dtoa_r+0x792>
 80138f2:	9b06      	ldr	r3, [sp, #24]
 80138f4:	2b01      	cmp	r3, #1
 80138f6:	dc18      	bgt.n	801392a <_dtoa_r+0x8fa>
 80138f8:	f1ba 0f00 	cmp.w	sl, #0
 80138fc:	d115      	bne.n	801392a <_dtoa_r+0x8fa>
 80138fe:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8013902:	b993      	cbnz	r3, 801392a <_dtoa_r+0x8fa>
 8013904:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8013908:	0d1b      	lsrs	r3, r3, #20
 801390a:	051b      	lsls	r3, r3, #20
 801390c:	b183      	cbz	r3, 8013930 <_dtoa_r+0x900>
 801390e:	9b04      	ldr	r3, [sp, #16]
 8013910:	3301      	adds	r3, #1
 8013912:	9304      	str	r3, [sp, #16]
 8013914:	9b05      	ldr	r3, [sp, #20]
 8013916:	3301      	adds	r3, #1
 8013918:	9305      	str	r3, [sp, #20]
 801391a:	f04f 0801 	mov.w	r8, #1
 801391e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8013920:	2b00      	cmp	r3, #0
 8013922:	f47f af6a 	bne.w	80137fa <_dtoa_r+0x7ca>
 8013926:	2001      	movs	r0, #1
 8013928:	e76f      	b.n	801380a <_dtoa_r+0x7da>
 801392a:	f04f 0800 	mov.w	r8, #0
 801392e:	e7f6      	b.n	801391e <_dtoa_r+0x8ee>
 8013930:	4698      	mov	r8, r3
 8013932:	e7f4      	b.n	801391e <_dtoa_r+0x8ee>
 8013934:	f43f af7d 	beq.w	8013832 <_dtoa_r+0x802>
 8013938:	4618      	mov	r0, r3
 801393a:	301c      	adds	r0, #28
 801393c:	e772      	b.n	8013824 <_dtoa_r+0x7f4>
 801393e:	9b03      	ldr	r3, [sp, #12]
 8013940:	2b00      	cmp	r3, #0
 8013942:	dc37      	bgt.n	80139b4 <_dtoa_r+0x984>
 8013944:	9b06      	ldr	r3, [sp, #24]
 8013946:	2b02      	cmp	r3, #2
 8013948:	dd34      	ble.n	80139b4 <_dtoa_r+0x984>
 801394a:	9b03      	ldr	r3, [sp, #12]
 801394c:	9302      	str	r3, [sp, #8]
 801394e:	9b02      	ldr	r3, [sp, #8]
 8013950:	b96b      	cbnz	r3, 801396e <_dtoa_r+0x93e>
 8013952:	4631      	mov	r1, r6
 8013954:	2205      	movs	r2, #5
 8013956:	4620      	mov	r0, r4
 8013958:	f000 fcca 	bl	80142f0 <__multadd>
 801395c:	4601      	mov	r1, r0
 801395e:	4606      	mov	r6, r0
 8013960:	ee18 0a10 	vmov	r0, s16
 8013964:	f000 fee4 	bl	8014730 <__mcmp>
 8013968:	2800      	cmp	r0, #0
 801396a:	f73f adbb 	bgt.w	80134e4 <_dtoa_r+0x4b4>
 801396e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013970:	9d01      	ldr	r5, [sp, #4]
 8013972:	43db      	mvns	r3, r3
 8013974:	9300      	str	r3, [sp, #0]
 8013976:	f04f 0800 	mov.w	r8, #0
 801397a:	4631      	mov	r1, r6
 801397c:	4620      	mov	r0, r4
 801397e:	f000 fc95 	bl	80142ac <_Bfree>
 8013982:	2f00      	cmp	r7, #0
 8013984:	f43f aea4 	beq.w	80136d0 <_dtoa_r+0x6a0>
 8013988:	f1b8 0f00 	cmp.w	r8, #0
 801398c:	d005      	beq.n	801399a <_dtoa_r+0x96a>
 801398e:	45b8      	cmp	r8, r7
 8013990:	d003      	beq.n	801399a <_dtoa_r+0x96a>
 8013992:	4641      	mov	r1, r8
 8013994:	4620      	mov	r0, r4
 8013996:	f000 fc89 	bl	80142ac <_Bfree>
 801399a:	4639      	mov	r1, r7
 801399c:	4620      	mov	r0, r4
 801399e:	f000 fc85 	bl	80142ac <_Bfree>
 80139a2:	e695      	b.n	80136d0 <_dtoa_r+0x6a0>
 80139a4:	2600      	movs	r6, #0
 80139a6:	4637      	mov	r7, r6
 80139a8:	e7e1      	b.n	801396e <_dtoa_r+0x93e>
 80139aa:	9700      	str	r7, [sp, #0]
 80139ac:	4637      	mov	r7, r6
 80139ae:	e599      	b.n	80134e4 <_dtoa_r+0x4b4>
 80139b0:	40240000 	.word	0x40240000
 80139b4:	9b08      	ldr	r3, [sp, #32]
 80139b6:	2b00      	cmp	r3, #0
 80139b8:	f000 80ca 	beq.w	8013b50 <_dtoa_r+0xb20>
 80139bc:	9b03      	ldr	r3, [sp, #12]
 80139be:	9302      	str	r3, [sp, #8]
 80139c0:	2d00      	cmp	r5, #0
 80139c2:	dd05      	ble.n	80139d0 <_dtoa_r+0x9a0>
 80139c4:	4639      	mov	r1, r7
 80139c6:	462a      	mov	r2, r5
 80139c8:	4620      	mov	r0, r4
 80139ca:	f000 fe41 	bl	8014650 <__lshift>
 80139ce:	4607      	mov	r7, r0
 80139d0:	f1b8 0f00 	cmp.w	r8, #0
 80139d4:	d05b      	beq.n	8013a8e <_dtoa_r+0xa5e>
 80139d6:	6879      	ldr	r1, [r7, #4]
 80139d8:	4620      	mov	r0, r4
 80139da:	f000 fc27 	bl	801422c <_Balloc>
 80139de:	4605      	mov	r5, r0
 80139e0:	b928      	cbnz	r0, 80139ee <_dtoa_r+0x9be>
 80139e2:	4b87      	ldr	r3, [pc, #540]	; (8013c00 <_dtoa_r+0xbd0>)
 80139e4:	4602      	mov	r2, r0
 80139e6:	f240 21ea 	movw	r1, #746	; 0x2ea
 80139ea:	f7ff bb3b 	b.w	8013064 <_dtoa_r+0x34>
 80139ee:	693a      	ldr	r2, [r7, #16]
 80139f0:	3202      	adds	r2, #2
 80139f2:	0092      	lsls	r2, r2, #2
 80139f4:	f107 010c 	add.w	r1, r7, #12
 80139f8:	300c      	adds	r0, #12
 80139fa:	f000 fbdb 	bl	80141b4 <memcpy>
 80139fe:	2201      	movs	r2, #1
 8013a00:	4629      	mov	r1, r5
 8013a02:	4620      	mov	r0, r4
 8013a04:	f000 fe24 	bl	8014650 <__lshift>
 8013a08:	9b01      	ldr	r3, [sp, #4]
 8013a0a:	f103 0901 	add.w	r9, r3, #1
 8013a0e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8013a12:	4413      	add	r3, r2
 8013a14:	9305      	str	r3, [sp, #20]
 8013a16:	f00a 0301 	and.w	r3, sl, #1
 8013a1a:	46b8      	mov	r8, r7
 8013a1c:	9304      	str	r3, [sp, #16]
 8013a1e:	4607      	mov	r7, r0
 8013a20:	4631      	mov	r1, r6
 8013a22:	ee18 0a10 	vmov	r0, s16
 8013a26:	f7ff fa75 	bl	8012f14 <quorem>
 8013a2a:	4641      	mov	r1, r8
 8013a2c:	9002      	str	r0, [sp, #8]
 8013a2e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8013a32:	ee18 0a10 	vmov	r0, s16
 8013a36:	f000 fe7b 	bl	8014730 <__mcmp>
 8013a3a:	463a      	mov	r2, r7
 8013a3c:	9003      	str	r0, [sp, #12]
 8013a3e:	4631      	mov	r1, r6
 8013a40:	4620      	mov	r0, r4
 8013a42:	f000 fe91 	bl	8014768 <__mdiff>
 8013a46:	68c2      	ldr	r2, [r0, #12]
 8013a48:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 8013a4c:	4605      	mov	r5, r0
 8013a4e:	bb02      	cbnz	r2, 8013a92 <_dtoa_r+0xa62>
 8013a50:	4601      	mov	r1, r0
 8013a52:	ee18 0a10 	vmov	r0, s16
 8013a56:	f000 fe6b 	bl	8014730 <__mcmp>
 8013a5a:	4602      	mov	r2, r0
 8013a5c:	4629      	mov	r1, r5
 8013a5e:	4620      	mov	r0, r4
 8013a60:	9207      	str	r2, [sp, #28]
 8013a62:	f000 fc23 	bl	80142ac <_Bfree>
 8013a66:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8013a6a:	ea43 0102 	orr.w	r1, r3, r2
 8013a6e:	9b04      	ldr	r3, [sp, #16]
 8013a70:	430b      	orrs	r3, r1
 8013a72:	464d      	mov	r5, r9
 8013a74:	d10f      	bne.n	8013a96 <_dtoa_r+0xa66>
 8013a76:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8013a7a:	d02a      	beq.n	8013ad2 <_dtoa_r+0xaa2>
 8013a7c:	9b03      	ldr	r3, [sp, #12]
 8013a7e:	2b00      	cmp	r3, #0
 8013a80:	dd02      	ble.n	8013a88 <_dtoa_r+0xa58>
 8013a82:	9b02      	ldr	r3, [sp, #8]
 8013a84:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8013a88:	f88b a000 	strb.w	sl, [fp]
 8013a8c:	e775      	b.n	801397a <_dtoa_r+0x94a>
 8013a8e:	4638      	mov	r0, r7
 8013a90:	e7ba      	b.n	8013a08 <_dtoa_r+0x9d8>
 8013a92:	2201      	movs	r2, #1
 8013a94:	e7e2      	b.n	8013a5c <_dtoa_r+0xa2c>
 8013a96:	9b03      	ldr	r3, [sp, #12]
 8013a98:	2b00      	cmp	r3, #0
 8013a9a:	db04      	blt.n	8013aa6 <_dtoa_r+0xa76>
 8013a9c:	9906      	ldr	r1, [sp, #24]
 8013a9e:	430b      	orrs	r3, r1
 8013aa0:	9904      	ldr	r1, [sp, #16]
 8013aa2:	430b      	orrs	r3, r1
 8013aa4:	d122      	bne.n	8013aec <_dtoa_r+0xabc>
 8013aa6:	2a00      	cmp	r2, #0
 8013aa8:	ddee      	ble.n	8013a88 <_dtoa_r+0xa58>
 8013aaa:	ee18 1a10 	vmov	r1, s16
 8013aae:	2201      	movs	r2, #1
 8013ab0:	4620      	mov	r0, r4
 8013ab2:	f000 fdcd 	bl	8014650 <__lshift>
 8013ab6:	4631      	mov	r1, r6
 8013ab8:	ee08 0a10 	vmov	s16, r0
 8013abc:	f000 fe38 	bl	8014730 <__mcmp>
 8013ac0:	2800      	cmp	r0, #0
 8013ac2:	dc03      	bgt.n	8013acc <_dtoa_r+0xa9c>
 8013ac4:	d1e0      	bne.n	8013a88 <_dtoa_r+0xa58>
 8013ac6:	f01a 0f01 	tst.w	sl, #1
 8013aca:	d0dd      	beq.n	8013a88 <_dtoa_r+0xa58>
 8013acc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8013ad0:	d1d7      	bne.n	8013a82 <_dtoa_r+0xa52>
 8013ad2:	2339      	movs	r3, #57	; 0x39
 8013ad4:	f88b 3000 	strb.w	r3, [fp]
 8013ad8:	462b      	mov	r3, r5
 8013ada:	461d      	mov	r5, r3
 8013adc:	3b01      	subs	r3, #1
 8013ade:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8013ae2:	2a39      	cmp	r2, #57	; 0x39
 8013ae4:	d071      	beq.n	8013bca <_dtoa_r+0xb9a>
 8013ae6:	3201      	adds	r2, #1
 8013ae8:	701a      	strb	r2, [r3, #0]
 8013aea:	e746      	b.n	801397a <_dtoa_r+0x94a>
 8013aec:	2a00      	cmp	r2, #0
 8013aee:	dd07      	ble.n	8013b00 <_dtoa_r+0xad0>
 8013af0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8013af4:	d0ed      	beq.n	8013ad2 <_dtoa_r+0xaa2>
 8013af6:	f10a 0301 	add.w	r3, sl, #1
 8013afa:	f88b 3000 	strb.w	r3, [fp]
 8013afe:	e73c      	b.n	801397a <_dtoa_r+0x94a>
 8013b00:	9b05      	ldr	r3, [sp, #20]
 8013b02:	f809 ac01 	strb.w	sl, [r9, #-1]
 8013b06:	4599      	cmp	r9, r3
 8013b08:	d047      	beq.n	8013b9a <_dtoa_r+0xb6a>
 8013b0a:	ee18 1a10 	vmov	r1, s16
 8013b0e:	2300      	movs	r3, #0
 8013b10:	220a      	movs	r2, #10
 8013b12:	4620      	mov	r0, r4
 8013b14:	f000 fbec 	bl	80142f0 <__multadd>
 8013b18:	45b8      	cmp	r8, r7
 8013b1a:	ee08 0a10 	vmov	s16, r0
 8013b1e:	f04f 0300 	mov.w	r3, #0
 8013b22:	f04f 020a 	mov.w	r2, #10
 8013b26:	4641      	mov	r1, r8
 8013b28:	4620      	mov	r0, r4
 8013b2a:	d106      	bne.n	8013b3a <_dtoa_r+0xb0a>
 8013b2c:	f000 fbe0 	bl	80142f0 <__multadd>
 8013b30:	4680      	mov	r8, r0
 8013b32:	4607      	mov	r7, r0
 8013b34:	f109 0901 	add.w	r9, r9, #1
 8013b38:	e772      	b.n	8013a20 <_dtoa_r+0x9f0>
 8013b3a:	f000 fbd9 	bl	80142f0 <__multadd>
 8013b3e:	4639      	mov	r1, r7
 8013b40:	4680      	mov	r8, r0
 8013b42:	2300      	movs	r3, #0
 8013b44:	220a      	movs	r2, #10
 8013b46:	4620      	mov	r0, r4
 8013b48:	f000 fbd2 	bl	80142f0 <__multadd>
 8013b4c:	4607      	mov	r7, r0
 8013b4e:	e7f1      	b.n	8013b34 <_dtoa_r+0xb04>
 8013b50:	9b03      	ldr	r3, [sp, #12]
 8013b52:	9302      	str	r3, [sp, #8]
 8013b54:	9d01      	ldr	r5, [sp, #4]
 8013b56:	ee18 0a10 	vmov	r0, s16
 8013b5a:	4631      	mov	r1, r6
 8013b5c:	f7ff f9da 	bl	8012f14 <quorem>
 8013b60:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8013b64:	9b01      	ldr	r3, [sp, #4]
 8013b66:	f805 ab01 	strb.w	sl, [r5], #1
 8013b6a:	1aea      	subs	r2, r5, r3
 8013b6c:	9b02      	ldr	r3, [sp, #8]
 8013b6e:	4293      	cmp	r3, r2
 8013b70:	dd09      	ble.n	8013b86 <_dtoa_r+0xb56>
 8013b72:	ee18 1a10 	vmov	r1, s16
 8013b76:	2300      	movs	r3, #0
 8013b78:	220a      	movs	r2, #10
 8013b7a:	4620      	mov	r0, r4
 8013b7c:	f000 fbb8 	bl	80142f0 <__multadd>
 8013b80:	ee08 0a10 	vmov	s16, r0
 8013b84:	e7e7      	b.n	8013b56 <_dtoa_r+0xb26>
 8013b86:	9b02      	ldr	r3, [sp, #8]
 8013b88:	2b00      	cmp	r3, #0
 8013b8a:	bfc8      	it	gt
 8013b8c:	461d      	movgt	r5, r3
 8013b8e:	9b01      	ldr	r3, [sp, #4]
 8013b90:	bfd8      	it	le
 8013b92:	2501      	movle	r5, #1
 8013b94:	441d      	add	r5, r3
 8013b96:	f04f 0800 	mov.w	r8, #0
 8013b9a:	ee18 1a10 	vmov	r1, s16
 8013b9e:	2201      	movs	r2, #1
 8013ba0:	4620      	mov	r0, r4
 8013ba2:	f000 fd55 	bl	8014650 <__lshift>
 8013ba6:	4631      	mov	r1, r6
 8013ba8:	ee08 0a10 	vmov	s16, r0
 8013bac:	f000 fdc0 	bl	8014730 <__mcmp>
 8013bb0:	2800      	cmp	r0, #0
 8013bb2:	dc91      	bgt.n	8013ad8 <_dtoa_r+0xaa8>
 8013bb4:	d102      	bne.n	8013bbc <_dtoa_r+0xb8c>
 8013bb6:	f01a 0f01 	tst.w	sl, #1
 8013bba:	d18d      	bne.n	8013ad8 <_dtoa_r+0xaa8>
 8013bbc:	462b      	mov	r3, r5
 8013bbe:	461d      	mov	r5, r3
 8013bc0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8013bc4:	2a30      	cmp	r2, #48	; 0x30
 8013bc6:	d0fa      	beq.n	8013bbe <_dtoa_r+0xb8e>
 8013bc8:	e6d7      	b.n	801397a <_dtoa_r+0x94a>
 8013bca:	9a01      	ldr	r2, [sp, #4]
 8013bcc:	429a      	cmp	r2, r3
 8013bce:	d184      	bne.n	8013ada <_dtoa_r+0xaaa>
 8013bd0:	9b00      	ldr	r3, [sp, #0]
 8013bd2:	3301      	adds	r3, #1
 8013bd4:	9300      	str	r3, [sp, #0]
 8013bd6:	2331      	movs	r3, #49	; 0x31
 8013bd8:	7013      	strb	r3, [r2, #0]
 8013bda:	e6ce      	b.n	801397a <_dtoa_r+0x94a>
 8013bdc:	4b09      	ldr	r3, [pc, #36]	; (8013c04 <_dtoa_r+0xbd4>)
 8013bde:	f7ff ba95 	b.w	801310c <_dtoa_r+0xdc>
 8013be2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8013be4:	2b00      	cmp	r3, #0
 8013be6:	f47f aa6e 	bne.w	80130c6 <_dtoa_r+0x96>
 8013bea:	4b07      	ldr	r3, [pc, #28]	; (8013c08 <_dtoa_r+0xbd8>)
 8013bec:	f7ff ba8e 	b.w	801310c <_dtoa_r+0xdc>
 8013bf0:	9b02      	ldr	r3, [sp, #8]
 8013bf2:	2b00      	cmp	r3, #0
 8013bf4:	dcae      	bgt.n	8013b54 <_dtoa_r+0xb24>
 8013bf6:	9b06      	ldr	r3, [sp, #24]
 8013bf8:	2b02      	cmp	r3, #2
 8013bfa:	f73f aea8 	bgt.w	801394e <_dtoa_r+0x91e>
 8013bfe:	e7a9      	b.n	8013b54 <_dtoa_r+0xb24>
 8013c00:	08016928 	.word	0x08016928
 8013c04:	080168b4 	.word	0x080168b4
 8013c08:	080168a7 	.word	0x080168a7

08013c0c <__errno>:
 8013c0c:	4b01      	ldr	r3, [pc, #4]	; (8013c14 <__errno+0x8>)
 8013c0e:	6818      	ldr	r0, [r3, #0]
 8013c10:	4770      	bx	lr
 8013c12:	bf00      	nop
 8013c14:	20000080 	.word	0x20000080

08013c18 <__sflush_r>:
 8013c18:	898a      	ldrh	r2, [r1, #12]
 8013c1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013c1e:	4605      	mov	r5, r0
 8013c20:	0710      	lsls	r0, r2, #28
 8013c22:	460c      	mov	r4, r1
 8013c24:	d458      	bmi.n	8013cd8 <__sflush_r+0xc0>
 8013c26:	684b      	ldr	r3, [r1, #4]
 8013c28:	2b00      	cmp	r3, #0
 8013c2a:	dc05      	bgt.n	8013c38 <__sflush_r+0x20>
 8013c2c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8013c2e:	2b00      	cmp	r3, #0
 8013c30:	dc02      	bgt.n	8013c38 <__sflush_r+0x20>
 8013c32:	2000      	movs	r0, #0
 8013c34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013c38:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8013c3a:	2e00      	cmp	r6, #0
 8013c3c:	d0f9      	beq.n	8013c32 <__sflush_r+0x1a>
 8013c3e:	2300      	movs	r3, #0
 8013c40:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8013c44:	682f      	ldr	r7, [r5, #0]
 8013c46:	602b      	str	r3, [r5, #0]
 8013c48:	d032      	beq.n	8013cb0 <__sflush_r+0x98>
 8013c4a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8013c4c:	89a3      	ldrh	r3, [r4, #12]
 8013c4e:	075a      	lsls	r2, r3, #29
 8013c50:	d505      	bpl.n	8013c5e <__sflush_r+0x46>
 8013c52:	6863      	ldr	r3, [r4, #4]
 8013c54:	1ac0      	subs	r0, r0, r3
 8013c56:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8013c58:	b10b      	cbz	r3, 8013c5e <__sflush_r+0x46>
 8013c5a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8013c5c:	1ac0      	subs	r0, r0, r3
 8013c5e:	2300      	movs	r3, #0
 8013c60:	4602      	mov	r2, r0
 8013c62:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8013c64:	6a21      	ldr	r1, [r4, #32]
 8013c66:	4628      	mov	r0, r5
 8013c68:	47b0      	blx	r6
 8013c6a:	1c43      	adds	r3, r0, #1
 8013c6c:	89a3      	ldrh	r3, [r4, #12]
 8013c6e:	d106      	bne.n	8013c7e <__sflush_r+0x66>
 8013c70:	6829      	ldr	r1, [r5, #0]
 8013c72:	291d      	cmp	r1, #29
 8013c74:	d82c      	bhi.n	8013cd0 <__sflush_r+0xb8>
 8013c76:	4a2a      	ldr	r2, [pc, #168]	; (8013d20 <__sflush_r+0x108>)
 8013c78:	40ca      	lsrs	r2, r1
 8013c7a:	07d6      	lsls	r6, r2, #31
 8013c7c:	d528      	bpl.n	8013cd0 <__sflush_r+0xb8>
 8013c7e:	2200      	movs	r2, #0
 8013c80:	6062      	str	r2, [r4, #4]
 8013c82:	04d9      	lsls	r1, r3, #19
 8013c84:	6922      	ldr	r2, [r4, #16]
 8013c86:	6022      	str	r2, [r4, #0]
 8013c88:	d504      	bpl.n	8013c94 <__sflush_r+0x7c>
 8013c8a:	1c42      	adds	r2, r0, #1
 8013c8c:	d101      	bne.n	8013c92 <__sflush_r+0x7a>
 8013c8e:	682b      	ldr	r3, [r5, #0]
 8013c90:	b903      	cbnz	r3, 8013c94 <__sflush_r+0x7c>
 8013c92:	6560      	str	r0, [r4, #84]	; 0x54
 8013c94:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8013c96:	602f      	str	r7, [r5, #0]
 8013c98:	2900      	cmp	r1, #0
 8013c9a:	d0ca      	beq.n	8013c32 <__sflush_r+0x1a>
 8013c9c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013ca0:	4299      	cmp	r1, r3
 8013ca2:	d002      	beq.n	8013caa <__sflush_r+0x92>
 8013ca4:	4628      	mov	r0, r5
 8013ca6:	f000 fe5b 	bl	8014960 <_free_r>
 8013caa:	2000      	movs	r0, #0
 8013cac:	6360      	str	r0, [r4, #52]	; 0x34
 8013cae:	e7c1      	b.n	8013c34 <__sflush_r+0x1c>
 8013cb0:	6a21      	ldr	r1, [r4, #32]
 8013cb2:	2301      	movs	r3, #1
 8013cb4:	4628      	mov	r0, r5
 8013cb6:	47b0      	blx	r6
 8013cb8:	1c41      	adds	r1, r0, #1
 8013cba:	d1c7      	bne.n	8013c4c <__sflush_r+0x34>
 8013cbc:	682b      	ldr	r3, [r5, #0]
 8013cbe:	2b00      	cmp	r3, #0
 8013cc0:	d0c4      	beq.n	8013c4c <__sflush_r+0x34>
 8013cc2:	2b1d      	cmp	r3, #29
 8013cc4:	d001      	beq.n	8013cca <__sflush_r+0xb2>
 8013cc6:	2b16      	cmp	r3, #22
 8013cc8:	d101      	bne.n	8013cce <__sflush_r+0xb6>
 8013cca:	602f      	str	r7, [r5, #0]
 8013ccc:	e7b1      	b.n	8013c32 <__sflush_r+0x1a>
 8013cce:	89a3      	ldrh	r3, [r4, #12]
 8013cd0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013cd4:	81a3      	strh	r3, [r4, #12]
 8013cd6:	e7ad      	b.n	8013c34 <__sflush_r+0x1c>
 8013cd8:	690f      	ldr	r7, [r1, #16]
 8013cda:	2f00      	cmp	r7, #0
 8013cdc:	d0a9      	beq.n	8013c32 <__sflush_r+0x1a>
 8013cde:	0793      	lsls	r3, r2, #30
 8013ce0:	680e      	ldr	r6, [r1, #0]
 8013ce2:	bf08      	it	eq
 8013ce4:	694b      	ldreq	r3, [r1, #20]
 8013ce6:	600f      	str	r7, [r1, #0]
 8013ce8:	bf18      	it	ne
 8013cea:	2300      	movne	r3, #0
 8013cec:	eba6 0807 	sub.w	r8, r6, r7
 8013cf0:	608b      	str	r3, [r1, #8]
 8013cf2:	f1b8 0f00 	cmp.w	r8, #0
 8013cf6:	dd9c      	ble.n	8013c32 <__sflush_r+0x1a>
 8013cf8:	6a21      	ldr	r1, [r4, #32]
 8013cfa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8013cfc:	4643      	mov	r3, r8
 8013cfe:	463a      	mov	r2, r7
 8013d00:	4628      	mov	r0, r5
 8013d02:	47b0      	blx	r6
 8013d04:	2800      	cmp	r0, #0
 8013d06:	dc06      	bgt.n	8013d16 <__sflush_r+0xfe>
 8013d08:	89a3      	ldrh	r3, [r4, #12]
 8013d0a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013d0e:	81a3      	strh	r3, [r4, #12]
 8013d10:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8013d14:	e78e      	b.n	8013c34 <__sflush_r+0x1c>
 8013d16:	4407      	add	r7, r0
 8013d18:	eba8 0800 	sub.w	r8, r8, r0
 8013d1c:	e7e9      	b.n	8013cf2 <__sflush_r+0xda>
 8013d1e:	bf00      	nop
 8013d20:	20400001 	.word	0x20400001

08013d24 <_fflush_r>:
 8013d24:	b538      	push	{r3, r4, r5, lr}
 8013d26:	690b      	ldr	r3, [r1, #16]
 8013d28:	4605      	mov	r5, r0
 8013d2a:	460c      	mov	r4, r1
 8013d2c:	b913      	cbnz	r3, 8013d34 <_fflush_r+0x10>
 8013d2e:	2500      	movs	r5, #0
 8013d30:	4628      	mov	r0, r5
 8013d32:	bd38      	pop	{r3, r4, r5, pc}
 8013d34:	b118      	cbz	r0, 8013d3e <_fflush_r+0x1a>
 8013d36:	6983      	ldr	r3, [r0, #24]
 8013d38:	b90b      	cbnz	r3, 8013d3e <_fflush_r+0x1a>
 8013d3a:	f000 f887 	bl	8013e4c <__sinit>
 8013d3e:	4b14      	ldr	r3, [pc, #80]	; (8013d90 <_fflush_r+0x6c>)
 8013d40:	429c      	cmp	r4, r3
 8013d42:	d11b      	bne.n	8013d7c <_fflush_r+0x58>
 8013d44:	686c      	ldr	r4, [r5, #4]
 8013d46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013d4a:	2b00      	cmp	r3, #0
 8013d4c:	d0ef      	beq.n	8013d2e <_fflush_r+0xa>
 8013d4e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8013d50:	07d0      	lsls	r0, r2, #31
 8013d52:	d404      	bmi.n	8013d5e <_fflush_r+0x3a>
 8013d54:	0599      	lsls	r1, r3, #22
 8013d56:	d402      	bmi.n	8013d5e <_fflush_r+0x3a>
 8013d58:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8013d5a:	f000 f986 	bl	801406a <__retarget_lock_acquire_recursive>
 8013d5e:	4628      	mov	r0, r5
 8013d60:	4621      	mov	r1, r4
 8013d62:	f7ff ff59 	bl	8013c18 <__sflush_r>
 8013d66:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8013d68:	07da      	lsls	r2, r3, #31
 8013d6a:	4605      	mov	r5, r0
 8013d6c:	d4e0      	bmi.n	8013d30 <_fflush_r+0xc>
 8013d6e:	89a3      	ldrh	r3, [r4, #12]
 8013d70:	059b      	lsls	r3, r3, #22
 8013d72:	d4dd      	bmi.n	8013d30 <_fflush_r+0xc>
 8013d74:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8013d76:	f000 f97a 	bl	801406e <__retarget_lock_release_recursive>
 8013d7a:	e7d9      	b.n	8013d30 <_fflush_r+0xc>
 8013d7c:	4b05      	ldr	r3, [pc, #20]	; (8013d94 <_fflush_r+0x70>)
 8013d7e:	429c      	cmp	r4, r3
 8013d80:	d101      	bne.n	8013d86 <_fflush_r+0x62>
 8013d82:	68ac      	ldr	r4, [r5, #8]
 8013d84:	e7df      	b.n	8013d46 <_fflush_r+0x22>
 8013d86:	4b04      	ldr	r3, [pc, #16]	; (8013d98 <_fflush_r+0x74>)
 8013d88:	429c      	cmp	r4, r3
 8013d8a:	bf08      	it	eq
 8013d8c:	68ec      	ldreq	r4, [r5, #12]
 8013d8e:	e7da      	b.n	8013d46 <_fflush_r+0x22>
 8013d90:	0801695c 	.word	0x0801695c
 8013d94:	0801697c 	.word	0x0801697c
 8013d98:	0801693c 	.word	0x0801693c

08013d9c <std>:
 8013d9c:	2300      	movs	r3, #0
 8013d9e:	b510      	push	{r4, lr}
 8013da0:	4604      	mov	r4, r0
 8013da2:	e9c0 3300 	strd	r3, r3, [r0]
 8013da6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8013daa:	6083      	str	r3, [r0, #8]
 8013dac:	8181      	strh	r1, [r0, #12]
 8013dae:	6643      	str	r3, [r0, #100]	; 0x64
 8013db0:	81c2      	strh	r2, [r0, #14]
 8013db2:	6183      	str	r3, [r0, #24]
 8013db4:	4619      	mov	r1, r3
 8013db6:	2208      	movs	r2, #8
 8013db8:	305c      	adds	r0, #92	; 0x5c
 8013dba:	f000 fa23 	bl	8014204 <memset>
 8013dbe:	4b05      	ldr	r3, [pc, #20]	; (8013dd4 <std+0x38>)
 8013dc0:	6263      	str	r3, [r4, #36]	; 0x24
 8013dc2:	4b05      	ldr	r3, [pc, #20]	; (8013dd8 <std+0x3c>)
 8013dc4:	62a3      	str	r3, [r4, #40]	; 0x28
 8013dc6:	4b05      	ldr	r3, [pc, #20]	; (8013ddc <std+0x40>)
 8013dc8:	62e3      	str	r3, [r4, #44]	; 0x2c
 8013dca:	4b05      	ldr	r3, [pc, #20]	; (8013de0 <std+0x44>)
 8013dcc:	6224      	str	r4, [r4, #32]
 8013dce:	6323      	str	r3, [r4, #48]	; 0x30
 8013dd0:	bd10      	pop	{r4, pc}
 8013dd2:	bf00      	nop
 8013dd4:	08015aed 	.word	0x08015aed
 8013dd8:	08015b0f 	.word	0x08015b0f
 8013ddc:	08015b47 	.word	0x08015b47
 8013de0:	08015b6b 	.word	0x08015b6b

08013de4 <_cleanup_r>:
 8013de4:	4901      	ldr	r1, [pc, #4]	; (8013dec <_cleanup_r+0x8>)
 8013de6:	f000 b8e7 	b.w	8013fb8 <_fwalk_reent>
 8013dea:	bf00      	nop
 8013dec:	08013d25 	.word	0x08013d25

08013df0 <__sfmoreglue>:
 8013df0:	b570      	push	{r4, r5, r6, lr}
 8013df2:	2268      	movs	r2, #104	; 0x68
 8013df4:	1e4d      	subs	r5, r1, #1
 8013df6:	4355      	muls	r5, r2
 8013df8:	460e      	mov	r6, r1
 8013dfa:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8013dfe:	f000 fe1b 	bl	8014a38 <_malloc_r>
 8013e02:	4604      	mov	r4, r0
 8013e04:	b140      	cbz	r0, 8013e18 <__sfmoreglue+0x28>
 8013e06:	2100      	movs	r1, #0
 8013e08:	e9c0 1600 	strd	r1, r6, [r0]
 8013e0c:	300c      	adds	r0, #12
 8013e0e:	60a0      	str	r0, [r4, #8]
 8013e10:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8013e14:	f000 f9f6 	bl	8014204 <memset>
 8013e18:	4620      	mov	r0, r4
 8013e1a:	bd70      	pop	{r4, r5, r6, pc}

08013e1c <__sfp_lock_acquire>:
 8013e1c:	4801      	ldr	r0, [pc, #4]	; (8013e24 <__sfp_lock_acquire+0x8>)
 8013e1e:	f000 b924 	b.w	801406a <__retarget_lock_acquire_recursive>
 8013e22:	bf00      	nop
 8013e24:	20000556 	.word	0x20000556

08013e28 <__sfp_lock_release>:
 8013e28:	4801      	ldr	r0, [pc, #4]	; (8013e30 <__sfp_lock_release+0x8>)
 8013e2a:	f000 b920 	b.w	801406e <__retarget_lock_release_recursive>
 8013e2e:	bf00      	nop
 8013e30:	20000556 	.word	0x20000556

08013e34 <__sinit_lock_acquire>:
 8013e34:	4801      	ldr	r0, [pc, #4]	; (8013e3c <__sinit_lock_acquire+0x8>)
 8013e36:	f000 b918 	b.w	801406a <__retarget_lock_acquire_recursive>
 8013e3a:	bf00      	nop
 8013e3c:	20000557 	.word	0x20000557

08013e40 <__sinit_lock_release>:
 8013e40:	4801      	ldr	r0, [pc, #4]	; (8013e48 <__sinit_lock_release+0x8>)
 8013e42:	f000 b914 	b.w	801406e <__retarget_lock_release_recursive>
 8013e46:	bf00      	nop
 8013e48:	20000557 	.word	0x20000557

08013e4c <__sinit>:
 8013e4c:	b510      	push	{r4, lr}
 8013e4e:	4604      	mov	r4, r0
 8013e50:	f7ff fff0 	bl	8013e34 <__sinit_lock_acquire>
 8013e54:	69a3      	ldr	r3, [r4, #24]
 8013e56:	b11b      	cbz	r3, 8013e60 <__sinit+0x14>
 8013e58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8013e5c:	f7ff bff0 	b.w	8013e40 <__sinit_lock_release>
 8013e60:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8013e64:	6523      	str	r3, [r4, #80]	; 0x50
 8013e66:	4b13      	ldr	r3, [pc, #76]	; (8013eb4 <__sinit+0x68>)
 8013e68:	4a13      	ldr	r2, [pc, #76]	; (8013eb8 <__sinit+0x6c>)
 8013e6a:	681b      	ldr	r3, [r3, #0]
 8013e6c:	62a2      	str	r2, [r4, #40]	; 0x28
 8013e6e:	42a3      	cmp	r3, r4
 8013e70:	bf04      	itt	eq
 8013e72:	2301      	moveq	r3, #1
 8013e74:	61a3      	streq	r3, [r4, #24]
 8013e76:	4620      	mov	r0, r4
 8013e78:	f000 f820 	bl	8013ebc <__sfp>
 8013e7c:	6060      	str	r0, [r4, #4]
 8013e7e:	4620      	mov	r0, r4
 8013e80:	f000 f81c 	bl	8013ebc <__sfp>
 8013e84:	60a0      	str	r0, [r4, #8]
 8013e86:	4620      	mov	r0, r4
 8013e88:	f000 f818 	bl	8013ebc <__sfp>
 8013e8c:	2200      	movs	r2, #0
 8013e8e:	60e0      	str	r0, [r4, #12]
 8013e90:	2104      	movs	r1, #4
 8013e92:	6860      	ldr	r0, [r4, #4]
 8013e94:	f7ff ff82 	bl	8013d9c <std>
 8013e98:	68a0      	ldr	r0, [r4, #8]
 8013e9a:	2201      	movs	r2, #1
 8013e9c:	2109      	movs	r1, #9
 8013e9e:	f7ff ff7d 	bl	8013d9c <std>
 8013ea2:	68e0      	ldr	r0, [r4, #12]
 8013ea4:	2202      	movs	r2, #2
 8013ea6:	2112      	movs	r1, #18
 8013ea8:	f7ff ff78 	bl	8013d9c <std>
 8013eac:	2301      	movs	r3, #1
 8013eae:	61a3      	str	r3, [r4, #24]
 8013eb0:	e7d2      	b.n	8013e58 <__sinit+0xc>
 8013eb2:	bf00      	nop
 8013eb4:	0801699c 	.word	0x0801699c
 8013eb8:	08013de5 	.word	0x08013de5

08013ebc <__sfp>:
 8013ebc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013ebe:	4607      	mov	r7, r0
 8013ec0:	f7ff ffac 	bl	8013e1c <__sfp_lock_acquire>
 8013ec4:	4b1e      	ldr	r3, [pc, #120]	; (8013f40 <__sfp+0x84>)
 8013ec6:	681e      	ldr	r6, [r3, #0]
 8013ec8:	69b3      	ldr	r3, [r6, #24]
 8013eca:	b913      	cbnz	r3, 8013ed2 <__sfp+0x16>
 8013ecc:	4630      	mov	r0, r6
 8013ece:	f7ff ffbd 	bl	8013e4c <__sinit>
 8013ed2:	3648      	adds	r6, #72	; 0x48
 8013ed4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8013ed8:	3b01      	subs	r3, #1
 8013eda:	d503      	bpl.n	8013ee4 <__sfp+0x28>
 8013edc:	6833      	ldr	r3, [r6, #0]
 8013ede:	b30b      	cbz	r3, 8013f24 <__sfp+0x68>
 8013ee0:	6836      	ldr	r6, [r6, #0]
 8013ee2:	e7f7      	b.n	8013ed4 <__sfp+0x18>
 8013ee4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8013ee8:	b9d5      	cbnz	r5, 8013f20 <__sfp+0x64>
 8013eea:	4b16      	ldr	r3, [pc, #88]	; (8013f44 <__sfp+0x88>)
 8013eec:	60e3      	str	r3, [r4, #12]
 8013eee:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8013ef2:	6665      	str	r5, [r4, #100]	; 0x64
 8013ef4:	f000 f8b8 	bl	8014068 <__retarget_lock_init_recursive>
 8013ef8:	f7ff ff96 	bl	8013e28 <__sfp_lock_release>
 8013efc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8013f00:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8013f04:	6025      	str	r5, [r4, #0]
 8013f06:	61a5      	str	r5, [r4, #24]
 8013f08:	2208      	movs	r2, #8
 8013f0a:	4629      	mov	r1, r5
 8013f0c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8013f10:	f000 f978 	bl	8014204 <memset>
 8013f14:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8013f18:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8013f1c:	4620      	mov	r0, r4
 8013f1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013f20:	3468      	adds	r4, #104	; 0x68
 8013f22:	e7d9      	b.n	8013ed8 <__sfp+0x1c>
 8013f24:	2104      	movs	r1, #4
 8013f26:	4638      	mov	r0, r7
 8013f28:	f7ff ff62 	bl	8013df0 <__sfmoreglue>
 8013f2c:	4604      	mov	r4, r0
 8013f2e:	6030      	str	r0, [r6, #0]
 8013f30:	2800      	cmp	r0, #0
 8013f32:	d1d5      	bne.n	8013ee0 <__sfp+0x24>
 8013f34:	f7ff ff78 	bl	8013e28 <__sfp_lock_release>
 8013f38:	230c      	movs	r3, #12
 8013f3a:	603b      	str	r3, [r7, #0]
 8013f3c:	e7ee      	b.n	8013f1c <__sfp+0x60>
 8013f3e:	bf00      	nop
 8013f40:	0801699c 	.word	0x0801699c
 8013f44:	ffff0001 	.word	0xffff0001

08013f48 <__libc_fini_array>:
 8013f48:	b538      	push	{r3, r4, r5, lr}
 8013f4a:	4d07      	ldr	r5, [pc, #28]	; (8013f68 <__libc_fini_array+0x20>)
 8013f4c:	4c07      	ldr	r4, [pc, #28]	; (8013f6c <__libc_fini_array+0x24>)
 8013f4e:	1b64      	subs	r4, r4, r5
 8013f50:	10a4      	asrs	r4, r4, #2
 8013f52:	b91c      	cbnz	r4, 8013f5c <__libc_fini_array+0x14>
 8013f54:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013f58:	f002 b92a 	b.w	80161b0 <_fini>
 8013f5c:	3c01      	subs	r4, #1
 8013f5e:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 8013f62:	4798      	blx	r3
 8013f64:	e7f5      	b.n	8013f52 <__libc_fini_array+0xa>
 8013f66:	bf00      	nop
 8013f68:	08016b80 	.word	0x08016b80
 8013f6c:	08016b84 	.word	0x08016b84

08013f70 <fiprintf>:
 8013f70:	b40e      	push	{r1, r2, r3}
 8013f72:	b503      	push	{r0, r1, lr}
 8013f74:	4601      	mov	r1, r0
 8013f76:	ab03      	add	r3, sp, #12
 8013f78:	4805      	ldr	r0, [pc, #20]	; (8013f90 <fiprintf+0x20>)
 8013f7a:	f853 2b04 	ldr.w	r2, [r3], #4
 8013f7e:	6800      	ldr	r0, [r0, #0]
 8013f80:	9301      	str	r3, [sp, #4]
 8013f82:	f000 ff89 	bl	8014e98 <_vfiprintf_r>
 8013f86:	b002      	add	sp, #8
 8013f88:	f85d eb04 	ldr.w	lr, [sp], #4
 8013f8c:	b003      	add	sp, #12
 8013f8e:	4770      	bx	lr
 8013f90:	20000080 	.word	0x20000080

08013f94 <_fstat_r>:
 8013f94:	b538      	push	{r3, r4, r5, lr}
 8013f96:	4d07      	ldr	r5, [pc, #28]	; (8013fb4 <_fstat_r+0x20>)
 8013f98:	2300      	movs	r3, #0
 8013f9a:	4604      	mov	r4, r0
 8013f9c:	4608      	mov	r0, r1
 8013f9e:	4611      	mov	r1, r2
 8013fa0:	602b      	str	r3, [r5, #0]
 8013fa2:	f7ee fc4d 	bl	8002840 <_fstat>
 8013fa6:	1c43      	adds	r3, r0, #1
 8013fa8:	d102      	bne.n	8013fb0 <_fstat_r+0x1c>
 8013faa:	682b      	ldr	r3, [r5, #0]
 8013fac:	b103      	cbz	r3, 8013fb0 <_fstat_r+0x1c>
 8013fae:	6023      	str	r3, [r4, #0]
 8013fb0:	bd38      	pop	{r3, r4, r5, pc}
 8013fb2:	bf00      	nop
 8013fb4:	20000668 	.word	0x20000668

08013fb8 <_fwalk_reent>:
 8013fb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013fbc:	4606      	mov	r6, r0
 8013fbe:	4688      	mov	r8, r1
 8013fc0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8013fc4:	2700      	movs	r7, #0
 8013fc6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8013fca:	f1b9 0901 	subs.w	r9, r9, #1
 8013fce:	d505      	bpl.n	8013fdc <_fwalk_reent+0x24>
 8013fd0:	6824      	ldr	r4, [r4, #0]
 8013fd2:	2c00      	cmp	r4, #0
 8013fd4:	d1f7      	bne.n	8013fc6 <_fwalk_reent+0xe>
 8013fd6:	4638      	mov	r0, r7
 8013fd8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013fdc:	89ab      	ldrh	r3, [r5, #12]
 8013fde:	2b01      	cmp	r3, #1
 8013fe0:	d907      	bls.n	8013ff2 <_fwalk_reent+0x3a>
 8013fe2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8013fe6:	3301      	adds	r3, #1
 8013fe8:	d003      	beq.n	8013ff2 <_fwalk_reent+0x3a>
 8013fea:	4629      	mov	r1, r5
 8013fec:	4630      	mov	r0, r6
 8013fee:	47c0      	blx	r8
 8013ff0:	4307      	orrs	r7, r0
 8013ff2:	3568      	adds	r5, #104	; 0x68
 8013ff4:	e7e9      	b.n	8013fca <_fwalk_reent+0x12>
	...

08013ff8 <__libc_init_array>:
 8013ff8:	b570      	push	{r4, r5, r6, lr}
 8013ffa:	4d0d      	ldr	r5, [pc, #52]	; (8014030 <__libc_init_array+0x38>)
 8013ffc:	4c0d      	ldr	r4, [pc, #52]	; (8014034 <__libc_init_array+0x3c>)
 8013ffe:	1b64      	subs	r4, r4, r5
 8014000:	10a4      	asrs	r4, r4, #2
 8014002:	2600      	movs	r6, #0
 8014004:	42a6      	cmp	r6, r4
 8014006:	d109      	bne.n	801401c <__libc_init_array+0x24>
 8014008:	4d0b      	ldr	r5, [pc, #44]	; (8014038 <__libc_init_array+0x40>)
 801400a:	4c0c      	ldr	r4, [pc, #48]	; (801403c <__libc_init_array+0x44>)
 801400c:	f002 f8ca 	bl	80161a4 <_init>
 8014010:	1b64      	subs	r4, r4, r5
 8014012:	10a4      	asrs	r4, r4, #2
 8014014:	2600      	movs	r6, #0
 8014016:	42a6      	cmp	r6, r4
 8014018:	d105      	bne.n	8014026 <__libc_init_array+0x2e>
 801401a:	bd70      	pop	{r4, r5, r6, pc}
 801401c:	f855 3b04 	ldr.w	r3, [r5], #4
 8014020:	4798      	blx	r3
 8014022:	3601      	adds	r6, #1
 8014024:	e7ee      	b.n	8014004 <__libc_init_array+0xc>
 8014026:	f855 3b04 	ldr.w	r3, [r5], #4
 801402a:	4798      	blx	r3
 801402c:	3601      	adds	r6, #1
 801402e:	e7f2      	b.n	8014016 <__libc_init_array+0x1e>
 8014030:	08016b68 	.word	0x08016b68
 8014034:	08016b68 	.word	0x08016b68
 8014038:	08016b68 	.word	0x08016b68
 801403c:	08016b80 	.word	0x08016b80

08014040 <_isatty_r>:
 8014040:	b538      	push	{r3, r4, r5, lr}
 8014042:	4d06      	ldr	r5, [pc, #24]	; (801405c <_isatty_r+0x1c>)
 8014044:	2300      	movs	r3, #0
 8014046:	4604      	mov	r4, r0
 8014048:	4608      	mov	r0, r1
 801404a:	602b      	str	r3, [r5, #0]
 801404c:	f7ee fc08 	bl	8002860 <_isatty>
 8014050:	1c43      	adds	r3, r0, #1
 8014052:	d102      	bne.n	801405a <_isatty_r+0x1a>
 8014054:	682b      	ldr	r3, [r5, #0]
 8014056:	b103      	cbz	r3, 801405a <_isatty_r+0x1a>
 8014058:	6023      	str	r3, [r4, #0]
 801405a:	bd38      	pop	{r3, r4, r5, pc}
 801405c:	20000668 	.word	0x20000668

08014060 <_localeconv_r>:
 8014060:	4800      	ldr	r0, [pc, #0]	; (8014064 <_localeconv_r+0x4>)
 8014062:	4770      	bx	lr
 8014064:	200001d4 	.word	0x200001d4

08014068 <__retarget_lock_init_recursive>:
 8014068:	4770      	bx	lr

0801406a <__retarget_lock_acquire_recursive>:
 801406a:	4770      	bx	lr

0801406c <__retarget_lock_release>:
 801406c:	4770      	bx	lr

0801406e <__retarget_lock_release_recursive>:
 801406e:	4770      	bx	lr

08014070 <_lseek_r>:
 8014070:	b538      	push	{r3, r4, r5, lr}
 8014072:	4d07      	ldr	r5, [pc, #28]	; (8014090 <_lseek_r+0x20>)
 8014074:	4604      	mov	r4, r0
 8014076:	4608      	mov	r0, r1
 8014078:	4611      	mov	r1, r2
 801407a:	2200      	movs	r2, #0
 801407c:	602a      	str	r2, [r5, #0]
 801407e:	461a      	mov	r2, r3
 8014080:	f7ee fbf9 	bl	8002876 <_lseek>
 8014084:	1c43      	adds	r3, r0, #1
 8014086:	d102      	bne.n	801408e <_lseek_r+0x1e>
 8014088:	682b      	ldr	r3, [r5, #0]
 801408a:	b103      	cbz	r3, 801408e <_lseek_r+0x1e>
 801408c:	6023      	str	r3, [r4, #0]
 801408e:	bd38      	pop	{r3, r4, r5, pc}
 8014090:	20000668 	.word	0x20000668

08014094 <__swhatbuf_r>:
 8014094:	b570      	push	{r4, r5, r6, lr}
 8014096:	460e      	mov	r6, r1
 8014098:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801409c:	2900      	cmp	r1, #0
 801409e:	b096      	sub	sp, #88	; 0x58
 80140a0:	4614      	mov	r4, r2
 80140a2:	461d      	mov	r5, r3
 80140a4:	da08      	bge.n	80140b8 <__swhatbuf_r+0x24>
 80140a6:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80140aa:	2200      	movs	r2, #0
 80140ac:	602a      	str	r2, [r5, #0]
 80140ae:	061a      	lsls	r2, r3, #24
 80140b0:	d410      	bmi.n	80140d4 <__swhatbuf_r+0x40>
 80140b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80140b6:	e00e      	b.n	80140d6 <__swhatbuf_r+0x42>
 80140b8:	466a      	mov	r2, sp
 80140ba:	f7ff ff6b 	bl	8013f94 <_fstat_r>
 80140be:	2800      	cmp	r0, #0
 80140c0:	dbf1      	blt.n	80140a6 <__swhatbuf_r+0x12>
 80140c2:	9a01      	ldr	r2, [sp, #4]
 80140c4:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80140c8:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80140cc:	425a      	negs	r2, r3
 80140ce:	415a      	adcs	r2, r3
 80140d0:	602a      	str	r2, [r5, #0]
 80140d2:	e7ee      	b.n	80140b2 <__swhatbuf_r+0x1e>
 80140d4:	2340      	movs	r3, #64	; 0x40
 80140d6:	2000      	movs	r0, #0
 80140d8:	6023      	str	r3, [r4, #0]
 80140da:	b016      	add	sp, #88	; 0x58
 80140dc:	bd70      	pop	{r4, r5, r6, pc}
	...

080140e0 <__smakebuf_r>:
 80140e0:	898b      	ldrh	r3, [r1, #12]
 80140e2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80140e4:	079d      	lsls	r5, r3, #30
 80140e6:	4606      	mov	r6, r0
 80140e8:	460c      	mov	r4, r1
 80140ea:	d507      	bpl.n	80140fc <__smakebuf_r+0x1c>
 80140ec:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80140f0:	6023      	str	r3, [r4, #0]
 80140f2:	6123      	str	r3, [r4, #16]
 80140f4:	2301      	movs	r3, #1
 80140f6:	6163      	str	r3, [r4, #20]
 80140f8:	b002      	add	sp, #8
 80140fa:	bd70      	pop	{r4, r5, r6, pc}
 80140fc:	ab01      	add	r3, sp, #4
 80140fe:	466a      	mov	r2, sp
 8014100:	f7ff ffc8 	bl	8014094 <__swhatbuf_r>
 8014104:	9900      	ldr	r1, [sp, #0]
 8014106:	4605      	mov	r5, r0
 8014108:	4630      	mov	r0, r6
 801410a:	f000 fc95 	bl	8014a38 <_malloc_r>
 801410e:	b948      	cbnz	r0, 8014124 <__smakebuf_r+0x44>
 8014110:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014114:	059a      	lsls	r2, r3, #22
 8014116:	d4ef      	bmi.n	80140f8 <__smakebuf_r+0x18>
 8014118:	f023 0303 	bic.w	r3, r3, #3
 801411c:	f043 0302 	orr.w	r3, r3, #2
 8014120:	81a3      	strh	r3, [r4, #12]
 8014122:	e7e3      	b.n	80140ec <__smakebuf_r+0xc>
 8014124:	4b0d      	ldr	r3, [pc, #52]	; (801415c <__smakebuf_r+0x7c>)
 8014126:	62b3      	str	r3, [r6, #40]	; 0x28
 8014128:	89a3      	ldrh	r3, [r4, #12]
 801412a:	6020      	str	r0, [r4, #0]
 801412c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8014130:	81a3      	strh	r3, [r4, #12]
 8014132:	9b00      	ldr	r3, [sp, #0]
 8014134:	6163      	str	r3, [r4, #20]
 8014136:	9b01      	ldr	r3, [sp, #4]
 8014138:	6120      	str	r0, [r4, #16]
 801413a:	b15b      	cbz	r3, 8014154 <__smakebuf_r+0x74>
 801413c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014140:	4630      	mov	r0, r6
 8014142:	f7ff ff7d 	bl	8014040 <_isatty_r>
 8014146:	b128      	cbz	r0, 8014154 <__smakebuf_r+0x74>
 8014148:	89a3      	ldrh	r3, [r4, #12]
 801414a:	f023 0303 	bic.w	r3, r3, #3
 801414e:	f043 0301 	orr.w	r3, r3, #1
 8014152:	81a3      	strh	r3, [r4, #12]
 8014154:	89a0      	ldrh	r0, [r4, #12]
 8014156:	4305      	orrs	r5, r0
 8014158:	81a5      	strh	r5, [r4, #12]
 801415a:	e7cd      	b.n	80140f8 <__smakebuf_r+0x18>
 801415c:	08013de5 	.word	0x08013de5

08014160 <malloc>:
 8014160:	4b02      	ldr	r3, [pc, #8]	; (801416c <malloc+0xc>)
 8014162:	4601      	mov	r1, r0
 8014164:	6818      	ldr	r0, [r3, #0]
 8014166:	f000 bc67 	b.w	8014a38 <_malloc_r>
 801416a:	bf00      	nop
 801416c:	20000080 	.word	0x20000080

08014170 <__ascii_mbtowc>:
 8014170:	b082      	sub	sp, #8
 8014172:	b901      	cbnz	r1, 8014176 <__ascii_mbtowc+0x6>
 8014174:	a901      	add	r1, sp, #4
 8014176:	b142      	cbz	r2, 801418a <__ascii_mbtowc+0x1a>
 8014178:	b14b      	cbz	r3, 801418e <__ascii_mbtowc+0x1e>
 801417a:	7813      	ldrb	r3, [r2, #0]
 801417c:	600b      	str	r3, [r1, #0]
 801417e:	7812      	ldrb	r2, [r2, #0]
 8014180:	1e10      	subs	r0, r2, #0
 8014182:	bf18      	it	ne
 8014184:	2001      	movne	r0, #1
 8014186:	b002      	add	sp, #8
 8014188:	4770      	bx	lr
 801418a:	4610      	mov	r0, r2
 801418c:	e7fb      	b.n	8014186 <__ascii_mbtowc+0x16>
 801418e:	f06f 0001 	mvn.w	r0, #1
 8014192:	e7f8      	b.n	8014186 <__ascii_mbtowc+0x16>

08014194 <memcmp>:
 8014194:	b510      	push	{r4, lr}
 8014196:	3901      	subs	r1, #1
 8014198:	4402      	add	r2, r0
 801419a:	4290      	cmp	r0, r2
 801419c:	d101      	bne.n	80141a2 <memcmp+0xe>
 801419e:	2000      	movs	r0, #0
 80141a0:	e005      	b.n	80141ae <memcmp+0x1a>
 80141a2:	7803      	ldrb	r3, [r0, #0]
 80141a4:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80141a8:	42a3      	cmp	r3, r4
 80141aa:	d001      	beq.n	80141b0 <memcmp+0x1c>
 80141ac:	1b18      	subs	r0, r3, r4
 80141ae:	bd10      	pop	{r4, pc}
 80141b0:	3001      	adds	r0, #1
 80141b2:	e7f2      	b.n	801419a <memcmp+0x6>

080141b4 <memcpy>:
 80141b4:	440a      	add	r2, r1
 80141b6:	4291      	cmp	r1, r2
 80141b8:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80141bc:	d100      	bne.n	80141c0 <memcpy+0xc>
 80141be:	4770      	bx	lr
 80141c0:	b510      	push	{r4, lr}
 80141c2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80141c6:	f803 4f01 	strb.w	r4, [r3, #1]!
 80141ca:	4291      	cmp	r1, r2
 80141cc:	d1f9      	bne.n	80141c2 <memcpy+0xe>
 80141ce:	bd10      	pop	{r4, pc}

080141d0 <memmove>:
 80141d0:	4288      	cmp	r0, r1
 80141d2:	b510      	push	{r4, lr}
 80141d4:	eb01 0402 	add.w	r4, r1, r2
 80141d8:	d902      	bls.n	80141e0 <memmove+0x10>
 80141da:	4284      	cmp	r4, r0
 80141dc:	4623      	mov	r3, r4
 80141de:	d807      	bhi.n	80141f0 <memmove+0x20>
 80141e0:	1e43      	subs	r3, r0, #1
 80141e2:	42a1      	cmp	r1, r4
 80141e4:	d008      	beq.n	80141f8 <memmove+0x28>
 80141e6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80141ea:	f803 2f01 	strb.w	r2, [r3, #1]!
 80141ee:	e7f8      	b.n	80141e2 <memmove+0x12>
 80141f0:	4402      	add	r2, r0
 80141f2:	4601      	mov	r1, r0
 80141f4:	428a      	cmp	r2, r1
 80141f6:	d100      	bne.n	80141fa <memmove+0x2a>
 80141f8:	bd10      	pop	{r4, pc}
 80141fa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80141fe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8014202:	e7f7      	b.n	80141f4 <memmove+0x24>

08014204 <memset>:
 8014204:	4402      	add	r2, r0
 8014206:	4603      	mov	r3, r0
 8014208:	4293      	cmp	r3, r2
 801420a:	d100      	bne.n	801420e <memset+0xa>
 801420c:	4770      	bx	lr
 801420e:	f803 1b01 	strb.w	r1, [r3], #1
 8014212:	e7f9      	b.n	8014208 <memset+0x4>

08014214 <__malloc_lock>:
 8014214:	4801      	ldr	r0, [pc, #4]	; (801421c <__malloc_lock+0x8>)
 8014216:	f7ff bf28 	b.w	801406a <__retarget_lock_acquire_recursive>
 801421a:	bf00      	nop
 801421c:	20000555 	.word	0x20000555

08014220 <__malloc_unlock>:
 8014220:	4801      	ldr	r0, [pc, #4]	; (8014228 <__malloc_unlock+0x8>)
 8014222:	f7ff bf24 	b.w	801406e <__retarget_lock_release_recursive>
 8014226:	bf00      	nop
 8014228:	20000555 	.word	0x20000555

0801422c <_Balloc>:
 801422c:	b570      	push	{r4, r5, r6, lr}
 801422e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8014230:	4604      	mov	r4, r0
 8014232:	460d      	mov	r5, r1
 8014234:	b976      	cbnz	r6, 8014254 <_Balloc+0x28>
 8014236:	2010      	movs	r0, #16
 8014238:	f7ff ff92 	bl	8014160 <malloc>
 801423c:	4602      	mov	r2, r0
 801423e:	6260      	str	r0, [r4, #36]	; 0x24
 8014240:	b920      	cbnz	r0, 801424c <_Balloc+0x20>
 8014242:	4b18      	ldr	r3, [pc, #96]	; (80142a4 <_Balloc+0x78>)
 8014244:	4818      	ldr	r0, [pc, #96]	; (80142a8 <_Balloc+0x7c>)
 8014246:	2166      	movs	r1, #102	; 0x66
 8014248:	f7fe fe30 	bl	8012eac <__assert_func>
 801424c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8014250:	6006      	str	r6, [r0, #0]
 8014252:	60c6      	str	r6, [r0, #12]
 8014254:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8014256:	68f3      	ldr	r3, [r6, #12]
 8014258:	b183      	cbz	r3, 801427c <_Balloc+0x50>
 801425a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 801425c:	68db      	ldr	r3, [r3, #12]
 801425e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8014262:	b9b8      	cbnz	r0, 8014294 <_Balloc+0x68>
 8014264:	2101      	movs	r1, #1
 8014266:	fa01 f605 	lsl.w	r6, r1, r5
 801426a:	1d72      	adds	r2, r6, #5
 801426c:	0092      	lsls	r2, r2, #2
 801426e:	4620      	mov	r0, r4
 8014270:	f000 fb60 	bl	8014934 <_calloc_r>
 8014274:	b160      	cbz	r0, 8014290 <_Balloc+0x64>
 8014276:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801427a:	e00e      	b.n	801429a <_Balloc+0x6e>
 801427c:	2221      	movs	r2, #33	; 0x21
 801427e:	2104      	movs	r1, #4
 8014280:	4620      	mov	r0, r4
 8014282:	f000 fb57 	bl	8014934 <_calloc_r>
 8014286:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8014288:	60f0      	str	r0, [r6, #12]
 801428a:	68db      	ldr	r3, [r3, #12]
 801428c:	2b00      	cmp	r3, #0
 801428e:	d1e4      	bne.n	801425a <_Balloc+0x2e>
 8014290:	2000      	movs	r0, #0
 8014292:	bd70      	pop	{r4, r5, r6, pc}
 8014294:	6802      	ldr	r2, [r0, #0]
 8014296:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801429a:	2300      	movs	r3, #0
 801429c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80142a0:	e7f7      	b.n	8014292 <_Balloc+0x66>
 80142a2:	bf00      	nop
 80142a4:	080168b6 	.word	0x080168b6
 80142a8:	080169aa 	.word	0x080169aa

080142ac <_Bfree>:
 80142ac:	b570      	push	{r4, r5, r6, lr}
 80142ae:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80142b0:	4605      	mov	r5, r0
 80142b2:	460c      	mov	r4, r1
 80142b4:	b976      	cbnz	r6, 80142d4 <_Bfree+0x28>
 80142b6:	2010      	movs	r0, #16
 80142b8:	f7ff ff52 	bl	8014160 <malloc>
 80142bc:	4602      	mov	r2, r0
 80142be:	6268      	str	r0, [r5, #36]	; 0x24
 80142c0:	b920      	cbnz	r0, 80142cc <_Bfree+0x20>
 80142c2:	4b09      	ldr	r3, [pc, #36]	; (80142e8 <_Bfree+0x3c>)
 80142c4:	4809      	ldr	r0, [pc, #36]	; (80142ec <_Bfree+0x40>)
 80142c6:	218a      	movs	r1, #138	; 0x8a
 80142c8:	f7fe fdf0 	bl	8012eac <__assert_func>
 80142cc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80142d0:	6006      	str	r6, [r0, #0]
 80142d2:	60c6      	str	r6, [r0, #12]
 80142d4:	b13c      	cbz	r4, 80142e6 <_Bfree+0x3a>
 80142d6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80142d8:	6862      	ldr	r2, [r4, #4]
 80142da:	68db      	ldr	r3, [r3, #12]
 80142dc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80142e0:	6021      	str	r1, [r4, #0]
 80142e2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80142e6:	bd70      	pop	{r4, r5, r6, pc}
 80142e8:	080168b6 	.word	0x080168b6
 80142ec:	080169aa 	.word	0x080169aa

080142f0 <__multadd>:
 80142f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80142f4:	690d      	ldr	r5, [r1, #16]
 80142f6:	4607      	mov	r7, r0
 80142f8:	460c      	mov	r4, r1
 80142fa:	461e      	mov	r6, r3
 80142fc:	f101 0c14 	add.w	ip, r1, #20
 8014300:	2000      	movs	r0, #0
 8014302:	f8dc 3000 	ldr.w	r3, [ip]
 8014306:	b299      	uxth	r1, r3
 8014308:	fb02 6101 	mla	r1, r2, r1, r6
 801430c:	0c1e      	lsrs	r6, r3, #16
 801430e:	0c0b      	lsrs	r3, r1, #16
 8014310:	fb02 3306 	mla	r3, r2, r6, r3
 8014314:	b289      	uxth	r1, r1
 8014316:	3001      	adds	r0, #1
 8014318:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801431c:	4285      	cmp	r5, r0
 801431e:	f84c 1b04 	str.w	r1, [ip], #4
 8014322:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8014326:	dcec      	bgt.n	8014302 <__multadd+0x12>
 8014328:	b30e      	cbz	r6, 801436e <__multadd+0x7e>
 801432a:	68a3      	ldr	r3, [r4, #8]
 801432c:	42ab      	cmp	r3, r5
 801432e:	dc19      	bgt.n	8014364 <__multadd+0x74>
 8014330:	6861      	ldr	r1, [r4, #4]
 8014332:	4638      	mov	r0, r7
 8014334:	3101      	adds	r1, #1
 8014336:	f7ff ff79 	bl	801422c <_Balloc>
 801433a:	4680      	mov	r8, r0
 801433c:	b928      	cbnz	r0, 801434a <__multadd+0x5a>
 801433e:	4602      	mov	r2, r0
 8014340:	4b0c      	ldr	r3, [pc, #48]	; (8014374 <__multadd+0x84>)
 8014342:	480d      	ldr	r0, [pc, #52]	; (8014378 <__multadd+0x88>)
 8014344:	21b5      	movs	r1, #181	; 0xb5
 8014346:	f7fe fdb1 	bl	8012eac <__assert_func>
 801434a:	6922      	ldr	r2, [r4, #16]
 801434c:	3202      	adds	r2, #2
 801434e:	f104 010c 	add.w	r1, r4, #12
 8014352:	0092      	lsls	r2, r2, #2
 8014354:	300c      	adds	r0, #12
 8014356:	f7ff ff2d 	bl	80141b4 <memcpy>
 801435a:	4621      	mov	r1, r4
 801435c:	4638      	mov	r0, r7
 801435e:	f7ff ffa5 	bl	80142ac <_Bfree>
 8014362:	4644      	mov	r4, r8
 8014364:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8014368:	3501      	adds	r5, #1
 801436a:	615e      	str	r6, [r3, #20]
 801436c:	6125      	str	r5, [r4, #16]
 801436e:	4620      	mov	r0, r4
 8014370:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014374:	08016928 	.word	0x08016928
 8014378:	080169aa 	.word	0x080169aa

0801437c <__hi0bits>:
 801437c:	0c03      	lsrs	r3, r0, #16
 801437e:	041b      	lsls	r3, r3, #16
 8014380:	b9d3      	cbnz	r3, 80143b8 <__hi0bits+0x3c>
 8014382:	0400      	lsls	r0, r0, #16
 8014384:	2310      	movs	r3, #16
 8014386:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 801438a:	bf04      	itt	eq
 801438c:	0200      	lsleq	r0, r0, #8
 801438e:	3308      	addeq	r3, #8
 8014390:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8014394:	bf04      	itt	eq
 8014396:	0100      	lsleq	r0, r0, #4
 8014398:	3304      	addeq	r3, #4
 801439a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 801439e:	bf04      	itt	eq
 80143a0:	0080      	lsleq	r0, r0, #2
 80143a2:	3302      	addeq	r3, #2
 80143a4:	2800      	cmp	r0, #0
 80143a6:	db05      	blt.n	80143b4 <__hi0bits+0x38>
 80143a8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80143ac:	f103 0301 	add.w	r3, r3, #1
 80143b0:	bf08      	it	eq
 80143b2:	2320      	moveq	r3, #32
 80143b4:	4618      	mov	r0, r3
 80143b6:	4770      	bx	lr
 80143b8:	2300      	movs	r3, #0
 80143ba:	e7e4      	b.n	8014386 <__hi0bits+0xa>

080143bc <__lo0bits>:
 80143bc:	6803      	ldr	r3, [r0, #0]
 80143be:	f013 0207 	ands.w	r2, r3, #7
 80143c2:	4601      	mov	r1, r0
 80143c4:	d00b      	beq.n	80143de <__lo0bits+0x22>
 80143c6:	07da      	lsls	r2, r3, #31
 80143c8:	d423      	bmi.n	8014412 <__lo0bits+0x56>
 80143ca:	0798      	lsls	r0, r3, #30
 80143cc:	bf49      	itett	mi
 80143ce:	085b      	lsrmi	r3, r3, #1
 80143d0:	089b      	lsrpl	r3, r3, #2
 80143d2:	2001      	movmi	r0, #1
 80143d4:	600b      	strmi	r3, [r1, #0]
 80143d6:	bf5c      	itt	pl
 80143d8:	600b      	strpl	r3, [r1, #0]
 80143da:	2002      	movpl	r0, #2
 80143dc:	4770      	bx	lr
 80143de:	b298      	uxth	r0, r3
 80143e0:	b9a8      	cbnz	r0, 801440e <__lo0bits+0x52>
 80143e2:	0c1b      	lsrs	r3, r3, #16
 80143e4:	2010      	movs	r0, #16
 80143e6:	b2da      	uxtb	r2, r3
 80143e8:	b90a      	cbnz	r2, 80143ee <__lo0bits+0x32>
 80143ea:	3008      	adds	r0, #8
 80143ec:	0a1b      	lsrs	r3, r3, #8
 80143ee:	071a      	lsls	r2, r3, #28
 80143f0:	bf04      	itt	eq
 80143f2:	091b      	lsreq	r3, r3, #4
 80143f4:	3004      	addeq	r0, #4
 80143f6:	079a      	lsls	r2, r3, #30
 80143f8:	bf04      	itt	eq
 80143fa:	089b      	lsreq	r3, r3, #2
 80143fc:	3002      	addeq	r0, #2
 80143fe:	07da      	lsls	r2, r3, #31
 8014400:	d403      	bmi.n	801440a <__lo0bits+0x4e>
 8014402:	085b      	lsrs	r3, r3, #1
 8014404:	f100 0001 	add.w	r0, r0, #1
 8014408:	d005      	beq.n	8014416 <__lo0bits+0x5a>
 801440a:	600b      	str	r3, [r1, #0]
 801440c:	4770      	bx	lr
 801440e:	4610      	mov	r0, r2
 8014410:	e7e9      	b.n	80143e6 <__lo0bits+0x2a>
 8014412:	2000      	movs	r0, #0
 8014414:	4770      	bx	lr
 8014416:	2020      	movs	r0, #32
 8014418:	4770      	bx	lr
	...

0801441c <__i2b>:
 801441c:	b510      	push	{r4, lr}
 801441e:	460c      	mov	r4, r1
 8014420:	2101      	movs	r1, #1
 8014422:	f7ff ff03 	bl	801422c <_Balloc>
 8014426:	4602      	mov	r2, r0
 8014428:	b928      	cbnz	r0, 8014436 <__i2b+0x1a>
 801442a:	4b05      	ldr	r3, [pc, #20]	; (8014440 <__i2b+0x24>)
 801442c:	4805      	ldr	r0, [pc, #20]	; (8014444 <__i2b+0x28>)
 801442e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8014432:	f7fe fd3b 	bl	8012eac <__assert_func>
 8014436:	2301      	movs	r3, #1
 8014438:	6144      	str	r4, [r0, #20]
 801443a:	6103      	str	r3, [r0, #16]
 801443c:	bd10      	pop	{r4, pc}
 801443e:	bf00      	nop
 8014440:	08016928 	.word	0x08016928
 8014444:	080169aa 	.word	0x080169aa

08014448 <__multiply>:
 8014448:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801444c:	4691      	mov	r9, r2
 801444e:	690a      	ldr	r2, [r1, #16]
 8014450:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8014454:	429a      	cmp	r2, r3
 8014456:	bfb8      	it	lt
 8014458:	460b      	movlt	r3, r1
 801445a:	460c      	mov	r4, r1
 801445c:	bfbc      	itt	lt
 801445e:	464c      	movlt	r4, r9
 8014460:	4699      	movlt	r9, r3
 8014462:	6927      	ldr	r7, [r4, #16]
 8014464:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8014468:	68a3      	ldr	r3, [r4, #8]
 801446a:	6861      	ldr	r1, [r4, #4]
 801446c:	eb07 060a 	add.w	r6, r7, sl
 8014470:	42b3      	cmp	r3, r6
 8014472:	b085      	sub	sp, #20
 8014474:	bfb8      	it	lt
 8014476:	3101      	addlt	r1, #1
 8014478:	f7ff fed8 	bl	801422c <_Balloc>
 801447c:	b930      	cbnz	r0, 801448c <__multiply+0x44>
 801447e:	4602      	mov	r2, r0
 8014480:	4b44      	ldr	r3, [pc, #272]	; (8014594 <__multiply+0x14c>)
 8014482:	4845      	ldr	r0, [pc, #276]	; (8014598 <__multiply+0x150>)
 8014484:	f240 115d 	movw	r1, #349	; 0x15d
 8014488:	f7fe fd10 	bl	8012eac <__assert_func>
 801448c:	f100 0514 	add.w	r5, r0, #20
 8014490:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8014494:	462b      	mov	r3, r5
 8014496:	2200      	movs	r2, #0
 8014498:	4543      	cmp	r3, r8
 801449a:	d321      	bcc.n	80144e0 <__multiply+0x98>
 801449c:	f104 0314 	add.w	r3, r4, #20
 80144a0:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80144a4:	f109 0314 	add.w	r3, r9, #20
 80144a8:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80144ac:	9202      	str	r2, [sp, #8]
 80144ae:	1b3a      	subs	r2, r7, r4
 80144b0:	3a15      	subs	r2, #21
 80144b2:	f022 0203 	bic.w	r2, r2, #3
 80144b6:	3204      	adds	r2, #4
 80144b8:	f104 0115 	add.w	r1, r4, #21
 80144bc:	428f      	cmp	r7, r1
 80144be:	bf38      	it	cc
 80144c0:	2204      	movcc	r2, #4
 80144c2:	9201      	str	r2, [sp, #4]
 80144c4:	9a02      	ldr	r2, [sp, #8]
 80144c6:	9303      	str	r3, [sp, #12]
 80144c8:	429a      	cmp	r2, r3
 80144ca:	d80c      	bhi.n	80144e6 <__multiply+0x9e>
 80144cc:	2e00      	cmp	r6, #0
 80144ce:	dd03      	ble.n	80144d8 <__multiply+0x90>
 80144d0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80144d4:	2b00      	cmp	r3, #0
 80144d6:	d05a      	beq.n	801458e <__multiply+0x146>
 80144d8:	6106      	str	r6, [r0, #16]
 80144da:	b005      	add	sp, #20
 80144dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80144e0:	f843 2b04 	str.w	r2, [r3], #4
 80144e4:	e7d8      	b.n	8014498 <__multiply+0x50>
 80144e6:	f8b3 a000 	ldrh.w	sl, [r3]
 80144ea:	f1ba 0f00 	cmp.w	sl, #0
 80144ee:	d024      	beq.n	801453a <__multiply+0xf2>
 80144f0:	f104 0e14 	add.w	lr, r4, #20
 80144f4:	46a9      	mov	r9, r5
 80144f6:	f04f 0c00 	mov.w	ip, #0
 80144fa:	f85e 2b04 	ldr.w	r2, [lr], #4
 80144fe:	f8d9 1000 	ldr.w	r1, [r9]
 8014502:	fa1f fb82 	uxth.w	fp, r2
 8014506:	b289      	uxth	r1, r1
 8014508:	fb0a 110b 	mla	r1, sl, fp, r1
 801450c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8014510:	f8d9 2000 	ldr.w	r2, [r9]
 8014514:	4461      	add	r1, ip
 8014516:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801451a:	fb0a c20b 	mla	r2, sl, fp, ip
 801451e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8014522:	b289      	uxth	r1, r1
 8014524:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8014528:	4577      	cmp	r7, lr
 801452a:	f849 1b04 	str.w	r1, [r9], #4
 801452e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8014532:	d8e2      	bhi.n	80144fa <__multiply+0xb2>
 8014534:	9a01      	ldr	r2, [sp, #4]
 8014536:	f845 c002 	str.w	ip, [r5, r2]
 801453a:	9a03      	ldr	r2, [sp, #12]
 801453c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8014540:	3304      	adds	r3, #4
 8014542:	f1b9 0f00 	cmp.w	r9, #0
 8014546:	d020      	beq.n	801458a <__multiply+0x142>
 8014548:	6829      	ldr	r1, [r5, #0]
 801454a:	f104 0c14 	add.w	ip, r4, #20
 801454e:	46ae      	mov	lr, r5
 8014550:	f04f 0a00 	mov.w	sl, #0
 8014554:	f8bc b000 	ldrh.w	fp, [ip]
 8014558:	f8be 2002 	ldrh.w	r2, [lr, #2]
 801455c:	fb09 220b 	mla	r2, r9, fp, r2
 8014560:	4492      	add	sl, r2
 8014562:	b289      	uxth	r1, r1
 8014564:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8014568:	f84e 1b04 	str.w	r1, [lr], #4
 801456c:	f85c 2b04 	ldr.w	r2, [ip], #4
 8014570:	f8be 1000 	ldrh.w	r1, [lr]
 8014574:	0c12      	lsrs	r2, r2, #16
 8014576:	fb09 1102 	mla	r1, r9, r2, r1
 801457a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 801457e:	4567      	cmp	r7, ip
 8014580:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8014584:	d8e6      	bhi.n	8014554 <__multiply+0x10c>
 8014586:	9a01      	ldr	r2, [sp, #4]
 8014588:	50a9      	str	r1, [r5, r2]
 801458a:	3504      	adds	r5, #4
 801458c:	e79a      	b.n	80144c4 <__multiply+0x7c>
 801458e:	3e01      	subs	r6, #1
 8014590:	e79c      	b.n	80144cc <__multiply+0x84>
 8014592:	bf00      	nop
 8014594:	08016928 	.word	0x08016928
 8014598:	080169aa 	.word	0x080169aa

0801459c <__pow5mult>:
 801459c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80145a0:	4615      	mov	r5, r2
 80145a2:	f012 0203 	ands.w	r2, r2, #3
 80145a6:	4606      	mov	r6, r0
 80145a8:	460f      	mov	r7, r1
 80145aa:	d007      	beq.n	80145bc <__pow5mult+0x20>
 80145ac:	4c25      	ldr	r4, [pc, #148]	; (8014644 <__pow5mult+0xa8>)
 80145ae:	3a01      	subs	r2, #1
 80145b0:	2300      	movs	r3, #0
 80145b2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80145b6:	f7ff fe9b 	bl	80142f0 <__multadd>
 80145ba:	4607      	mov	r7, r0
 80145bc:	10ad      	asrs	r5, r5, #2
 80145be:	d03d      	beq.n	801463c <__pow5mult+0xa0>
 80145c0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80145c2:	b97c      	cbnz	r4, 80145e4 <__pow5mult+0x48>
 80145c4:	2010      	movs	r0, #16
 80145c6:	f7ff fdcb 	bl	8014160 <malloc>
 80145ca:	4602      	mov	r2, r0
 80145cc:	6270      	str	r0, [r6, #36]	; 0x24
 80145ce:	b928      	cbnz	r0, 80145dc <__pow5mult+0x40>
 80145d0:	4b1d      	ldr	r3, [pc, #116]	; (8014648 <__pow5mult+0xac>)
 80145d2:	481e      	ldr	r0, [pc, #120]	; (801464c <__pow5mult+0xb0>)
 80145d4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80145d8:	f7fe fc68 	bl	8012eac <__assert_func>
 80145dc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80145e0:	6004      	str	r4, [r0, #0]
 80145e2:	60c4      	str	r4, [r0, #12]
 80145e4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80145e8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80145ec:	b94c      	cbnz	r4, 8014602 <__pow5mult+0x66>
 80145ee:	f240 2171 	movw	r1, #625	; 0x271
 80145f2:	4630      	mov	r0, r6
 80145f4:	f7ff ff12 	bl	801441c <__i2b>
 80145f8:	2300      	movs	r3, #0
 80145fa:	f8c8 0008 	str.w	r0, [r8, #8]
 80145fe:	4604      	mov	r4, r0
 8014600:	6003      	str	r3, [r0, #0]
 8014602:	f04f 0900 	mov.w	r9, #0
 8014606:	07eb      	lsls	r3, r5, #31
 8014608:	d50a      	bpl.n	8014620 <__pow5mult+0x84>
 801460a:	4639      	mov	r1, r7
 801460c:	4622      	mov	r2, r4
 801460e:	4630      	mov	r0, r6
 8014610:	f7ff ff1a 	bl	8014448 <__multiply>
 8014614:	4639      	mov	r1, r7
 8014616:	4680      	mov	r8, r0
 8014618:	4630      	mov	r0, r6
 801461a:	f7ff fe47 	bl	80142ac <_Bfree>
 801461e:	4647      	mov	r7, r8
 8014620:	106d      	asrs	r5, r5, #1
 8014622:	d00b      	beq.n	801463c <__pow5mult+0xa0>
 8014624:	6820      	ldr	r0, [r4, #0]
 8014626:	b938      	cbnz	r0, 8014638 <__pow5mult+0x9c>
 8014628:	4622      	mov	r2, r4
 801462a:	4621      	mov	r1, r4
 801462c:	4630      	mov	r0, r6
 801462e:	f7ff ff0b 	bl	8014448 <__multiply>
 8014632:	6020      	str	r0, [r4, #0]
 8014634:	f8c0 9000 	str.w	r9, [r0]
 8014638:	4604      	mov	r4, r0
 801463a:	e7e4      	b.n	8014606 <__pow5mult+0x6a>
 801463c:	4638      	mov	r0, r7
 801463e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014642:	bf00      	nop
 8014644:	08016af8 	.word	0x08016af8
 8014648:	080168b6 	.word	0x080168b6
 801464c:	080169aa 	.word	0x080169aa

08014650 <__lshift>:
 8014650:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014654:	460c      	mov	r4, r1
 8014656:	6849      	ldr	r1, [r1, #4]
 8014658:	6923      	ldr	r3, [r4, #16]
 801465a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801465e:	68a3      	ldr	r3, [r4, #8]
 8014660:	4607      	mov	r7, r0
 8014662:	4691      	mov	r9, r2
 8014664:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8014668:	f108 0601 	add.w	r6, r8, #1
 801466c:	42b3      	cmp	r3, r6
 801466e:	db0b      	blt.n	8014688 <__lshift+0x38>
 8014670:	4638      	mov	r0, r7
 8014672:	f7ff fddb 	bl	801422c <_Balloc>
 8014676:	4605      	mov	r5, r0
 8014678:	b948      	cbnz	r0, 801468e <__lshift+0x3e>
 801467a:	4602      	mov	r2, r0
 801467c:	4b2a      	ldr	r3, [pc, #168]	; (8014728 <__lshift+0xd8>)
 801467e:	482b      	ldr	r0, [pc, #172]	; (801472c <__lshift+0xdc>)
 8014680:	f240 11d9 	movw	r1, #473	; 0x1d9
 8014684:	f7fe fc12 	bl	8012eac <__assert_func>
 8014688:	3101      	adds	r1, #1
 801468a:	005b      	lsls	r3, r3, #1
 801468c:	e7ee      	b.n	801466c <__lshift+0x1c>
 801468e:	2300      	movs	r3, #0
 8014690:	f100 0114 	add.w	r1, r0, #20
 8014694:	f100 0210 	add.w	r2, r0, #16
 8014698:	4618      	mov	r0, r3
 801469a:	4553      	cmp	r3, sl
 801469c:	db37      	blt.n	801470e <__lshift+0xbe>
 801469e:	6920      	ldr	r0, [r4, #16]
 80146a0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80146a4:	f104 0314 	add.w	r3, r4, #20
 80146a8:	f019 091f 	ands.w	r9, r9, #31
 80146ac:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80146b0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80146b4:	d02f      	beq.n	8014716 <__lshift+0xc6>
 80146b6:	f1c9 0e20 	rsb	lr, r9, #32
 80146ba:	468a      	mov	sl, r1
 80146bc:	f04f 0c00 	mov.w	ip, #0
 80146c0:	681a      	ldr	r2, [r3, #0]
 80146c2:	fa02 f209 	lsl.w	r2, r2, r9
 80146c6:	ea42 020c 	orr.w	r2, r2, ip
 80146ca:	f84a 2b04 	str.w	r2, [sl], #4
 80146ce:	f853 2b04 	ldr.w	r2, [r3], #4
 80146d2:	4298      	cmp	r0, r3
 80146d4:	fa22 fc0e 	lsr.w	ip, r2, lr
 80146d8:	d8f2      	bhi.n	80146c0 <__lshift+0x70>
 80146da:	1b03      	subs	r3, r0, r4
 80146dc:	3b15      	subs	r3, #21
 80146de:	f023 0303 	bic.w	r3, r3, #3
 80146e2:	3304      	adds	r3, #4
 80146e4:	f104 0215 	add.w	r2, r4, #21
 80146e8:	4290      	cmp	r0, r2
 80146ea:	bf38      	it	cc
 80146ec:	2304      	movcc	r3, #4
 80146ee:	f841 c003 	str.w	ip, [r1, r3]
 80146f2:	f1bc 0f00 	cmp.w	ip, #0
 80146f6:	d001      	beq.n	80146fc <__lshift+0xac>
 80146f8:	f108 0602 	add.w	r6, r8, #2
 80146fc:	3e01      	subs	r6, #1
 80146fe:	4638      	mov	r0, r7
 8014700:	612e      	str	r6, [r5, #16]
 8014702:	4621      	mov	r1, r4
 8014704:	f7ff fdd2 	bl	80142ac <_Bfree>
 8014708:	4628      	mov	r0, r5
 801470a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801470e:	f842 0f04 	str.w	r0, [r2, #4]!
 8014712:	3301      	adds	r3, #1
 8014714:	e7c1      	b.n	801469a <__lshift+0x4a>
 8014716:	3904      	subs	r1, #4
 8014718:	f853 2b04 	ldr.w	r2, [r3], #4
 801471c:	f841 2f04 	str.w	r2, [r1, #4]!
 8014720:	4298      	cmp	r0, r3
 8014722:	d8f9      	bhi.n	8014718 <__lshift+0xc8>
 8014724:	e7ea      	b.n	80146fc <__lshift+0xac>
 8014726:	bf00      	nop
 8014728:	08016928 	.word	0x08016928
 801472c:	080169aa 	.word	0x080169aa

08014730 <__mcmp>:
 8014730:	b530      	push	{r4, r5, lr}
 8014732:	6902      	ldr	r2, [r0, #16]
 8014734:	690c      	ldr	r4, [r1, #16]
 8014736:	1b12      	subs	r2, r2, r4
 8014738:	d10e      	bne.n	8014758 <__mcmp+0x28>
 801473a:	f100 0314 	add.w	r3, r0, #20
 801473e:	3114      	adds	r1, #20
 8014740:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8014744:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8014748:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 801474c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8014750:	42a5      	cmp	r5, r4
 8014752:	d003      	beq.n	801475c <__mcmp+0x2c>
 8014754:	d305      	bcc.n	8014762 <__mcmp+0x32>
 8014756:	2201      	movs	r2, #1
 8014758:	4610      	mov	r0, r2
 801475a:	bd30      	pop	{r4, r5, pc}
 801475c:	4283      	cmp	r3, r0
 801475e:	d3f3      	bcc.n	8014748 <__mcmp+0x18>
 8014760:	e7fa      	b.n	8014758 <__mcmp+0x28>
 8014762:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8014766:	e7f7      	b.n	8014758 <__mcmp+0x28>

08014768 <__mdiff>:
 8014768:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801476c:	460c      	mov	r4, r1
 801476e:	4606      	mov	r6, r0
 8014770:	4611      	mov	r1, r2
 8014772:	4620      	mov	r0, r4
 8014774:	4690      	mov	r8, r2
 8014776:	f7ff ffdb 	bl	8014730 <__mcmp>
 801477a:	1e05      	subs	r5, r0, #0
 801477c:	d110      	bne.n	80147a0 <__mdiff+0x38>
 801477e:	4629      	mov	r1, r5
 8014780:	4630      	mov	r0, r6
 8014782:	f7ff fd53 	bl	801422c <_Balloc>
 8014786:	b930      	cbnz	r0, 8014796 <__mdiff+0x2e>
 8014788:	4b3a      	ldr	r3, [pc, #232]	; (8014874 <__mdiff+0x10c>)
 801478a:	4602      	mov	r2, r0
 801478c:	f240 2132 	movw	r1, #562	; 0x232
 8014790:	4839      	ldr	r0, [pc, #228]	; (8014878 <__mdiff+0x110>)
 8014792:	f7fe fb8b 	bl	8012eac <__assert_func>
 8014796:	2301      	movs	r3, #1
 8014798:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801479c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80147a0:	bfa4      	itt	ge
 80147a2:	4643      	movge	r3, r8
 80147a4:	46a0      	movge	r8, r4
 80147a6:	4630      	mov	r0, r6
 80147a8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80147ac:	bfa6      	itte	ge
 80147ae:	461c      	movge	r4, r3
 80147b0:	2500      	movge	r5, #0
 80147b2:	2501      	movlt	r5, #1
 80147b4:	f7ff fd3a 	bl	801422c <_Balloc>
 80147b8:	b920      	cbnz	r0, 80147c4 <__mdiff+0x5c>
 80147ba:	4b2e      	ldr	r3, [pc, #184]	; (8014874 <__mdiff+0x10c>)
 80147bc:	4602      	mov	r2, r0
 80147be:	f44f 7110 	mov.w	r1, #576	; 0x240
 80147c2:	e7e5      	b.n	8014790 <__mdiff+0x28>
 80147c4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80147c8:	6926      	ldr	r6, [r4, #16]
 80147ca:	60c5      	str	r5, [r0, #12]
 80147cc:	f104 0914 	add.w	r9, r4, #20
 80147d0:	f108 0514 	add.w	r5, r8, #20
 80147d4:	f100 0e14 	add.w	lr, r0, #20
 80147d8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80147dc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80147e0:	f108 0210 	add.w	r2, r8, #16
 80147e4:	46f2      	mov	sl, lr
 80147e6:	2100      	movs	r1, #0
 80147e8:	f859 3b04 	ldr.w	r3, [r9], #4
 80147ec:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80147f0:	fa1f f883 	uxth.w	r8, r3
 80147f4:	fa11 f18b 	uxtah	r1, r1, fp
 80147f8:	0c1b      	lsrs	r3, r3, #16
 80147fa:	eba1 0808 	sub.w	r8, r1, r8
 80147fe:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8014802:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8014806:	fa1f f888 	uxth.w	r8, r8
 801480a:	1419      	asrs	r1, r3, #16
 801480c:	454e      	cmp	r6, r9
 801480e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8014812:	f84a 3b04 	str.w	r3, [sl], #4
 8014816:	d8e7      	bhi.n	80147e8 <__mdiff+0x80>
 8014818:	1b33      	subs	r3, r6, r4
 801481a:	3b15      	subs	r3, #21
 801481c:	f023 0303 	bic.w	r3, r3, #3
 8014820:	3304      	adds	r3, #4
 8014822:	3415      	adds	r4, #21
 8014824:	42a6      	cmp	r6, r4
 8014826:	bf38      	it	cc
 8014828:	2304      	movcc	r3, #4
 801482a:	441d      	add	r5, r3
 801482c:	4473      	add	r3, lr
 801482e:	469e      	mov	lr, r3
 8014830:	462e      	mov	r6, r5
 8014832:	4566      	cmp	r6, ip
 8014834:	d30e      	bcc.n	8014854 <__mdiff+0xec>
 8014836:	f10c 0203 	add.w	r2, ip, #3
 801483a:	1b52      	subs	r2, r2, r5
 801483c:	f022 0203 	bic.w	r2, r2, #3
 8014840:	3d03      	subs	r5, #3
 8014842:	45ac      	cmp	ip, r5
 8014844:	bf38      	it	cc
 8014846:	2200      	movcc	r2, #0
 8014848:	441a      	add	r2, r3
 801484a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 801484e:	b17b      	cbz	r3, 8014870 <__mdiff+0x108>
 8014850:	6107      	str	r7, [r0, #16]
 8014852:	e7a3      	b.n	801479c <__mdiff+0x34>
 8014854:	f856 8b04 	ldr.w	r8, [r6], #4
 8014858:	fa11 f288 	uxtah	r2, r1, r8
 801485c:	1414      	asrs	r4, r2, #16
 801485e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8014862:	b292      	uxth	r2, r2
 8014864:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8014868:	f84e 2b04 	str.w	r2, [lr], #4
 801486c:	1421      	asrs	r1, r4, #16
 801486e:	e7e0      	b.n	8014832 <__mdiff+0xca>
 8014870:	3f01      	subs	r7, #1
 8014872:	e7ea      	b.n	801484a <__mdiff+0xe2>
 8014874:	08016928 	.word	0x08016928
 8014878:	080169aa 	.word	0x080169aa

0801487c <__d2b>:
 801487c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8014880:	4689      	mov	r9, r1
 8014882:	2101      	movs	r1, #1
 8014884:	ec57 6b10 	vmov	r6, r7, d0
 8014888:	4690      	mov	r8, r2
 801488a:	f7ff fccf 	bl	801422c <_Balloc>
 801488e:	4604      	mov	r4, r0
 8014890:	b930      	cbnz	r0, 80148a0 <__d2b+0x24>
 8014892:	4602      	mov	r2, r0
 8014894:	4b25      	ldr	r3, [pc, #148]	; (801492c <__d2b+0xb0>)
 8014896:	4826      	ldr	r0, [pc, #152]	; (8014930 <__d2b+0xb4>)
 8014898:	f240 310a 	movw	r1, #778	; 0x30a
 801489c:	f7fe fb06 	bl	8012eac <__assert_func>
 80148a0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80148a4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80148a8:	bb35      	cbnz	r5, 80148f8 <__d2b+0x7c>
 80148aa:	2e00      	cmp	r6, #0
 80148ac:	9301      	str	r3, [sp, #4]
 80148ae:	d028      	beq.n	8014902 <__d2b+0x86>
 80148b0:	4668      	mov	r0, sp
 80148b2:	9600      	str	r6, [sp, #0]
 80148b4:	f7ff fd82 	bl	80143bc <__lo0bits>
 80148b8:	9900      	ldr	r1, [sp, #0]
 80148ba:	b300      	cbz	r0, 80148fe <__d2b+0x82>
 80148bc:	9a01      	ldr	r2, [sp, #4]
 80148be:	f1c0 0320 	rsb	r3, r0, #32
 80148c2:	fa02 f303 	lsl.w	r3, r2, r3
 80148c6:	430b      	orrs	r3, r1
 80148c8:	40c2      	lsrs	r2, r0
 80148ca:	6163      	str	r3, [r4, #20]
 80148cc:	9201      	str	r2, [sp, #4]
 80148ce:	9b01      	ldr	r3, [sp, #4]
 80148d0:	61a3      	str	r3, [r4, #24]
 80148d2:	2b00      	cmp	r3, #0
 80148d4:	bf14      	ite	ne
 80148d6:	2202      	movne	r2, #2
 80148d8:	2201      	moveq	r2, #1
 80148da:	6122      	str	r2, [r4, #16]
 80148dc:	b1d5      	cbz	r5, 8014914 <__d2b+0x98>
 80148de:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80148e2:	4405      	add	r5, r0
 80148e4:	f8c9 5000 	str.w	r5, [r9]
 80148e8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80148ec:	f8c8 0000 	str.w	r0, [r8]
 80148f0:	4620      	mov	r0, r4
 80148f2:	b003      	add	sp, #12
 80148f4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80148f8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80148fc:	e7d5      	b.n	80148aa <__d2b+0x2e>
 80148fe:	6161      	str	r1, [r4, #20]
 8014900:	e7e5      	b.n	80148ce <__d2b+0x52>
 8014902:	a801      	add	r0, sp, #4
 8014904:	f7ff fd5a 	bl	80143bc <__lo0bits>
 8014908:	9b01      	ldr	r3, [sp, #4]
 801490a:	6163      	str	r3, [r4, #20]
 801490c:	2201      	movs	r2, #1
 801490e:	6122      	str	r2, [r4, #16]
 8014910:	3020      	adds	r0, #32
 8014912:	e7e3      	b.n	80148dc <__d2b+0x60>
 8014914:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8014918:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 801491c:	f8c9 0000 	str.w	r0, [r9]
 8014920:	6918      	ldr	r0, [r3, #16]
 8014922:	f7ff fd2b 	bl	801437c <__hi0bits>
 8014926:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801492a:	e7df      	b.n	80148ec <__d2b+0x70>
 801492c:	08016928 	.word	0x08016928
 8014930:	080169aa 	.word	0x080169aa

08014934 <_calloc_r>:
 8014934:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8014936:	fba1 2402 	umull	r2, r4, r1, r2
 801493a:	b94c      	cbnz	r4, 8014950 <_calloc_r+0x1c>
 801493c:	4611      	mov	r1, r2
 801493e:	9201      	str	r2, [sp, #4]
 8014940:	f000 f87a 	bl	8014a38 <_malloc_r>
 8014944:	9a01      	ldr	r2, [sp, #4]
 8014946:	4605      	mov	r5, r0
 8014948:	b930      	cbnz	r0, 8014958 <_calloc_r+0x24>
 801494a:	4628      	mov	r0, r5
 801494c:	b003      	add	sp, #12
 801494e:	bd30      	pop	{r4, r5, pc}
 8014950:	220c      	movs	r2, #12
 8014952:	6002      	str	r2, [r0, #0]
 8014954:	2500      	movs	r5, #0
 8014956:	e7f8      	b.n	801494a <_calloc_r+0x16>
 8014958:	4621      	mov	r1, r4
 801495a:	f7ff fc53 	bl	8014204 <memset>
 801495e:	e7f4      	b.n	801494a <_calloc_r+0x16>

08014960 <_free_r>:
 8014960:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8014962:	2900      	cmp	r1, #0
 8014964:	d044      	beq.n	80149f0 <_free_r+0x90>
 8014966:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801496a:	9001      	str	r0, [sp, #4]
 801496c:	2b00      	cmp	r3, #0
 801496e:	f1a1 0404 	sub.w	r4, r1, #4
 8014972:	bfb8      	it	lt
 8014974:	18e4      	addlt	r4, r4, r3
 8014976:	f7ff fc4d 	bl	8014214 <__malloc_lock>
 801497a:	4a1e      	ldr	r2, [pc, #120]	; (80149f4 <_free_r+0x94>)
 801497c:	9801      	ldr	r0, [sp, #4]
 801497e:	6813      	ldr	r3, [r2, #0]
 8014980:	b933      	cbnz	r3, 8014990 <_free_r+0x30>
 8014982:	6063      	str	r3, [r4, #4]
 8014984:	6014      	str	r4, [r2, #0]
 8014986:	b003      	add	sp, #12
 8014988:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801498c:	f7ff bc48 	b.w	8014220 <__malloc_unlock>
 8014990:	42a3      	cmp	r3, r4
 8014992:	d908      	bls.n	80149a6 <_free_r+0x46>
 8014994:	6825      	ldr	r5, [r4, #0]
 8014996:	1961      	adds	r1, r4, r5
 8014998:	428b      	cmp	r3, r1
 801499a:	bf01      	itttt	eq
 801499c:	6819      	ldreq	r1, [r3, #0]
 801499e:	685b      	ldreq	r3, [r3, #4]
 80149a0:	1949      	addeq	r1, r1, r5
 80149a2:	6021      	streq	r1, [r4, #0]
 80149a4:	e7ed      	b.n	8014982 <_free_r+0x22>
 80149a6:	461a      	mov	r2, r3
 80149a8:	685b      	ldr	r3, [r3, #4]
 80149aa:	b10b      	cbz	r3, 80149b0 <_free_r+0x50>
 80149ac:	42a3      	cmp	r3, r4
 80149ae:	d9fa      	bls.n	80149a6 <_free_r+0x46>
 80149b0:	6811      	ldr	r1, [r2, #0]
 80149b2:	1855      	adds	r5, r2, r1
 80149b4:	42a5      	cmp	r5, r4
 80149b6:	d10b      	bne.n	80149d0 <_free_r+0x70>
 80149b8:	6824      	ldr	r4, [r4, #0]
 80149ba:	4421      	add	r1, r4
 80149bc:	1854      	adds	r4, r2, r1
 80149be:	42a3      	cmp	r3, r4
 80149c0:	6011      	str	r1, [r2, #0]
 80149c2:	d1e0      	bne.n	8014986 <_free_r+0x26>
 80149c4:	681c      	ldr	r4, [r3, #0]
 80149c6:	685b      	ldr	r3, [r3, #4]
 80149c8:	6053      	str	r3, [r2, #4]
 80149ca:	4421      	add	r1, r4
 80149cc:	6011      	str	r1, [r2, #0]
 80149ce:	e7da      	b.n	8014986 <_free_r+0x26>
 80149d0:	d902      	bls.n	80149d8 <_free_r+0x78>
 80149d2:	230c      	movs	r3, #12
 80149d4:	6003      	str	r3, [r0, #0]
 80149d6:	e7d6      	b.n	8014986 <_free_r+0x26>
 80149d8:	6825      	ldr	r5, [r4, #0]
 80149da:	1961      	adds	r1, r4, r5
 80149dc:	428b      	cmp	r3, r1
 80149de:	bf04      	itt	eq
 80149e0:	6819      	ldreq	r1, [r3, #0]
 80149e2:	685b      	ldreq	r3, [r3, #4]
 80149e4:	6063      	str	r3, [r4, #4]
 80149e6:	bf04      	itt	eq
 80149e8:	1949      	addeq	r1, r1, r5
 80149ea:	6021      	streq	r1, [r4, #0]
 80149ec:	6054      	str	r4, [r2, #4]
 80149ee:	e7ca      	b.n	8014986 <_free_r+0x26>
 80149f0:	b003      	add	sp, #12
 80149f2:	bd30      	pop	{r4, r5, pc}
 80149f4:	20000558 	.word	0x20000558

080149f8 <sbrk_aligned>:
 80149f8:	b570      	push	{r4, r5, r6, lr}
 80149fa:	4e0e      	ldr	r6, [pc, #56]	; (8014a34 <sbrk_aligned+0x3c>)
 80149fc:	460c      	mov	r4, r1
 80149fe:	6831      	ldr	r1, [r6, #0]
 8014a00:	4605      	mov	r5, r0
 8014a02:	b911      	cbnz	r1, 8014a0a <sbrk_aligned+0x12>
 8014a04:	f000 fff4 	bl	80159f0 <_sbrk_r>
 8014a08:	6030      	str	r0, [r6, #0]
 8014a0a:	4621      	mov	r1, r4
 8014a0c:	4628      	mov	r0, r5
 8014a0e:	f000 ffef 	bl	80159f0 <_sbrk_r>
 8014a12:	1c43      	adds	r3, r0, #1
 8014a14:	d00a      	beq.n	8014a2c <sbrk_aligned+0x34>
 8014a16:	1cc4      	adds	r4, r0, #3
 8014a18:	f024 0403 	bic.w	r4, r4, #3
 8014a1c:	42a0      	cmp	r0, r4
 8014a1e:	d007      	beq.n	8014a30 <sbrk_aligned+0x38>
 8014a20:	1a21      	subs	r1, r4, r0
 8014a22:	4628      	mov	r0, r5
 8014a24:	f000 ffe4 	bl	80159f0 <_sbrk_r>
 8014a28:	3001      	adds	r0, #1
 8014a2a:	d101      	bne.n	8014a30 <sbrk_aligned+0x38>
 8014a2c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8014a30:	4620      	mov	r0, r4
 8014a32:	bd70      	pop	{r4, r5, r6, pc}
 8014a34:	2000055c 	.word	0x2000055c

08014a38 <_malloc_r>:
 8014a38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014a3c:	1ccd      	adds	r5, r1, #3
 8014a3e:	f025 0503 	bic.w	r5, r5, #3
 8014a42:	3508      	adds	r5, #8
 8014a44:	2d0c      	cmp	r5, #12
 8014a46:	bf38      	it	cc
 8014a48:	250c      	movcc	r5, #12
 8014a4a:	2d00      	cmp	r5, #0
 8014a4c:	4607      	mov	r7, r0
 8014a4e:	db01      	blt.n	8014a54 <_malloc_r+0x1c>
 8014a50:	42a9      	cmp	r1, r5
 8014a52:	d905      	bls.n	8014a60 <_malloc_r+0x28>
 8014a54:	230c      	movs	r3, #12
 8014a56:	603b      	str	r3, [r7, #0]
 8014a58:	2600      	movs	r6, #0
 8014a5a:	4630      	mov	r0, r6
 8014a5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014a60:	4e2e      	ldr	r6, [pc, #184]	; (8014b1c <_malloc_r+0xe4>)
 8014a62:	f7ff fbd7 	bl	8014214 <__malloc_lock>
 8014a66:	6833      	ldr	r3, [r6, #0]
 8014a68:	461c      	mov	r4, r3
 8014a6a:	bb34      	cbnz	r4, 8014aba <_malloc_r+0x82>
 8014a6c:	4629      	mov	r1, r5
 8014a6e:	4638      	mov	r0, r7
 8014a70:	f7ff ffc2 	bl	80149f8 <sbrk_aligned>
 8014a74:	1c43      	adds	r3, r0, #1
 8014a76:	4604      	mov	r4, r0
 8014a78:	d14d      	bne.n	8014b16 <_malloc_r+0xde>
 8014a7a:	6834      	ldr	r4, [r6, #0]
 8014a7c:	4626      	mov	r6, r4
 8014a7e:	2e00      	cmp	r6, #0
 8014a80:	d140      	bne.n	8014b04 <_malloc_r+0xcc>
 8014a82:	6823      	ldr	r3, [r4, #0]
 8014a84:	4631      	mov	r1, r6
 8014a86:	4638      	mov	r0, r7
 8014a88:	eb04 0803 	add.w	r8, r4, r3
 8014a8c:	f000 ffb0 	bl	80159f0 <_sbrk_r>
 8014a90:	4580      	cmp	r8, r0
 8014a92:	d13a      	bne.n	8014b0a <_malloc_r+0xd2>
 8014a94:	6821      	ldr	r1, [r4, #0]
 8014a96:	3503      	adds	r5, #3
 8014a98:	1a6d      	subs	r5, r5, r1
 8014a9a:	f025 0503 	bic.w	r5, r5, #3
 8014a9e:	3508      	adds	r5, #8
 8014aa0:	2d0c      	cmp	r5, #12
 8014aa2:	bf38      	it	cc
 8014aa4:	250c      	movcc	r5, #12
 8014aa6:	4629      	mov	r1, r5
 8014aa8:	4638      	mov	r0, r7
 8014aaa:	f7ff ffa5 	bl	80149f8 <sbrk_aligned>
 8014aae:	3001      	adds	r0, #1
 8014ab0:	d02b      	beq.n	8014b0a <_malloc_r+0xd2>
 8014ab2:	6823      	ldr	r3, [r4, #0]
 8014ab4:	442b      	add	r3, r5
 8014ab6:	6023      	str	r3, [r4, #0]
 8014ab8:	e00e      	b.n	8014ad8 <_malloc_r+0xa0>
 8014aba:	6822      	ldr	r2, [r4, #0]
 8014abc:	1b52      	subs	r2, r2, r5
 8014abe:	d41e      	bmi.n	8014afe <_malloc_r+0xc6>
 8014ac0:	2a0b      	cmp	r2, #11
 8014ac2:	d916      	bls.n	8014af2 <_malloc_r+0xba>
 8014ac4:	1961      	adds	r1, r4, r5
 8014ac6:	42a3      	cmp	r3, r4
 8014ac8:	6025      	str	r5, [r4, #0]
 8014aca:	bf18      	it	ne
 8014acc:	6059      	strne	r1, [r3, #4]
 8014ace:	6863      	ldr	r3, [r4, #4]
 8014ad0:	bf08      	it	eq
 8014ad2:	6031      	streq	r1, [r6, #0]
 8014ad4:	5162      	str	r2, [r4, r5]
 8014ad6:	604b      	str	r3, [r1, #4]
 8014ad8:	4638      	mov	r0, r7
 8014ada:	f104 060b 	add.w	r6, r4, #11
 8014ade:	f7ff fb9f 	bl	8014220 <__malloc_unlock>
 8014ae2:	f026 0607 	bic.w	r6, r6, #7
 8014ae6:	1d23      	adds	r3, r4, #4
 8014ae8:	1af2      	subs	r2, r6, r3
 8014aea:	d0b6      	beq.n	8014a5a <_malloc_r+0x22>
 8014aec:	1b9b      	subs	r3, r3, r6
 8014aee:	50a3      	str	r3, [r4, r2]
 8014af0:	e7b3      	b.n	8014a5a <_malloc_r+0x22>
 8014af2:	6862      	ldr	r2, [r4, #4]
 8014af4:	42a3      	cmp	r3, r4
 8014af6:	bf0c      	ite	eq
 8014af8:	6032      	streq	r2, [r6, #0]
 8014afa:	605a      	strne	r2, [r3, #4]
 8014afc:	e7ec      	b.n	8014ad8 <_malloc_r+0xa0>
 8014afe:	4623      	mov	r3, r4
 8014b00:	6864      	ldr	r4, [r4, #4]
 8014b02:	e7b2      	b.n	8014a6a <_malloc_r+0x32>
 8014b04:	4634      	mov	r4, r6
 8014b06:	6876      	ldr	r6, [r6, #4]
 8014b08:	e7b9      	b.n	8014a7e <_malloc_r+0x46>
 8014b0a:	230c      	movs	r3, #12
 8014b0c:	603b      	str	r3, [r7, #0]
 8014b0e:	4638      	mov	r0, r7
 8014b10:	f7ff fb86 	bl	8014220 <__malloc_unlock>
 8014b14:	e7a1      	b.n	8014a5a <_malloc_r+0x22>
 8014b16:	6025      	str	r5, [r4, #0]
 8014b18:	e7de      	b.n	8014ad8 <_malloc_r+0xa0>
 8014b1a:	bf00      	nop
 8014b1c:	20000558 	.word	0x20000558

08014b20 <_malloc_usable_size_r>:
 8014b20:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014b24:	1f18      	subs	r0, r3, #4
 8014b26:	2b00      	cmp	r3, #0
 8014b28:	bfbc      	itt	lt
 8014b2a:	580b      	ldrlt	r3, [r1, r0]
 8014b2c:	18c0      	addlt	r0, r0, r3
 8014b2e:	4770      	bx	lr

08014b30 <_realloc_r>:
 8014b30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014b34:	4680      	mov	r8, r0
 8014b36:	4614      	mov	r4, r2
 8014b38:	460e      	mov	r6, r1
 8014b3a:	b921      	cbnz	r1, 8014b46 <_realloc_r+0x16>
 8014b3c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8014b40:	4611      	mov	r1, r2
 8014b42:	f7ff bf79 	b.w	8014a38 <_malloc_r>
 8014b46:	b92a      	cbnz	r2, 8014b54 <_realloc_r+0x24>
 8014b48:	f7ff ff0a 	bl	8014960 <_free_r>
 8014b4c:	4625      	mov	r5, r4
 8014b4e:	4628      	mov	r0, r5
 8014b50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014b54:	f7ff ffe4 	bl	8014b20 <_malloc_usable_size_r>
 8014b58:	4284      	cmp	r4, r0
 8014b5a:	4607      	mov	r7, r0
 8014b5c:	d802      	bhi.n	8014b64 <_realloc_r+0x34>
 8014b5e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8014b62:	d812      	bhi.n	8014b8a <_realloc_r+0x5a>
 8014b64:	4621      	mov	r1, r4
 8014b66:	4640      	mov	r0, r8
 8014b68:	f7ff ff66 	bl	8014a38 <_malloc_r>
 8014b6c:	4605      	mov	r5, r0
 8014b6e:	2800      	cmp	r0, #0
 8014b70:	d0ed      	beq.n	8014b4e <_realloc_r+0x1e>
 8014b72:	42bc      	cmp	r4, r7
 8014b74:	4622      	mov	r2, r4
 8014b76:	4631      	mov	r1, r6
 8014b78:	bf28      	it	cs
 8014b7a:	463a      	movcs	r2, r7
 8014b7c:	f7ff fb1a 	bl	80141b4 <memcpy>
 8014b80:	4631      	mov	r1, r6
 8014b82:	4640      	mov	r0, r8
 8014b84:	f7ff feec 	bl	8014960 <_free_r>
 8014b88:	e7e1      	b.n	8014b4e <_realloc_r+0x1e>
 8014b8a:	4635      	mov	r5, r6
 8014b8c:	e7df      	b.n	8014b4e <_realloc_r+0x1e>

08014b8e <__ssputs_r>:
 8014b8e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014b92:	688e      	ldr	r6, [r1, #8]
 8014b94:	429e      	cmp	r6, r3
 8014b96:	4682      	mov	sl, r0
 8014b98:	460c      	mov	r4, r1
 8014b9a:	4690      	mov	r8, r2
 8014b9c:	461f      	mov	r7, r3
 8014b9e:	d838      	bhi.n	8014c12 <__ssputs_r+0x84>
 8014ba0:	898a      	ldrh	r2, [r1, #12]
 8014ba2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8014ba6:	d032      	beq.n	8014c0e <__ssputs_r+0x80>
 8014ba8:	6825      	ldr	r5, [r4, #0]
 8014baa:	6909      	ldr	r1, [r1, #16]
 8014bac:	eba5 0901 	sub.w	r9, r5, r1
 8014bb0:	6965      	ldr	r5, [r4, #20]
 8014bb2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8014bb6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8014bba:	3301      	adds	r3, #1
 8014bbc:	444b      	add	r3, r9
 8014bbe:	106d      	asrs	r5, r5, #1
 8014bc0:	429d      	cmp	r5, r3
 8014bc2:	bf38      	it	cc
 8014bc4:	461d      	movcc	r5, r3
 8014bc6:	0553      	lsls	r3, r2, #21
 8014bc8:	d531      	bpl.n	8014c2e <__ssputs_r+0xa0>
 8014bca:	4629      	mov	r1, r5
 8014bcc:	f7ff ff34 	bl	8014a38 <_malloc_r>
 8014bd0:	4606      	mov	r6, r0
 8014bd2:	b950      	cbnz	r0, 8014bea <__ssputs_r+0x5c>
 8014bd4:	230c      	movs	r3, #12
 8014bd6:	f8ca 3000 	str.w	r3, [sl]
 8014bda:	89a3      	ldrh	r3, [r4, #12]
 8014bdc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8014be0:	81a3      	strh	r3, [r4, #12]
 8014be2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8014be6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014bea:	6921      	ldr	r1, [r4, #16]
 8014bec:	464a      	mov	r2, r9
 8014bee:	f7ff fae1 	bl	80141b4 <memcpy>
 8014bf2:	89a3      	ldrh	r3, [r4, #12]
 8014bf4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8014bf8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8014bfc:	81a3      	strh	r3, [r4, #12]
 8014bfe:	6126      	str	r6, [r4, #16]
 8014c00:	6165      	str	r5, [r4, #20]
 8014c02:	444e      	add	r6, r9
 8014c04:	eba5 0509 	sub.w	r5, r5, r9
 8014c08:	6026      	str	r6, [r4, #0]
 8014c0a:	60a5      	str	r5, [r4, #8]
 8014c0c:	463e      	mov	r6, r7
 8014c0e:	42be      	cmp	r6, r7
 8014c10:	d900      	bls.n	8014c14 <__ssputs_r+0x86>
 8014c12:	463e      	mov	r6, r7
 8014c14:	6820      	ldr	r0, [r4, #0]
 8014c16:	4632      	mov	r2, r6
 8014c18:	4641      	mov	r1, r8
 8014c1a:	f7ff fad9 	bl	80141d0 <memmove>
 8014c1e:	68a3      	ldr	r3, [r4, #8]
 8014c20:	1b9b      	subs	r3, r3, r6
 8014c22:	60a3      	str	r3, [r4, #8]
 8014c24:	6823      	ldr	r3, [r4, #0]
 8014c26:	4433      	add	r3, r6
 8014c28:	6023      	str	r3, [r4, #0]
 8014c2a:	2000      	movs	r0, #0
 8014c2c:	e7db      	b.n	8014be6 <__ssputs_r+0x58>
 8014c2e:	462a      	mov	r2, r5
 8014c30:	f7ff ff7e 	bl	8014b30 <_realloc_r>
 8014c34:	4606      	mov	r6, r0
 8014c36:	2800      	cmp	r0, #0
 8014c38:	d1e1      	bne.n	8014bfe <__ssputs_r+0x70>
 8014c3a:	6921      	ldr	r1, [r4, #16]
 8014c3c:	4650      	mov	r0, sl
 8014c3e:	f7ff fe8f 	bl	8014960 <_free_r>
 8014c42:	e7c7      	b.n	8014bd4 <__ssputs_r+0x46>

08014c44 <_svfiprintf_r>:
 8014c44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014c48:	4698      	mov	r8, r3
 8014c4a:	898b      	ldrh	r3, [r1, #12]
 8014c4c:	061b      	lsls	r3, r3, #24
 8014c4e:	b09d      	sub	sp, #116	; 0x74
 8014c50:	4607      	mov	r7, r0
 8014c52:	460d      	mov	r5, r1
 8014c54:	4614      	mov	r4, r2
 8014c56:	d50e      	bpl.n	8014c76 <_svfiprintf_r+0x32>
 8014c58:	690b      	ldr	r3, [r1, #16]
 8014c5a:	b963      	cbnz	r3, 8014c76 <_svfiprintf_r+0x32>
 8014c5c:	2140      	movs	r1, #64	; 0x40
 8014c5e:	f7ff feeb 	bl	8014a38 <_malloc_r>
 8014c62:	6028      	str	r0, [r5, #0]
 8014c64:	6128      	str	r0, [r5, #16]
 8014c66:	b920      	cbnz	r0, 8014c72 <_svfiprintf_r+0x2e>
 8014c68:	230c      	movs	r3, #12
 8014c6a:	603b      	str	r3, [r7, #0]
 8014c6c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8014c70:	e0d1      	b.n	8014e16 <_svfiprintf_r+0x1d2>
 8014c72:	2340      	movs	r3, #64	; 0x40
 8014c74:	616b      	str	r3, [r5, #20]
 8014c76:	2300      	movs	r3, #0
 8014c78:	9309      	str	r3, [sp, #36]	; 0x24
 8014c7a:	2320      	movs	r3, #32
 8014c7c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8014c80:	f8cd 800c 	str.w	r8, [sp, #12]
 8014c84:	2330      	movs	r3, #48	; 0x30
 8014c86:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8014e30 <_svfiprintf_r+0x1ec>
 8014c8a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8014c8e:	f04f 0901 	mov.w	r9, #1
 8014c92:	4623      	mov	r3, r4
 8014c94:	469a      	mov	sl, r3
 8014c96:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014c9a:	b10a      	cbz	r2, 8014ca0 <_svfiprintf_r+0x5c>
 8014c9c:	2a25      	cmp	r2, #37	; 0x25
 8014c9e:	d1f9      	bne.n	8014c94 <_svfiprintf_r+0x50>
 8014ca0:	ebba 0b04 	subs.w	fp, sl, r4
 8014ca4:	d00b      	beq.n	8014cbe <_svfiprintf_r+0x7a>
 8014ca6:	465b      	mov	r3, fp
 8014ca8:	4622      	mov	r2, r4
 8014caa:	4629      	mov	r1, r5
 8014cac:	4638      	mov	r0, r7
 8014cae:	f7ff ff6e 	bl	8014b8e <__ssputs_r>
 8014cb2:	3001      	adds	r0, #1
 8014cb4:	f000 80aa 	beq.w	8014e0c <_svfiprintf_r+0x1c8>
 8014cb8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8014cba:	445a      	add	r2, fp
 8014cbc:	9209      	str	r2, [sp, #36]	; 0x24
 8014cbe:	f89a 3000 	ldrb.w	r3, [sl]
 8014cc2:	2b00      	cmp	r3, #0
 8014cc4:	f000 80a2 	beq.w	8014e0c <_svfiprintf_r+0x1c8>
 8014cc8:	2300      	movs	r3, #0
 8014cca:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8014cce:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014cd2:	f10a 0a01 	add.w	sl, sl, #1
 8014cd6:	9304      	str	r3, [sp, #16]
 8014cd8:	9307      	str	r3, [sp, #28]
 8014cda:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8014cde:	931a      	str	r3, [sp, #104]	; 0x68
 8014ce0:	4654      	mov	r4, sl
 8014ce2:	2205      	movs	r2, #5
 8014ce4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014ce8:	4851      	ldr	r0, [pc, #324]	; (8014e30 <_svfiprintf_r+0x1ec>)
 8014cea:	f7eb faa9 	bl	8000240 <memchr>
 8014cee:	9a04      	ldr	r2, [sp, #16]
 8014cf0:	b9d8      	cbnz	r0, 8014d2a <_svfiprintf_r+0xe6>
 8014cf2:	06d0      	lsls	r0, r2, #27
 8014cf4:	bf44      	itt	mi
 8014cf6:	2320      	movmi	r3, #32
 8014cf8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8014cfc:	0711      	lsls	r1, r2, #28
 8014cfe:	bf44      	itt	mi
 8014d00:	232b      	movmi	r3, #43	; 0x2b
 8014d02:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8014d06:	f89a 3000 	ldrb.w	r3, [sl]
 8014d0a:	2b2a      	cmp	r3, #42	; 0x2a
 8014d0c:	d015      	beq.n	8014d3a <_svfiprintf_r+0xf6>
 8014d0e:	9a07      	ldr	r2, [sp, #28]
 8014d10:	4654      	mov	r4, sl
 8014d12:	2000      	movs	r0, #0
 8014d14:	f04f 0c0a 	mov.w	ip, #10
 8014d18:	4621      	mov	r1, r4
 8014d1a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014d1e:	3b30      	subs	r3, #48	; 0x30
 8014d20:	2b09      	cmp	r3, #9
 8014d22:	d94e      	bls.n	8014dc2 <_svfiprintf_r+0x17e>
 8014d24:	b1b0      	cbz	r0, 8014d54 <_svfiprintf_r+0x110>
 8014d26:	9207      	str	r2, [sp, #28]
 8014d28:	e014      	b.n	8014d54 <_svfiprintf_r+0x110>
 8014d2a:	eba0 0308 	sub.w	r3, r0, r8
 8014d2e:	fa09 f303 	lsl.w	r3, r9, r3
 8014d32:	4313      	orrs	r3, r2
 8014d34:	9304      	str	r3, [sp, #16]
 8014d36:	46a2      	mov	sl, r4
 8014d38:	e7d2      	b.n	8014ce0 <_svfiprintf_r+0x9c>
 8014d3a:	9b03      	ldr	r3, [sp, #12]
 8014d3c:	1d19      	adds	r1, r3, #4
 8014d3e:	681b      	ldr	r3, [r3, #0]
 8014d40:	9103      	str	r1, [sp, #12]
 8014d42:	2b00      	cmp	r3, #0
 8014d44:	bfbb      	ittet	lt
 8014d46:	425b      	neglt	r3, r3
 8014d48:	f042 0202 	orrlt.w	r2, r2, #2
 8014d4c:	9307      	strge	r3, [sp, #28]
 8014d4e:	9307      	strlt	r3, [sp, #28]
 8014d50:	bfb8      	it	lt
 8014d52:	9204      	strlt	r2, [sp, #16]
 8014d54:	7823      	ldrb	r3, [r4, #0]
 8014d56:	2b2e      	cmp	r3, #46	; 0x2e
 8014d58:	d10c      	bne.n	8014d74 <_svfiprintf_r+0x130>
 8014d5a:	7863      	ldrb	r3, [r4, #1]
 8014d5c:	2b2a      	cmp	r3, #42	; 0x2a
 8014d5e:	d135      	bne.n	8014dcc <_svfiprintf_r+0x188>
 8014d60:	9b03      	ldr	r3, [sp, #12]
 8014d62:	1d1a      	adds	r2, r3, #4
 8014d64:	681b      	ldr	r3, [r3, #0]
 8014d66:	9203      	str	r2, [sp, #12]
 8014d68:	2b00      	cmp	r3, #0
 8014d6a:	bfb8      	it	lt
 8014d6c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8014d70:	3402      	adds	r4, #2
 8014d72:	9305      	str	r3, [sp, #20]
 8014d74:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8014e40 <_svfiprintf_r+0x1fc>
 8014d78:	7821      	ldrb	r1, [r4, #0]
 8014d7a:	2203      	movs	r2, #3
 8014d7c:	4650      	mov	r0, sl
 8014d7e:	f7eb fa5f 	bl	8000240 <memchr>
 8014d82:	b140      	cbz	r0, 8014d96 <_svfiprintf_r+0x152>
 8014d84:	2340      	movs	r3, #64	; 0x40
 8014d86:	eba0 000a 	sub.w	r0, r0, sl
 8014d8a:	fa03 f000 	lsl.w	r0, r3, r0
 8014d8e:	9b04      	ldr	r3, [sp, #16]
 8014d90:	4303      	orrs	r3, r0
 8014d92:	3401      	adds	r4, #1
 8014d94:	9304      	str	r3, [sp, #16]
 8014d96:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014d9a:	4826      	ldr	r0, [pc, #152]	; (8014e34 <_svfiprintf_r+0x1f0>)
 8014d9c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8014da0:	2206      	movs	r2, #6
 8014da2:	f7eb fa4d 	bl	8000240 <memchr>
 8014da6:	2800      	cmp	r0, #0
 8014da8:	d038      	beq.n	8014e1c <_svfiprintf_r+0x1d8>
 8014daa:	4b23      	ldr	r3, [pc, #140]	; (8014e38 <_svfiprintf_r+0x1f4>)
 8014dac:	bb1b      	cbnz	r3, 8014df6 <_svfiprintf_r+0x1b2>
 8014dae:	9b03      	ldr	r3, [sp, #12]
 8014db0:	3307      	adds	r3, #7
 8014db2:	f023 0307 	bic.w	r3, r3, #7
 8014db6:	3308      	adds	r3, #8
 8014db8:	9303      	str	r3, [sp, #12]
 8014dba:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014dbc:	4433      	add	r3, r6
 8014dbe:	9309      	str	r3, [sp, #36]	; 0x24
 8014dc0:	e767      	b.n	8014c92 <_svfiprintf_r+0x4e>
 8014dc2:	fb0c 3202 	mla	r2, ip, r2, r3
 8014dc6:	460c      	mov	r4, r1
 8014dc8:	2001      	movs	r0, #1
 8014dca:	e7a5      	b.n	8014d18 <_svfiprintf_r+0xd4>
 8014dcc:	2300      	movs	r3, #0
 8014dce:	3401      	adds	r4, #1
 8014dd0:	9305      	str	r3, [sp, #20]
 8014dd2:	4619      	mov	r1, r3
 8014dd4:	f04f 0c0a 	mov.w	ip, #10
 8014dd8:	4620      	mov	r0, r4
 8014dda:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014dde:	3a30      	subs	r2, #48	; 0x30
 8014de0:	2a09      	cmp	r2, #9
 8014de2:	d903      	bls.n	8014dec <_svfiprintf_r+0x1a8>
 8014de4:	2b00      	cmp	r3, #0
 8014de6:	d0c5      	beq.n	8014d74 <_svfiprintf_r+0x130>
 8014de8:	9105      	str	r1, [sp, #20]
 8014dea:	e7c3      	b.n	8014d74 <_svfiprintf_r+0x130>
 8014dec:	fb0c 2101 	mla	r1, ip, r1, r2
 8014df0:	4604      	mov	r4, r0
 8014df2:	2301      	movs	r3, #1
 8014df4:	e7f0      	b.n	8014dd8 <_svfiprintf_r+0x194>
 8014df6:	ab03      	add	r3, sp, #12
 8014df8:	9300      	str	r3, [sp, #0]
 8014dfa:	462a      	mov	r2, r5
 8014dfc:	4b0f      	ldr	r3, [pc, #60]	; (8014e3c <_svfiprintf_r+0x1f8>)
 8014dfe:	a904      	add	r1, sp, #16
 8014e00:	4638      	mov	r0, r7
 8014e02:	f000 fa19 	bl	8015238 <_printf_float>
 8014e06:	1c42      	adds	r2, r0, #1
 8014e08:	4606      	mov	r6, r0
 8014e0a:	d1d6      	bne.n	8014dba <_svfiprintf_r+0x176>
 8014e0c:	89ab      	ldrh	r3, [r5, #12]
 8014e0e:	065b      	lsls	r3, r3, #25
 8014e10:	f53f af2c 	bmi.w	8014c6c <_svfiprintf_r+0x28>
 8014e14:	9809      	ldr	r0, [sp, #36]	; 0x24
 8014e16:	b01d      	add	sp, #116	; 0x74
 8014e18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014e1c:	ab03      	add	r3, sp, #12
 8014e1e:	9300      	str	r3, [sp, #0]
 8014e20:	462a      	mov	r2, r5
 8014e22:	4b06      	ldr	r3, [pc, #24]	; (8014e3c <_svfiprintf_r+0x1f8>)
 8014e24:	a904      	add	r1, sp, #16
 8014e26:	4638      	mov	r0, r7
 8014e28:	f000 fcaa 	bl	8015780 <_printf_i>
 8014e2c:	e7eb      	b.n	8014e06 <_svfiprintf_r+0x1c2>
 8014e2e:	bf00      	nop
 8014e30:	08016b04 	.word	0x08016b04
 8014e34:	08016b0e 	.word	0x08016b0e
 8014e38:	08015239 	.word	0x08015239
 8014e3c:	08014b8f 	.word	0x08014b8f
 8014e40:	08016b0a 	.word	0x08016b0a

08014e44 <__sfputc_r>:
 8014e44:	6893      	ldr	r3, [r2, #8]
 8014e46:	3b01      	subs	r3, #1
 8014e48:	2b00      	cmp	r3, #0
 8014e4a:	b410      	push	{r4}
 8014e4c:	6093      	str	r3, [r2, #8]
 8014e4e:	da08      	bge.n	8014e62 <__sfputc_r+0x1e>
 8014e50:	6994      	ldr	r4, [r2, #24]
 8014e52:	42a3      	cmp	r3, r4
 8014e54:	db01      	blt.n	8014e5a <__sfputc_r+0x16>
 8014e56:	290a      	cmp	r1, #10
 8014e58:	d103      	bne.n	8014e62 <__sfputc_r+0x1e>
 8014e5a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014e5e:	f000 be89 	b.w	8015b74 <__swbuf_r>
 8014e62:	6813      	ldr	r3, [r2, #0]
 8014e64:	1c58      	adds	r0, r3, #1
 8014e66:	6010      	str	r0, [r2, #0]
 8014e68:	7019      	strb	r1, [r3, #0]
 8014e6a:	4608      	mov	r0, r1
 8014e6c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014e70:	4770      	bx	lr

08014e72 <__sfputs_r>:
 8014e72:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014e74:	4606      	mov	r6, r0
 8014e76:	460f      	mov	r7, r1
 8014e78:	4614      	mov	r4, r2
 8014e7a:	18d5      	adds	r5, r2, r3
 8014e7c:	42ac      	cmp	r4, r5
 8014e7e:	d101      	bne.n	8014e84 <__sfputs_r+0x12>
 8014e80:	2000      	movs	r0, #0
 8014e82:	e007      	b.n	8014e94 <__sfputs_r+0x22>
 8014e84:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014e88:	463a      	mov	r2, r7
 8014e8a:	4630      	mov	r0, r6
 8014e8c:	f7ff ffda 	bl	8014e44 <__sfputc_r>
 8014e90:	1c43      	adds	r3, r0, #1
 8014e92:	d1f3      	bne.n	8014e7c <__sfputs_r+0xa>
 8014e94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08014e98 <_vfiprintf_r>:
 8014e98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014e9c:	460d      	mov	r5, r1
 8014e9e:	b09d      	sub	sp, #116	; 0x74
 8014ea0:	4614      	mov	r4, r2
 8014ea2:	4698      	mov	r8, r3
 8014ea4:	4606      	mov	r6, r0
 8014ea6:	b118      	cbz	r0, 8014eb0 <_vfiprintf_r+0x18>
 8014ea8:	6983      	ldr	r3, [r0, #24]
 8014eaa:	b90b      	cbnz	r3, 8014eb0 <_vfiprintf_r+0x18>
 8014eac:	f7fe ffce 	bl	8013e4c <__sinit>
 8014eb0:	4b89      	ldr	r3, [pc, #548]	; (80150d8 <_vfiprintf_r+0x240>)
 8014eb2:	429d      	cmp	r5, r3
 8014eb4:	d11b      	bne.n	8014eee <_vfiprintf_r+0x56>
 8014eb6:	6875      	ldr	r5, [r6, #4]
 8014eb8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8014eba:	07d9      	lsls	r1, r3, #31
 8014ebc:	d405      	bmi.n	8014eca <_vfiprintf_r+0x32>
 8014ebe:	89ab      	ldrh	r3, [r5, #12]
 8014ec0:	059a      	lsls	r2, r3, #22
 8014ec2:	d402      	bmi.n	8014eca <_vfiprintf_r+0x32>
 8014ec4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8014ec6:	f7ff f8d0 	bl	801406a <__retarget_lock_acquire_recursive>
 8014eca:	89ab      	ldrh	r3, [r5, #12]
 8014ecc:	071b      	lsls	r3, r3, #28
 8014ece:	d501      	bpl.n	8014ed4 <_vfiprintf_r+0x3c>
 8014ed0:	692b      	ldr	r3, [r5, #16]
 8014ed2:	b9eb      	cbnz	r3, 8014f10 <_vfiprintf_r+0x78>
 8014ed4:	4629      	mov	r1, r5
 8014ed6:	4630      	mov	r0, r6
 8014ed8:	f000 febe 	bl	8015c58 <__swsetup_r>
 8014edc:	b1c0      	cbz	r0, 8014f10 <_vfiprintf_r+0x78>
 8014ede:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8014ee0:	07dc      	lsls	r4, r3, #31
 8014ee2:	d50e      	bpl.n	8014f02 <_vfiprintf_r+0x6a>
 8014ee4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8014ee8:	b01d      	add	sp, #116	; 0x74
 8014eea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014eee:	4b7b      	ldr	r3, [pc, #492]	; (80150dc <_vfiprintf_r+0x244>)
 8014ef0:	429d      	cmp	r5, r3
 8014ef2:	d101      	bne.n	8014ef8 <_vfiprintf_r+0x60>
 8014ef4:	68b5      	ldr	r5, [r6, #8]
 8014ef6:	e7df      	b.n	8014eb8 <_vfiprintf_r+0x20>
 8014ef8:	4b79      	ldr	r3, [pc, #484]	; (80150e0 <_vfiprintf_r+0x248>)
 8014efa:	429d      	cmp	r5, r3
 8014efc:	bf08      	it	eq
 8014efe:	68f5      	ldreq	r5, [r6, #12]
 8014f00:	e7da      	b.n	8014eb8 <_vfiprintf_r+0x20>
 8014f02:	89ab      	ldrh	r3, [r5, #12]
 8014f04:	0598      	lsls	r0, r3, #22
 8014f06:	d4ed      	bmi.n	8014ee4 <_vfiprintf_r+0x4c>
 8014f08:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8014f0a:	f7ff f8b0 	bl	801406e <__retarget_lock_release_recursive>
 8014f0e:	e7e9      	b.n	8014ee4 <_vfiprintf_r+0x4c>
 8014f10:	2300      	movs	r3, #0
 8014f12:	9309      	str	r3, [sp, #36]	; 0x24
 8014f14:	2320      	movs	r3, #32
 8014f16:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8014f1a:	f8cd 800c 	str.w	r8, [sp, #12]
 8014f1e:	2330      	movs	r3, #48	; 0x30
 8014f20:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80150e4 <_vfiprintf_r+0x24c>
 8014f24:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8014f28:	f04f 0901 	mov.w	r9, #1
 8014f2c:	4623      	mov	r3, r4
 8014f2e:	469a      	mov	sl, r3
 8014f30:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014f34:	b10a      	cbz	r2, 8014f3a <_vfiprintf_r+0xa2>
 8014f36:	2a25      	cmp	r2, #37	; 0x25
 8014f38:	d1f9      	bne.n	8014f2e <_vfiprintf_r+0x96>
 8014f3a:	ebba 0b04 	subs.w	fp, sl, r4
 8014f3e:	d00b      	beq.n	8014f58 <_vfiprintf_r+0xc0>
 8014f40:	465b      	mov	r3, fp
 8014f42:	4622      	mov	r2, r4
 8014f44:	4629      	mov	r1, r5
 8014f46:	4630      	mov	r0, r6
 8014f48:	f7ff ff93 	bl	8014e72 <__sfputs_r>
 8014f4c:	3001      	adds	r0, #1
 8014f4e:	f000 80aa 	beq.w	80150a6 <_vfiprintf_r+0x20e>
 8014f52:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8014f54:	445a      	add	r2, fp
 8014f56:	9209      	str	r2, [sp, #36]	; 0x24
 8014f58:	f89a 3000 	ldrb.w	r3, [sl]
 8014f5c:	2b00      	cmp	r3, #0
 8014f5e:	f000 80a2 	beq.w	80150a6 <_vfiprintf_r+0x20e>
 8014f62:	2300      	movs	r3, #0
 8014f64:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8014f68:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014f6c:	f10a 0a01 	add.w	sl, sl, #1
 8014f70:	9304      	str	r3, [sp, #16]
 8014f72:	9307      	str	r3, [sp, #28]
 8014f74:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8014f78:	931a      	str	r3, [sp, #104]	; 0x68
 8014f7a:	4654      	mov	r4, sl
 8014f7c:	2205      	movs	r2, #5
 8014f7e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014f82:	4858      	ldr	r0, [pc, #352]	; (80150e4 <_vfiprintf_r+0x24c>)
 8014f84:	f7eb f95c 	bl	8000240 <memchr>
 8014f88:	9a04      	ldr	r2, [sp, #16]
 8014f8a:	b9d8      	cbnz	r0, 8014fc4 <_vfiprintf_r+0x12c>
 8014f8c:	06d1      	lsls	r1, r2, #27
 8014f8e:	bf44      	itt	mi
 8014f90:	2320      	movmi	r3, #32
 8014f92:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8014f96:	0713      	lsls	r3, r2, #28
 8014f98:	bf44      	itt	mi
 8014f9a:	232b      	movmi	r3, #43	; 0x2b
 8014f9c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8014fa0:	f89a 3000 	ldrb.w	r3, [sl]
 8014fa4:	2b2a      	cmp	r3, #42	; 0x2a
 8014fa6:	d015      	beq.n	8014fd4 <_vfiprintf_r+0x13c>
 8014fa8:	9a07      	ldr	r2, [sp, #28]
 8014faa:	4654      	mov	r4, sl
 8014fac:	2000      	movs	r0, #0
 8014fae:	f04f 0c0a 	mov.w	ip, #10
 8014fb2:	4621      	mov	r1, r4
 8014fb4:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014fb8:	3b30      	subs	r3, #48	; 0x30
 8014fba:	2b09      	cmp	r3, #9
 8014fbc:	d94e      	bls.n	801505c <_vfiprintf_r+0x1c4>
 8014fbe:	b1b0      	cbz	r0, 8014fee <_vfiprintf_r+0x156>
 8014fc0:	9207      	str	r2, [sp, #28]
 8014fc2:	e014      	b.n	8014fee <_vfiprintf_r+0x156>
 8014fc4:	eba0 0308 	sub.w	r3, r0, r8
 8014fc8:	fa09 f303 	lsl.w	r3, r9, r3
 8014fcc:	4313      	orrs	r3, r2
 8014fce:	9304      	str	r3, [sp, #16]
 8014fd0:	46a2      	mov	sl, r4
 8014fd2:	e7d2      	b.n	8014f7a <_vfiprintf_r+0xe2>
 8014fd4:	9b03      	ldr	r3, [sp, #12]
 8014fd6:	1d19      	adds	r1, r3, #4
 8014fd8:	681b      	ldr	r3, [r3, #0]
 8014fda:	9103      	str	r1, [sp, #12]
 8014fdc:	2b00      	cmp	r3, #0
 8014fde:	bfbb      	ittet	lt
 8014fe0:	425b      	neglt	r3, r3
 8014fe2:	f042 0202 	orrlt.w	r2, r2, #2
 8014fe6:	9307      	strge	r3, [sp, #28]
 8014fe8:	9307      	strlt	r3, [sp, #28]
 8014fea:	bfb8      	it	lt
 8014fec:	9204      	strlt	r2, [sp, #16]
 8014fee:	7823      	ldrb	r3, [r4, #0]
 8014ff0:	2b2e      	cmp	r3, #46	; 0x2e
 8014ff2:	d10c      	bne.n	801500e <_vfiprintf_r+0x176>
 8014ff4:	7863      	ldrb	r3, [r4, #1]
 8014ff6:	2b2a      	cmp	r3, #42	; 0x2a
 8014ff8:	d135      	bne.n	8015066 <_vfiprintf_r+0x1ce>
 8014ffa:	9b03      	ldr	r3, [sp, #12]
 8014ffc:	1d1a      	adds	r2, r3, #4
 8014ffe:	681b      	ldr	r3, [r3, #0]
 8015000:	9203      	str	r2, [sp, #12]
 8015002:	2b00      	cmp	r3, #0
 8015004:	bfb8      	it	lt
 8015006:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 801500a:	3402      	adds	r4, #2
 801500c:	9305      	str	r3, [sp, #20]
 801500e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80150f4 <_vfiprintf_r+0x25c>
 8015012:	7821      	ldrb	r1, [r4, #0]
 8015014:	2203      	movs	r2, #3
 8015016:	4650      	mov	r0, sl
 8015018:	f7eb f912 	bl	8000240 <memchr>
 801501c:	b140      	cbz	r0, 8015030 <_vfiprintf_r+0x198>
 801501e:	2340      	movs	r3, #64	; 0x40
 8015020:	eba0 000a 	sub.w	r0, r0, sl
 8015024:	fa03 f000 	lsl.w	r0, r3, r0
 8015028:	9b04      	ldr	r3, [sp, #16]
 801502a:	4303      	orrs	r3, r0
 801502c:	3401      	adds	r4, #1
 801502e:	9304      	str	r3, [sp, #16]
 8015030:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015034:	482c      	ldr	r0, [pc, #176]	; (80150e8 <_vfiprintf_r+0x250>)
 8015036:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801503a:	2206      	movs	r2, #6
 801503c:	f7eb f900 	bl	8000240 <memchr>
 8015040:	2800      	cmp	r0, #0
 8015042:	d03f      	beq.n	80150c4 <_vfiprintf_r+0x22c>
 8015044:	4b29      	ldr	r3, [pc, #164]	; (80150ec <_vfiprintf_r+0x254>)
 8015046:	bb1b      	cbnz	r3, 8015090 <_vfiprintf_r+0x1f8>
 8015048:	9b03      	ldr	r3, [sp, #12]
 801504a:	3307      	adds	r3, #7
 801504c:	f023 0307 	bic.w	r3, r3, #7
 8015050:	3308      	adds	r3, #8
 8015052:	9303      	str	r3, [sp, #12]
 8015054:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015056:	443b      	add	r3, r7
 8015058:	9309      	str	r3, [sp, #36]	; 0x24
 801505a:	e767      	b.n	8014f2c <_vfiprintf_r+0x94>
 801505c:	fb0c 3202 	mla	r2, ip, r2, r3
 8015060:	460c      	mov	r4, r1
 8015062:	2001      	movs	r0, #1
 8015064:	e7a5      	b.n	8014fb2 <_vfiprintf_r+0x11a>
 8015066:	2300      	movs	r3, #0
 8015068:	3401      	adds	r4, #1
 801506a:	9305      	str	r3, [sp, #20]
 801506c:	4619      	mov	r1, r3
 801506e:	f04f 0c0a 	mov.w	ip, #10
 8015072:	4620      	mov	r0, r4
 8015074:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015078:	3a30      	subs	r2, #48	; 0x30
 801507a:	2a09      	cmp	r2, #9
 801507c:	d903      	bls.n	8015086 <_vfiprintf_r+0x1ee>
 801507e:	2b00      	cmp	r3, #0
 8015080:	d0c5      	beq.n	801500e <_vfiprintf_r+0x176>
 8015082:	9105      	str	r1, [sp, #20]
 8015084:	e7c3      	b.n	801500e <_vfiprintf_r+0x176>
 8015086:	fb0c 2101 	mla	r1, ip, r1, r2
 801508a:	4604      	mov	r4, r0
 801508c:	2301      	movs	r3, #1
 801508e:	e7f0      	b.n	8015072 <_vfiprintf_r+0x1da>
 8015090:	ab03      	add	r3, sp, #12
 8015092:	9300      	str	r3, [sp, #0]
 8015094:	462a      	mov	r2, r5
 8015096:	4b16      	ldr	r3, [pc, #88]	; (80150f0 <_vfiprintf_r+0x258>)
 8015098:	a904      	add	r1, sp, #16
 801509a:	4630      	mov	r0, r6
 801509c:	f000 f8cc 	bl	8015238 <_printf_float>
 80150a0:	4607      	mov	r7, r0
 80150a2:	1c78      	adds	r0, r7, #1
 80150a4:	d1d6      	bne.n	8015054 <_vfiprintf_r+0x1bc>
 80150a6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80150a8:	07d9      	lsls	r1, r3, #31
 80150aa:	d405      	bmi.n	80150b8 <_vfiprintf_r+0x220>
 80150ac:	89ab      	ldrh	r3, [r5, #12]
 80150ae:	059a      	lsls	r2, r3, #22
 80150b0:	d402      	bmi.n	80150b8 <_vfiprintf_r+0x220>
 80150b2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80150b4:	f7fe ffdb 	bl	801406e <__retarget_lock_release_recursive>
 80150b8:	89ab      	ldrh	r3, [r5, #12]
 80150ba:	065b      	lsls	r3, r3, #25
 80150bc:	f53f af12 	bmi.w	8014ee4 <_vfiprintf_r+0x4c>
 80150c0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80150c2:	e711      	b.n	8014ee8 <_vfiprintf_r+0x50>
 80150c4:	ab03      	add	r3, sp, #12
 80150c6:	9300      	str	r3, [sp, #0]
 80150c8:	462a      	mov	r2, r5
 80150ca:	4b09      	ldr	r3, [pc, #36]	; (80150f0 <_vfiprintf_r+0x258>)
 80150cc:	a904      	add	r1, sp, #16
 80150ce:	4630      	mov	r0, r6
 80150d0:	f000 fb56 	bl	8015780 <_printf_i>
 80150d4:	e7e4      	b.n	80150a0 <_vfiprintf_r+0x208>
 80150d6:	bf00      	nop
 80150d8:	0801695c 	.word	0x0801695c
 80150dc:	0801697c 	.word	0x0801697c
 80150e0:	0801693c 	.word	0x0801693c
 80150e4:	08016b04 	.word	0x08016b04
 80150e8:	08016b0e 	.word	0x08016b0e
 80150ec:	08015239 	.word	0x08015239
 80150f0:	08014e73 	.word	0x08014e73
 80150f4:	08016b0a 	.word	0x08016b0a

080150f8 <__cvt>:
 80150f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80150fc:	ec55 4b10 	vmov	r4, r5, d0
 8015100:	2d00      	cmp	r5, #0
 8015102:	460e      	mov	r6, r1
 8015104:	4619      	mov	r1, r3
 8015106:	462b      	mov	r3, r5
 8015108:	bfbb      	ittet	lt
 801510a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 801510e:	461d      	movlt	r5, r3
 8015110:	2300      	movge	r3, #0
 8015112:	232d      	movlt	r3, #45	; 0x2d
 8015114:	700b      	strb	r3, [r1, #0]
 8015116:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8015118:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 801511c:	4691      	mov	r9, r2
 801511e:	f023 0820 	bic.w	r8, r3, #32
 8015122:	bfbc      	itt	lt
 8015124:	4622      	movlt	r2, r4
 8015126:	4614      	movlt	r4, r2
 8015128:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 801512c:	d005      	beq.n	801513a <__cvt+0x42>
 801512e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8015132:	d100      	bne.n	8015136 <__cvt+0x3e>
 8015134:	3601      	adds	r6, #1
 8015136:	2102      	movs	r1, #2
 8015138:	e000      	b.n	801513c <__cvt+0x44>
 801513a:	2103      	movs	r1, #3
 801513c:	ab03      	add	r3, sp, #12
 801513e:	9301      	str	r3, [sp, #4]
 8015140:	ab02      	add	r3, sp, #8
 8015142:	9300      	str	r3, [sp, #0]
 8015144:	ec45 4b10 	vmov	d0, r4, r5
 8015148:	4653      	mov	r3, sl
 801514a:	4632      	mov	r2, r6
 801514c:	f7fd ff70 	bl	8013030 <_dtoa_r>
 8015150:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8015154:	4607      	mov	r7, r0
 8015156:	d102      	bne.n	801515e <__cvt+0x66>
 8015158:	f019 0f01 	tst.w	r9, #1
 801515c:	d022      	beq.n	80151a4 <__cvt+0xac>
 801515e:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8015162:	eb07 0906 	add.w	r9, r7, r6
 8015166:	d110      	bne.n	801518a <__cvt+0x92>
 8015168:	783b      	ldrb	r3, [r7, #0]
 801516a:	2b30      	cmp	r3, #48	; 0x30
 801516c:	d10a      	bne.n	8015184 <__cvt+0x8c>
 801516e:	2200      	movs	r2, #0
 8015170:	2300      	movs	r3, #0
 8015172:	4620      	mov	r0, r4
 8015174:	4629      	mov	r1, r5
 8015176:	f7eb fce1 	bl	8000b3c <__aeabi_dcmpeq>
 801517a:	b918      	cbnz	r0, 8015184 <__cvt+0x8c>
 801517c:	f1c6 0601 	rsb	r6, r6, #1
 8015180:	f8ca 6000 	str.w	r6, [sl]
 8015184:	f8da 3000 	ldr.w	r3, [sl]
 8015188:	4499      	add	r9, r3
 801518a:	2200      	movs	r2, #0
 801518c:	2300      	movs	r3, #0
 801518e:	4620      	mov	r0, r4
 8015190:	4629      	mov	r1, r5
 8015192:	f7eb fcd3 	bl	8000b3c <__aeabi_dcmpeq>
 8015196:	b108      	cbz	r0, 801519c <__cvt+0xa4>
 8015198:	f8cd 900c 	str.w	r9, [sp, #12]
 801519c:	2230      	movs	r2, #48	; 0x30
 801519e:	9b03      	ldr	r3, [sp, #12]
 80151a0:	454b      	cmp	r3, r9
 80151a2:	d307      	bcc.n	80151b4 <__cvt+0xbc>
 80151a4:	9b03      	ldr	r3, [sp, #12]
 80151a6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80151a8:	1bdb      	subs	r3, r3, r7
 80151aa:	4638      	mov	r0, r7
 80151ac:	6013      	str	r3, [r2, #0]
 80151ae:	b004      	add	sp, #16
 80151b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80151b4:	1c59      	adds	r1, r3, #1
 80151b6:	9103      	str	r1, [sp, #12]
 80151b8:	701a      	strb	r2, [r3, #0]
 80151ba:	e7f0      	b.n	801519e <__cvt+0xa6>

080151bc <__exponent>:
 80151bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80151be:	4603      	mov	r3, r0
 80151c0:	2900      	cmp	r1, #0
 80151c2:	bfb8      	it	lt
 80151c4:	4249      	neglt	r1, r1
 80151c6:	f803 2b02 	strb.w	r2, [r3], #2
 80151ca:	bfb4      	ite	lt
 80151cc:	222d      	movlt	r2, #45	; 0x2d
 80151ce:	222b      	movge	r2, #43	; 0x2b
 80151d0:	2909      	cmp	r1, #9
 80151d2:	7042      	strb	r2, [r0, #1]
 80151d4:	dd2a      	ble.n	801522c <__exponent+0x70>
 80151d6:	f10d 0407 	add.w	r4, sp, #7
 80151da:	46a4      	mov	ip, r4
 80151dc:	270a      	movs	r7, #10
 80151de:	46a6      	mov	lr, r4
 80151e0:	460a      	mov	r2, r1
 80151e2:	fb91 f6f7 	sdiv	r6, r1, r7
 80151e6:	fb07 1516 	mls	r5, r7, r6, r1
 80151ea:	3530      	adds	r5, #48	; 0x30
 80151ec:	2a63      	cmp	r2, #99	; 0x63
 80151ee:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 80151f2:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80151f6:	4631      	mov	r1, r6
 80151f8:	dcf1      	bgt.n	80151de <__exponent+0x22>
 80151fa:	3130      	adds	r1, #48	; 0x30
 80151fc:	f1ae 0502 	sub.w	r5, lr, #2
 8015200:	f804 1c01 	strb.w	r1, [r4, #-1]
 8015204:	1c44      	adds	r4, r0, #1
 8015206:	4629      	mov	r1, r5
 8015208:	4561      	cmp	r1, ip
 801520a:	d30a      	bcc.n	8015222 <__exponent+0x66>
 801520c:	f10d 0209 	add.w	r2, sp, #9
 8015210:	eba2 020e 	sub.w	r2, r2, lr
 8015214:	4565      	cmp	r5, ip
 8015216:	bf88      	it	hi
 8015218:	2200      	movhi	r2, #0
 801521a:	4413      	add	r3, r2
 801521c:	1a18      	subs	r0, r3, r0
 801521e:	b003      	add	sp, #12
 8015220:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015222:	f811 2b01 	ldrb.w	r2, [r1], #1
 8015226:	f804 2f01 	strb.w	r2, [r4, #1]!
 801522a:	e7ed      	b.n	8015208 <__exponent+0x4c>
 801522c:	2330      	movs	r3, #48	; 0x30
 801522e:	3130      	adds	r1, #48	; 0x30
 8015230:	7083      	strb	r3, [r0, #2]
 8015232:	70c1      	strb	r1, [r0, #3]
 8015234:	1d03      	adds	r3, r0, #4
 8015236:	e7f1      	b.n	801521c <__exponent+0x60>

08015238 <_printf_float>:
 8015238:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801523c:	ed2d 8b02 	vpush	{d8}
 8015240:	b08d      	sub	sp, #52	; 0x34
 8015242:	460c      	mov	r4, r1
 8015244:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8015248:	4616      	mov	r6, r2
 801524a:	461f      	mov	r7, r3
 801524c:	4605      	mov	r5, r0
 801524e:	f7fe ff07 	bl	8014060 <_localeconv_r>
 8015252:	f8d0 a000 	ldr.w	sl, [r0]
 8015256:	4650      	mov	r0, sl
 8015258:	f7eb f842 	bl	80002e0 <strlen>
 801525c:	2300      	movs	r3, #0
 801525e:	930a      	str	r3, [sp, #40]	; 0x28
 8015260:	6823      	ldr	r3, [r4, #0]
 8015262:	9305      	str	r3, [sp, #20]
 8015264:	f8d8 3000 	ldr.w	r3, [r8]
 8015268:	f894 b018 	ldrb.w	fp, [r4, #24]
 801526c:	3307      	adds	r3, #7
 801526e:	f023 0307 	bic.w	r3, r3, #7
 8015272:	f103 0208 	add.w	r2, r3, #8
 8015276:	f8c8 2000 	str.w	r2, [r8]
 801527a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801527e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8015282:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8015286:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 801528a:	9307      	str	r3, [sp, #28]
 801528c:	f8cd 8018 	str.w	r8, [sp, #24]
 8015290:	ee08 0a10 	vmov	s16, r0
 8015294:	4b9f      	ldr	r3, [pc, #636]	; (8015514 <_printf_float+0x2dc>)
 8015296:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801529a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801529e:	f7eb fc7f 	bl	8000ba0 <__aeabi_dcmpun>
 80152a2:	bb88      	cbnz	r0, 8015308 <_printf_float+0xd0>
 80152a4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80152a8:	4b9a      	ldr	r3, [pc, #616]	; (8015514 <_printf_float+0x2dc>)
 80152aa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80152ae:	f7eb fc59 	bl	8000b64 <__aeabi_dcmple>
 80152b2:	bb48      	cbnz	r0, 8015308 <_printf_float+0xd0>
 80152b4:	2200      	movs	r2, #0
 80152b6:	2300      	movs	r3, #0
 80152b8:	4640      	mov	r0, r8
 80152ba:	4649      	mov	r1, r9
 80152bc:	f7eb fc48 	bl	8000b50 <__aeabi_dcmplt>
 80152c0:	b110      	cbz	r0, 80152c8 <_printf_float+0x90>
 80152c2:	232d      	movs	r3, #45	; 0x2d
 80152c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80152c8:	4b93      	ldr	r3, [pc, #588]	; (8015518 <_printf_float+0x2e0>)
 80152ca:	4894      	ldr	r0, [pc, #592]	; (801551c <_printf_float+0x2e4>)
 80152cc:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80152d0:	bf94      	ite	ls
 80152d2:	4698      	movls	r8, r3
 80152d4:	4680      	movhi	r8, r0
 80152d6:	2303      	movs	r3, #3
 80152d8:	6123      	str	r3, [r4, #16]
 80152da:	9b05      	ldr	r3, [sp, #20]
 80152dc:	f023 0204 	bic.w	r2, r3, #4
 80152e0:	6022      	str	r2, [r4, #0]
 80152e2:	f04f 0900 	mov.w	r9, #0
 80152e6:	9700      	str	r7, [sp, #0]
 80152e8:	4633      	mov	r3, r6
 80152ea:	aa0b      	add	r2, sp, #44	; 0x2c
 80152ec:	4621      	mov	r1, r4
 80152ee:	4628      	mov	r0, r5
 80152f0:	f000 f9d8 	bl	80156a4 <_printf_common>
 80152f4:	3001      	adds	r0, #1
 80152f6:	f040 8090 	bne.w	801541a <_printf_float+0x1e2>
 80152fa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80152fe:	b00d      	add	sp, #52	; 0x34
 8015300:	ecbd 8b02 	vpop	{d8}
 8015304:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015308:	4642      	mov	r2, r8
 801530a:	464b      	mov	r3, r9
 801530c:	4640      	mov	r0, r8
 801530e:	4649      	mov	r1, r9
 8015310:	f7eb fc46 	bl	8000ba0 <__aeabi_dcmpun>
 8015314:	b140      	cbz	r0, 8015328 <_printf_float+0xf0>
 8015316:	464b      	mov	r3, r9
 8015318:	2b00      	cmp	r3, #0
 801531a:	bfbc      	itt	lt
 801531c:	232d      	movlt	r3, #45	; 0x2d
 801531e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8015322:	487f      	ldr	r0, [pc, #508]	; (8015520 <_printf_float+0x2e8>)
 8015324:	4b7f      	ldr	r3, [pc, #508]	; (8015524 <_printf_float+0x2ec>)
 8015326:	e7d1      	b.n	80152cc <_printf_float+0x94>
 8015328:	6863      	ldr	r3, [r4, #4]
 801532a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 801532e:	9206      	str	r2, [sp, #24]
 8015330:	1c5a      	adds	r2, r3, #1
 8015332:	d13f      	bne.n	80153b4 <_printf_float+0x17c>
 8015334:	2306      	movs	r3, #6
 8015336:	6063      	str	r3, [r4, #4]
 8015338:	9b05      	ldr	r3, [sp, #20]
 801533a:	6861      	ldr	r1, [r4, #4]
 801533c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8015340:	2300      	movs	r3, #0
 8015342:	9303      	str	r3, [sp, #12]
 8015344:	ab0a      	add	r3, sp, #40	; 0x28
 8015346:	e9cd b301 	strd	fp, r3, [sp, #4]
 801534a:	ab09      	add	r3, sp, #36	; 0x24
 801534c:	ec49 8b10 	vmov	d0, r8, r9
 8015350:	9300      	str	r3, [sp, #0]
 8015352:	6022      	str	r2, [r4, #0]
 8015354:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8015358:	4628      	mov	r0, r5
 801535a:	f7ff fecd 	bl	80150f8 <__cvt>
 801535e:	9b06      	ldr	r3, [sp, #24]
 8015360:	9909      	ldr	r1, [sp, #36]	; 0x24
 8015362:	2b47      	cmp	r3, #71	; 0x47
 8015364:	4680      	mov	r8, r0
 8015366:	d108      	bne.n	801537a <_printf_float+0x142>
 8015368:	1cc8      	adds	r0, r1, #3
 801536a:	db02      	blt.n	8015372 <_printf_float+0x13a>
 801536c:	6863      	ldr	r3, [r4, #4]
 801536e:	4299      	cmp	r1, r3
 8015370:	dd41      	ble.n	80153f6 <_printf_float+0x1be>
 8015372:	f1ab 0b02 	sub.w	fp, fp, #2
 8015376:	fa5f fb8b 	uxtb.w	fp, fp
 801537a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 801537e:	d820      	bhi.n	80153c2 <_printf_float+0x18a>
 8015380:	3901      	subs	r1, #1
 8015382:	465a      	mov	r2, fp
 8015384:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8015388:	9109      	str	r1, [sp, #36]	; 0x24
 801538a:	f7ff ff17 	bl	80151bc <__exponent>
 801538e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8015390:	1813      	adds	r3, r2, r0
 8015392:	2a01      	cmp	r2, #1
 8015394:	4681      	mov	r9, r0
 8015396:	6123      	str	r3, [r4, #16]
 8015398:	dc02      	bgt.n	80153a0 <_printf_float+0x168>
 801539a:	6822      	ldr	r2, [r4, #0]
 801539c:	07d2      	lsls	r2, r2, #31
 801539e:	d501      	bpl.n	80153a4 <_printf_float+0x16c>
 80153a0:	3301      	adds	r3, #1
 80153a2:	6123      	str	r3, [r4, #16]
 80153a4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80153a8:	2b00      	cmp	r3, #0
 80153aa:	d09c      	beq.n	80152e6 <_printf_float+0xae>
 80153ac:	232d      	movs	r3, #45	; 0x2d
 80153ae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80153b2:	e798      	b.n	80152e6 <_printf_float+0xae>
 80153b4:	9a06      	ldr	r2, [sp, #24]
 80153b6:	2a47      	cmp	r2, #71	; 0x47
 80153b8:	d1be      	bne.n	8015338 <_printf_float+0x100>
 80153ba:	2b00      	cmp	r3, #0
 80153bc:	d1bc      	bne.n	8015338 <_printf_float+0x100>
 80153be:	2301      	movs	r3, #1
 80153c0:	e7b9      	b.n	8015336 <_printf_float+0xfe>
 80153c2:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80153c6:	d118      	bne.n	80153fa <_printf_float+0x1c2>
 80153c8:	2900      	cmp	r1, #0
 80153ca:	6863      	ldr	r3, [r4, #4]
 80153cc:	dd0b      	ble.n	80153e6 <_printf_float+0x1ae>
 80153ce:	6121      	str	r1, [r4, #16]
 80153d0:	b913      	cbnz	r3, 80153d8 <_printf_float+0x1a0>
 80153d2:	6822      	ldr	r2, [r4, #0]
 80153d4:	07d0      	lsls	r0, r2, #31
 80153d6:	d502      	bpl.n	80153de <_printf_float+0x1a6>
 80153d8:	3301      	adds	r3, #1
 80153da:	440b      	add	r3, r1
 80153dc:	6123      	str	r3, [r4, #16]
 80153de:	65a1      	str	r1, [r4, #88]	; 0x58
 80153e0:	f04f 0900 	mov.w	r9, #0
 80153e4:	e7de      	b.n	80153a4 <_printf_float+0x16c>
 80153e6:	b913      	cbnz	r3, 80153ee <_printf_float+0x1b6>
 80153e8:	6822      	ldr	r2, [r4, #0]
 80153ea:	07d2      	lsls	r2, r2, #31
 80153ec:	d501      	bpl.n	80153f2 <_printf_float+0x1ba>
 80153ee:	3302      	adds	r3, #2
 80153f0:	e7f4      	b.n	80153dc <_printf_float+0x1a4>
 80153f2:	2301      	movs	r3, #1
 80153f4:	e7f2      	b.n	80153dc <_printf_float+0x1a4>
 80153f6:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80153fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80153fc:	4299      	cmp	r1, r3
 80153fe:	db05      	blt.n	801540c <_printf_float+0x1d4>
 8015400:	6823      	ldr	r3, [r4, #0]
 8015402:	6121      	str	r1, [r4, #16]
 8015404:	07d8      	lsls	r0, r3, #31
 8015406:	d5ea      	bpl.n	80153de <_printf_float+0x1a6>
 8015408:	1c4b      	adds	r3, r1, #1
 801540a:	e7e7      	b.n	80153dc <_printf_float+0x1a4>
 801540c:	2900      	cmp	r1, #0
 801540e:	bfd4      	ite	le
 8015410:	f1c1 0202 	rsble	r2, r1, #2
 8015414:	2201      	movgt	r2, #1
 8015416:	4413      	add	r3, r2
 8015418:	e7e0      	b.n	80153dc <_printf_float+0x1a4>
 801541a:	6823      	ldr	r3, [r4, #0]
 801541c:	055a      	lsls	r2, r3, #21
 801541e:	d407      	bmi.n	8015430 <_printf_float+0x1f8>
 8015420:	6923      	ldr	r3, [r4, #16]
 8015422:	4642      	mov	r2, r8
 8015424:	4631      	mov	r1, r6
 8015426:	4628      	mov	r0, r5
 8015428:	47b8      	blx	r7
 801542a:	3001      	adds	r0, #1
 801542c:	d12c      	bne.n	8015488 <_printf_float+0x250>
 801542e:	e764      	b.n	80152fa <_printf_float+0xc2>
 8015430:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8015434:	f240 80e0 	bls.w	80155f8 <_printf_float+0x3c0>
 8015438:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 801543c:	2200      	movs	r2, #0
 801543e:	2300      	movs	r3, #0
 8015440:	f7eb fb7c 	bl	8000b3c <__aeabi_dcmpeq>
 8015444:	2800      	cmp	r0, #0
 8015446:	d034      	beq.n	80154b2 <_printf_float+0x27a>
 8015448:	4a37      	ldr	r2, [pc, #220]	; (8015528 <_printf_float+0x2f0>)
 801544a:	2301      	movs	r3, #1
 801544c:	4631      	mov	r1, r6
 801544e:	4628      	mov	r0, r5
 8015450:	47b8      	blx	r7
 8015452:	3001      	adds	r0, #1
 8015454:	f43f af51 	beq.w	80152fa <_printf_float+0xc2>
 8015458:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801545c:	429a      	cmp	r2, r3
 801545e:	db02      	blt.n	8015466 <_printf_float+0x22e>
 8015460:	6823      	ldr	r3, [r4, #0]
 8015462:	07d8      	lsls	r0, r3, #31
 8015464:	d510      	bpl.n	8015488 <_printf_float+0x250>
 8015466:	ee18 3a10 	vmov	r3, s16
 801546a:	4652      	mov	r2, sl
 801546c:	4631      	mov	r1, r6
 801546e:	4628      	mov	r0, r5
 8015470:	47b8      	blx	r7
 8015472:	3001      	adds	r0, #1
 8015474:	f43f af41 	beq.w	80152fa <_printf_float+0xc2>
 8015478:	f04f 0800 	mov.w	r8, #0
 801547c:	f104 091a 	add.w	r9, r4, #26
 8015480:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015482:	3b01      	subs	r3, #1
 8015484:	4543      	cmp	r3, r8
 8015486:	dc09      	bgt.n	801549c <_printf_float+0x264>
 8015488:	6823      	ldr	r3, [r4, #0]
 801548a:	079b      	lsls	r3, r3, #30
 801548c:	f100 8105 	bmi.w	801569a <_printf_float+0x462>
 8015490:	68e0      	ldr	r0, [r4, #12]
 8015492:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8015494:	4298      	cmp	r0, r3
 8015496:	bfb8      	it	lt
 8015498:	4618      	movlt	r0, r3
 801549a:	e730      	b.n	80152fe <_printf_float+0xc6>
 801549c:	2301      	movs	r3, #1
 801549e:	464a      	mov	r2, r9
 80154a0:	4631      	mov	r1, r6
 80154a2:	4628      	mov	r0, r5
 80154a4:	47b8      	blx	r7
 80154a6:	3001      	adds	r0, #1
 80154a8:	f43f af27 	beq.w	80152fa <_printf_float+0xc2>
 80154ac:	f108 0801 	add.w	r8, r8, #1
 80154b0:	e7e6      	b.n	8015480 <_printf_float+0x248>
 80154b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80154b4:	2b00      	cmp	r3, #0
 80154b6:	dc39      	bgt.n	801552c <_printf_float+0x2f4>
 80154b8:	4a1b      	ldr	r2, [pc, #108]	; (8015528 <_printf_float+0x2f0>)
 80154ba:	2301      	movs	r3, #1
 80154bc:	4631      	mov	r1, r6
 80154be:	4628      	mov	r0, r5
 80154c0:	47b8      	blx	r7
 80154c2:	3001      	adds	r0, #1
 80154c4:	f43f af19 	beq.w	80152fa <_printf_float+0xc2>
 80154c8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80154cc:	4313      	orrs	r3, r2
 80154ce:	d102      	bne.n	80154d6 <_printf_float+0x29e>
 80154d0:	6823      	ldr	r3, [r4, #0]
 80154d2:	07d9      	lsls	r1, r3, #31
 80154d4:	d5d8      	bpl.n	8015488 <_printf_float+0x250>
 80154d6:	ee18 3a10 	vmov	r3, s16
 80154da:	4652      	mov	r2, sl
 80154dc:	4631      	mov	r1, r6
 80154de:	4628      	mov	r0, r5
 80154e0:	47b8      	blx	r7
 80154e2:	3001      	adds	r0, #1
 80154e4:	f43f af09 	beq.w	80152fa <_printf_float+0xc2>
 80154e8:	f04f 0900 	mov.w	r9, #0
 80154ec:	f104 0a1a 	add.w	sl, r4, #26
 80154f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80154f2:	425b      	negs	r3, r3
 80154f4:	454b      	cmp	r3, r9
 80154f6:	dc01      	bgt.n	80154fc <_printf_float+0x2c4>
 80154f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80154fa:	e792      	b.n	8015422 <_printf_float+0x1ea>
 80154fc:	2301      	movs	r3, #1
 80154fe:	4652      	mov	r2, sl
 8015500:	4631      	mov	r1, r6
 8015502:	4628      	mov	r0, r5
 8015504:	47b8      	blx	r7
 8015506:	3001      	adds	r0, #1
 8015508:	f43f aef7 	beq.w	80152fa <_printf_float+0xc2>
 801550c:	f109 0901 	add.w	r9, r9, #1
 8015510:	e7ee      	b.n	80154f0 <_printf_float+0x2b8>
 8015512:	bf00      	nop
 8015514:	7fefffff 	.word	0x7fefffff
 8015518:	08016b15 	.word	0x08016b15
 801551c:	08016b19 	.word	0x08016b19
 8015520:	08016b21 	.word	0x08016b21
 8015524:	08016b1d 	.word	0x08016b1d
 8015528:	080168b4 	.word	0x080168b4
 801552c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801552e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8015530:	429a      	cmp	r2, r3
 8015532:	bfa8      	it	ge
 8015534:	461a      	movge	r2, r3
 8015536:	2a00      	cmp	r2, #0
 8015538:	4691      	mov	r9, r2
 801553a:	dc37      	bgt.n	80155ac <_printf_float+0x374>
 801553c:	f04f 0b00 	mov.w	fp, #0
 8015540:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8015544:	f104 021a 	add.w	r2, r4, #26
 8015548:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801554a:	9305      	str	r3, [sp, #20]
 801554c:	eba3 0309 	sub.w	r3, r3, r9
 8015550:	455b      	cmp	r3, fp
 8015552:	dc33      	bgt.n	80155bc <_printf_float+0x384>
 8015554:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8015558:	429a      	cmp	r2, r3
 801555a:	db3b      	blt.n	80155d4 <_printf_float+0x39c>
 801555c:	6823      	ldr	r3, [r4, #0]
 801555e:	07da      	lsls	r2, r3, #31
 8015560:	d438      	bmi.n	80155d4 <_printf_float+0x39c>
 8015562:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015564:	9a05      	ldr	r2, [sp, #20]
 8015566:	9909      	ldr	r1, [sp, #36]	; 0x24
 8015568:	1a9a      	subs	r2, r3, r2
 801556a:	eba3 0901 	sub.w	r9, r3, r1
 801556e:	4591      	cmp	r9, r2
 8015570:	bfa8      	it	ge
 8015572:	4691      	movge	r9, r2
 8015574:	f1b9 0f00 	cmp.w	r9, #0
 8015578:	dc35      	bgt.n	80155e6 <_printf_float+0x3ae>
 801557a:	f04f 0800 	mov.w	r8, #0
 801557e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8015582:	f104 0a1a 	add.w	sl, r4, #26
 8015586:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 801558a:	1a9b      	subs	r3, r3, r2
 801558c:	eba3 0309 	sub.w	r3, r3, r9
 8015590:	4543      	cmp	r3, r8
 8015592:	f77f af79 	ble.w	8015488 <_printf_float+0x250>
 8015596:	2301      	movs	r3, #1
 8015598:	4652      	mov	r2, sl
 801559a:	4631      	mov	r1, r6
 801559c:	4628      	mov	r0, r5
 801559e:	47b8      	blx	r7
 80155a0:	3001      	adds	r0, #1
 80155a2:	f43f aeaa 	beq.w	80152fa <_printf_float+0xc2>
 80155a6:	f108 0801 	add.w	r8, r8, #1
 80155aa:	e7ec      	b.n	8015586 <_printf_float+0x34e>
 80155ac:	4613      	mov	r3, r2
 80155ae:	4631      	mov	r1, r6
 80155b0:	4642      	mov	r2, r8
 80155b2:	4628      	mov	r0, r5
 80155b4:	47b8      	blx	r7
 80155b6:	3001      	adds	r0, #1
 80155b8:	d1c0      	bne.n	801553c <_printf_float+0x304>
 80155ba:	e69e      	b.n	80152fa <_printf_float+0xc2>
 80155bc:	2301      	movs	r3, #1
 80155be:	4631      	mov	r1, r6
 80155c0:	4628      	mov	r0, r5
 80155c2:	9205      	str	r2, [sp, #20]
 80155c4:	47b8      	blx	r7
 80155c6:	3001      	adds	r0, #1
 80155c8:	f43f ae97 	beq.w	80152fa <_printf_float+0xc2>
 80155cc:	9a05      	ldr	r2, [sp, #20]
 80155ce:	f10b 0b01 	add.w	fp, fp, #1
 80155d2:	e7b9      	b.n	8015548 <_printf_float+0x310>
 80155d4:	ee18 3a10 	vmov	r3, s16
 80155d8:	4652      	mov	r2, sl
 80155da:	4631      	mov	r1, r6
 80155dc:	4628      	mov	r0, r5
 80155de:	47b8      	blx	r7
 80155e0:	3001      	adds	r0, #1
 80155e2:	d1be      	bne.n	8015562 <_printf_float+0x32a>
 80155e4:	e689      	b.n	80152fa <_printf_float+0xc2>
 80155e6:	9a05      	ldr	r2, [sp, #20]
 80155e8:	464b      	mov	r3, r9
 80155ea:	4442      	add	r2, r8
 80155ec:	4631      	mov	r1, r6
 80155ee:	4628      	mov	r0, r5
 80155f0:	47b8      	blx	r7
 80155f2:	3001      	adds	r0, #1
 80155f4:	d1c1      	bne.n	801557a <_printf_float+0x342>
 80155f6:	e680      	b.n	80152fa <_printf_float+0xc2>
 80155f8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80155fa:	2a01      	cmp	r2, #1
 80155fc:	dc01      	bgt.n	8015602 <_printf_float+0x3ca>
 80155fe:	07db      	lsls	r3, r3, #31
 8015600:	d538      	bpl.n	8015674 <_printf_float+0x43c>
 8015602:	2301      	movs	r3, #1
 8015604:	4642      	mov	r2, r8
 8015606:	4631      	mov	r1, r6
 8015608:	4628      	mov	r0, r5
 801560a:	47b8      	blx	r7
 801560c:	3001      	adds	r0, #1
 801560e:	f43f ae74 	beq.w	80152fa <_printf_float+0xc2>
 8015612:	ee18 3a10 	vmov	r3, s16
 8015616:	4652      	mov	r2, sl
 8015618:	4631      	mov	r1, r6
 801561a:	4628      	mov	r0, r5
 801561c:	47b8      	blx	r7
 801561e:	3001      	adds	r0, #1
 8015620:	f43f ae6b 	beq.w	80152fa <_printf_float+0xc2>
 8015624:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8015628:	2200      	movs	r2, #0
 801562a:	2300      	movs	r3, #0
 801562c:	f7eb fa86 	bl	8000b3c <__aeabi_dcmpeq>
 8015630:	b9d8      	cbnz	r0, 801566a <_printf_float+0x432>
 8015632:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015634:	f108 0201 	add.w	r2, r8, #1
 8015638:	3b01      	subs	r3, #1
 801563a:	4631      	mov	r1, r6
 801563c:	4628      	mov	r0, r5
 801563e:	47b8      	blx	r7
 8015640:	3001      	adds	r0, #1
 8015642:	d10e      	bne.n	8015662 <_printf_float+0x42a>
 8015644:	e659      	b.n	80152fa <_printf_float+0xc2>
 8015646:	2301      	movs	r3, #1
 8015648:	4652      	mov	r2, sl
 801564a:	4631      	mov	r1, r6
 801564c:	4628      	mov	r0, r5
 801564e:	47b8      	blx	r7
 8015650:	3001      	adds	r0, #1
 8015652:	f43f ae52 	beq.w	80152fa <_printf_float+0xc2>
 8015656:	f108 0801 	add.w	r8, r8, #1
 801565a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801565c:	3b01      	subs	r3, #1
 801565e:	4543      	cmp	r3, r8
 8015660:	dcf1      	bgt.n	8015646 <_printf_float+0x40e>
 8015662:	464b      	mov	r3, r9
 8015664:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8015668:	e6dc      	b.n	8015424 <_printf_float+0x1ec>
 801566a:	f04f 0800 	mov.w	r8, #0
 801566e:	f104 0a1a 	add.w	sl, r4, #26
 8015672:	e7f2      	b.n	801565a <_printf_float+0x422>
 8015674:	2301      	movs	r3, #1
 8015676:	4642      	mov	r2, r8
 8015678:	e7df      	b.n	801563a <_printf_float+0x402>
 801567a:	2301      	movs	r3, #1
 801567c:	464a      	mov	r2, r9
 801567e:	4631      	mov	r1, r6
 8015680:	4628      	mov	r0, r5
 8015682:	47b8      	blx	r7
 8015684:	3001      	adds	r0, #1
 8015686:	f43f ae38 	beq.w	80152fa <_printf_float+0xc2>
 801568a:	f108 0801 	add.w	r8, r8, #1
 801568e:	68e3      	ldr	r3, [r4, #12]
 8015690:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8015692:	1a5b      	subs	r3, r3, r1
 8015694:	4543      	cmp	r3, r8
 8015696:	dcf0      	bgt.n	801567a <_printf_float+0x442>
 8015698:	e6fa      	b.n	8015490 <_printf_float+0x258>
 801569a:	f04f 0800 	mov.w	r8, #0
 801569e:	f104 0919 	add.w	r9, r4, #25
 80156a2:	e7f4      	b.n	801568e <_printf_float+0x456>

080156a4 <_printf_common>:
 80156a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80156a8:	4616      	mov	r6, r2
 80156aa:	4699      	mov	r9, r3
 80156ac:	688a      	ldr	r2, [r1, #8]
 80156ae:	690b      	ldr	r3, [r1, #16]
 80156b0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80156b4:	4293      	cmp	r3, r2
 80156b6:	bfb8      	it	lt
 80156b8:	4613      	movlt	r3, r2
 80156ba:	6033      	str	r3, [r6, #0]
 80156bc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80156c0:	4607      	mov	r7, r0
 80156c2:	460c      	mov	r4, r1
 80156c4:	b10a      	cbz	r2, 80156ca <_printf_common+0x26>
 80156c6:	3301      	adds	r3, #1
 80156c8:	6033      	str	r3, [r6, #0]
 80156ca:	6823      	ldr	r3, [r4, #0]
 80156cc:	0699      	lsls	r1, r3, #26
 80156ce:	bf42      	ittt	mi
 80156d0:	6833      	ldrmi	r3, [r6, #0]
 80156d2:	3302      	addmi	r3, #2
 80156d4:	6033      	strmi	r3, [r6, #0]
 80156d6:	6825      	ldr	r5, [r4, #0]
 80156d8:	f015 0506 	ands.w	r5, r5, #6
 80156dc:	d106      	bne.n	80156ec <_printf_common+0x48>
 80156de:	f104 0a19 	add.w	sl, r4, #25
 80156e2:	68e3      	ldr	r3, [r4, #12]
 80156e4:	6832      	ldr	r2, [r6, #0]
 80156e6:	1a9b      	subs	r3, r3, r2
 80156e8:	42ab      	cmp	r3, r5
 80156ea:	dc26      	bgt.n	801573a <_printf_common+0x96>
 80156ec:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80156f0:	1e13      	subs	r3, r2, #0
 80156f2:	6822      	ldr	r2, [r4, #0]
 80156f4:	bf18      	it	ne
 80156f6:	2301      	movne	r3, #1
 80156f8:	0692      	lsls	r2, r2, #26
 80156fa:	d42b      	bmi.n	8015754 <_printf_common+0xb0>
 80156fc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8015700:	4649      	mov	r1, r9
 8015702:	4638      	mov	r0, r7
 8015704:	47c0      	blx	r8
 8015706:	3001      	adds	r0, #1
 8015708:	d01e      	beq.n	8015748 <_printf_common+0xa4>
 801570a:	6823      	ldr	r3, [r4, #0]
 801570c:	68e5      	ldr	r5, [r4, #12]
 801570e:	6832      	ldr	r2, [r6, #0]
 8015710:	f003 0306 	and.w	r3, r3, #6
 8015714:	2b04      	cmp	r3, #4
 8015716:	bf08      	it	eq
 8015718:	1aad      	subeq	r5, r5, r2
 801571a:	68a3      	ldr	r3, [r4, #8]
 801571c:	6922      	ldr	r2, [r4, #16]
 801571e:	bf0c      	ite	eq
 8015720:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8015724:	2500      	movne	r5, #0
 8015726:	4293      	cmp	r3, r2
 8015728:	bfc4      	itt	gt
 801572a:	1a9b      	subgt	r3, r3, r2
 801572c:	18ed      	addgt	r5, r5, r3
 801572e:	2600      	movs	r6, #0
 8015730:	341a      	adds	r4, #26
 8015732:	42b5      	cmp	r5, r6
 8015734:	d11a      	bne.n	801576c <_printf_common+0xc8>
 8015736:	2000      	movs	r0, #0
 8015738:	e008      	b.n	801574c <_printf_common+0xa8>
 801573a:	2301      	movs	r3, #1
 801573c:	4652      	mov	r2, sl
 801573e:	4649      	mov	r1, r9
 8015740:	4638      	mov	r0, r7
 8015742:	47c0      	blx	r8
 8015744:	3001      	adds	r0, #1
 8015746:	d103      	bne.n	8015750 <_printf_common+0xac>
 8015748:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801574c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015750:	3501      	adds	r5, #1
 8015752:	e7c6      	b.n	80156e2 <_printf_common+0x3e>
 8015754:	18e1      	adds	r1, r4, r3
 8015756:	1c5a      	adds	r2, r3, #1
 8015758:	2030      	movs	r0, #48	; 0x30
 801575a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801575e:	4422      	add	r2, r4
 8015760:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8015764:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8015768:	3302      	adds	r3, #2
 801576a:	e7c7      	b.n	80156fc <_printf_common+0x58>
 801576c:	2301      	movs	r3, #1
 801576e:	4622      	mov	r2, r4
 8015770:	4649      	mov	r1, r9
 8015772:	4638      	mov	r0, r7
 8015774:	47c0      	blx	r8
 8015776:	3001      	adds	r0, #1
 8015778:	d0e6      	beq.n	8015748 <_printf_common+0xa4>
 801577a:	3601      	adds	r6, #1
 801577c:	e7d9      	b.n	8015732 <_printf_common+0x8e>
	...

08015780 <_printf_i>:
 8015780:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8015784:	7e0f      	ldrb	r7, [r1, #24]
 8015786:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8015788:	2f78      	cmp	r7, #120	; 0x78
 801578a:	4691      	mov	r9, r2
 801578c:	4680      	mov	r8, r0
 801578e:	460c      	mov	r4, r1
 8015790:	469a      	mov	sl, r3
 8015792:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8015796:	d807      	bhi.n	80157a8 <_printf_i+0x28>
 8015798:	2f62      	cmp	r7, #98	; 0x62
 801579a:	d80a      	bhi.n	80157b2 <_printf_i+0x32>
 801579c:	2f00      	cmp	r7, #0
 801579e:	f000 80d8 	beq.w	8015952 <_printf_i+0x1d2>
 80157a2:	2f58      	cmp	r7, #88	; 0x58
 80157a4:	f000 80a3 	beq.w	80158ee <_printf_i+0x16e>
 80157a8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80157ac:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80157b0:	e03a      	b.n	8015828 <_printf_i+0xa8>
 80157b2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80157b6:	2b15      	cmp	r3, #21
 80157b8:	d8f6      	bhi.n	80157a8 <_printf_i+0x28>
 80157ba:	a101      	add	r1, pc, #4	; (adr r1, 80157c0 <_printf_i+0x40>)
 80157bc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80157c0:	08015819 	.word	0x08015819
 80157c4:	0801582d 	.word	0x0801582d
 80157c8:	080157a9 	.word	0x080157a9
 80157cc:	080157a9 	.word	0x080157a9
 80157d0:	080157a9 	.word	0x080157a9
 80157d4:	080157a9 	.word	0x080157a9
 80157d8:	0801582d 	.word	0x0801582d
 80157dc:	080157a9 	.word	0x080157a9
 80157e0:	080157a9 	.word	0x080157a9
 80157e4:	080157a9 	.word	0x080157a9
 80157e8:	080157a9 	.word	0x080157a9
 80157ec:	08015939 	.word	0x08015939
 80157f0:	0801585d 	.word	0x0801585d
 80157f4:	0801591b 	.word	0x0801591b
 80157f8:	080157a9 	.word	0x080157a9
 80157fc:	080157a9 	.word	0x080157a9
 8015800:	0801595b 	.word	0x0801595b
 8015804:	080157a9 	.word	0x080157a9
 8015808:	0801585d 	.word	0x0801585d
 801580c:	080157a9 	.word	0x080157a9
 8015810:	080157a9 	.word	0x080157a9
 8015814:	08015923 	.word	0x08015923
 8015818:	682b      	ldr	r3, [r5, #0]
 801581a:	1d1a      	adds	r2, r3, #4
 801581c:	681b      	ldr	r3, [r3, #0]
 801581e:	602a      	str	r2, [r5, #0]
 8015820:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8015824:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8015828:	2301      	movs	r3, #1
 801582a:	e0a3      	b.n	8015974 <_printf_i+0x1f4>
 801582c:	6820      	ldr	r0, [r4, #0]
 801582e:	6829      	ldr	r1, [r5, #0]
 8015830:	0606      	lsls	r6, r0, #24
 8015832:	f101 0304 	add.w	r3, r1, #4
 8015836:	d50a      	bpl.n	801584e <_printf_i+0xce>
 8015838:	680e      	ldr	r6, [r1, #0]
 801583a:	602b      	str	r3, [r5, #0]
 801583c:	2e00      	cmp	r6, #0
 801583e:	da03      	bge.n	8015848 <_printf_i+0xc8>
 8015840:	232d      	movs	r3, #45	; 0x2d
 8015842:	4276      	negs	r6, r6
 8015844:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8015848:	485e      	ldr	r0, [pc, #376]	; (80159c4 <_printf_i+0x244>)
 801584a:	230a      	movs	r3, #10
 801584c:	e019      	b.n	8015882 <_printf_i+0x102>
 801584e:	680e      	ldr	r6, [r1, #0]
 8015850:	602b      	str	r3, [r5, #0]
 8015852:	f010 0f40 	tst.w	r0, #64	; 0x40
 8015856:	bf18      	it	ne
 8015858:	b236      	sxthne	r6, r6
 801585a:	e7ef      	b.n	801583c <_printf_i+0xbc>
 801585c:	682b      	ldr	r3, [r5, #0]
 801585e:	6820      	ldr	r0, [r4, #0]
 8015860:	1d19      	adds	r1, r3, #4
 8015862:	6029      	str	r1, [r5, #0]
 8015864:	0601      	lsls	r1, r0, #24
 8015866:	d501      	bpl.n	801586c <_printf_i+0xec>
 8015868:	681e      	ldr	r6, [r3, #0]
 801586a:	e002      	b.n	8015872 <_printf_i+0xf2>
 801586c:	0646      	lsls	r6, r0, #25
 801586e:	d5fb      	bpl.n	8015868 <_printf_i+0xe8>
 8015870:	881e      	ldrh	r6, [r3, #0]
 8015872:	4854      	ldr	r0, [pc, #336]	; (80159c4 <_printf_i+0x244>)
 8015874:	2f6f      	cmp	r7, #111	; 0x6f
 8015876:	bf0c      	ite	eq
 8015878:	2308      	moveq	r3, #8
 801587a:	230a      	movne	r3, #10
 801587c:	2100      	movs	r1, #0
 801587e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8015882:	6865      	ldr	r5, [r4, #4]
 8015884:	60a5      	str	r5, [r4, #8]
 8015886:	2d00      	cmp	r5, #0
 8015888:	bfa2      	ittt	ge
 801588a:	6821      	ldrge	r1, [r4, #0]
 801588c:	f021 0104 	bicge.w	r1, r1, #4
 8015890:	6021      	strge	r1, [r4, #0]
 8015892:	b90e      	cbnz	r6, 8015898 <_printf_i+0x118>
 8015894:	2d00      	cmp	r5, #0
 8015896:	d04d      	beq.n	8015934 <_printf_i+0x1b4>
 8015898:	4615      	mov	r5, r2
 801589a:	fbb6 f1f3 	udiv	r1, r6, r3
 801589e:	fb03 6711 	mls	r7, r3, r1, r6
 80158a2:	5dc7      	ldrb	r7, [r0, r7]
 80158a4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80158a8:	4637      	mov	r7, r6
 80158aa:	42bb      	cmp	r3, r7
 80158ac:	460e      	mov	r6, r1
 80158ae:	d9f4      	bls.n	801589a <_printf_i+0x11a>
 80158b0:	2b08      	cmp	r3, #8
 80158b2:	d10b      	bne.n	80158cc <_printf_i+0x14c>
 80158b4:	6823      	ldr	r3, [r4, #0]
 80158b6:	07de      	lsls	r6, r3, #31
 80158b8:	d508      	bpl.n	80158cc <_printf_i+0x14c>
 80158ba:	6923      	ldr	r3, [r4, #16]
 80158bc:	6861      	ldr	r1, [r4, #4]
 80158be:	4299      	cmp	r1, r3
 80158c0:	bfde      	ittt	le
 80158c2:	2330      	movle	r3, #48	; 0x30
 80158c4:	f805 3c01 	strble.w	r3, [r5, #-1]
 80158c8:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80158cc:	1b52      	subs	r2, r2, r5
 80158ce:	6122      	str	r2, [r4, #16]
 80158d0:	f8cd a000 	str.w	sl, [sp]
 80158d4:	464b      	mov	r3, r9
 80158d6:	aa03      	add	r2, sp, #12
 80158d8:	4621      	mov	r1, r4
 80158da:	4640      	mov	r0, r8
 80158dc:	f7ff fee2 	bl	80156a4 <_printf_common>
 80158e0:	3001      	adds	r0, #1
 80158e2:	d14c      	bne.n	801597e <_printf_i+0x1fe>
 80158e4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80158e8:	b004      	add	sp, #16
 80158ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80158ee:	4835      	ldr	r0, [pc, #212]	; (80159c4 <_printf_i+0x244>)
 80158f0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80158f4:	6829      	ldr	r1, [r5, #0]
 80158f6:	6823      	ldr	r3, [r4, #0]
 80158f8:	f851 6b04 	ldr.w	r6, [r1], #4
 80158fc:	6029      	str	r1, [r5, #0]
 80158fe:	061d      	lsls	r5, r3, #24
 8015900:	d514      	bpl.n	801592c <_printf_i+0x1ac>
 8015902:	07df      	lsls	r7, r3, #31
 8015904:	bf44      	itt	mi
 8015906:	f043 0320 	orrmi.w	r3, r3, #32
 801590a:	6023      	strmi	r3, [r4, #0]
 801590c:	b91e      	cbnz	r6, 8015916 <_printf_i+0x196>
 801590e:	6823      	ldr	r3, [r4, #0]
 8015910:	f023 0320 	bic.w	r3, r3, #32
 8015914:	6023      	str	r3, [r4, #0]
 8015916:	2310      	movs	r3, #16
 8015918:	e7b0      	b.n	801587c <_printf_i+0xfc>
 801591a:	6823      	ldr	r3, [r4, #0]
 801591c:	f043 0320 	orr.w	r3, r3, #32
 8015920:	6023      	str	r3, [r4, #0]
 8015922:	2378      	movs	r3, #120	; 0x78
 8015924:	4828      	ldr	r0, [pc, #160]	; (80159c8 <_printf_i+0x248>)
 8015926:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801592a:	e7e3      	b.n	80158f4 <_printf_i+0x174>
 801592c:	0659      	lsls	r1, r3, #25
 801592e:	bf48      	it	mi
 8015930:	b2b6      	uxthmi	r6, r6
 8015932:	e7e6      	b.n	8015902 <_printf_i+0x182>
 8015934:	4615      	mov	r5, r2
 8015936:	e7bb      	b.n	80158b0 <_printf_i+0x130>
 8015938:	682b      	ldr	r3, [r5, #0]
 801593a:	6826      	ldr	r6, [r4, #0]
 801593c:	6961      	ldr	r1, [r4, #20]
 801593e:	1d18      	adds	r0, r3, #4
 8015940:	6028      	str	r0, [r5, #0]
 8015942:	0635      	lsls	r5, r6, #24
 8015944:	681b      	ldr	r3, [r3, #0]
 8015946:	d501      	bpl.n	801594c <_printf_i+0x1cc>
 8015948:	6019      	str	r1, [r3, #0]
 801594a:	e002      	b.n	8015952 <_printf_i+0x1d2>
 801594c:	0670      	lsls	r0, r6, #25
 801594e:	d5fb      	bpl.n	8015948 <_printf_i+0x1c8>
 8015950:	8019      	strh	r1, [r3, #0]
 8015952:	2300      	movs	r3, #0
 8015954:	6123      	str	r3, [r4, #16]
 8015956:	4615      	mov	r5, r2
 8015958:	e7ba      	b.n	80158d0 <_printf_i+0x150>
 801595a:	682b      	ldr	r3, [r5, #0]
 801595c:	1d1a      	adds	r2, r3, #4
 801595e:	602a      	str	r2, [r5, #0]
 8015960:	681d      	ldr	r5, [r3, #0]
 8015962:	6862      	ldr	r2, [r4, #4]
 8015964:	2100      	movs	r1, #0
 8015966:	4628      	mov	r0, r5
 8015968:	f7ea fc6a 	bl	8000240 <memchr>
 801596c:	b108      	cbz	r0, 8015972 <_printf_i+0x1f2>
 801596e:	1b40      	subs	r0, r0, r5
 8015970:	6060      	str	r0, [r4, #4]
 8015972:	6863      	ldr	r3, [r4, #4]
 8015974:	6123      	str	r3, [r4, #16]
 8015976:	2300      	movs	r3, #0
 8015978:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801597c:	e7a8      	b.n	80158d0 <_printf_i+0x150>
 801597e:	6923      	ldr	r3, [r4, #16]
 8015980:	462a      	mov	r2, r5
 8015982:	4649      	mov	r1, r9
 8015984:	4640      	mov	r0, r8
 8015986:	47d0      	blx	sl
 8015988:	3001      	adds	r0, #1
 801598a:	d0ab      	beq.n	80158e4 <_printf_i+0x164>
 801598c:	6823      	ldr	r3, [r4, #0]
 801598e:	079b      	lsls	r3, r3, #30
 8015990:	d413      	bmi.n	80159ba <_printf_i+0x23a>
 8015992:	68e0      	ldr	r0, [r4, #12]
 8015994:	9b03      	ldr	r3, [sp, #12]
 8015996:	4298      	cmp	r0, r3
 8015998:	bfb8      	it	lt
 801599a:	4618      	movlt	r0, r3
 801599c:	e7a4      	b.n	80158e8 <_printf_i+0x168>
 801599e:	2301      	movs	r3, #1
 80159a0:	4632      	mov	r2, r6
 80159a2:	4649      	mov	r1, r9
 80159a4:	4640      	mov	r0, r8
 80159a6:	47d0      	blx	sl
 80159a8:	3001      	adds	r0, #1
 80159aa:	d09b      	beq.n	80158e4 <_printf_i+0x164>
 80159ac:	3501      	adds	r5, #1
 80159ae:	68e3      	ldr	r3, [r4, #12]
 80159b0:	9903      	ldr	r1, [sp, #12]
 80159b2:	1a5b      	subs	r3, r3, r1
 80159b4:	42ab      	cmp	r3, r5
 80159b6:	dcf2      	bgt.n	801599e <_printf_i+0x21e>
 80159b8:	e7eb      	b.n	8015992 <_printf_i+0x212>
 80159ba:	2500      	movs	r5, #0
 80159bc:	f104 0619 	add.w	r6, r4, #25
 80159c0:	e7f5      	b.n	80159ae <_printf_i+0x22e>
 80159c2:	bf00      	nop
 80159c4:	08016b25 	.word	0x08016b25
 80159c8:	08016b36 	.word	0x08016b36

080159cc <_read_r>:
 80159cc:	b538      	push	{r3, r4, r5, lr}
 80159ce:	4d07      	ldr	r5, [pc, #28]	; (80159ec <_read_r+0x20>)
 80159d0:	4604      	mov	r4, r0
 80159d2:	4608      	mov	r0, r1
 80159d4:	4611      	mov	r1, r2
 80159d6:	2200      	movs	r2, #0
 80159d8:	602a      	str	r2, [r5, #0]
 80159da:	461a      	mov	r2, r3
 80159dc:	f000 fbc8 	bl	8016170 <_read>
 80159e0:	1c43      	adds	r3, r0, #1
 80159e2:	d102      	bne.n	80159ea <_read_r+0x1e>
 80159e4:	682b      	ldr	r3, [r5, #0]
 80159e6:	b103      	cbz	r3, 80159ea <_read_r+0x1e>
 80159e8:	6023      	str	r3, [r4, #0]
 80159ea:	bd38      	pop	{r3, r4, r5, pc}
 80159ec:	20000668 	.word	0x20000668

080159f0 <_sbrk_r>:
 80159f0:	b538      	push	{r3, r4, r5, lr}
 80159f2:	4d06      	ldr	r5, [pc, #24]	; (8015a0c <_sbrk_r+0x1c>)
 80159f4:	2300      	movs	r3, #0
 80159f6:	4604      	mov	r4, r0
 80159f8:	4608      	mov	r0, r1
 80159fa:	602b      	str	r3, [r5, #0]
 80159fc:	f7ec ff48 	bl	8002890 <_sbrk>
 8015a00:	1c43      	adds	r3, r0, #1
 8015a02:	d102      	bne.n	8015a0a <_sbrk_r+0x1a>
 8015a04:	682b      	ldr	r3, [r5, #0]
 8015a06:	b103      	cbz	r3, 8015a0a <_sbrk_r+0x1a>
 8015a08:	6023      	str	r3, [r4, #0]
 8015a0a:	bd38      	pop	{r3, r4, r5, pc}
 8015a0c:	20000668 	.word	0x20000668

08015a10 <_raise_r>:
 8015a10:	291f      	cmp	r1, #31
 8015a12:	b538      	push	{r3, r4, r5, lr}
 8015a14:	4604      	mov	r4, r0
 8015a16:	460d      	mov	r5, r1
 8015a18:	d904      	bls.n	8015a24 <_raise_r+0x14>
 8015a1a:	2316      	movs	r3, #22
 8015a1c:	6003      	str	r3, [r0, #0]
 8015a1e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8015a22:	bd38      	pop	{r3, r4, r5, pc}
 8015a24:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8015a26:	b112      	cbz	r2, 8015a2e <_raise_r+0x1e>
 8015a28:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8015a2c:	b94b      	cbnz	r3, 8015a42 <_raise_r+0x32>
 8015a2e:	4620      	mov	r0, r4
 8015a30:	f000 f830 	bl	8015a94 <_getpid_r>
 8015a34:	462a      	mov	r2, r5
 8015a36:	4601      	mov	r1, r0
 8015a38:	4620      	mov	r0, r4
 8015a3a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015a3e:	f000 b817 	b.w	8015a70 <_kill_r>
 8015a42:	2b01      	cmp	r3, #1
 8015a44:	d00a      	beq.n	8015a5c <_raise_r+0x4c>
 8015a46:	1c59      	adds	r1, r3, #1
 8015a48:	d103      	bne.n	8015a52 <_raise_r+0x42>
 8015a4a:	2316      	movs	r3, #22
 8015a4c:	6003      	str	r3, [r0, #0]
 8015a4e:	2001      	movs	r0, #1
 8015a50:	e7e7      	b.n	8015a22 <_raise_r+0x12>
 8015a52:	2400      	movs	r4, #0
 8015a54:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8015a58:	4628      	mov	r0, r5
 8015a5a:	4798      	blx	r3
 8015a5c:	2000      	movs	r0, #0
 8015a5e:	e7e0      	b.n	8015a22 <_raise_r+0x12>

08015a60 <raise>:
 8015a60:	4b02      	ldr	r3, [pc, #8]	; (8015a6c <raise+0xc>)
 8015a62:	4601      	mov	r1, r0
 8015a64:	6818      	ldr	r0, [r3, #0]
 8015a66:	f7ff bfd3 	b.w	8015a10 <_raise_r>
 8015a6a:	bf00      	nop
 8015a6c:	20000080 	.word	0x20000080

08015a70 <_kill_r>:
 8015a70:	b538      	push	{r3, r4, r5, lr}
 8015a72:	4d07      	ldr	r5, [pc, #28]	; (8015a90 <_kill_r+0x20>)
 8015a74:	2300      	movs	r3, #0
 8015a76:	4604      	mov	r4, r0
 8015a78:	4608      	mov	r0, r1
 8015a7a:	4611      	mov	r1, r2
 8015a7c:	602b      	str	r3, [r5, #0]
 8015a7e:	f7ec feb9 	bl	80027f4 <_kill>
 8015a82:	1c43      	adds	r3, r0, #1
 8015a84:	d102      	bne.n	8015a8c <_kill_r+0x1c>
 8015a86:	682b      	ldr	r3, [r5, #0]
 8015a88:	b103      	cbz	r3, 8015a8c <_kill_r+0x1c>
 8015a8a:	6023      	str	r3, [r4, #0]
 8015a8c:	bd38      	pop	{r3, r4, r5, pc}
 8015a8e:	bf00      	nop
 8015a90:	20000668 	.word	0x20000668

08015a94 <_getpid_r>:
 8015a94:	f7ec bea6 	b.w	80027e4 <_getpid>

08015a98 <siprintf>:
 8015a98:	b40e      	push	{r1, r2, r3}
 8015a9a:	b500      	push	{lr}
 8015a9c:	b09c      	sub	sp, #112	; 0x70
 8015a9e:	ab1d      	add	r3, sp, #116	; 0x74
 8015aa0:	9002      	str	r0, [sp, #8]
 8015aa2:	9006      	str	r0, [sp, #24]
 8015aa4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8015aa8:	4809      	ldr	r0, [pc, #36]	; (8015ad0 <siprintf+0x38>)
 8015aaa:	9107      	str	r1, [sp, #28]
 8015aac:	9104      	str	r1, [sp, #16]
 8015aae:	4909      	ldr	r1, [pc, #36]	; (8015ad4 <siprintf+0x3c>)
 8015ab0:	f853 2b04 	ldr.w	r2, [r3], #4
 8015ab4:	9105      	str	r1, [sp, #20]
 8015ab6:	6800      	ldr	r0, [r0, #0]
 8015ab8:	9301      	str	r3, [sp, #4]
 8015aba:	a902      	add	r1, sp, #8
 8015abc:	f7ff f8c2 	bl	8014c44 <_svfiprintf_r>
 8015ac0:	9b02      	ldr	r3, [sp, #8]
 8015ac2:	2200      	movs	r2, #0
 8015ac4:	701a      	strb	r2, [r3, #0]
 8015ac6:	b01c      	add	sp, #112	; 0x70
 8015ac8:	f85d eb04 	ldr.w	lr, [sp], #4
 8015acc:	b003      	add	sp, #12
 8015ace:	4770      	bx	lr
 8015ad0:	20000080 	.word	0x20000080
 8015ad4:	ffff0208 	.word	0xffff0208

08015ad8 <__stack_chk_init>:
 8015ad8:	4b03      	ldr	r3, [pc, #12]	; (8015ae8 <__stack_chk_init+0x10>)
 8015ada:	681a      	ldr	r2, [r3, #0]
 8015adc:	b912      	cbnz	r2, 8015ae4 <__stack_chk_init+0xc>
 8015ade:	f5a2 0276 	sub.w	r2, r2, #16121856	; 0xf60000
 8015ae2:	601a      	str	r2, [r3, #0]
 8015ae4:	4770      	bx	lr
 8015ae6:	bf00      	nop
 8015ae8:	2000066c 	.word	0x2000066c

08015aec <__sread>:
 8015aec:	b510      	push	{r4, lr}
 8015aee:	460c      	mov	r4, r1
 8015af0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015af4:	f7ff ff6a 	bl	80159cc <_read_r>
 8015af8:	2800      	cmp	r0, #0
 8015afa:	bfab      	itete	ge
 8015afc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8015afe:	89a3      	ldrhlt	r3, [r4, #12]
 8015b00:	181b      	addge	r3, r3, r0
 8015b02:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8015b06:	bfac      	ite	ge
 8015b08:	6563      	strge	r3, [r4, #84]	; 0x54
 8015b0a:	81a3      	strhlt	r3, [r4, #12]
 8015b0c:	bd10      	pop	{r4, pc}

08015b0e <__swrite>:
 8015b0e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015b12:	461f      	mov	r7, r3
 8015b14:	898b      	ldrh	r3, [r1, #12]
 8015b16:	05db      	lsls	r3, r3, #23
 8015b18:	4605      	mov	r5, r0
 8015b1a:	460c      	mov	r4, r1
 8015b1c:	4616      	mov	r6, r2
 8015b1e:	d505      	bpl.n	8015b2c <__swrite+0x1e>
 8015b20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015b24:	2302      	movs	r3, #2
 8015b26:	2200      	movs	r2, #0
 8015b28:	f7fe faa2 	bl	8014070 <_lseek_r>
 8015b2c:	89a3      	ldrh	r3, [r4, #12]
 8015b2e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8015b32:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8015b36:	81a3      	strh	r3, [r4, #12]
 8015b38:	4632      	mov	r2, r6
 8015b3a:	463b      	mov	r3, r7
 8015b3c:	4628      	mov	r0, r5
 8015b3e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8015b42:	f000 b877 	b.w	8015c34 <_write_r>

08015b46 <__sseek>:
 8015b46:	b510      	push	{r4, lr}
 8015b48:	460c      	mov	r4, r1
 8015b4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015b4e:	f7fe fa8f 	bl	8014070 <_lseek_r>
 8015b52:	1c43      	adds	r3, r0, #1
 8015b54:	89a3      	ldrh	r3, [r4, #12]
 8015b56:	bf15      	itete	ne
 8015b58:	6560      	strne	r0, [r4, #84]	; 0x54
 8015b5a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8015b5e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8015b62:	81a3      	strheq	r3, [r4, #12]
 8015b64:	bf18      	it	ne
 8015b66:	81a3      	strhne	r3, [r4, #12]
 8015b68:	bd10      	pop	{r4, pc}

08015b6a <__sclose>:
 8015b6a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015b6e:	f7fd b9c1 	b.w	8012ef4 <_close_r>
	...

08015b74 <__swbuf_r>:
 8015b74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015b76:	460e      	mov	r6, r1
 8015b78:	4614      	mov	r4, r2
 8015b7a:	4605      	mov	r5, r0
 8015b7c:	b118      	cbz	r0, 8015b86 <__swbuf_r+0x12>
 8015b7e:	6983      	ldr	r3, [r0, #24]
 8015b80:	b90b      	cbnz	r3, 8015b86 <__swbuf_r+0x12>
 8015b82:	f7fe f963 	bl	8013e4c <__sinit>
 8015b86:	4b21      	ldr	r3, [pc, #132]	; (8015c0c <__swbuf_r+0x98>)
 8015b88:	429c      	cmp	r4, r3
 8015b8a:	d12b      	bne.n	8015be4 <__swbuf_r+0x70>
 8015b8c:	686c      	ldr	r4, [r5, #4]
 8015b8e:	69a3      	ldr	r3, [r4, #24]
 8015b90:	60a3      	str	r3, [r4, #8]
 8015b92:	89a3      	ldrh	r3, [r4, #12]
 8015b94:	071a      	lsls	r2, r3, #28
 8015b96:	d52f      	bpl.n	8015bf8 <__swbuf_r+0x84>
 8015b98:	6923      	ldr	r3, [r4, #16]
 8015b9a:	b36b      	cbz	r3, 8015bf8 <__swbuf_r+0x84>
 8015b9c:	6923      	ldr	r3, [r4, #16]
 8015b9e:	6820      	ldr	r0, [r4, #0]
 8015ba0:	1ac0      	subs	r0, r0, r3
 8015ba2:	6963      	ldr	r3, [r4, #20]
 8015ba4:	b2f6      	uxtb	r6, r6
 8015ba6:	4283      	cmp	r3, r0
 8015ba8:	4637      	mov	r7, r6
 8015baa:	dc04      	bgt.n	8015bb6 <__swbuf_r+0x42>
 8015bac:	4621      	mov	r1, r4
 8015bae:	4628      	mov	r0, r5
 8015bb0:	f7fe f8b8 	bl	8013d24 <_fflush_r>
 8015bb4:	bb30      	cbnz	r0, 8015c04 <__swbuf_r+0x90>
 8015bb6:	68a3      	ldr	r3, [r4, #8]
 8015bb8:	3b01      	subs	r3, #1
 8015bba:	60a3      	str	r3, [r4, #8]
 8015bbc:	6823      	ldr	r3, [r4, #0]
 8015bbe:	1c5a      	adds	r2, r3, #1
 8015bc0:	6022      	str	r2, [r4, #0]
 8015bc2:	701e      	strb	r6, [r3, #0]
 8015bc4:	6963      	ldr	r3, [r4, #20]
 8015bc6:	3001      	adds	r0, #1
 8015bc8:	4283      	cmp	r3, r0
 8015bca:	d004      	beq.n	8015bd6 <__swbuf_r+0x62>
 8015bcc:	89a3      	ldrh	r3, [r4, #12]
 8015bce:	07db      	lsls	r3, r3, #31
 8015bd0:	d506      	bpl.n	8015be0 <__swbuf_r+0x6c>
 8015bd2:	2e0a      	cmp	r6, #10
 8015bd4:	d104      	bne.n	8015be0 <__swbuf_r+0x6c>
 8015bd6:	4621      	mov	r1, r4
 8015bd8:	4628      	mov	r0, r5
 8015bda:	f7fe f8a3 	bl	8013d24 <_fflush_r>
 8015bde:	b988      	cbnz	r0, 8015c04 <__swbuf_r+0x90>
 8015be0:	4638      	mov	r0, r7
 8015be2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015be4:	4b0a      	ldr	r3, [pc, #40]	; (8015c10 <__swbuf_r+0x9c>)
 8015be6:	429c      	cmp	r4, r3
 8015be8:	d101      	bne.n	8015bee <__swbuf_r+0x7a>
 8015bea:	68ac      	ldr	r4, [r5, #8]
 8015bec:	e7cf      	b.n	8015b8e <__swbuf_r+0x1a>
 8015bee:	4b09      	ldr	r3, [pc, #36]	; (8015c14 <__swbuf_r+0xa0>)
 8015bf0:	429c      	cmp	r4, r3
 8015bf2:	bf08      	it	eq
 8015bf4:	68ec      	ldreq	r4, [r5, #12]
 8015bf6:	e7ca      	b.n	8015b8e <__swbuf_r+0x1a>
 8015bf8:	4621      	mov	r1, r4
 8015bfa:	4628      	mov	r0, r5
 8015bfc:	f000 f82c 	bl	8015c58 <__swsetup_r>
 8015c00:	2800      	cmp	r0, #0
 8015c02:	d0cb      	beq.n	8015b9c <__swbuf_r+0x28>
 8015c04:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8015c08:	e7ea      	b.n	8015be0 <__swbuf_r+0x6c>
 8015c0a:	bf00      	nop
 8015c0c:	0801695c 	.word	0x0801695c
 8015c10:	0801697c 	.word	0x0801697c
 8015c14:	0801693c 	.word	0x0801693c

08015c18 <__ascii_wctomb>:
 8015c18:	b149      	cbz	r1, 8015c2e <__ascii_wctomb+0x16>
 8015c1a:	2aff      	cmp	r2, #255	; 0xff
 8015c1c:	bf85      	ittet	hi
 8015c1e:	238a      	movhi	r3, #138	; 0x8a
 8015c20:	6003      	strhi	r3, [r0, #0]
 8015c22:	700a      	strbls	r2, [r1, #0]
 8015c24:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8015c28:	bf98      	it	ls
 8015c2a:	2001      	movls	r0, #1
 8015c2c:	4770      	bx	lr
 8015c2e:	4608      	mov	r0, r1
 8015c30:	4770      	bx	lr
	...

08015c34 <_write_r>:
 8015c34:	b538      	push	{r3, r4, r5, lr}
 8015c36:	4d07      	ldr	r5, [pc, #28]	; (8015c54 <_write_r+0x20>)
 8015c38:	4604      	mov	r4, r0
 8015c3a:	4608      	mov	r0, r1
 8015c3c:	4611      	mov	r1, r2
 8015c3e:	2200      	movs	r2, #0
 8015c40:	602a      	str	r2, [r5, #0]
 8015c42:	461a      	mov	r2, r3
 8015c44:	f000 fa9c 	bl	8016180 <_write>
 8015c48:	1c43      	adds	r3, r0, #1
 8015c4a:	d102      	bne.n	8015c52 <_write_r+0x1e>
 8015c4c:	682b      	ldr	r3, [r5, #0]
 8015c4e:	b103      	cbz	r3, 8015c52 <_write_r+0x1e>
 8015c50:	6023      	str	r3, [r4, #0]
 8015c52:	bd38      	pop	{r3, r4, r5, pc}
 8015c54:	20000668 	.word	0x20000668

08015c58 <__swsetup_r>:
 8015c58:	4b32      	ldr	r3, [pc, #200]	; (8015d24 <__swsetup_r+0xcc>)
 8015c5a:	b570      	push	{r4, r5, r6, lr}
 8015c5c:	681d      	ldr	r5, [r3, #0]
 8015c5e:	4606      	mov	r6, r0
 8015c60:	460c      	mov	r4, r1
 8015c62:	b125      	cbz	r5, 8015c6e <__swsetup_r+0x16>
 8015c64:	69ab      	ldr	r3, [r5, #24]
 8015c66:	b913      	cbnz	r3, 8015c6e <__swsetup_r+0x16>
 8015c68:	4628      	mov	r0, r5
 8015c6a:	f7fe f8ef 	bl	8013e4c <__sinit>
 8015c6e:	4b2e      	ldr	r3, [pc, #184]	; (8015d28 <__swsetup_r+0xd0>)
 8015c70:	429c      	cmp	r4, r3
 8015c72:	d10f      	bne.n	8015c94 <__swsetup_r+0x3c>
 8015c74:	686c      	ldr	r4, [r5, #4]
 8015c76:	89a3      	ldrh	r3, [r4, #12]
 8015c78:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8015c7c:	0719      	lsls	r1, r3, #28
 8015c7e:	d42c      	bmi.n	8015cda <__swsetup_r+0x82>
 8015c80:	06dd      	lsls	r5, r3, #27
 8015c82:	d411      	bmi.n	8015ca8 <__swsetup_r+0x50>
 8015c84:	2309      	movs	r3, #9
 8015c86:	6033      	str	r3, [r6, #0]
 8015c88:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8015c8c:	81a3      	strh	r3, [r4, #12]
 8015c8e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8015c92:	e03e      	b.n	8015d12 <__swsetup_r+0xba>
 8015c94:	4b25      	ldr	r3, [pc, #148]	; (8015d2c <__swsetup_r+0xd4>)
 8015c96:	429c      	cmp	r4, r3
 8015c98:	d101      	bne.n	8015c9e <__swsetup_r+0x46>
 8015c9a:	68ac      	ldr	r4, [r5, #8]
 8015c9c:	e7eb      	b.n	8015c76 <__swsetup_r+0x1e>
 8015c9e:	4b24      	ldr	r3, [pc, #144]	; (8015d30 <__swsetup_r+0xd8>)
 8015ca0:	429c      	cmp	r4, r3
 8015ca2:	bf08      	it	eq
 8015ca4:	68ec      	ldreq	r4, [r5, #12]
 8015ca6:	e7e6      	b.n	8015c76 <__swsetup_r+0x1e>
 8015ca8:	0758      	lsls	r0, r3, #29
 8015caa:	d512      	bpl.n	8015cd2 <__swsetup_r+0x7a>
 8015cac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8015cae:	b141      	cbz	r1, 8015cc2 <__swsetup_r+0x6a>
 8015cb0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8015cb4:	4299      	cmp	r1, r3
 8015cb6:	d002      	beq.n	8015cbe <__swsetup_r+0x66>
 8015cb8:	4630      	mov	r0, r6
 8015cba:	f7fe fe51 	bl	8014960 <_free_r>
 8015cbe:	2300      	movs	r3, #0
 8015cc0:	6363      	str	r3, [r4, #52]	; 0x34
 8015cc2:	89a3      	ldrh	r3, [r4, #12]
 8015cc4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8015cc8:	81a3      	strh	r3, [r4, #12]
 8015cca:	2300      	movs	r3, #0
 8015ccc:	6063      	str	r3, [r4, #4]
 8015cce:	6923      	ldr	r3, [r4, #16]
 8015cd0:	6023      	str	r3, [r4, #0]
 8015cd2:	89a3      	ldrh	r3, [r4, #12]
 8015cd4:	f043 0308 	orr.w	r3, r3, #8
 8015cd8:	81a3      	strh	r3, [r4, #12]
 8015cda:	6923      	ldr	r3, [r4, #16]
 8015cdc:	b94b      	cbnz	r3, 8015cf2 <__swsetup_r+0x9a>
 8015cde:	89a3      	ldrh	r3, [r4, #12]
 8015ce0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8015ce4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8015ce8:	d003      	beq.n	8015cf2 <__swsetup_r+0x9a>
 8015cea:	4621      	mov	r1, r4
 8015cec:	4630      	mov	r0, r6
 8015cee:	f7fe f9f7 	bl	80140e0 <__smakebuf_r>
 8015cf2:	89a0      	ldrh	r0, [r4, #12]
 8015cf4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8015cf8:	f010 0301 	ands.w	r3, r0, #1
 8015cfc:	d00a      	beq.n	8015d14 <__swsetup_r+0xbc>
 8015cfe:	2300      	movs	r3, #0
 8015d00:	60a3      	str	r3, [r4, #8]
 8015d02:	6963      	ldr	r3, [r4, #20]
 8015d04:	425b      	negs	r3, r3
 8015d06:	61a3      	str	r3, [r4, #24]
 8015d08:	6923      	ldr	r3, [r4, #16]
 8015d0a:	b943      	cbnz	r3, 8015d1e <__swsetup_r+0xc6>
 8015d0c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8015d10:	d1ba      	bne.n	8015c88 <__swsetup_r+0x30>
 8015d12:	bd70      	pop	{r4, r5, r6, pc}
 8015d14:	0781      	lsls	r1, r0, #30
 8015d16:	bf58      	it	pl
 8015d18:	6963      	ldrpl	r3, [r4, #20]
 8015d1a:	60a3      	str	r3, [r4, #8]
 8015d1c:	e7f4      	b.n	8015d08 <__swsetup_r+0xb0>
 8015d1e:	2000      	movs	r0, #0
 8015d20:	e7f7      	b.n	8015d12 <__swsetup_r+0xba>
 8015d22:	bf00      	nop
 8015d24:	20000080 	.word	0x20000080
 8015d28:	0801695c 	.word	0x0801695c
 8015d2c:	0801697c 	.word	0x0801697c
 8015d30:	0801693c 	.word	0x0801693c

08015d34 <__ieee754_fmod>:
 8015d34:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015d38:	ec53 2b11 	vmov	r2, r3, d1
 8015d3c:	f023 4e00 	bic.w	lr, r3, #2147483648	; 0x80000000
 8015d40:	ea5e 0402 	orrs.w	r4, lr, r2
 8015d44:	ec51 0b10 	vmov	r0, r1, d0
 8015d48:	ee11 7a10 	vmov	r7, s2
 8015d4c:	ee11 ca10 	vmov	ip, s2
 8015d50:	461e      	mov	r6, r3
 8015d52:	d00d      	beq.n	8015d70 <__ieee754_fmod+0x3c>
 8015d54:	4c7a      	ldr	r4, [pc, #488]	; (8015f40 <__ieee754_fmod+0x20c>)
 8015d56:	f021 4800 	bic.w	r8, r1, #2147483648	; 0x80000000
 8015d5a:	45a0      	cmp	r8, r4
 8015d5c:	4689      	mov	r9, r1
 8015d5e:	dc07      	bgt.n	8015d70 <__ieee754_fmod+0x3c>
 8015d60:	4254      	negs	r4, r2
 8015d62:	f8df b1e8 	ldr.w	fp, [pc, #488]	; 8015f4c <__ieee754_fmod+0x218>
 8015d66:	4314      	orrs	r4, r2
 8015d68:	ea4e 74d4 	orr.w	r4, lr, r4, lsr #31
 8015d6c:	455c      	cmp	r4, fp
 8015d6e:	d909      	bls.n	8015d84 <__ieee754_fmod+0x50>
 8015d70:	f7ea fc7c 	bl	800066c <__aeabi_dmul>
 8015d74:	4602      	mov	r2, r0
 8015d76:	460b      	mov	r3, r1
 8015d78:	f7ea fda2 	bl	80008c0 <__aeabi_ddiv>
 8015d7c:	ec41 0b10 	vmov	d0, r0, r1
 8015d80:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015d84:	45f0      	cmp	r8, lr
 8015d86:	ee10 aa10 	vmov	sl, s0
 8015d8a:	ee10 4a10 	vmov	r4, s0
 8015d8e:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8015d92:	dc09      	bgt.n	8015da8 <__ieee754_fmod+0x74>
 8015d94:	dbf2      	blt.n	8015d7c <__ieee754_fmod+0x48>
 8015d96:	4290      	cmp	r0, r2
 8015d98:	d3f0      	bcc.n	8015d7c <__ieee754_fmod+0x48>
 8015d9a:	d105      	bne.n	8015da8 <__ieee754_fmod+0x74>
 8015d9c:	4b69      	ldr	r3, [pc, #420]	; (8015f44 <__ieee754_fmod+0x210>)
 8015d9e:	eb03 7515 	add.w	r5, r3, r5, lsr #28
 8015da2:	e9d5 0100 	ldrd	r0, r1, [r5]
 8015da6:	e7e9      	b.n	8015d7c <__ieee754_fmod+0x48>
 8015da8:	ea19 0f0b 	tst.w	r9, fp
 8015dac:	d14a      	bne.n	8015e44 <__ieee754_fmod+0x110>
 8015dae:	f1b8 0f00 	cmp.w	r8, #0
 8015db2:	d13f      	bne.n	8015e34 <__ieee754_fmod+0x100>
 8015db4:	4964      	ldr	r1, [pc, #400]	; (8015f48 <__ieee754_fmod+0x214>)
 8015db6:	4653      	mov	r3, sl
 8015db8:	2b00      	cmp	r3, #0
 8015dba:	dc38      	bgt.n	8015e2e <__ieee754_fmod+0xfa>
 8015dbc:	4b63      	ldr	r3, [pc, #396]	; (8015f4c <__ieee754_fmod+0x218>)
 8015dbe:	4033      	ands	r3, r6
 8015dc0:	2b00      	cmp	r3, #0
 8015dc2:	d14f      	bne.n	8015e64 <__ieee754_fmod+0x130>
 8015dc4:	f1be 0f00 	cmp.w	lr, #0
 8015dc8:	d144      	bne.n	8015e54 <__ieee754_fmod+0x120>
 8015dca:	4a5f      	ldr	r2, [pc, #380]	; (8015f48 <__ieee754_fmod+0x214>)
 8015dcc:	463b      	mov	r3, r7
 8015dce:	2b00      	cmp	r3, #0
 8015dd0:	dc3d      	bgt.n	8015e4e <__ieee754_fmod+0x11a>
 8015dd2:	4b5f      	ldr	r3, [pc, #380]	; (8015f50 <__ieee754_fmod+0x21c>)
 8015dd4:	4299      	cmp	r1, r3
 8015dd6:	db4a      	blt.n	8015e6e <__ieee754_fmod+0x13a>
 8015dd8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8015ddc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8015de0:	485b      	ldr	r0, [pc, #364]	; (8015f50 <__ieee754_fmod+0x21c>)
 8015de2:	4282      	cmp	r2, r0
 8015de4:	db57      	blt.n	8015e96 <__ieee754_fmod+0x162>
 8015de6:	f3c6 0613 	ubfx	r6, r6, #0, #20
 8015dea:	f446 1680 	orr.w	r6, r6, #1048576	; 0x100000
 8015dee:	1a89      	subs	r1, r1, r2
 8015df0:	1b98      	subs	r0, r3, r6
 8015df2:	eba4 070c 	sub.w	r7, r4, ip
 8015df6:	2900      	cmp	r1, #0
 8015df8:	d164      	bne.n	8015ec4 <__ieee754_fmod+0x190>
 8015dfa:	4564      	cmp	r4, ip
 8015dfc:	bf38      	it	cc
 8015dfe:	f100 30ff 	addcc.w	r0, r0, #4294967295	; 0xffffffff
 8015e02:	2800      	cmp	r0, #0
 8015e04:	bfa4      	itt	ge
 8015e06:	463c      	movge	r4, r7
 8015e08:	4603      	movge	r3, r0
 8015e0a:	ea53 0104 	orrs.w	r1, r3, r4
 8015e0e:	d0c5      	beq.n	8015d9c <__ieee754_fmod+0x68>
 8015e10:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8015e14:	db6b      	blt.n	8015eee <__ieee754_fmod+0x1ba>
 8015e16:	494e      	ldr	r1, [pc, #312]	; (8015f50 <__ieee754_fmod+0x21c>)
 8015e18:	428a      	cmp	r2, r1
 8015e1a:	db6e      	blt.n	8015efa <__ieee754_fmod+0x1c6>
 8015e1c:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8015e20:	431d      	orrs	r5, r3
 8015e22:	f202 32ff 	addw	r2, r2, #1023	; 0x3ff
 8015e26:	ea45 5102 	orr.w	r1, r5, r2, lsl #20
 8015e2a:	4620      	mov	r0, r4
 8015e2c:	e7a6      	b.n	8015d7c <__ieee754_fmod+0x48>
 8015e2e:	3901      	subs	r1, #1
 8015e30:	005b      	lsls	r3, r3, #1
 8015e32:	e7c1      	b.n	8015db8 <__ieee754_fmod+0x84>
 8015e34:	4946      	ldr	r1, [pc, #280]	; (8015f50 <__ieee754_fmod+0x21c>)
 8015e36:	ea4f 23c8 	mov.w	r3, r8, lsl #11
 8015e3a:	2b00      	cmp	r3, #0
 8015e3c:	ddbe      	ble.n	8015dbc <__ieee754_fmod+0x88>
 8015e3e:	3901      	subs	r1, #1
 8015e40:	005b      	lsls	r3, r3, #1
 8015e42:	e7fa      	b.n	8015e3a <__ieee754_fmod+0x106>
 8015e44:	ea4f 5128 	mov.w	r1, r8, asr #20
 8015e48:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8015e4c:	e7b6      	b.n	8015dbc <__ieee754_fmod+0x88>
 8015e4e:	3a01      	subs	r2, #1
 8015e50:	005b      	lsls	r3, r3, #1
 8015e52:	e7bc      	b.n	8015dce <__ieee754_fmod+0x9a>
 8015e54:	4a3e      	ldr	r2, [pc, #248]	; (8015f50 <__ieee754_fmod+0x21c>)
 8015e56:	ea4f 23ce 	mov.w	r3, lr, lsl #11
 8015e5a:	2b00      	cmp	r3, #0
 8015e5c:	ddb9      	ble.n	8015dd2 <__ieee754_fmod+0x9e>
 8015e5e:	3a01      	subs	r2, #1
 8015e60:	005b      	lsls	r3, r3, #1
 8015e62:	e7fa      	b.n	8015e5a <__ieee754_fmod+0x126>
 8015e64:	ea4f 522e 	mov.w	r2, lr, asr #20
 8015e68:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8015e6c:	e7b1      	b.n	8015dd2 <__ieee754_fmod+0x9e>
 8015e6e:	1a5c      	subs	r4, r3, r1
 8015e70:	2c1f      	cmp	r4, #31
 8015e72:	dc0a      	bgt.n	8015e8a <__ieee754_fmod+0x156>
 8015e74:	f201 431e 	addw	r3, r1, #1054	; 0x41e
 8015e78:	fa08 f804 	lsl.w	r8, r8, r4
 8015e7c:	fa2a f303 	lsr.w	r3, sl, r3
 8015e80:	ea43 0308 	orr.w	r3, r3, r8
 8015e84:	fa0a f404 	lsl.w	r4, sl, r4
 8015e88:	e7aa      	b.n	8015de0 <__ieee754_fmod+0xac>
 8015e8a:	4b32      	ldr	r3, [pc, #200]	; (8015f54 <__ieee754_fmod+0x220>)
 8015e8c:	1a5b      	subs	r3, r3, r1
 8015e8e:	fa0a f303 	lsl.w	r3, sl, r3
 8015e92:	2400      	movs	r4, #0
 8015e94:	e7a4      	b.n	8015de0 <__ieee754_fmod+0xac>
 8015e96:	eba0 0c02 	sub.w	ip, r0, r2
 8015e9a:	f1bc 0f1f 	cmp.w	ip, #31
 8015e9e:	dc0a      	bgt.n	8015eb6 <__ieee754_fmod+0x182>
 8015ea0:	f202 461e 	addw	r6, r2, #1054	; 0x41e
 8015ea4:	fa0e fe0c 	lsl.w	lr, lr, ip
 8015ea8:	fa27 f606 	lsr.w	r6, r7, r6
 8015eac:	ea46 060e 	orr.w	r6, r6, lr
 8015eb0:	fa07 fc0c 	lsl.w	ip, r7, ip
 8015eb4:	e79b      	b.n	8015dee <__ieee754_fmod+0xba>
 8015eb6:	4e27      	ldr	r6, [pc, #156]	; (8015f54 <__ieee754_fmod+0x220>)
 8015eb8:	1ab6      	subs	r6, r6, r2
 8015eba:	fa07 f606 	lsl.w	r6, r7, r6
 8015ebe:	f04f 0c00 	mov.w	ip, #0
 8015ec2:	e794      	b.n	8015dee <__ieee754_fmod+0xba>
 8015ec4:	4564      	cmp	r4, ip
 8015ec6:	bf38      	it	cc
 8015ec8:	f100 30ff 	addcc.w	r0, r0, #4294967295	; 0xffffffff
 8015ecc:	2800      	cmp	r0, #0
 8015ece:	da05      	bge.n	8015edc <__ieee754_fmod+0x1a8>
 8015ed0:	0fe0      	lsrs	r0, r4, #31
 8015ed2:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8015ed6:	0064      	lsls	r4, r4, #1
 8015ed8:	3901      	subs	r1, #1
 8015eda:	e789      	b.n	8015df0 <__ieee754_fmod+0xbc>
 8015edc:	ea50 0307 	orrs.w	r3, r0, r7
 8015ee0:	f43f af5c 	beq.w	8015d9c <__ieee754_fmod+0x68>
 8015ee4:	0ffb      	lsrs	r3, r7, #31
 8015ee6:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8015eea:	007c      	lsls	r4, r7, #1
 8015eec:	e7f4      	b.n	8015ed8 <__ieee754_fmod+0x1a4>
 8015eee:	0fe1      	lsrs	r1, r4, #31
 8015ef0:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 8015ef4:	0064      	lsls	r4, r4, #1
 8015ef6:	3a01      	subs	r2, #1
 8015ef8:	e78a      	b.n	8015e10 <__ieee754_fmod+0xdc>
 8015efa:	1a89      	subs	r1, r1, r2
 8015efc:	2914      	cmp	r1, #20
 8015efe:	dc0a      	bgt.n	8015f16 <__ieee754_fmod+0x1e2>
 8015f00:	f202 421e 	addw	r2, r2, #1054	; 0x41e
 8015f04:	fa03 f202 	lsl.w	r2, r3, r2
 8015f08:	40cc      	lsrs	r4, r1
 8015f0a:	4322      	orrs	r2, r4
 8015f0c:	410b      	asrs	r3, r1
 8015f0e:	ea43 0105 	orr.w	r1, r3, r5
 8015f12:	4610      	mov	r0, r2
 8015f14:	e732      	b.n	8015d7c <__ieee754_fmod+0x48>
 8015f16:	291f      	cmp	r1, #31
 8015f18:	dc07      	bgt.n	8015f2a <__ieee754_fmod+0x1f6>
 8015f1a:	f202 421e 	addw	r2, r2, #1054	; 0x41e
 8015f1e:	40cc      	lsrs	r4, r1
 8015f20:	fa03 f202 	lsl.w	r2, r3, r2
 8015f24:	4322      	orrs	r2, r4
 8015f26:	462b      	mov	r3, r5
 8015f28:	e7f1      	b.n	8015f0e <__ieee754_fmod+0x1da>
 8015f2a:	f1c2 427f 	rsb	r2, r2, #4278190080	; 0xff000000
 8015f2e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8015f32:	f502 427b 	add.w	r2, r2, #64256	; 0xfb00
 8015f36:	32e2      	adds	r2, #226	; 0xe2
 8015f38:	fa43 f202 	asr.w	r2, r3, r2
 8015f3c:	e7f3      	b.n	8015f26 <__ieee754_fmod+0x1f2>
 8015f3e:	bf00      	nop
 8015f40:	7fefffff 	.word	0x7fefffff
 8015f44:	08016b50 	.word	0x08016b50
 8015f48:	fffffbed 	.word	0xfffffbed
 8015f4c:	7ff00000 	.word	0x7ff00000
 8015f50:	fffffc02 	.word	0xfffffc02
 8015f54:	fffffbe2 	.word	0xfffffbe2

08015f58 <__ieee754_sqrt>:
 8015f58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015f5c:	ec55 4b10 	vmov	r4, r5, d0
 8015f60:	4e55      	ldr	r6, [pc, #340]	; (80160b8 <__ieee754_sqrt+0x160>)
 8015f62:	43ae      	bics	r6, r5
 8015f64:	ee10 0a10 	vmov	r0, s0
 8015f68:	ee10 3a10 	vmov	r3, s0
 8015f6c:	462a      	mov	r2, r5
 8015f6e:	4629      	mov	r1, r5
 8015f70:	d110      	bne.n	8015f94 <__ieee754_sqrt+0x3c>
 8015f72:	ee10 2a10 	vmov	r2, s0
 8015f76:	462b      	mov	r3, r5
 8015f78:	f7ea fb78 	bl	800066c <__aeabi_dmul>
 8015f7c:	4602      	mov	r2, r0
 8015f7e:	460b      	mov	r3, r1
 8015f80:	4620      	mov	r0, r4
 8015f82:	4629      	mov	r1, r5
 8015f84:	f7ea f9bc 	bl	8000300 <__adddf3>
 8015f88:	4604      	mov	r4, r0
 8015f8a:	460d      	mov	r5, r1
 8015f8c:	ec45 4b10 	vmov	d0, r4, r5
 8015f90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015f94:	2d00      	cmp	r5, #0
 8015f96:	dc10      	bgt.n	8015fba <__ieee754_sqrt+0x62>
 8015f98:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8015f9c:	4330      	orrs	r0, r6
 8015f9e:	d0f5      	beq.n	8015f8c <__ieee754_sqrt+0x34>
 8015fa0:	b15d      	cbz	r5, 8015fba <__ieee754_sqrt+0x62>
 8015fa2:	ee10 2a10 	vmov	r2, s0
 8015fa6:	462b      	mov	r3, r5
 8015fa8:	ee10 0a10 	vmov	r0, s0
 8015fac:	f7ea f9a6 	bl	80002fc <__aeabi_dsub>
 8015fb0:	4602      	mov	r2, r0
 8015fb2:	460b      	mov	r3, r1
 8015fb4:	f7ea fc84 	bl	80008c0 <__aeabi_ddiv>
 8015fb8:	e7e6      	b.n	8015f88 <__ieee754_sqrt+0x30>
 8015fba:	1512      	asrs	r2, r2, #20
 8015fbc:	d074      	beq.n	80160a8 <__ieee754_sqrt+0x150>
 8015fbe:	07d4      	lsls	r4, r2, #31
 8015fc0:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8015fc4:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 8015fc8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8015fcc:	bf5e      	ittt	pl
 8015fce:	0fda      	lsrpl	r2, r3, #31
 8015fd0:	005b      	lslpl	r3, r3, #1
 8015fd2:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 8015fd6:	2400      	movs	r4, #0
 8015fd8:	0fda      	lsrs	r2, r3, #31
 8015fda:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8015fde:	107f      	asrs	r7, r7, #1
 8015fe0:	005b      	lsls	r3, r3, #1
 8015fe2:	2516      	movs	r5, #22
 8015fe4:	4620      	mov	r0, r4
 8015fe6:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8015fea:	1886      	adds	r6, r0, r2
 8015fec:	428e      	cmp	r6, r1
 8015fee:	bfde      	ittt	le
 8015ff0:	1b89      	suble	r1, r1, r6
 8015ff2:	18b0      	addle	r0, r6, r2
 8015ff4:	18a4      	addle	r4, r4, r2
 8015ff6:	0049      	lsls	r1, r1, #1
 8015ff8:	3d01      	subs	r5, #1
 8015ffa:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 8015ffe:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8016002:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8016006:	d1f0      	bne.n	8015fea <__ieee754_sqrt+0x92>
 8016008:	462a      	mov	r2, r5
 801600a:	f04f 0e20 	mov.w	lr, #32
 801600e:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8016012:	4281      	cmp	r1, r0
 8016014:	eb06 0c05 	add.w	ip, r6, r5
 8016018:	dc02      	bgt.n	8016020 <__ieee754_sqrt+0xc8>
 801601a:	d113      	bne.n	8016044 <__ieee754_sqrt+0xec>
 801601c:	459c      	cmp	ip, r3
 801601e:	d811      	bhi.n	8016044 <__ieee754_sqrt+0xec>
 8016020:	f1bc 0f00 	cmp.w	ip, #0
 8016024:	eb0c 0506 	add.w	r5, ip, r6
 8016028:	da43      	bge.n	80160b2 <__ieee754_sqrt+0x15a>
 801602a:	2d00      	cmp	r5, #0
 801602c:	db41      	blt.n	80160b2 <__ieee754_sqrt+0x15a>
 801602e:	f100 0801 	add.w	r8, r0, #1
 8016032:	1a09      	subs	r1, r1, r0
 8016034:	459c      	cmp	ip, r3
 8016036:	bf88      	it	hi
 8016038:	f101 31ff 	addhi.w	r1, r1, #4294967295	; 0xffffffff
 801603c:	eba3 030c 	sub.w	r3, r3, ip
 8016040:	4432      	add	r2, r6
 8016042:	4640      	mov	r0, r8
 8016044:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 8016048:	f1be 0e01 	subs.w	lr, lr, #1
 801604c:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 8016050:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8016054:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8016058:	d1db      	bne.n	8016012 <__ieee754_sqrt+0xba>
 801605a:	430b      	orrs	r3, r1
 801605c:	d006      	beq.n	801606c <__ieee754_sqrt+0x114>
 801605e:	1c50      	adds	r0, r2, #1
 8016060:	bf13      	iteet	ne
 8016062:	3201      	addne	r2, #1
 8016064:	3401      	addeq	r4, #1
 8016066:	4672      	moveq	r2, lr
 8016068:	f022 0201 	bicne.w	r2, r2, #1
 801606c:	1063      	asrs	r3, r4, #1
 801606e:	0852      	lsrs	r2, r2, #1
 8016070:	07e1      	lsls	r1, r4, #31
 8016072:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8016076:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 801607a:	bf48      	it	mi
 801607c:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8016080:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 8016084:	4614      	mov	r4, r2
 8016086:	e781      	b.n	8015f8c <__ieee754_sqrt+0x34>
 8016088:	0ad9      	lsrs	r1, r3, #11
 801608a:	3815      	subs	r0, #21
 801608c:	055b      	lsls	r3, r3, #21
 801608e:	2900      	cmp	r1, #0
 8016090:	d0fa      	beq.n	8016088 <__ieee754_sqrt+0x130>
 8016092:	02cd      	lsls	r5, r1, #11
 8016094:	d50a      	bpl.n	80160ac <__ieee754_sqrt+0x154>
 8016096:	f1c2 0420 	rsb	r4, r2, #32
 801609a:	fa23 f404 	lsr.w	r4, r3, r4
 801609e:	1e55      	subs	r5, r2, #1
 80160a0:	4093      	lsls	r3, r2
 80160a2:	4321      	orrs	r1, r4
 80160a4:	1b42      	subs	r2, r0, r5
 80160a6:	e78a      	b.n	8015fbe <__ieee754_sqrt+0x66>
 80160a8:	4610      	mov	r0, r2
 80160aa:	e7f0      	b.n	801608e <__ieee754_sqrt+0x136>
 80160ac:	0049      	lsls	r1, r1, #1
 80160ae:	3201      	adds	r2, #1
 80160b0:	e7ef      	b.n	8016092 <__ieee754_sqrt+0x13a>
 80160b2:	4680      	mov	r8, r0
 80160b4:	e7bd      	b.n	8016032 <__ieee754_sqrt+0xda>
 80160b6:	bf00      	nop
 80160b8:	7ff00000 	.word	0x7ff00000

080160bc <fmod>:
 80160bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80160be:	ed2d 8b02 	vpush	{d8}
 80160c2:	ec57 6b10 	vmov	r6, r7, d0
 80160c6:	ec55 4b11 	vmov	r4, r5, d1
 80160ca:	f7ff fe33 	bl	8015d34 <__ieee754_fmod>
 80160ce:	4622      	mov	r2, r4
 80160d0:	462b      	mov	r3, r5
 80160d2:	4630      	mov	r0, r6
 80160d4:	4639      	mov	r1, r7
 80160d6:	eeb0 8a40 	vmov.f32	s16, s0
 80160da:	eef0 8a60 	vmov.f32	s17, s1
 80160de:	f7ea fd5f 	bl	8000ba0 <__aeabi_dcmpun>
 80160e2:	b990      	cbnz	r0, 801610a <fmod+0x4e>
 80160e4:	2200      	movs	r2, #0
 80160e6:	2300      	movs	r3, #0
 80160e8:	4620      	mov	r0, r4
 80160ea:	4629      	mov	r1, r5
 80160ec:	f7ea fd26 	bl	8000b3c <__aeabi_dcmpeq>
 80160f0:	b158      	cbz	r0, 801610a <fmod+0x4e>
 80160f2:	f7fd fd8b 	bl	8013c0c <__errno>
 80160f6:	2321      	movs	r3, #33	; 0x21
 80160f8:	6003      	str	r3, [r0, #0]
 80160fa:	2200      	movs	r2, #0
 80160fc:	2300      	movs	r3, #0
 80160fe:	4610      	mov	r0, r2
 8016100:	4619      	mov	r1, r3
 8016102:	f7ea fbdd 	bl	80008c0 <__aeabi_ddiv>
 8016106:	ec41 0b18 	vmov	d8, r0, r1
 801610a:	eeb0 0a48 	vmov.f32	s0, s16
 801610e:	eef0 0a68 	vmov.f32	s1, s17
 8016112:	ecbd 8b02 	vpop	{d8}
 8016116:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08016118 <sqrt>:
 8016118:	b538      	push	{r3, r4, r5, lr}
 801611a:	ed2d 8b02 	vpush	{d8}
 801611e:	ec55 4b10 	vmov	r4, r5, d0
 8016122:	f7ff ff19 	bl	8015f58 <__ieee754_sqrt>
 8016126:	4622      	mov	r2, r4
 8016128:	462b      	mov	r3, r5
 801612a:	4620      	mov	r0, r4
 801612c:	4629      	mov	r1, r5
 801612e:	eeb0 8a40 	vmov.f32	s16, s0
 8016132:	eef0 8a60 	vmov.f32	s17, s1
 8016136:	f7ea fd33 	bl	8000ba0 <__aeabi_dcmpun>
 801613a:	b990      	cbnz	r0, 8016162 <sqrt+0x4a>
 801613c:	2200      	movs	r2, #0
 801613e:	2300      	movs	r3, #0
 8016140:	4620      	mov	r0, r4
 8016142:	4629      	mov	r1, r5
 8016144:	f7ea fd04 	bl	8000b50 <__aeabi_dcmplt>
 8016148:	b158      	cbz	r0, 8016162 <sqrt+0x4a>
 801614a:	f7fd fd5f 	bl	8013c0c <__errno>
 801614e:	2321      	movs	r3, #33	; 0x21
 8016150:	6003      	str	r3, [r0, #0]
 8016152:	2200      	movs	r2, #0
 8016154:	2300      	movs	r3, #0
 8016156:	4610      	mov	r0, r2
 8016158:	4619      	mov	r1, r3
 801615a:	f7ea fbb1 	bl	80008c0 <__aeabi_ddiv>
 801615e:	ec41 0b18 	vmov	d8, r0, r1
 8016162:	eeb0 0a48 	vmov.f32	s0, s16
 8016166:	eef0 0a68 	vmov.f32	s1, s17
 801616a:	ecbd 8b02 	vpop	{d8}
 801616e:	bd38      	pop	{r3, r4, r5, pc}

08016170 <_read>:
 8016170:	4b02      	ldr	r3, [pc, #8]	; (801617c <_read+0xc>)
 8016172:	2258      	movs	r2, #88	; 0x58
 8016174:	601a      	str	r2, [r3, #0]
 8016176:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801617a:	4770      	bx	lr
 801617c:	20000668 	.word	0x20000668

08016180 <_write>:
 8016180:	4b02      	ldr	r3, [pc, #8]	; (801618c <_write+0xc>)
 8016182:	2258      	movs	r2, #88	; 0x58
 8016184:	601a      	str	r2, [r3, #0]
 8016186:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801618a:	4770      	bx	lr
 801618c:	20000668 	.word	0x20000668

08016190 <register_fini>:
 8016190:	4b02      	ldr	r3, [pc, #8]	; (801619c <register_fini+0xc>)
 8016192:	b113      	cbz	r3, 801619a <register_fini+0xa>
 8016194:	4802      	ldr	r0, [pc, #8]	; (80161a0 <register_fini+0x10>)
 8016196:	f7fc bea7 	b.w	8012ee8 <atexit>
 801619a:	4770      	bx	lr
 801619c:	00000000 	.word	0x00000000
 80161a0:	08013f49 	.word	0x08013f49

080161a4 <_init>:
 80161a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80161a6:	bf00      	nop
 80161a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80161aa:	bc08      	pop	{r3}
 80161ac:	469e      	mov	lr, r3
 80161ae:	4770      	bx	lr

080161b0 <_fini>:
 80161b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80161b2:	bf00      	nop
 80161b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80161b6:	bc08      	pop	{r3}
 80161b8:	469e      	mov	lr, r3
 80161ba:	4770      	bx	lr
