Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Mar  4 22:47:17 2021
| Host         : BENMELNICKBB53 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file project3_frame_timing_summary_routed.rpt -pb project3_frame_timing_summary_routed.pb -rpx project3_frame_timing_summary_routed.rpx -warn_on_violation
| Design       : project3_frame
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (18)
7. checking multiple_clock (9047)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (9047)
---------------------------------
 There are 9047 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.197        0.000                      0                83262        0.028        0.000                      0                83262        3.000        0.000                       0                  9053  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLOCK_50                {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 10.000}     20.000          50.000          
  clk_out1_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLOCK_50                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          0.197        0.000                      0                83262        0.103        0.000                      0                83262        3.750        0.000                       0                  9049  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               8.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        5.318        0.000                      0                83262        0.103        0.000                      0                83262        8.750        0.000                       0                  9049  
  clkfbout_clk_wiz_0_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.197        0.000                      0                83262        0.028        0.000                      0                83262  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.197        0.000                      0                83262        0.028        0.000                      0                83262  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLOCK_50
  To Clock:  CLOCK_50

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLOCK_50
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK_50 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_9984_10239_18_18/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.027ns  (logic 0.456ns (5.052%)  route 8.571ns (94.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.829    -0.887    my_AGEX_stage/clk_out1
    SLICE_X51Y110        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y110        FDCE (Prop_fdce_C_Q)         0.456    -0.431 r  my_AGEX_stage/AGEX_latch_reg[29]/Q
                         net (fo=256, routed)         8.571     8.140    my_MEM_stage/dmem_reg_9984_10239_18_18/D
    SLICE_X82Y146        RAMS64E                                      r  my_MEM_stage/dmem_reg_9984_10239_18_18/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.720     8.551    my_MEM_stage/dmem_reg_9984_10239_18_18/WCLK
    SLICE_X82Y146        RAMS64E                                      r  my_MEM_stage/dmem_reg_9984_10239_18_18/RAMS64E_A/CLK
                         clock pessimism              0.584     9.136    
                         clock uncertainty           -0.074     9.061    
    SLICE_X82Y146        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725     8.336    my_MEM_stage/dmem_reg_9984_10239_18_18/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          8.336    
                         arrival time                          -8.140    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.317ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_11776_12031_18_18/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.907ns  (logic 0.456ns (5.120%)  route 8.451ns (94.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.829    -0.887    my_AGEX_stage/clk_out1
    SLICE_X51Y110        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y110        FDCE (Prop_fdce_C_Q)         0.456    -0.431 r  my_AGEX_stage/AGEX_latch_reg[29]/Q
                         net (fo=256, routed)         8.451     8.020    my_MEM_stage/dmem_reg_11776_12031_18_18/D
    SLICE_X82Y144        RAMS64E                                      r  my_MEM_stage/dmem_reg_11776_12031_18_18/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.720     8.551    my_MEM_stage/dmem_reg_11776_12031_18_18/WCLK
    SLICE_X82Y144        RAMS64E                                      r  my_MEM_stage/dmem_reg_11776_12031_18_18/RAMS64E_A/CLK
                         clock pessimism              0.584     9.136    
                         clock uncertainty           -0.074     9.061    
    SLICE_X82Y144        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725     8.336    my_MEM_stage/dmem_reg_11776_12031_18_18/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          8.336    
                         arrival time                          -8.020    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_DE_stage/regs_reg[4][25]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 0.743ns (17.707%)  route 3.453ns (82.293%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 3.535 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.995ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.721    -0.995    my_MEM_stage/clk_out1
    SLICE_X87Y91         FDCE                                         r  my_MEM_stage/MEM_latch_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y91         FDCE (Prop_fdce_C_Q)         0.419    -0.576 r  my_MEM_stage/MEM_latch_reg[8]/Q
                         net (fo=12, routed)          1.279     0.703    my_DE_stage/regs_reg[15][31]_0[4]
    SLICE_X87Y90         LUT5 (Prop_lut5_I0_O)        0.324     1.027 r  my_DE_stage/regs_reg[4]0/O
                         net (fo=32, routed)          2.174     3.201    my_DE_stage/regs_reg[4]0_n_0
    SLICE_X59Y116        FDCE                                         r  my_DE_stage/regs_reg[4][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.704     3.535    my_DE_stage/clk_out1
    SLICE_X59Y116        FDCE                                         r  my_DE_stage/regs_reg[4][25]/C  (IS_INVERTED)
                         clock pessimism              0.466     4.002    
                         clock uncertainty           -0.074     3.927    
    SLICE_X59Y116        FDCE (Setup_fdce_C_CE)      -0.410     3.517    my_DE_stage/regs_reg[4][25]
  -------------------------------------------------------------------
                         required time                          3.517    
                         arrival time                          -3.201    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_9216_9471_18_18/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.886ns  (logic 0.456ns (5.132%)  route 8.430ns (94.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.829    -0.887    my_AGEX_stage/clk_out1
    SLICE_X51Y110        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y110        FDCE (Prop_fdce_C_Q)         0.456    -0.431 r  my_AGEX_stage/AGEX_latch_reg[29]/Q
                         net (fo=256, routed)         8.430     7.999    my_MEM_stage/dmem_reg_9216_9471_18_18/D
    SLICE_X82Y147        RAMS64E                                      r  my_MEM_stage/dmem_reg_9216_9471_18_18/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.721     8.552    my_MEM_stage/dmem_reg_9216_9471_18_18/WCLK
    SLICE_X82Y147        RAMS64E                                      r  my_MEM_stage/dmem_reg_9216_9471_18_18/RAMS64E_A/CLK
                         clock pessimism              0.584     9.137    
                         clock uncertainty           -0.074     9.062    
    SLICE_X82Y147        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725     8.337    my_MEM_stage/dmem_reg_9216_9471_18_18/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          8.337    
                         arrival time                          -7.999    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.350ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_8704_8959_18_18/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.875ns  (logic 0.456ns (5.138%)  route 8.419ns (94.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.829    -0.887    my_AGEX_stage/clk_out1
    SLICE_X51Y110        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y110        FDCE (Prop_fdce_C_Q)         0.456    -0.431 r  my_AGEX_stage/AGEX_latch_reg[29]/Q
                         net (fo=256, routed)         8.419     7.987    my_MEM_stage/dmem_reg_8704_8959_18_18/D
    SLICE_X86Y148        RAMS64E                                      r  my_MEM_stage/dmem_reg_8704_8959_18_18/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.721     8.552    my_MEM_stage/dmem_reg_8704_8959_18_18/WCLK
    SLICE_X86Y148        RAMS64E                                      r  my_MEM_stage/dmem_reg_8704_8959_18_18/RAMS64E_A/CLK
                         clock pessimism              0.584     9.137    
                         clock uncertainty           -0.074     9.062    
    SLICE_X86Y148        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725     8.337    my_MEM_stage/dmem_reg_8704_8959_18_18/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          8.337    
                         arrival time                          -7.987    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.372ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_DE_stage/regs_reg[1][30]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.294ns  (logic 0.715ns (16.652%)  route 3.579ns (83.348%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 3.480 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.995ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.721    -0.995    my_MEM_stage/clk_out1
    SLICE_X87Y91         FDCE                                         r  my_MEM_stage/MEM_latch_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y91         FDCE (Prop_fdce_C_Q)         0.419    -0.576 r  my_MEM_stage/MEM_latch_reg[8]/Q
                         net (fo=12, routed)          1.279     0.703    my_DE_stage/regs_reg[15][31]_0[4]
    SLICE_X87Y90         LUT5 (Prop_lut5_I0_O)        0.296     0.999 r  my_DE_stage/regs_reg[1]0/O
                         net (fo=32, routed)          2.300     3.299    my_DE_stage/regs_reg[1]0_n_0
    SLICE_X48Y110        FDCE                                         r  my_DE_stage/regs_reg[1][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.649     3.480    my_DE_stage/clk_out1
    SLICE_X48Y110        FDCE                                         r  my_DE_stage/regs_reg[1][30]/C  (IS_INVERTED)
                         clock pessimism              0.466     3.947    
                         clock uncertainty           -0.074     3.872    
    SLICE_X48Y110        FDCE (Setup_fdce_C_CE)      -0.202     3.670    my_DE_stage/regs_reg[1][30]
  -------------------------------------------------------------------
                         required time                          3.670    
                         arrival time                          -3.299    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_DE_stage/regs_reg[1][16]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.278ns  (logic 0.715ns (16.715%)  route 3.563ns (83.285%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 3.472 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.995ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.721    -0.995    my_MEM_stage/clk_out1
    SLICE_X87Y91         FDCE                                         r  my_MEM_stage/MEM_latch_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y91         FDCE (Prop_fdce_C_Q)         0.419    -0.576 r  my_MEM_stage/MEM_latch_reg[8]/Q
                         net (fo=12, routed)          1.279     0.703    my_DE_stage/regs_reg[15][31]_0[4]
    SLICE_X87Y90         LUT5 (Prop_lut5_I0_O)        0.296     0.999 r  my_DE_stage/regs_reg[1]0/O
                         net (fo=32, routed)          2.283     3.282    my_DE_stage/regs_reg[1]0_n_0
    SLICE_X52Y101        FDCE                                         r  my_DE_stage/regs_reg[1][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.641     3.472    my_DE_stage/clk_out1
    SLICE_X52Y101        FDCE                                         r  my_DE_stage/regs_reg[1][16]/C  (IS_INVERTED)
                         clock pessimism              0.466     3.939    
                         clock uncertainty           -0.074     3.864    
    SLICE_X52Y101        FDCE (Setup_fdce_C_CE)      -0.202     3.662    my_DE_stage/regs_reg[1][16]
  -------------------------------------------------------------------
                         required time                          3.662    
                         arrival time                          -3.282    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_DE_stage/regs_reg[1][23]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.278ns  (logic 0.715ns (16.715%)  route 3.563ns (83.285%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 3.472 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.995ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.721    -0.995    my_MEM_stage/clk_out1
    SLICE_X87Y91         FDCE                                         r  my_MEM_stage/MEM_latch_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y91         FDCE (Prop_fdce_C_Q)         0.419    -0.576 r  my_MEM_stage/MEM_latch_reg[8]/Q
                         net (fo=12, routed)          1.279     0.703    my_DE_stage/regs_reg[15][31]_0[4]
    SLICE_X87Y90         LUT5 (Prop_lut5_I0_O)        0.296     0.999 r  my_DE_stage/regs_reg[1]0/O
                         net (fo=32, routed)          2.283     3.282    my_DE_stage/regs_reg[1]0_n_0
    SLICE_X52Y101        FDCE                                         r  my_DE_stage/regs_reg[1][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.641     3.472    my_DE_stage/clk_out1
    SLICE_X52Y101        FDCE                                         r  my_DE_stage/regs_reg[1][23]/C  (IS_INVERTED)
                         clock pessimism              0.466     3.939    
                         clock uncertainty           -0.074     3.864    
    SLICE_X52Y101        FDCE (Setup_fdce_C_CE)      -0.202     3.662    my_DE_stage/regs_reg[1][23]
  -------------------------------------------------------------------
                         required time                          3.662    
                         arrival time                          -3.282    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.381ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_DE_stage/regs_reg[4][26]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.079ns  (logic 0.743ns (18.216%)  route 3.336ns (81.784%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 3.482 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.995ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.721    -0.995    my_MEM_stage/clk_out1
    SLICE_X87Y91         FDCE                                         r  my_MEM_stage/MEM_latch_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y91         FDCE (Prop_fdce_C_Q)         0.419    -0.576 r  my_MEM_stage/MEM_latch_reg[8]/Q
                         net (fo=12, routed)          1.279     0.703    my_DE_stage/regs_reg[15][31]_0[4]
    SLICE_X87Y90         LUT5 (Prop_lut5_I0_O)        0.324     1.027 r  my_DE_stage/regs_reg[4]0/O
                         net (fo=32, routed)          2.057     3.084    my_DE_stage/regs_reg[4]0_n_0
    SLICE_X45Y107        FDCE                                         r  my_DE_stage/regs_reg[4][26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.651     3.482    my_DE_stage/clk_out1
    SLICE_X45Y107        FDCE                                         r  my_DE_stage/regs_reg[4][26]/C  (IS_INVERTED)
                         clock pessimism              0.466     3.949    
                         clock uncertainty           -0.074     3.874    
    SLICE_X45Y107        FDCE (Setup_fdce_C_CE)      -0.410     3.464    my_DE_stage/regs_reg[4][26]
  -------------------------------------------------------------------
                         required time                          3.464    
                         arrival time                          -3.084    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.423ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_DE_stage/regs_reg[1][20]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 0.715ns (16.842%)  route 3.530ns (83.158%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 3.483 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.995ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.721    -0.995    my_MEM_stage/clk_out1
    SLICE_X87Y91         FDCE                                         r  my_MEM_stage/MEM_latch_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y91         FDCE (Prop_fdce_C_Q)         0.419    -0.576 r  my_MEM_stage/MEM_latch_reg[8]/Q
                         net (fo=12, routed)          1.279     0.703    my_DE_stage/regs_reg[15][31]_0[4]
    SLICE_X87Y90         LUT5 (Prop_lut5_I0_O)        0.296     0.999 r  my_DE_stage/regs_reg[1]0/O
                         net (fo=32, routed)          2.251     3.250    my_DE_stage/regs_reg[1]0_n_0
    SLICE_X47Y106        FDCE                                         r  my_DE_stage/regs_reg[1][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.652     3.483    my_DE_stage/clk_out1
    SLICE_X47Y106        FDCE                                         r  my_DE_stage/regs_reg[1][20]/C  (IS_INVERTED)
                         clock pessimism              0.466     3.950    
                         clock uncertainty           -0.074     3.875    
    SLICE_X47Y106        FDCE (Setup_fdce_C_CE)      -0.202     3.673    my_DE_stage/regs_reg[1][20]
  -------------------------------------------------------------------
                         required time                          3.673    
                         arrival time                          -3.250    
  -------------------------------------------------------------------
                         slack                                  0.423    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_7936_8191_16_16/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.714%)  route 0.122ns (46.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.635    -0.596    my_AGEX_stage/clk_out1
    SLICE_X53Y102        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  my_AGEX_stage/AGEX_latch_reg[27]/Q
                         net (fo=256, routed)         0.122    -0.334    my_MEM_stage/dmem_reg_7936_8191_16_16/D
    SLICE_X50Y102        RAMS64E                                      r  my_MEM_stage/dmem_reg_7936_8191_16_16/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.907    -0.833    my_MEM_stage/dmem_reg_7936_8191_16_16/WCLK
    SLICE_X50Y102        RAMS64E                                      r  my_MEM_stage/dmem_reg_7936_8191_16_16/RAMS64E_D/CLK
                         clock pessimism              0.253    -0.580    
    SLICE_X50Y102        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.436    my_MEM_stage/dmem_reg_7936_8191_16_16/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_2048_2303_21_21/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.143%)  route 0.171ns (54.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.661    -0.570    my_AGEX_stage/clk_out1
    SLICE_X63Y105        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  my_AGEX_stage/AGEX_latch_reg[32]/Q
                         net (fo=256, routed)         0.171    -0.258    my_MEM_stage/dmem_reg_2048_2303_21_21/D
    SLICE_X66Y107        RAMS64E                                      r  my_MEM_stage/dmem_reg_2048_2303_21_21/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.933    -0.807    my_MEM_stage/dmem_reg_2048_2303_21_21/WCLK
    SLICE_X66Y107        RAMS64E                                      r  my_MEM_stage/dmem_reg_2048_2303_21_21/RAMS64E_D/CLK
                         clock pessimism              0.271    -0.536    
    SLICE_X66Y107        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.392    my_MEM_stage/dmem_reg_2048_2303_21_21/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_7936_8191_16_16/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.714%)  route 0.122ns (46.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.635    -0.596    my_AGEX_stage/clk_out1
    SLICE_X53Y102        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  my_AGEX_stage/AGEX_latch_reg[27]/Q
                         net (fo=256, routed)         0.122    -0.334    my_MEM_stage/dmem_reg_7936_8191_16_16/D
    SLICE_X50Y102        RAMS64E                                      r  my_MEM_stage/dmem_reg_7936_8191_16_16/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.907    -0.833    my_MEM_stage/dmem_reg_7936_8191_16_16/WCLK
    SLICE_X50Y102        RAMS64E                                      r  my_MEM_stage/dmem_reg_7936_8191_16_16/RAMS64E_B/CLK
                         clock pessimism              0.253    -0.580    
    SLICE_X50Y102        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.105    -0.475    my_MEM_stage/dmem_reg_7936_8191_16_16/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_7936_8191_16_16/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.714%)  route 0.122ns (46.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.635    -0.596    my_AGEX_stage/clk_out1
    SLICE_X53Y102        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  my_AGEX_stage/AGEX_latch_reg[27]/Q
                         net (fo=256, routed)         0.122    -0.334    my_MEM_stage/dmem_reg_7936_8191_16_16/D
    SLICE_X50Y102        RAMS64E                                      r  my_MEM_stage/dmem_reg_7936_8191_16_16/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.907    -0.833    my_MEM_stage/dmem_reg_7936_8191_16_16/WCLK
    SLICE_X50Y102        RAMS64E                                      r  my_MEM_stage/dmem_reg_7936_8191_16_16/RAMS64E_C/CLK
                         clock pessimism              0.253    -0.580    
    SLICE_X50Y102        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.101    -0.479    my_MEM_stage/dmem_reg_7936_8191_16_16/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_0_255_13_13/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.289%)  route 0.170ns (54.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.576    -0.655    my_AGEX_stage/clk_out1
    SLICE_X64Y87         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.514 r  my_AGEX_stage/AGEX_latch_reg[24]/Q
                         net (fo=256, routed)         0.170    -0.344    my_MEM_stage/dmem_reg_0_255_13_13/D
    SLICE_X66Y87         RAMS64E                                      r  my_MEM_stage/dmem_reg_0_255_13_13/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.844    -0.896    my_MEM_stage/dmem_reg_0_255_13_13/WCLK
    SLICE_X66Y87         RAMS64E                                      r  my_MEM_stage/dmem_reg_0_255_13_13/RAMS64E_D/CLK
                         clock pessimism              0.255    -0.640    
    SLICE_X66Y87         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.496    my_MEM_stage/dmem_reg_0_255_13_13/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_4096_4351_28_28/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.144%)  route 0.202ns (58.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.662    -0.569    my_AGEX_stage/clk_out1
    SLICE_X61Y102        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  my_AGEX_stage/AGEX_latch_reg[39]/Q
                         net (fo=256, routed)         0.202    -0.226    my_MEM_stage/dmem_reg_4096_4351_28_28/D
    SLICE_X54Y102        RAMS64E                                      r  my_MEM_stage/dmem_reg_4096_4351_28_28/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.932    -0.808    my_MEM_stage/dmem_reg_4096_4351_28_28/WCLK
    SLICE_X54Y102        RAMS64E                                      r  my_MEM_stage/dmem_reg_4096_4351_28_28/RAMS64E_D/CLK
                         clock pessimism              0.271    -0.537    
    SLICE_X54Y102        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.393    my_MEM_stage/dmem_reg_4096_4351_28_28/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[12]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_5888_6143_1_1/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.141ns (23.776%)  route 0.452ns (76.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.601    -0.630    my_AGEX_stage/clk_out1
    SLICE_X101Y68        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[12]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y68        FDCE (Prop_fdce_C_Q)         0.141    -0.489 r  my_AGEX_stage/AGEX_latch_reg[12]_rep/Q
                         net (fo=128, routed)         0.452    -0.037    my_MEM_stage/dmem_reg_5888_6143_1_1/D
    SLICE_X96Y43         RAMS64E                                      r  my_MEM_stage/dmem_reg_5888_6143_1_1/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.883    -0.857    my_MEM_stage/dmem_reg_5888_6143_1_1/WCLK
    SLICE_X96Y43         RAMS64E                                      r  my_MEM_stage/dmem_reg_5888_6143_1_1/RAMS64E_D/CLK
                         clock pessimism              0.509    -0.348    
    SLICE_X96Y43         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.204    my_MEM_stage/dmem_reg_5888_6143_1_1/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 my_FE_stage/FE_latch_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_DE_stage/DE_latch_reg[149]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.662    -0.569    my_FE_stage/clk_out1
    SLICE_X64Y100        FDCE                                         r  my_FE_stage/FE_latch_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  my_FE_stage/FE_latch_reg[30]/Q
                         net (fo=1, routed)           0.086    -0.342    my_FE_stage/FE_latch_out[30]
    SLICE_X65Y100        LUT2 (Prop_lut2_I0_O)        0.045    -0.297 r  my_FE_stage/DE_latch[149]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    my_DE_stage/DE_latch_reg[154]_0[49]
    SLICE_X65Y100        FDCE                                         r  my_DE_stage/DE_latch_reg[149]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.935    -0.805    my_DE_stage/clk_out1
    SLICE_X65Y100        FDCE                                         r  my_DE_stage/DE_latch_reg[149]/C
                         clock pessimism              0.249    -0.556    
    SLICE_X65Y100        FDCE (Hold_fdce_C_D)         0.091    -0.465    my_DE_stage/DE_latch_reg[149]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 my_FE_stage/FE_latch_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_DE_stage/DE_latch_reg[152]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.190ns (66.003%)  route 0.098ns (33.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.662    -0.569    my_FE_stage/clk_out1
    SLICE_X61Y100        FDCE                                         r  my_FE_stage/FE_latch_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  my_FE_stage/FE_latch_reg[33]/Q
                         net (fo=1, routed)           0.098    -0.330    my_FE_stage/FE_latch_out[33]
    SLICE_X60Y100        LUT2 (Prop_lut2_I0_O)        0.049    -0.281 r  my_FE_stage/DE_latch[152]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    my_DE_stage/DE_latch_reg[154]_0[52]
    SLICE_X60Y100        FDCE                                         r  my_DE_stage/DE_latch_reg[152]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.935    -0.805    my_DE_stage/clk_out1
    SLICE_X60Y100        FDCE                                         r  my_DE_stage/DE_latch_reg[152]/C
                         clock pessimism              0.249    -0.556    
    SLICE_X60Y100        FDCE (Hold_fdce_C_D)         0.107    -0.449    my_DE_stage/DE_latch_reg[152]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[46]_replica_6/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_9216_9471_14_14/RAMS64E_A/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.141ns (28.683%)  route 0.351ns (71.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.597    -0.634    my_AGEX_stage/clk_out1
    SLICE_X95Y78         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[46]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.493 r  my_AGEX_stage/AGEX_latch_reg[46]_replica_6/Q
                         net (fo=884, routed)         0.351    -0.143    my_MEM_stage/dmem_reg_9216_9471_14_14/A1
    SLICE_X94Y78         RAMS64E                                      r  my_MEM_stage/dmem_reg_9216_9471_14_14/RAMS64E_A/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.865    -0.875    my_MEM_stage/dmem_reg_9216_9471_14_14/WCLK
    SLICE_X94Y78         RAMS64E                                      r  my_MEM_stage/dmem_reg_9216_9471_14_14/RAMS64E_A/CLK
                         clock pessimism              0.253    -0.621    
    SLICE_X94Y78         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.312    my_MEM_stage/dmem_reg_9216_9471_14_14/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { my_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   my_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X59Y93     my_AGEX_stage/AGEX_latch_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X83Y75     my_AGEX_stage/AGEX_latch_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X64Y75     my_AGEX_stage/AGEX_latch_reg[11]_rep/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X101Y70    my_AGEX_stage/AGEX_latch_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X101Y68    my_AGEX_stage/AGEX_latch_reg[12]_rep/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X93Y79     my_AGEX_stage/AGEX_latch_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X88Y61     my_AGEX_stage/AGEX_latch_reg[13]_rep/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X95Y87     my_AGEX_stage/AGEX_latch_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X98Y84     my_MEM_stage/dmem_reg_11520_11775_3_3/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X98Y84     my_MEM_stage/dmem_reg_11520_11775_3_3/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X112Y95    my_MEM_stage/dmem_reg_14592_14847_31_31/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X112Y95    my_MEM_stage/dmem_reg_14592_14847_31_31/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X112Y95    my_MEM_stage/dmem_reg_14592_14847_31_31/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X66Y107    my_MEM_stage/dmem_reg_2048_2303_21_21/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X66Y107    my_MEM_stage/dmem_reg_2048_2303_21_21/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X108Y99    my_MEM_stage/dmem_reg_2816_3071_31_31/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X108Y99    my_MEM_stage/dmem_reg_2816_3071_31_31/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X108Y99    my_MEM_stage/dmem_reg_2816_3071_31_31/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X100Y103   my_MEM_stage/dmem_reg_10496_10751_21_21/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X100Y103   my_MEM_stage/dmem_reg_10496_10751_21_21/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X100Y103   my_MEM_stage/dmem_reg_10496_10751_21_21/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X100Y103   my_MEM_stage/dmem_reg_10496_10751_21_21/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y54     my_MEM_stage/dmem_reg_12800_13055_11_11/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X98Y79     my_MEM_stage/dmem_reg_12800_13055_12_12/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X98Y79     my_MEM_stage/dmem_reg_12800_13055_12_12/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X98Y79     my_MEM_stage/dmem_reg_12800_13055_12_12/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X98Y79     my_MEM_stage/dmem_reg_12800_13055_12_12/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X92Y92     my_MEM_stage/dmem_reg_2048_2303_22_22/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { my_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   my_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLOCK_50 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         10.000      8.000      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         10.000      8.000      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         10.000      8.000      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         10.000      8.000      MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.318ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.318ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[4][25]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 0.743ns (17.707%)  route 3.453ns (82.293%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 8.535 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.995ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.721    -0.995    my_MEM_stage/clk_out1
    SLICE_X87Y91         FDCE                                         r  my_MEM_stage/MEM_latch_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y91         FDCE (Prop_fdce_C_Q)         0.419    -0.576 r  my_MEM_stage/MEM_latch_reg[8]/Q
                         net (fo=12, routed)          1.279     0.703    my_DE_stage/regs_reg[15][31]_0[4]
    SLICE_X87Y90         LUT5 (Prop_lut5_I0_O)        0.324     1.027 r  my_DE_stage/regs_reg[4]0/O
                         net (fo=32, routed)          2.174     3.201    my_DE_stage/regs_reg[4]0_n_0
    SLICE_X59Y116        FDCE                                         r  my_DE_stage/regs_reg[4][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.704     8.535    my_DE_stage/clk_out1
    SLICE_X59Y116        FDCE                                         r  my_DE_stage/regs_reg[4][25]/C  (IS_INVERTED)
                         clock pessimism              0.466     9.002    
                         clock uncertainty           -0.074     8.928    
    SLICE_X59Y116        FDCE (Setup_fdce_C_CE)      -0.410     8.518    my_DE_stage/regs_reg[4][25]
  -------------------------------------------------------------------
                         required time                          8.518    
                         arrival time                          -3.201    
  -------------------------------------------------------------------
                         slack                                  5.318    

Slack (MET) :             5.373ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[1][30]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.294ns  (logic 0.715ns (16.652%)  route 3.579ns (83.348%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 8.480 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.995ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.721    -0.995    my_MEM_stage/clk_out1
    SLICE_X87Y91         FDCE                                         r  my_MEM_stage/MEM_latch_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y91         FDCE (Prop_fdce_C_Q)         0.419    -0.576 r  my_MEM_stage/MEM_latch_reg[8]/Q
                         net (fo=12, routed)          1.279     0.703    my_DE_stage/regs_reg[15][31]_0[4]
    SLICE_X87Y90         LUT5 (Prop_lut5_I0_O)        0.296     0.999 r  my_DE_stage/regs_reg[1]0/O
                         net (fo=32, routed)          2.300     3.299    my_DE_stage/regs_reg[1]0_n_0
    SLICE_X48Y110        FDCE                                         r  my_DE_stage/regs_reg[1][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.649     8.480    my_DE_stage/clk_out1
    SLICE_X48Y110        FDCE                                         r  my_DE_stage/regs_reg[1][30]/C  (IS_INVERTED)
                         clock pessimism              0.466     8.947    
                         clock uncertainty           -0.074     8.873    
    SLICE_X48Y110        FDCE (Setup_fdce_C_CE)      -0.202     8.671    my_DE_stage/regs_reg[1][30]
  -------------------------------------------------------------------
                         required time                          8.671    
                         arrival time                          -3.299    
  -------------------------------------------------------------------
                         slack                                  5.373    

Slack (MET) :             5.381ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[1][16]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.278ns  (logic 0.715ns (16.715%)  route 3.563ns (83.285%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 8.472 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.995ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.721    -0.995    my_MEM_stage/clk_out1
    SLICE_X87Y91         FDCE                                         r  my_MEM_stage/MEM_latch_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y91         FDCE (Prop_fdce_C_Q)         0.419    -0.576 r  my_MEM_stage/MEM_latch_reg[8]/Q
                         net (fo=12, routed)          1.279     0.703    my_DE_stage/regs_reg[15][31]_0[4]
    SLICE_X87Y90         LUT5 (Prop_lut5_I0_O)        0.296     0.999 r  my_DE_stage/regs_reg[1]0/O
                         net (fo=32, routed)          2.283     3.282    my_DE_stage/regs_reg[1]0_n_0
    SLICE_X52Y101        FDCE                                         r  my_DE_stage/regs_reg[1][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.641     8.472    my_DE_stage/clk_out1
    SLICE_X52Y101        FDCE                                         r  my_DE_stage/regs_reg[1][16]/C  (IS_INVERTED)
                         clock pessimism              0.466     8.939    
                         clock uncertainty           -0.074     8.865    
    SLICE_X52Y101        FDCE (Setup_fdce_C_CE)      -0.202     8.663    my_DE_stage/regs_reg[1][16]
  -------------------------------------------------------------------
                         required time                          8.663    
                         arrival time                          -3.282    
  -------------------------------------------------------------------
                         slack                                  5.381    

Slack (MET) :             5.381ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[1][23]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.278ns  (logic 0.715ns (16.715%)  route 3.563ns (83.285%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 8.472 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.995ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.721    -0.995    my_MEM_stage/clk_out1
    SLICE_X87Y91         FDCE                                         r  my_MEM_stage/MEM_latch_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y91         FDCE (Prop_fdce_C_Q)         0.419    -0.576 r  my_MEM_stage/MEM_latch_reg[8]/Q
                         net (fo=12, routed)          1.279     0.703    my_DE_stage/regs_reg[15][31]_0[4]
    SLICE_X87Y90         LUT5 (Prop_lut5_I0_O)        0.296     0.999 r  my_DE_stage/regs_reg[1]0/O
                         net (fo=32, routed)          2.283     3.282    my_DE_stage/regs_reg[1]0_n_0
    SLICE_X52Y101        FDCE                                         r  my_DE_stage/regs_reg[1][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.641     8.472    my_DE_stage/clk_out1
    SLICE_X52Y101        FDCE                                         r  my_DE_stage/regs_reg[1][23]/C  (IS_INVERTED)
                         clock pessimism              0.466     8.939    
                         clock uncertainty           -0.074     8.865    
    SLICE_X52Y101        FDCE (Setup_fdce_C_CE)      -0.202     8.663    my_DE_stage/regs_reg[1][23]
  -------------------------------------------------------------------
                         required time                          8.663    
                         arrival time                          -3.282    
  -------------------------------------------------------------------
                         slack                                  5.381    

Slack (MET) :             5.382ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[4][26]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.079ns  (logic 0.743ns (18.216%)  route 3.336ns (81.784%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 8.482 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.995ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.721    -0.995    my_MEM_stage/clk_out1
    SLICE_X87Y91         FDCE                                         r  my_MEM_stage/MEM_latch_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y91         FDCE (Prop_fdce_C_Q)         0.419    -0.576 r  my_MEM_stage/MEM_latch_reg[8]/Q
                         net (fo=12, routed)          1.279     0.703    my_DE_stage/regs_reg[15][31]_0[4]
    SLICE_X87Y90         LUT5 (Prop_lut5_I0_O)        0.324     1.027 r  my_DE_stage/regs_reg[4]0/O
                         net (fo=32, routed)          2.057     3.084    my_DE_stage/regs_reg[4]0_n_0
    SLICE_X45Y107        FDCE                                         r  my_DE_stage/regs_reg[4][26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.651     8.482    my_DE_stage/clk_out1
    SLICE_X45Y107        FDCE                                         r  my_DE_stage/regs_reg[4][26]/C  (IS_INVERTED)
                         clock pessimism              0.466     8.949    
                         clock uncertainty           -0.074     8.875    
    SLICE_X45Y107        FDCE (Setup_fdce_C_CE)      -0.410     8.465    my_DE_stage/regs_reg[4][26]
  -------------------------------------------------------------------
                         required time                          8.465    
                         arrival time                          -3.084    
  -------------------------------------------------------------------
                         slack                                  5.382    

Slack (MET) :             5.424ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[1][20]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 0.715ns (16.842%)  route 3.530ns (83.158%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.995ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.721    -0.995    my_MEM_stage/clk_out1
    SLICE_X87Y91         FDCE                                         r  my_MEM_stage/MEM_latch_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y91         FDCE (Prop_fdce_C_Q)         0.419    -0.576 r  my_MEM_stage/MEM_latch_reg[8]/Q
                         net (fo=12, routed)          1.279     0.703    my_DE_stage/regs_reg[15][31]_0[4]
    SLICE_X87Y90         LUT5 (Prop_lut5_I0_O)        0.296     0.999 r  my_DE_stage/regs_reg[1]0/O
                         net (fo=32, routed)          2.251     3.250    my_DE_stage/regs_reg[1]0_n_0
    SLICE_X47Y106        FDCE                                         r  my_DE_stage/regs_reg[1][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.652     8.483    my_DE_stage/clk_out1
    SLICE_X47Y106        FDCE                                         r  my_DE_stage/regs_reg[1][20]/C  (IS_INVERTED)
                         clock pessimism              0.466     8.950    
                         clock uncertainty           -0.074     8.876    
    SLICE_X47Y106        FDCE (Setup_fdce_C_CE)      -0.202     8.674    my_DE_stage/regs_reg[1][20]
  -------------------------------------------------------------------
                         required time                          8.674    
                         arrival time                          -3.250    
  -------------------------------------------------------------------
                         slack                                  5.424    

Slack (MET) :             5.424ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[1][26]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 0.715ns (16.842%)  route 3.530ns (83.158%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.995ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.721    -0.995    my_MEM_stage/clk_out1
    SLICE_X87Y91         FDCE                                         r  my_MEM_stage/MEM_latch_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y91         FDCE (Prop_fdce_C_Q)         0.419    -0.576 r  my_MEM_stage/MEM_latch_reg[8]/Q
                         net (fo=12, routed)          1.279     0.703    my_DE_stage/regs_reg[15][31]_0[4]
    SLICE_X87Y90         LUT5 (Prop_lut5_I0_O)        0.296     0.999 r  my_DE_stage/regs_reg[1]0/O
                         net (fo=32, routed)          2.251     3.250    my_DE_stage/regs_reg[1]0_n_0
    SLICE_X47Y106        FDCE                                         r  my_DE_stage/regs_reg[1][26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.652     8.483    my_DE_stage/clk_out1
    SLICE_X47Y106        FDCE                                         r  my_DE_stage/regs_reg[1][26]/C  (IS_INVERTED)
                         clock pessimism              0.466     8.950    
                         clock uncertainty           -0.074     8.876    
    SLICE_X47Y106        FDCE (Setup_fdce_C_CE)      -0.202     8.674    my_DE_stage/regs_reg[1][26]
  -------------------------------------------------------------------
                         required time                          8.674    
                         arrival time                          -3.250    
  -------------------------------------------------------------------
                         slack                                  5.424    

Slack (MET) :             5.472ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[4][23]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 0.743ns (18.680%)  route 3.234ns (81.320%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 8.471 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.995ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.721    -0.995    my_MEM_stage/clk_out1
    SLICE_X87Y91         FDCE                                         r  my_MEM_stage/MEM_latch_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y91         FDCE (Prop_fdce_C_Q)         0.419    -0.576 r  my_MEM_stage/MEM_latch_reg[8]/Q
                         net (fo=12, routed)          1.279     0.703    my_DE_stage/regs_reg[15][31]_0[4]
    SLICE_X87Y90         LUT5 (Prop_lut5_I0_O)        0.324     1.027 r  my_DE_stage/regs_reg[4]0/O
                         net (fo=32, routed)          1.955     2.982    my_DE_stage/regs_reg[4]0_n_0
    SLICE_X53Y104        FDCE                                         r  my_DE_stage/regs_reg[4][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.640     8.471    my_DE_stage/clk_out1
    SLICE_X53Y104        FDCE                                         r  my_DE_stage/regs_reg[4][23]/C  (IS_INVERTED)
                         clock pessimism              0.466     8.938    
                         clock uncertainty           -0.074     8.864    
    SLICE_X53Y104        FDCE (Setup_fdce_C_CE)      -0.410     8.454    my_DE_stage/regs_reg[4][23]
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                          -2.982    
  -------------------------------------------------------------------
                         slack                                  5.472    

Slack (MET) :             5.472ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[4][24]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 0.743ns (18.680%)  route 3.234ns (81.320%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 8.471 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.995ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.721    -0.995    my_MEM_stage/clk_out1
    SLICE_X87Y91         FDCE                                         r  my_MEM_stage/MEM_latch_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y91         FDCE (Prop_fdce_C_Q)         0.419    -0.576 r  my_MEM_stage/MEM_latch_reg[8]/Q
                         net (fo=12, routed)          1.279     0.703    my_DE_stage/regs_reg[15][31]_0[4]
    SLICE_X87Y90         LUT5 (Prop_lut5_I0_O)        0.324     1.027 r  my_DE_stage/regs_reg[4]0/O
                         net (fo=32, routed)          1.955     2.982    my_DE_stage/regs_reg[4]0_n_0
    SLICE_X53Y104        FDCE                                         r  my_DE_stage/regs_reg[4][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.640     8.471    my_DE_stage/clk_out1
    SLICE_X53Y104        FDCE                                         r  my_DE_stage/regs_reg[4][24]/C  (IS_INVERTED)
                         clock pessimism              0.466     8.938    
                         clock uncertainty           -0.074     8.864    
    SLICE_X53Y104        FDCE (Setup_fdce_C_CE)      -0.410     8.454    my_DE_stage/regs_reg[4][24]
  -------------------------------------------------------------------
                         required time                          8.454    
                         arrival time                          -2.982    
  -------------------------------------------------------------------
                         slack                                  5.472    

Slack (MET) :             5.542ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[4][19]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.903ns  (logic 0.743ns (19.036%)  route 3.160ns (80.964%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.533ns = ( 8.467 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.995ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.721    -0.995    my_MEM_stage/clk_out1
    SLICE_X87Y91         FDCE                                         r  my_MEM_stage/MEM_latch_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y91         FDCE (Prop_fdce_C_Q)         0.419    -0.576 r  my_MEM_stage/MEM_latch_reg[8]/Q
                         net (fo=12, routed)          1.279     0.703    my_DE_stage/regs_reg[15][31]_0[4]
    SLICE_X87Y90         LUT5 (Prop_lut5_I0_O)        0.324     1.027 r  my_DE_stage/regs_reg[4]0/O
                         net (fo=32, routed)          1.881     2.908    my_DE_stage/regs_reg[4]0_n_0
    SLICE_X51Y112        FDCE                                         r  my_DE_stage/regs_reg[4][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.636     8.467    my_DE_stage/clk_out1
    SLICE_X51Y112        FDCE                                         r  my_DE_stage/regs_reg[4][19]/C  (IS_INVERTED)
                         clock pessimism              0.466     8.934    
                         clock uncertainty           -0.074     8.860    
    SLICE_X51Y112        FDCE (Setup_fdce_C_CE)      -0.410     8.450    my_DE_stage/regs_reg[4][19]
  -------------------------------------------------------------------
                         required time                          8.450    
                         arrival time                          -2.908    
  -------------------------------------------------------------------
                         slack                                  5.542    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_7936_8191_16_16/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.714%)  route 0.122ns (46.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.635    -0.596    my_AGEX_stage/clk_out1
    SLICE_X53Y102        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  my_AGEX_stage/AGEX_latch_reg[27]/Q
                         net (fo=256, routed)         0.122    -0.334    my_MEM_stage/dmem_reg_7936_8191_16_16/D
    SLICE_X50Y102        RAMS64E                                      r  my_MEM_stage/dmem_reg_7936_8191_16_16/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.907    -0.833    my_MEM_stage/dmem_reg_7936_8191_16_16/WCLK
    SLICE_X50Y102        RAMS64E                                      r  my_MEM_stage/dmem_reg_7936_8191_16_16/RAMS64E_D/CLK
                         clock pessimism              0.253    -0.580    
    SLICE_X50Y102        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.436    my_MEM_stage/dmem_reg_7936_8191_16_16/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_2048_2303_21_21/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.143%)  route 0.171ns (54.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.661    -0.570    my_AGEX_stage/clk_out1
    SLICE_X63Y105        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  my_AGEX_stage/AGEX_latch_reg[32]/Q
                         net (fo=256, routed)         0.171    -0.258    my_MEM_stage/dmem_reg_2048_2303_21_21/D
    SLICE_X66Y107        RAMS64E                                      r  my_MEM_stage/dmem_reg_2048_2303_21_21/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.933    -0.807    my_MEM_stage/dmem_reg_2048_2303_21_21/WCLK
    SLICE_X66Y107        RAMS64E                                      r  my_MEM_stage/dmem_reg_2048_2303_21_21/RAMS64E_D/CLK
                         clock pessimism              0.271    -0.536    
    SLICE_X66Y107        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.392    my_MEM_stage/dmem_reg_2048_2303_21_21/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_7936_8191_16_16/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.714%)  route 0.122ns (46.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.635    -0.596    my_AGEX_stage/clk_out1
    SLICE_X53Y102        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  my_AGEX_stage/AGEX_latch_reg[27]/Q
                         net (fo=256, routed)         0.122    -0.334    my_MEM_stage/dmem_reg_7936_8191_16_16/D
    SLICE_X50Y102        RAMS64E                                      r  my_MEM_stage/dmem_reg_7936_8191_16_16/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.907    -0.833    my_MEM_stage/dmem_reg_7936_8191_16_16/WCLK
    SLICE_X50Y102        RAMS64E                                      r  my_MEM_stage/dmem_reg_7936_8191_16_16/RAMS64E_B/CLK
                         clock pessimism              0.253    -0.580    
    SLICE_X50Y102        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.105    -0.475    my_MEM_stage/dmem_reg_7936_8191_16_16/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_7936_8191_16_16/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.714%)  route 0.122ns (46.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.635    -0.596    my_AGEX_stage/clk_out1
    SLICE_X53Y102        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  my_AGEX_stage/AGEX_latch_reg[27]/Q
                         net (fo=256, routed)         0.122    -0.334    my_MEM_stage/dmem_reg_7936_8191_16_16/D
    SLICE_X50Y102        RAMS64E                                      r  my_MEM_stage/dmem_reg_7936_8191_16_16/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.907    -0.833    my_MEM_stage/dmem_reg_7936_8191_16_16/WCLK
    SLICE_X50Y102        RAMS64E                                      r  my_MEM_stage/dmem_reg_7936_8191_16_16/RAMS64E_C/CLK
                         clock pessimism              0.253    -0.580    
    SLICE_X50Y102        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.101    -0.479    my_MEM_stage/dmem_reg_7936_8191_16_16/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_0_255_13_13/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.289%)  route 0.170ns (54.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.576    -0.655    my_AGEX_stage/clk_out1
    SLICE_X64Y87         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.514 r  my_AGEX_stage/AGEX_latch_reg[24]/Q
                         net (fo=256, routed)         0.170    -0.344    my_MEM_stage/dmem_reg_0_255_13_13/D
    SLICE_X66Y87         RAMS64E                                      r  my_MEM_stage/dmem_reg_0_255_13_13/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.844    -0.896    my_MEM_stage/dmem_reg_0_255_13_13/WCLK
    SLICE_X66Y87         RAMS64E                                      r  my_MEM_stage/dmem_reg_0_255_13_13/RAMS64E_D/CLK
                         clock pessimism              0.255    -0.640    
    SLICE_X66Y87         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.496    my_MEM_stage/dmem_reg_0_255_13_13/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_4096_4351_28_28/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.144%)  route 0.202ns (58.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.662    -0.569    my_AGEX_stage/clk_out1
    SLICE_X61Y102        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  my_AGEX_stage/AGEX_latch_reg[39]/Q
                         net (fo=256, routed)         0.202    -0.226    my_MEM_stage/dmem_reg_4096_4351_28_28/D
    SLICE_X54Y102        RAMS64E                                      r  my_MEM_stage/dmem_reg_4096_4351_28_28/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.932    -0.808    my_MEM_stage/dmem_reg_4096_4351_28_28/WCLK
    SLICE_X54Y102        RAMS64E                                      r  my_MEM_stage/dmem_reg_4096_4351_28_28/RAMS64E_D/CLK
                         clock pessimism              0.271    -0.537    
    SLICE_X54Y102        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.393    my_MEM_stage/dmem_reg_4096_4351_28_28/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[12]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_5888_6143_1_1/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.141ns (23.776%)  route 0.452ns (76.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.601    -0.630    my_AGEX_stage/clk_out1
    SLICE_X101Y68        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[12]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y68        FDCE (Prop_fdce_C_Q)         0.141    -0.489 r  my_AGEX_stage/AGEX_latch_reg[12]_rep/Q
                         net (fo=128, routed)         0.452    -0.037    my_MEM_stage/dmem_reg_5888_6143_1_1/D
    SLICE_X96Y43         RAMS64E                                      r  my_MEM_stage/dmem_reg_5888_6143_1_1/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.883    -0.857    my_MEM_stage/dmem_reg_5888_6143_1_1/WCLK
    SLICE_X96Y43         RAMS64E                                      r  my_MEM_stage/dmem_reg_5888_6143_1_1/RAMS64E_D/CLK
                         clock pessimism              0.509    -0.348    
    SLICE_X96Y43         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.204    my_MEM_stage/dmem_reg_5888_6143_1_1/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.204    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 my_FE_stage/FE_latch_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/DE_latch_reg[149]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.662    -0.569    my_FE_stage/clk_out1
    SLICE_X64Y100        FDCE                                         r  my_FE_stage/FE_latch_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  my_FE_stage/FE_latch_reg[30]/Q
                         net (fo=1, routed)           0.086    -0.342    my_FE_stage/FE_latch_out[30]
    SLICE_X65Y100        LUT2 (Prop_lut2_I0_O)        0.045    -0.297 r  my_FE_stage/DE_latch[149]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    my_DE_stage/DE_latch_reg[154]_0[49]
    SLICE_X65Y100        FDCE                                         r  my_DE_stage/DE_latch_reg[149]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.935    -0.805    my_DE_stage/clk_out1
    SLICE_X65Y100        FDCE                                         r  my_DE_stage/DE_latch_reg[149]/C
                         clock pessimism              0.249    -0.556    
    SLICE_X65Y100        FDCE (Hold_fdce_C_D)         0.091    -0.465    my_DE_stage/DE_latch_reg[149]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 my_FE_stage/FE_latch_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/DE_latch_reg[152]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.190ns (66.003%)  route 0.098ns (33.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.662    -0.569    my_FE_stage/clk_out1
    SLICE_X61Y100        FDCE                                         r  my_FE_stage/FE_latch_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  my_FE_stage/FE_latch_reg[33]/Q
                         net (fo=1, routed)           0.098    -0.330    my_FE_stage/FE_latch_out[33]
    SLICE_X60Y100        LUT2 (Prop_lut2_I0_O)        0.049    -0.281 r  my_FE_stage/DE_latch[152]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    my_DE_stage/DE_latch_reg[154]_0[52]
    SLICE_X60Y100        FDCE                                         r  my_DE_stage/DE_latch_reg[152]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.935    -0.805    my_DE_stage/clk_out1
    SLICE_X60Y100        FDCE                                         r  my_DE_stage/DE_latch_reg[152]/C
                         clock pessimism              0.249    -0.556    
    SLICE_X60Y100        FDCE (Hold_fdce_C_D)         0.107    -0.449    my_DE_stage/DE_latch_reg[152]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[46]_replica_6/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_9216_9471_14_14/RAMS64E_A/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.141ns (28.683%)  route 0.351ns (71.317%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.875ns
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.597    -0.634    my_AGEX_stage/clk_out1
    SLICE_X95Y78         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[46]_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y78         FDCE (Prop_fdce_C_Q)         0.141    -0.493 r  my_AGEX_stage/AGEX_latch_reg[46]_replica_6/Q
                         net (fo=884, routed)         0.351    -0.143    my_MEM_stage/dmem_reg_9216_9471_14_14/A1
    SLICE_X94Y78         RAMS64E                                      r  my_MEM_stage/dmem_reg_9216_9471_14_14/RAMS64E_A/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.865    -0.875    my_MEM_stage/dmem_reg_9216_9471_14_14/WCLK
    SLICE_X94Y78         RAMS64E                                      r  my_MEM_stage/dmem_reg_9216_9471_14_14/RAMS64E_A/CLK
                         clock pessimism              0.253    -0.621    
    SLICE_X94Y78         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309    -0.312    my_MEM_stage/dmem_reg_9216_9471_14_14/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { my_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   my_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X59Y93     my_AGEX_stage/AGEX_latch_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X83Y75     my_AGEX_stage/AGEX_latch_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X64Y75     my_AGEX_stage/AGEX_latch_reg[11]_rep/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X101Y70    my_AGEX_stage/AGEX_latch_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X101Y68    my_AGEX_stage/AGEX_latch_reg[12]_rep/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X93Y79     my_AGEX_stage/AGEX_latch_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X88Y61     my_AGEX_stage/AGEX_latch_reg[13]_rep/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X95Y87     my_AGEX_stage/AGEX_latch_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X100Y103   my_MEM_stage/dmem_reg_10496_10751_21_21/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X100Y103   my_MEM_stage/dmem_reg_10496_10751_21_21/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X100Y103   my_MEM_stage/dmem_reg_10496_10751_21_21/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X100Y103   my_MEM_stage/dmem_reg_10496_10751_21_21/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X108Y89    my_MEM_stage/dmem_reg_11520_11775_31_31/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X108Y89    my_MEM_stage/dmem_reg_11520_11775_31_31/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X108Y89    my_MEM_stage/dmem_reg_11520_11775_31_31/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X108Y89    my_MEM_stage/dmem_reg_11520_11775_31_31/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X98Y84     my_MEM_stage/dmem_reg_11520_11775_3_3/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X98Y84     my_MEM_stage/dmem_reg_11520_11775_3_3/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X98Y79     my_MEM_stage/dmem_reg_12800_13055_12_12/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X98Y79     my_MEM_stage/dmem_reg_12800_13055_12_12/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X98Y79     my_MEM_stage/dmem_reg_12800_13055_12_12/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X98Y79     my_MEM_stage/dmem_reg_12800_13055_12_12/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X108Y119   my_MEM_stage/dmem_reg_13568_13823_22_22/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X108Y119   my_MEM_stage/dmem_reg_13568_13823_22_22/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X108Y119   my_MEM_stage/dmem_reg_13568_13823_22_22/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X108Y119   my_MEM_stage/dmem_reg_13568_13823_22_22/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X102Y81    my_MEM_stage/dmem_reg_15616_15871_12_12/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X102Y81    my_MEM_stage/dmem_reg_15616_15871_12_12/RAMS64E_B/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { my_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   my_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  my_clock/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_9984_10239_18_18/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.027ns  (logic 0.456ns (5.052%)  route 8.571ns (94.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.829    -0.887    my_AGEX_stage/clk_out1
    SLICE_X51Y110        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y110        FDCE (Prop_fdce_C_Q)         0.456    -0.431 r  my_AGEX_stage/AGEX_latch_reg[29]/Q
                         net (fo=256, routed)         8.571     8.140    my_MEM_stage/dmem_reg_9984_10239_18_18/D
    SLICE_X82Y146        RAMS64E                                      r  my_MEM_stage/dmem_reg_9984_10239_18_18/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.720     8.551    my_MEM_stage/dmem_reg_9984_10239_18_18/WCLK
    SLICE_X82Y146        RAMS64E                                      r  my_MEM_stage/dmem_reg_9984_10239_18_18/RAMS64E_A/CLK
                         clock pessimism              0.584     9.136    
                         clock uncertainty           -0.074     9.061    
    SLICE_X82Y146        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725     8.336    my_MEM_stage/dmem_reg_9984_10239_18_18/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          8.336    
                         arrival time                          -8.140    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.317ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_11776_12031_18_18/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.907ns  (logic 0.456ns (5.120%)  route 8.451ns (94.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 8.551 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.829    -0.887    my_AGEX_stage/clk_out1
    SLICE_X51Y110        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y110        FDCE (Prop_fdce_C_Q)         0.456    -0.431 r  my_AGEX_stage/AGEX_latch_reg[29]/Q
                         net (fo=256, routed)         8.451     8.020    my_MEM_stage/dmem_reg_11776_12031_18_18/D
    SLICE_X82Y144        RAMS64E                                      r  my_MEM_stage/dmem_reg_11776_12031_18_18/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.720     8.551    my_MEM_stage/dmem_reg_11776_12031_18_18/WCLK
    SLICE_X82Y144        RAMS64E                                      r  my_MEM_stage/dmem_reg_11776_12031_18_18/RAMS64E_A/CLK
                         clock pessimism              0.584     9.136    
                         clock uncertainty           -0.074     9.061    
    SLICE_X82Y144        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725     8.336    my_MEM_stage/dmem_reg_11776_12031_18_18/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          8.336    
                         arrival time                          -8.020    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[4][25]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.196ns  (logic 0.743ns (17.707%)  route 3.453ns (82.293%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 3.535 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.995ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.721    -0.995    my_MEM_stage/clk_out1
    SLICE_X87Y91         FDCE                                         r  my_MEM_stage/MEM_latch_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y91         FDCE (Prop_fdce_C_Q)         0.419    -0.576 r  my_MEM_stage/MEM_latch_reg[8]/Q
                         net (fo=12, routed)          1.279     0.703    my_DE_stage/regs_reg[15][31]_0[4]
    SLICE_X87Y90         LUT5 (Prop_lut5_I0_O)        0.324     1.027 r  my_DE_stage/regs_reg[4]0/O
                         net (fo=32, routed)          2.174     3.201    my_DE_stage/regs_reg[4]0_n_0
    SLICE_X59Y116        FDCE                                         r  my_DE_stage/regs_reg[4][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.704     3.535    my_DE_stage/clk_out1
    SLICE_X59Y116        FDCE                                         r  my_DE_stage/regs_reg[4][25]/C  (IS_INVERTED)
                         clock pessimism              0.466     4.002    
                         clock uncertainty           -0.074     3.927    
    SLICE_X59Y116        FDCE (Setup_fdce_C_CE)      -0.410     3.517    my_DE_stage/regs_reg[4][25]
  -------------------------------------------------------------------
                         required time                          3.517    
                         arrival time                          -3.201    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_9216_9471_18_18/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.886ns  (logic 0.456ns (5.132%)  route 8.430ns (94.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.829    -0.887    my_AGEX_stage/clk_out1
    SLICE_X51Y110        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y110        FDCE (Prop_fdce_C_Q)         0.456    -0.431 r  my_AGEX_stage/AGEX_latch_reg[29]/Q
                         net (fo=256, routed)         8.430     7.999    my_MEM_stage/dmem_reg_9216_9471_18_18/D
    SLICE_X82Y147        RAMS64E                                      r  my_MEM_stage/dmem_reg_9216_9471_18_18/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.721     8.552    my_MEM_stage/dmem_reg_9216_9471_18_18/WCLK
    SLICE_X82Y147        RAMS64E                                      r  my_MEM_stage/dmem_reg_9216_9471_18_18/RAMS64E_A/CLK
                         clock pessimism              0.584     9.137    
                         clock uncertainty           -0.074     9.062    
    SLICE_X82Y147        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725     8.337    my_MEM_stage/dmem_reg_9216_9471_18_18/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          8.337    
                         arrival time                          -7.999    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.350ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_8704_8959_18_18/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.875ns  (logic 0.456ns (5.138%)  route 8.419ns (94.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 8.552 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.887ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.829    -0.887    my_AGEX_stage/clk_out1
    SLICE_X51Y110        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y110        FDCE (Prop_fdce_C_Q)         0.456    -0.431 r  my_AGEX_stage/AGEX_latch_reg[29]/Q
                         net (fo=256, routed)         8.419     7.987    my_MEM_stage/dmem_reg_8704_8959_18_18/D
    SLICE_X86Y148        RAMS64E                                      r  my_MEM_stage/dmem_reg_8704_8959_18_18/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.721     8.552    my_MEM_stage/dmem_reg_8704_8959_18_18/WCLK
    SLICE_X86Y148        RAMS64E                                      r  my_MEM_stage/dmem_reg_8704_8959_18_18/RAMS64E_A/CLK
                         clock pessimism              0.584     9.137    
                         clock uncertainty           -0.074     9.062    
    SLICE_X86Y148        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725     8.337    my_MEM_stage/dmem_reg_8704_8959_18_18/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          8.337    
                         arrival time                          -7.987    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.372ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[1][30]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.294ns  (logic 0.715ns (16.652%)  route 3.579ns (83.348%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.520ns = ( 3.480 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.995ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.721    -0.995    my_MEM_stage/clk_out1
    SLICE_X87Y91         FDCE                                         r  my_MEM_stage/MEM_latch_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y91         FDCE (Prop_fdce_C_Q)         0.419    -0.576 r  my_MEM_stage/MEM_latch_reg[8]/Q
                         net (fo=12, routed)          1.279     0.703    my_DE_stage/regs_reg[15][31]_0[4]
    SLICE_X87Y90         LUT5 (Prop_lut5_I0_O)        0.296     0.999 r  my_DE_stage/regs_reg[1]0/O
                         net (fo=32, routed)          2.300     3.299    my_DE_stage/regs_reg[1]0_n_0
    SLICE_X48Y110        FDCE                                         r  my_DE_stage/regs_reg[1][30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.649     3.480    my_DE_stage/clk_out1
    SLICE_X48Y110        FDCE                                         r  my_DE_stage/regs_reg[1][30]/C  (IS_INVERTED)
                         clock pessimism              0.466     3.947    
                         clock uncertainty           -0.074     3.872    
    SLICE_X48Y110        FDCE (Setup_fdce_C_CE)      -0.202     3.670    my_DE_stage/regs_reg[1][30]
  -------------------------------------------------------------------
                         required time                          3.670    
                         arrival time                          -3.299    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[1][16]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.278ns  (logic 0.715ns (16.715%)  route 3.563ns (83.285%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 3.472 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.995ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.721    -0.995    my_MEM_stage/clk_out1
    SLICE_X87Y91         FDCE                                         r  my_MEM_stage/MEM_latch_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y91         FDCE (Prop_fdce_C_Q)         0.419    -0.576 r  my_MEM_stage/MEM_latch_reg[8]/Q
                         net (fo=12, routed)          1.279     0.703    my_DE_stage/regs_reg[15][31]_0[4]
    SLICE_X87Y90         LUT5 (Prop_lut5_I0_O)        0.296     0.999 r  my_DE_stage/regs_reg[1]0/O
                         net (fo=32, routed)          2.283     3.282    my_DE_stage/regs_reg[1]0_n_0
    SLICE_X52Y101        FDCE                                         r  my_DE_stage/regs_reg[1][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.641     3.472    my_DE_stage/clk_out1
    SLICE_X52Y101        FDCE                                         r  my_DE_stage/regs_reg[1][16]/C  (IS_INVERTED)
                         clock pessimism              0.466     3.939    
                         clock uncertainty           -0.074     3.864    
    SLICE_X52Y101        FDCE (Setup_fdce_C_CE)      -0.202     3.662    my_DE_stage/regs_reg[1][16]
  -------------------------------------------------------------------
                         required time                          3.662    
                         arrival time                          -3.282    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[1][23]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.278ns  (logic 0.715ns (16.715%)  route 3.563ns (83.285%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 3.472 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.995ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.721    -0.995    my_MEM_stage/clk_out1
    SLICE_X87Y91         FDCE                                         r  my_MEM_stage/MEM_latch_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y91         FDCE (Prop_fdce_C_Q)         0.419    -0.576 r  my_MEM_stage/MEM_latch_reg[8]/Q
                         net (fo=12, routed)          1.279     0.703    my_DE_stage/regs_reg[15][31]_0[4]
    SLICE_X87Y90         LUT5 (Prop_lut5_I0_O)        0.296     0.999 r  my_DE_stage/regs_reg[1]0/O
                         net (fo=32, routed)          2.283     3.282    my_DE_stage/regs_reg[1]0_n_0
    SLICE_X52Y101        FDCE                                         r  my_DE_stage/regs_reg[1][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.641     3.472    my_DE_stage/clk_out1
    SLICE_X52Y101        FDCE                                         r  my_DE_stage/regs_reg[1][23]/C  (IS_INVERTED)
                         clock pessimism              0.466     3.939    
                         clock uncertainty           -0.074     3.864    
    SLICE_X52Y101        FDCE (Setup_fdce_C_CE)      -0.202     3.662    my_DE_stage/regs_reg[1][23]
  -------------------------------------------------------------------
                         required time                          3.662    
                         arrival time                          -3.282    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.381ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[4][26]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.079ns  (logic 0.743ns (18.216%)  route 3.336ns (81.784%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 3.482 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.995ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.721    -0.995    my_MEM_stage/clk_out1
    SLICE_X87Y91         FDCE                                         r  my_MEM_stage/MEM_latch_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y91         FDCE (Prop_fdce_C_Q)         0.419    -0.576 r  my_MEM_stage/MEM_latch_reg[8]/Q
                         net (fo=12, routed)          1.279     0.703    my_DE_stage/regs_reg[15][31]_0[4]
    SLICE_X87Y90         LUT5 (Prop_lut5_I0_O)        0.324     1.027 r  my_DE_stage/regs_reg[4]0/O
                         net (fo=32, routed)          2.057     3.084    my_DE_stage/regs_reg[4]0_n_0
    SLICE_X45Y107        FDCE                                         r  my_DE_stage/regs_reg[4][26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.651     3.482    my_DE_stage/clk_out1
    SLICE_X45Y107        FDCE                                         r  my_DE_stage/regs_reg[4][26]/C  (IS_INVERTED)
                         clock pessimism              0.466     3.949    
                         clock uncertainty           -0.074     3.874    
    SLICE_X45Y107        FDCE (Setup_fdce_C_CE)      -0.410     3.464    my_DE_stage/regs_reg[4][26]
  -------------------------------------------------------------------
                         required time                          3.464    
                         arrival time                          -3.084    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.423ns  (required time - arrival time)
  Source:                 my_MEM_stage/MEM_latch_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/regs_reg[1][20]/CE
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 0.715ns (16.842%)  route 3.530ns (83.158%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 3.483 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.995ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.721    -0.995    my_MEM_stage/clk_out1
    SLICE_X87Y91         FDCE                                         r  my_MEM_stage/MEM_latch_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y91         FDCE (Prop_fdce_C_Q)         0.419    -0.576 r  my_MEM_stage/MEM_latch_reg[8]/Q
                         net (fo=12, routed)          1.279     0.703    my_DE_stage/regs_reg[15][31]_0[4]
    SLICE_X87Y90         LUT5 (Prop_lut5_I0_O)        0.296     0.999 r  my_DE_stage/regs_reg[1]0/O
                         net (fo=32, routed)          2.251     3.250    my_DE_stage/regs_reg[1]0_n_0
    SLICE_X47Y106        FDCE                                         r  my_DE_stage/regs_reg[1][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    H16                                               0.000     5.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000     5.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -0.272 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     1.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.831 f  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.652     3.483    my_DE_stage/clk_out1
    SLICE_X47Y106        FDCE                                         r  my_DE_stage/regs_reg[1][20]/C  (IS_INVERTED)
                         clock pessimism              0.466     3.950    
                         clock uncertainty           -0.074     3.875    
    SLICE_X47Y106        FDCE (Setup_fdce_C_CE)      -0.202     3.673    my_DE_stage/regs_reg[1][20]
  -------------------------------------------------------------------
                         required time                          3.673    
                         arrival time                          -3.250    
  -------------------------------------------------------------------
                         slack                                  0.423    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_7936_8191_16_16/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.714%)  route 0.122ns (46.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.635    -0.596    my_AGEX_stage/clk_out1
    SLICE_X53Y102        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  my_AGEX_stage/AGEX_latch_reg[27]/Q
                         net (fo=256, routed)         0.122    -0.334    my_MEM_stage/dmem_reg_7936_8191_16_16/D
    SLICE_X50Y102        RAMS64E                                      r  my_MEM_stage/dmem_reg_7936_8191_16_16/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.907    -0.833    my_MEM_stage/dmem_reg_7936_8191_16_16/WCLK
    SLICE_X50Y102        RAMS64E                                      r  my_MEM_stage/dmem_reg_7936_8191_16_16/RAMS64E_D/CLK
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.074    -0.506    
    SLICE_X50Y102        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.362    my_MEM_stage/dmem_reg_7936_8191_16_16/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_2048_2303_21_21/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.143%)  route 0.171ns (54.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.661    -0.570    my_AGEX_stage/clk_out1
    SLICE_X63Y105        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  my_AGEX_stage/AGEX_latch_reg[32]/Q
                         net (fo=256, routed)         0.171    -0.258    my_MEM_stage/dmem_reg_2048_2303_21_21/D
    SLICE_X66Y107        RAMS64E                                      r  my_MEM_stage/dmem_reg_2048_2303_21_21/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.933    -0.807    my_MEM_stage/dmem_reg_2048_2303_21_21/WCLK
    SLICE_X66Y107        RAMS64E                                      r  my_MEM_stage/dmem_reg_2048_2303_21_21/RAMS64E_D/CLK
                         clock pessimism              0.271    -0.536    
                         clock uncertainty            0.074    -0.462    
    SLICE_X66Y107        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.318    my_MEM_stage/dmem_reg_2048_2303_21_21/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_7936_8191_16_16/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.714%)  route 0.122ns (46.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.635    -0.596    my_AGEX_stage/clk_out1
    SLICE_X53Y102        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  my_AGEX_stage/AGEX_latch_reg[27]/Q
                         net (fo=256, routed)         0.122    -0.334    my_MEM_stage/dmem_reg_7936_8191_16_16/D
    SLICE_X50Y102        RAMS64E                                      r  my_MEM_stage/dmem_reg_7936_8191_16_16/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.907    -0.833    my_MEM_stage/dmem_reg_7936_8191_16_16/WCLK
    SLICE_X50Y102        RAMS64E                                      r  my_MEM_stage/dmem_reg_7936_8191_16_16/RAMS64E_B/CLK
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.074    -0.506    
    SLICE_X50Y102        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.105    -0.401    my_MEM_stage/dmem_reg_7936_8191_16_16/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_7936_8191_16_16/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.714%)  route 0.122ns (46.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.635    -0.596    my_AGEX_stage/clk_out1
    SLICE_X53Y102        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  my_AGEX_stage/AGEX_latch_reg[27]/Q
                         net (fo=256, routed)         0.122    -0.334    my_MEM_stage/dmem_reg_7936_8191_16_16/D
    SLICE_X50Y102        RAMS64E                                      r  my_MEM_stage/dmem_reg_7936_8191_16_16/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.907    -0.833    my_MEM_stage/dmem_reg_7936_8191_16_16/WCLK
    SLICE_X50Y102        RAMS64E                                      r  my_MEM_stage/dmem_reg_7936_8191_16_16/RAMS64E_C/CLK
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.074    -0.506    
    SLICE_X50Y102        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.101    -0.405    my_MEM_stage/dmem_reg_7936_8191_16_16/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 my_DE_stage/regs_reg[8][20]/C
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/DE_latch_reg[97]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 fall@10.000ns)
  Data Path Delay:        0.588ns  (logic 0.236ns (40.131%)  route 0.352ns (59.870%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns = ( 9.166 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.678ns = ( 9.322 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219    10.219 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     8.046 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     8.743    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.769 f  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.553     9.322    my_DE_stage/clk_out1
    SLICE_X51Y99         FDCE                                         r  my_DE_stage/regs_reg[8][20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDCE (Prop_fdce_C_Q)         0.146     9.468 r  my_DE_stage/regs_reg[8][20]/Q
                         net (fo=2, routed)           0.211     9.678    my_DE_stage/regs_reg[8]_5[20]
    SLICE_X51Y102        LUT6 (Prop_lut6_I5_O)        0.045     9.723 r  my_DE_stage/DE_latch[97]_i_3/O
                         net (fo=1, routed)           0.142     9.865    my_DE_stage/DE_latch[97]_i_3_n_0
    SLICE_X51Y104        LUT4 (Prop_lut4_I2_O)        0.045     9.910 r  my_DE_stage/DE_latch[97]_i_1/O
                         net (fo=1, routed)           0.000     9.910    my_DE_stage/p_0_in[97]
    SLICE_X51Y104        FDCE                                         r  my_DE_stage/DE_latch_reg[97]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    10.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     7.479 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     8.231    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.260 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.906     9.166    my_DE_stage/clk_out1
    SLICE_X51Y104        FDCE                                         r  my_DE_stage/DE_latch_reg[97]/C
                         clock pessimism              0.504     9.670    
                         clock uncertainty            0.074     9.744    
    SLICE_X51Y104        FDCE (Hold_fdce_C_D)         0.091     9.835    my_DE_stage/DE_latch_reg[97]
  -------------------------------------------------------------------
                         required time                         -9.835    
                         arrival time                           9.910    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_0_255_13_13/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.289%)  route 0.170ns (54.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.576    -0.655    my_AGEX_stage/clk_out1
    SLICE_X64Y87         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.514 r  my_AGEX_stage/AGEX_latch_reg[24]/Q
                         net (fo=256, routed)         0.170    -0.344    my_MEM_stage/dmem_reg_0_255_13_13/D
    SLICE_X66Y87         RAMS64E                                      r  my_MEM_stage/dmem_reg_0_255_13_13/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.844    -0.896    my_MEM_stage/dmem_reg_0_255_13_13/WCLK
    SLICE_X66Y87         RAMS64E                                      r  my_MEM_stage/dmem_reg_0_255_13_13/RAMS64E_D/CLK
                         clock pessimism              0.255    -0.640    
                         clock uncertainty            0.074    -0.566    
    SLICE_X66Y87         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.422    my_MEM_stage/dmem_reg_0_255_13_13/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_4096_4351_28_28/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.144%)  route 0.202ns (58.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.662    -0.569    my_AGEX_stage/clk_out1
    SLICE_X61Y102        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  my_AGEX_stage/AGEX_latch_reg[39]/Q
                         net (fo=256, routed)         0.202    -0.226    my_MEM_stage/dmem_reg_4096_4351_28_28/D
    SLICE_X54Y102        RAMS64E                                      r  my_MEM_stage/dmem_reg_4096_4351_28_28/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.932    -0.808    my_MEM_stage/dmem_reg_4096_4351_28_28/WCLK
    SLICE_X54Y102        RAMS64E                                      r  my_MEM_stage/dmem_reg_4096_4351_28_28/RAMS64E_D/CLK
                         clock pessimism              0.271    -0.537    
                         clock uncertainty            0.074    -0.463    
    SLICE_X54Y102        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.319    my_MEM_stage/dmem_reg_4096_4351_28_28/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[12]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_MEM_stage/dmem_reg_5888_6143_1_1/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.141ns (23.776%)  route 0.452ns (76.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.601    -0.630    my_AGEX_stage/clk_out1
    SLICE_X101Y68        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[12]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y68        FDCE (Prop_fdce_C_Q)         0.141    -0.489 r  my_AGEX_stage/AGEX_latch_reg[12]_rep/Q
                         net (fo=128, routed)         0.452    -0.037    my_MEM_stage/dmem_reg_5888_6143_1_1/D
    SLICE_X96Y43         RAMS64E                                      r  my_MEM_stage/dmem_reg_5888_6143_1_1/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.883    -0.857    my_MEM_stage/dmem_reg_5888_6143_1_1/WCLK
    SLICE_X96Y43         RAMS64E                                      r  my_MEM_stage/dmem_reg_5888_6143_1_1/RAMS64E_D/CLK
                         clock pessimism              0.509    -0.348    
                         clock uncertainty            0.074    -0.274    
    SLICE_X96Y43         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.130    my_MEM_stage/dmem_reg_5888_6143_1_1/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 my_FE_stage/FE_latch_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/DE_latch_reg[149]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.662    -0.569    my_FE_stage/clk_out1
    SLICE_X64Y100        FDCE                                         r  my_FE_stage/FE_latch_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  my_FE_stage/FE_latch_reg[30]/Q
                         net (fo=1, routed)           0.086    -0.342    my_FE_stage/FE_latch_out[30]
    SLICE_X65Y100        LUT2 (Prop_lut2_I0_O)        0.045    -0.297 r  my_FE_stage/DE_latch[149]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    my_DE_stage/DE_latch_reg[154]_0[49]
    SLICE_X65Y100        FDCE                                         r  my_DE_stage/DE_latch_reg[149]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.935    -0.805    my_DE_stage/clk_out1
    SLICE_X65Y100        FDCE                                         r  my_DE_stage/DE_latch_reg[149]/C
                         clock pessimism              0.249    -0.556    
                         clock uncertainty            0.074    -0.482    
    SLICE_X65Y100        FDCE (Hold_fdce_C_D)         0.091    -0.391    my_DE_stage/DE_latch_reg[149]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 my_FE_stage/FE_latch_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            my_DE_stage/DE_latch_reg[152]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.190ns (66.003%)  route 0.098ns (33.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.662    -0.569    my_FE_stage/clk_out1
    SLICE_X61Y100        FDCE                                         r  my_FE_stage/FE_latch_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  my_FE_stage/FE_latch_reg[33]/Q
                         net (fo=1, routed)           0.098    -0.330    my_FE_stage/FE_latch_out[33]
    SLICE_X60Y100        LUT2 (Prop_lut2_I0_O)        0.049    -0.281 r  my_FE_stage/DE_latch[152]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    my_DE_stage/DE_latch_reg[154]_0[52]
    SLICE_X60Y100        FDCE                                         r  my_DE_stage/DE_latch_reg[152]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.935    -0.805    my_DE_stage/clk_out1
    SLICE_X60Y100        FDCE                                         r  my_DE_stage/DE_latch_reg[152]/C
                         clock pessimism              0.249    -0.556    
                         clock uncertainty            0.074    -0.482    
    SLICE_X60Y100        FDCE (Hold_fdce_C_D)         0.107    -0.375    my_DE_stage/DE_latch_reg[152]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.093    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_9984_10239_18_18/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        9.027ns  (logic 0.456ns (5.052%)  route 8.571ns (94.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.887ns = ( 9.113 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     4.977 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     7.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.284 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.829     9.113    my_AGEX_stage/clk_out1
    SLICE_X51Y110        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y110        FDCE (Prop_fdce_C_Q)         0.456     9.569 r  my_AGEX_stage/AGEX_latch_reg[29]/Q
                         net (fo=256, routed)         8.571    18.140    my_MEM_stage/dmem_reg_9984_10239_18_18/D
    SLICE_X82Y146        RAMS64E                                      r  my_MEM_stage/dmem_reg_9984_10239_18_18/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.720    18.551    my_MEM_stage/dmem_reg_9984_10239_18_18/WCLK
    SLICE_X82Y146        RAMS64E                                      r  my_MEM_stage/dmem_reg_9984_10239_18_18/RAMS64E_A/CLK
                         clock pessimism              0.584    19.136    
                         clock uncertainty           -0.074    19.061    
    SLICE_X82Y146        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    18.336    my_MEM_stage/dmem_reg_9984_10239_18_18/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         18.336    
                         arrival time                         -18.140    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.317ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_11776_12031_18_18/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        8.907ns  (logic 0.456ns (5.120%)  route 8.451ns (94.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.887ns = ( 9.113 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     4.977 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     7.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.284 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.829     9.113    my_AGEX_stage/clk_out1
    SLICE_X51Y110        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y110        FDCE (Prop_fdce_C_Q)         0.456     9.569 r  my_AGEX_stage/AGEX_latch_reg[29]/Q
                         net (fo=256, routed)         8.451    18.020    my_MEM_stage/dmem_reg_11776_12031_18_18/D
    SLICE_X82Y144        RAMS64E                                      r  my_MEM_stage/dmem_reg_11776_12031_18_18/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.720    18.551    my_MEM_stage/dmem_reg_11776_12031_18_18/WCLK
    SLICE_X82Y144        RAMS64E                                      r  my_MEM_stage/dmem_reg_11776_12031_18_18/RAMS64E_A/CLK
                         clock pessimism              0.584    19.136    
                         clock uncertainty           -0.074    19.061    
    SLICE_X82Y144        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    18.336    my_MEM_stage/dmem_reg_11776_12031_18_18/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         18.336    
                         arrival time                         -18.020    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.339ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_9216_9471_18_18/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        8.886ns  (logic 0.456ns (5.132%)  route 8.430ns (94.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 18.552 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.887ns = ( 9.113 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     4.977 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     7.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.284 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.829     9.113    my_AGEX_stage/clk_out1
    SLICE_X51Y110        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y110        FDCE (Prop_fdce_C_Q)         0.456     9.569 r  my_AGEX_stage/AGEX_latch_reg[29]/Q
                         net (fo=256, routed)         8.430    17.999    my_MEM_stage/dmem_reg_9216_9471_18_18/D
    SLICE_X82Y147        RAMS64E                                      r  my_MEM_stage/dmem_reg_9216_9471_18_18/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.721    18.552    my_MEM_stage/dmem_reg_9216_9471_18_18/WCLK
    SLICE_X82Y147        RAMS64E                                      r  my_MEM_stage/dmem_reg_9216_9471_18_18/RAMS64E_A/CLK
                         clock pessimism              0.584    19.137    
                         clock uncertainty           -0.074    19.062    
    SLICE_X82Y147        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    18.337    my_MEM_stage/dmem_reg_9216_9471_18_18/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         18.337    
                         arrival time                         -17.999    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.350ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_8704_8959_18_18/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        8.875ns  (logic 0.456ns (5.138%)  route 8.419ns (94.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns = ( 18.552 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.887ns = ( 9.113 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     4.977 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     7.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.284 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.829     9.113    my_AGEX_stage/clk_out1
    SLICE_X51Y110        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y110        FDCE (Prop_fdce_C_Q)         0.456     9.569 r  my_AGEX_stage/AGEX_latch_reg[29]/Q
                         net (fo=256, routed)         8.419    17.987    my_MEM_stage/dmem_reg_8704_8959_18_18/D
    SLICE_X86Y148        RAMS64E                                      r  my_MEM_stage/dmem_reg_8704_8959_18_18/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.721    18.552    my_MEM_stage/dmem_reg_8704_8959_18_18/WCLK
    SLICE_X86Y148        RAMS64E                                      r  my_MEM_stage/dmem_reg_8704_8959_18_18/RAMS64E_A/CLK
                         clock pessimism              0.584    19.137    
                         clock uncertainty           -0.074    19.062    
    SLICE_X86Y148        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    18.337    my_MEM_stage/dmem_reg_8704_8959_18_18/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         18.337    
                         arrival time                         -17.987    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.465ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_2560_2815_13_13/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        8.678ns  (logic 0.456ns (5.254%)  route 8.222ns (94.746%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.629ns = ( 18.371 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.005ns = ( 8.995 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     4.977 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     7.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.284 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.711     8.995    my_AGEX_stage/clk_out1
    SLICE_X64Y87         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDCE (Prop_fdce_C_Q)         0.456     9.451 r  my_AGEX_stage/AGEX_latch_reg[24]/Q
                         net (fo=256, routed)         8.222    17.673    my_MEM_stage/dmem_reg_2560_2815_13_13/D
    SLICE_X86Y84         RAMS64E                                      r  my_MEM_stage/dmem_reg_2560_2815_13_13/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.540    18.371    my_MEM_stage/dmem_reg_2560_2815_13_13/WCLK
    SLICE_X86Y84         RAMS64E                                      r  my_MEM_stage/dmem_reg_2560_2815_13_13/RAMS64E_A/CLK
                         clock pessimism              0.567    18.938    
                         clock uncertainty           -0.074    18.863    
    SLICE_X86Y84         RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    18.138    my_MEM_stage/dmem_reg_2560_2815_13_13/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         18.138    
                         arrival time                         -17.673    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.484ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_9984_10239_18_18/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        9.027ns  (logic 0.456ns (5.052%)  route 8.571ns (94.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.887ns = ( 9.113 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     4.977 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     7.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.284 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.829     9.113    my_AGEX_stage/clk_out1
    SLICE_X51Y110        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y110        FDCE (Prop_fdce_C_Q)         0.456     9.569 r  my_AGEX_stage/AGEX_latch_reg[29]/Q
                         net (fo=256, routed)         8.571    18.140    my_MEM_stage/dmem_reg_9984_10239_18_18/D
    SLICE_X82Y146        RAMS64E                                      r  my_MEM_stage/dmem_reg_9984_10239_18_18/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.720    18.551    my_MEM_stage/dmem_reg_9984_10239_18_18/WCLK
    SLICE_X82Y146        RAMS64E                                      r  my_MEM_stage/dmem_reg_9984_10239_18_18/RAMS64E_C/CLK
                         clock pessimism              0.584    19.136    
                         clock uncertainty           -0.074    19.061    
    SLICE_X82Y146        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.438    18.623    my_MEM_stage/dmem_reg_9984_10239_18_18/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         18.623    
                         arrival time                         -18.140    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.485ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_9984_10239_18_18/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        9.027ns  (logic 0.456ns (5.052%)  route 8.571ns (94.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.887ns = ( 9.113 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     4.977 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     7.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.284 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.829     9.113    my_AGEX_stage/clk_out1
    SLICE_X51Y110        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y110        FDCE (Prop_fdce_C_Q)         0.456     9.569 r  my_AGEX_stage/AGEX_latch_reg[29]/Q
                         net (fo=256, routed)         8.571    18.140    my_MEM_stage/dmem_reg_9984_10239_18_18/D
    SLICE_X82Y146        RAMS64E                                      r  my_MEM_stage/dmem_reg_9984_10239_18_18/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.720    18.551    my_MEM_stage/dmem_reg_9984_10239_18_18/WCLK
    SLICE_X82Y146        RAMS64E                                      r  my_MEM_stage/dmem_reg_9984_10239_18_18/RAMS64E_B/CLK
                         clock pessimism              0.584    19.136    
                         clock uncertainty           -0.074    19.061    
    SLICE_X82Y146        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.437    18.624    my_MEM_stage/dmem_reg_9984_10239_18_18/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         18.624    
                         arrival time                         -18.140    
  -------------------------------------------------------------------
                         slack                                  0.485    

Slack (MET) :             0.523ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[45]_replica_7/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/MEM_latch_reg[67]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        9.369ns  (logic 2.143ns (22.868%)  route 7.227ns (77.132%))
  Logic Levels:           8  (LUT4=1 LUT6=2 MUXF7=2 MUXF8=2 RAMS64E=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 18.540 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.931ns = ( 9.069 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     4.977 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     7.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.284 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.785     9.069    my_AGEX_stage/clk_out1
    SLICE_X95Y98         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[45]_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y98         FDCE (Prop_fdce_C_Q)         0.456     9.525 r  my_AGEX_stage/AGEX_latch_reg[45]_replica_7/Q
                         net (fo=656, routed)         2.896    12.421    my_MEM_stage/dmem_reg_7936_8191_25_25/A0
    SLICE_X112Y141       RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.315    12.736 r  my_MEM_stage/dmem_reg_7936_8191_25_25/RAMS64E_A/O
                         net (fo=1, routed)           0.000    12.736    my_MEM_stage/dmem_reg_7936_8191_25_25/OA
    SLICE_X112Y141       MUXF7 (Prop_muxf7_I1_O)      0.214    12.950 r  my_MEM_stage/dmem_reg_7936_8191_25_25/F7.A/O
                         net (fo=1, routed)           0.000    12.950    my_MEM_stage/dmem_reg_7936_8191_25_25/O1
    SLICE_X112Y141       MUXF8 (Prop_muxf8_I1_O)      0.088    13.038 r  my_MEM_stage/dmem_reg_7936_8191_25_25/F8/O
                         net (fo=1, routed)           1.387    14.424    my_MEM_stage/dmem_reg_7936_8191_25_25_n_0
    SLICE_X101Y140       LUT6 (Prop_lut6_I0_O)        0.319    14.743 r  my_MEM_stage/MEM_latch[67]_i_26/O
                         net (fo=1, routed)           0.000    14.743    my_MEM_stage/MEM_latch[67]_i_26_n_0
    SLICE_X101Y140       MUXF7 (Prop_muxf7_I1_O)      0.217    14.960 r  my_MEM_stage/MEM_latch_reg[67]_i_12/O
                         net (fo=1, routed)           0.000    14.960    my_MEM_stage/MEM_latch_reg[67]_i_12_n_0
    SLICE_X101Y140       MUXF8 (Prop_muxf8_I1_O)      0.094    15.054 r  my_MEM_stage/MEM_latch_reg[67]_i_5/O
                         net (fo=1, routed)           1.215    16.269    my_MEM_stage/MEM_latch_reg[67]_i_5_n_0
    SLICE_X101Y130       LUT6 (Prop_lut6_I3_O)        0.316    16.585 r  my_MEM_stage/MEM_latch[67]_i_2/O
                         net (fo=1, routed)           1.729    18.314    my_AGEX_stage/rd_val_MEM0[25]
    SLICE_X59Y110        LUT4 (Prop_lut4_I0_O)        0.124    18.438 r  my_AGEX_stage/MEM_latch[67]_i_1/O
                         net (fo=1, routed)           0.000    18.438    my_MEM_stage/D[25]
    SLICE_X59Y110        FDCE                                         r  my_MEM_stage/MEM_latch_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.709    18.540    my_MEM_stage/clk_out1
    SLICE_X59Y110        FDCE                                         r  my_MEM_stage/MEM_latch_reg[67]/C
                         clock pessimism              0.466    19.007    
                         clock uncertainty           -0.074    18.932    
    SLICE_X59Y110        FDCE (Setup_fdce_C_D)        0.029    18.961    my_MEM_stage/MEM_latch_reg[67]
  -------------------------------------------------------------------
                         required time                         18.961    
                         arrival time                         -18.438    
  -------------------------------------------------------------------
                         slack                                  0.523    

Slack (MET) :             0.542ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_6912_7167_18_18/RAMS64E_A/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        8.739ns  (logic 0.456ns (5.218%)  route 8.283ns (94.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.392ns = ( 18.608 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.887ns = ( 9.113 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     4.977 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     7.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.284 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.829     9.113    my_AGEX_stage/clk_out1
    SLICE_X51Y110        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y110        FDCE (Prop_fdce_C_Q)         0.456     9.569 r  my_AGEX_stage/AGEX_latch_reg[29]/Q
                         net (fo=256, routed)         8.283    17.851    my_MEM_stage/dmem_reg_6912_7167_18_18/D
    SLICE_X94Y135        RAMS64E                                      r  my_MEM_stage/dmem_reg_6912_7167_18_18/RAMS64E_A/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.777    18.608    my_MEM_stage/dmem_reg_6912_7167_18_18/WCLK
    SLICE_X94Y135        RAMS64E                                      r  my_MEM_stage/dmem_reg_6912_7167_18_18/RAMS64E_A/CLK
                         clock pessimism              0.584    19.193    
                         clock uncertainty           -0.074    19.118    
    SLICE_X94Y135        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.725    18.393    my_MEM_stage/dmem_reg_6912_7167_18_18/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         18.393    
                         arrival time                         -17.851    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.604ns  (required time - arrival time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_11776_12031_18_18/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        8.907ns  (logic 0.456ns (5.120%)  route 8.451ns (94.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 18.551 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.887ns = ( 9.113 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    11.451 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    12.736    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759     4.977 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     7.183    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     7.284 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.829     9.113    my_AGEX_stage/clk_out1
    SLICE_X51Y110        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y110        FDCE (Prop_fdce_C_Q)         0.456     9.569 r  my_AGEX_stage/AGEX_latch_reg[29]/Q
                         net (fo=256, routed)         8.451    18.020    my_MEM_stage/dmem_reg_11776_12031_18_18/D
    SLICE_X82Y144        RAMS64E                                      r  my_MEM_stage/dmem_reg_11776_12031_18_18/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    20.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.831 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        1.720    18.551    my_MEM_stage/dmem_reg_11776_12031_18_18/WCLK
    SLICE_X82Y144        RAMS64E                                      r  my_MEM_stage/dmem_reg_11776_12031_18_18/RAMS64E_C/CLK
                         clock pessimism              0.584    19.136    
                         clock uncertainty           -0.074    19.061    
    SLICE_X82Y144        RAMS64E (Setup_rams64e_CLK_I)
                                                     -0.438    18.623    my_MEM_stage/dmem_reg_11776_12031_18_18/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         18.623    
                         arrival time                         -18.020    
  -------------------------------------------------------------------
                         slack                                  0.604    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_7936_8191_16_16/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.714%)  route 0.122ns (46.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.635    -0.596    my_AGEX_stage/clk_out1
    SLICE_X53Y102        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  my_AGEX_stage/AGEX_latch_reg[27]/Q
                         net (fo=256, routed)         0.122    -0.334    my_MEM_stage/dmem_reg_7936_8191_16_16/D
    SLICE_X50Y102        RAMS64E                                      r  my_MEM_stage/dmem_reg_7936_8191_16_16/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.907    -0.833    my_MEM_stage/dmem_reg_7936_8191_16_16/WCLK
    SLICE_X50Y102        RAMS64E                                      r  my_MEM_stage/dmem_reg_7936_8191_16_16/RAMS64E_D/CLK
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.074    -0.506    
    SLICE_X50Y102        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.362    my_MEM_stage/dmem_reg_7936_8191_16_16/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_2048_2303_21_21/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.143%)  route 0.171ns (54.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.661    -0.570    my_AGEX_stage/clk_out1
    SLICE_X63Y105        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y105        FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  my_AGEX_stage/AGEX_latch_reg[32]/Q
                         net (fo=256, routed)         0.171    -0.258    my_MEM_stage/dmem_reg_2048_2303_21_21/D
    SLICE_X66Y107        RAMS64E                                      r  my_MEM_stage/dmem_reg_2048_2303_21_21/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.933    -0.807    my_MEM_stage/dmem_reg_2048_2303_21_21/WCLK
    SLICE_X66Y107        RAMS64E                                      r  my_MEM_stage/dmem_reg_2048_2303_21_21/RAMS64E_D/CLK
                         clock pessimism              0.271    -0.536    
                         clock uncertainty            0.074    -0.462    
    SLICE_X66Y107        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.318    my_MEM_stage/dmem_reg_2048_2303_21_21/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_7936_8191_16_16/RAMS64E_B/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.714%)  route 0.122ns (46.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.635    -0.596    my_AGEX_stage/clk_out1
    SLICE_X53Y102        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  my_AGEX_stage/AGEX_latch_reg[27]/Q
                         net (fo=256, routed)         0.122    -0.334    my_MEM_stage/dmem_reg_7936_8191_16_16/D
    SLICE_X50Y102        RAMS64E                                      r  my_MEM_stage/dmem_reg_7936_8191_16_16/RAMS64E_B/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.907    -0.833    my_MEM_stage/dmem_reg_7936_8191_16_16/WCLK
    SLICE_X50Y102        RAMS64E                                      r  my_MEM_stage/dmem_reg_7936_8191_16_16/RAMS64E_B/CLK
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.074    -0.506    
    SLICE_X50Y102        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.105    -0.401    my_MEM_stage/dmem_reg_7936_8191_16_16/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_7936_8191_16_16/RAMS64E_C/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.714%)  route 0.122ns (46.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.635    -0.596    my_AGEX_stage/clk_out1
    SLICE_X53Y102        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  my_AGEX_stage/AGEX_latch_reg[27]/Q
                         net (fo=256, routed)         0.122    -0.334    my_MEM_stage/dmem_reg_7936_8191_16_16/D
    SLICE_X50Y102        RAMS64E                                      r  my_MEM_stage/dmem_reg_7936_8191_16_16/RAMS64E_C/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.907    -0.833    my_MEM_stage/dmem_reg_7936_8191_16_16/WCLK
    SLICE_X50Y102        RAMS64E                                      r  my_MEM_stage/dmem_reg_7936_8191_16_16/RAMS64E_C/CLK
                         clock pessimism              0.253    -0.580    
                         clock uncertainty            0.074    -0.506    
    SLICE_X50Y102        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.101    -0.405    my_MEM_stage/dmem_reg_7936_8191_16_16/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_0_255_13_13/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.289%)  route 0.170ns (54.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.576    -0.655    my_AGEX_stage/clk_out1
    SLICE_X64Y87         FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDCE (Prop_fdce_C_Q)         0.141    -0.514 r  my_AGEX_stage/AGEX_latch_reg[24]/Q
                         net (fo=256, routed)         0.170    -0.344    my_MEM_stage/dmem_reg_0_255_13_13/D
    SLICE_X66Y87         RAMS64E                                      r  my_MEM_stage/dmem_reg_0_255_13_13/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.844    -0.896    my_MEM_stage/dmem_reg_0_255_13_13/WCLK
    SLICE_X66Y87         RAMS64E                                      r  my_MEM_stage/dmem_reg_0_255_13_13/RAMS64E_D/CLK
                         clock pessimism              0.255    -0.640    
                         clock uncertainty            0.074    -0.566    
    SLICE_X66Y87         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.422    my_MEM_stage/dmem_reg_0_255_13_13/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 my_MEM_stage/MEM_latch_reg[42]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_DE_stage/regs_reg[9][0]/D
                            (falling edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 fall@10.000ns - clk_out1_clk_wiz_0 rise@10.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.186%)  route 0.134ns (48.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns = ( 9.111 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.649ns = ( 9.351 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219    10.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613     8.046 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     8.743    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     8.769 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.582     9.351    my_MEM_stage/clk_out1
    SLICE_X83Y90         FDCE                                         r  my_MEM_stage/MEM_latch_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y90         FDCE (Prop_fdce_C_Q)         0.141     9.492 r  my_MEM_stage/MEM_latch_reg[42]/Q
                         net (fo=12, routed)          0.134     9.626    my_DE_stage/regs_reg[15][31]_0[5]
    SLICE_X80Y90         FDCE                                         r  my_DE_stage/regs_reg[9][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    H16                                               0.000    10.000 f  CLOCK_50 (IN)
                         net (fo=0)                   0.000    10.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406    10.406 f  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    10.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407     7.479 f  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     8.231    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     8.260 f  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.851     9.111    my_DE_stage/clk_out1
    SLICE_X80Y90         FDCE                                         r  my_DE_stage/regs_reg[9][0]/C  (IS_INVERTED)
                         clock pessimism              0.274     9.386    
                         clock uncertainty            0.074     9.460    
    SLICE_X80Y90         FDCE (Hold_fdce_C_D)         0.077     9.537    my_DE_stage/regs_reg[9][0]
  -------------------------------------------------------------------
                         required time                         -9.537    
                         arrival time                           9.626    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_4096_4351_28_28/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.144%)  route 0.202ns (58.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.271ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.662    -0.569    my_AGEX_stage/clk_out1
    SLICE_X61Y102        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  my_AGEX_stage/AGEX_latch_reg[39]/Q
                         net (fo=256, routed)         0.202    -0.226    my_MEM_stage/dmem_reg_4096_4351_28_28/D
    SLICE_X54Y102        RAMS64E                                      r  my_MEM_stage/dmem_reg_4096_4351_28_28/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.932    -0.808    my_MEM_stage/dmem_reg_4096_4351_28_28/WCLK
    SLICE_X54Y102        RAMS64E                                      r  my_MEM_stage/dmem_reg_4096_4351_28_28/RAMS64E_D/CLK
                         clock pessimism              0.271    -0.537    
                         clock uncertainty            0.074    -0.463    
    SLICE_X54Y102        RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.319    my_MEM_stage/dmem_reg_4096_4351_28_28/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 my_AGEX_stage/AGEX_latch_reg[12]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_MEM_stage/dmem_reg_5888_6143_1_1/RAMS64E_D/I
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.141ns (23.776%)  route 0.452ns (76.224%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.601    -0.630    my_AGEX_stage/clk_out1
    SLICE_X101Y68        FDCE                                         r  my_AGEX_stage/AGEX_latch_reg[12]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y68        FDCE (Prop_fdce_C_Q)         0.141    -0.489 r  my_AGEX_stage/AGEX_latch_reg[12]_rep/Q
                         net (fo=128, routed)         0.452    -0.037    my_MEM_stage/dmem_reg_5888_6143_1_1/D
    SLICE_X96Y43         RAMS64E                                      r  my_MEM_stage/dmem_reg_5888_6143_1_1/RAMS64E_D/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.883    -0.857    my_MEM_stage/dmem_reg_5888_6143_1_1/WCLK
    SLICE_X96Y43         RAMS64E                                      r  my_MEM_stage/dmem_reg_5888_6143_1_1/RAMS64E_D/CLK
                         clock pessimism              0.509    -0.348    
                         clock uncertainty            0.074    -0.274    
    SLICE_X96Y43         RAMS64E (Hold_rams64e_CLK_I)
                                                      0.144    -0.130    my_MEM_stage/dmem_reg_5888_6143_1_1/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.130    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 my_FE_stage/FE_latch_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_DE_stage/DE_latch_reg[149]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.662    -0.569    my_FE_stage/clk_out1
    SLICE_X64Y100        FDCE                                         r  my_FE_stage/FE_latch_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  my_FE_stage/FE_latch_reg[30]/Q
                         net (fo=1, routed)           0.086    -0.342    my_FE_stage/FE_latch_out[30]
    SLICE_X65Y100        LUT2 (Prop_lut2_I0_O)        0.045    -0.297 r  my_FE_stage/DE_latch[149]_i_1/O
                         net (fo=1, routed)           0.000    -0.297    my_DE_stage/DE_latch_reg[154]_0[49]
    SLICE_X65Y100        FDCE                                         r  my_DE_stage/DE_latch_reg[149]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.935    -0.805    my_DE_stage/clk_out1
    SLICE_X65Y100        FDCE                                         r  my_DE_stage/DE_latch_reg[149]/C
                         clock pessimism              0.249    -0.556    
                         clock uncertainty            0.074    -0.482    
    SLICE_X65Y100        FDCE (Hold_fdce_C_D)         0.091    -0.391    my_DE_stage/DE_latch_reg[149]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 my_FE_stage/FE_latch_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_DE_stage/DE_latch_reg[152]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.190ns (66.003%)  route 0.098ns (33.997%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.805ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.662    -0.569    my_FE_stage/clk_out1
    SLICE_X61Y100        FDCE                                         r  my_FE_stage/FE_latch_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100        FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  my_FE_stage/FE_latch_reg[33]/Q
                         net (fo=1, routed)           0.098    -0.330    my_FE_stage/FE_latch_out[33]
    SLICE_X60Y100        LUT2 (Prop_lut2_I0_O)        0.049    -0.281 r  my_FE_stage/DE_latch[152]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    my_DE_stage/DE_latch_reg[154]_0[52]
    SLICE_X60Y100        FDCE                                         r  my_DE_stage/DE_latch_reg[152]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLOCK_50 (IN)
                         net (fo=0)                   0.000     0.000    my_clock/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  my_clock/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    my_clock/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  my_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    my_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  my_clock/inst/clkout1_buf/O
                         net (fo=9047, routed)        0.935    -0.805    my_DE_stage/clk_out1
    SLICE_X60Y100        FDCE                                         r  my_DE_stage/DE_latch_reg[152]/C
                         clock pessimism              0.249    -0.556    
                         clock uncertainty            0.074    -0.482    
    SLICE_X60Y100        FDCE (Hold_fdce_C_D)         0.107    -0.375    my_DE_stage/DE_latch_reg[152]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.093    





