<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>MPRACE library: include/mprace/abb_map.h Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.3.9.1 -->
<div class="qindex"><a class="qindex" href="index.html">Main&nbsp;Page</a> | <a class="qindex" href="hierarchy.html">Class&nbsp;Hierarchy</a> | <a class="qindex" href="annotated.html">Class&nbsp;List</a> | <a class="qindex" href="files.html">File&nbsp;List</a> | <a class="qindex" href="functions.html">Class&nbsp;Members</a> | <a class="qindex" href="pages.html">Related&nbsp;Pages</a></div>
<div class="nav">
<a class="el" href="dir_000000.html">include</a>&nbsp;/&nbsp;<a class="el" href="dir_000001.html">mprace</a></div>
<h1>abb_map.h</h1><div class="fragment"><pre class="fragment">00001 <span class="comment">// ABB Global Types Header File</span>
00002 <span class="comment">// This is a generated file, do not edit!</span>
00003 <span class="preprocessor">#ifndef ABB_VHDL_MAP_VER2</span>
00004 <span class="preprocessor"></span><span class="preprocessor">#define ABB_VHDL_MAP_VER2</span>
00005 <span class="preprocessor"></span><span class="comment">// Design identification</span>
00006 <span class="preprocessor">#define C_DESIGN_ID  131075</span>
00007 <span class="preprocessor"></span><span class="comment">// Author identification</span>
00008 <span class="preprocessor">#define AUTHOR_UNKNOWN  0</span>
00009 <span class="preprocessor"></span><span class="preprocessor">#define AUTHOR_AKUGEL  1</span>
00010 <span class="preprocessor"></span><span class="preprocessor">#define AUTHOR_WGAO  2</span>
00011 <span class="preprocessor"></span><span class="comment">// BAR Spaces</span>
00012 <span class="preprocessor">#define CINT_REGS_SPACE_BAR   0</span>
00013 <span class="preprocessor"></span><span class="preprocessor">#define CINT_FIFO_SPACE_BAR   0</span>
00014 <span class="preprocessor"></span><span class="preprocessor">#define CINT_BRAM_SPACE_BAR   1</span>
00015 <span class="preprocessor"></span><span class="comment">// PCI Express address map</span>
00016 <span class="preprocessor">#define C_ADDRESS_RANGE_SIZE  2</span>
00017 <span class="preprocessor"></span><span class="preprocessor">#define C_REGS_RANGE  0</span>
00018 <span class="preprocessor"></span><span class="preprocessor">#define C_FIFO_RANGE  16384</span>
00019 <span class="preprocessor"></span><span class="preprocessor">#define C_BRAM_RANGE  32768</span>
00020 <span class="preprocessor"></span><span class="comment">// Common register area</span>
00021 <span class="preprocessor">#define CINT_ADDR_VERSION     0</span>
00022 <span class="preprocessor"></span><span class="preprocessor">#define CINT_ADDR_IRQ_STAT    8</span>
00023 <span class="preprocessor"></span><span class="comment">// Upstream DMA channel registers</span>
00024 <span class="preprocessor">#define CINT_ADDR_DMA_US_PAH  44</span>
00025 <span class="preprocessor"></span><span class="preprocessor">#define CINT_ADDR_DMA_US_PAL  48</span>
00026 <span class="preprocessor"></span><span class="preprocessor">#define CINT_ADDR_DMA_US_HAH  52</span>
00027 <span class="preprocessor"></span><span class="preprocessor">#define CINT_ADDR_DMA_US_HAL  56</span>
00028 <span class="preprocessor"></span><span class="preprocessor">#define CINT_ADDR_DMA_US_BDAH 60</span>
00029 <span class="preprocessor"></span><span class="preprocessor">#define CINT_ADDR_DMA_US_BDAL 64</span>
00030 <span class="preprocessor"></span><span class="preprocessor">#define CINT_ADDR_DMA_US_LENG 68</span>
00031 <span class="preprocessor"></span><span class="preprocessor">#define CINT_ADDR_DMA_US_CTRL 72</span>
00032 <span class="preprocessor"></span><span class="preprocessor">#define CINT_ADDR_DMA_US_STA  76</span>
00033 <span class="preprocessor"></span><span class="comment">// Downstream DMA channel registers</span>
00034 <span class="preprocessor">#define CINT_ADDR_DMA_DS_PAH  80</span>
00035 <span class="preprocessor"></span><span class="preprocessor">#define CINT_ADDR_DMA_DS_PAL  84</span>
00036 <span class="preprocessor"></span><span class="preprocessor">#define CINT_ADDR_DMA_DS_HAH  88</span>
00037 <span class="preprocessor"></span><span class="preprocessor">#define CINT_ADDR_DMA_DS_HAL  92</span>
00038 <span class="preprocessor"></span><span class="preprocessor">#define CINT_ADDR_DMA_DS_BDAH 96</span>
00039 <span class="preprocessor"></span><span class="preprocessor">#define CINT_ADDR_DMA_DS_BDAL 100</span>
00040 <span class="preprocessor"></span><span class="preprocessor">#define CINT_ADDR_DMA_DS_LENG 104</span>
00041 <span class="preprocessor"></span><span class="preprocessor">#define CINT_ADDR_DMA_DS_CTRL 108</span>
00042 <span class="preprocessor"></span><span class="preprocessor">#define CINT_ADDR_DMA_DS_STA  112</span>
00043 <span class="preprocessor"></span><span class="comment">// Outgoing FIFO addresses</span>
00044 <span class="preprocessor">#define CINT_ADDR_TXFIFO_DATA 16400</span>
00045 <span class="preprocessor"></span><span class="preprocessor">#define CINT_ADDR_TXFIFO_CTRL 16408</span>
00046 <span class="preprocessor"></span><span class="preprocessor">#define CINT_ADDR_TXFIFO_STA  16408</span>
00047 <span class="preprocessor"></span><span class="comment">// Incoming FIFO addresses</span>
00048 <span class="preprocessor">#define CINT_ADDR_RXFIFO_DATA 16416</span>
00049 <span class="preprocessor"></span><span class="preprocessor">#define CINT_ADDR_RXFIFO_CTRL 16424</span>
00050 <span class="preprocessor"></span><span class="preprocessor">#define CINT_ADDR_RXFIFO_STA  16424</span>
00051 <span class="preprocessor"></span><span class="preprocessor">#endif //ABB_VHDL_MAP_VER2</span>
</pre></div><hr size="1"><address style="align: right;"><small>Generated on Mon Mar 10 11:02:24 2008 for MPRACE library by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.3.9.1 </small></address>
</body>
</html>
