{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558477041047 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558477041056 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 21 17:17:20 2019 " "Processing started: Tue May 21 17:17:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558477041056 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558477041056 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Top_module -c Top_module " "Command: quartus_map --read_settings_files=on --write_settings_files=off Top_module -c Top_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558477041056 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1558477041669 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1558477041669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branch_flush.sv 1 1 " "Found 1 design units, including 1 entities, in source file branch_flush.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Branch_flush " "Found entity 1: Branch_flush" {  } { { "Branch_flush.sv" "" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/Branch_flush.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558477054412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558477054412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_s.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_s.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_S " "Found entity 1: mux_S" {  } { { "mux_S.sv" "" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/mux_S.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558477054416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558477054416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_detection_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file hazard_detection_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_detection_unit " "Found entity 1: hazard_detection_unit" {  } { { "hazard_detection_unit.sv" "" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/hazard_detection_unit.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558477054420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558477054420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forwarding_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file forwarding_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Forwarding_unit " "Found entity 1: Forwarding_unit" {  } { { "Forwarding_unit.sv" "" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/Forwarding_unit.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558477054425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558477054425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg8_rx.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg8_rx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg8_rx " "Found entity 1: reg8_rx" {  } { { "reg8_rx.sv" "" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/reg8_rx.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558477054429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558477054429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "reg32.sv" "" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/reg32.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558477054434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558477054434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART.sv" "" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/UART.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558477054441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558477054441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.sv 1 1 " "Found 1 design units, including 1 entities, in source file signextend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 signextend " "Found entity 1: signextend" {  } { { "signextend.sv" "" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/signextend.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558477054446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558477054446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftl2.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftl2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Shiftl2 " "Found entity 1: Shiftl2" {  } { { "Shiftl2.sv" "" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/Shiftl2.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558477054451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558477054451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.sv" "" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/register_file.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558477054455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558477054455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Top_module " "Found entity 1: Top_module" {  } { { "Top_module.sv" "" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/Top_module.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558477054460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558477054460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_reg " "Found entity 1: pc_reg" {  } { { "pc_reg.sv" "" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/pc_reg.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558477054466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558477054466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3 " "Found entity 1: mux_3" {  } { { "mux_3.sv" "" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/mux_3.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558477054470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558477054470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2 " "Found entity 1: mux_2" {  } { { "mux_2.sv" "" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/mux_2.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558477054474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558477054474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "misc_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file misc_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 misc_logic " "Found entity 1: misc_logic" {  } { { "misc_logic.sv" "" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/misc_logic.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558477054478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558477054478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_memwb.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_memwb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_MEMWB " "Found entity 1: reg_MEMWB" {  } { { "reg_MEMWB.sv" "" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/reg_MEMWB.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558477054482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558477054482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_exmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_exmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_EXMEM " "Found entity 1: reg_EXMEM" {  } { { "reg_EXMEM.sv" "" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/reg_EXMEM.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558477054487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558477054487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_idex.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_idex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_IDEX " "Found entity 1: reg_IDEX" {  } { { "reg_IDEX.sv" "" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/reg_IDEX.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558477054491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558477054491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_ram " "Found entity 1: mem_ram" {  } { { "mem_ram.sv" "" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/mem_ram.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558477054496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558477054496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_arch_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_arch_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_arch_ROM " "Found entity 1: mem_arch_ROM" {  } { { "mem_arch_ROM.sv" "" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/mem_arch_ROM.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558477054500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558477054500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_arch_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file mem_arch_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_arch_RAM " "Found entity 1: mem_arch_RAM" {  } { { "mem_arch_RAM.sv" "" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/mem_arch_RAM.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558477054505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558477054505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file memory_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_rom " "Found entity 1: memory_rom" {  } { { "memory_rom.sv" "" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/memory_rom.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558477054509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558477054509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_arch_pipeline.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips_arch_pipeline.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_arch_pipeline " "Found entity 1: MIPS_arch_pipeline" {  } { { "MIPS_arch_pipeline.sv" "" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/MIPS_arch_pipeline.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558477054514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558477054514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dft_uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file dft_uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DFT_UART " "Found entity 1: DFT_UART" {  } { { "DFT_UART.sv" "" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/DFT_UART.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558477054520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558477054520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_ifid.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_ifid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_IFID " "Found entity 1: reg_IFID" {  } { { "reg_IFID.sv" "" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/reg_IFID.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558477054524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558477054524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cu_single_cycle.sv 1 1 " "Found 1 design units, including 1 entities, in source file cu_single_cycle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CU_single_cycle " "Found entity 1: CU_single_cycle" {  } { { "CU_single_cycle.sv" "" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/CU_single_cycle.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558477054529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558477054529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/ALU.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558477054534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558477054534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.sv 1 1 " "Found 1 design units, including 1 entities, in source file add.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Add " "Found entity 1: Add" {  } { { "Add.sv" "" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/Add.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558477054538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558477054538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/uart_tx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558477054543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558477054543 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_rx.v(51) " "Verilog HDL information at uart_rx.v(51): always construct contains both blocking and non-blocking assignments" {  } { { "uart_rx.v" "" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/uart_rx.v" 51 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1558477054548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.v" "" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/uart_rx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558477054549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558477054549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll1.v 1 1 " "Found 1 design units, including 1 entities, in source file pll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL1 " "Found entity 1: PLL1" {  } { { "PLL1.v" "" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/PLL1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558477054554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558477054554 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top_module " "Elaborating entity \"Top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1558477054602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL1 PLL1:PLL11 " "Elaborating entity \"PLL1\" for hierarchy \"PLL1:PLL11\"" {  } { { "Top_module.sv" "PLL11" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/Top_module.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558477054648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL1:PLL11\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL1:PLL11\|altpll:altpll_component\"" {  } { { "PLL1.v" "altpll_component" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/PLL1.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558477055018 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL1:PLL11\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL1:PLL11\|altpll:altpll_component\"" {  } { { "PLL1.v" "" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/PLL1.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558477055036 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL1:PLL11\|altpll:altpll_component " "Instantiated megafunction \"PLL1:PLL11\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558477055037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 10 " "Parameter \"clk0_divide_by\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558477055037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558477055037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558477055037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558477055037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 15625 " "Parameter \"clk1_divide_by\" = \"15625\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558477055037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558477055037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 36 " "Parameter \"clk1_multiply_by\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558477055037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558477055037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 125000 " "Parameter \"clk2_divide_by\" = \"125000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558477055037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558477055037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 3 " "Parameter \"clk2_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558477055037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558477055037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558477055037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558477055037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558477055037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL1 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558477055037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558477055037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558477055037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558477055037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558477055037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558477055037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558477055037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558477055037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558477055037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558477055037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558477055037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558477055037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558477055037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558477055037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558477055037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558477055037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558477055037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558477055037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558477055037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558477055037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558477055037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558477055037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558477055037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558477055037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558477055037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558477055037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558477055037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558477055037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558477055037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558477055037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558477055037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558477055037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558477055037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558477055037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558477055037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558477055037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558477055037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558477055037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558477055037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558477055037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558477055037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558477055037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558477055037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558477055037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558477055037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558477055037 ""}  } { { "PLL1.v" "" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/PLL1.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558477055037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll1_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll1_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL1_altpll " "Found entity 1: PLL1_altpll" {  } { { "db/pll1_altpll.v" "" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/db/pll1_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558477055096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558477055096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL1_altpll PLL1:PLL11\|altpll:altpll_component\|PLL1_altpll:auto_generated " "Elaborating entity \"PLL1_altpll\" for hierarchy \"PLL1:PLL11\|altpll:altpll_component\|PLL1_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558477055098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPS_arch_pipeline MIPS_arch_pipeline:MIPS_arch1 " "Elaborating entity \"MIPS_arch_pipeline\" for hierarchy \"MIPS_arch_pipeline:MIPS_arch1\"" {  } { { "Top_module.sv" "MIPS_arch1" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/Top_module.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558477055133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_reg MIPS_arch_pipeline:MIPS_arch1\|pc_reg:pc " "Elaborating entity \"pc_reg\" for hierarchy \"MIPS_arch_pipeline:MIPS_arch1\|pc_reg:pc\"" {  } { { "MIPS_arch_pipeline.sv" "pc" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/MIPS_arch_pipeline.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558477055172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add MIPS_arch_pipeline:MIPS_arch1\|Add:Add1_4 " "Elaborating entity \"Add\" for hierarchy \"MIPS_arch_pipeline:MIPS_arch1\|Add:Add1_4\"" {  } { { "MIPS_arch_pipeline.sv" "Add1_4" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/MIPS_arch_pipeline.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558477055183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2 MIPS_arch_pipeline:MIPS_arch1\|mux_2:mux3_bench " "Elaborating entity \"mux_2\" for hierarchy \"MIPS_arch_pipeline:MIPS_arch1\|mux_2:mux3_bench\"" {  } { { "MIPS_arch_pipeline.sv" "mux3_bench" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/MIPS_arch_pipeline.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558477055192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_arch_ROM MIPS_arch_pipeline:MIPS_arch1\|mem_arch_ROM:mem_arch_ROM1 " "Elaborating entity \"mem_arch_ROM\" for hierarchy \"MIPS_arch_pipeline:MIPS_arch1\|mem_arch_ROM:mem_arch_ROM1\"" {  } { { "MIPS_arch_pipeline.sv" "mem_arch_ROM1" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/MIPS_arch_pipeline.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558477055201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_rom MIPS_arch_pipeline:MIPS_arch1\|mem_arch_ROM:mem_arch_ROM1\|memory_rom:mem_rom " "Elaborating entity \"memory_rom\" for hierarchy \"MIPS_arch_pipeline:MIPS_arch1\|mem_arch_ROM:mem_arch_ROM1\|memory_rom:mem_rom\"" {  } { { "mem_arch_ROM.sv" "mem_rom" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/mem_arch_ROM.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558477055212 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "26 0 127 memory_rom.sv(24) " "Verilog HDL warning at memory_rom.sv(24): number of words (26) in memory file does not match the number of elements in the address range \[0:127\]" {  } { { "memory_rom.sv" "" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/memory_rom.sv" 24 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1558477055216 "|Top_module|MIPS_arch_pipeline:MIPS_arch1|mem_arch_ROM:mem_arch_ROM1|memory_rom:mem_rom"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reg_mem\[26..127\] 0 memory_rom.sv(19) " "Net \"reg_mem\[26..127\]\" at memory_rom.sv(19) has no driver or initial value, using a default initial value '0'" {  } { { "memory_rom.sv" "" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/memory_rom.sv" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1558477055222 "|Top_module|MIPS_arch_pipeline:MIPS_arch1|mem_arch_ROM:mem_arch_ROM1|memory_rom:mem_rom"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_IFID MIPS_arch_pipeline:MIPS_arch1\|reg_IFID:pipeline_reg_IFID " "Elaborating entity \"reg_IFID\" for hierarchy \"MIPS_arch_pipeline:MIPS_arch1\|reg_IFID:pipeline_reg_IFID\"" {  } { { "MIPS_arch_pipeline.sv" "pipeline_reg_IFID" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/MIPS_arch_pipeline.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558477055241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file MIPS_arch_pipeline:MIPS_arch1\|register_file:reg_file " "Elaborating entity \"register_file\" for hierarchy \"MIPS_arch_pipeline:MIPS_arch1\|register_file:reg_file\"" {  } { { "MIPS_arch_pipeline.sv" "reg_file" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/MIPS_arch_pipeline.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558477055256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signextend MIPS_arch_pipeline:MIPS_arch1\|signextend:sign_ext " "Elaborating entity \"signextend\" for hierarchy \"MIPS_arch_pipeline:MIPS_arch1\|signextend:sign_ext\"" {  } { { "MIPS_arch_pipeline.sv" "sign_ext" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/MIPS_arch_pipeline.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558477055348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shiftl2 MIPS_arch_pipeline:MIPS_arch1\|Shiftl2:shft_Jaddress " "Elaborating entity \"Shiftl2\" for hierarchy \"MIPS_arch_pipeline:MIPS_arch1\|Shiftl2:shft_Jaddress\"" {  } { { "MIPS_arch_pipeline.sv" "shft_Jaddress" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/MIPS_arch_pipeline.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558477055356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_S MIPS_arch_pipeline:MIPS_arch1\|mux_S:mux_S_HZDU " "Elaborating entity \"mux_S\" for hierarchy \"MIPS_arch_pipeline:MIPS_arch1\|mux_S:mux_S_HZDU\"" {  } { { "MIPS_arch_pipeline.sv" "mux_S_HZDU" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/MIPS_arch_pipeline.sv" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558477055366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_detection_unit MIPS_arch_pipeline:MIPS_arch1\|hazard_detection_unit:HZDU1 " "Elaborating entity \"hazard_detection_unit\" for hierarchy \"MIPS_arch_pipeline:MIPS_arch1\|hazard_detection_unit:HZDU1\"" {  } { { "MIPS_arch_pipeline.sv" "HZDU1" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/MIPS_arch_pipeline.sv" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558477055374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_IDEX MIPS_arch_pipeline:MIPS_arch1\|reg_IDEX:pipeline_reg_IDEX " "Elaborating entity \"reg_IDEX\" for hierarchy \"MIPS_arch_pipeline:MIPS_arch1\|reg_IDEX:pipeline_reg_IDEX\"" {  } { { "MIPS_arch_pipeline.sv" "pipeline_reg_IDEX" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/MIPS_arch_pipeline.sv" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558477055384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_EXMEM MIPS_arch_pipeline:MIPS_arch1\|reg_EXMEM:pipeline_reg_EXMEM " "Elaborating entity \"reg_EXMEM\" for hierarchy \"MIPS_arch_pipeline:MIPS_arch1\|reg_EXMEM:pipeline_reg_EXMEM\"" {  } { { "MIPS_arch_pipeline.sv" "pipeline_reg_EXMEM" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/MIPS_arch_pipeline.sv" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558477055410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Forwarding_unit MIPS_arch_pipeline:MIPS_arch1\|Forwarding_unit:fwud " "Elaborating entity \"Forwarding_unit\" for hierarchy \"MIPS_arch_pipeline:MIPS_arch1\|Forwarding_unit:fwud\"" {  } { { "MIPS_arch_pipeline.sv" "fwud" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/MIPS_arch_pipeline.sv" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558477055435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3 MIPS_arch_pipeline:MIPS_arch1\|mux_3:muxA_FWDU " "Elaborating entity \"mux_3\" for hierarchy \"MIPS_arch_pipeline:MIPS_arch1\|mux_3:muxA_FWDU\"" {  } { { "MIPS_arch_pipeline.sv" "muxA_FWDU" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/MIPS_arch_pipeline.sv" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558477055445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU MIPS_arch_pipeline:MIPS_arch1\|ALU:ALU1 " "Elaborating entity \"ALU\" for hierarchy \"MIPS_arch_pipeline:MIPS_arch1\|ALU:ALU1\"" {  } { { "MIPS_arch_pipeline.sv" "ALU1" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/MIPS_arch_pipeline.sv" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558477055456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_arch_RAM MIPS_arch_pipeline:MIPS_arch1\|mem_arch_RAM:mem_arch_RAM1 " "Elaborating entity \"mem_arch_RAM\" for hierarchy \"MIPS_arch_pipeline:MIPS_arch1\|mem_arch_RAM:mem_arch_RAM1\"" {  } { { "MIPS_arch_pipeline.sv" "mem_arch_RAM1" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/MIPS_arch_pipeline.sv" 367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558477055470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_ram MIPS_arch_pipeline:MIPS_arch1\|mem_arch_RAM:mem_arch_RAM1\|mem_ram:mem_ram1 " "Elaborating entity \"mem_ram\" for hierarchy \"MIPS_arch_pipeline:MIPS_arch1\|mem_arch_RAM:mem_arch_RAM1\|mem_ram:mem_ram1\"" {  } { { "mem_arch_RAM.sv" "mem_ram1" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/mem_arch_RAM.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558477055482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_MEMWB MIPS_arch_pipeline:MIPS_arch1\|reg_MEMWB:pipeline_reg_MEMWB " "Elaborating entity \"reg_MEMWB\" for hierarchy \"MIPS_arch_pipeline:MIPS_arch1\|reg_MEMWB:pipeline_reg_MEMWB\"" {  } { { "MIPS_arch_pipeline.sv" "pipeline_reg_MEMWB" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/MIPS_arch_pipeline.sv" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558477055497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "misc_logic MIPS_arch_pipeline:MIPS_arch1\|misc_logic:mlogic1 " "Elaborating entity \"misc_logic\" for hierarchy \"MIPS_arch_pipeline:MIPS_arch1\|misc_logic:mlogic1\"" {  } { { "MIPS_arch_pipeline.sv" "mlogic1" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/MIPS_arch_pipeline.sv" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558477055515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Branch_flush MIPS_arch_pipeline:MIPS_arch1\|Branch_flush:bflush " "Elaborating entity \"Branch_flush\" for hierarchy \"MIPS_arch_pipeline:MIPS_arch1\|Branch_flush:bflush\"" {  } { { "MIPS_arch_pipeline.sv" "bflush" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/MIPS_arch_pipeline.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558477055522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CU_single_cycle MIPS_arch_pipeline:MIPS_arch1\|CU_single_cycle:control_unit " "Elaborating entity \"CU_single_cycle\" for hierarchy \"MIPS_arch_pipeline:MIPS_arch1\|CU_single_cycle:control_unit\"" {  } { { "MIPS_arch_pipeline.sv" "control_unit" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/MIPS_arch_pipeline.sv" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558477055530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32 reg32:reg_32out " "Elaborating entity \"reg32\" for hierarchy \"reg32:reg_32out\"" {  } { { "Top_module.sv" "reg_32out" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/Top_module.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558477055541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFT_UART DFT_UART:DFT_UART1 " "Elaborating entity \"DFT_UART\" for hierarchy \"DFT_UART:DFT_UART1\"" {  } { { "Top_module.sv" "DFT_UART1" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/Top_module.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558477055550 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Clock_Count DFT_UART.sv(39) " "Verilog HDL or VHDL warning at DFT_UART.sv(39): object \"Clock_Count\" assigned a value but never read" {  } { { "DFT_UART.sv" "" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/DFT_UART.sv" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558477055551 "|Top_module|DFT_UART:DFT_UART1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 17 DFT_UART.sv(39) " "Verilog HDL assignment warning at DFT_UART.sv(39): truncated value with size 32 to match size of target (17)" {  } { { "DFT_UART.sv" "" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/DFT_UART.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558477055551 "|Top_module|DFT_UART:DFT_UART1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DFT_UART.sv(61) " "Verilog HDL Case Statement information at DFT_UART.sv(61): all case item expressions in this case statement are onehot" {  } { { "DFT_UART.sv" "" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/DFT_UART.sv" 61 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1558477055551 "|Top_module|DFT_UART:DFT_UART1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:UA_TX " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:UA_TX\"" {  } { { "Top_module.sv" "UA_TX" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/Top_module.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558477055565 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_tx.v(69) " "Verilog HDL assignment warning at uart_tx.v(69): truncated value with size 32 to match size of target (8)" {  } { { "uart_tx.v" "" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/uart_tx.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558477055566 "|Top_module|uart_tx:UA_TX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_tx.v(87) " "Verilog HDL assignment warning at uart_tx.v(87): truncated value with size 32 to match size of target (8)" {  } { { "uart_tx.v" "" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/uart_tx.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558477055566 "|Top_module|uart_tx:UA_TX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_tx.v(97) " "Verilog HDL assignment warning at uart_tx.v(97): truncated value with size 32 to match size of target (3)" {  } { { "uart_tx.v" "" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/uart_tx.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558477055567 "|Top_module|uart_tx:UA_TX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_tx.v(117) " "Verilog HDL assignment warning at uart_tx.v(117): truncated value with size 32 to match size of target (8)" {  } { { "uart_tx.v" "" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/uart_tx.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558477055567 "|Top_module|uart_tx:UA_TX"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg8_rx reg8_rx:reg8_rx_1 " "Elaborating entity \"reg8_rx\" for hierarchy \"reg8_rx:reg8_rx_1\"" {  } { { "Top_module.sv" "reg8_rx_1" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/Top_module.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558477055578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:UA_RX " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:UA_RX\"" {  } { { "Top_module.sv" "UA_RX" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/Top_module.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558477055586 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_rx.v(82) " "Verilog HDL assignment warning at uart_rx.v(82): truncated value with size 32 to match size of target (8)" {  } { { "uart_rx.v" "" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/uart_rx.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558477055587 "|Top_module|uart_rx:UA_RX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_rx.v(93) " "Verilog HDL assignment warning at uart_rx.v(93): truncated value with size 32 to match size of target (8)" {  } { { "uart_rx.v" "" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/uart_rx.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558477055587 "|Top_module|uart_rx:UA_RX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 uart_rx.v(104) " "Verilog HDL assignment warning at uart_rx.v(104): truncated value with size 32 to match size of target (3)" {  } { { "uart_rx.v" "" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/uart_rx.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558477055587 "|Top_module|uart_rx:UA_RX"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 uart_rx.v(122) " "Verilog HDL assignment warning at uart_rx.v(122): truncated value with size 32 to match size of target (8)" {  } { { "uart_rx.v" "" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/uart_rx.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558477055587 "|Top_module|uart_rx:UA_RX"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "MIPS_arch_pipeline:MIPS_arch1\|mem_arch_RAM:mem_arch_RAM1\|mem_ram:mem_ram1\|register " "RAM logic \"MIPS_arch_pipeline:MIPS_arch1\|mem_arch_RAM:mem_arch_RAM1\|mem_ram:mem_ram1\|register\" is uninferred due to asynchronous read logic" {  } { { "mem_ram.sv" "register" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/mem_ram.sv" 22 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1558477056700 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1558477056700 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "MIPS_arch_pipeline:MIPS_arch1\|ALU:ALU1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MIPS_arch_pipeline:MIPS_arch1\|ALU:ALU1\|Mult0\"" {  } { { "ALU.sv" "Mult0" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/ALU.sv" 41 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1558477059182 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1558477059182 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIPS_arch_pipeline:MIPS_arch1\|ALU:ALU1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"MIPS_arch_pipeline:MIPS_arch1\|ALU:ALU1\|lpm_mult:Mult0\"" {  } { { "ALU.sv" "" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/ALU.sv" 41 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558477059312 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIPS_arch_pipeline:MIPS_arch1\|ALU:ALU1\|lpm_mult:Mult0 " "Instantiated megafunction \"MIPS_arch_pipeline:MIPS_arch1\|ALU:ALU1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558477059312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558477059312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558477059312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558477059312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558477059312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558477059312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558477059312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558477059312 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558477059312 ""}  } { { "ALU.sv" "" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/ALU.sv" 41 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558477059312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/db/mult_7dt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558477059362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558477059362 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MIPS_arch_pipeline:MIPS_arch1\|ALU:ALU1\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"MIPS_arch_pipeline:MIPS_arch1\|ALU:ALU1\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/db/mult_7dt.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ALU.sv" "" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/ALU.sv" 41 -1 0 } } { "MIPS_arch_pipeline.sv" "" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/MIPS_arch_pipeline.sv" 355 0 0 } } { "Top_module.sv" "" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/Top_module.sv" 52 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558477059540 "|Top_module|MIPS_arch_pipeline:MIPS_arch1|ALU:ALU1|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MIPS_arch_pipeline:MIPS_arch1\|ALU:ALU1\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"MIPS_arch_pipeline:MIPS_arch1\|ALU:ALU1\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/db/mult_7dt.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ALU.sv" "" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/ALU.sv" 41 -1 0 } } { "MIPS_arch_pipeline.sv" "" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/MIPS_arch_pipeline.sv" 355 0 0 } } { "Top_module.sv" "" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/Top_module.sv" 52 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558477059540 "|Top_module|MIPS_arch_pipeline:MIPS_arch1|ALU:ALU1|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1558477059540 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1558477059540 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1558477060453 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1558477060540 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1558477060540 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "register_file.sv" "" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/register_file.sv" 39 -1 0 } } { "pc_reg.sv" "" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/pc_reg.sv" 28 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1558477060659 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1558477060659 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1558477063947 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558477074208 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/output_files/Top_module.map.smsg " "Generated suppressed messages file C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/output_files/Top_module.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558477074507 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1558477075061 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558477075061 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "PLL1:PLL11\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"PLL1:PLL11\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/pll1_altpll.v" "" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/db/pll1_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "PLL1.v" "" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/PLL1.v" 98 0 0 } } { "Top_module.sv" "" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/Top_module.sv" 43 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1558477075632 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11089 " "Implemented 11089 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1558477076005 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1558477076005 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11077 " "Implemented 11077 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1558477076005 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1558477076005 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1558477076005 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1558477076005 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "672 " "Peak virtual memory: 672 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558477076042 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 21 17:17:56 2019 " "Processing ended: Tue May 21 17:17:56 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558477076042 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558477076042 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558477076042 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558477076042 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1558477078665 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558477078672 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 21 17:17:57 2019 " "Processing started: Tue May 21 17:17:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558477078672 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1558477078672 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Top_module -c Top_module " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Top_module -c Top_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1558477078672 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1558477078960 ""}
{ "Info" "0" "" "Project  = Top_module" {  } {  } 0 0 "Project  = Top_module" 0 0 "Fitter" 0 0 1558477078962 ""}
{ "Info" "0" "" "Revision = Top_module" {  } {  } 0 0 "Revision = Top_module" 0 0 "Fitter" 0 0 1558477078963 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1558477079149 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1558477079150 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Top_module EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Top_module\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1558477079235 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1558477079328 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1558477079328 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL1:PLL11\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL1:PLL11\|altpll:altpll_component\|PLL1_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL1:PLL11\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[0\] 1 10 0 0 " "Implementing clock multiplication of 1, clock division of 10, and phase shift of 0 degrees (0 ps) for PLL1:PLL11\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll1_altpll.v" "" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/db/pll1_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/" { { 0 { 0 ""} 0 2052 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1558477079438 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL1:PLL11\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[1\] 36 15625 0 0 " "Implementing clock multiplication of 36, clock division of 15625, and phase shift of 0 degrees (0 ps) for PLL1:PLL11\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll1_altpll.v" "" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/db/pll1_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/" { { 0 { 0 ""} 0 2053 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1558477079438 ""}  } { { "db/pll1_altpll.v" "" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/db/pll1_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/" { { 0 { 0 ""} 0 2052 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1558477079438 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1558477079982 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1558477080005 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558477080541 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558477080541 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558477080541 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558477080541 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558477080541 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558477080541 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558477080541 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558477080541 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1558477080541 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1558477080541 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/" { { 0 { 0 ""} 0 12485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1558477080593 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/" { { 0 { 0 ""} 0 12487 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1558477080593 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/" { { 0 { 0 ""} 0 12489 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1558477080593 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/" { { 0 { 0 ""} 0 12491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1558477080593 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/" { { 0 { 0 ""} 0 12493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1558477080593 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1558477080593 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1558477080609 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Top_module.sdc " "Synopsys Design Constraints File file not found: 'Top_module.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1558477084484 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1558477084485 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1558477084521 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1558477084527 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1558477084652 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1558477084653 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1558477084657 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1558477085543 ""}  } { { "Top_module.sv" "" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/Top_module.sv" 19 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/" { { 0 { 0 ""} 0 12474 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558477085543 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL1:PLL11\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL1:PLL11\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1558477085543 ""}  } { { "db/pll1_altpll.v" "" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/db/pll1_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/" { { 0 { 0 ""} 0 2052 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558477085543 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL1:PLL11\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node PLL1:PLL11\|altpll:altpll_component\|PLL1_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1558477085543 ""}  } { { "db/pll1_altpll.v" "" { Text "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/db/pll1_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/" { { 0 { 0 ""} 0 2052 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558477085543 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1558477086791 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1558477086810 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1558477086812 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1558477086836 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1558477086869 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1558477086900 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1558477087511 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1558477087525 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1558477087525 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558477089325 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1558477089352 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1558477093678 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558477097527 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1558477097661 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1558477126237 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:29 " "Fitter placement operations ending: elapsed time is 00:00:29" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558477126238 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1558477127818 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "45 X34_Y24 X45_Y36 " "Router estimated peak interconnect usage is 45% of the available device resources in the region that extends from location X34_Y24 to location X45_Y36" {  } { { "loc" "" { Generic "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/" { { 1 { 0 "Router estimated peak interconnect usage is 45% of the available device resources in the region that extends from location X34_Y24 to location X45_Y36"} { { 12 { 0 ""} 34 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1558477140264 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1558477140264 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1558477152898 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1558477152898 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1558477152898 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:22 " "Fitter routing operations ending: elapsed time is 00:00:22" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558477152903 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 10.36 " "Total time spent on timing analysis during the Fitter is 10.36 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1558477153326 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1558477153408 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1558477154570 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1558477154575 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1558477155658 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558477157441 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/output_files/Top_module.fit.smsg " "Generated suppressed messages file C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/output_files/Top_module.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1558477160649 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1367 " "Peak virtual memory: 1367 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558477162169 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 21 17:19:22 2019 " "Processing ended: Tue May 21 17:19:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558477162169 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:25 " "Elapsed time: 00:01:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558477162169 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:54 " "Total CPU time (on all processors): 00:01:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558477162169 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1558477162169 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1558477203080 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558477203087 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 21 17:20:02 2019 " "Processing started: Tue May 21 17:20:02 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558477203087 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1558477203087 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Top_module -c Top_module " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Top_module -c Top_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1558477203087 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1558477203787 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1558477206933 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1558477207050 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "583 " "Peak virtual memory: 583 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558477207433 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 21 17:20:07 2019 " "Processing ended: Tue May 21 17:20:07 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558477207433 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558477207433 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558477207433 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1558477207433 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1558477208151 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1558477209184 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558477209190 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 21 17:20:08 2019 " "Processing started: Tue May 21 17:20:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558477209190 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1558477209190 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Top_module -c Top_module " "Command: quartus_sta Top_module -c Top_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1558477209190 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1558477209405 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1558477209944 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1558477209944 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558477210022 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558477210022 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Top_module.sdc " "Synopsys Design Constraints File file not found: 'Top_module.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1558477210892 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1558477210892 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1558477210926 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL11\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{PLL11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{PLL11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{PLL11\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{PLL11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{PLL11\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1558477210926 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL11\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 15625 -multiply_by 36 -duty_cycle 50.00 -name \{PLL11\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{PLL11\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{PLL11\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 15625 -multiply_by 36 -duty_cycle 50.00 -name \{PLL11\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{PLL11\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1558477210926 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1558477210926 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1558477210927 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1558477210934 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1558477211017 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1558477211018 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1558477211026 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1558477211043 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1558477211325 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1558477211325 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.322 " "Worst-case setup slack is -3.322" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558477211332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558477211332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.322             -25.387 clk  " "   -3.322             -25.387 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558477211332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.079              -0.337 PLL11\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -0.079              -0.337 PLL11\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558477211332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.790               0.000 PLL11\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.790               0.000 PLL11\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558477211332 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558477211332 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.402 " "Worst-case hold slack is 0.402" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558477211395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558477211395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 PLL11\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.402               0.000 PLL11\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558477211395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 PLL11\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.403               0.000 PLL11\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558477211395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.427               0.000 clk  " "    0.427               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558477211395 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558477211395 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1558477211399 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1558477211406 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.696 " "Worst-case minimum pulse width slack is 9.696" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558477211413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558477211413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.696               0.000 clk  " "    9.696               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558477211413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   99.706               0.000 PLL11\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   99.706               0.000 PLL11\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558477211413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4339.985               0.000 PLL11\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " " 4339.985               0.000 PLL11\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558477211413 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558477211413 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 70 synchronizer chains. " "Report Metastability: Found 70 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558477211663 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 70 " "Number of Synchronizer Chains Found: 70" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558477211663 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558477211663 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558477211663 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 21.025 ns " "Worst Case Available Settling Time: 21.025 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558477211663 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558477211663 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1558477211663 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1558477211669 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1558477211702 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1558477212812 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1558477213131 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1558477213387 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1558477213387 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.021 " "Worst-case setup slack is -3.021" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558477213395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558477213395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.021             -23.827 clk  " "   -3.021             -23.827 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558477213395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 PLL11\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.187               0.000 PLL11\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558477213395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.965               0.000 PLL11\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.965               0.000 PLL11\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558477213395 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558477213395 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.354 " "Worst-case hold slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558477213462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558477213462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 PLL11\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.354               0.000 PLL11\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558477213462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 PLL11\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.354               0.000 PLL11\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558477213462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.395               0.000 clk  " "    0.395               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558477213462 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558477213462 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1558477213467 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1558477213473 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.731 " "Worst-case minimum pulse width slack is 9.731" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558477213480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558477213480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.731               0.000 clk  " "    9.731               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558477213480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   99.692               0.000 PLL11\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   99.692               0.000 PLL11\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558477213480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4339.987               0.000 PLL11\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " " 4339.987               0.000 PLL11\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558477213480 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558477213480 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 70 synchronizer chains. " "Report Metastability: Found 70 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558477213719 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 70 " "Number of Synchronizer Chains Found: 70" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558477213719 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558477213719 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558477213719 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 21.776 ns " "Worst Case Available Settling Time: 21.776 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558477213719 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558477213719 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1558477213719 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1558477213730 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1558477213949 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1558477214009 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1558477214009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.616 " "Worst-case setup slack is -1.616" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558477214018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558477214018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.616             -12.299 clk  " "   -1.616             -12.299 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558477214018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.367               0.000 PLL11\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.367               0.000 PLL11\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558477214018 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.846               0.000 PLL11\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.846               0.000 PLL11\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558477214018 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558477214018 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.182 " "Worst-case hold slack is 0.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558477214091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558477214091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 PLL11\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.182               0.000 PLL11\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558477214091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 PLL11\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.182               0.000 PLL11\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558477214091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.184               0.000 clk  " "    0.184               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558477214091 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558477214091 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1558477214098 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1558477214105 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.393 " "Worst-case minimum pulse width slack is 9.393" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558477214117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558477214117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.393               0.000 clk  " "    9.393               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558477214117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   99.780               0.000 PLL11\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   99.780               0.000 PLL11\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558477214117 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 4340.056               0.000 PLL11\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " " 4340.056               0.000 PLL11\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558477214117 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1558477214117 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 70 synchronizer chains. " "Report Metastability: Found 70 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558477214426 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 70 " "Number of Synchronizer Chains Found: 70" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558477214426 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558477214426 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558477214426 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 24.879 ns " "Worst Case Available Settling Time: 24.879 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558477214426 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558477214426 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1558477214426 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1558477214815 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1558477214819 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "760 " "Peak virtual memory: 760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558477214948 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 21 17:20:14 2019 " "Processing ended: Tue May 21 17:20:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558477214948 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558477214948 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558477214948 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1558477214948 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1558477216311 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558477216319 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 21 17:20:16 2019 " "Processing started: Tue May 21 17:20:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558477216319 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1558477216319 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Top_module -c Top_module " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Top_module -c Top_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1558477216319 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1558477217218 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Top_module_7_1200mv_85c_slow.vo C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/simulation/modelsim/ simulation " "Generated file Top_module_7_1200mv_85c_slow.vo in folder \"C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1558477218813 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Top_module_7_1200mv_0c_slow.vo C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/simulation/modelsim/ simulation " "Generated file Top_module_7_1200mv_0c_slow.vo in folder \"C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1558477219779 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Top_module_min_1200mv_0c_fast.vo C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/simulation/modelsim/ simulation " "Generated file Top_module_min_1200mv_0c_fast.vo in folder \"C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1558477220768 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Top_module.vo C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/simulation/modelsim/ simulation " "Generated file Top_module.vo in folder \"C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1558477221768 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Top_module_7_1200mv_85c_v_slow.sdo C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/simulation/modelsim/ simulation " "Generated file Top_module_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1558477222514 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Top_module_7_1200mv_0c_v_slow.sdo C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/simulation/modelsim/ simulation " "Generated file Top_module_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1558477223253 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Top_module_min_1200mv_0c_v_fast.sdo C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/simulation/modelsim/ simulation " "Generated file Top_module_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1558477224059 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Top_module_v.sdo C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/simulation/modelsim/ simulation " "Generated file Top_module_v.sdo in folder \"C:/Users/nxf46397/Documents/Personales/Doctorado ITESO/2do semestre/Diseno de Microprocesadores/Practica3/practica3_MIPS_pipeline_FPGA/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1558477224848 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "600 " "Peak virtual memory: 600 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558477225004 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 21 17:20:25 2019 " "Processing ended: Tue May 21 17:20:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558477225004 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558477225004 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558477225004 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1558477225004 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 30 s " "Quartus Prime Full Compilation was successful. 0 errors, 30 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1558477225673 ""}
