0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/karti/Documents/ECE_385/Lab3_Adders/Lab3_Adders.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,uvm,,,,,,
C:/Users/karti/Documents/ECE_385/Lab3_Adders/Lab3_Adders.srcs/sim_1/new/tb_lookahead_adder.sv,1758001433,systemVerilog,,,,tb_lookahead_adder,,uvm,,,,,,
C:/Users/karti/Documents/ECE_385/Lab3_Adders/Lab3_Adders.srcs/sources_1/imports/design_source/lookahead_adder.sv,1758001158,systemVerilog,,C:/Users/karti/Documents/ECE_385/Lab3_Adders/Lab3_Adders.srcs/sim_1/new/tb_lookahead_adder.sv,,lookahead_adder,,uvm,,,,,,
C:/Users/karti/Documents/ECE_385/Lab3_Adders/Lab3_Adders.srcs/sources_1/new/four_bit_lookahead.sv,1757999359,systemVerilog,,C:/Users/karti/Documents/ECE_385/Lab3_Adders/Lab3_Adders.srcs/sources_1/imports/design_source/lookahead_adder.sv,,four_bit_lookahead,,uvm,,,,,,
