
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.014549    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000343    0.000172    0.000172 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.020431    0.022414    0.054579    0.054751 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.022414    0.000053    0.054803 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.018748    0.022697    0.064661    0.119465 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.022697    0.000020    0.119485 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.003100    0.024673    0.164403    0.283888 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.024673    0.000008    0.283895 ^ fanout73/A (sg13g2_buf_1)
     5    0.022362    0.098103    0.114855    0.398750 ^ fanout73/X (sg13g2_buf_1)
                                                         net73 (net)
                      0.098103    0.000073    0.398823 ^ fanout72/A (sg13g2_buf_2)
     5    0.027075    0.066035    0.134501    0.533324 ^ fanout72/X (sg13g2_buf_2)
                                                         net72 (net)
                      0.066035    0.000072    0.533397 ^ fanout71/A (sg13g2_buf_8)
     8    0.034865    0.031779    0.092208    0.625605 ^ fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.031779    0.000124    0.625729 ^ _226_/A (sg13g2_xor2_1)
     3    0.011107    0.119544    0.138388    0.764117 ^ _226_/X (sg13g2_xor2_1)
                                                         _051_ (net)
                      0.119544    0.000015    0.764132 ^ _240_/B (sg13g2_nand2_1)
     3    0.009772    0.076437    0.107163    0.871296 v _240_/Y (sg13g2_nand2_1)
                                                         _065_ (net)
                      0.076437    0.000015    0.871310 v _266_/C (sg13g2_and3_1)
     1    0.003982    0.025748    0.105532    0.976842 v _266_/X (sg13g2_and3_1)
                                                         _090_ (net)
                      0.025748    0.000011    0.976853 v _267_/A2 (sg13g2_o21ai_1)
     1    0.004117    0.081536    0.083227    1.060081 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.081536    0.000015    1.060096 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.003937    0.053997    0.076793    1.136889 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.053997    0.000011    1.136900 v _273_/A (sg13g2_nor2_1)
     1    0.003868    0.057774    0.069887    1.206787 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.057774    0.000009    1.206795 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.003630    0.053303    0.063861    1.270656 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.053303    0.000012    1.270668 v output15/A (sg13g2_buf_2)
     1    0.083918    0.136121    0.180205    1.450873 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.136130    0.001159    1.452032 v sine_out[1] (out)
                                              1.452032   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.452032   data arrival time
---------------------------------------------------------------------------------------------
                                              2.397968   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/Y
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_typ_1p20V_25C: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_typ_1p20V_25C: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_typ_1p20V_25C: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
