Implementation of Single Cycle and Multi Cycle Pipelined CPU.
