INFO: [VRFC 10-2263] Analyzing Verilog file "D:/31343/Documents/VivadoFiles/register/register.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/31343/Documents/VivadoFiles/register/register.srcs/sim_1/new/sim_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_register
