$date
	Sun Oct 23 06:09:54 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#713742
b10000 &
b10000 %
1$
b10000 !
1"
#713743
0"
#713746
b1000 &
b1000 %
#713750
b100 &
b100 %
#713754
b10 &
b10 %
#713758
b1 &
1#
b1 %
#713762
b0 &
b0 %
0#
0$
#1726507
b11000 !
1"
#1726510
b11000 &
b11000 %
1$
#1726511
0"
#1726514
b1100 &
b1100 %
#1726518
b110 &
b110 %
#1726522
b11 &
b11 %
#1726526
b1010 &
b1010 %
#1726530
b101 &
b101 %
#1726534
b10000 &
b10000 %
#1726538
b1000 &
b1000 %
#1726542
b100 &
b100 %
#1726546
b10 &
b10 %
#1726550
b1 &
1#
b1 %
#1726554
b0 &
b0 %
0#
0$
#2687159
b10011 !
1"
#2687162
b10011 &
b10011 %
1$
#2687163
0"
#2687166
b111010 &
b111010 %
#2687170
b11101 &
b11101 %
#2687174
b1011000 &
b1011000 %
#2687178
b101100 &
b101100 %
#2687182
b10110 &
b10110 %
#2687186
b1011 &
b1011 %
#2687190
b100010 &
b100010 %
#2687194
b10001 &
b10001 %
#2687198
b110100 &
b110100 %
#2687202
b11010 &
b11010 %
#2687206
b1101 &
b1101 %
#2687210
b101000 &
b101000 %
#2687214
b10100 &
b10100 %
#2687218
b1010 &
b1010 %
#2687222
b101 &
b101 %
#2687226
b10000 &
b10000 %
#2687230
b1000 &
b1000 %
#2687234
b100 &
b100 %
#2687238
b10 &
b10 %
#2687242
b1 &
b1 %
1#
#2687246
b0 &
0#
b0 %
0$
#4500012
