// Seed: 3771034695
`timescale 1ps / 1 ps
module module_0;
  tri0 id_0;
  assign id_0[1'd0] = 1;
  logic id_1;
  assign id_1 = 1;
  assign id_1 = id_1;
  assign id_0[1] = 1;
  logic id_2;
  assign id_2 = id_1;
endmodule
