Classic Timing Analyzer report for skeleton
Sat Nov 30 17:41:38 2013
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                         ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------+------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                 ; To                                                   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------+------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 4.304 ns                         ; keyboard_in[3]                                       ; input_ctrl:input_control|check[0]                    ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 20.596 ns                        ; led_ctrl:output_control|assert_signal:assert4|output ; led_14[4]                                            ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -3.559 ns                        ; keyboard_in[0]                                       ; input_ctrl:input_control|check[0]                    ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 22.39 MHz ( period = 44.656 ns ) ; reg_32:IRlatch_MW|dflipflop:\G1:23:d|output          ; reg_32:PC_set_val|dflipflop:\G1:1:d|output           ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; reg_32:IRlatch_FD|dflipflop:\G1:20:d|output          ; led_ctrl:output_control|assert_signal:assert1|output ; clock      ; clock    ; 6903         ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                      ;                                                      ;            ;          ; 6903         ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------+------------------------------------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C7       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; reset           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                              ; To                                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 22.39 MHz ( period = 44.656 ns )                    ; reg_32:IRlatch_MW|dflipflop:\G1:23:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:1:d|output  ; clock      ; clock    ; None                        ; None                      ; 33.093 ns               ;
; N/A                                     ; 22.39 MHz ( period = 44.654 ns )                    ; reg_32:IRlatch_MW|dflipflop:\G1:23:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 33.092 ns               ;
; N/A                                     ; 22.47 MHz ( period = 44.502 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_we_reg        ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.829 ns               ;
; N/A                                     ; 22.47 MHz ( period = 44.502 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg0  ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.829 ns               ;
; N/A                                     ; 22.47 MHz ( period = 44.502 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg1  ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.829 ns               ;
; N/A                                     ; 22.47 MHz ( period = 44.502 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg2  ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.829 ns               ;
; N/A                                     ; 22.47 MHz ( period = 44.502 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg3  ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.829 ns               ;
; N/A                                     ; 22.47 MHz ( period = 44.502 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg4  ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.829 ns               ;
; N/A                                     ; 22.47 MHz ( period = 44.502 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg5  ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.829 ns               ;
; N/A                                     ; 22.47 MHz ( period = 44.502 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg6  ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.829 ns               ;
; N/A                                     ; 22.47 MHz ( period = 44.502 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg7  ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.829 ns               ;
; N/A                                     ; 22.47 MHz ( period = 44.502 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg8  ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.829 ns               ;
; N/A                                     ; 22.47 MHz ( period = 44.502 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg9  ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.829 ns               ;
; N/A                                     ; 22.47 MHz ( period = 44.502 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg10 ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.829 ns               ;
; N/A                                     ; 22.47 MHz ( period = 44.502 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg11 ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.829 ns               ;
; N/A                                     ; 22.52 MHz ( period = 44.406 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:23:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:1:d|output  ; clock      ; clock    ; None                        ; None                      ; 32.941 ns               ;
; N/A                                     ; 22.52 MHz ( period = 44.404 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:23:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 32.940 ns               ;
; N/A                                     ; 22.60 MHz ( period = 44.244 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_we_reg         ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 30.118 ns               ;
; N/A                                     ; 22.60 MHz ( period = 44.244 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg0   ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 30.118 ns               ;
; N/A                                     ; 22.60 MHz ( period = 44.244 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg1   ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 30.118 ns               ;
; N/A                                     ; 22.60 MHz ( period = 44.244 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg2   ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 30.118 ns               ;
; N/A                                     ; 22.60 MHz ( period = 44.244 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg3   ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 30.118 ns               ;
; N/A                                     ; 22.60 MHz ( period = 44.244 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg4   ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 30.118 ns               ;
; N/A                                     ; 22.60 MHz ( period = 44.244 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg5   ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 30.118 ns               ;
; N/A                                     ; 22.60 MHz ( period = 44.244 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg6   ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 30.118 ns               ;
; N/A                                     ; 22.60 MHz ( period = 44.244 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg7   ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 30.118 ns               ;
; N/A                                     ; 22.60 MHz ( period = 44.244 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg8   ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 30.118 ns               ;
; N/A                                     ; 22.60 MHz ( period = 44.244 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg9   ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 30.118 ns               ;
; N/A                                     ; 22.60 MHz ( period = 44.244 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg10  ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 30.118 ns               ;
; N/A                                     ; 22.60 MHz ( period = 44.244 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg11  ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 30.118 ns               ;
; N/A                                     ; 22.62 MHz ( period = 44.214 ns )                    ; reg_32:IRlatch_MW|dflipflop:\G1:23:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:5:d|output  ; clock      ; clock    ; None                        ; None                      ; 33.076 ns               ;
; N/A                                     ; 22.62 MHz ( period = 44.214 ns )                    ; reg_32:IRlatch_MW|dflipflop:\G1:23:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:10:d|output ; clock      ; clock    ; None                        ; None                      ; 33.076 ns               ;
; N/A                                     ; 22.62 MHz ( period = 44.212 ns )                    ; reg_32:IRlatch_MW|dflipflop:\G1:23:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:11:d|output ; clock      ; clock    ; None                        ; None                      ; 33.075 ns               ;
; N/A                                     ; 22.62 MHz ( period = 44.210 ns )                    ; reg_32:IRlatch_MW|dflipflop:\G1:23:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:8:d|output  ; clock      ; clock    ; None                        ; None                      ; 33.074 ns               ;
; N/A                                     ; 22.62 MHz ( period = 44.208 ns )                    ; reg_32:IRlatch_MW|dflipflop:\G1:23:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:6:d|output  ; clock      ; clock    ; None                        ; None                      ; 33.073 ns               ;
; N/A                                     ; 22.62 MHz ( period = 44.208 ns )                    ; reg_32:IRlatch_MW|dflipflop:\G1:23:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:7:d|output  ; clock      ; clock    ; None                        ; None                      ; 33.073 ns               ;
; N/A                                     ; 22.62 MHz ( period = 44.204 ns )                    ; reg_32:IRlatch_MW|dflipflop:\G1:23:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:9:d|output  ; clock      ; clock    ; None                        ; None                      ; 33.071 ns               ;
; N/A                                     ; 22.66 MHz ( period = 44.126 ns )                    ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:1:d|output  ; clock      ; clock    ; None                        ; None                      ; 32.811 ns               ;
; N/A                                     ; 22.66 MHz ( period = 44.124 ns )                    ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 32.810 ns               ;
; N/A                                     ; 22.75 MHz ( period = 43.964 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:23:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:5:d|output  ; clock      ; clock    ; None                        ; None                      ; 32.924 ns               ;
; N/A                                     ; 22.75 MHz ( period = 43.964 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:23:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:10:d|output ; clock      ; clock    ; None                        ; None                      ; 32.924 ns               ;
; N/A                                     ; 22.75 MHz ( period = 43.962 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:23:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:11:d|output ; clock      ; clock    ; None                        ; None                      ; 32.923 ns               ;
; N/A                                     ; 22.75 MHz ( period = 43.960 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:23:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:8:d|output  ; clock      ; clock    ; None                        ; None                      ; 32.922 ns               ;
; N/A                                     ; 22.75 MHz ( period = 43.958 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:23:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:6:d|output  ; clock      ; clock    ; None                        ; None                      ; 32.921 ns               ;
; N/A                                     ; 22.75 MHz ( period = 43.958 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:23:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:7:d|output  ; clock      ; clock    ; None                        ; None                      ; 32.921 ns               ;
; N/A                                     ; 22.75 MHz ( period = 43.954 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:23:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:9:d|output  ; clock      ; clock    ; None                        ; None                      ; 32.919 ns               ;
; N/A                                     ; 22.78 MHz ( period = 43.890 ns )                    ; reg_32:IRlatch_MW|dflipflop:\G1:23:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:3:d|output  ; clock      ; clock    ; None                        ; None                      ; 32.726 ns               ;
; N/A                                     ; 22.79 MHz ( period = 43.888 ns )                    ; reg_32:IRlatch_MW|dflipflop:\G1:23:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:4:d|output  ; clock      ; clock    ; None                        ; None                      ; 32.725 ns               ;
; N/A                                     ; 22.84 MHz ( period = 43.780 ns )                    ; reg_32:IRlatch_MW|dflipflop:\G1:23:d|output                                                                       ; dflipflop:set_at_fall|output                ; clock      ; clock    ; None                        ; None                      ; 32.534 ns               ;
; N/A                                     ; 22.87 MHz ( period = 43.720 ns )                    ; reg_32:IRlatch_MW|dflipflop:\G1:27:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:1:d|output  ; clock      ; clock    ; None                        ; None                      ; 32.828 ns               ;
; N/A                                     ; 22.87 MHz ( period = 43.718 ns )                    ; reg_32:IRlatch_MW|dflipflop:\G1:27:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:2:d|output  ; clock      ; clock    ; None                        ; None                      ; 32.827 ns               ;
; N/A                                     ; 22.89 MHz ( period = 43.684 ns )                    ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:5:d|output  ; clock      ; clock    ; None                        ; None                      ; 32.794 ns               ;
; N/A                                     ; 22.89 MHz ( period = 43.684 ns )                    ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:10:d|output ; clock      ; clock    ; None                        ; None                      ; 32.794 ns               ;
; N/A                                     ; 22.89 MHz ( period = 43.682 ns )                    ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:11:d|output ; clock      ; clock    ; None                        ; None                      ; 32.793 ns               ;
; N/A                                     ; 22.89 MHz ( period = 43.680 ns )                    ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:8:d|output  ; clock      ; clock    ; None                        ; None                      ; 32.792 ns               ;
; N/A                                     ; 22.89 MHz ( period = 43.678 ns )                    ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:6:d|output  ; clock      ; clock    ; None                        ; None                      ; 32.791 ns               ;
; N/A                                     ; 22.89 MHz ( period = 43.678 ns )                    ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:7:d|output  ; clock      ; clock    ; None                        ; None                      ; 32.791 ns               ;
; N/A                                     ; 22.90 MHz ( period = 43.674 ns )                    ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:9:d|output  ; clock      ; clock    ; None                        ; None                      ; 32.789 ns               ;
; N/A                                     ; 22.90 MHz ( period = 43.670 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_we_reg         ; reg_32:Olatch_XM|dflipflop:\G1:23:d|output  ; clock      ; clock    ; None                        ; None                      ; 26.064 ns               ;
; N/A                                     ; 22.90 MHz ( period = 43.670 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg0   ; reg_32:Olatch_XM|dflipflop:\G1:23:d|output  ; clock      ; clock    ; None                        ; None                      ; 26.064 ns               ;
; N/A                                     ; 22.90 MHz ( period = 43.670 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg1   ; reg_32:Olatch_XM|dflipflop:\G1:23:d|output  ; clock      ; clock    ; None                        ; None                      ; 26.064 ns               ;
; N/A                                     ; 22.90 MHz ( period = 43.670 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg2   ; reg_32:Olatch_XM|dflipflop:\G1:23:d|output  ; clock      ; clock    ; None                        ; None                      ; 26.064 ns               ;
; N/A                                     ; 22.90 MHz ( period = 43.670 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg3   ; reg_32:Olatch_XM|dflipflop:\G1:23:d|output  ; clock      ; clock    ; None                        ; None                      ; 26.064 ns               ;
; N/A                                     ; 22.90 MHz ( period = 43.670 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg4   ; reg_32:Olatch_XM|dflipflop:\G1:23:d|output  ; clock      ; clock    ; None                        ; None                      ; 26.064 ns               ;
; N/A                                     ; 22.90 MHz ( period = 43.670 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg5   ; reg_32:Olatch_XM|dflipflop:\G1:23:d|output  ; clock      ; clock    ; None                        ; None                      ; 26.064 ns               ;
; N/A                                     ; 22.90 MHz ( period = 43.670 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg6   ; reg_32:Olatch_XM|dflipflop:\G1:23:d|output  ; clock      ; clock    ; None                        ; None                      ; 26.064 ns               ;
; N/A                                     ; 22.90 MHz ( period = 43.670 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg7   ; reg_32:Olatch_XM|dflipflop:\G1:23:d|output  ; clock      ; clock    ; None                        ; None                      ; 26.064 ns               ;
; N/A                                     ; 22.90 MHz ( period = 43.670 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg8   ; reg_32:Olatch_XM|dflipflop:\G1:23:d|output  ; clock      ; clock    ; None                        ; None                      ; 26.064 ns               ;
; N/A                                     ; 22.90 MHz ( period = 43.670 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg9   ; reg_32:Olatch_XM|dflipflop:\G1:23:d|output  ; clock      ; clock    ; None                        ; None                      ; 26.064 ns               ;
; N/A                                     ; 22.90 MHz ( period = 43.670 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg10  ; reg_32:Olatch_XM|dflipflop:\G1:23:d|output  ; clock      ; clock    ; None                        ; None                      ; 26.064 ns               ;
; N/A                                     ; 22.90 MHz ( period = 43.670 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg11  ; reg_32:Olatch_XM|dflipflop:\G1:23:d|output  ; clock      ; clock    ; None                        ; None                      ; 26.064 ns               ;
; N/A                                     ; 22.91 MHz ( period = 43.640 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:23:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:3:d|output  ; clock      ; clock    ; None                        ; None                      ; 32.574 ns               ;
; N/A                                     ; 22.92 MHz ( period = 43.638 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:23:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:4:d|output  ; clock      ; clock    ; None                        ; None                      ; 32.573 ns               ;
; N/A                                     ; 22.92 MHz ( period = 43.624 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_we_reg         ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.805 ns               ;
; N/A                                     ; 22.92 MHz ( period = 43.624 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg0   ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.805 ns               ;
; N/A                                     ; 22.92 MHz ( period = 43.624 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg1   ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.805 ns               ;
; N/A                                     ; 22.92 MHz ( period = 43.624 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg2   ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.805 ns               ;
; N/A                                     ; 22.92 MHz ( period = 43.624 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg3   ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.805 ns               ;
; N/A                                     ; 22.92 MHz ( period = 43.624 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg4   ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.805 ns               ;
; N/A                                     ; 22.92 MHz ( period = 43.624 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg5   ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.805 ns               ;
; N/A                                     ; 22.92 MHz ( period = 43.624 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg6   ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.805 ns               ;
; N/A                                     ; 22.92 MHz ( period = 43.624 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg7   ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.805 ns               ;
; N/A                                     ; 22.92 MHz ( period = 43.624 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg8   ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.805 ns               ;
; N/A                                     ; 22.92 MHz ( period = 43.624 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg9   ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.805 ns               ;
; N/A                                     ; 22.92 MHz ( period = 43.624 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg10  ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.805 ns               ;
; N/A                                     ; 22.92 MHz ( period = 43.624 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg11  ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.805 ns               ;
; N/A                                     ; 22.95 MHz ( period = 43.580 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_we_reg        ; reg_32:Olatch_XM|dflipflop:\G1:23:d|output  ; clock      ; clock    ; None                        ; None                      ; 25.601 ns               ;
; N/A                                     ; 22.95 MHz ( period = 43.580 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg0  ; reg_32:Olatch_XM|dflipflop:\G1:23:d|output  ; clock      ; clock    ; None                        ; None                      ; 25.601 ns               ;
; N/A                                     ; 22.95 MHz ( period = 43.580 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg1  ; reg_32:Olatch_XM|dflipflop:\G1:23:d|output  ; clock      ; clock    ; None                        ; None                      ; 25.601 ns               ;
; N/A                                     ; 22.95 MHz ( period = 43.580 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg2  ; reg_32:Olatch_XM|dflipflop:\G1:23:d|output  ; clock      ; clock    ; None                        ; None                      ; 25.601 ns               ;
; N/A                                     ; 22.95 MHz ( period = 43.580 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg3  ; reg_32:Olatch_XM|dflipflop:\G1:23:d|output  ; clock      ; clock    ; None                        ; None                      ; 25.601 ns               ;
; N/A                                     ; 22.95 MHz ( period = 43.580 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg4  ; reg_32:Olatch_XM|dflipflop:\G1:23:d|output  ; clock      ; clock    ; None                        ; None                      ; 25.601 ns               ;
; N/A                                     ; 22.95 MHz ( period = 43.580 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg5  ; reg_32:Olatch_XM|dflipflop:\G1:23:d|output  ; clock      ; clock    ; None                        ; None                      ; 25.601 ns               ;
; N/A                                     ; 22.95 MHz ( period = 43.580 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg6  ; reg_32:Olatch_XM|dflipflop:\G1:23:d|output  ; clock      ; clock    ; None                        ; None                      ; 25.601 ns               ;
; N/A                                     ; 22.95 MHz ( period = 43.580 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg7  ; reg_32:Olatch_XM|dflipflop:\G1:23:d|output  ; clock      ; clock    ; None                        ; None                      ; 25.601 ns               ;
; N/A                                     ; 22.95 MHz ( period = 43.580 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg8  ; reg_32:Olatch_XM|dflipflop:\G1:23:d|output  ; clock      ; clock    ; None                        ; None                      ; 25.601 ns               ;
; N/A                                     ; 22.95 MHz ( period = 43.580 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg9  ; reg_32:Olatch_XM|dflipflop:\G1:23:d|output  ; clock      ; clock    ; None                        ; None                      ; 25.601 ns               ;
; N/A                                     ; 22.95 MHz ( period = 43.580 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg10 ; reg_32:Olatch_XM|dflipflop:\G1:23:d|output  ; clock      ; clock    ; None                        ; None                      ; 25.601 ns               ;
; N/A                                     ; 22.95 MHz ( period = 43.580 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg11 ; reg_32:Olatch_XM|dflipflop:\G1:23:d|output  ; clock      ; clock    ; None                        ; None                      ; 25.601 ns               ;
; N/A                                     ; 22.97 MHz ( period = 43.530 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:23:d|output                                                                       ; dflipflop:set_at_fall|output                ; clock      ; clock    ; None                        ; None                      ; 32.382 ns               ;
; N/A                                     ; 23.04 MHz ( period = 43.398 ns )                    ; reg_32:IRlatch_MW|dflipflop:\G1:23:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:0:d|output  ; clock      ; clock    ; None                        ; None                      ; 32.187 ns               ;
; N/A                                     ; 23.05 MHz ( period = 43.380 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_we_reg         ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.316 ns               ;
; N/A                                     ; 23.05 MHz ( period = 43.380 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_address_reg0   ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.316 ns               ;
; N/A                                     ; 23.05 MHz ( period = 43.380 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_address_reg1   ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.316 ns               ;
; N/A                                     ; 23.05 MHz ( period = 43.380 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_address_reg2   ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.316 ns               ;
; N/A                                     ; 23.05 MHz ( period = 43.380 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_address_reg3   ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.316 ns               ;
; N/A                                     ; 23.05 MHz ( period = 43.380 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_address_reg4   ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.316 ns               ;
; N/A                                     ; 23.05 MHz ( period = 43.380 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_address_reg5   ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.316 ns               ;
; N/A                                     ; 23.05 MHz ( period = 43.380 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_address_reg6   ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.316 ns               ;
; N/A                                     ; 23.05 MHz ( period = 43.380 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_address_reg7   ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.316 ns               ;
; N/A                                     ; 23.05 MHz ( period = 43.380 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_address_reg8   ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.316 ns               ;
; N/A                                     ; 23.05 MHz ( period = 43.380 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_address_reg9   ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.316 ns               ;
; N/A                                     ; 23.05 MHz ( period = 43.380 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_address_reg10  ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.316 ns               ;
; N/A                                     ; 23.05 MHz ( period = 43.380 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_address_reg11  ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.316 ns               ;
; N/A                                     ; 23.06 MHz ( period = 43.360 ns )                    ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:3:d|output  ; clock      ; clock    ; None                        ; None                      ; 32.444 ns               ;
; N/A                                     ; 23.06 MHz ( period = 43.358 ns )                    ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:4:d|output  ; clock      ; clock    ; None                        ; None                      ; 32.443 ns               ;
; N/A                                     ; 23.09 MHz ( period = 43.312 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_we_reg        ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output  ; clock      ; clock    ; None                        ; None                      ; 27.175 ns               ;
; N/A                                     ; 23.09 MHz ( period = 43.312 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg0  ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output  ; clock      ; clock    ; None                        ; None                      ; 27.175 ns               ;
; N/A                                     ; 23.09 MHz ( period = 43.312 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg1  ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output  ; clock      ; clock    ; None                        ; None                      ; 27.175 ns               ;
; N/A                                     ; 23.09 MHz ( period = 43.312 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg2  ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output  ; clock      ; clock    ; None                        ; None                      ; 27.175 ns               ;
; N/A                                     ; 23.09 MHz ( period = 43.312 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg3  ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output  ; clock      ; clock    ; None                        ; None                      ; 27.175 ns               ;
; N/A                                     ; 23.09 MHz ( period = 43.312 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg4  ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output  ; clock      ; clock    ; None                        ; None                      ; 27.175 ns               ;
; N/A                                     ; 23.09 MHz ( period = 43.312 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg5  ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output  ; clock      ; clock    ; None                        ; None                      ; 27.175 ns               ;
; N/A                                     ; 23.09 MHz ( period = 43.312 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg6  ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output  ; clock      ; clock    ; None                        ; None                      ; 27.175 ns               ;
; N/A                                     ; 23.09 MHz ( period = 43.312 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg7  ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output  ; clock      ; clock    ; None                        ; None                      ; 27.175 ns               ;
; N/A                                     ; 23.09 MHz ( period = 43.312 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg8  ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output  ; clock      ; clock    ; None                        ; None                      ; 27.175 ns               ;
; N/A                                     ; 23.09 MHz ( period = 43.312 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg9  ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output  ; clock      ; clock    ; None                        ; None                      ; 27.175 ns               ;
; N/A                                     ; 23.09 MHz ( period = 43.312 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg10 ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output  ; clock      ; clock    ; None                        ; None                      ; 27.175 ns               ;
; N/A                                     ; 23.09 MHz ( period = 43.312 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg11 ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output  ; clock      ; clock    ; None                        ; None                      ; 27.175 ns               ;
; N/A                                     ; 23.10 MHz ( period = 43.294 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_we_reg        ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.264 ns               ;
; N/A                                     ; 23.10 MHz ( period = 43.294 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg0  ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.264 ns               ;
; N/A                                     ; 23.10 MHz ( period = 43.294 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg1  ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.264 ns               ;
; N/A                                     ; 23.10 MHz ( period = 43.294 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg2  ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.264 ns               ;
; N/A                                     ; 23.10 MHz ( period = 43.294 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg3  ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.264 ns               ;
; N/A                                     ; 23.10 MHz ( period = 43.294 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg4  ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.264 ns               ;
; N/A                                     ; 23.10 MHz ( period = 43.294 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg5  ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.264 ns               ;
; N/A                                     ; 23.10 MHz ( period = 43.294 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg6  ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.264 ns               ;
; N/A                                     ; 23.10 MHz ( period = 43.294 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg7  ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.264 ns               ;
; N/A                                     ; 23.10 MHz ( period = 43.294 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg8  ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.264 ns               ;
; N/A                                     ; 23.10 MHz ( period = 43.294 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg9  ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.264 ns               ;
; N/A                                     ; 23.10 MHz ( period = 43.294 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg10 ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.264 ns               ;
; N/A                                     ; 23.10 MHz ( period = 43.294 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg11 ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 29.264 ns               ;
; N/A                                     ; 23.11 MHz ( period = 43.278 ns )                    ; reg_32:IRlatch_MW|dflipflop:\G1:27:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:5:d|output  ; clock      ; clock    ; None                        ; None                      ; 32.811 ns               ;
; N/A                                     ; 23.11 MHz ( period = 43.278 ns )                    ; reg_32:IRlatch_MW|dflipflop:\G1:27:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:10:d|output ; clock      ; clock    ; None                        ; None                      ; 32.811 ns               ;
; N/A                                     ; 23.11 MHz ( period = 43.276 ns )                    ; reg_32:IRlatch_MW|dflipflop:\G1:27:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:11:d|output ; clock      ; clock    ; None                        ; None                      ; 32.810 ns               ;
; N/A                                     ; 23.11 MHz ( period = 43.274 ns )                    ; reg_32:IRlatch_MW|dflipflop:\G1:27:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:8:d|output  ; clock      ; clock    ; None                        ; None                      ; 32.809 ns               ;
; N/A                                     ; 23.11 MHz ( period = 43.272 ns )                    ; reg_32:IRlatch_MW|dflipflop:\G1:27:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:6:d|output  ; clock      ; clock    ; None                        ; None                      ; 32.808 ns               ;
; N/A                                     ; 23.11 MHz ( period = 43.272 ns )                    ; reg_32:IRlatch_MW|dflipflop:\G1:27:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:7:d|output  ; clock      ; clock    ; None                        ; None                      ; 32.808 ns               ;
; N/A                                     ; 23.11 MHz ( period = 43.268 ns )                    ; reg_32:IRlatch_MW|dflipflop:\G1:27:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:9:d|output  ; clock      ; clock    ; None                        ; None                      ; 32.806 ns               ;
; N/A                                     ; 23.12 MHz ( period = 43.250 ns )                    ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output                                                                       ; dflipflop:set_at_fall|output                ; clock      ; clock    ; None                        ; None                      ; 32.252 ns               ;
; N/A                                     ; 23.15 MHz ( period = 43.202 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a15~porta_we_reg        ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 28.910 ns               ;
; N/A                                     ; 23.15 MHz ( period = 43.202 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a15~porta_address_reg0  ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 28.910 ns               ;
; N/A                                     ; 23.15 MHz ( period = 43.202 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a15~porta_address_reg1  ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 28.910 ns               ;
; N/A                                     ; 23.15 MHz ( period = 43.202 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a15~porta_address_reg2  ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 28.910 ns               ;
; N/A                                     ; 23.15 MHz ( period = 43.202 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a15~porta_address_reg3  ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 28.910 ns               ;
; N/A                                     ; 23.15 MHz ( period = 43.202 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a15~porta_address_reg4  ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 28.910 ns               ;
; N/A                                     ; 23.15 MHz ( period = 43.202 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a15~porta_address_reg5  ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 28.910 ns               ;
; N/A                                     ; 23.15 MHz ( period = 43.202 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a15~porta_address_reg6  ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 28.910 ns               ;
; N/A                                     ; 23.15 MHz ( period = 43.202 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a15~porta_address_reg7  ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 28.910 ns               ;
; N/A                                     ; 23.15 MHz ( period = 43.202 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a15~porta_address_reg8  ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 28.910 ns               ;
; N/A                                     ; 23.15 MHz ( period = 43.202 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a15~porta_address_reg9  ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 28.910 ns               ;
; N/A                                     ; 23.15 MHz ( period = 43.202 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a15~porta_address_reg10 ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 28.910 ns               ;
; N/A                                     ; 23.15 MHz ( period = 43.202 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a15~porta_address_reg11 ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 28.910 ns               ;
; N/A                                     ; 23.18 MHz ( period = 43.148 ns )                    ; reg_32:IRlatch_DX|dflipflop:\G1:23:d|output                                                                       ; reg_32:PC_set_val|dflipflop:\G1:0:d|output  ; clock      ; clock    ; None                        ; None                      ; 32.035 ns               ;
; N/A                                     ; 23.20 MHz ( period = 43.104 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_we_reg        ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 28.846 ns               ;
; N/A                                     ; 23.20 MHz ( period = 43.104 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg0  ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 28.846 ns               ;
; N/A                                     ; 23.20 MHz ( period = 43.104 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg1  ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 28.846 ns               ;
; N/A                                     ; 23.20 MHz ( period = 43.104 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg2  ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 28.846 ns               ;
; N/A                                     ; 23.20 MHz ( period = 43.104 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg3  ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 28.846 ns               ;
; N/A                                     ; 23.20 MHz ( period = 43.104 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg4  ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 28.846 ns               ;
; N/A                                     ; 23.20 MHz ( period = 43.104 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg5  ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 28.846 ns               ;
; N/A                                     ; 23.20 MHz ( period = 43.104 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg6  ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 28.846 ns               ;
; N/A                                     ; 23.20 MHz ( period = 43.104 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg7  ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 28.846 ns               ;
; N/A                                     ; 23.20 MHz ( period = 43.104 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg8  ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 28.846 ns               ;
; N/A                                     ; 23.20 MHz ( period = 43.104 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg9  ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 28.846 ns               ;
; N/A                                     ; 23.20 MHz ( period = 43.104 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg10 ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 28.846 ns               ;
; N/A                                     ; 23.20 MHz ( period = 43.104 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg11 ; reg_32:Olatch_XM|dflipflop:\G1:31:d|output  ; clock      ; clock    ; None                        ; None                      ; 28.846 ns               ;
; N/A                                     ; 23.23 MHz ( period = 43.054 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_we_reg         ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output  ; clock      ; clock    ; None                        ; None                      ; 27.464 ns               ;
; N/A                                     ; 23.23 MHz ( period = 43.054 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg0   ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output  ; clock      ; clock    ; None                        ; None                      ; 27.464 ns               ;
; N/A                                     ; 23.23 MHz ( period = 43.054 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg1   ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output  ; clock      ; clock    ; None                        ; None                      ; 27.464 ns               ;
; N/A                                     ; 23.23 MHz ( period = 43.054 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg2   ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output  ; clock      ; clock    ; None                        ; None                      ; 27.464 ns               ;
; N/A                                     ; 23.23 MHz ( period = 43.054 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg3   ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output  ; clock      ; clock    ; None                        ; None                      ; 27.464 ns               ;
; N/A                                     ; 23.23 MHz ( period = 43.054 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg4   ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output  ; clock      ; clock    ; None                        ; None                      ; 27.464 ns               ;
; N/A                                     ; 23.23 MHz ( period = 43.054 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg5   ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output  ; clock      ; clock    ; None                        ; None                      ; 27.464 ns               ;
; N/A                                     ; 23.23 MHz ( period = 43.054 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg6   ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output  ; clock      ; clock    ; None                        ; None                      ; 27.464 ns               ;
; N/A                                     ; 23.23 MHz ( period = 43.054 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg7   ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output  ; clock      ; clock    ; None                        ; None                      ; 27.464 ns               ;
; N/A                                     ; 23.23 MHz ( period = 43.054 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg8   ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output  ; clock      ; clock    ; None                        ; None                      ; 27.464 ns               ;
; N/A                                     ; 23.23 MHz ( period = 43.054 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg9   ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output  ; clock      ; clock    ; None                        ; None                      ; 27.464 ns               ;
; N/A                                     ; 23.23 MHz ( period = 43.054 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg10  ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output  ; clock      ; clock    ; None                        ; None                      ; 27.464 ns               ;
; N/A                                     ; 23.23 MHz ( period = 43.054 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg11  ; reg_32:Olatch_XM|dflipflop:\G1:27:d|output  ; clock      ; clock    ; None                        ; None                      ; 27.464 ns               ;
; N/A                                     ; 23.23 MHz ( period = 43.050 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg1   ; reg_32:Olatch_XM|dflipflop:\G1:23:d|output  ; clock      ; clock    ; None                        ; None                      ; 25.751 ns               ;
; N/A                                     ; 23.23 MHz ( period = 43.050 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg2   ; reg_32:Olatch_XM|dflipflop:\G1:23:d|output  ; clock      ; clock    ; None                        ; None                      ; 25.751 ns               ;
; N/A                                     ; 23.23 MHz ( period = 43.050 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg3   ; reg_32:Olatch_XM|dflipflop:\G1:23:d|output  ; clock      ; clock    ; None                        ; None                      ; 25.751 ns               ;
; N/A                                     ; 23.23 MHz ( period = 43.050 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg4   ; reg_32:Olatch_XM|dflipflop:\G1:23:d|output  ; clock      ; clock    ; None                        ; None                      ; 25.751 ns               ;
; N/A                                     ; 23.23 MHz ( period = 43.050 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg5   ; reg_32:Olatch_XM|dflipflop:\G1:23:d|output  ; clock      ; clock    ; None                        ; None                      ; 25.751 ns               ;
; N/A                                     ; 23.23 MHz ( period = 43.050 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg6   ; reg_32:Olatch_XM|dflipflop:\G1:23:d|output  ; clock      ; clock    ; None                        ; None                      ; 25.751 ns               ;
; N/A                                     ; 23.23 MHz ( period = 43.050 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg7   ; reg_32:Olatch_XM|dflipflop:\G1:23:d|output  ; clock      ; clock    ; None                        ; None                      ; 25.751 ns               ;
; N/A                                     ; 23.23 MHz ( period = 43.050 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg8   ; reg_32:Olatch_XM|dflipflop:\G1:23:d|output  ; clock      ; clock    ; None                        ; None                      ; 25.751 ns               ;
; N/A                                     ; 23.23 MHz ( period = 43.050 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg9   ; reg_32:Olatch_XM|dflipflop:\G1:23:d|output  ; clock      ; clock    ; None                        ; None                      ; 25.751 ns               ;
; N/A                                     ; 23.23 MHz ( period = 43.050 ns )                    ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg10  ; reg_32:Olatch_XM|dflipflop:\G1:23:d|output  ; clock      ; clock    ; None                        ; None                      ; 25.751 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                   ;                                             ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                                                                          ;
+------------------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                         ; To                                                    ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:20:d|output                                  ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 2.399 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:20:d|output                                  ; led_ctrl:output_control|assert_signal:assert3|output  ; clock      ; clock    ; None                       ; None                       ; 2.887 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:20:d|output                                  ; led_ctrl:output_control|assert_signal:assert8|output  ; clock      ; clock    ; None                       ; None                       ; 3.391 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:20:d|output                                  ; led_ctrl:output_control|assert_signal:assert11|output ; clock      ; clock    ; None                       ; None                       ; 3.435 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:20:d|output                                  ; led_ctrl:output_control|assert_signal:assert13|output ; clock      ; clock    ; None                       ; None                       ; 3.400 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:20:d|output                                  ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 3.532 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:19:d|output                                  ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 3.710 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:20:d|output                                  ; led_ctrl:output_control|assert_signal:assert7|output  ; clock      ; clock    ; None                       ; None                       ; 3.752 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:20:d|output                                  ; led_ctrl:output_control|assert_signal:assert5|output  ; clock      ; clock    ; None                       ; None                       ; 3.781 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:27:d|output                                  ; dflipflop:set_at_fall|output                          ; clock      ; clock    ; None                       ; None                       ; 2.771 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:20:d|output                                  ; led_ctrl:output_control|assert_signal:assert6|output  ; clock      ; clock    ; None                       ; None                       ; 4.034 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:20:d|output                                  ; led_ctrl:output_control|assert_signal:assert9|output  ; clock      ; clock    ; None                       ; None                       ; 4.059 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:20:d|output                                  ; led_ctrl:output_control|assert_signal:assert10|output ; clock      ; clock    ; None                       ; None                       ; 3.865 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:19:d|output                                  ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 4.014 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:20:d|output                                  ; led_ctrl:output_control|assert_signal:assert12|output ; clock      ; clock    ; None                       ; None                       ; 4.105 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:20:d|output                                  ; led_ctrl:output_control|assert_signal:assert14|output ; clock      ; clock    ; None                       ; None                       ; 4.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:0:d|output                     ; reg_32:PC_set_val|dflipflop:\G1:1:d|output            ; clock      ; clock    ; None                       ; None                       ; 3.344 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:19:d|output                                  ; led_ctrl:output_control|assert_signal:assert8|output  ; clock      ; clock    ; None                       ; None                       ; 4.421 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:19:d|output                                  ; led_ctrl:output_control|assert_signal:assert3|output  ; clock      ; clock    ; None                       ; None                       ; 4.504 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:20:d|output                                  ; led_ctrl:output_control|assert_signal:assert4|output  ; clock      ; clock    ; None                       ; None                       ; 4.674 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:0:d|output                     ; reg_32:PC_set_val|dflipflop:\G1:0:d|output            ; clock      ; clock    ; None                       ; None                       ; 3.259 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:0:dffcomp|output ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 4.763 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:1:d|output                     ; reg_32:PC_set_val|dflipflop:\G1:2:d|output            ; clock      ; clock    ; None                       ; None                       ; 3.596 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:2:d|output                     ; reg_32:PC_set_val|dflipflop:\G1:2:d|output            ; clock      ; clock    ; None                       ; None                       ; 3.622 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:16:d|output                                  ; reg_32:Olatch_XM|dflipflop:\G1:30:d|output            ; clock      ; clock    ; None                       ; None                       ; 2.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:19:d|output                                  ; led_ctrl:output_control|assert_signal:assert14|output ; clock      ; clock    ; None                       ; None                       ; 4.740 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:0:d|output                     ; reg_32:PC_set_val|dflipflop:\G1:2:d|output            ; clock      ; clock    ; None                       ; None                       ; 3.666 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:19:d|output                                  ; led_ctrl:output_control|assert_signal:assert7|output  ; clock      ; clock    ; None                       ; None                       ; 4.783 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:0:dffcomp|output ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 4.921 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:19:d|output                                  ; led_ctrl:output_control|assert_signal:assert5|output  ; clock      ; clock    ; None                       ; None                       ; 4.851 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:30:d|output                                  ; dflipflop:set_at_fall|output                          ; clock      ; clock    ; None                       ; None                       ; 3.769 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:18:d|output                                  ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 4.880 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:1:d|output                     ; reg_32:PC_set_val|dflipflop:\G1:1:d|output            ; clock      ; clock    ; None                       ; None                       ; 3.922 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:5:d|output                     ; reg_32:PC_set_val|dflipflop:\G1:5:d|output            ; clock      ; clock    ; None                       ; None                       ; 4.126 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:4:dffcomp|output ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 5.055 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:18:d|output                                  ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 5.012 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:19:d|output                                  ; led_ctrl:output_control|assert_signal:assert11|output ; clock      ; clock    ; None                       ; None                       ; 5.052 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:19:d|output                                  ; led_ctrl:output_control|assert_signal:assert13|output ; clock      ; clock    ; None                       ; None                       ; 5.017 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:19:d|output                                  ; led_ctrl:output_control|assert_signal:assert9|output  ; clock      ; clock    ; None                       ; None                       ; 5.146 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:0:dffcomp|output ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 5.170 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:1:d|output                     ; reg_32:branch_latch|dflipflop:\G1:1:d|output          ; clock      ; clock    ; None                       ; None                       ; 0.629 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:29:d|output                                   ; reg_32:Blatch_XM|dflipflop:\G1:29:d|output            ; clock      ; clock    ; None                       ; None                       ; 1.792 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:8:d|output                     ; reg_32:branch_latch|dflipflop:\G1:8:d|output          ; clock      ; clock    ; None                       ; None                       ; 0.642 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:0:dffcomp|output ; led_ctrl:output_control|assert_signal:assert3|output  ; clock      ; clock    ; None                       ; None                       ; 5.251 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:4:d|output                     ; reg_32:PC_set_val|dflipflop:\G1:6:d|output            ; clock      ; clock    ; None                       ; None                       ; 4.320 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:0:dffcomp|output ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 5.328 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:2:dffcomp|output ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 4.897 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:0:d|output                     ; reg_32:branch_latch|dflipflop:\G1:1:d|output          ; clock      ; clock    ; None                       ; None                       ; 0.797 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:0:d|output                     ; reg_32:branch_latch|dflipflop:\G1:0:d|output          ; clock      ; clock    ; None                       ; None                       ; 0.799 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:5:d|output                     ; reg_32:PC_set_val|dflipflop:\G1:6:d|output            ; clock      ; clock    ; None                       ; None                       ; 4.371 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:0:dffcomp|output ; led_ctrl:output_control|assert_signal:assert3|output  ; clock      ; clock    ; None                       ; None                       ; 5.409 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:31:d|output                                  ; dflipflop:set_at_fall|output                          ; clock      ; clock    ; None                       ; None                       ; 4.245 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:3:d|output                     ; reg_32:PC_set_val|dflipflop:\G1:4:d|output            ; clock      ; clock    ; None                       ; None                       ; 4.261 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:3:d|output                     ; reg_32:PC_set_val|dflipflop:\G1:3:d|output            ; clock      ; clock    ; None                       ; None                       ; 4.268 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:4:dffcomp|output ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 5.359 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:27:d|output                                  ; reg_32:PC_set_val|dflipflop:\G1:0:d|output            ; clock      ; clock    ; None                       ; None                       ; 4.117 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:4:d|output                     ; reg_32:branch_latch|dflipflop:\G1:5:d|output          ; clock      ; clock    ; None                       ; None                       ; 1.127 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:18:d|output                                  ; led_ctrl:output_control|assert_signal:assert3|output  ; clock      ; clock    ; None                       ; None                       ; 5.368 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:4:dffcomp|output ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 5.395 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:19:d|output                                  ; led_ctrl:output_control|assert_signal:assert6|output  ; clock      ; clock    ; None                       ; None                       ; 5.484 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:4:d|output                     ; reg_32:PC_set_val|dflipflop:\G1:5:d|output            ; clock      ; clock    ; None                       ; None                       ; 4.525 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:1:dffcomp|output ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 5.334 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:5:dffcomp|output ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 5.440 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:1:dffcomp|output ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 5.464 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:Olatch_MW|dflipflop:\G1:30:d|output                                   ; reg_32:Blatch_XM|dflipflop:\G1:30:d|output            ; clock      ; clock    ; None                       ; None                       ; 2.180 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:6:d|output                     ; reg_32:branch_latch|dflipflop:\G1:6:d|output          ; clock      ; clock    ; None                       ; None                       ; 1.043 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:4:d|output                     ; reg_32:PC_set_val|dflipflop:\G1:7:d|output            ; clock      ; clock    ; None                       ; None                       ; 4.611 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:0:dffcomp|output ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 5.455 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:6:d|output                     ; reg_32:branch_latch|dflipflop:\G1:7:d|output          ; clock      ; clock    ; None                       ; None                       ; 1.046 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:6:d|output                     ; reg_32:branch_latch|dflipflop:\G1:8:d|output          ; clock      ; clock    ; None                       ; None                       ; 1.046 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:0:dffcomp|output ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 5.500 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:19:d|output                                  ; led_ctrl:output_control|assert_signal:assert10|output ; clock      ; clock    ; None                       ; None                       ; 5.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:18:d|output                                  ; led_ctrl:output_control|assert_signal:assert8|output  ; clock      ; clock    ; None                       ; None                       ; 5.506 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:5:dffcomp|output ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 5.510 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:0:dffcomp|output ; led_ctrl:output_control|assert_signal:assert3|output  ; clock      ; clock    ; None                       ; None                       ; 5.658 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:5:d|output                     ; reg_32:branch_latch|dflipflop:\G1:5:d|output          ; clock      ; clock    ; None                       ; None                       ; 1.317 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:4:d|output                     ; reg_32:branch_latch|dflipflop:\G1:4:d|output          ; clock      ; clock    ; None                       ; None                       ; 1.326 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:1:dffcomp|output ; led_ctrl:output_control|assert_signal:assert8|output  ; clock      ; clock    ; None                       ; None                       ; 5.470 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:28:d|output                                  ; dflipflop:set_at_fall|output                          ; clock      ; clock    ; None                       ; None                       ; 4.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:3:d|output                     ; reg_32:PC_set_val|dflipflop:\G1:5:d|output            ; clock      ; clock    ; None                       ; None                       ; 4.698 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:1:dffcomp|output ; led_ctrl:output_control|assert_signal:assert8|output  ; clock      ; clock    ; None                       ; None                       ; 5.600 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:4:dffcomp|output ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 5.714 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:2:dffcomp|output ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 5.249 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:5:dffcomp|output ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 5.617 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:27:d|output                                  ; reg_32:PC_set_val|dflipflop:\G1:4:d|output            ; clock      ; clock    ; None                       ; None                       ; 4.655 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:27:d|output                                  ; reg_32:PC_set_val|dflipflop:\G1:3:d|output            ; clock      ; clock    ; None                       ; None                       ; 4.656 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:18:d|output                                  ; led_ctrl:output_control|assert_signal:assert5|output  ; clock      ; clock    ; None                       ; None                       ; 5.641 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:DLatch_MW|dflipflop:\G1:30:d|output                                   ; reg_32:Blatch_XM|dflipflop:\G1:30:d|output            ; clock      ; clock    ; None                       ; None                       ; 2.354 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:0:dffcomp|output ; led_ctrl:output_control|assert_signal:assert8|output  ; clock      ; clock    ; None                       ; None                       ; 5.755 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:DLatch_MW|dflipflop:\G1:29:d|output                                   ; reg_32:Blatch_XM|dflipflop:\G1:29:d|output            ; clock      ; clock    ; None                       ; None                       ; 2.358 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:5:d|output                     ; reg_32:PC_set_val|dflipflop:\G1:7:d|output            ; clock      ; clock    ; None                       ; None                       ; 4.770 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:1:dffcomp|output ; led_ctrl:output_control|assert_signal:assert5|output  ; clock      ; clock    ; None                       ; None                       ; 5.605 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:0:dffcomp|output ; led_ctrl:output_control|assert_signal:assert11|output ; clock      ; clock    ; None                       ; None                       ; 5.799 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:0:dffcomp|output ; led_ctrl:output_control|assert_signal:assert13|output ; clock      ; clock    ; None                       ; None                       ; 5.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:7:d|output                     ; reg_32:branch_latch|dflipflop:\G1:8:d|output          ; clock      ; clock    ; None                       ; None                       ; 1.230 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:7:d|output                     ; reg_32:branch_latch|dflipflop:\G1:7:d|output          ; clock      ; clock    ; None                       ; None                       ; 1.231 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:5:dffcomp|output ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 5.335 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:0:dffcomp|output ; led_ctrl:output_control|assert_signal:assert3|output  ; clock      ; clock    ; None                       ; None                       ; 5.816 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:9:d|output                     ; reg_32:branch_latch|dflipflop:\G1:10:d|output         ; clock      ; clock    ; None                       ; None                       ; 1.543 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:9:d|output                     ; reg_32:branch_latch|dflipflop:\G1:11:d|output         ; clock      ; clock    ; None                       ; None                       ; 1.543 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:19:d|output                                  ; led_ctrl:output_control|assert_signal:assert12|output ; clock      ; clock    ; None                       ; None                       ; 5.695 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:3:d|output                     ; reg_32:PC_set_val|dflipflop:\G1:6:d|output            ; clock      ; clock    ; None                       ; None                       ; 4.811 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:1:dffcomp|output ; led_ctrl:output_control|assert_signal:assert5|output  ; clock      ; clock    ; None                       ; None                       ; 5.735 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:4:dffcomp|output ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 5.699 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:17:d|output                                  ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 5.723 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:6:d|output                     ; reg_32:PC_set_val|dflipflop:\G1:7:d|output            ; clock      ; clock    ; None                       ; None                       ; 4.827 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:2:dffcomp|output ; led_ctrl:output_control|assert_signal:assert5|output  ; clock      ; clock    ; None                       ; None                       ; 5.426 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:1:dffcomp|output ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 5.632 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:5:dffcomp|output ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 5.710 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:4:dffcomp|output ; led_ctrl:output_control|assert_signal:assert8|output  ; clock      ; clock    ; None                       ; None                       ; 5.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:2:d|output                     ; reg_32:PC_set_val|dflipflop:\G1:4:d|output            ; clock      ; clock    ; None                       ; None                       ; 4.681 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:2:d|output                     ; reg_32:PC_set_val|dflipflop:\G1:3:d|output            ; clock      ; clock    ; None                       ; None                       ; 4.688 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:17:d|output                                  ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 5.752 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:27:d|output                                  ; reg_32:PC_set_val|dflipflop:\G1:9:d|output            ; clock      ; clock    ; None                       ; None                       ; 5.001 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:27:d|output                                  ; reg_32:PC_set_val|dflipflop:\G1:6:d|output            ; clock      ; clock    ; None                       ; None                       ; 5.003 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:27:d|output                                  ; reg_32:PC_set_val|dflipflop:\G1:7:d|output            ; clock      ; clock    ; None                       ; None                       ; 5.003 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:27:d|output                                  ; reg_32:PC_set_val|dflipflop:\G1:8:d|output            ; clock      ; clock    ; None                       ; None                       ; 5.004 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:27:d|output                                  ; reg_32:PC_set_val|dflipflop:\G1:11:d|output           ; clock      ; clock    ; None                       ; None                       ; 5.005 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:27:d|output                                  ; reg_32:PC_set_val|dflipflop:\G1:5:d|output            ; clock      ; clock    ; None                       ; None                       ; 5.006 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:27:d|output                                  ; reg_32:PC_set_val|dflipflop:\G1:10:d|output           ; clock      ; clock    ; None                       ; None                       ; 5.006 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:1:dffcomp|output ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 5.762 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:0:dffcomp|output ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 5.875 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:3:d|output                     ; reg_32:branch_latch|dflipflop:\G1:3:d|output          ; clock      ; clock    ; None                       ; None                       ; 1.527 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:4:dffcomp|output ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 5.900 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:1:dffcomp|output ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 5.898 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:8:d|output                     ; reg_32:branch_latch|dflipflop:\G1:9:d|output          ; clock      ; clock    ; None                       ; None                       ; 1.646 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:0:dffcomp|output ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 5.896 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:4:dffcomp|output ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 5.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:2:dffcomp|output ; led_ctrl:output_control|assert_signal:assert8|output  ; clock      ; clock    ; None                       ; None                       ; 5.475 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:0:dffcomp|output ; led_ctrl:output_control|assert_signal:assert8|output  ; clock      ; clock    ; None                       ; None                       ; 5.913 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:3:d|output                     ; reg_32:branch_latch|dflipflop:\G1:4:d|output          ; clock      ; clock    ; None                       ; None                       ; 1.586 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:3:d|output                     ; reg_32:branch_latch|dflipflop:\G1:5:d|output          ; clock      ; clock    ; None                       ; None                       ; 1.586 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:1:dffcomp|output ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 5.938 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:0:dffcomp|output ; led_ctrl:output_control|assert_signal:assert11|output ; clock      ; clock    ; None                       ; None                       ; 5.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:0:dffcomp|output ; led_ctrl:output_control|assert_signal:assert13|output ; clock      ; clock    ; None                       ; None                       ; 5.922 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:5:dffcomp|output ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 5.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:2:dffcomp|output  ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 5.856 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:5:dffcomp|output ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 5.838 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:1:dffcomp|output ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 5.874 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:1:d|output                     ; reg_32:PC_set_val|dflipflop:\G1:4:d|output            ; clock      ; clock    ; None                       ; None                       ; 4.804 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:18:d|output                                  ; led_ctrl:output_control|assert_signal:assert7|output  ; clock      ; clock    ; None                       ; None                       ; 5.867 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:1:d|output                     ; reg_32:PC_set_val|dflipflop:\G1:3:d|output            ; clock      ; clock    ; None                       ; None                       ; 4.809 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:0:dffcomp|output ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 5.817 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:18:d|output                                  ; led_ctrl:output_control|assert_signal:assert11|output ; clock      ; clock    ; None                       ; None                       ; 5.916 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:18:d|output                                  ; led_ctrl:output_control|assert_signal:assert13|output ; clock      ; clock    ; None                       ; None                       ; 5.881 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:1:dffcomp|output ; led_ctrl:output_control|assert_signal:assert7|output  ; clock      ; clock    ; None                       ; None                       ; 5.831 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:4:dffcomp|output ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 5.917 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:4:dffcomp|output ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 6.018 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:29:d|output                                  ; dflipflop:set_at_fall|output                          ; clock      ; clock    ; None                       ; None                       ; 4.839 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:1:dffcomp|output ; led_ctrl:output_control|assert_signal:assert8|output  ; clock      ; clock    ; None                       ; None                       ; 6.034 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:2:d|output                     ; reg_32:PC_set_val|dflipflop:\G1:5:d|output            ; clock      ; clock    ; None                       ; None                       ; 5.044 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:1:d|output                     ; reg_32:PC_set_val|dflipflop:\G1:5:d|output            ; clock      ; clock    ; None                       ; None                       ; 5.057 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:0:d|output                     ; reg_32:branch_latch|dflipflop:\G1:2:d|output          ; clock      ; clock    ; None                       ; None                       ; 1.699 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:1:dffcomp|output ; led_ctrl:output_control|assert_signal:assert7|output  ; clock      ; clock    ; None                       ; None                       ; 5.961 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:0:d|output                     ; reg_32:branch_latch|dflipflop:\G1:3:d|output          ; clock      ; clock    ; None                       ; None                       ; 1.704 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:4:d|output                     ; reg_32:PC_set_val|dflipflop:\G1:4:d|output            ; clock      ; clock    ; None                       ; None                       ; 4.883 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:0:dffcomp|output ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 6.059 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:0:dffcomp|output ; led_ctrl:output_control|assert_signal:assert3|output  ; clock      ; clock    ; None                       ; None                       ; 5.943 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:1:dffcomp|output ; led_ctrl:output_control|assert_signal:assert8|output  ; clock      ; clock    ; None                       ; None                       ; 6.074 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:0:dffcomp|output ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 6.054 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:0:dffcomp|output ; led_ctrl:output_control|assert_signal:assert3|output  ; clock      ; clock    ; None                       ; None                       ; 5.988 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:1:dffcomp|output ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 6.088 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:27:d|output                                  ; reg_32:PC_set_val|dflipflop:\G1:2:d|output            ; clock      ; clock    ; None                       ; None                       ; 5.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_DX|dflipflop:\G1:27:d|output                                  ; reg_32:PC_set_val|dflipflop:\G1:1:d|output            ; clock      ; clock    ; None                       ; None                       ; 5.023 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:2:dffcomp|output ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 5.969 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:0:dffcomp|output ; led_ctrl:output_control|assert_signal:assert7|output  ; clock      ; clock    ; None                       ; None                       ; 6.116 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:5:dffcomp|output ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 5.980 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:0:dffcomp|output ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 6.012 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:0:dffcomp|output ; led_ctrl:output_control|assert_signal:assert5|output  ; clock      ; clock    ; None                       ; None                       ; 6.145 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:1:dffcomp|output ; led_ctrl:output_control|assert_signal:assert8|output  ; clock      ; clock    ; None                       ; None                       ; 6.010 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:4:dffcomp|output ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 6.070 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:8:d|output                     ; reg_32:PC_set_val|dflipflop:\G1:8:d|output            ; clock      ; clock    ; None                       ; None                       ; 5.146 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:1:dffcomp|output ; led_ctrl:output_control|assert_signal:assert5|output  ; clock      ; clock    ; None                       ; None                       ; 6.169 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:9:d|output                     ; reg_32:branch_latch|dflipflop:\G1:9:d|output          ; clock      ; clock    ; None                       ; None                       ; 1.889 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:4:dffcomp|output ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 6.051 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:4:dffcomp|output ; led_ctrl:output_control|assert_signal:assert14|output ; clock      ; clock    ; None                       ; None                       ; 6.085 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:4:dffcomp|output ; led_ctrl:output_control|assert_signal:assert3|output  ; clock      ; clock    ; None                       ; None                       ; 6.092 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:5:dffcomp|output ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 6.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:0:dffcomp|output ; led_ctrl:output_control|assert_signal:assert8|output  ; clock      ; clock    ; None                       ; None                       ; 6.162 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:3:dffcomp|output ; led_ctrl:output_control|assert_signal:assert1|output  ; clock      ; clock    ; None                       ; None                       ; 6.108 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:1:dffcomp|output ; led_ctrl:output_control|assert_signal:assert5|output  ; clock      ; clock    ; None                       ; None                       ; 6.209 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:2:dffcomp|output ; led_ctrl:output_control|assert_signal:assert5|output  ; clock      ; clock    ; None                       ; None                       ; 5.778 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:0:dffcomp|output ; led_ctrl:output_control|assert_signal:assert11|output ; clock      ; clock    ; None                       ; None                       ; 6.206 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:0:dffcomp|output ; led_ctrl:output_control|assert_signal:assert13|output ; clock      ; clock    ; None                       ; None                       ; 6.171 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:2:dffcomp|output ; led_ctrl:output_control|assert_signal:assert7|output  ; clock      ; clock    ; None                       ; None                       ; 5.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:4:dffcomp|output ; led_ctrl:output_control|assert_signal:assert7|output  ; clock      ; clock    ; None                       ; None                       ; 6.128 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:4:dffcomp|output ; led_ctrl:output_control|assert_signal:assert8|output  ; clock      ; clock    ; None                       ; None                       ; 6.106 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:1:dffcomp|output ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 6.196 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:4:dffcomp|output ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 6.204 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:5:dffcomp|output ; led_ctrl:output_control|assert_signal:assert8|output  ; clock      ; clock    ; None                       ; None                       ; 6.145 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:2:d|output                     ; reg_32:PC_set_val|dflipflop:\G1:6:d|output            ; clock      ; clock    ; None                       ; None                       ; 5.231 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:0:d|output                     ; reg_32:PC_set_val|dflipflop:\G1:4:d|output            ; clock      ; clock    ; None                       ; None                       ; 5.044 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:1:dffcomp|output ; led_ctrl:output_control|assert_signal:assert5|output  ; clock      ; clock    ; None                       ; None                       ; 6.145 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:2:dffcomp|output ; led_ctrl:output_control|assert_signal:assert9|output  ; clock      ; clock    ; None                       ; None                       ; 5.897 ns                 ;
; Not operational: Clock Skew > Data Delay ; pc:pc_counter|pc_reg:pc_counter|dflipflop:\G1:0:d|output                     ; reg_32:PC_set_val|dflipflop:\G1:3:d|output            ; clock      ; clock    ; None                       ; None                       ; 5.052 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:1:dffcomp|output ; led_ctrl:output_control|assert_signal:assert8|output  ; clock      ; clock    ; None                       ; None                       ; 6.224 ns                 ;
; Not operational: Clock Skew > Data Delay ; reg_32:IRlatch_FD|dflipflop:\G1:19:d|output                                  ; led_ctrl:output_control|assert_signal:assert4|output  ; clock      ; clock    ; None                       ; None                       ; 6.291 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:4:dffcomp|output ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 6.104 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:1:dffcomp|output ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 6.236 ns                 ;
; Not operational: Clock Skew > Data Delay ; regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:5:dffcomp|output ; led_ctrl:output_control|assert_signal:assert2|output  ; clock      ; clock    ; None                       ; None                       ; 6.067 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu)                          ;                                                       ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+------------------------------------------------------------------------------+-------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------+
; tsu                                                                                               ;
+-------+--------------+------------+----------------+-----------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From           ; To                                ; To Clock ;
+-------+--------------+------------+----------------+-----------------------------------+----------+
; N/A   ; None         ; 4.304 ns   ; keyboard_in[3] ; input_ctrl:input_control|check[0] ; clock    ;
; N/A   ; None         ; 3.997 ns   ; keyboard_in[2] ; input_ctrl:input_control|check[0] ; clock    ;
; N/A   ; None         ; 3.822 ns   ; keyboard_in[1] ; input_ctrl:input_control|check[0] ; clock    ;
; N/A   ; None         ; 3.807 ns   ; keyboard_in[0] ; input_ctrl:input_control|check[0] ; clock    ;
+-------+--------------+------------+----------------+-----------------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+----------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                              ; To             ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+----------------+------------+
; N/A                                     ; None                                                ; 20.596 ns  ; led_ctrl:output_control|assert_signal:assert4|output                                                              ; led_14[4]      ; clock      ;
; N/A                                     ; None                                                ; 20.392 ns  ; led_ctrl:output_control|assert_signal:assert1|output                                                              ; led_14[1]      ; clock      ;
; N/A                                     ; None                                                ; 20.304 ns  ; led_ctrl:output_control|assert_signal:assert2|output                                                              ; led_14[2]      ; clock      ;
; N/A                                     ; None                                                ; 20.260 ns  ; led_ctrl:output_control|assert_signal:assert5|output                                                              ; led_14[5]      ; clock      ;
; N/A                                     ; None                                                ; 20.106 ns  ; led_ctrl:output_control|assert_signal:assert9|output                                                              ; led_14[9]      ; clock      ;
; N/A                                     ; None                                                ; 20.060 ns  ; led_ctrl:output_control|assert_signal:assert3|output                                                              ; led_14[3]      ; clock      ;
; N/A                                     ; None                                                ; 20.020 ns  ; led_ctrl:output_control|assert_signal:assert11|output                                                             ; led_14[11]     ; clock      ;
; N/A                                     ; None                                                ; 20.016 ns  ; led_ctrl:output_control|assert_signal:assert12|output                                                             ; led_14[12]     ; clock      ;
; N/A                                     ; None                                                ; 20.013 ns  ; led_ctrl:output_control|assert_signal:assert14|output                                                             ; led_14[14]     ; clock      ;
; N/A                                     ; None                                                ; 20.008 ns  ; led_ctrl:output_control|assert_signal:assert13|output                                                             ; led_14[13]     ; clock      ;
; N/A                                     ; None                                                ; 19.901 ns  ; led_ctrl:output_control|assert_signal:assert7|output                                                              ; led_14[7]      ; clock      ;
; N/A                                     ; None                                                ; 19.788 ns  ; led_ctrl:output_control|assert_signal:assert10|output                                                             ; led_14[10]     ; clock      ;
; N/A                                     ; None                                                ; 19.708 ns  ; led_ctrl:output_control|assert_signal:assert6|output                                                              ; led_14[6]      ; clock      ;
; N/A                                     ; None                                                ; 19.580 ns  ; led_ctrl:output_control|assert_signal:assert8|output                                                              ; led_14[8]      ; clock      ;
; N/A                                     ; None                                                ; 17.608 ns  ; reg_32:DLatch_MW|dflipflop:\G1:23:d|output                                                                        ; rf_in[23]      ; clock      ;
; N/A                                     ; None                                                ; 16.193 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_we_reg        ; dmem_out_d[14] ; clock      ;
; N/A                                     ; None                                                ; 16.193 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg0  ; dmem_out_d[14] ; clock      ;
; N/A                                     ; None                                                ; 16.193 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg1  ; dmem_out_d[14] ; clock      ;
; N/A                                     ; None                                                ; 16.193 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg2  ; dmem_out_d[14] ; clock      ;
; N/A                                     ; None                                                ; 16.193 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg3  ; dmem_out_d[14] ; clock      ;
; N/A                                     ; None                                                ; 16.193 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg4  ; dmem_out_d[14] ; clock      ;
; N/A                                     ; None                                                ; 16.193 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg5  ; dmem_out_d[14] ; clock      ;
; N/A                                     ; None                                                ; 16.193 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg6  ; dmem_out_d[14] ; clock      ;
; N/A                                     ; None                                                ; 16.193 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg7  ; dmem_out_d[14] ; clock      ;
; N/A                                     ; None                                                ; 16.193 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg8  ; dmem_out_d[14] ; clock      ;
; N/A                                     ; None                                                ; 16.193 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg9  ; dmem_out_d[14] ; clock      ;
; N/A                                     ; None                                                ; 16.193 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg10 ; dmem_out_d[14] ; clock      ;
; N/A                                     ; None                                                ; 16.193 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a14~porta_address_reg11 ; dmem_out_d[14] ; clock      ;
; N/A                                     ; None                                                ; 15.499 ns  ; reg_32:DLatch_MW|dflipflop:\G1:31:d|output                                                                        ; rf_in[31]      ; clock      ;
; N/A                                     ; None                                                ; 15.335 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a26~porta_we_reg        ; dmem_out_d[26] ; clock      ;
; N/A                                     ; None                                                ; 15.335 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a26~porta_address_reg0  ; dmem_out_d[26] ; clock      ;
; N/A                                     ; None                                                ; 15.335 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a26~porta_address_reg1  ; dmem_out_d[26] ; clock      ;
; N/A                                     ; None                                                ; 15.335 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a26~porta_address_reg2  ; dmem_out_d[26] ; clock      ;
; N/A                                     ; None                                                ; 15.335 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a26~porta_address_reg3  ; dmem_out_d[26] ; clock      ;
; N/A                                     ; None                                                ; 15.335 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a26~porta_address_reg4  ; dmem_out_d[26] ; clock      ;
; N/A                                     ; None                                                ; 15.335 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a26~porta_address_reg5  ; dmem_out_d[26] ; clock      ;
; N/A                                     ; None                                                ; 15.335 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a26~porta_address_reg6  ; dmem_out_d[26] ; clock      ;
; N/A                                     ; None                                                ; 15.335 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a26~porta_address_reg7  ; dmem_out_d[26] ; clock      ;
; N/A                                     ; None                                                ; 15.335 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a26~porta_address_reg8  ; dmem_out_d[26] ; clock      ;
; N/A                                     ; None                                                ; 15.335 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a26~porta_address_reg9  ; dmem_out_d[26] ; clock      ;
; N/A                                     ; None                                                ; 15.335 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a26~porta_address_reg10 ; dmem_out_d[26] ; clock      ;
; N/A                                     ; None                                                ; 15.335 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a26~porta_address_reg11 ; dmem_out_d[26] ; clock      ;
; N/A                                     ; None                                                ; 15.330 ns  ; reg_32:Olatch_MW|dflipflop:\G1:31:d|output                                                                        ; rf_in[31]      ; clock      ;
; N/A                                     ; None                                                ; 15.259 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a30~porta_we_reg        ; dmem_out_d[30] ; clock      ;
; N/A                                     ; None                                                ; 15.259 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a30~porta_address_reg0  ; dmem_out_d[30] ; clock      ;
; N/A                                     ; None                                                ; 15.259 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a30~porta_address_reg1  ; dmem_out_d[30] ; clock      ;
; N/A                                     ; None                                                ; 15.259 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a30~porta_address_reg2  ; dmem_out_d[30] ; clock      ;
; N/A                                     ; None                                                ; 15.259 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a30~porta_address_reg3  ; dmem_out_d[30] ; clock      ;
; N/A                                     ; None                                                ; 15.259 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a30~porta_address_reg4  ; dmem_out_d[30] ; clock      ;
; N/A                                     ; None                                                ; 15.259 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a30~porta_address_reg5  ; dmem_out_d[30] ; clock      ;
; N/A                                     ; None                                                ; 15.259 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a30~porta_address_reg6  ; dmem_out_d[30] ; clock      ;
; N/A                                     ; None                                                ; 15.259 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a30~porta_address_reg7  ; dmem_out_d[30] ; clock      ;
; N/A                                     ; None                                                ; 15.259 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a30~porta_address_reg8  ; dmem_out_d[30] ; clock      ;
; N/A                                     ; None                                                ; 15.259 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a30~porta_address_reg9  ; dmem_out_d[30] ; clock      ;
; N/A                                     ; None                                                ; 15.259 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a30~porta_address_reg10 ; dmem_out_d[30] ; clock      ;
; N/A                                     ; None                                                ; 15.259 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a30~porta_address_reg11 ; dmem_out_d[30] ; clock      ;
; N/A                                     ; None                                                ; 15.063 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_we_reg         ; dmem_out_d[5]  ; clock      ;
; N/A                                     ; None                                                ; 15.063 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_address_reg0   ; dmem_out_d[5]  ; clock      ;
; N/A                                     ; None                                                ; 15.063 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_address_reg1   ; dmem_out_d[5]  ; clock      ;
; N/A                                     ; None                                                ; 15.063 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_address_reg2   ; dmem_out_d[5]  ; clock      ;
; N/A                                     ; None                                                ; 15.063 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_address_reg3   ; dmem_out_d[5]  ; clock      ;
; N/A                                     ; None                                                ; 15.063 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_address_reg4   ; dmem_out_d[5]  ; clock      ;
; N/A                                     ; None                                                ; 15.063 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_address_reg5   ; dmem_out_d[5]  ; clock      ;
; N/A                                     ; None                                                ; 15.063 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_address_reg6   ; dmem_out_d[5]  ; clock      ;
; N/A                                     ; None                                                ; 15.063 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_address_reg7   ; dmem_out_d[5]  ; clock      ;
; N/A                                     ; None                                                ; 15.063 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_address_reg8   ; dmem_out_d[5]  ; clock      ;
; N/A                                     ; None                                                ; 15.063 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_address_reg9   ; dmem_out_d[5]  ; clock      ;
; N/A                                     ; None                                                ; 15.063 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_address_reg10  ; dmem_out_d[5]  ; clock      ;
; N/A                                     ; None                                                ; 15.063 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a5~porta_address_reg11  ; dmem_out_d[5]  ; clock      ;
; N/A                                     ; None                                                ; 14.900 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:31:d|output                                                                       ; rf_in[23]      ; clock      ;
; N/A                                     ; None                                                ; 14.834 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:29:d|output                                                                       ; rf_in[23]      ; clock      ;
; N/A                                     ; None                                                ; 14.713 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:31:d|output                                                                       ; rf_in[31]      ; clock      ;
; N/A                                     ; None                                                ; 14.648 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:31:d|output                                                                       ; rf_in[25]      ; clock      ;
; N/A                                     ; None                                                ; 14.647 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:29:d|output                                                                       ; rf_in[31]      ; clock      ;
; N/A                                     ; None                                                ; 14.582 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:29:d|output                                                                       ; rf_in[25]      ; clock      ;
; N/A                                     ; None                                                ; 14.577 ns  ; reg_32:DLatch_MW|dflipflop:\G1:25:d|output                                                                        ; rf_in[25]      ; clock      ;
; N/A                                     ; None                                                ; 14.559 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:31:d|output                                                                       ; rf_in[10]      ; clock      ;
; N/A                                     ; None                                                ; 14.493 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:29:d|output                                                                       ; rf_in[10]      ; clock      ;
; N/A                                     ; None                                                ; 14.437 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:30:d|output                                                                       ; rf_in[23]      ; clock      ;
; N/A                                     ; None                                                ; 14.436 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:31:d|output                                                                       ; rf_in[1]       ; clock      ;
; N/A                                     ; None                                                ; 14.370 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:29:d|output                                                                       ; rf_in[1]       ; clock      ;
; N/A                                     ; None                                                ; 14.250 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:30:d|output                                                                       ; rf_in[31]      ; clock      ;
; N/A                                     ; None                                                ; 14.193 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output                                                                       ; rf_in[23]      ; clock      ;
; N/A                                     ; None                                                ; 14.185 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:30:d|output                                                                       ; rf_in[25]      ; clock      ;
; N/A                                     ; None                                                ; 14.157 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:27:d|output                                                                       ; rf_in[23]      ; clock      ;
; N/A                                     ; None                                                ; 14.137 ns  ; reg_32:DLatch_MW|dflipflop:\G1:19:d|output                                                                        ; rf_in[19]      ; clock      ;
; N/A                                     ; None                                                ; 14.112 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_we_reg         ; dmem_out_d[7]  ; clock      ;
; N/A                                     ; None                                                ; 14.112 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg0   ; dmem_out_d[7]  ; clock      ;
; N/A                                     ; None                                                ; 14.112 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg1   ; dmem_out_d[7]  ; clock      ;
; N/A                                     ; None                                                ; 14.112 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg2   ; dmem_out_d[7]  ; clock      ;
; N/A                                     ; None                                                ; 14.112 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg3   ; dmem_out_d[7]  ; clock      ;
; N/A                                     ; None                                                ; 14.112 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg4   ; dmem_out_d[7]  ; clock      ;
; N/A                                     ; None                                                ; 14.112 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg5   ; dmem_out_d[7]  ; clock      ;
; N/A                                     ; None                                                ; 14.112 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg6   ; dmem_out_d[7]  ; clock      ;
; N/A                                     ; None                                                ; 14.112 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg7   ; dmem_out_d[7]  ; clock      ;
; N/A                                     ; None                                                ; 14.112 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg8   ; dmem_out_d[7]  ; clock      ;
; N/A                                     ; None                                                ; 14.112 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg9   ; dmem_out_d[7]  ; clock      ;
; N/A                                     ; None                                                ; 14.112 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg10  ; dmem_out_d[7]  ; clock      ;
; N/A                                     ; None                                                ; 14.112 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a7~porta_address_reg11  ; dmem_out_d[7]  ; clock      ;
; N/A                                     ; None                                                ; 14.096 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:30:d|output                                                                       ; rf_in[10]      ; clock      ;
; N/A                                     ; None                                                ; 14.056 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:31:d|output                                                                       ; rf_in[0]       ; clock      ;
; N/A                                     ; None                                                ; 14.039 ns  ; reg_32:DLatch_MW|dflipflop:\G1:11:d|output                                                                        ; rf_in[11]      ; clock      ;
; N/A                                     ; None                                                ; 14.024 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:31:d|output                                                                       ; rf_in[19]      ; clock      ;
; N/A                                     ; None                                                ; 14.006 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output                                                                       ; rf_in[31]      ; clock      ;
; N/A                                     ; None                                                ; 13.990 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:31:d|output                                                                       ; rf_in[5]       ; clock      ;
; N/A                                     ; None                                                ; 13.990 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:29:d|output                                                                       ; rf_in[0]       ; clock      ;
; N/A                                     ; None                                                ; 13.989 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:31:d|output                                                                       ; rf_in[11]      ; clock      ;
; N/A                                     ; None                                                ; 13.973 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:30:d|output                                                                       ; rf_in[1]       ; clock      ;
; N/A                                     ; None                                                ; 13.970 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:27:d|output                                                                       ; rf_in[31]      ; clock      ;
; N/A                                     ; None                                                ; 13.960 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_we_reg        ; dmem_out_d[13] ; clock      ;
; N/A                                     ; None                                                ; 13.960 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg0  ; dmem_out_d[13] ; clock      ;
; N/A                                     ; None                                                ; 13.960 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg1  ; dmem_out_d[13] ; clock      ;
; N/A                                     ; None                                                ; 13.960 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg2  ; dmem_out_d[13] ; clock      ;
; N/A                                     ; None                                                ; 13.960 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg3  ; dmem_out_d[13] ; clock      ;
; N/A                                     ; None                                                ; 13.960 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg4  ; dmem_out_d[13] ; clock      ;
; N/A                                     ; None                                                ; 13.960 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg5  ; dmem_out_d[13] ; clock      ;
; N/A                                     ; None                                                ; 13.960 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg6  ; dmem_out_d[13] ; clock      ;
; N/A                                     ; None                                                ; 13.960 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg7  ; dmem_out_d[13] ; clock      ;
; N/A                                     ; None                                                ; 13.960 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg8  ; dmem_out_d[13] ; clock      ;
; N/A                                     ; None                                                ; 13.960 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg9  ; dmem_out_d[13] ; clock      ;
; N/A                                     ; None                                                ; 13.960 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg10 ; dmem_out_d[13] ; clock      ;
; N/A                                     ; None                                                ; 13.960 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a13~porta_address_reg11 ; dmem_out_d[13] ; clock      ;
; N/A                                     ; None                                                ; 13.958 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:29:d|output                                                                       ; rf_in[19]      ; clock      ;
; N/A                                     ; None                                                ; 13.956 ns  ; reg_32:Olatch_MW|dflipflop:\G1:19:d|output                                                                        ; rf_in[19]      ; clock      ;
; N/A                                     ; None                                                ; 13.947 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:31:d|output                                                                       ; rf_in[30]      ; clock      ;
; N/A                                     ; None                                                ; 13.941 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output                                                                       ; rf_in[25]      ; clock      ;
; N/A                                     ; None                                                ; 13.924 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:29:d|output                                                                       ; rf_in[5]       ; clock      ;
; N/A                                     ; None                                                ; 13.923 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:29:d|output                                                                       ; rf_in[11]      ; clock      ;
; N/A                                     ; None                                                ; 13.919 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:31:d|output                                                                       ; rf_in[2]       ; clock      ;
; N/A                                     ; None                                                ; 13.918 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_we_reg        ; dmem_out_d[10] ; clock      ;
; N/A                                     ; None                                                ; 13.918 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg0  ; dmem_out_d[10] ; clock      ;
; N/A                                     ; None                                                ; 13.918 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg1  ; dmem_out_d[10] ; clock      ;
; N/A                                     ; None                                                ; 13.918 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg2  ; dmem_out_d[10] ; clock      ;
; N/A                                     ; None                                                ; 13.918 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg3  ; dmem_out_d[10] ; clock      ;
; N/A                                     ; None                                                ; 13.918 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg4  ; dmem_out_d[10] ; clock      ;
; N/A                                     ; None                                                ; 13.918 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg5  ; dmem_out_d[10] ; clock      ;
; N/A                                     ; None                                                ; 13.918 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg6  ; dmem_out_d[10] ; clock      ;
; N/A                                     ; None                                                ; 13.918 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg7  ; dmem_out_d[10] ; clock      ;
; N/A                                     ; None                                                ; 13.918 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg8  ; dmem_out_d[10] ; clock      ;
; N/A                                     ; None                                                ; 13.918 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg9  ; dmem_out_d[10] ; clock      ;
; N/A                                     ; None                                                ; 13.918 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg10 ; dmem_out_d[10] ; clock      ;
; N/A                                     ; None                                                ; 13.918 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a10~porta_address_reg11 ; dmem_out_d[10] ; clock      ;
; N/A                                     ; None                                                ; 13.905 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:27:d|output                                                                       ; rf_in[25]      ; clock      ;
; N/A                                     ; None                                                ; 13.881 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:29:d|output                                                                       ; rf_in[30]      ; clock      ;
; N/A                                     ; None                                                ; 13.867 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:31:d|output                                                                       ; rf_in[12]      ; clock      ;
; N/A                                     ; None                                                ; 13.853 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:29:d|output                                                                       ; rf_in[2]       ; clock      ;
; N/A                                     ; None                                                ; 13.852 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output                                                                       ; rf_in[10]      ; clock      ;
; N/A                                     ; None                                                ; 13.816 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:27:d|output                                                                       ; rf_in[10]      ; clock      ;
; N/A                                     ; None                                                ; 13.801 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:29:d|output                                                                       ; rf_in[12]      ; clock      ;
; N/A                                     ; None                                                ; 13.794 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_we_reg         ; dmem_out_d[8]  ; clock      ;
; N/A                                     ; None                                                ; 13.794 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg0   ; dmem_out_d[8]  ; clock      ;
; N/A                                     ; None                                                ; 13.794 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg1   ; dmem_out_d[8]  ; clock      ;
; N/A                                     ; None                                                ; 13.794 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg2   ; dmem_out_d[8]  ; clock      ;
; N/A                                     ; None                                                ; 13.794 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg3   ; dmem_out_d[8]  ; clock      ;
; N/A                                     ; None                                                ; 13.794 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg4   ; dmem_out_d[8]  ; clock      ;
; N/A                                     ; None                                                ; 13.794 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg5   ; dmem_out_d[8]  ; clock      ;
; N/A                                     ; None                                                ; 13.794 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg6   ; dmem_out_d[8]  ; clock      ;
; N/A                                     ; None                                                ; 13.794 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg7   ; dmem_out_d[8]  ; clock      ;
; N/A                                     ; None                                                ; 13.794 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg8   ; dmem_out_d[8]  ; clock      ;
; N/A                                     ; None                                                ; 13.794 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg9   ; dmem_out_d[8]  ; clock      ;
; N/A                                     ; None                                                ; 13.794 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg10  ; dmem_out_d[8]  ; clock      ;
; N/A                                     ; None                                                ; 13.794 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a8~porta_address_reg11  ; dmem_out_d[8]  ; clock      ;
; N/A                                     ; None                                                ; 13.778 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:31:d|output                                                                       ; rf_in[22]      ; clock      ;
; N/A                                     ; None                                                ; 13.771 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a12~porta_we_reg        ; dmem_out_d[12] ; clock      ;
; N/A                                     ; None                                                ; 13.771 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a12~porta_address_reg0  ; dmem_out_d[12] ; clock      ;
; N/A                                     ; None                                                ; 13.771 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a12~porta_address_reg1  ; dmem_out_d[12] ; clock      ;
; N/A                                     ; None                                                ; 13.771 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a12~porta_address_reg2  ; dmem_out_d[12] ; clock      ;
; N/A                                     ; None                                                ; 13.771 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a12~porta_address_reg3  ; dmem_out_d[12] ; clock      ;
; N/A                                     ; None                                                ; 13.771 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a12~porta_address_reg4  ; dmem_out_d[12] ; clock      ;
; N/A                                     ; None                                                ; 13.771 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a12~porta_address_reg5  ; dmem_out_d[12] ; clock      ;
; N/A                                     ; None                                                ; 13.771 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a12~porta_address_reg6  ; dmem_out_d[12] ; clock      ;
; N/A                                     ; None                                                ; 13.771 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a12~porta_address_reg7  ; dmem_out_d[12] ; clock      ;
; N/A                                     ; None                                                ; 13.771 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a12~porta_address_reg8  ; dmem_out_d[12] ; clock      ;
; N/A                                     ; None                                                ; 13.771 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a12~porta_address_reg9  ; dmem_out_d[12] ; clock      ;
; N/A                                     ; None                                                ; 13.771 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a12~porta_address_reg10 ; dmem_out_d[12] ; clock      ;
; N/A                                     ; None                                                ; 13.771 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a12~porta_address_reg11 ; dmem_out_d[12] ; clock      ;
; N/A                                     ; None                                                ; 13.729 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:28:d|output                                                                       ; rf_in[1]       ; clock      ;
; N/A                                     ; None                                                ; 13.714 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:31:d|output                                                                       ; rf_in[21]      ; clock      ;
; N/A                                     ; None                                                ; 13.712 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:29:d|output                                                                       ; rf_in[22]      ; clock      ;
; N/A                                     ; None                                                ; 13.697 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:31:d|output                                                                       ; rf_in[29]      ; clock      ;
; N/A                                     ; None                                                ; 13.693 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:27:d|output                                                                       ; rf_in[1]       ; clock      ;
; N/A                                     ; None                                                ; 13.669 ns  ; reg_32:IRlatch_MW|dflipflop:\G1:31:d|output                                                                       ; rf_in[17]      ; clock      ;
; N/A                                     ; None                                                ; 13.652 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a16~porta_we_reg        ; dmem_out_d[16] ; clock      ;
; N/A                                     ; None                                                ; 13.652 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a16~porta_address_reg0  ; dmem_out_d[16] ; clock      ;
; N/A                                     ; None                                                ; 13.652 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a16~porta_address_reg1  ; dmem_out_d[16] ; clock      ;
; N/A                                     ; None                                                ; 13.652 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a16~porta_address_reg2  ; dmem_out_d[16] ; clock      ;
; N/A                                     ; None                                                ; 13.652 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a16~porta_address_reg3  ; dmem_out_d[16] ; clock      ;
; N/A                                     ; None                                                ; 13.652 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a16~porta_address_reg4  ; dmem_out_d[16] ; clock      ;
; N/A                                     ; None                                                ; 13.652 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a16~porta_address_reg5  ; dmem_out_d[16] ; clock      ;
; N/A                                     ; None                                                ; 13.652 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a16~porta_address_reg6  ; dmem_out_d[16] ; clock      ;
; N/A                                     ; None                                                ; 13.652 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a16~porta_address_reg7  ; dmem_out_d[16] ; clock      ;
; N/A                                     ; None                                                ; 13.652 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a16~porta_address_reg8  ; dmem_out_d[16] ; clock      ;
; N/A                                     ; None                                                ; 13.652 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a16~porta_address_reg9  ; dmem_out_d[16] ; clock      ;
; N/A                                     ; None                                                ; 13.652 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a16~porta_address_reg10 ; dmem_out_d[16] ; clock      ;
; N/A                                     ; None                                                ; 13.652 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a16~porta_address_reg11 ; dmem_out_d[16] ; clock      ;
; N/A                                     ; None                                                ; 13.649 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a4~porta_we_reg         ; dmem_out_d[4]  ; clock      ;
; N/A                                     ; None                                                ; 13.649 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a4~porta_address_reg0   ; dmem_out_d[4]  ; clock      ;
; N/A                                     ; None                                                ; 13.649 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a4~porta_address_reg1   ; dmem_out_d[4]  ; clock      ;
; N/A                                     ; None                                                ; 13.649 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a4~porta_address_reg2   ; dmem_out_d[4]  ; clock      ;
; N/A                                     ; None                                                ; 13.649 ns  ; dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a4~porta_address_reg3   ; dmem_out_d[4]  ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                   ;                ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------+----------------+------------+


+---------------------------------------------------------------------------------------------------------+
; th                                                                                                      ;
+---------------+-------------+-----------+----------------+-----------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From           ; To                                ; To Clock ;
+---------------+-------------+-----------+----------------+-----------------------------------+----------+
; N/A           ; None        ; -3.559 ns ; keyboard_in[0] ; input_ctrl:input_control|check[0] ; clock    ;
; N/A           ; None        ; -3.574 ns ; keyboard_in[1] ; input_ctrl:input_control|check[0] ; clock    ;
; N/A           ; None        ; -3.749 ns ; keyboard_in[2] ; input_ctrl:input_control|check[0] ; clock    ;
; N/A           ; None        ; -4.056 ns ; keyboard_in[3] ; input_ctrl:input_control|check[0] ; clock    ;
+---------------+-------------+-----------+----------------+-----------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Nov 30 17:41:36 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off skeleton -c skeleton --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
    Info: Assuming node "reset" is an undefined clock
Warning: Found 467 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "led_ctrl:output_control|comb~56" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~1" as buffer
    Info: Detected gated clock "led_ctrl:output_control|led_c1~6" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~55" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~8" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~53" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~3" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~11" as buffer
    Info: Detected gated clock "led_ctrl:output_control|led_c4~6" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~52" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~12" as buffer
    Info: Detected gated clock "decoder_6:decode|output~0" as buffer
    Info: Detected gated clock "led_ctrl:output_control|led_r1~3" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~63" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~0" as buffer
    Info: Detected gated clock "decoder_6:decode|output~22" as buffer
    Info: Detected gated clock "led_ctrl:output_control|led_r3~3" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~2" as buffer
    Info: Detected gated clock "decoder_6:decode|output~62" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~48" as buffer
    Info: Detected gated clock "led_ctrl:output_control|led_r7~3" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~6" as buffer
    Info: Detected gated clock "decoder_6:decode|output~95" as buffer
    Info: Detected gated clock "decoder_6:decode|output~96" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~46" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~45" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~44" as buffer
    Info: Detected gated clock "led_ctrl:output_control|led_c5~6" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~47" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~13" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~42" as buffer
    Info: Detected gated clock "decoder_6:decode|output~94" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~43" as buffer
    Info: Detected gated clock "led_ctrl:output_control|led_r5~3" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~4" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~39" as buffer
    Info: Detected gated clock "decoder_6:decode|output~93" as buffer
    Info: Detected gated clock "decoder_6:decode|output~92" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~40" as buffer
    Info: Detected gated clock "led_ctrl:output_control|led_c3~6" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~41" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~10" as buffer
    Info: Detected gated clock "decoder_6:decode|output~86" as buffer
    Info: Detected gated clock "decoder_6:decode|output~88" as buffer
    Info: Detected gated clock "decoder_6:decode|output~87" as buffer
    Info: Detected gated clock "decoder_6:decode|output~91" as buffer
    Info: Detected gated clock "decoder_6:decode|output~89" as buffer
    Info: Detected gated clock "decoder_6:decode|output~90" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~35" as buffer
    Info: Detected gated clock "led_ctrl:output_control|led_c2~6" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~37" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~36" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~38" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~9" as buffer
    Info: Detected gated clock "decoder_6:decode|output~85" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~34" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~7" as buffer
    Info: Detected gated clock "decoder_6:decode|output~81" as buffer
    Info: Detected gated clock "decoder_6:decode|output~82" as buffer
    Info: Detected gated clock "led_ctrl:output_control|comb~32" as buffer
    Info: Detected gated clock "ctrl_out_f" as buffer
    Info: Detected gated clock "comb~10" as buffer
    Info: Detected gated clock "comb~9" as buffer
    Info: Detected gated clock "ctrl_jf_jalf_inputf~8" as buffer
    Info: Detected gated clock "comb~11" as buffer
    Info: Detected gated clock "ctrl_out_f~3" as buffer
    Info: Detected gated clock "comb~8" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~70" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~72" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~68" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~66" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~136" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~137" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~60" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~62" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~64" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:5:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~42" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~44" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~40" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~38" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~34" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~36" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~32" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:4:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~117" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~116" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~56" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~58" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~52" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~54" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~46" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~126" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~127" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~50" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~48" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:3:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~146" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~147" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~74" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~78" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~76" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~84" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~86" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~80" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:2:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~82" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:3:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:10:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:16:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:17:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~71" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~73" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~69" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~67" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~138" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~61" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~63" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~65" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~43" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~45" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~41" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~39" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~35" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~37" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~33" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~118" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~57" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~59" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~53" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~55" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~47" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~128" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~51" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~49" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~148" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~75" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~79" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~77" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~85" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~87" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~81" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~83" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~100" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~98" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~94" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~96" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~88" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~157" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~156" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~92" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~90" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:1:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~114" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:31:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:30:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:23:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:22:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~112" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:27:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~110" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:26:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:18:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~108" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:19:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~106" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:21:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~104" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:20:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~102" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:24:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:25:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~166" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~167" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:11:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:14:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:8:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:28:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:29:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:5:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:12:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~143" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~142" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~139" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~140" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~123" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~122" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~120" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~119" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~133" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~132" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~129" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~130" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~149" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~150" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~153" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~152" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~101" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~99" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~95" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~97" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~89" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~158" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~93" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~91" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_FD|dflipflop:\G1:21:d|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~115" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~113" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~111" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~109" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~107" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~105" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~103" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_FD|dflipflop:\G1:18:d|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~168" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:2:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:15:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:7:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:1:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:9:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:13:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg11" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg10" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg9" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg8" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg7" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg6" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg5" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg4" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg3" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg2" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg1" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a31~porta_address_reg0" as buffer
    Info: Detected gated clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|q_a[31]" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg11" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg10" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg9" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg8" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg7" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg6" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg5" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg4" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg3" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg2" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg1" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a29~porta_address_reg0" as buffer
    Info: Detected gated clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|q_a[29]" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~144" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~141" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~124" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~121" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~134" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~131" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~151" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~154" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~163" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~162" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~159" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~160" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_FD|dflipflop:\G1:17:d|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~173" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~172" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_FD|dflipflop:\G1:19:d|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~170" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~169" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:6:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg11" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg10" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg9" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg8" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg7" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg6" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg5" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg4" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg3" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg2" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg1" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a28~porta_address_reg0" as buffer
    Info: Detected gated clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|q_a[28]" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[5]~145" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[4]~125" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[3]~135" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[2]~155" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~164" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~161" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~174" as buffer
    Info: Detected ripple clock "reg_32:IRlatch_FD|dflipflop:\G1:20:d|output" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~171" as buffer
    Info: Detected ripple clock "regfile:register_file|reg:\IFF:4:G2:regcomp|dflipflop:\IFF:0:dffcomp|output" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg11" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg10" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg9" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg8" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg7" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg6" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg5" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg4" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg3" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg2" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg1" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a30~porta_address_reg0" as buffer
    Info: Detected gated clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|q_a[30]" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[1]~165" as buffer
    Info: Detected gated clock "regfile:register_file|data_readRegA[0]~175" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg11" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg10" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg9" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg8" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg7" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg6" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg5" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg4" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg3" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg2" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg1" as buffer
    Info: Detected ripple clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|ram_block1a27~porta_address_reg0" as buffer
    Info: Detected gated clock "imem:instr_memory|altsyncram:altsyncram_component|altsyncram_7h81:auto_generated|q_a[27]" as buffer
Info: Clock "clock" has Internal fmax of 22.39 MHz between source register "reg_32:IRlatch_MW|dflipflop:\G1:23:d|output" and destination register "reg_32:PC_set_val|dflipflop:\G1:1:d|output" (period= 44.656 ns)
    Info: + Longest register to register delay is 33.093 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y15_N13; Fanout = 8; REG Node = 'reg_32:IRlatch_MW|dflipflop:\G1:23:d|output'
        Info: 2: + IC(0.854 ns) + CELL(0.545 ns) = 1.399 ns; Loc. = LCCOMB_X38_Y15_N24; Fanout = 1; COMB Node = 'b_XM_in~4'
        Info: 3: + IC(2.286 ns) + CELL(0.178 ns) = 3.863 ns; Loc. = LCCOMB_X37_Y16_N4; Fanout = 2; COMB Node = 'b_XM_in~5'
        Info: 4: + IC(0.308 ns) + CELL(0.521 ns) = 4.692 ns; Loc. = LCCOMB_X37_Y16_N28; Fanout = 43; COMB Node = 'compare_A[30]~76'
        Info: 5: + IC(1.984 ns) + CELL(0.178 ns) = 6.854 ns; Loc. = LCCOMB_X37_Y17_N24; Fanout = 1; COMB Node = 'compare_A[7]~91'
        Info: 6: + IC(0.307 ns) + CELL(0.322 ns) = 7.483 ns; Loc. = LCCOMB_X37_Y17_N10; Fanout = 4; COMB Node = 'compare_A[7]~92'
        Info: 7: + IC(0.923 ns) + CELL(0.544 ns) = 8.950 ns; Loc. = LCCOMB_X37_Y19_N0; Fanout = 3; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:8:G1:G3:halfadder1|carryout'
        Info: 8: + IC(0.305 ns) + CELL(0.521 ns) = 9.776 ns; Loc. = LCCOMB_X37_Y19_N6; Fanout = 4; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:30:IFF3:8:G2:halfadder3|carryout'
        Info: 9: + IC(0.824 ns) + CELL(0.322 ns) = 10.922 ns; Loc. = LCCOMB_X35_Y19_N2; Fanout = 1; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:8:G2:halfadder3|carryout~1'
        Info: 10: + IC(0.302 ns) + CELL(0.178 ns) = 11.402 ns; Loc. = LCCOMB_X35_Y19_N28; Fanout = 3; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:8:G2:halfadder3|carryout~2'
        Info: 11: + IC(0.307 ns) + CELL(0.178 ns) = 11.887 ns; Loc. = LCCOMB_X35_Y19_N14; Fanout = 2; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:8:G2:halfadder3|carryout'
        Info: 12: + IC(0.304 ns) + CELL(0.322 ns) = 12.513 ns; Loc. = LCCOMB_X35_Y19_N8; Fanout = 2; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:8:G2:halfadder3|carryout'
        Info: 13: + IC(1.475 ns) + CELL(0.178 ns) = 14.166 ns; Loc. = LCCOMB_X36_Y23_N16; Fanout = 4; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:8:G2:halfadder3|sum'
        Info: 14: + IC(0.312 ns) + CELL(0.322 ns) = 14.800 ns; Loc. = LCCOMB_X36_Y23_N22; Fanout = 7; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:7:G2:halfadder3|carryout'
        Info: 15: + IC(0.872 ns) + CELL(0.491 ns) = 16.163 ns; Loc. = LCCOMB_X34_Y23_N26; Fanout = 2; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:22:IFF3:6:G2:halfadder3|carryout'
        Info: 16: + IC(0.546 ns) + CELL(0.485 ns) = 17.194 ns; Loc. = LCCOMB_X35_Y23_N20; Fanout = 2; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:5:G2:halfadder3|carryout'
        Info: 17: + IC(0.317 ns) + CELL(0.322 ns) = 17.833 ns; Loc. = LCCOMB_X35_Y23_N6; Fanout = 2; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:19:IFF3:5:G2:halfadder3|carryout'
        Info: 18: + IC(1.312 ns) + CELL(0.178 ns) = 19.323 ns; Loc. = LCCOMB_X33_Y20_N12; Fanout = 5; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:5:G2:halfadder3|sum'
        Info: 19: + IC(1.224 ns) + CELL(0.177 ns) = 20.724 ns; Loc. = LCCOMB_X37_Y24_N6; Fanout = 4; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:17:IFF3:4:G2:halfadder3|carryout'
        Info: 20: + IC(0.900 ns) + CELL(0.322 ns) = 21.946 ns; Loc. = LCCOMB_X38_Y25_N24; Fanout = 4; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:15:IFF3:4:G2:halfadder3|carryout'
        Info: 21: + IC(1.098 ns) + CELL(0.322 ns) = 23.366 ns; Loc. = LCCOMB_X36_Y25_N0; Fanout = 3; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:13:IFF3:3:G2:halfadder3|carryout'
        Info: 22: + IC(0.541 ns) + CELL(0.322 ns) = 24.229 ns; Loc. = LCCOMB_X37_Y25_N22; Fanout = 2; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:2:G2:halfadder3|carryout'
        Info: 23: + IC(0.311 ns) + CELL(0.521 ns) = 25.061 ns; Loc. = LCCOMB_X37_Y25_N16; Fanout = 2; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:10:IFF3:2:G2:halfadder3|carryout'
        Info: 24: + IC(0.308 ns) + CELL(0.322 ns) = 25.691 ns; Loc. = LCCOMB_X37_Y25_N14; Fanout = 2; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:9:IFF3:2:G2:halfadder3|carryout'
        Info: 25: + IC(0.310 ns) + CELL(0.322 ns) = 26.323 ns; Loc. = LCCOMB_X37_Y25_N28; Fanout = 2; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:8:IFF3:2:G2:halfadder3|carryout'
        Info: 26: + IC(0.886 ns) + CELL(0.322 ns) = 27.531 ns; Loc. = LCCOMB_X36_Y21_N24; Fanout = 3; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:7:IFF3:2:G2:halfadder3|sum'
        Info: 27: + IC(0.326 ns) + CELL(0.545 ns) = 28.402 ns; Loc. = LCCOMB_X36_Y21_N10; Fanout = 2; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:5:IFF3:0:G2:halfadder3|carryout'
        Info: 28: + IC(0.898 ns) + CELL(0.545 ns) = 29.845 ns; Loc. = LCCOMB_X36_Y24_N24; Fanout = 2; COMB Node = 'comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:3:IFF3:0:G2:halfadder3|carryout'
        Info: 29: + IC(0.315 ns) + CELL(0.322 ns) = 30.482 ns; Loc. = LCCOMB_X36_Y24_N12; Fanout = 1; COMB Node = 'comparator_32:compare|not_equal~0'
        Info: 30: + IC(0.309 ns) + CELL(0.178 ns) = 30.969 ns; Loc. = LCCOMB_X36_Y24_N16; Fanout = 3; COMB Node = 'comparator_32:compare|not_equal'
        Info: 31: + IC(0.320 ns) + CELL(0.322 ns) = 31.611 ns; Loc. = LCCOMB_X36_Y24_N30; Fanout = 12; COMB Node = 'reg_32:PC_set_val|dflipflop:\G1:5:d|output~0'
        Info: 32: + IC(1.208 ns) + CELL(0.178 ns) = 32.997 ns; Loc. = LCCOMB_X40_Y22_N24; Fanout = 1; COMB Node = 'pc_set_val_buff[1]~72'
        Info: 33: + IC(0.000 ns) + CELL(0.096 ns) = 33.093 ns; Loc. = LCFF_X40_Y22_N25; Fanout = 1; REG Node = 'reg_32:PC_set_val|dflipflop:\G1:1:d|output'
        Info: Total cell delay = 10.601 ns ( 32.03 % )
        Info: Total interconnect delay = 22.492 ns ( 67.97 % )
    Info: - Smallest clock skew is 11.004 ns
        Info: + Shortest clock path from clock "clock" to destination register is 15.140 ns
            Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2184; CLK Node = 'clock'
            Info: 2: + IC(13.654 ns) + CELL(0.602 ns) = 15.140 ns; Loc. = LCFF_X40_Y22_N25; Fanout = 1; REG Node = 'reg_32:PC_set_val|dflipflop:\G1:1:d|output'
            Info: Total cell delay = 1.486 ns ( 9.82 % )
            Info: Total interconnect delay = 13.654 ns ( 90.18 % )
        Info: - Longest clock path from clock "clock" to source register is 4.136 ns
            Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2184; CLK Node = 'clock'
            Info: 2: + IC(2.650 ns) + CELL(0.602 ns) = 4.136 ns; Loc. = LCFF_X38_Y15_N13; Fanout = 8; REG Node = 'reg_32:IRlatch_MW|dflipflop:\G1:23:d|output'
            Info: Total cell delay = 1.486 ns ( 35.93 % )
            Info: Total interconnect delay = 2.650 ns ( 64.07 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: No valid register-to-register data paths exist for clock "reset"
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "reg_32:IRlatch_FD|dflipflop:\G1:20:d|output" and destination pin or register "led_ctrl:output_control|assert_signal:assert1|output" for clock "clock" (Hold time is 9.6 ns)
    Info: + Largest clock skew is 11.990 ns
        Info: + Longest clock path from clock "clock" to destination register is 15.162 ns
            Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2184; CLK Node = 'clock'
            Info: 2: + IC(13.676 ns) + CELL(0.602 ns) = 15.162 ns; Loc. = LCFF_X54_Y17_N23; Fanout = 2; REG Node = 'led_ctrl:output_control|assert_signal:assert1|output'
            Info: Total cell delay = 1.486 ns ( 9.80 % )
            Info: Total interconnect delay = 13.676 ns ( 90.20 % )
        Info: - Shortest clock path from clock "clock" to source register is 3.172 ns
            Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2184; CLK Node = 'clock'
            Info: 2: + IC(1.686 ns) + CELL(0.602 ns) = 3.172 ns; Loc. = LCFF_X55_Y14_N21; Fanout = 200; REG Node = 'reg_32:IRlatch_FD|dflipflop:\G1:20:d|output'
            Info: Total cell delay = 1.486 ns ( 46.85 % )
            Info: Total interconnect delay = 1.686 ns ( 53.15 % )
    Info: - Micro clock to output delay of source is 0.277 ns
    Info: - Shortest register to register delay is 2.399 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X55_Y14_N21; Fanout = 200; REG Node = 'reg_32:IRlatch_FD|dflipflop:\G1:20:d|output'
        Info: 2: + IC(0.379 ns) + CELL(0.322 ns) = 0.701 ns; Loc. = LCCOMB_X55_Y14_N0; Fanout = 22; COMB Node = 'regfile:register_file|data_readRegA[0]~175'
        Info: 3: + IC(0.945 ns) + CELL(0.178 ns) = 1.824 ns; Loc. = LCCOMB_X54_Y17_N2; Fanout = 2; COMB Node = 'led_ctrl:output_control|comb~5'
        Info: 4: + IC(0.301 ns) + CELL(0.178 ns) = 2.303 ns; Loc. = LCCOMB_X54_Y17_N22; Fanout = 1; COMB Node = 'led_ctrl:output_control|assert_signal:assert1|output~0'
        Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 2.399 ns; Loc. = LCFF_X54_Y17_N23; Fanout = 2; REG Node = 'led_ctrl:output_control|assert_signal:assert1|output'
        Info: Total cell delay = 0.774 ns ( 32.26 % )
        Info: Total interconnect delay = 1.625 ns ( 67.74 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "input_ctrl:input_control|check[0]" (data pin = "keyboard_in[3]", clock pin = "clock") is 4.304 ns
    Info: + Longest pin to register delay is 8.193 ns
        Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W26; Fanout = 2; PIN Node = 'keyboard_in[3]'
        Info: 2: + IC(6.388 ns) + CELL(0.322 ns) = 7.594 ns; Loc. = LCCOMB_X51_Y19_N18; Fanout = 2; COMB Node = 'input_ctrl:input_control|process_0~7'
        Info: 3: + IC(0.325 ns) + CELL(0.178 ns) = 8.097 ns; Loc. = LCCOMB_X51_Y19_N2; Fanout = 1; COMB Node = 'input_ctrl:input_control|check[0]~3'
        Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 8.193 ns; Loc. = LCFF_X51_Y19_N3; Fanout = 6; REG Node = 'input_ctrl:input_control|check[0]'
        Info: Total cell delay = 1.480 ns ( 18.06 % )
        Info: Total interconnect delay = 6.713 ns ( 81.94 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clock" to destination register is 3.851 ns
        Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2184; CLK Node = 'clock'
        Info: 2: + IC(2.365 ns) + CELL(0.602 ns) = 3.851 ns; Loc. = LCFF_X51_Y19_N3; Fanout = 6; REG Node = 'input_ctrl:input_control|check[0]'
        Info: Total cell delay = 1.486 ns ( 38.59 % )
        Info: Total interconnect delay = 2.365 ns ( 61.41 % )
Info: tco from clock "clock" to destination pin "led_14[4]" through register "led_ctrl:output_control|assert_signal:assert4|output" is 20.596 ns
    Info: + Longest clock path from clock "clock" to source register is 15.330 ns
        Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2184; CLK Node = 'clock'
        Info: 2: + IC(13.844 ns) + CELL(0.602 ns) = 15.330 ns; Loc. = LCFF_X41_Y22_N17; Fanout = 2; REG Node = 'led_ctrl:output_control|assert_signal:assert4|output'
        Info: Total cell delay = 1.486 ns ( 9.69 % )
        Info: Total interconnect delay = 13.844 ns ( 90.31 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 4.989 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y22_N17; Fanout = 2; REG Node = 'led_ctrl:output_control|assert_signal:assert4|output'
        Info: 2: + IC(2.169 ns) + CELL(2.820 ns) = 4.989 ns; Loc. = PIN_N20; Fanout = 0; PIN Node = 'led_14[4]'
        Info: Total cell delay = 2.820 ns ( 56.52 % )
        Info: Total interconnect delay = 2.169 ns ( 43.48 % )
Info: th for register "input_ctrl:input_control|check[0]" (data pin = "keyboard_in[0]", clock pin = "clock") is -3.559 ns
    Info: + Longest clock path from clock "clock" to destination register is 3.851 ns
        Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2184; CLK Node = 'clock'
        Info: 2: + IC(2.365 ns) + CELL(0.602 ns) = 3.851 ns; Loc. = LCFF_X51_Y19_N3; Fanout = 6; REG Node = 'input_ctrl:input_control|check[0]'
        Info: Total cell delay = 1.486 ns ( 38.59 % )
        Info: Total interconnect delay = 2.365 ns ( 61.41 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 7.696 ns
        Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_G26; Fanout = 2; PIN Node = 'keyboard_in[0]'
        Info: 2: + IC(6.035 ns) + CELL(0.178 ns) = 7.097 ns; Loc. = LCCOMB_X51_Y19_N18; Fanout = 2; COMB Node = 'input_ctrl:input_control|process_0~7'
        Info: 3: + IC(0.325 ns) + CELL(0.178 ns) = 7.600 ns; Loc. = LCCOMB_X51_Y19_N2; Fanout = 1; COMB Node = 'input_ctrl:input_control|check[0]~3'
        Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 7.696 ns; Loc. = LCFF_X51_Y19_N3; Fanout = 6; REG Node = 'input_ctrl:input_control|check[0]'
        Info: Total cell delay = 1.336 ns ( 17.36 % )
        Info: Total interconnect delay = 6.360 ns ( 82.64 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 213 megabytes
    Info: Processing ended: Sat Nov 30 17:41:38 2013
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


