<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - ZynqBF_2t_ip_src_ch_est.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../ZynqBF_2t_ip_src_ch_est.vhd" target="rtwreport_document_frame" id="linkToText_plain">ZynqBF_2t_ip_src_ch_est.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" id="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" id="3">    3   </a><span class="CT">-- File Name: hdl_prj/hdlsrc/ZynqBF_2tx_fpga/ZynqBF_2t_ip_src_ch_est.vhd</span>
</span><span><a class="LN" id="4">    4   </a><span class="CT">-- Created: 2019-02-11 10:11:27</span>
</span><span><a class="LN" id="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" id="6">    6   </a><span class="CT">-- Generated by MATLAB 9.5 and HDL Coder 3.13</span>
</span><span><a class="LN" id="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" id="8">    8   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="9">    9   </a>
</span><span><a class="LN" id="10">   10   </a>
</span><span><a class="LN" id="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="12">   12   </a><span class="CT">-- </span>
</span><span><a class="LN" id="13">   13   </a><span class="CT">-- Module: ZynqBF_2t_ip_src_ch_est</span>
</span><span><a class="LN" id="14">   14   </a><span class="CT">-- Source Path: ZynqBF_2tx_fpga/channel_estimator/ch_est</span>
</span><span><a class="LN" id="15">   15   </a><span class="CT">-- Hierarchy Level: 2</span>
</span><span><a class="LN" id="16">   16   </a><span class="CT">-- </span>
</span><span><a class="LN" id="17">   17   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="18">   18   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" id="19">   19   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" id="20">   20   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" id="21">   21   </a><span class="KW">USE</span> work.ZynqBF_2t_ip_src_ZynqBF_2tx_fpga_pkg.<span class="KW">ALL</span>;
</span><span><a class="LN" id="22">   22   </a>
</span><span><a class="LN" id="23">   23   </a><span class="KW">ENTITY</span> ZynqBF_2t_ip_src_ch_est <span class="KW">IS</span>
</span><span><a class="LN" id="24">   24   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="25">   25   </a>        reset                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="26">   26   </a>        enb                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="27">   27   </a>        rx                                :   <span class="KW">IN</span>    vector_of_std_logic_vector16(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix16_En15 [2]</span>
</span><span><a class="LN" id="28">   28   </a>        gs1                               :   <span class="KW">IN</span>    vector_of_std_logic_vector16(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix16_En15 [2]</span>
</span><span><a class="LN" id="29">   29   </a>        gs2                               :   <span class="KW">IN</span>    vector_of_std_logic_vector16(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix16_En15 [2]</span>
</span><span><a class="LN" id="30">   30   </a>        gs_sel                            :   <span class="KW">IN</span>    std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- boolean [2]</span>
</span><span><a class="LN" id="31">   31   </a>        en                                :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="32">   32   </a>        step_in                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="33">   33   </a>        ch1_i                             :   <span class="KW">OUT</span>   std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="34">   34   </a>        ch1_q                             :   <span class="KW">OUT</span>   std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="35">   35   </a>        ch2_i                             :   <span class="KW">OUT</span>   std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="36">   36   </a>        ch2_q                             :   <span class="KW">OUT</span>   std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="37">   37   </a>        est_done                          :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="38">   38   </a>        step_out                          :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="39">   39   </a>        probe_ch1i                        :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="40">   40   </a>        probe_ch1q                        :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="41">   41   </a>        probe_ch1r                        :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- sfix32_En14</span>
</span><span><a class="LN" id="42">   42   </a>        );
</span><span><a class="LN" id="43">   43   </a><span class="KW">END</span> ZynqBF_2t_ip_src_ch_est;
</span><span><a class="LN" id="44">   44   </a>
</span><span><a class="LN" id="45">   45   </a>
</span><span><a class="LN" id="46">   46   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> ZynqBF_2t_ip_src_ch_est <span class="KW">IS</span>
</span><span><a class="LN" id="47">   47   </a>
</span><span><a class="LN" id="48">   48   </a>  <span class="CT">-- Component Declarations</span>
</span><span><a class="LN" id="49">   49   </a>  <span class="KW">COMPONENT</span> ZynqBF_2t_ip_src_Detect_Change
</span><span><a class="LN" id="50">   50   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="51">   51   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="52">   52   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="53">   53   </a>          U                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="54">   54   </a>          Y                               :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="55">   55   </a>          );
</span><span><a class="LN" id="56">   56   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="57">   57   </a>
</span><span><a class="LN" id="58">   58   </a>  <span class="KW">COMPONENT</span> ZynqBF_2t_ip_src_select_inputs_block
</span><span><a class="LN" id="59">   59   </a>    <span class="KW">PORT</span>( en1                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="60">   60   </a>          en2                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="61">   61   </a>          in1                             :   <span class="KW">IN</span>    vector_of_std_logic_vector16(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix16_En15 [2]</span>
</span><span><a class="LN" id="62">   62   </a>          in2                             :   <span class="KW">IN</span>    vector_of_std_logic_vector16(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix16_En15 [2]</span>
</span><span><a class="LN" id="63">   63   </a>          y                               :   <span class="KW">OUT</span>   vector_of_std_logic_vector16(0 <span class="KW">TO</span> 1)  <span class="CT">-- sfix16_En15 [2]</span>
</span><span><a class="LN" id="64">   64   </a>          );
</span><span><a class="LN" id="65">   65   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="66">   66   </a>
</span><span><a class="LN" id="67">   67   </a>  <span class="KW">COMPONENT</span> ZynqBF_2t_ip_src_calc_inverse
</span><span><a class="LN" id="68">   68   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="69">   69   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="70">   70   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="71">   71   </a>          din                             :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="72">   72   </a>          en                              :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="73">   73   </a>          dout                            :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En14</span>
</span><span><a class="LN" id="74">   74   </a>          dval                            :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="75">   75   </a>          );
</span><span><a class="LN" id="76">   76   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="77">   77   </a>
</span><span><a class="LN" id="78">   78   </a>  <span class="KW">COMPONENT</span> ZynqBF_2t_ip_src_local_fsm
</span><span><a class="LN" id="79">   79   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="80">   80   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="81">   81   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="82">   82   </a>          nr_done                         :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="83">   83   </a>          dp_done                         :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="84">   84   </a>          en_dp                           :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="85">   85   </a>          en_nr                           :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="86">   86   </a>          en_est                          :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="87">   87   </a>          );
</span><span><a class="LN" id="88">   88   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="89">   89   </a>
</span><span><a class="LN" id="90">   90   </a>  <span class="KW">COMPONENT</span> ZynqBF_2t_ip_src_update_csi
</span><span><a class="LN" id="91">   91   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="92">   92   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="93">   93   </a>          enb                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="94">   94   </a>          in_i                            :   <span class="KW">IN</span>    std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="95">   95   </a>          in_q                            :   <span class="KW">IN</span>    std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="96">   96   </a>          pd1                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="97">   97   </a>          pd2                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="98">   98   </a>          en                              :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="99">   99   </a>          ch1_i                           :   <span class="KW">OUT</span>   std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="100">  100   </a>          ch1_q                           :   <span class="KW">OUT</span>   std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="101">  101   </a>          ch2_i                           :   <span class="KW">OUT</span>   std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="102">  102   </a>          ch2_q                           :   <span class="KW">OUT</span>   std_logic_vector(15 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="103">  103   </a>          );
</span><span><a class="LN" id="104">  104   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="105">  105   </a>
</span><span><a class="LN" id="106">  106   </a>  <span class="CT">-- Component Configuration Statements</span>
</span><span><a class="LN" id="107">  107   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : ZynqBF_2t_ip_src_Detect_Change
</span><span><a class="LN" id="108">  108   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.ZynqBF_2t_ip_src_Detect_Change(rtl);
</span><span><a class="LN" id="109">  109   </a>
</span><span><a class="LN" id="110">  110   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : ZynqBF_2t_ip_src_select_inputs_block
</span><span><a class="LN" id="111">  111   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.ZynqBF_2t_ip_src_select_inputs_block(rtl);
</span><span><a class="LN" id="112">  112   </a>
</span><span><a class="LN" id="113">  113   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : ZynqBF_2t_ip_src_calc_inverse
</span><span><a class="LN" id="114">  114   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.ZynqBF_2t_ip_src_calc_inverse(rtl);
</span><span><a class="LN" id="115">  115   </a>
</span><span><a class="LN" id="116">  116   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : ZynqBF_2t_ip_src_local_fsm
</span><span><a class="LN" id="117">  117   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.ZynqBF_2t_ip_src_local_fsm(rtl);
</span><span><a class="LN" id="118">  118   </a>
</span><span><a class="LN" id="119">  119   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : ZynqBF_2t_ip_src_update_csi
</span><span><a class="LN" id="120">  120   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.ZynqBF_2t_ip_src_update_csi(rtl);
</span><span><a class="LN" id="121">  121   </a>
</span><span><a class="LN" id="122">  122   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" id="123">  123   </a>  <span class="KW">SIGNAL</span> Delay19_out1                     : std_logic;
</span><span><a class="LN" id="124">  124   </a>  <span class="KW">SIGNAL</span> Delay6_out1                      : std_logic;
</span><span><a class="LN" id="125">  125   </a>  <span class="KW">SIGNAL</span> Detect_Change_out1               : std_logic;
</span><span><a class="LN" id="126">  126   </a>  <span class="KW">SIGNAL</span> start_in                         : std_logic;
</span><span><a class="LN" id="127">  127   </a>  <span class="KW">SIGNAL</span> Delay7_out1                      : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- boolean [2]</span>
</span><span><a class="LN" id="128">  128   </a>  <span class="KW">SIGNAL</span> gs1_signed                       : vector_of_signed16(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix16_En15 [2]</span>
</span><span><a class="LN" id="129">  129   </a>  <span class="KW">SIGNAL</span> gs2_signed                       : vector_of_signed16(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix16_En15 [2]</span>
</span><span><a class="LN" id="130">  130   </a>  <span class="KW">SIGNAL</span> Delay8_out1                      : vector_of_signed16(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix16_En15 [2]</span>
</span><span><a class="LN" id="131">  131   </a>  <span class="KW">SIGNAL</span> Delay8_out1_1                    : vector_of_std_logic_vector16(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix16 [2]</span>
</span><span><a class="LN" id="132">  132   </a>  <span class="KW">SIGNAL</span> Delay9_out1                      : vector_of_signed16(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix16_En15 [2]</span>
</span><span><a class="LN" id="133">  133   </a>  <span class="KW">SIGNAL</span> Delay9_out1_1                    : vector_of_std_logic_vector16(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix16 [2]</span>
</span><span><a class="LN" id="134">  134   </a>  <span class="KW">SIGNAL</span> y                                : vector_of_std_logic_vector16(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix16 [2]</span>
</span><span><a class="LN" id="135">  135   </a>  <span class="KW">SIGNAL</span> a                                : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="136">  136   </a>  <span class="KW">SIGNAL</span> s                                : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="137">  137   </a>  <span class="KW">SIGNAL</span> b                                : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="138">  138   </a>  <span class="KW">SIGNAL</span> s_1                              : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="139">  139   </a>  <span class="KW">SIGNAL</span> cnt_reset                        : std_logic;
</span><span><a class="LN" id="140">  140   </a>  <span class="KW">SIGNAL</span> vin                              : std_logic;
</span><span><a class="LN" id="141">  141   </a>  <span class="KW">SIGNAL</span> HDL_Counter_out1                 : unsigned(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint16</span>
</span><span><a class="LN" id="142">  142   </a>  <span class="KW">SIGNAL</span> Compare_To_Constant_out1         : std_logic;
</span><span><a class="LN" id="143">  143   </a>  <span class="KW">SIGNAL</span> dp_done                          : std_logic;
</span><span><a class="LN" id="144">  144   </a>  <span class="KW">SIGNAL</span> mac_bb_not1_out                  : std_logic;
</span><span><a class="LN" id="145">  145   </a>  <span class="KW">SIGNAL</span> switch_compare_1                 : std_logic;
</span><span><a class="LN" id="146">  146   </a>  <span class="KW">SIGNAL</span> mac_bb_input_mux_out             : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="147">  147   </a>  <span class="KW">SIGNAL</span> mac_bb_multiply_out              : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En30</span>
</span><span><a class="LN" id="148">  148   </a>  <span class="KW">SIGNAL</span> mac_bb_and1_out                  : std_logic;
</span><span><a class="LN" id="149">  149   </a>  <span class="KW">SIGNAL</span> switch_compare_1_1               : std_logic;
</span><span><a class="LN" id="150">  150   </a>  <span class="KW">SIGNAL</span> s_2                              : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="151">  151   </a>  <span class="KW">SIGNAL</span> mac_bb_add_fb_in                 : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="152">  152   </a>  <span class="KW">SIGNAL</span> mac_bb_add_add_temp              : signed(46 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix47_En30</span>
</span><span><a class="LN" id="153">  153   </a>  <span class="KW">SIGNAL</span> mac_bb_multiplyAdd_out           : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="154">  154   </a>  <span class="KW">SIGNAL</span> mac_aa_not1_out                  : std_logic;
</span><span><a class="LN" id="155">  155   </a>  <span class="KW">SIGNAL</span> switch_compare_1_2               : std_logic;
</span><span><a class="LN" id="156">  156   </a>  <span class="KW">SIGNAL</span> mac_aa_input_mux_out             : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="157">  157   </a>  <span class="KW">SIGNAL</span> mac_aa_multiply_out              : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En30</span>
</span><span><a class="LN" id="158">  158   </a>  <span class="KW">SIGNAL</span> mac_aa_and1_out                  : std_logic;
</span><span><a class="LN" id="159">  159   </a>  <span class="KW">SIGNAL</span> switch_compare_1_3               : std_logic;
</span><span><a class="LN" id="160">  160   </a>  <span class="KW">SIGNAL</span> s_3                              : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="161">  161   </a>  <span class="KW">SIGNAL</span> mac_aa_add_fb_in                 : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="162">  162   </a>  <span class="KW">SIGNAL</span> mac_aa_add_add_temp              : signed(46 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix47_En30</span>
</span><span><a class="LN" id="163">  163   </a>  <span class="KW">SIGNAL</span> mac_aa_multiplyAdd_out           : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="164">  164   </a>  <span class="KW">SIGNAL</span> Sum_out1                         : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="165">  165   </a>  <span class="KW">SIGNAL</span> local_fsm_out2                   : std_logic;
</span><span><a class="LN" id="166">  166   </a>  <span class="KW">SIGNAL</span> calc_inverse_out1                : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="167">  167   </a>  <span class="KW">SIGNAL</span> nr_done                          : std_logic;
</span><span><a class="LN" id="168">  168   </a>  <span class="KW">SIGNAL</span> local_fsm_out1                   : std_logic;
</span><span><a class="LN" id="169">  169   </a>  <span class="KW">SIGNAL</span> local_fsm_out3                   : std_logic;
</span><span><a class="LN" id="170">  170   </a>  <span class="KW">SIGNAL</span> mac_ac_and1_out                  : std_logic;
</span><span><a class="LN" id="171">  171   </a>  <span class="KW">SIGNAL</span> switch_compare_1_4               : std_logic;
</span><span><a class="LN" id="172">  172   </a>  <span class="KW">SIGNAL</span> mac_ac_not1_out                  : std_logic;
</span><span><a class="LN" id="173">  173   </a>  <span class="KW">SIGNAL</span> switch_compare_1_5               : std_logic;
</span><span><a class="LN" id="174">  174   </a>  <span class="KW">SIGNAL</span> s_4                              : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="175">  175   </a>  <span class="KW">SIGNAL</span> mac_ac_input_mux_out             : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="176">  176   </a>  <span class="KW">SIGNAL</span> rx_signed                        : vector_of_signed16(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix16_En15 [2]</span>
</span><span><a class="LN" id="177">  177   </a>  <span class="KW">SIGNAL</span> Delay11_out1                     : vector_of_signed16(0 <span class="KW">TO</span> 1);  <span class="CT">-- sfix16_En15 [2]</span>
</span><span><a class="LN" id="178">  178   </a>  <span class="KW">SIGNAL</span> c                                : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="179">  179   </a>  <span class="KW">SIGNAL</span> mac_ac_multiply_out              : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En30</span>
</span><span><a class="LN" id="180">  180   </a>  <span class="KW">SIGNAL</span> s_5                              : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="181">  181   </a>  <span class="KW">SIGNAL</span> mac_ac_add_fb_in                 : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="182">  182   </a>  <span class="KW">SIGNAL</span> mac_ac_add_add_temp              : signed(46 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix47_En30</span>
</span><span><a class="LN" id="183">  183   </a>  <span class="KW">SIGNAL</span> mac_ac_multiplyAdd_out           : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="184">  184   </a>  <span class="KW">SIGNAL</span> mac_bd_and1_out                  : std_logic;
</span><span><a class="LN" id="185">  185   </a>  <span class="KW">SIGNAL</span> switch_compare_1_6               : std_logic;
</span><span><a class="LN" id="186">  186   </a>  <span class="KW">SIGNAL</span> mac_bd_not1_out                  : std_logic;
</span><span><a class="LN" id="187">  187   </a>  <span class="KW">SIGNAL</span> switch_compare_1_7               : std_logic;
</span><span><a class="LN" id="188">  188   </a>  <span class="KW">SIGNAL</span> s_6                              : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="189">  189   </a>  <span class="KW">SIGNAL</span> mac_bd_input_mux_out             : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="190">  190   </a>  <span class="KW">SIGNAL</span> d                                : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="191">  191   </a>  <span class="KW">SIGNAL</span> mac_bd_multiply_out              : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En30</span>
</span><span><a class="LN" id="192">  192   </a>  <span class="KW">SIGNAL</span> s_7                              : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="193">  193   </a>  <span class="KW">SIGNAL</span> mac_bd_add_fb_in                 : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="194">  194   </a>  <span class="KW">SIGNAL</span> mac_bd_add_add_temp              : signed(46 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix47_En30</span>
</span><span><a class="LN" id="195">  195   </a>  <span class="KW">SIGNAL</span> mac_bd_multiplyAdd_out           : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="196">  196   </a>  <span class="KW">SIGNAL</span> Sum2_out1                        : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="197">  197   </a>  <span class="KW">SIGNAL</span> Delay3_out1                      : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="198">  198   </a>  <span class="KW">SIGNAL</span> calc_inverse_out1_signed         : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En14</span>
</span><span><a class="LN" id="199">  199   </a>  <span class="KW">SIGNAL</span> Delay2_out1                      : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En14</span>
</span><span><a class="LN" id="200">  200   </a>  <span class="KW">SIGNAL</span> Product1_out1                    : signed(63 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix64_En30</span>
</span><span><a class="LN" id="201">  201   </a>  <span class="KW">SIGNAL</span> mac_ad_and1_out                  : std_logic;
</span><span><a class="LN" id="202">  202   </a>  <span class="KW">SIGNAL</span> switch_compare_1_8               : std_logic;
</span><span><a class="LN" id="203">  203   </a>  <span class="KW">SIGNAL</span> mac_ad_not1_out                  : std_logic;
</span><span><a class="LN" id="204">  204   </a>  <span class="KW">SIGNAL</span> switch_compare_1_9               : std_logic;
</span><span><a class="LN" id="205">  205   </a>  <span class="KW">SIGNAL</span> s_8                              : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="206">  206   </a>  <span class="KW">SIGNAL</span> mac_ad_input_mux_out             : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="207">  207   </a>  <span class="KW">SIGNAL</span> mac_ad_multiply_out              : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En30</span>
</span><span><a class="LN" id="208">  208   </a>  <span class="KW">SIGNAL</span> s_9                              : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="209">  209   </a>  <span class="KW">SIGNAL</span> mac_ad_add_fb_in                 : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="210">  210   </a>  <span class="KW">SIGNAL</span> mac_ad_add_add_temp              : signed(46 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix47_En30</span>
</span><span><a class="LN" id="211">  211   </a>  <span class="KW">SIGNAL</span> mac_ad_multiplyAdd_out           : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="212">  212   </a>  <span class="KW">SIGNAL</span> mac_bc_and1_out                  : std_logic;
</span><span><a class="LN" id="213">  213   </a>  <span class="KW">SIGNAL</span> switch_compare_1_10              : std_logic;
</span><span><a class="LN" id="214">  214   </a>  <span class="KW">SIGNAL</span> mac_bc_not1_out                  : std_logic;
</span><span><a class="LN" id="215">  215   </a>  <span class="KW">SIGNAL</span> switch_compare_1_11              : std_logic;
</span><span><a class="LN" id="216">  216   </a>  <span class="KW">SIGNAL</span> s_10                             : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="217">  217   </a>  <span class="KW">SIGNAL</span> mac_bc_input_mux_out             : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="218">  218   </a>  <span class="KW">SIGNAL</span> mac_bc_multiply_out              : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En30</span>
</span><span><a class="LN" id="219">  219   </a>  <span class="KW">SIGNAL</span> s_11                             : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="220">  220   </a>  <span class="KW">SIGNAL</span> mac_bc_add_fb_in                 : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="221">  221   </a>  <span class="KW">SIGNAL</span> mac_bc_add_add_temp              : signed(46 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix47_En30</span>
</span><span><a class="LN" id="222">  222   </a>  <span class="KW">SIGNAL</span> mac_bc_multiplyAdd_out           : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="223">  223   </a>  <span class="KW">SIGNAL</span> Sum1_out1                        : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="224">  224   </a>  <span class="KW">SIGNAL</span> Delay1_out1                      : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="225">  225   </a>  <span class="KW">SIGNAL</span> Product_out1                     : signed(63 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix64_En30</span>
</span><span><a class="LN" id="226">  226   </a>  <span class="KW">SIGNAL</span> Product1_out1_1                  : signed(63 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix64_En30</span>
</span><span><a class="LN" id="227">  227   </a>  <span class="KW">SIGNAL</span> Product1_out1_2                  : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="228">  228   </a>  <span class="KW">SIGNAL</span> Product_out1_1                   : signed(63 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix64_En30</span>
</span><span><a class="LN" id="229">  229   </a>  <span class="KW">SIGNAL</span> Product_out1_2                   : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="230">  230   </a>  <span class="KW">SIGNAL</span> Delay7_out1_0                    : std_logic;
</span><span><a class="LN" id="231">  231   </a>  <span class="KW">SIGNAL</span> Delay17_out1                     : std_logic;
</span><span><a class="LN" id="232">  232   </a>  <span class="KW">SIGNAL</span> Delay7_out1_1                    : std_logic;
</span><span><a class="LN" id="233">  233   </a>  <span class="KW">SIGNAL</span> Delay18_out1                     : std_logic;
</span><span><a class="LN" id="234">  234   </a>  <span class="KW">SIGNAL</span> Delay12_reg                      : std_logic_vector(0 <span class="KW">TO</span> 1);  <span class="CT">-- ufix1 [2]</span>
</span><span><a class="LN" id="235">  235   </a>  <span class="KW">SIGNAL</span> Delay12_out1                     : std_logic;
</span><span><a class="LN" id="236">  236   </a>  <span class="KW">SIGNAL</span> update_csi_out1                  : std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16</span>
</span><span><a class="LN" id="237">  237   </a>  <span class="KW">SIGNAL</span> update_csi_out2                  : std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16</span>
</span><span><a class="LN" id="238">  238   </a>  <span class="KW">SIGNAL</span> update_csi_out3                  : std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16</span>
</span><span><a class="LN" id="239">  239   </a>  <span class="KW">SIGNAL</span> update_csi_out4                  : std_logic_vector(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix16</span>
</span><span><a class="LN" id="240">  240   </a>  <span class="KW">SIGNAL</span> update_csi_out1_signed           : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="241">  241   </a>  <span class="KW">SIGNAL</span> Delay13_out1                     : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="242">  242   </a>  <span class="KW">SIGNAL</span> update_csi_out2_signed           : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="243">  243   </a>  <span class="KW">SIGNAL</span> Delay14_out1                     : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="244">  244   </a>  <span class="KW">SIGNAL</span> update_csi_out3_signed           : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="245">  245   </a>  <span class="KW">SIGNAL</span> Delay15_out1                     : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="246">  246   </a>  <span class="KW">SIGNAL</span> update_csi_out4_signed           : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="247">  247   </a>  <span class="KW">SIGNAL</span> Delay16_out1                     : signed(15 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="248">  248   </a>  <span class="KW">SIGNAL</span> Logical_Operator4_out1           : std_logic;
</span><span><a class="LN" id="249">  249   </a>  <span class="KW">SIGNAL</span> Delay20_out1                     : std_logic;
</span><span><a class="LN" id="250">  250   </a>  <span class="KW">SIGNAL</span> ac_out                           : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="251">  251   </a>  <span class="KW">SIGNAL</span> bd_out                           : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="252">  252   </a>
</span><span><a class="LN" id="253">  253   </a>  <span class="KW">ATTRIBUTE</span> use_dsp48 : string;
</span><span><a class="LN" id="254">  254   </a>
</span><span><a class="LN" id="255">  255   </a>  <span class="KW">ATTRIBUTE</span> use_dsp48 <span class="KW">OF</span> mac_bb_multiply_out : <span class="KW">SIGNAL</span> <span class="KW">IS</span> <font color="#1122ff">&quot;yes&quot;</font>;
</span><span><a class="LN" id="256">  256   </a>  <span class="KW">ATTRIBUTE</span> use_dsp48 <span class="KW">OF</span> mac_aa_multiply_out : <span class="KW">SIGNAL</span> <span class="KW">IS</span> <font color="#1122ff">&quot;yes&quot;</font>;
</span><span><a class="LN" id="257">  257   </a>  <span class="KW">ATTRIBUTE</span> use_dsp48 <span class="KW">OF</span> mac_ac_multiply_out : <span class="KW">SIGNAL</span> <span class="KW">IS</span> <font color="#1122ff">&quot;yes&quot;</font>;
</span><span><a class="LN" id="258">  258   </a>  <span class="KW">ATTRIBUTE</span> use_dsp48 <span class="KW">OF</span> mac_bd_multiply_out : <span class="KW">SIGNAL</span> <span class="KW">IS</span> <font color="#1122ff">&quot;yes&quot;</font>;
</span><span><a class="LN" id="259">  259   </a>  <span class="KW">ATTRIBUTE</span> use_dsp48 <span class="KW">OF</span> Product1_out1 : <span class="KW">SIGNAL</span> <span class="KW">IS</span> <font color="#1122ff">&quot;yes&quot;</font>;
</span><span><a class="LN" id="260">  260   </a>  <span class="KW">ATTRIBUTE</span> use_dsp48 <span class="KW">OF</span> mac_ad_multiply_out : <span class="KW">SIGNAL</span> <span class="KW">IS</span> <font color="#1122ff">&quot;yes&quot;</font>;
</span><span><a class="LN" id="261">  261   </a>  <span class="KW">ATTRIBUTE</span> use_dsp48 <span class="KW">OF</span> mac_bc_multiply_out : <span class="KW">SIGNAL</span> <span class="KW">IS</span> <font color="#1122ff">&quot;yes&quot;</font>;
</span><span><a class="LN" id="262">  262   </a>  <span class="KW">ATTRIBUTE</span> use_dsp48 <span class="KW">OF</span> Product_out1 : <span class="KW">SIGNAL</span> <span class="KW">IS</span> <font color="#1122ff">&quot;yes&quot;</font>;
</span><span><a class="LN" id="263">  263   </a>
</span><span><a class="LN" id="264">  264   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" id="265" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2875')" name="code2model">  265   </a>  u_Detect_Change : ZynqBF_2t_ip_src_Detect_Change
</span><span><a class="LN" id="266" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2875')" name="code2model">  266   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="267" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2875')" name="code2model">  267   </a>              reset =&gt; reset,
</span><span><a class="LN" id="268" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2875')" name="code2model">  268   </a>              enb =&gt; enb,
</span><span><a class="LN" id="269" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2875')" name="code2model">  269   </a>              U =&gt; Delay19_out1,
</span><span><a class="LN" id="270" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2875')" name="code2model">  270   </a>              Y =&gt; Detect_Change_out1
</span><span><a class="LN" id="271" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2875')" name="code2model">  271   </a>              );
</span><span><a class="LN" id="272">  272   </a>
</span><span><a class="LN" id="273" href="matlab:coder.internal.code2model({'ZynqBF_2tx_fpga:1935','ZynqBF_2tx_fpga:1936','ZynqBF_2tx_fpga:1937'})" name="code2model">  273   </a>  u_select_inputs : ZynqBF_2t_ip_src_select_inputs_block
</span><span><a class="LN" id="274" href="matlab:coder.internal.code2model({'ZynqBF_2tx_fpga:1935','ZynqBF_2tx_fpga:1936','ZynqBF_2tx_fpga:1937'})" name="code2model">  274   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( en1 =&gt; Delay7_out1(0),
</span><span><a class="LN" id="275" href="matlab:coder.internal.code2model({'ZynqBF_2tx_fpga:1935','ZynqBF_2tx_fpga:1936','ZynqBF_2tx_fpga:1937'})" name="code2model">  275   </a>              en2 =&gt; Delay7_out1(1),
</span><span><a class="LN" id="276" href="matlab:coder.internal.code2model({'ZynqBF_2tx_fpga:1935','ZynqBF_2tx_fpga:1936','ZynqBF_2tx_fpga:1937'})" name="code2model">  276   </a>              in1 =&gt; Delay8_out1_1,  <span class="CT">-- sfix16_En15 [2]</span>
</span><span><a class="LN" id="277" href="matlab:coder.internal.code2model({'ZynqBF_2tx_fpga:1935','ZynqBF_2tx_fpga:1936','ZynqBF_2tx_fpga:1937'})" name="code2model">  277   </a>              in2 =&gt; Delay9_out1_1,  <span class="CT">-- sfix16_En15 [2]</span>
</span><span><a class="LN" id="278" href="matlab:coder.internal.code2model({'ZynqBF_2tx_fpga:1935','ZynqBF_2tx_fpga:1936','ZynqBF_2tx_fpga:1937'})" name="code2model">  278   </a>              y =&gt; y  <span class="CT">-- sfix16_En15 [2]</span>
</span><span><a class="LN" id="279" href="matlab:coder.internal.code2model({'ZynqBF_2tx_fpga:1935','ZynqBF_2tx_fpga:1936','ZynqBF_2tx_fpga:1937'})" name="code2model">  279   </a>              );
</span><span><a class="LN" id="280">  280   </a>
</span><span><a class="LN" id="281" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1925')" name="code2model">  281   </a>  u_calc_inverse : ZynqBF_2t_ip_src_calc_inverse
</span><span><a class="LN" id="282" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1925')" name="code2model">  282   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="283" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1925')" name="code2model">  283   </a>              reset =&gt; reset,
</span><span><a class="LN" id="284" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1925')" name="code2model">  284   </a>              enb =&gt; enb,
</span><span><a class="LN" id="285" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1925')" name="code2model">  285   </a>              din =&gt; std_logic_vector(Sum_out1),  <span class="CT">-- sfix32_En16</span>
</span><span><a class="LN" id="286" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1925')" name="code2model">  286   </a>              en =&gt; local_fsm_out2,
</span><span><a class="LN" id="287" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1925')" name="code2model">  287   </a>              dout =&gt; calc_inverse_out1,  <span class="CT">-- sfix32_En14</span>
</span><span><a class="LN" id="288" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1925')" name="code2model">  288   </a>              dval =&gt; nr_done
</span><span><a class="LN" id="289" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1925')" name="code2model">  289   </a>              );
</span><span><a class="LN" id="290">  290   </a>
</span><span><a class="LN" id="291" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:536')" name="code2model">  291   </a>  u_local_fsm : ZynqBF_2t_ip_src_local_fsm
</span><span><a class="LN" id="292" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:536')" name="code2model">  292   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="293" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:536')" name="code2model">  293   </a>              reset =&gt; reset,
</span><span><a class="LN" id="294" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:536')" name="code2model">  294   </a>              enb =&gt; enb,
</span><span><a class="LN" id="295" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:536')" name="code2model">  295   </a>              nr_done =&gt; nr_done,
</span><span><a class="LN" id="296" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:536')" name="code2model">  296   </a>              dp_done =&gt; dp_done,
</span><span><a class="LN" id="297" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:536')" name="code2model">  297   </a>              en_dp =&gt; local_fsm_out1,
</span><span><a class="LN" id="298" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:536')" name="code2model">  298   </a>              en_nr =&gt; local_fsm_out2,
</span><span><a class="LN" id="299" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:536')" name="code2model">  299   </a>              en_est =&gt; local_fsm_out3
</span><span><a class="LN" id="300" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:536')" name="code2model">  300   </a>              );
</span><span><a class="LN" id="301">  301   </a>
</span><span><a class="LN" id="302" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:628')" name="code2model">  302   </a>  u_update_csi : ZynqBF_2t_ip_src_update_csi
</span><span><a class="LN" id="303" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:628')" name="code2model">  303   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="304" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:628')" name="code2model">  304   </a>              reset =&gt; reset,
</span><span><a class="LN" id="305" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:628')" name="code2model">  305   </a>              enb =&gt; enb,
</span><span><a class="LN" id="306" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:628')" name="code2model">  306   </a>              in_i =&gt; std_logic_vector(Product1_out1_2),  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="307" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:628')" name="code2model">  307   </a>              in_q =&gt; std_logic_vector(Product_out1_2),  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="308" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:628')" name="code2model">  308   </a>              pd1 =&gt; Delay17_out1,
</span><span><a class="LN" id="309" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:628')" name="code2model">  309   </a>              pd2 =&gt; Delay18_out1,
</span><span><a class="LN" id="310" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:628')" name="code2model">  310   </a>              en =&gt; Delay12_out1,
</span><span><a class="LN" id="311" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:628')" name="code2model">  311   </a>              ch1_i =&gt; update_csi_out1,  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="312" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:628')" name="code2model">  312   </a>              ch1_q =&gt; update_csi_out2,  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="313" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:628')" name="code2model">  313   </a>              ch2_i =&gt; update_csi_out3,  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="314" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:628')" name="code2model">  314   </a>              ch2_q =&gt; update_csi_out4  <span class="CT">-- sfix16_En15</span>
</span><span><a class="LN" id="315" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:628')" name="code2model">  315   </a>              );
</span><span><a class="LN" id="316">  316   </a>
</span><span><a class="LN" id="317" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2872')" name="code2model">  317   </a>  Delay19_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="318" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2872')" name="code2model">  318   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="319" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2872')" name="code2model">  319   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="320" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2872')" name="code2model">  320   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="321" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2872')" name="code2model">  321   </a>        Delay19_out1 &lt;= '0';
</span><span><a class="LN" id="322" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2872')" name="code2model">  322   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="323" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2872')" name="code2model">  323   </a>        Delay19_out1 &lt;= en;
</span><span><a class="LN" id="324" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2872')" name="code2model">  324   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="325" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2872')" name="code2model">  325   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="326" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2872')" name="code2model">  326   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay19_process;
</span><span><a class="LN" id="327">  327   </a>
</span><span><a class="LN" id="328">  328   </a>
</span><span><a class="LN" id="329" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1088')" name="code2model">  329   </a>  Delay6_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="330" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1088')" name="code2model">  330   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="331" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1088')" name="code2model">  331   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="332" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1088')" name="code2model">  332   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="333" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1088')" name="code2model">  333   </a>        Delay6_out1 &lt;= '0';
</span><span><a class="LN" id="334" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1088')" name="code2model">  334   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="335" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1088')" name="code2model">  335   </a>        Delay6_out1 &lt;= step_in;
</span><span><a class="LN" id="336" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1088')" name="code2model">  336   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="337" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1088')" name="code2model">  337   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="338" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1088')" name="code2model">  338   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay6_process;
</span><span><a class="LN" id="339">  339   </a>
</span><span><a class="LN" id="340">  340   </a>
</span><span><a class="LN" id="341" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2876')" name="code2model">  341   </a>  start_in &lt;= Detect_Change_out1 <span class="KW">AND</span> Delay19_out1;
</span><span><a class="LN" id="342">  342   </a>
</span><span><a class="LN" id="343" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1089')" name="code2model">  343   </a>  Delay7_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="344" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1089')" name="code2model">  344   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="345" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1089')" name="code2model">  345   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="346" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1089')" name="code2model">  346   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="347" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1089')" name="code2model">  347   </a>        Delay7_out1 &lt;= (<span class="KW">OTHERS</span> =&gt; '0');
</span><span><a class="LN" id="348" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1089')" name="code2model">  348   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="349" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1089')" name="code2model">  349   </a>        Delay7_out1 &lt;= gs_sel;
</span><span><a class="LN" id="350" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1089')" name="code2model">  350   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="351" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1089')" name="code2model">  351   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="352" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1089')" name="code2model">  352   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay7_process;
</span><span><a class="LN" id="353">  353   </a>
</span><span><a class="LN" id="354">  354   </a>
</span><span><a class="LN" id="355">  355   </a>  outputgen4: <span class="KW">FOR</span> k <span class="KW">IN</span> 0 <span class="KW">TO</span> 1 <span class="KW">GENERATE</span>
</span><span><a class="LN" id="356">  356   </a>    gs1_signed(k) &lt;= signed(gs1(k));
</span><span><a class="LN" id="357">  357   </a>  <span class="KW">END</span> <span class="KW">GENERATE</span>;
</span><span><a class="LN" id="358">  358   </a>
</span><span><a class="LN" id="359">  359   </a>  outputgen3: <span class="KW">FOR</span> k <span class="KW">IN</span> 0 <span class="KW">TO</span> 1 <span class="KW">GENERATE</span>
</span><span><a class="LN" id="360">  360   </a>    gs2_signed(k) &lt;= signed(gs2(k));
</span><span><a class="LN" id="361">  361   </a>  <span class="KW">END</span> <span class="KW">GENERATE</span>;
</span><span><a class="LN" id="362">  362   </a>
</span><span><a class="LN" id="363" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1090')" name="code2model">  363   </a>  Delay8_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="364" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1090')" name="code2model">  364   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="365" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1090')" name="code2model">  365   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="366" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1090')" name="code2model">  366   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="367" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1090')" name="code2model">  367   </a>        Delay8_out1 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#0000#, 16));
</span><span><a class="LN" id="368" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1090')" name="code2model">  368   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="369" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1090')" name="code2model">  369   </a>        Delay8_out1 &lt;= gs1_signed;
</span><span><a class="LN" id="370" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1090')" name="code2model">  370   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="371" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1090')" name="code2model">  371   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="372" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1090')" name="code2model">  372   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay8_process;
</span><span><a class="LN" id="373">  373   </a>
</span><span><a class="LN" id="374">  374   </a>
</span><span><a class="LN" id="375">  375   </a>  outputgen2: <span class="KW">FOR</span> k <span class="KW">IN</span> 0 <span class="KW">TO</span> 1 <span class="KW">GENERATE</span>
</span><span><a class="LN" id="376">  376   </a>    Delay8_out1_1(k) &lt;= std_logic_vector(Delay8_out1(k));
</span><span><a class="LN" id="377">  377   </a>  <span class="KW">END</span> <span class="KW">GENERATE</span>;
</span><span><a class="LN" id="378">  378   </a>
</span><span><a class="LN" id="379" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1091')" name="code2model">  379   </a>  Delay9_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="380" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1091')" name="code2model">  380   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="381" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1091')" name="code2model">  381   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="382" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1091')" name="code2model">  382   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="383" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1091')" name="code2model">  383   </a>        Delay9_out1 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#0000#, 16));
</span><span><a class="LN" id="384" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1091')" name="code2model">  384   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="385" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1091')" name="code2model">  385   </a>        Delay9_out1 &lt;= gs2_signed;
</span><span><a class="LN" id="386" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1091')" name="code2model">  386   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="387" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1091')" name="code2model">  387   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="388" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1091')" name="code2model">  388   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay9_process;
</span><span><a class="LN" id="389">  389   </a>
</span><span><a class="LN" id="390">  390   </a>
</span><span><a class="LN" id="391">  391   </a>  outputgen1: <span class="KW">FOR</span> k <span class="KW">IN</span> 0 <span class="KW">TO</span> 1 <span class="KW">GENERATE</span>
</span><span><a class="LN" id="392">  392   </a>    Delay9_out1_1(k) &lt;= std_logic_vector(Delay9_out1(k));
</span><span><a class="LN" id="393">  393   </a>  <span class="KW">END</span> <span class="KW">GENERATE</span>;
</span><span><a class="LN" id="394">  394   </a>
</span><span><a class="LN" id="395" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2870')" name="code2model">  395   </a>  a &lt;= signed(y(0));
</span><span><a class="LN" id="396">  396   </a>
</span><span><a class="LN" id="397">  397   </a>  s &lt;= to_signed(16#0000#, 16);
</span><span><a class="LN" id="398">  398   </a>
</span><span><a class="LN" id="399" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2868')" name="code2model">  399   </a>  b &lt;= signed(y(1));
</span><span><a class="LN" id="400">  400   </a>
</span><span><a class="LN" id="401">  401   </a>  s_1 &lt;= to_signed(16#0000#, 16);
</span><span><a class="LN" id="402">  402   </a>
</span><span><a class="LN" id="403" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:545')" name="code2model">  403   </a>  cnt_reset &lt;=  <span class="KW">NOT</span> Delay19_out1;
</span><span><a class="LN" id="404">  404   </a>
</span><span><a class="LN" id="405">  405   </a>  <span class="CT">-- Count limited, Unsigned Counter</span>
</span><span><a class="LN" id="406">  406   </a>  <span class="CT">--  initial value   = 0</span>
</span><span><a class="LN" id="407">  407   </a>  <span class="CT">--  step value      = 1</span>
</span><span><a class="LN" id="408">  408   </a>  <span class="CT">--  count to value  = 4095</span>
</span><span><a class="LN" id="409" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2873')" name="code2model">  409   </a>  HDL_Counter_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="410" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2873')" name="code2model">  410   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="411" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2873')" name="code2model">  411   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="412" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2873')" name="code2model">  412   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="413" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2873')" name="code2model">  413   </a>        HDL_Counter_out1 &lt;= to_unsigned(16#0000#, 16);
</span><span><a class="LN" id="414" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2873')" name="code2model">  414   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="415" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2873')" name="code2model">  415   </a>        <span class="KW">IF</span> cnt_reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="416" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2873')" name="code2model">  416   </a>          HDL_Counter_out1 &lt;= to_unsigned(16#0000#, 16);
</span><span><a class="LN" id="417" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2873')" name="code2model">  417   </a>        <span class="KW">ELSIF</span> vin = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="418" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2873')" name="code2model">  418   </a>          <span class="KW">IF</span> HDL_Counter_out1 &gt;= to_unsigned(16#0FFF#, 16) <span class="KW">THEN</span>
</span><span><a class="LN" id="419" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2873')" name="code2model">  419   </a>            HDL_Counter_out1 &lt;= to_unsigned(16#0000#, 16);
</span><span><a class="LN" id="420" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2873')" name="code2model">  420   </a>          <span class="KW">ELSE</span>
</span><span><a class="LN" id="421" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2873')" name="code2model">  421   </a>            HDL_Counter_out1 &lt;= HDL_Counter_out1 + to_unsigned(16#0001#, 16);
</span><span><a class="LN" id="422" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2873')" name="code2model">  422   </a>          <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="423" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2873')" name="code2model">  423   </a>        <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="424" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2873')" name="code2model">  424   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="425" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2873')" name="code2model">  425   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="426" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2873')" name="code2model">  426   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> HDL_Counter_process;
</span><span><a class="LN" id="427">  427   </a>
</span><span><a class="LN" id="428">  428   </a>
</span><span><a class="LN" id="429">  429   </a>
</span><span><a class="LN" id="430" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2882')" name="code2model">  430   </a>  Compare_To_Constant_out1 &lt;= '1' <span class="KW">WHEN</span> HDL_Counter_out1 = to_unsigned(16#0FFF#, 16) <span class="KW">ELSE</span>
</span><span><a class="LN" id="431" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2882')" name="code2model">  431   </a>      '0';
</span><span><a class="LN" id="432">  432   </a>
</span><span><a class="LN" id="433" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2889')" name="code2model">  433   </a>  dp_done &lt;= Compare_To_Constant_out1 <span class="KW">AND</span> vin;
</span><span><a class="LN" id="434">  434   </a>
</span><span><a class="LN" id="435">  435   </a>  mac_bb_not1_out &lt;=  <span class="KW">NOT</span> vin;
</span><span><a class="LN" id="436">  436   </a>
</span><span><a class="LN" id="437">  437   </a>
</span><span><a class="LN" id="438">  438   </a>  switch_compare_1 &lt;= '1' <span class="KW">WHEN</span> mac_bb_not1_out &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="439">  439   </a>      '0';
</span><span><a class="LN" id="440">  440   </a>
</span><span><a class="LN" id="441">  441   </a>
</span><span><a class="LN" id="442">  442   </a>  mac_bb_input_mux_out &lt;= b <span class="KW">WHEN</span> switch_compare_1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="443">  443   </a>      s_1;
</span><span><a class="LN" id="444">  444   </a>
</span><span><a class="LN" id="445">  445   </a>  mac_bb_multiply_out &lt;= mac_bb_input_mux_out * b;
</span><span><a class="LN" id="446">  446   </a>
</span><span><a class="LN" id="447">  447   </a>  mac_bb_and1_out &lt;= vin <span class="KW">AND</span> start_in;
</span><span><a class="LN" id="448">  448   </a>
</span><span><a class="LN" id="449">  449   </a>
</span><span><a class="LN" id="450">  450   </a>  switch_compare_1_1 &lt;= '1' <span class="KW">WHEN</span> mac_bb_and1_out &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="451">  451   </a>      '0';
</span><span><a class="LN" id="452">  452   </a>
</span><span><a class="LN" id="453">  453   </a>
</span><span><a class="LN" id="454">  454   </a>  mac_bb_add_fb_in &lt;= s_2 <span class="KW">WHEN</span> switch_compare_1_1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="455">  455   </a>      to_signed(0, 32);
</span><span><a class="LN" id="456">  456   </a>
</span><span><a class="LN" id="457">  457   </a>  mac_bb_add_add_temp &lt;= (resize(mac_bb_add_fb_in &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0', 47)) + (resize(mac_bb_multiply_out, 47));
</span><span><a class="LN" id="458">  458   </a>  mac_bb_multiplyAdd_out &lt;= mac_bb_add_add_temp(45 <span class="KW">DOWNTO</span> 14);
</span><span><a class="LN" id="459">  459   </a>
</span><span><a class="LN" id="460">  460   </a>  mac_bb_delay_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="461">  461   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="462">  462   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="463">  463   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="464">  464   </a>        s_2 &lt;= to_signed(0, 32);
</span><span><a class="LN" id="465">  465   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="466">  466   </a>        s_2 &lt;= mac_bb_multiplyAdd_out;
</span><span><a class="LN" id="467">  467   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="468">  468   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="469">  469   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> mac_bb_delay_process;
</span><span><a class="LN" id="470">  470   </a>
</span><span><a class="LN" id="471">  471   </a>
</span><span><a class="LN" id="472">  472   </a>  mac_aa_not1_out &lt;=  <span class="KW">NOT</span> vin;
</span><span><a class="LN" id="473">  473   </a>
</span><span><a class="LN" id="474">  474   </a>
</span><span><a class="LN" id="475">  475   </a>  switch_compare_1_2 &lt;= '1' <span class="KW">WHEN</span> mac_aa_not1_out &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="476">  476   </a>      '0';
</span><span><a class="LN" id="477">  477   </a>
</span><span><a class="LN" id="478">  478   </a>
</span><span><a class="LN" id="479">  479   </a>  mac_aa_input_mux_out &lt;= a <span class="KW">WHEN</span> switch_compare_1_2 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="480">  480   </a>      s;
</span><span><a class="LN" id="481">  481   </a>
</span><span><a class="LN" id="482">  482   </a>  mac_aa_multiply_out &lt;= mac_aa_input_mux_out * a;
</span><span><a class="LN" id="483">  483   </a>
</span><span><a class="LN" id="484">  484   </a>  mac_aa_and1_out &lt;= vin <span class="KW">AND</span> start_in;
</span><span><a class="LN" id="485">  485   </a>
</span><span><a class="LN" id="486">  486   </a>
</span><span><a class="LN" id="487">  487   </a>  switch_compare_1_3 &lt;= '1' <span class="KW">WHEN</span> mac_aa_and1_out &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="488">  488   </a>      '0';
</span><span><a class="LN" id="489">  489   </a>
</span><span><a class="LN" id="490">  490   </a>
</span><span><a class="LN" id="491">  491   </a>  mac_aa_add_fb_in &lt;= s_3 <span class="KW">WHEN</span> switch_compare_1_3 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="492">  492   </a>      to_signed(0, 32);
</span><span><a class="LN" id="493">  493   </a>
</span><span><a class="LN" id="494">  494   </a>  mac_aa_add_add_temp &lt;= (resize(mac_aa_add_fb_in &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0', 47)) + (resize(mac_aa_multiply_out, 47));
</span><span><a class="LN" id="495">  495   </a>  mac_aa_multiplyAdd_out &lt;= mac_aa_add_add_temp(45 <span class="KW">DOWNTO</span> 14);
</span><span><a class="LN" id="496">  496   </a>
</span><span><a class="LN" id="497">  497   </a>  mac_aa_delay_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="498">  498   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="499">  499   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="500">  500   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="501">  501   </a>        s_3 &lt;= to_signed(0, 32);
</span><span><a class="LN" id="502">  502   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="503">  503   </a>        s_3 &lt;= mac_aa_multiplyAdd_out;
</span><span><a class="LN" id="504">  504   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="505">  505   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="506">  506   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> mac_aa_delay_process;
</span><span><a class="LN" id="507">  507   </a>
</span><span><a class="LN" id="508">  508   </a>
</span><span><a class="LN" id="509" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:525')" name="code2model">  509   </a>  Sum_out1 &lt;= s_3 + s_2;
</span><span><a class="LN" id="510">  510   </a>
</span><span><a class="LN" id="511" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:544')" name="code2model">  511   </a>  vin &lt;= local_fsm_out1 <span class="KW">AND</span> (Delay19_out1 <span class="KW">AND</span> Delay6_out1);
</span><span><a class="LN" id="512">  512   </a>
</span><span><a class="LN" id="513">  513   </a>  mac_ac_and1_out &lt;= vin <span class="KW">AND</span> start_in;
</span><span><a class="LN" id="514">  514   </a>
</span><span><a class="LN" id="515">  515   </a>
</span><span><a class="LN" id="516">  516   </a>  switch_compare_1_4 &lt;= '1' <span class="KW">WHEN</span> mac_ac_and1_out &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="517">  517   </a>      '0';
</span><span><a class="LN" id="518">  518   </a>
</span><span><a class="LN" id="519">  519   </a>  mac_ac_not1_out &lt;=  <span class="KW">NOT</span> vin;
</span><span><a class="LN" id="520">  520   </a>
</span><span><a class="LN" id="521">  521   </a>
</span><span><a class="LN" id="522">  522   </a>  switch_compare_1_5 &lt;= '1' <span class="KW">WHEN</span> mac_ac_not1_out &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="523">  523   </a>      '0';
</span><span><a class="LN" id="524">  524   </a>
</span><span><a class="LN" id="525">  525   </a>  s_4 &lt;= to_signed(16#0000#, 16);
</span><span><a class="LN" id="526">  526   </a>
</span><span><a class="LN" id="527">  527   </a>
</span><span><a class="LN" id="528">  528   </a>  mac_ac_input_mux_out &lt;= a <span class="KW">WHEN</span> switch_compare_1_5 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="529">  529   </a>      s_4;
</span><span><a class="LN" id="530">  530   </a>
</span><span><a class="LN" id="531">  531   </a>  outputgen: <span class="KW">FOR</span> k <span class="KW">IN</span> 0 <span class="KW">TO</span> 1 <span class="KW">GENERATE</span>
</span><span><a class="LN" id="532">  532   </a>    rx_signed(k) &lt;= signed(rx(k));
</span><span><a class="LN" id="533">  533   </a>  <span class="KW">END</span> <span class="KW">GENERATE</span>;
</span><span><a class="LN" id="534">  534   </a>
</span><span><a class="LN" id="535" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1093')" name="code2model">  535   </a>  Delay11_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="536" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1093')" name="code2model">  536   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="537" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1093')" name="code2model">  537   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="538" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1093')" name="code2model">  538   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="539" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1093')" name="code2model">  539   </a>        Delay11_out1 &lt;= (<span class="KW">OTHERS</span> =&gt; to_signed(16#0000#, 16));
</span><span><a class="LN" id="540" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1093')" name="code2model">  540   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="541" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1093')" name="code2model">  541   </a>        Delay11_out1 &lt;= rx_signed;
</span><span><a class="LN" id="542" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1093')" name="code2model">  542   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="543" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1093')" name="code2model">  543   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="544" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1093')" name="code2model">  544   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay11_process;
</span><span><a class="LN" id="545">  545   </a>
</span><span><a class="LN" id="546">  546   </a>
</span><span><a class="LN" id="547" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:816')" name="code2model">  547   </a>  c &lt;= Delay11_out1(0);
</span><span><a class="LN" id="548">  548   </a>
</span><span><a class="LN" id="549">  549   </a>  mac_ac_multiply_out &lt;= mac_ac_input_mux_out * c;
</span><span><a class="LN" id="550">  550   </a>
</span><span><a class="LN" id="551">  551   </a>
</span><span><a class="LN" id="552">  552   </a>  mac_ac_add_fb_in &lt;= s_5 <span class="KW">WHEN</span> switch_compare_1_4 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="553">  553   </a>      to_signed(0, 32);
</span><span><a class="LN" id="554">  554   </a>
</span><span><a class="LN" id="555">  555   </a>  mac_ac_add_add_temp &lt;= (resize(mac_ac_add_fb_in &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0', 47)) + (resize(mac_ac_multiply_out, 47));
</span><span><a class="LN" id="556">  556   </a>  mac_ac_multiplyAdd_out &lt;= mac_ac_add_add_temp(45 <span class="KW">DOWNTO</span> 14);
</span><span><a class="LN" id="557">  557   </a>
</span><span><a class="LN" id="558">  558   </a>  mac_ac_delay_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="559">  559   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="560">  560   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="561">  561   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="562">  562   </a>        s_5 &lt;= to_signed(0, 32);
</span><span><a class="LN" id="563">  563   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="564">  564   </a>        s_5 &lt;= mac_ac_multiplyAdd_out;
</span><span><a class="LN" id="565">  565   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="566">  566   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="567">  567   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> mac_ac_delay_process;
</span><span><a class="LN" id="568">  568   </a>
</span><span><a class="LN" id="569">  569   </a>
</span><span><a class="LN" id="570">  570   </a>  mac_bd_and1_out &lt;= vin <span class="KW">AND</span> start_in;
</span><span><a class="LN" id="571">  571   </a>
</span><span><a class="LN" id="572">  572   </a>
</span><span><a class="LN" id="573">  573   </a>  switch_compare_1_6 &lt;= '1' <span class="KW">WHEN</span> mac_bd_and1_out &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="574">  574   </a>      '0';
</span><span><a class="LN" id="575">  575   </a>
</span><span><a class="LN" id="576">  576   </a>  mac_bd_not1_out &lt;=  <span class="KW">NOT</span> vin;
</span><span><a class="LN" id="577">  577   </a>
</span><span><a class="LN" id="578">  578   </a>
</span><span><a class="LN" id="579">  579   </a>  switch_compare_1_7 &lt;= '1' <span class="KW">WHEN</span> mac_bd_not1_out &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="580">  580   </a>      '0';
</span><span><a class="LN" id="581">  581   </a>
</span><span><a class="LN" id="582">  582   </a>  s_6 &lt;= to_signed(16#0000#, 16);
</span><span><a class="LN" id="583">  583   </a>
</span><span><a class="LN" id="584">  584   </a>
</span><span><a class="LN" id="585">  585   </a>  mac_bd_input_mux_out &lt;= b <span class="KW">WHEN</span> switch_compare_1_7 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="586">  586   </a>      s_6;
</span><span><a class="LN" id="587">  587   </a>
</span><span><a class="LN" id="588" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2869')" name="code2model">  588   </a>  d &lt;= Delay11_out1(1);
</span><span><a class="LN" id="589">  589   </a>
</span><span><a class="LN" id="590">  590   </a>  mac_bd_multiply_out &lt;= mac_bd_input_mux_out * d;
</span><span><a class="LN" id="591">  591   </a>
</span><span><a class="LN" id="592">  592   </a>
</span><span><a class="LN" id="593">  593   </a>  mac_bd_add_fb_in &lt;= s_7 <span class="KW">WHEN</span> switch_compare_1_6 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="594">  594   </a>      to_signed(0, 32);
</span><span><a class="LN" id="595">  595   </a>
</span><span><a class="LN" id="596">  596   </a>  mac_bd_add_add_temp &lt;= (resize(mac_bd_add_fb_in &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0', 47)) + (resize(mac_bd_multiply_out, 47));
</span><span><a class="LN" id="597">  597   </a>  mac_bd_multiplyAdd_out &lt;= mac_bd_add_add_temp(45 <span class="KW">DOWNTO</span> 14);
</span><span><a class="LN" id="598">  598   </a>
</span><span><a class="LN" id="599">  599   </a>  mac_bd_delay_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="600">  600   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="601">  601   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="602">  602   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="603">  603   </a>        s_7 &lt;= to_signed(0, 32);
</span><span><a class="LN" id="604">  604   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="605">  605   </a>        s_7 &lt;= mac_bd_multiplyAdd_out;
</span><span><a class="LN" id="606">  606   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="607">  607   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="608">  608   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> mac_bd_delay_process;
</span><span><a class="LN" id="609">  609   </a>
</span><span><a class="LN" id="610">  610   </a>
</span><span><a class="LN" id="611" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:527')" name="code2model">  611   </a>  Sum2_out1 &lt;= s_5 + s_7;
</span><span><a class="LN" id="612">  612   </a>
</span><span><a class="LN" id="613" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1083')" name="code2model">  613   </a>  Delay3_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="614" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1083')" name="code2model">  614   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="615" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1083')" name="code2model">  615   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="616" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1083')" name="code2model">  616   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="617" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1083')" name="code2model">  617   </a>        Delay3_out1 &lt;= to_signed(0, 32);
</span><span><a class="LN" id="618" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1083')" name="code2model">  618   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="619" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1083')" name="code2model">  619   </a>        Delay3_out1 &lt;= Sum2_out1;
</span><span><a class="LN" id="620" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1083')" name="code2model">  620   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="621" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1083')" name="code2model">  621   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="622" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1083')" name="code2model">  622   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay3_process;
</span><span><a class="LN" id="623">  623   </a>
</span><span><a class="LN" id="624">  624   </a>
</span><span><a class="LN" id="625">  625   </a>  calc_inverse_out1_signed &lt;= signed(calc_inverse_out1);
</span><span><a class="LN" id="626">  626   </a>
</span><span><a class="LN" id="627" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1085')" name="code2model">  627   </a>  Delay2_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="628" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1085')" name="code2model">  628   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="629" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1085')" name="code2model">  629   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="630" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1085')" name="code2model">  630   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="631" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1085')" name="code2model">  631   </a>        Delay2_out1 &lt;= to_signed(0, 32);
</span><span><a class="LN" id="632" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1085')" name="code2model">  632   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="633" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1085')" name="code2model">  633   </a>        Delay2_out1 &lt;= calc_inverse_out1_signed;
</span><span><a class="LN" id="634" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1085')" name="code2model">  634   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="635" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1085')" name="code2model">  635   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="636" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1085')" name="code2model">  636   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay2_process;
</span><span><a class="LN" id="637">  637   </a>
</span><span><a class="LN" id="638">  638   </a>
</span><span><a class="LN" id="639" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:609')" name="code2model">  639   </a>  Product1_out1 &lt;= Delay3_out1 * Delay2_out1;
</span><span><a class="LN" id="640">  640   </a>
</span><span><a class="LN" id="641">  641   </a>  mac_ad_and1_out &lt;= vin <span class="KW">AND</span> start_in;
</span><span><a class="LN" id="642">  642   </a>
</span><span><a class="LN" id="643">  643   </a>
</span><span><a class="LN" id="644">  644   </a>  switch_compare_1_8 &lt;= '1' <span class="KW">WHEN</span> mac_ad_and1_out &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="645">  645   </a>      '0';
</span><span><a class="LN" id="646">  646   </a>
</span><span><a class="LN" id="647">  647   </a>  mac_ad_not1_out &lt;=  <span class="KW">NOT</span> vin;
</span><span><a class="LN" id="648">  648   </a>
</span><span><a class="LN" id="649">  649   </a>
</span><span><a class="LN" id="650">  650   </a>  switch_compare_1_9 &lt;= '1' <span class="KW">WHEN</span> mac_ad_not1_out &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="651">  651   </a>      '0';
</span><span><a class="LN" id="652">  652   </a>
</span><span><a class="LN" id="653">  653   </a>  s_8 &lt;= to_signed(16#0000#, 16);
</span><span><a class="LN" id="654">  654   </a>
</span><span><a class="LN" id="655">  655   </a>
</span><span><a class="LN" id="656">  656   </a>  mac_ad_input_mux_out &lt;= a <span class="KW">WHEN</span> switch_compare_1_9 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="657">  657   </a>      s_8;
</span><span><a class="LN" id="658">  658   </a>
</span><span><a class="LN" id="659">  659   </a>  mac_ad_multiply_out &lt;= mac_ad_input_mux_out * d;
</span><span><a class="LN" id="660">  660   </a>
</span><span><a class="LN" id="661">  661   </a>
</span><span><a class="LN" id="662">  662   </a>  mac_ad_add_fb_in &lt;= s_9 <span class="KW">WHEN</span> switch_compare_1_8 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="663">  663   </a>      to_signed(0, 32);
</span><span><a class="LN" id="664">  664   </a>
</span><span><a class="LN" id="665">  665   </a>  mac_ad_add_add_temp &lt;= (resize(mac_ad_add_fb_in &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0', 47)) + (resize(mac_ad_multiply_out, 47));
</span><span><a class="LN" id="666">  666   </a>  mac_ad_multiplyAdd_out &lt;= mac_ad_add_add_temp(45 <span class="KW">DOWNTO</span> 14);
</span><span><a class="LN" id="667">  667   </a>
</span><span><a class="LN" id="668">  668   </a>  mac_ad_delay_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="669">  669   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="670">  670   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="671">  671   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="672">  672   </a>        s_9 &lt;= to_signed(0, 32);
</span><span><a class="LN" id="673">  673   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="674">  674   </a>        s_9 &lt;= mac_ad_multiplyAdd_out;
</span><span><a class="LN" id="675">  675   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="676">  676   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="677">  677   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> mac_ad_delay_process;
</span><span><a class="LN" id="678">  678   </a>
</span><span><a class="LN" id="679">  679   </a>
</span><span><a class="LN" id="680">  680   </a>  mac_bc_and1_out &lt;= vin <span class="KW">AND</span> start_in;
</span><span><a class="LN" id="681">  681   </a>
</span><span><a class="LN" id="682">  682   </a>
</span><span><a class="LN" id="683">  683   </a>  switch_compare_1_10 &lt;= '1' <span class="KW">WHEN</span> mac_bc_and1_out &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="684">  684   </a>      '0';
</span><span><a class="LN" id="685">  685   </a>
</span><span><a class="LN" id="686">  686   </a>  mac_bc_not1_out &lt;=  <span class="KW">NOT</span> vin;
</span><span><a class="LN" id="687">  687   </a>
</span><span><a class="LN" id="688">  688   </a>
</span><span><a class="LN" id="689">  689   </a>  switch_compare_1_11 &lt;= '1' <span class="KW">WHEN</span> mac_bc_not1_out &gt; '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="690">  690   </a>      '0';
</span><span><a class="LN" id="691">  691   </a>
</span><span><a class="LN" id="692">  692   </a>  s_10 &lt;= to_signed(16#0000#, 16);
</span><span><a class="LN" id="693">  693   </a>
</span><span><a class="LN" id="694">  694   </a>
</span><span><a class="LN" id="695">  695   </a>  mac_bc_input_mux_out &lt;= b <span class="KW">WHEN</span> switch_compare_1_11 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="696">  696   </a>      s_10;
</span><span><a class="LN" id="697">  697   </a>
</span><span><a class="LN" id="698">  698   </a>  mac_bc_multiply_out &lt;= mac_bc_input_mux_out * c;
</span><span><a class="LN" id="699">  699   </a>
</span><span><a class="LN" id="700">  700   </a>
</span><span><a class="LN" id="701">  701   </a>  mac_bc_add_fb_in &lt;= s_11 <span class="KW">WHEN</span> switch_compare_1_10 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="702">  702   </a>      to_signed(0, 32);
</span><span><a class="LN" id="703">  703   </a>
</span><span><a class="LN" id="704">  704   </a>  mac_bc_add_add_temp &lt;= (resize(mac_bc_add_fb_in &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0' &amp; '0', 47)) + (resize(mac_bc_multiply_out, 47));
</span><span><a class="LN" id="705">  705   </a>  mac_bc_multiplyAdd_out &lt;= mac_bc_add_add_temp(45 <span class="KW">DOWNTO</span> 14);
</span><span><a class="LN" id="706">  706   </a>
</span><span><a class="LN" id="707">  707   </a>  mac_bc_delay_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="708">  708   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="709">  709   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="710">  710   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="711">  711   </a>        s_11 &lt;= to_signed(0, 32);
</span><span><a class="LN" id="712">  712   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="713">  713   </a>        s_11 &lt;= mac_bc_multiplyAdd_out;
</span><span><a class="LN" id="714">  714   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="715">  715   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="716">  716   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> mac_bc_delay_process;
</span><span><a class="LN" id="717">  717   </a>
</span><span><a class="LN" id="718">  718   </a>
</span><span><a class="LN" id="719" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:526')" name="code2model">  719   </a>  Sum1_out1 &lt;= s_9 - s_11;
</span><span><a class="LN" id="720">  720   </a>
</span><span><a class="LN" id="721" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1084')" name="code2model">  721   </a>  Delay1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="722" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1084')" name="code2model">  722   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="723" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1084')" name="code2model">  723   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="724" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1084')" name="code2model">  724   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="725" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1084')" name="code2model">  725   </a>        Delay1_out1 &lt;= to_signed(0, 32);
</span><span><a class="LN" id="726" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1084')" name="code2model">  726   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="727" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1084')" name="code2model">  727   </a>        Delay1_out1 &lt;= Sum1_out1;
</span><span><a class="LN" id="728" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1084')" name="code2model">  728   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="729" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1084')" name="code2model">  729   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="730" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1084')" name="code2model">  730   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay1_process;
</span><span><a class="LN" id="731">  731   </a>
</span><span><a class="LN" id="732">  732   </a>
</span><span><a class="LN" id="733" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:608')" name="code2model">  733   </a>  Product_out1 &lt;= Delay1_out1 * Delay2_out1;
</span><span><a class="LN" id="734">  734   </a>
</span><span><a class="LN" id="735">  735   </a>  PipelineRegister1_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="736">  736   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="737">  737   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="738">  738   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="739">  739   </a>        Product1_out1_1 &lt;= to_signed(0, 64);
</span><span><a class="LN" id="740">  740   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="741">  741   </a>        Product1_out1_1 &lt;= Product1_out1;
</span><span><a class="LN" id="742">  742   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="743">  743   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="744">  744   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> PipelineRegister1_process;
</span><span><a class="LN" id="745">  745   </a>
</span><span><a class="LN" id="746">  746   </a>
</span><span><a class="LN" id="747">  747   </a>  Product1_out1_2 &lt;= Product1_out1_1(30 <span class="KW">DOWNTO</span> 15);
</span><span><a class="LN" id="748">  748   </a>
</span><span><a class="LN" id="749">  749   </a>  PipelineRegister_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="750">  750   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="751">  751   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="752">  752   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="753">  753   </a>        Product_out1_1 &lt;= to_signed(0, 64);
</span><span><a class="LN" id="754">  754   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="755">  755   </a>        Product_out1_1 &lt;= Product_out1;
</span><span><a class="LN" id="756">  756   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="757">  757   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="758">  758   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> PipelineRegister_process;
</span><span><a class="LN" id="759">  759   </a>
</span><span><a class="LN" id="760">  760   </a>
</span><span><a class="LN" id="761">  761   </a>  Product_out1_2 &lt;= Product_out1_1(30 <span class="KW">DOWNTO</span> 15);
</span><span><a class="LN" id="762">  762   </a>
</span><span><a class="LN" id="763" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1936')" name="code2model">  763   </a>  Delay7_out1_0 &lt;= Delay7_out1(0);
</span><span><a class="LN" id="764">  764   </a>
</span><span><a class="LN" id="765" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1941')" name="code2model">  765   </a>  Delay17_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="766" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1941')" name="code2model">  766   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="767" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1941')" name="code2model">  767   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="768" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1941')" name="code2model">  768   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="769" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1941')" name="code2model">  769   </a>        Delay17_out1 &lt;= '0';
</span><span><a class="LN" id="770" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1941')" name="code2model">  770   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="771" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1941')" name="code2model">  771   </a>        Delay17_out1 &lt;= Delay7_out1_0;
</span><span><a class="LN" id="772" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1941')" name="code2model">  772   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="773" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1941')" name="code2model">  773   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="774" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1941')" name="code2model">  774   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay17_process;
</span><span><a class="LN" id="775">  775   </a>
</span><span><a class="LN" id="776">  776   </a>
</span><span><a class="LN" id="777" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1937')" name="code2model">  777   </a>  Delay7_out1_1 &lt;= Delay7_out1(1);
</span><span><a class="LN" id="778">  778   </a>
</span><span><a class="LN" id="779" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1942')" name="code2model">  779   </a>  Delay18_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="780" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1942')" name="code2model">  780   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="781" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1942')" name="code2model">  781   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="782" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1942')" name="code2model">  782   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="783" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1942')" name="code2model">  783   </a>        Delay18_out1 &lt;= '0';
</span><span><a class="LN" id="784" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1942')" name="code2model">  784   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="785" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1942')" name="code2model">  785   </a>        Delay18_out1 &lt;= Delay7_out1_1;
</span><span><a class="LN" id="786" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1942')" name="code2model">  786   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="787" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1942')" name="code2model">  787   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="788" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1942')" name="code2model">  788   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay18_process;
</span><span><a class="LN" id="789">  789   </a>
</span><span><a class="LN" id="790">  790   </a>
</span><span><a class="LN" id="791" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1094')" name="code2model">  791   </a>  Delay12_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="792" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1094')" name="code2model">  792   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="793" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1094')" name="code2model">  793   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="794" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1094')" name="code2model">  794   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="795" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1094')" name="code2model">  795   </a>        Delay12_reg &lt;= (<span class="KW">OTHERS</span> =&gt; '0');
</span><span><a class="LN" id="796" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1094')" name="code2model">  796   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="797" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1094')" name="code2model">  797   </a>        Delay12_reg(0) &lt;= local_fsm_out3;
</span><span><a class="LN" id="798" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1094')" name="code2model">  798   </a>        Delay12_reg(1) &lt;= Delay12_reg(0);
</span><span><a class="LN" id="799" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1094')" name="code2model">  799   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="800" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1094')" name="code2model">  800   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="801" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1094')" name="code2model">  801   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay12_process;
</span><span><a class="LN" id="802">  802   </a>
</span><span><a class="LN" id="803" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1094')" name="code2model">  803   </a>  Delay12_out1 &lt;= Delay12_reg(1);
</span><span><a class="LN" id="804">  804   </a>
</span><span><a class="LN" id="805">  805   </a>  update_csi_out1_signed &lt;= signed(update_csi_out1);
</span><span><a class="LN" id="806">  806   </a>
</span><span><a class="LN" id="807" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1095')" name="code2model">  807   </a>  Delay13_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="808" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1095')" name="code2model">  808   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="809" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1095')" name="code2model">  809   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="810" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1095')" name="code2model">  810   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="811" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1095')" name="code2model">  811   </a>        Delay13_out1 &lt;= to_signed(16#0000#, 16);
</span><span><a class="LN" id="812" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1095')" name="code2model">  812   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="813" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1095')" name="code2model">  813   </a>        Delay13_out1 &lt;= update_csi_out1_signed;
</span><span><a class="LN" id="814" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1095')" name="code2model">  814   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="815" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1095')" name="code2model">  815   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="816" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1095')" name="code2model">  816   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay13_process;
</span><span><a class="LN" id="817">  817   </a>
</span><span><a class="LN" id="818">  818   </a>
</span><span><a class="LN" id="819">  819   </a>  ch1_i &lt;= std_logic_vector(Delay13_out1);
</span><span><a class="LN" id="820">  820   </a>
</span><span><a class="LN" id="821">  821   </a>  update_csi_out2_signed &lt;= signed(update_csi_out2);
</span><span><a class="LN" id="822">  822   </a>
</span><span><a class="LN" id="823" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1096')" name="code2model">  823   </a>  Delay14_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="824" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1096')" name="code2model">  824   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="825" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1096')" name="code2model">  825   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="826" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1096')" name="code2model">  826   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="827" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1096')" name="code2model">  827   </a>        Delay14_out1 &lt;= to_signed(16#0000#, 16);
</span><span><a class="LN" id="828" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1096')" name="code2model">  828   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="829" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1096')" name="code2model">  829   </a>        Delay14_out1 &lt;= update_csi_out2_signed;
</span><span><a class="LN" id="830" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1096')" name="code2model">  830   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="831" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1096')" name="code2model">  831   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="832" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1096')" name="code2model">  832   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay14_process;
</span><span><a class="LN" id="833">  833   </a>
</span><span><a class="LN" id="834">  834   </a>
</span><span><a class="LN" id="835">  835   </a>  ch1_q &lt;= std_logic_vector(Delay14_out1);
</span><span><a class="LN" id="836">  836   </a>
</span><span><a class="LN" id="837">  837   </a>  update_csi_out3_signed &lt;= signed(update_csi_out3);
</span><span><a class="LN" id="838">  838   </a>
</span><span><a class="LN" id="839" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1097')" name="code2model">  839   </a>  Delay15_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="840" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1097')" name="code2model">  840   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="841" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1097')" name="code2model">  841   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="842" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1097')" name="code2model">  842   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="843" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1097')" name="code2model">  843   </a>        Delay15_out1 &lt;= to_signed(16#0000#, 16);
</span><span><a class="LN" id="844" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1097')" name="code2model">  844   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="845" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1097')" name="code2model">  845   </a>        Delay15_out1 &lt;= update_csi_out3_signed;
</span><span><a class="LN" id="846" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1097')" name="code2model">  846   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="847" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1097')" name="code2model">  847   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="848" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1097')" name="code2model">  848   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay15_process;
</span><span><a class="LN" id="849">  849   </a>
</span><span><a class="LN" id="850">  850   </a>
</span><span><a class="LN" id="851">  851   </a>  ch2_i &lt;= std_logic_vector(Delay15_out1);
</span><span><a class="LN" id="852">  852   </a>
</span><span><a class="LN" id="853">  853   </a>  update_csi_out4_signed &lt;= signed(update_csi_out4);
</span><span><a class="LN" id="854">  854   </a>
</span><span><a class="LN" id="855" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1098')" name="code2model">  855   </a>  Delay16_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="856" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1098')" name="code2model">  856   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="857" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1098')" name="code2model">  857   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="858" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1098')" name="code2model">  858   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="859" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1098')" name="code2model">  859   </a>        Delay16_out1 &lt;= to_signed(16#0000#, 16);
</span><span><a class="LN" id="860" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1098')" name="code2model">  860   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="861" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1098')" name="code2model">  861   </a>        Delay16_out1 &lt;= update_csi_out4_signed;
</span><span><a class="LN" id="862" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1098')" name="code2model">  862   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="863" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1098')" name="code2model">  863   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="864" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:1098')" name="code2model">  864   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay16_process;
</span><span><a class="LN" id="865">  865   </a>
</span><span><a class="LN" id="866">  866   </a>
</span><span><a class="LN" id="867">  867   </a>  ch2_q &lt;= std_logic_vector(Delay16_out1);
</span><span><a class="LN" id="868">  868   </a>
</span><span><a class="LN" id="869" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:651')" name="code2model">  869   </a>  Delay_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="870" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:651')" name="code2model">  870   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="871" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:651')" name="code2model">  871   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="872" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:651')" name="code2model">  872   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="873" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:651')" name="code2model">  873   </a>        est_done &lt;= '0';
</span><span><a class="LN" id="874" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:651')" name="code2model">  874   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="875" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:651')" name="code2model">  875   </a>        est_done &lt;= Delay12_out1;
</span><span><a class="LN" id="876" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:651')" name="code2model">  876   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="877" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:651')" name="code2model">  877   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="878" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:651')" name="code2model">  878   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay_process;
</span><span><a class="LN" id="879">  879   </a>
</span><span><a class="LN" id="880">  880   </a>
</span><span><a class="LN" id="881" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2900')" name="code2model">  881   </a>  Logical_Operator4_out1 &lt;= start_in <span class="KW">OR</span> vin;
</span><span><a class="LN" id="882">  882   </a>
</span><span><a class="LN" id="883" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2884')" name="code2model">  883   </a>  Delay20_process : <span class="KW">PROCESS</span> (clk)
</span><span><a class="LN" id="884" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2884')" name="code2model">  884   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="885" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2884')" name="code2model">  885   </a>    <span class="KW">IF</span> clk'EVENT <span class="KW">AND</span> clk = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="886" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2884')" name="code2model">  886   </a>      <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="887" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2884')" name="code2model">  887   </a>        Delay20_out1 &lt;= '0';
</span><span><a class="LN" id="888" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2884')" name="code2model">  888   </a>      <span class="KW">ELSIF</span> enb = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="889" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2884')" name="code2model">  889   </a>        Delay20_out1 &lt;= Logical_Operator4_out1;
</span><span><a class="LN" id="890" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2884')" name="code2model">  890   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="891" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2884')" name="code2model">  891   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="892" href="matlab:coder.internal.code2model('ZynqBF_2tx_fpga:2884')" name="code2model">  892   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Delay20_process;
</span><span><a class="LN" id="893">  893   </a>
</span><span><a class="LN" id="894">  894   </a>
</span><span><a class="LN" id="895">  895   </a>  probe_ch1i &lt;= std_logic_vector(Delay3_out1);
</span><span><a class="LN" id="896">  896   </a>
</span><span><a class="LN" id="897">  897   </a>  probe_ch1q &lt;= std_logic_vector(Delay1_out1);
</span><span><a class="LN" id="898">  898   </a>
</span><span><a class="LN" id="899">  899   </a>  probe_ch1r &lt;= std_logic_vector(Delay2_out1);
</span><span><a class="LN" id="900">  900   </a>
</span><span><a class="LN" id="901">  901   </a>  step_out &lt;= Delay20_out1;
</span><span><a class="LN" id="902">  902   </a>
</span><span><a class="LN" id="903">  903   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" id="904">  904   </a>
</span><span><a class="LN" id="905">  905   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>
