INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_lab/lab/vending_machine/vending_machine.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
