// Seed: 138255870
module module_0 (
    input uwire id_0,
    input wire id_1,
    input wand id_2,
    input supply1 id_3,
    input wire id_4,
    input supply1 id_5,
    input supply0 id_6,
    input wor id_7,
    input supply0 id_8,
    input supply1 id_9,
    output wand id_10,
    input tri id_11,
    input uwire id_12,
    input supply1 id_13,
    output uwire id_14,
    input wand id_15,
    output tri1 id_16,
    input tri1 id_17,
    input tri1 id_18,
    output tri1 id_19,
    input supply0 id_20
);
  wire id_22;
endmodule
module module_1 (
    input  tri0  id_0,
    input  uwire id_1,
    output wor   id_2,
    output wor   id_3,
    output wire  id_4
);
  wire id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17;
  assign id_2 = 1;
  wire id_18 = id_12;
  wire id_19;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_3,
      id_0,
      id_0,
      id_0,
      id_3,
      id_1,
      id_3,
      id_1,
      id_1,
      id_3,
      id_1
  );
  assign modCall_1.id_12 = 0;
endmodule
