set_property SRC_FILE_INFO {cfile:/home/fitz/FPGA/Project/ibex_soc/vivado_build/lowrisc_ibex_kc705.srcs/sources_1/ip/mmcm_n4ddr/mmcm_n4ddr.xdc rfile:../../../lowrisc_ibex_kc705.srcs/sources_1/ip/mmcm_n4ddr/mmcm_n4ddr.xdc id:1 order:EARLY scoped_inst:inst} [current_design]
set_property src_info {type:SCOPED_XDC file:1 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_input_jitter [get_clocks -of_objects [get_ports clk_in1]] 0.08
