-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
-- Date        : Wed Jan  6 10:03:51 2021
-- Host        : xhdlc210091 running 64-bit Red Hat Enterprise Linux Workstation release 7.7 (Maipo)
-- Command     : write_vhdl -force -mode funcsim
--               /wrk/paeg1/users/Juneed/VCU/2020_2/ROI/HDMI_ROI/HDMI_ROI_1/pl/build/zcu106_ROI_HDMI/zcu106_ROI_HDMI.gen/sources_1/bd/bd/ip/bd_v_proc_ss_0_0/bd_0/ip/ip_1/bd_c2dc_vsc_0_sim_netlist.vhdl
-- Design      : bd_c2dc_vsc_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu7ev-ffvc1156-2-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_Block_split4_proc is
  port (
    start_once_reg : out STD_LOGIC;
    Block_split4_proc_U0_ap_ready : out STD_LOGIC;
    internal_full_n_reg : out STD_LOGIC;
    internal_full_n_reg_0 : out STD_LOGIC;
    internal_full_n_reg_1 : out STD_LOGIC;
    start_once_reg_reg_0 : out STD_LOGIC;
    start_once_reg_reg_1 : out STD_LOGIC;
    ap_sync_Block_split4_proc_U0_ap_ready : out STD_LOGIC;
    internal_full_n_reg_2 : out STD_LOGIC;
    internal_full_n_reg_3 : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_1\ : in STD_LOGIC;
    ap_NS_fsm30_out : in STD_LOGIC;
    ap_sync_reg_Block_split4_proc_U0_ap_ready : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    start_for_v_vcresampler_core_U0_full_n : in STD_LOGIC;
    start_for_AXIvideo2MultiPixStream_U0_full_n : in STD_LOGIC;
    HwReg_ColorMode_c_full_n : in STD_LOGIC;
    HwReg_HeightIn_c_full_n : in STD_LOGIC;
    HwReg_Width_c_full_n : in STD_LOGIC;
    HwReg_HeightOut_c_full_n : in STD_LOGIC;
    HwReg_LineRate_c_full_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_Block_split4_proc : entity is "bd_c2dc_vsc_0_Block_split4_proc";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_Block_split4_proc;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_Block_split4_proc is
  signal \^block_split4_proc_u0_ap_ready\ : STD_LOGIC;
  signal \SRL_SIG_reg[2][0]_srl3_i_5_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_3_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^start_once_reg\ : STD_LOGIC;
  signal start_once_reg_i_1_n_3 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1\ : label is "soft_lutpair112";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute SOFT_HLUTNM of ap_sync_reg_Block_split4_proc_U0_ap_ready_i_2 : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of internal_empty_n_i_2 : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__0\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__12\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__13\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_3__9\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_3\ : label is "soft_lutpair110";
begin
  Block_split4_proc_U0_ap_ready <= \^block_split4_proc_u0_ap_ready\;
  start_once_reg <= \^start_once_reg\;
\SRL_SIG_reg[2][0]_srl3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => Q(7),
      I1 => \SRL_SIG_reg[2][0]_srl3_i_5_n_3\,
      I2 => Q(0),
      O => \in\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => Q(3),
      I1 => Q(6),
      I2 => Q(4),
      I3 => Q(1),
      I4 => Q(2),
      I5 => Q(5),
      O => \SRL_SIG_reg[2][0]_srl3_i_5_n_3\
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5C"
    )
        port map (
      I0 => \ap_CS_fsm_reg[0]_1\,
      I1 => \^block_split4_proc_u0_ap_ready\,
      I2 => \ap_CS_fsm_reg_n_3_[0]\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A3"
    )
        port map (
      I0 => \ap_CS_fsm_reg[0]_1\,
      I1 => \^block_split4_proc_u0_ap_ready\,
      I2 => \ap_CS_fsm_reg_n_3_[0]\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_3_[0]\,
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => SS(0)
    );
ap_sync_reg_Block_split4_proc_U0_ap_ready_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_sync_reg_Block_split4_proc_U0_ap_ready,
      I1 => \^block_split4_proc_u0_ap_ready\,
      O => ap_sync_Block_split4_proc_U0_ap_ready
    );
int_ap_idle_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA002AAAAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_3_[0]\,
      I1 => start_for_AXIvideo2MultiPixStream_U0_full_n,
      I2 => start_for_v_vcresampler_core_U0_full_n,
      I3 => \^start_once_reg\,
      I4 => ap_start,
      I5 => ap_sync_reg_Block_split4_proc_U0_ap_ready,
      O => \ap_CS_fsm_reg[0]_0\
    );
int_ap_ready_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => ap_NS_fsm30_out,
      O => \^block_split4_proc_u0_ap_ready\
    );
internal_empty_n_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^block_split4_proc_u0_ap_ready\,
      I1 => HwReg_ColorMode_c_full_n,
      O => internal_full_n_reg
    );
\internal_empty_n_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^block_split4_proc_u0_ap_ready\,
      I1 => HwReg_HeightIn_c_full_n,
      O => internal_full_n_reg_0
    );
\internal_empty_n_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^block_split4_proc_u0_ap_ready\,
      I1 => HwReg_Width_c_full_n,
      O => internal_full_n_reg_1
    );
\internal_empty_n_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^block_split4_proc_u0_ap_ready\,
      I1 => HwReg_HeightOut_c_full_n,
      O => internal_full_n_reg_2
    );
\internal_empty_n_i_2__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^block_split4_proc_u0_ap_ready\,
      I1 => HwReg_LineRate_c_full_n,
      O => internal_full_n_reg_3
    );
\mOutPtr[1]_i_3__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => \^start_once_reg\,
      I1 => ap_sync_reg_Block_split4_proc_U0_ap_ready,
      I2 => ap_start,
      I3 => start_for_v_vcresampler_core_U0_full_n,
      I4 => start_for_AXIvideo2MultiPixStream_U0_full_n,
      O => start_once_reg_reg_0
    );
\mOutPtr[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => \^start_once_reg\,
      I1 => ap_sync_reg_Block_split4_proc_U0_ap_ready,
      I2 => ap_start,
      I3 => start_for_AXIvideo2MultiPixStream_U0_full_n,
      I4 => start_for_v_vcresampler_core_U0_full_n,
      O => start_once_reg_reg_1
    );
start_once_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F4F0F0F0"
    )
        port map (
      I0 => ap_sync_reg_Block_split4_proc_U0_ap_ready,
      I1 => ap_start,
      I2 => \^start_once_reg\,
      I3 => start_for_v_vcresampler_core_U0_full_n,
      I4 => start_for_AXIvideo2MultiPixStream_U0_full_n,
      I5 => \^block_split4_proc_u0_ap_ready\,
      O => start_once_reg_i_1_n_3
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => start_once_reg_i_1_n_3,
      Q => \^start_once_reg\,
      R => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_CTRL_s_axi_ram is
  port (
    DOUTADOUT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ar_hs : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \rdata_reg[0]\ : in STD_LOGIC;
    \rdata_reg[0]_0\ : in STD_LOGIC;
    \rdata_reg[31]\ : in STD_LOGIC;
    \rdata_reg[0]_1\ : in STD_LOGIC;
    \rdata_reg[1]\ : in STD_LOGIC;
    \rdata_reg[1]_0\ : in STD_LOGIC;
    \rdata_reg[2]\ : in STD_LOGIC;
    \rdata_reg[2]_0\ : in STD_LOGIC;
    \rdata_reg[2]_1\ : in STD_LOGIC;
    \rdata_reg[3]\ : in STD_LOGIC;
    \rdata_reg[3]_0\ : in STD_LOGIC;
    \rdata_reg[4]\ : in STD_LOGIC;
    \rdata_reg[4]_0\ : in STD_LOGIC;
    \rdata_reg[5]\ : in STD_LOGIC;
    \rdata_reg[5]_0\ : in STD_LOGIC;
    \rdata_reg[6]\ : in STD_LOGIC;
    \rdata_reg[6]_0\ : in STD_LOGIC;
    \rdata_reg[7]\ : in STD_LOGIC;
    \rdata_reg[7]_0\ : in STD_LOGIC;
    \rdata_reg[8]\ : in STD_LOGIC;
    \rdata_reg[8]_0\ : in STD_LOGIC;
    \rdata_reg[8]_1\ : in STD_LOGIC;
    \rdata_reg[9]\ : in STD_LOGIC;
    \rdata_reg[9]_0\ : in STD_LOGIC;
    \rdata_reg[10]\ : in STD_LOGIC;
    \rdata_reg[10]_0\ : in STD_LOGIC;
    \rdata_reg[11]\ : in STD_LOGIC;
    \rdata_reg[11]_0\ : in STD_LOGIC;
    \rdata_reg[12]\ : in STD_LOGIC;
    \rdata_reg[12]_0\ : in STD_LOGIC;
    \rdata_reg[13]\ : in STD_LOGIC;
    \rdata_reg[13]_0\ : in STD_LOGIC;
    \rdata_reg[14]\ : in STD_LOGIC;
    \rdata_reg[14]_0\ : in STD_LOGIC;
    \rdata_reg[15]\ : in STD_LOGIC;
    \rdata_reg[15]_0\ : in STD_LOGIC;
    \rdata_reg[31]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \rdata_reg[16]\ : in STD_LOGIC;
    \rdata_reg[16]_0\ : in STD_LOGIC;
    \rdata_reg[17]\ : in STD_LOGIC;
    \rdata_reg[18]\ : in STD_LOGIC;
    \rdata_reg[19]\ : in STD_LOGIC;
    \rdata_reg[20]\ : in STD_LOGIC;
    \rdata_reg[21]\ : in STD_LOGIC;
    \rdata_reg[22]\ : in STD_LOGIC;
    \rdata_reg[23]\ : in STD_LOGIC;
    \rdata_reg[24]\ : in STD_LOGIC;
    \rdata_reg[25]\ : in STD_LOGIC;
    \rdata_reg[26]\ : in STD_LOGIC;
    \rdata_reg[27]\ : in STD_LOGIC;
    \rdata_reg[28]\ : in STD_LOGIC;
    \rdata_reg[29]\ : in STD_LOGIC;
    \rdata_reg[30]\ : in STD_LOGIC;
    \rdata_reg[31]_1\ : in STD_LOGIC;
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rstate : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wstate : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_WVALID : in STD_LOGIC;
    \gen_write[1].mem_reg_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_CTRL_s_axi_ram : entity is "bd_c2dc_vsc_0_CTRL_s_axi_ram";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_CTRL_s_axi_ram;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_CTRL_s_axi_ram is
  signal \^doutadout\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^ar_hs\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_17_n_3\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_18_n_3\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_19_n_3\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_20_n_3\ : STD_LOGIC;
  signal int_vfltCoeff_address1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_write[1].mem_reg_CASOUTDBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_CASOUTSBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_write[1].mem_reg_CASDOUTA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_write[1].mem_reg_CASDOUTB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_gen_write[1].mem_reg_CASDOUTPA_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_write[1].mem_reg_CASDOUTPB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_write[1].mem_reg_DOUTPADOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_write[1].mem_reg_DOUTPBDOUTP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of \gen_write[1].mem_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of \gen_write[1].mem_reg\ : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_write[1].mem_reg\ : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of \gen_write[1].mem_reg\ : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of \gen_write[1].mem_reg\ : label is 6144;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of \gen_write[1].mem_reg\ : label is "int_vfltCoeff/gen_write[1].mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of \gen_write[1].mem_reg\ : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_write[1].mem_reg\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_write[1].mem_reg\ : label is 191;
  attribute ram_offset : integer;
  attribute ram_offset of \gen_write[1].mem_reg\ : label is 768;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_write[1].mem_reg\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_write[1].mem_reg\ : label is 31;
begin
  DOUTADOUT(31 downto 0) <= \^doutadout\(31 downto 0);
  ar_hs <= \^ar_hs\;
\gen_write[1].mem_reg\: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 13) => B"11",
      ADDRARDADDR(12 downto 5) => int_vfltCoeff_address1(7 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(14 downto 13) => B"11",
      ADDRBWRADDR(12 downto 5) => ADDRBWRADDR(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => \NLW_gen_write[1].mem_reg_CASDOUTA_UNCONNECTED\(31 downto 0),
      CASDOUTB(31 downto 0) => \NLW_gen_write[1].mem_reg_CASDOUTB_UNCONNECTED\(31 downto 0),
      CASDOUTPA(3 downto 0) => \NLW_gen_write[1].mem_reg_CASDOUTPA_UNCONNECTED\(3 downto 0),
      CASDOUTPB(3 downto 0) => \NLW_gen_write[1].mem_reg_CASDOUTPB_UNCONNECTED\(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => \NLW_gen_write[1].mem_reg_CASOUTDBITERR_UNCONNECTED\,
      CASOUTSBITERR => \NLW_gen_write[1].mem_reg_CASOUTSBITERR_UNCONNECTED\,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => \NLW_gen_write[1].mem_reg_DBITERR_UNCONNECTED\,
      DINADIN(31 downto 0) => s_axi_CTRL_WDATA(31 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000000000000",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => \^doutadout\(31 downto 0),
      DOUTBDOUT(31 downto 0) => DOUTBDOUT(31 downto 0),
      DOUTPADOUTP(3 downto 0) => \NLW_gen_write[1].mem_reg_DOUTPADOUTP_UNCONNECTED\(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \NLW_gen_write[1].mem_reg_DOUTPBDOUTP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_gen_write[1].mem_reg_ECCPARITY_UNCONNECTED\(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_gen_write[1].mem_reg_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_gen_write[1].mem_reg_SBITERR_UNCONNECTED\,
      SLEEP => '0',
      WEA(3) => \gen_write[1].mem_reg_i_17_n_3\,
      WEA(2) => \gen_write[1].mem_reg_i_18_n_3\,
      WEA(1) => \gen_write[1].mem_reg_i_19_n_3\,
      WEA(0) => \gen_write[1].mem_reg_i_20_n_3\,
      WEBWE(7 downto 0) => B"00000000"
    );
\gen_write[1].mem_reg_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(7),
      I1 => rstate(1),
      I2 => s_axi_CTRL_ARVALID,
      I3 => rstate(0),
      I4 => Q(7),
      O => int_vfltCoeff_address1(7)
    );
\gen_write[1].mem_reg_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => s_axi_CTRL_WSTRB(3),
      I1 => \^ar_hs\,
      I2 => wstate(0),
      I3 => wstate(1),
      I4 => s_axi_CTRL_WVALID,
      I5 => \gen_write[1].mem_reg_0\,
      O => \gen_write[1].mem_reg_i_17_n_3\
    );
\gen_write[1].mem_reg_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => s_axi_CTRL_WSTRB(2),
      I1 => \^ar_hs\,
      I2 => wstate(0),
      I3 => wstate(1),
      I4 => s_axi_CTRL_WVALID,
      I5 => \gen_write[1].mem_reg_0\,
      O => \gen_write[1].mem_reg_i_18_n_3\
    );
\gen_write[1].mem_reg_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => s_axi_CTRL_WSTRB(1),
      I1 => \^ar_hs\,
      I2 => wstate(0),
      I3 => wstate(1),
      I4 => s_axi_CTRL_WVALID,
      I5 => \gen_write[1].mem_reg_0\,
      O => \gen_write[1].mem_reg_i_19_n_3\
    );
\gen_write[1].mem_reg_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(6),
      I1 => rstate(1),
      I2 => s_axi_CTRL_ARVALID,
      I3 => rstate(0),
      I4 => Q(6),
      O => int_vfltCoeff_address1(6)
    );
\gen_write[1].mem_reg_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => s_axi_CTRL_WSTRB(0),
      I1 => \^ar_hs\,
      I2 => wstate(0),
      I3 => wstate(1),
      I4 => s_axi_CTRL_WVALID,
      I5 => \gen_write[1].mem_reg_0\,
      O => \gen_write[1].mem_reg_i_20_n_3\
    );
\gen_write[1].mem_reg_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(5),
      I1 => rstate(1),
      I2 => s_axi_CTRL_ARVALID,
      I3 => rstate(0),
      I4 => Q(5),
      O => int_vfltCoeff_address1(5)
    );
\gen_write[1].mem_reg_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(4),
      I1 => rstate(1),
      I2 => s_axi_CTRL_ARVALID,
      I3 => rstate(0),
      I4 => Q(4),
      O => int_vfltCoeff_address1(4)
    );
\gen_write[1].mem_reg_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(3),
      I1 => rstate(1),
      I2 => s_axi_CTRL_ARVALID,
      I3 => rstate(0),
      I4 => Q(3),
      O => int_vfltCoeff_address1(3)
    );
\gen_write[1].mem_reg_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => rstate(1),
      I2 => s_axi_CTRL_ARVALID,
      I3 => rstate(0),
      I4 => Q(2),
      O => int_vfltCoeff_address1(2)
    );
\gen_write[1].mem_reg_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(1),
      I1 => rstate(1),
      I2 => s_axi_CTRL_ARVALID,
      I3 => rstate(0),
      I4 => Q(1),
      O => int_vfltCoeff_address1(1)
    );
\gen_write[1].mem_reg_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(0),
      I1 => rstate(1),
      I2 => s_axi_CTRL_ARVALID,
      I3 => rstate(0),
      I4 => Q(0),
      O => int_vfltCoeff_address1(0)
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \rdata_reg[0]\,
      I1 => \rdata_reg[0]_0\,
      I2 => \^ar_hs\,
      I3 => \^doutadout\(0),
      I4 => \rdata_reg[31]\,
      I5 => \rdata_reg[0]_1\,
      O => D(0)
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \rdata_reg[10]\,
      I1 => \rdata_reg[8]_0\,
      I2 => \^ar_hs\,
      I3 => \^doutadout\(10),
      I4 => \rdata_reg[31]\,
      I5 => \rdata_reg[10]_0\,
      O => D(10)
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \rdata_reg[11]\,
      I1 => \rdata_reg[8]_0\,
      I2 => \^ar_hs\,
      I3 => \^doutadout\(11),
      I4 => \rdata_reg[31]\,
      I5 => \rdata_reg[11]_0\,
      O => D(11)
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \rdata_reg[12]\,
      I1 => \rdata_reg[8]_0\,
      I2 => \^ar_hs\,
      I3 => \^doutadout\(12),
      I4 => \rdata_reg[31]\,
      I5 => \rdata_reg[12]_0\,
      O => D(12)
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \rdata_reg[13]\,
      I1 => \rdata_reg[8]_0\,
      I2 => \^ar_hs\,
      I3 => \^doutadout\(13),
      I4 => \rdata_reg[31]\,
      I5 => \rdata_reg[13]_0\,
      O => D(13)
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \rdata_reg[14]\,
      I1 => \rdata_reg[8]_0\,
      I2 => \^ar_hs\,
      I3 => \^doutadout\(14),
      I4 => \rdata_reg[31]\,
      I5 => \rdata_reg[14]_0\,
      O => D(14)
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \rdata_reg[15]\,
      I1 => \rdata_reg[8]_0\,
      I2 => \^ar_hs\,
      I3 => \^doutadout\(15),
      I4 => \rdata_reg[31]\,
      I5 => \rdata_reg[15]_0\,
      O => D(15)
    );
\rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \rdata_reg[31]_0\(0),
      I1 => \rdata_reg[16]\,
      I2 => \^ar_hs\,
      I3 => \^doutadout\(16),
      I4 => \rdata_reg[31]\,
      I5 => \rdata_reg[16]_0\,
      O => D(16)
    );
\rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \rdata_reg[31]_0\(1),
      I1 => \rdata_reg[16]\,
      I2 => \^ar_hs\,
      I3 => \^doutadout\(17),
      I4 => \rdata_reg[31]\,
      I5 => \rdata_reg[17]\,
      O => D(17)
    );
\rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \rdata_reg[31]_0\(2),
      I1 => \rdata_reg[16]\,
      I2 => \^ar_hs\,
      I3 => \^doutadout\(18),
      I4 => \rdata_reg[31]\,
      I5 => \rdata_reg[18]\,
      O => D(18)
    );
\rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \rdata_reg[31]_0\(3),
      I1 => \rdata_reg[16]\,
      I2 => \^ar_hs\,
      I3 => \^doutadout\(19),
      I4 => \rdata_reg[31]\,
      I5 => \rdata_reg[19]\,
      O => D(19)
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \rdata_reg[1]\,
      I1 => \rdata_reg[0]_0\,
      I2 => \^ar_hs\,
      I3 => \^doutadout\(1),
      I4 => \rdata_reg[31]\,
      I5 => \rdata_reg[1]_0\,
      O => D(1)
    );
\rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \rdata_reg[31]_0\(4),
      I1 => \rdata_reg[16]\,
      I2 => \^ar_hs\,
      I3 => \^doutadout\(20),
      I4 => \rdata_reg[31]\,
      I5 => \rdata_reg[20]\,
      O => D(20)
    );
\rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \rdata_reg[31]_0\(5),
      I1 => \rdata_reg[16]\,
      I2 => \^ar_hs\,
      I3 => \^doutadout\(21),
      I4 => \rdata_reg[31]\,
      I5 => \rdata_reg[21]\,
      O => D(21)
    );
\rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \rdata_reg[31]_0\(6),
      I1 => \rdata_reg[16]\,
      I2 => \^ar_hs\,
      I3 => \^doutadout\(22),
      I4 => \rdata_reg[31]\,
      I5 => \rdata_reg[22]\,
      O => D(22)
    );
\rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \rdata_reg[31]_0\(7),
      I1 => \rdata_reg[16]\,
      I2 => \^ar_hs\,
      I3 => \^doutadout\(23),
      I4 => \rdata_reg[31]\,
      I5 => \rdata_reg[23]\,
      O => D(23)
    );
\rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \rdata_reg[31]_0\(8),
      I1 => \rdata_reg[16]\,
      I2 => \^ar_hs\,
      I3 => \^doutadout\(24),
      I4 => \rdata_reg[31]\,
      I5 => \rdata_reg[24]\,
      O => D(24)
    );
\rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \rdata_reg[31]_0\(9),
      I1 => \rdata_reg[16]\,
      I2 => \^ar_hs\,
      I3 => \^doutadout\(25),
      I4 => \rdata_reg[31]\,
      I5 => \rdata_reg[25]\,
      O => D(25)
    );
\rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \rdata_reg[31]_0\(10),
      I1 => \rdata_reg[16]\,
      I2 => \^ar_hs\,
      I3 => \^doutadout\(26),
      I4 => \rdata_reg[31]\,
      I5 => \rdata_reg[26]\,
      O => D(26)
    );
\rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \rdata_reg[31]_0\(11),
      I1 => \rdata_reg[16]\,
      I2 => \^ar_hs\,
      I3 => \^doutadout\(27),
      I4 => \rdata_reg[31]\,
      I5 => \rdata_reg[27]\,
      O => D(27)
    );
\rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \rdata_reg[31]_0\(12),
      I1 => \rdata_reg[16]\,
      I2 => \^ar_hs\,
      I3 => \^doutadout\(28),
      I4 => \rdata_reg[31]\,
      I5 => \rdata_reg[28]\,
      O => D(28)
    );
\rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \rdata_reg[31]_0\(13),
      I1 => \rdata_reg[16]\,
      I2 => \^ar_hs\,
      I3 => \^doutadout\(29),
      I4 => \rdata_reg[31]\,
      I5 => \rdata_reg[29]\,
      O => D(29)
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \rdata_reg[2]\,
      I1 => \rdata_reg[2]_0\,
      I2 => \^ar_hs\,
      I3 => \^doutadout\(2),
      I4 => \rdata_reg[31]\,
      I5 => \rdata_reg[2]_1\,
      O => D(2)
    );
\rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \rdata_reg[31]_0\(14),
      I1 => \rdata_reg[16]\,
      I2 => \^ar_hs\,
      I3 => \^doutadout\(30),
      I4 => \rdata_reg[31]\,
      I5 => \rdata_reg[30]\,
      O => D(30)
    );
\rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \rdata_reg[31]_0\(15),
      I1 => \rdata_reg[16]\,
      I2 => \^ar_hs\,
      I3 => \^doutadout\(31),
      I4 => \rdata_reg[31]\,
      I5 => \rdata_reg[31]_1\,
      O => D(31)
    );
\rdata[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rstate(1),
      I1 => s_axi_CTRL_ARVALID,
      I2 => rstate(0),
      O => \^ar_hs\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \rdata_reg[3]\,
      I1 => \rdata_reg[2]_0\,
      I2 => \^ar_hs\,
      I3 => \^doutadout\(3),
      I4 => \rdata_reg[31]\,
      I5 => \rdata_reg[3]_0\,
      O => D(3)
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \rdata_reg[4]\,
      I1 => \rdata_reg[2]_0\,
      I2 => \^ar_hs\,
      I3 => \^doutadout\(4),
      I4 => \rdata_reg[31]\,
      I5 => \rdata_reg[4]_0\,
      O => D(4)
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \rdata_reg[5]\,
      I1 => \rdata_reg[2]_0\,
      I2 => \^ar_hs\,
      I3 => \^doutadout\(5),
      I4 => \rdata_reg[31]\,
      I5 => \rdata_reg[5]_0\,
      O => D(5)
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \rdata_reg[6]\,
      I1 => \rdata_reg[2]_0\,
      I2 => \^ar_hs\,
      I3 => \^doutadout\(6),
      I4 => \rdata_reg[31]\,
      I5 => \rdata_reg[6]_0\,
      O => D(6)
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \rdata_reg[7]\,
      I1 => \rdata_reg[2]_0\,
      I2 => \^ar_hs\,
      I3 => \^doutadout\(7),
      I4 => \rdata_reg[31]\,
      I5 => \rdata_reg[7]_0\,
      O => D(7)
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \rdata_reg[8]\,
      I1 => \rdata_reg[8]_0\,
      I2 => \^ar_hs\,
      I3 => \^doutadout\(8),
      I4 => \rdata_reg[31]\,
      I5 => \rdata_reg[8]_1\,
      O => D(8)
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F8F888888"
    )
        port map (
      I0 => \rdata_reg[9]\,
      I1 => \rdata_reg[8]_0\,
      I2 => \^ar_hs\,
      I3 => \^doutadout\(9),
      I4 => \rdata_reg[31]\,
      I5 => \rdata_reg[9]_0\,
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_shiftReg is
  port (
    if_din : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    Block_split4_proc_U0_ap_ready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_shiftReg : entity is "bd_c2dc_vsc_0_fifo_w12_d2_S_shiftReg";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_shiftReg;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_shiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => Q(0),
      I3 => Q(1),
      O => if_din(0)
    );
\SRL_SIG[0][11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => Block_split4_proc_U0_ap_ready,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\d_read_reg_22[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => Q(0),
      I3 => Q(1),
      O => if_din(10)
    );
\d_read_reg_22[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => Q(0),
      I3 => Q(1),
      O => if_din(11)
    );
\d_read_reg_22[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => Q(0),
      I3 => Q(1),
      O => if_din(1)
    );
\d_read_reg_22[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => Q(0),
      I3 => Q(1),
      O => if_din(2)
    );
\d_read_reg_22[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => Q(0),
      I3 => Q(1),
      O => if_din(3)
    );
\d_read_reg_22[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => Q(0),
      I3 => Q(1),
      O => if_din(4)
    );
\d_read_reg_22[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => Q(0),
      I3 => Q(1),
      O => if_din(5)
    );
\d_read_reg_22[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => Q(0),
      I3 => Q(1),
      O => if_din(6)
    );
\d_read_reg_22[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => Q(0),
      I3 => Q(1),
      O => if_din(7)
    );
\d_read_reg_22[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => Q(0),
      I3 => Q(1),
      O => if_din(8)
    );
\d_read_reg_22[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => Q(0),
      I3 => Q(1),
      O => if_din(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_shiftReg_100 is
  port (
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \SRL_SIG_reg[1][8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \SRL_SIG_reg[0][8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    v_vcresampler_core_U0_outColorMode_read : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \SRL_SIG_reg[0][11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_shiftReg_100 : entity is "bd_c2dc_vsc_0_fifo_w12_d2_S_shiftReg";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_shiftReg_100;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_shiftReg_100 is
  signal \^srl_sig_reg[0][8]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal \^srl_sig_reg[1][8]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 11 downto 9 );
  signal shiftReg_ce : STD_LOGIC;
begin
  \SRL_SIG_reg[0][8]_0\(8 downto 0) <= \^srl_sig_reg[0][8]_0\(8 downto 0);
  \SRL_SIG_reg[1][8]_0\(8 downto 0) <= \^srl_sig_reg[1][8]_0\(8 downto 0);
\SRL_SIG[0][10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => Q(0),
      I3 => Q(1),
      O => D(9)
    );
\SRL_SIG[0][11]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => v_vcresampler_core_U0_outColorMode_read,
      O => shiftReg_ce
    );
\SRL_SIG[0][11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => Q(0),
      I3 => Q(1),
      O => D(10)
    );
\SRL_SIG[0][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^srl_sig_reg[1][8]_0\(1),
      I1 => \^srl_sig_reg[0][8]_0\(1),
      I2 => Q(0),
      I3 => Q(1),
      O => D(0)
    );
\SRL_SIG[0][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^srl_sig_reg[1][8]_0\(2),
      I1 => \^srl_sig_reg[0][8]_0\(2),
      I2 => Q(0),
      I3 => Q(1),
      O => D(1)
    );
\SRL_SIG[0][3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^srl_sig_reg[1][8]_0\(3),
      I1 => \^srl_sig_reg[0][8]_0\(3),
      I2 => Q(0),
      I3 => Q(1),
      O => D(2)
    );
\SRL_SIG[0][4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^srl_sig_reg[1][8]_0\(4),
      I1 => \^srl_sig_reg[0][8]_0\(4),
      I2 => Q(0),
      I3 => Q(1),
      O => D(3)
    );
\SRL_SIG[0][5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^srl_sig_reg[1][8]_0\(5),
      I1 => \^srl_sig_reg[0][8]_0\(5),
      I2 => Q(0),
      I3 => Q(1),
      O => D(4)
    );
\SRL_SIG[0][6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^srl_sig_reg[1][8]_0\(6),
      I1 => \^srl_sig_reg[0][8]_0\(6),
      I2 => Q(0),
      I3 => Q(1),
      O => D(5)
    );
\SRL_SIG[0][7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^srl_sig_reg[1][8]_0\(7),
      I1 => \^srl_sig_reg[0][8]_0\(7),
      I2 => Q(0),
      I3 => Q(1),
      O => D(6)
    );
\SRL_SIG[0][8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^srl_sig_reg[1][8]_0\(8),
      I1 => \^srl_sig_reg[0][8]_0\(8),
      I2 => Q(0),
      I3 => Q(1),
      O => D(7)
    );
\SRL_SIG[0][9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => Q(0),
      I3 => Q(1),
      O => D(8)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][11]_0\(0),
      Q => \^srl_sig_reg[0][8]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][11]_0\(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][11]_0\(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][11]_0\(1),
      Q => \^srl_sig_reg[0][8]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][11]_0\(2),
      Q => \^srl_sig_reg[0][8]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][11]_0\(3),
      Q => \^srl_sig_reg[0][8]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][11]_0\(4),
      Q => \^srl_sig_reg[0][8]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][11]_0\(5),
      Q => \^srl_sig_reg[0][8]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][11]_0\(6),
      Q => \^srl_sig_reg[0][8]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][11]_0\(7),
      Q => \^srl_sig_reg[0][8]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][11]_0\(8),
      Q => \^srl_sig_reg[0][8]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][11]_0\(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[0][8]_0\(0),
      Q => \^srl_sig_reg[1][8]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[0][8]_0\(1),
      Q => \^srl_sig_reg[1][8]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[0][8]_0\(2),
      Q => \^srl_sig_reg[1][8]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[0][8]_0\(3),
      Q => \^srl_sig_reg[1][8]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[0][8]_0\(4),
      Q => \^srl_sig_reg[1][8]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[0][8]_0\(5),
      Q => \^srl_sig_reg[1][8]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[0][8]_0\(6),
      Q => \^srl_sig_reg[1][8]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[0][8]_0\(7),
      Q => \^srl_sig_reg[1][8]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \^srl_sig_reg[0][8]_0\(8),
      Q => \^srl_sig_reg[1][8]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_shiftReg_101 is
  port (
    internal_full_n_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    HwReg_Width_c15_full_n : in STD_LOGIC;
    HwReg_Width_c_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_HeightIn_c_empty_n : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    if_din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_shiftReg_101 : entity is "bd_c2dc_vsc_0_fifo_w12_d2_S_shiftReg";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_shiftReg_101;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_shiftReg_101 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^internal_full_n_reg\ : STD_LOGIC;
  signal shiftReg_ce : STD_LOGIC;
begin
  internal_full_n_reg <= \^internal_full_n_reg\;
\SRL_SIG[0][0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[0][0]_0\(0),
      I3 => \SRL_SIG_reg[0][0]_0\(1),
      O => D(0)
    );
\SRL_SIG[0][11]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => HwReg_Width_c15_full_n,
      I1 => \^internal_full_n_reg\,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => if_din(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => HwReg_Width_c15_full_n,
      I1 => HwReg_Width_c_empty_n,
      I2 => Q(0),
      I3 => HwReg_HeightIn_c_empty_n,
      I4 => \ap_CS_fsm_reg[1]\,
      O => \^internal_full_n_reg\
    );
\loopWidth_reg_1188[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \SRL_SIG_reg[0][0]_0\(0),
      I3 => \SRL_SIG_reg[0][0]_0\(1),
      O => D(1)
    );
\loopWidth_reg_1188[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => \SRL_SIG_reg[0][0]_0\(0),
      I3 => \SRL_SIG_reg[0][0]_0\(1),
      O => D(11)
    );
\loopWidth_reg_1188[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \SRL_SIG_reg[0][0]_0\(0),
      I3 => \SRL_SIG_reg[0][0]_0\(1),
      O => D(2)
    );
\loopWidth_reg_1188[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \SRL_SIG_reg[0][0]_0\(0),
      I3 => \SRL_SIG_reg[0][0]_0\(1),
      O => D(3)
    );
\loopWidth_reg_1188[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \SRL_SIG_reg[0][0]_0\(0),
      I3 => \SRL_SIG_reg[0][0]_0\(1),
      O => D(4)
    );
\loopWidth_reg_1188[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \SRL_SIG_reg[0][0]_0\(0),
      I3 => \SRL_SIG_reg[0][0]_0\(1),
      O => D(5)
    );
\loopWidth_reg_1188[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \SRL_SIG_reg[0][0]_0\(0),
      I3 => \SRL_SIG_reg[0][0]_0\(1),
      O => D(6)
    );
\loopWidth_reg_1188[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \SRL_SIG_reg[0][0]_0\(0),
      I3 => \SRL_SIG_reg[0][0]_0\(1),
      O => D(7)
    );
\loopWidth_reg_1188[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => \SRL_SIG_reg[0][0]_0\(0),
      I3 => \SRL_SIG_reg[0][0]_0\(1),
      O => D(8)
    );
\loopWidth_reg_1188[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => \SRL_SIG_reg[0][0]_0\(0),
      I3 => \SRL_SIG_reg[0][0]_0\(1),
      O => D(9)
    );
\loopWidth_reg_1188[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => \SRL_SIG_reg[0][0]_0\(0),
      I3 => \SRL_SIG_reg[0][0]_0\(1),
      O => D(10)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_shiftReg_102 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    ap_NS_fsm : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_shiftReg_102 : entity is "bd_c2dc_vsc_0_fifo_w12_d2_S_shiftReg";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_shiftReg_102;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_shiftReg_102 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][11]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => ap_NS_fsm(0),
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \out\(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\d_read_reg_22[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => Q(0),
      I3 => Q(1),
      O => D(0)
    );
\d_read_reg_22[10]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => Q(0),
      I3 => Q(1),
      O => D(10)
    );
\d_read_reg_22[11]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => Q(0),
      I3 => Q(1),
      O => D(11)
    );
\d_read_reg_22[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => Q(0),
      I3 => Q(1),
      O => D(1)
    );
\d_read_reg_22[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => Q(0),
      I3 => Q(1),
      O => D(2)
    );
\d_read_reg_22[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => Q(0),
      I3 => Q(1),
      O => D(3)
    );
\d_read_reg_22[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => Q(0),
      I3 => Q(1),
      O => D(4)
    );
\d_read_reg_22[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => Q(0),
      I3 => Q(1),
      O => D(5)
    );
\d_read_reg_22[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => Q(0),
      I3 => Q(1),
      O => D(6)
    );
\d_read_reg_22[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => Q(0),
      I3 => Q(1),
      O => D(7)
    );
\d_read_reg_22[8]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => Q(0),
      I3 => Q(1),
      O => D(8)
    );
\d_read_reg_22[9]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => Q(0),
      I3 => Q(1),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_shiftReg_103 is
  port (
    \SRL_SIG_reg[1][11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    Block_split4_proc_U0_ap_ready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_shiftReg_103 : entity is "bd_c2dc_vsc_0_fifo_w12_d2_S_shiftReg";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_shiftReg_103;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_shiftReg_103 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => Block_split4_proc_U0_ap_ready,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\d_read_reg_22[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(0)
    );
\d_read_reg_22[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(10)
    );
\d_read_reg_22[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(11)
    );
\d_read_reg_22[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(1)
    );
\d_read_reg_22[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(2)
    );
\d_read_reg_22[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(3)
    );
\d_read_reg_22[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(4)
    );
\d_read_reg_22[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(5)
    );
\d_read_reg_22[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(6)
    );
\d_read_reg_22[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(7)
    );
\d_read_reg_22[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(8)
    );
\d_read_reg_22[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => Q(0),
      I3 => Q(1),
      O => \SRL_SIG_reg[1][11]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_shiftReg_104 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    v_vcresampler_core_U0_outColorMode_read : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \SRL_SIG_reg[0][11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_shiftReg_104 : entity is "bd_c2dc_vsc_0_fifo_w12_d2_S_shiftReg";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_shiftReg_104;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_shiftReg_104 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\InLines_reg_2992[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => Q(0),
      I3 => Q(1),
      O => D(0)
    );
\InLines_reg_2992[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => Q(0),
      I3 => Q(1),
      O => D(10)
    );
\InLines_reg_2992[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => Q(0),
      I3 => Q(1),
      O => D(11)
    );
\InLines_reg_2992[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => Q(0),
      I3 => Q(1),
      O => D(1)
    );
\InLines_reg_2992[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => Q(0),
      I3 => Q(1),
      O => D(2)
    );
\InLines_reg_2992[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => Q(0),
      I3 => Q(1),
      O => D(3)
    );
\InLines_reg_2992[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => Q(0),
      I3 => Q(1),
      O => D(4)
    );
\InLines_reg_2992[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => Q(0),
      I3 => Q(1),
      O => D(5)
    );
\InLines_reg_2992[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => Q(0),
      I3 => Q(1),
      O => D(6)
    );
\InLines_reg_2992[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => Q(0),
      I3 => Q(1),
      O => D(7)
    );
\InLines_reg_2992[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => Q(0),
      I3 => Q(1),
      O => D(8)
    );
\InLines_reg_2992[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => Q(0),
      I3 => Q(1),
      O => D(9)
    );
\SRL_SIG[0][11]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => v_vcresampler_core_U0_outColorMode_read,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][11]_0\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][11]_0\(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][11]_0\(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][11]_0\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][11]_0\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][11]_0\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][11]_0\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][11]_0\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][11]_0\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][11]_0\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][11]_0\(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][11]_0\(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_shiftReg_105 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    AXIvideo2MultiPixStream_U0_WidthIn_read : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \SRL_SIG_reg[0][11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_shiftReg_105 : entity is "bd_c2dc_vsc_0_fifo_w12_d2_S_shiftReg";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_shiftReg_105;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_shiftReg_105 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][11]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => AXIvideo2MultiPixStream_U0_WidthIn_read,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][11]_0\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][11]_0\(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][11]_0\(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][11]_0\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][11]_0\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][11]_0\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][11]_0\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][11]_0\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][11]_0\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][11]_0\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][11]_0\(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][11]_0\(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\height_read_reg_1183[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => Q(0),
      I3 => Q(1),
      O => D(0)
    );
\height_read_reg_1183[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => Q(0),
      I3 => Q(1),
      O => D(10)
    );
\height_read_reg_1183[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => Q(0),
      I3 => Q(1),
      O => D(11)
    );
\height_read_reg_1183[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => Q(0),
      I3 => Q(1),
      O => D(1)
    );
\height_read_reg_1183[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => Q(0),
      I3 => Q(1),
      O => D(2)
    );
\height_read_reg_1183[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => Q(0),
      I3 => Q(1),
      O => D(3)
    );
\height_read_reg_1183[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => Q(0),
      I3 => Q(1),
      O => D(4)
    );
\height_read_reg_1183[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => Q(0),
      I3 => Q(1),
      O => D(5)
    );
\height_read_reg_1183[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => Q(0),
      I3 => Q(1),
      O => D(6)
    );
\height_read_reg_1183[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => Q(0),
      I3 => Q(1),
      O => D(7)
    );
\height_read_reg_1183[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => Q(0),
      I3 => Q(1),
      O => D(8)
    );
\height_read_reg_1183[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => Q(0),
      I3 => Q(1),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_shiftReg_99 is
  port (
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \SRL_SIG_reg[1][1]_0\ : in STD_LOGIC;
    ap_NS_fsm : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \SRL_SIG_reg[0][11]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_shiftReg_99 : entity is "bd_c2dc_vsc_0_fifo_w12_d2_S_shiftReg";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_shiftReg_99;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_shiftReg_99 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][11]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SRL_SIG_reg[1][1]_0\,
      I1 => ap_NS_fsm(0),
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][11]_0\(9),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][11]_0\(10),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][11]_0\(0),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][11]_0\(1),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][11]_0\(2),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][11]_0\(3),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][11]_0\(4),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][11]_0\(5),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][11]_0\(6),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][11]_0\(7),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][11]_0\(8),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\d_read_reg_22[10]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => Q(0),
      I3 => Q(1),
      O => D(9)
    );
\d_read_reg_22[11]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => Q(0),
      I3 => Q(1),
      O => D(10)
    );
\d_read_reg_22[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => Q(0),
      I3 => Q(1),
      O => D(0)
    );
\d_read_reg_22[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => Q(0),
      I3 => Q(1),
      O => D(1)
    );
\d_read_reg_22[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => Q(0),
      I3 => Q(1),
      O => D(2)
    );
\d_read_reg_22[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => Q(0),
      I3 => Q(1),
      O => D(3)
    );
\d_read_reg_22[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => Q(0),
      I3 => Q(1),
      O => D(4)
    );
\d_read_reg_22[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => Q(0),
      I3 => Q(1),
      O => D(5)
    );
\d_read_reg_22[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => Q(0),
      I3 => Q(1),
      O => D(6)
    );
\d_read_reg_22[8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => Q(0),
      I3 => Q(1),
      O => D(7)
    );
\d_read_reg_22[9]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => Q(0),
      I3 => Q(1),
      O => D(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d4_S_shiftReg is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \OutLines_reg_2985_reg[0]\ : in STD_LOGIC;
    Block_split4_proc_U0_ap_ready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d4_S_shiftReg : entity is "bd_c2dc_vsc_0_fifo_w12_d4_S_shiftReg";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d4_S_shiftReg;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d4_S_shiftReg is
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_HeightOut_c_U/U_bd_c2dc_vsc_0_fifo_w12_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_HeightOut_c_U/U_bd_c2dc_vsc_0_fifo_w12_d4_S_ram/SRL_SIG_reg[3][0]_srl4 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_2\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[3][0]_srl4_i_3\ : label is "soft_lutpair185";
  attribute srl_bus_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\HwReg_HeightOut_c_U/U_bd_c2dc_vsc_0_fifo_w12_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\HwReg_HeightOut_c_U/U_bd_c2dc_vsc_0_fifo_w12_d4_S_ram/SRL_SIG_reg[3][10]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\HwReg_HeightOut_c_U/U_bd_c2dc_vsc_0_fifo_w12_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\HwReg_HeightOut_c_U/U_bd_c2dc_vsc_0_fifo_w12_d4_S_ram/SRL_SIG_reg[3][11]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_HeightOut_c_U/U_bd_c2dc_vsc_0_fifo_w12_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_HeightOut_c_U/U_bd_c2dc_vsc_0_fifo_w12_d4_S_ram/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_HeightOut_c_U/U_bd_c2dc_vsc_0_fifo_w12_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_HeightOut_c_U/U_bd_c2dc_vsc_0_fifo_w12_d4_S_ram/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_HeightOut_c_U/U_bd_c2dc_vsc_0_fifo_w12_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_HeightOut_c_U/U_bd_c2dc_vsc_0_fifo_w12_d4_S_ram/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_HeightOut_c_U/U_bd_c2dc_vsc_0_fifo_w12_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_HeightOut_c_U/U_bd_c2dc_vsc_0_fifo_w12_d4_S_ram/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_HeightOut_c_U/U_bd_c2dc_vsc_0_fifo_w12_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_HeightOut_c_U/U_bd_c2dc_vsc_0_fifo_w12_d4_S_ram/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_HeightOut_c_U/U_bd_c2dc_vsc_0_fifo_w12_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_HeightOut_c_U/U_bd_c2dc_vsc_0_fifo_w12_d4_S_ram/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_HeightOut_c_U/U_bd_c2dc_vsc_0_fifo_w12_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_HeightOut_c_U/U_bd_c2dc_vsc_0_fifo_w12_d4_S_ram/SRL_SIG_reg[3][7]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\HwReg_HeightOut_c_U/U_bd_c2dc_vsc_0_fifo_w12_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\HwReg_HeightOut_c_U/U_bd_c2dc_vsc_0_fifo_w12_d4_S_ram/SRL_SIG_reg[3][8]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\HwReg_HeightOut_c_U/U_bd_c2dc_vsc_0_fifo_w12_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\HwReg_HeightOut_c_U/U_bd_c2dc_vsc_0_fifo_w12_d4_S_ram/SRL_SIG_reg[3][9]_srl4 ";
begin
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \OutLines_reg_2985_reg[0]\,
      I1 => Block_split4_proc_U0_ap_ready,
      O => shiftReg_ce
    );
\SRL_SIG_reg[3][0]_srl4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w32_d4_S_shiftReg is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \Rate_reg_2999_reg[0]\ : in STD_LOGIC;
    Block_split4_proc_U0_ap_ready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w32_d4_S_shiftReg : entity is "bd_c2dc_vsc_0_fifo_w32_d4_S_shiftReg";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w32_d4_S_shiftReg;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w32_d4_S_shiftReg is
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][0]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][10]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][11]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][12]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][13]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][14]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][15]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][16]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][16]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][16]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][17]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][17]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][17]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][18]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][18]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][18]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][19]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][19]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][19]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][20]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][20]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][20]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][21]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][21]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][21]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][22]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][22]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][22]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][23]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][23]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][23]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][24]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][24]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][24]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][25]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][25]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][25]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][26]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][26]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][26]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][27]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][27]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][27]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][28]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][28]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][28]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][29]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][29]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][29]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][30]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][30]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][30]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][31]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][31]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][31]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][7]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][8]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\HwReg_LineRate_c_U/U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram/SRL_SIG_reg[3][9]_srl4 ";
begin
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Rate_reg_2999_reg[0]\,
      I1 => Block_split4_proc_U0_ap_ready,
      O => shiftReg_ce
    );
\SRL_SIG_reg[3][0]_srl4_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(20),
      Q => \out\(20)
    );
\SRL_SIG_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(21),
      Q => \out\(21)
    );
\SRL_SIG_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(22),
      Q => \out\(22)
    );
\SRL_SIG_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(23),
      Q => \out\(23)
    );
\SRL_SIG_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(24),
      Q => \out\(24)
    );
\SRL_SIG_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(25),
      Q => \out\(25)
    );
\SRL_SIG_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(26),
      Q => \out\(26)
    );
\SRL_SIG_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(27),
      Q => \out\(27)
    );
\SRL_SIG_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(28),
      Q => \out\(28)
    );
\SRL_SIG_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(29),
      Q => \out\(29)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(30),
      Q => \out\(30)
    );
\SRL_SIG_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(31),
      Q => \out\(31)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w48_d16_S_shiftReg is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w48_d16_S_shiftReg : entity is "bd_c2dc_vsc_0_fifo_w48_d16_S_shiftReg";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w48_d16_S_shiftReg;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w48_d16_S_shiftReg is
  signal \SRL_SIG_reg[15][0]_srl16_i_5__0_n_3\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][0]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][10]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][11]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][12]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][13]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][14]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][15]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][16]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][17]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][18]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][19]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][1]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][20]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][21]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][22]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][23]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][24]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][24]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][24]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][25]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][25]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][25]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][26]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][26]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][26]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][27]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][27]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][27]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][28]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][28]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][28]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][29]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][29]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][29]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][2]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][30]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][30]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][30]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][31]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][31]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][31]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][32]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][32]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][32]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][33]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][33]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][33]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][34]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][34]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][34]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][35]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][35]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][35]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][36]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][36]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][36]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][37]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][37]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][37]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][38]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][38]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][38]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][39]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][39]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][39]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][3]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][40]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][40]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][40]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][41]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][41]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][41]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][42]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][42]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][42]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][43]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][43]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][43]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][44]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][44]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][44]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][45]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][45]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][45]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][46]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][46]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][46]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][47]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][47]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][47]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][4]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][5]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][6]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][7]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][8]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\SrcYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][9]_srl16 ";
begin
\SRL_SIG_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__0_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(4),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[15][0]_srl16_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      O => shiftReg_addr(2)
    );
\SRL_SIG_reg[15][0]_srl16_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      O => \SRL_SIG_reg[15][0]_srl16_i_5__0_n_3\
    );
\SRL_SIG_reg[15][10]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__0_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[15][11]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__0_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[15][12]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__0_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[15][13]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__0_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[15][14]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__0_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[15][15]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__0_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[15][16]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__0_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[15][17]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__0_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[15][18]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__0_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[15][19]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__0_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[15][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__0_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[15][20]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__0_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(20),
      Q => \out\(20)
    );
\SRL_SIG_reg[15][21]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__0_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(21),
      Q => \out\(21)
    );
\SRL_SIG_reg[15][22]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__0_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(22),
      Q => \out\(22)
    );
\SRL_SIG_reg[15][23]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__0_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(23),
      Q => \out\(23)
    );
\SRL_SIG_reg[15][24]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__0_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(24),
      Q => \out\(24)
    );
\SRL_SIG_reg[15][25]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__0_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(25),
      Q => \out\(25)
    );
\SRL_SIG_reg[15][26]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__0_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(26),
      Q => \out\(26)
    );
\SRL_SIG_reg[15][27]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__0_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(27),
      Q => \out\(27)
    );
\SRL_SIG_reg[15][28]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__0_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(28),
      Q => \out\(28)
    );
\SRL_SIG_reg[15][29]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__0_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(29),
      Q => \out\(29)
    );
\SRL_SIG_reg[15][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__0_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[15][30]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__0_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(30),
      Q => \out\(30)
    );
\SRL_SIG_reg[15][31]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__0_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(31),
      Q => \out\(31)
    );
\SRL_SIG_reg[15][32]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__0_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(32),
      Q => \out\(32)
    );
\SRL_SIG_reg[15][33]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__0_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(33),
      Q => \out\(33)
    );
\SRL_SIG_reg[15][34]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__0_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(34),
      Q => \out\(34)
    );
\SRL_SIG_reg[15][35]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__0_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(35),
      Q => \out\(35)
    );
\SRL_SIG_reg[15][36]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__0_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(36),
      Q => \out\(36)
    );
\SRL_SIG_reg[15][37]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__0_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(37),
      Q => \out\(37)
    );
\SRL_SIG_reg[15][38]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__0_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(38),
      Q => \out\(38)
    );
\SRL_SIG_reg[15][39]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__0_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(39),
      Q => \out\(39)
    );
\SRL_SIG_reg[15][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__0_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[15][40]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__0_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(40),
      Q => \out\(40)
    );
\SRL_SIG_reg[15][41]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__0_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(41),
      Q => \out\(41)
    );
\SRL_SIG_reg[15][42]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__0_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(42),
      Q => \out\(42)
    );
\SRL_SIG_reg[15][43]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__0_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(43),
      Q => \out\(43)
    );
\SRL_SIG_reg[15][44]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__0_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(44),
      Q => \out\(44)
    );
\SRL_SIG_reg[15][45]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__0_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(45),
      Q => \out\(45)
    );
\SRL_SIG_reg[15][46]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__0_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(46),
      Q => \out\(46)
    );
\SRL_SIG_reg[15][47]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__0_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(47),
      Q => \out\(47)
    );
\SRL_SIG_reg[15][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__0_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[15][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__0_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[15][6]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__0_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[15][7]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__0_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[15][8]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__0_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[15][9]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__0_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w48_d16_S_shiftReg_95 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w48_d16_S_shiftReg_95 : entity is "bd_c2dc_vsc_0_fifo_w48_d16_S_shiftReg";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w48_d16_S_shiftReg_95;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w48_d16_S_shiftReg_95 is
  signal \SRL_SIG_reg[15][0]_srl16_i_6_n_3\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][0]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][10]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][11]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][12]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][13]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][14]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][15]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][16]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][17]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][18]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][19]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][1]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][20]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][21]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][22]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][23]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][24]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][24]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][24]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][25]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][25]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][25]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][26]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][26]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][26]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][27]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][27]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][27]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][28]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][28]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][28]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][29]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][29]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][29]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][2]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][30]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][30]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][30]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][31]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][31]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][31]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][32]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][32]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][32]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][33]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][33]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][33]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][34]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][34]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][34]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][35]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][35]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][35]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][36]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][36]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][36]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][37]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][37]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][37]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][38]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][38]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][38]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][39]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][39]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][39]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][3]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][40]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][40]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][40]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][41]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][41]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][41]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][42]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][42]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][42]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][43]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][43]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][43]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][44]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][44]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][44]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][45]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][45]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][45]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][46]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][46]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][46]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][47]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][47]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][47]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][4]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][5]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][6]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][7]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][8]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\SrcYUV422_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][9]_srl16 ";
begin
\SRL_SIG_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(4),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[15][0]_srl16_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      O => shiftReg_addr(2)
    );
\SRL_SIG_reg[15][0]_srl16_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      O => \SRL_SIG_reg[15][0]_srl16_i_6_n_3\
    );
\SRL_SIG_reg[15][10]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[15][11]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[15][12]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[15][13]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[15][14]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[15][15]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[15][16]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[15][17]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[15][18]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[15][19]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[15][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[15][20]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(20),
      Q => \out\(20)
    );
\SRL_SIG_reg[15][21]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(21),
      Q => \out\(21)
    );
\SRL_SIG_reg[15][22]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(22),
      Q => \out\(22)
    );
\SRL_SIG_reg[15][23]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(23),
      Q => \out\(23)
    );
\SRL_SIG_reg[15][24]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(24),
      Q => \out\(24)
    );
\SRL_SIG_reg[15][25]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(25),
      Q => \out\(25)
    );
\SRL_SIG_reg[15][26]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(26),
      Q => \out\(26)
    );
\SRL_SIG_reg[15][27]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(27),
      Q => \out\(27)
    );
\SRL_SIG_reg[15][28]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(28),
      Q => \out\(28)
    );
\SRL_SIG_reg[15][29]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(29),
      Q => \out\(29)
    );
\SRL_SIG_reg[15][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[15][30]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(30),
      Q => \out\(30)
    );
\SRL_SIG_reg[15][31]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(31),
      Q => \out\(31)
    );
\SRL_SIG_reg[15][32]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(32),
      Q => \out\(32)
    );
\SRL_SIG_reg[15][33]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(33),
      Q => \out\(33)
    );
\SRL_SIG_reg[15][34]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(34),
      Q => \out\(34)
    );
\SRL_SIG_reg[15][35]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(35),
      Q => \out\(35)
    );
\SRL_SIG_reg[15][36]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(36),
      Q => \out\(36)
    );
\SRL_SIG_reg[15][37]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(37),
      Q => \out\(37)
    );
\SRL_SIG_reg[15][38]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(38),
      Q => \out\(38)
    );
\SRL_SIG_reg[15][39]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(39),
      Q => \out\(39)
    );
\SRL_SIG_reg[15][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[15][40]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(40),
      Q => \out\(40)
    );
\SRL_SIG_reg[15][41]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(41),
      Q => \out\(41)
    );
\SRL_SIG_reg[15][42]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(42),
      Q => \out\(42)
    );
\SRL_SIG_reg[15][43]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(43),
      Q => \out\(43)
    );
\SRL_SIG_reg[15][44]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(44),
      Q => \out\(44)
    );
\SRL_SIG_reg[15][45]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(45),
      Q => \out\(45)
    );
\SRL_SIG_reg[15][46]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(46),
      Q => \out\(46)
    );
\SRL_SIG_reg[15][47]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(47),
      Q => \out\(47)
    );
\SRL_SIG_reg[15][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[15][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[15][6]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[15][7]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[15][8]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[15][9]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_6_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w48_d16_S_shiftReg_96 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w48_d16_S_shiftReg_96 : entity is "bd_c2dc_vsc_0_fifo_w48_d16_S_shiftReg";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w48_d16_S_shiftReg_96;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w48_d16_S_shiftReg_96 is
  signal \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[15][0]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][0]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][10]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][10]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][11]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][11]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][12]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][12]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][13]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][13]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][14]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][14]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][15]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][15]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][16]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][16]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][17]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][17]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][18]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][18]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][19]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][19]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][1]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][1]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][20]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][20]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][21]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][21]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][22]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][22]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][23]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][23]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][24]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][24]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][24]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][25]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][25]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][25]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][26]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][26]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][26]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][27]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][27]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][27]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][28]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][28]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][28]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][29]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][29]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][29]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][2]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][2]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][30]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][30]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][30]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][31]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][31]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][31]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][32]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][32]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][32]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][33]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][33]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][33]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][34]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][34]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][34]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][35]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][35]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][35]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][36]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][36]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][36]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][37]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][37]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][37]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][38]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][38]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][38]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][39]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][39]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][39]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][3]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][3]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][40]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][40]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][40]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][41]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][41]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][41]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][42]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][42]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][42]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][43]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][43]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][43]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][44]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][44]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][44]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][45]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][45]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][45]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][46]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][46]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][46]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][47]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][47]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][47]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][4]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][4]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][5]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][5]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][6]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][6]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][7]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][7]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][8]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][8]_srl16 ";
  attribute srl_bus_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15] ";
  attribute srl_name of \SRL_SIG_reg[15][9]_srl16\ : label is "inst/\OutYUV_U/U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram/SRL_SIG_reg[15][9]_srl16 ";
begin
\SRL_SIG_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(4),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[15][0]_srl16_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      O => shiftReg_addr(2)
    );
\SRL_SIG_reg[15][0]_srl16_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(3),
      I1 => Q(4),
      O => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\
    );
\SRL_SIG_reg[15][10]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[15][11]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[15][12]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[15][13]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[15][14]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[15][15]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[15][16]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[15][17]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[15][18]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[15][19]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[15][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[15][20]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(20),
      Q => \out\(20)
    );
\SRL_SIG_reg[15][21]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(21),
      Q => \out\(21)
    );
\SRL_SIG_reg[15][22]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(22),
      Q => \out\(22)
    );
\SRL_SIG_reg[15][23]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(23),
      Q => \out\(23)
    );
\SRL_SIG_reg[15][24]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(24),
      Q => \out\(24)
    );
\SRL_SIG_reg[15][25]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(25),
      Q => \out\(25)
    );
\SRL_SIG_reg[15][26]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(26),
      Q => \out\(26)
    );
\SRL_SIG_reg[15][27]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(27),
      Q => \out\(27)
    );
\SRL_SIG_reg[15][28]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(28),
      Q => \out\(28)
    );
\SRL_SIG_reg[15][29]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(29),
      Q => \out\(29)
    );
\SRL_SIG_reg[15][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[15][30]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(30),
      Q => \out\(30)
    );
\SRL_SIG_reg[15][31]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(31),
      Q => \out\(31)
    );
\SRL_SIG_reg[15][32]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(32),
      Q => \out\(32)
    );
\SRL_SIG_reg[15][33]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(33),
      Q => \out\(33)
    );
\SRL_SIG_reg[15][34]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(34),
      Q => \out\(34)
    );
\SRL_SIG_reg[15][35]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(35),
      Q => \out\(35)
    );
\SRL_SIG_reg[15][36]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(36),
      Q => \out\(36)
    );
\SRL_SIG_reg[15][37]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(37),
      Q => \out\(37)
    );
\SRL_SIG_reg[15][38]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(38),
      Q => \out\(38)
    );
\SRL_SIG_reg[15][39]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(39),
      Q => \out\(39)
    );
\SRL_SIG_reg[15][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[15][40]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(40),
      Q => \out\(40)
    );
\SRL_SIG_reg[15][41]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(41),
      Q => \out\(41)
    );
\SRL_SIG_reg[15][42]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(42),
      Q => \out\(42)
    );
\SRL_SIG_reg[15][43]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(43),
      Q => \out\(43)
    );
\SRL_SIG_reg[15][44]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(44),
      Q => \out\(44)
    );
\SRL_SIG_reg[15][45]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(45),
      Q => \out\(45)
    );
\SRL_SIG_reg[15][46]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(46),
      Q => \out\(46)
    );
\SRL_SIG_reg[15][47]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(47),
      Q => \out\(47)
    );
\SRL_SIG_reg[15][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[15][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[15][6]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[15][7]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[15][8]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[15][9]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => shiftReg_addr(2),
      A3 => \SRL_SIG_reg[15][0]_srl16_i_5__1_n_3\,
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w8_d2_S_shiftReg is
  port (
    ap_NS_fsm30_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    ColorMode_vcr_c_full_n : in STD_LOGIC;
    HwReg_LineRate_c_full_n : in STD_LOGIC;
    HwReg_Width_c_full_n : in STD_LOGIC;
    HwReg_HeightIn_c_full_n : in STD_LOGIC;
    HwReg_HeightOut_c_full_n : in STD_LOGIC;
    Block_split4_proc_U0_ap_ready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \SRL_SIG_reg[0][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w8_d2_S_shiftReg : entity is "bd_c2dc_vsc_0_fifo_w8_d2_S_shiftReg";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w8_d2_S_shiftReg;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w8_d2_S_shiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\ColorMode_read_reg_656[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => Q(0),
      I3 => Q(1),
      O => D(0)
    );
\ColorMode_read_reg_656[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => Q(0),
      I3 => Q(1),
      O => D(1)
    );
\ColorMode_read_reg_656[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => Q(0),
      I3 => Q(1),
      O => D(2)
    );
\ColorMode_read_reg_656[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => Q(0),
      I3 => Q(1),
      O => D(3)
    );
\ColorMode_read_reg_656[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => Q(0),
      I3 => Q(1),
      O => D(4)
    );
\ColorMode_read_reg_656[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => Q(0),
      I3 => Q(1),
      O => D(5)
    );
\ColorMode_read_reg_656[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => Q(0),
      I3 => Q(1),
      O => D(6)
    );
\ColorMode_read_reg_656[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => Q(0),
      I3 => Q(1),
      O => D(7)
    );
\SRL_SIG[0][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => Block_split4_proc_U0_ap_ready,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
int_ap_ready_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => ColorMode_vcr_c_full_n,
      I2 => HwReg_LineRate_c_full_n,
      I3 => HwReg_Width_c_full_n,
      I4 => HwReg_HeightIn_c_full_n,
      I5 => HwReg_HeightOut_c_full_n,
      O => ap_NS_fsm30_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w8_d2_S_shiftReg_106 is
  port (
    \icmp_ln1048_reg_1200_reg[0]\ : out STD_LOGIC;
    \cmp205_i_reg_1206_reg[0]\ : out STD_LOGIC;
    icmp_ln1044_fu_394_p2 : out STD_LOGIC;
    \icmp_ln1048_reg_1200_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cmp205_i_reg_1206_reg[0]_0\ : in STD_LOGIC;
    \cmp205_i_reg_1206_reg[0]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    shiftReg_addr : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    AXIvideo2MultiPixStream_U0_WidthIn_read : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w8_d2_S_shiftReg_106 : entity is "bd_c2dc_vsc_0_fifo_w8_d2_S_shiftReg";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w8_d2_S_shiftReg_106;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w8_d2_S_shiftReg_106 is
  signal HwReg_ColorMode_c16_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \icmp_ln1044_reg_1194[0]_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln1044_reg_1194[0]_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln1048_reg_1200[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln1048_reg_1200[0]_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln1048_reg_1200[0]_i_7_n_3\ : STD_LOGIC;
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => AXIvideo2MultiPixStream_U0_WidthIn_read,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\cmp205_i_reg_1206[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000300AAAAAAAA"
    )
        port map (
      I0 => \cmp205_i_reg_1206_reg[0]_0\,
      I1 => \icmp_ln1048_reg_1200[0]_i_2_n_3\,
      I2 => HwReg_ColorMode_c16_dout(0),
      I3 => HwReg_ColorMode_c16_dout(1),
      I4 => \icmp_ln1048_reg_1200[0]_i_5_n_3\,
      I5 => Q(0),
      O => \cmp205_i_reg_1206_reg[0]\
    );
\icmp_ln1044_reg_1194[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \out\(7),
      I1 => HwReg_ColorMode_c16_dout(7),
      I2 => \out\(6),
      I3 => HwReg_ColorMode_c16_dout(6),
      I4 => \icmp_ln1044_reg_1194[0]_i_4_n_3\,
      I5 => \icmp_ln1044_reg_1194[0]_i_5_n_3\,
      O => icmp_ln1044_fu_394_p2
    );
\icmp_ln1044_reg_1194[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \cmp205_i_reg_1206_reg[0]_1\(0),
      I3 => \cmp205_i_reg_1206_reg[0]_1\(1),
      O => HwReg_ColorMode_c16_dout(7)
    );
\icmp_ln1044_reg_1194[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \cmp205_i_reg_1206_reg[0]_1\(0),
      I3 => \cmp205_i_reg_1206_reg[0]_1\(1),
      O => HwReg_ColorMode_c16_dout(6)
    );
\icmp_ln1044_reg_1194[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => HwReg_ColorMode_c16_dout(3),
      I1 => \out\(3),
      I2 => \out\(5),
      I3 => HwReg_ColorMode_c16_dout(5),
      I4 => \out\(4),
      I5 => HwReg_ColorMode_c16_dout(4),
      O => \icmp_ln1044_reg_1194[0]_i_4_n_3\
    );
\icmp_ln1044_reg_1194[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => HwReg_ColorMode_c16_dout(0),
      I1 => \out\(0),
      I2 => \out\(2),
      I3 => HwReg_ColorMode_c16_dout(2),
      I4 => \out\(1),
      I5 => HwReg_ColorMode_c16_dout(1),
      O => \icmp_ln1044_reg_1194[0]_i_5_n_3\
    );
\icmp_ln1044_reg_1194[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \cmp205_i_reg_1206_reg[0]_1\(0),
      I3 => \cmp205_i_reg_1206_reg[0]_1\(1),
      O => HwReg_ColorMode_c16_dout(3)
    );
\icmp_ln1044_reg_1194[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \cmp205_i_reg_1206_reg[0]_1\(0),
      I3 => \cmp205_i_reg_1206_reg[0]_1\(1),
      O => HwReg_ColorMode_c16_dout(5)
    );
\icmp_ln1044_reg_1194[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \cmp205_i_reg_1206_reg[0]_1\(0),
      I3 => \cmp205_i_reg_1206_reg[0]_1\(1),
      O => HwReg_ColorMode_c16_dout(4)
    );
\icmp_ln1044_reg_1194[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \cmp205_i_reg_1206_reg[0]_1\(0),
      I3 => \cmp205_i_reg_1206_reg[0]_1\(1),
      O => HwReg_ColorMode_c16_dout(2)
    );
\icmp_ln1048_reg_1200[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222222E222222"
    )
        port map (
      I0 => \icmp_ln1048_reg_1200_reg[0]_0\,
      I1 => Q(0),
      I2 => \icmp_ln1048_reg_1200[0]_i_2_n_3\,
      I3 => HwReg_ColorMode_c16_dout(1),
      I4 => HwReg_ColorMode_c16_dout(0),
      I5 => \icmp_ln1048_reg_1200[0]_i_5_n_3\,
      O => \icmp_ln1048_reg_1200_reg[0]\
    );
\icmp_ln1048_reg_1200[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFAFFCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => shiftReg_addr,
      I3 => \SRL_SIG_reg[1]_1\(6),
      I4 => \SRL_SIG_reg[0]_0\(6),
      I5 => \icmp_ln1048_reg_1200[0]_i_7_n_3\,
      O => \icmp_ln1048_reg_1200[0]_i_2_n_3\
    );
\icmp_ln1048_reg_1200[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \cmp205_i_reg_1206_reg[0]_1\(0),
      I3 => \cmp205_i_reg_1206_reg[0]_1\(1),
      O => HwReg_ColorMode_c16_dout(1)
    );
\icmp_ln1048_reg_1200[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \cmp205_i_reg_1206_reg[0]_1\(0),
      I3 => \cmp205_i_reg_1206_reg[0]_1\(1),
      O => HwReg_ColorMode_c16_dout(0)
    );
\icmp_ln1048_reg_1200[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAFAAFCFFACAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(3),
      I1 => \SRL_SIG_reg[1]_1\(3),
      I2 => \cmp205_i_reg_1206_reg[0]_1\(1),
      I3 => \cmp205_i_reg_1206_reg[0]_1\(0),
      I4 => \SRL_SIG_reg[0]_0\(2),
      I5 => \SRL_SIG_reg[1]_1\(2),
      O => \icmp_ln1048_reg_1200[0]_i_5_n_3\
    );
\icmp_ln1048_reg_1200[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAFAAFCFFACAA"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(5),
      I1 => \SRL_SIG_reg[1]_1\(5),
      I2 => \cmp205_i_reg_1206_reg[0]_1\(1),
      I3 => \cmp205_i_reg_1206_reg[0]_1\(0),
      I4 => \SRL_SIG_reg[0]_0\(4),
      I5 => \SRL_SIG_reg[1]_1\(4),
      O => \icmp_ln1048_reg_1200[0]_i_7_n_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w8_d3_S_shiftReg is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[2][7]_srl3_0\ : in STD_LOGIC;
    Block_split4_proc_U0_ap_ready : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w8_d3_S_shiftReg : entity is "bd_c2dc_vsc_0_fifo_w8_d3_S_shiftReg";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w8_d3_S_shiftReg;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w8_d3_S_shiftReg is
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\ColorMode_vcr_c_U/U_bd_c2dc_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\ColorMode_vcr_c_U/U_bd_c2dc_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_3\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_4\ : label is "soft_lutpair170";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\ColorMode_vcr_c_U/U_bd_c2dc_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\ColorMode_vcr_c_U/U_bd_c2dc_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\ColorMode_vcr_c_U/U_bd_c2dc_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\ColorMode_vcr_c_U/U_bd_c2dc_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\ColorMode_vcr_c_U/U_bd_c2dc_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\ColorMode_vcr_c_U/U_bd_c2dc_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\ColorMode_vcr_c_U/U_bd_c2dc_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\ColorMode_vcr_c_U/U_bd_c2dc_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\ColorMode_vcr_c_U/U_bd_c2dc_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\ColorMode_vcr_c_U/U_bd_c2dc_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\ColorMode_vcr_c_U/U_bd_c2dc_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\ColorMode_vcr_c_U/U_bd_c2dc_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\ColorMode_vcr_c_U/U_bd_c2dc_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\ColorMode_vcr_c_U/U_bd_c2dc_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 ";
begin
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SRL_SIG_reg[2][7]_srl3_0\,
      I1 => Block_split4_proc_U0_ap_ready,
      O => shiftReg_ce
    );
\SRL_SIG_reg[2][0]_srl3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w8_d3_S_shiftReg_107 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ColorMode_read_reg_635_reg[0]\ : in STD_LOGIC;
    v_vcresampler_core_U0_outColorMode_read : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ColorMode_read_reg_635_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w8_d3_S_shiftReg_107 : entity is "bd_c2dc_vsc_0_fifo_w8_d3_S_shiftReg";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w8_d3_S_shiftReg_107;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w8_d3_S_shiftReg_107 is
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\ColorMode_vcr_c19_U/U_bd_c2dc_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\ColorMode_vcr_c19_U/U_bd_c2dc_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_2\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_3__0\ : label is "soft_lutpair167";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\ColorMode_vcr_c19_U/U_bd_c2dc_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\ColorMode_vcr_c19_U/U_bd_c2dc_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\ColorMode_vcr_c19_U/U_bd_c2dc_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\ColorMode_vcr_c19_U/U_bd_c2dc_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\ColorMode_vcr_c19_U/U_bd_c2dc_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\ColorMode_vcr_c19_U/U_bd_c2dc_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\ColorMode_vcr_c19_U/U_bd_c2dc_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\ColorMode_vcr_c19_U/U_bd_c2dc_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\ColorMode_vcr_c19_U/U_bd_c2dc_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\ColorMode_vcr_c19_U/U_bd_c2dc_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\ColorMode_vcr_c19_U/U_bd_c2dc_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\ColorMode_vcr_c19_U/U_bd_c2dc_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\ColorMode_vcr_c19_U/U_bd_c2dc_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\ColorMode_vcr_c19_U/U_bd_c2dc_vsc_0_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 ";
begin
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \ColorMode_read_reg_635_reg[7]\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ColorMode_read_reg_635_reg[0]\,
      I1 => v_vcresampler_core_U0_outColorMode_read,
      O => shiftReg_ce
    );
\SRL_SIG_reg[2][0]_srl3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \ColorMode_read_reg_635_reg[7]\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \ColorMode_read_reg_635_reg[7]\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \ColorMode_read_reg_635_reg[7]\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \ColorMode_read_reg_635_reg[7]\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \ColorMode_read_reg_635_reg[7]\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \ColorMode_read_reg_635_reg[7]\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \ColorMode_read_reg_635_reg[7]\(7),
      Q => \out\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    CEB1 : out STD_LOGIC;
    p_27_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0 : entity is "bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0 is
  signal \^ceb1\ : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
  CEB1 <= \^ceb1\;
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => DSP_ALU_INST(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(15),
      B(16) => q00(15),
      B(15 downto 0) => q00(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000100000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_27_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \^ceb1\,
      CEB2 => p_27_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_27_in,
      CEP => p_27_in,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 24),
      P(23 downto 0) => P(23 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
p_reg_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => E(0),
      O => \^ceb1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_76 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    p_27_in : in STD_LOGIC;
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_76 : entity is "bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_76;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_76 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => DSP_ALU_INST(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(15),
      B(16) => q00(15),
      B(15 downto 0) => q00(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000100000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_27_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => CEB1,
      CEB2 => p_27_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_27_in,
      CEP => p_27_in,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 24),
      P(23 downto 0) => P(23 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_77 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    p_27_in : in STD_LOGIC;
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_77 : entity is "bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_77;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_77 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => DSP_ALU_INST(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(15),
      B(16) => q00(15),
      B(15 downto 0) => q00(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000100000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_27_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => CEB1,
      CEB2 => p_27_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_27_in,
      CEP => p_27_in,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 24),
      P(23 downto 0) => P(23 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_78 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    p_27_in : in STD_LOGIC;
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_78 : entity is "bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_78;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_78 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => DSP_ALU_INST(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(15),
      B(16) => q00(15),
      B(15 downto 0) => q00(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000100000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_27_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => CEB1,
      CEB2 => p_27_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_27_in,
      CEP => p_27_in,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 24),
      P(23 downto 0) => P(23 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_79 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    p_27_in : in STD_LOGIC;
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_79 : entity is "bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_79;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_79 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => DSP_ALU_INST(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(15),
      B(16) => q00(15),
      B(15 downto 0) => q00(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000100000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_27_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => CEB1,
      CEB2 => p_27_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_27_in,
      CEP => p_27_in,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 24),
      P(23 downto 0) => P(23 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_80 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    p_27_in : in STD_LOGIC;
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_80 : entity is "bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_80;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_80 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => A(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(15),
      B(16) => q00(15),
      B(15 downto 0) => q00(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000100000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => p_27_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => CEB1,
      CEB2 => p_27_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_27_in,
      CEP => p_27_in,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 24) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 24),
      P(23 downto 0) => P(23 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 24 downto 0 );
    CEB1 : out STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_27_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_enable_reg_pp1_iter2 : in STD_LOGIC;
    DSP_A_B_DATA_INST : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    brmerge_i_reg_3176 : in STD_LOGIC;
    DSP_A_B_DATA_INST_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_phi_reg_pp1_iter2_PixArray_val_V_1_5_0_i_reg_990 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1 : entity is "bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1 is
  signal \^ceb1\ : STD_LOGIC;
  signal \p_reg_reg_i_1__14_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_2__12_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_3__10_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_4__10_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_5__10_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_6__10_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_7__10_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_8__10_n_3\ : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
  CEB1 <= \^ceb1\;
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7) => \p_reg_reg_i_1__14_n_3\,
      A(6) => \p_reg_reg_i_2__12_n_3\,
      A(5) => \p_reg_reg_i_3__10_n_3\,
      A(4) => \p_reg_reg_i_4__10_n_3\,
      A(3) => \p_reg_reg_i_5__10_n_3\,
      A(2) => \p_reg_reg_i_6__10_n_3\,
      A(1) => \p_reg_reg_i_7__10_n_3\,
      A(0) => \p_reg_reg_i_8__10_n_3\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(15),
      B(16) => q00(15),
      B(15 downto 0) => q00(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => DSP_ALU_INST_0(23),
      C(46) => DSP_ALU_INST_0(23),
      C(45) => DSP_ALU_INST_0(23),
      C(44) => DSP_ALU_INST_0(23),
      C(43) => DSP_ALU_INST_0(23),
      C(42) => DSP_ALU_INST_0(23),
      C(41) => DSP_ALU_INST_0(23),
      C(40) => DSP_ALU_INST_0(23),
      C(39) => DSP_ALU_INST_0(23),
      C(38) => DSP_ALU_INST_0(23),
      C(37) => DSP_ALU_INST_0(23),
      C(36) => DSP_ALU_INST_0(23),
      C(35) => DSP_ALU_INST_0(23),
      C(34) => DSP_ALU_INST_0(23),
      C(33) => DSP_ALU_INST_0(23),
      C(32) => DSP_ALU_INST_0(23),
      C(31) => DSP_ALU_INST_0(23),
      C(30) => DSP_ALU_INST_0(23),
      C(29) => DSP_ALU_INST_0(23),
      C(28) => DSP_ALU_INST_0(23),
      C(27) => DSP_ALU_INST_0(23),
      C(26) => DSP_ALU_INST_0(23),
      C(25) => DSP_ALU_INST_0(23),
      C(24) => DSP_ALU_INST_0(23),
      C(23 downto 0) => DSP_ALU_INST_0(23 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => DSP_ALU_INST(0),
      CEA2 => p_27_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \^ceb1\,
      CEB2 => p_27_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_27_in,
      CEP => p_27_in,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 25),
      P(24 downto 0) => P(24 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\p_reg_reg_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => Q(7),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_1_5_0_i_reg_990(7),
      O => \p_reg_reg_i_1__14_n_3\
    );
\p_reg_reg_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter2,
      I1 => DSP_A_B_DATA_INST,
      I2 => ap_enable_reg_pp0_iter2,
      O => \^ceb1\
    );
\p_reg_reg_i_2__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => Q(6),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_1_5_0_i_reg_990(6),
      O => \p_reg_reg_i_2__12_n_3\
    );
\p_reg_reg_i_3__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => Q(5),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_1_5_0_i_reg_990(5),
      O => \p_reg_reg_i_3__10_n_3\
    );
\p_reg_reg_i_4__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => Q(4),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_1_5_0_i_reg_990(4),
      O => \p_reg_reg_i_4__10_n_3\
    );
\p_reg_reg_i_5__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => Q(3),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_1_5_0_i_reg_990(3),
      O => \p_reg_reg_i_5__10_n_3\
    );
\p_reg_reg_i_6__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => Q(2),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_1_5_0_i_reg_990(2),
      O => \p_reg_reg_i_6__10_n_3\
    );
\p_reg_reg_i_7__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => Q(1),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_1_5_0_i_reg_990(1),
      O => \p_reg_reg_i_7__10_n_3\
    );
\p_reg_reg_i_8__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => Q(0),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_1_5_0_i_reg_990(0),
      O => \p_reg_reg_i_8__10_n_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_71 is
  port (
    P : out STD_LOGIC_VECTOR ( 24 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_27_in : in STD_LOGIC;
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    brmerge_i_reg_3176 : in STD_LOGIC;
    DSP_A_B_DATA_INST : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_phi_reg_pp1_iter2_PixArray_val_V_1_4_0_i_reg_999 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_71 : entity is "bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_71;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_71 is
  signal \p_reg_reg_i_1__12_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_2__10_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_3__8_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_4__8_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_5__8_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_6__8_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_7__8_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_8__8_n_3\ : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7) => \p_reg_reg_i_1__12_n_3\,
      A(6) => \p_reg_reg_i_2__10_n_3\,
      A(5) => \p_reg_reg_i_3__8_n_3\,
      A(4) => \p_reg_reg_i_4__8_n_3\,
      A(3) => \p_reg_reg_i_5__8_n_3\,
      A(2) => \p_reg_reg_i_6__8_n_3\,
      A(1) => \p_reg_reg_i_7__8_n_3\,
      A(0) => \p_reg_reg_i_8__8_n_3\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(15),
      B(16) => q00(15),
      B(15 downto 0) => q00(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => DSP_ALU_INST_0(23),
      C(46) => DSP_ALU_INST_0(23),
      C(45) => DSP_ALU_INST_0(23),
      C(44) => DSP_ALU_INST_0(23),
      C(43) => DSP_ALU_INST_0(23),
      C(42) => DSP_ALU_INST_0(23),
      C(41) => DSP_ALU_INST_0(23),
      C(40) => DSP_ALU_INST_0(23),
      C(39) => DSP_ALU_INST_0(23),
      C(38) => DSP_ALU_INST_0(23),
      C(37) => DSP_ALU_INST_0(23),
      C(36) => DSP_ALU_INST_0(23),
      C(35) => DSP_ALU_INST_0(23),
      C(34) => DSP_ALU_INST_0(23),
      C(33) => DSP_ALU_INST_0(23),
      C(32) => DSP_ALU_INST_0(23),
      C(31) => DSP_ALU_INST_0(23),
      C(30) => DSP_ALU_INST_0(23),
      C(29) => DSP_ALU_INST_0(23),
      C(28) => DSP_ALU_INST_0(23),
      C(27) => DSP_ALU_INST_0(23),
      C(26) => DSP_ALU_INST_0(23),
      C(25) => DSP_ALU_INST_0(23),
      C(24) => DSP_ALU_INST_0(23),
      C(23 downto 0) => DSP_ALU_INST_0(23 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => DSP_ALU_INST(0),
      CEA2 => p_27_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => CEB1,
      CEB2 => p_27_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_27_in,
      CEP => p_27_in,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 25),
      P(24 downto 0) => P(24 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\p_reg_reg_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => DSP_A_B_DATA_INST,
      I2 => Q(7),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_1_4_0_i_reg_999(7),
      O => \p_reg_reg_i_1__12_n_3\
    );
\p_reg_reg_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => DSP_A_B_DATA_INST,
      I2 => Q(6),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_1_4_0_i_reg_999(6),
      O => \p_reg_reg_i_2__10_n_3\
    );
\p_reg_reg_i_3__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => DSP_A_B_DATA_INST,
      I2 => Q(5),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_1_4_0_i_reg_999(5),
      O => \p_reg_reg_i_3__8_n_3\
    );
\p_reg_reg_i_4__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => DSP_A_B_DATA_INST,
      I2 => Q(4),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_1_4_0_i_reg_999(4),
      O => \p_reg_reg_i_4__8_n_3\
    );
\p_reg_reg_i_5__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => DSP_A_B_DATA_INST,
      I2 => Q(3),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_1_4_0_i_reg_999(3),
      O => \p_reg_reg_i_5__8_n_3\
    );
\p_reg_reg_i_6__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => DSP_A_B_DATA_INST,
      I2 => Q(2),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_1_4_0_i_reg_999(2),
      O => \p_reg_reg_i_6__8_n_3\
    );
\p_reg_reg_i_7__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => DSP_A_B_DATA_INST,
      I2 => Q(1),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_1_4_0_i_reg_999(1),
      O => \p_reg_reg_i_7__8_n_3\
    );
\p_reg_reg_i_8__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => DSP_A_B_DATA_INST,
      I2 => Q(0),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_1_4_0_i_reg_999(0),
      O => \p_reg_reg_i_8__8_n_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_72 is
  port (
    P : out STD_LOGIC_VECTOR ( 24 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_27_in : in STD_LOGIC;
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    brmerge_i_reg_3176 : in STD_LOGIC;
    DSP_A_B_DATA_INST : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_phi_reg_pp1_iter2_PixArray_val_V_1_3_0_i_reg_1008 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_72 : entity is "bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_72;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_72 is
  signal \p_reg_reg_i_1__10_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_2__8_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_3__6_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_4__6_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_5__6_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_6__6_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_7__6_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_8__6_n_3\ : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7) => \p_reg_reg_i_1__10_n_3\,
      A(6) => \p_reg_reg_i_2__8_n_3\,
      A(5) => \p_reg_reg_i_3__6_n_3\,
      A(4) => \p_reg_reg_i_4__6_n_3\,
      A(3) => \p_reg_reg_i_5__6_n_3\,
      A(2) => \p_reg_reg_i_6__6_n_3\,
      A(1) => \p_reg_reg_i_7__6_n_3\,
      A(0) => \p_reg_reg_i_8__6_n_3\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(15),
      B(16) => q00(15),
      B(15 downto 0) => q00(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => DSP_ALU_INST_0(23),
      C(46) => DSP_ALU_INST_0(23),
      C(45) => DSP_ALU_INST_0(23),
      C(44) => DSP_ALU_INST_0(23),
      C(43) => DSP_ALU_INST_0(23),
      C(42) => DSP_ALU_INST_0(23),
      C(41) => DSP_ALU_INST_0(23),
      C(40) => DSP_ALU_INST_0(23),
      C(39) => DSP_ALU_INST_0(23),
      C(38) => DSP_ALU_INST_0(23),
      C(37) => DSP_ALU_INST_0(23),
      C(36) => DSP_ALU_INST_0(23),
      C(35) => DSP_ALU_INST_0(23),
      C(34) => DSP_ALU_INST_0(23),
      C(33) => DSP_ALU_INST_0(23),
      C(32) => DSP_ALU_INST_0(23),
      C(31) => DSP_ALU_INST_0(23),
      C(30) => DSP_ALU_INST_0(23),
      C(29) => DSP_ALU_INST_0(23),
      C(28) => DSP_ALU_INST_0(23),
      C(27) => DSP_ALU_INST_0(23),
      C(26) => DSP_ALU_INST_0(23),
      C(25) => DSP_ALU_INST_0(23),
      C(24) => DSP_ALU_INST_0(23),
      C(23 downto 0) => DSP_ALU_INST_0(23 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => DSP_ALU_INST(0),
      CEA2 => p_27_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => CEB1,
      CEB2 => p_27_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_27_in,
      CEP => p_27_in,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 25),
      P(24 downto 0) => P(24 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\p_reg_reg_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => DSP_A_B_DATA_INST,
      I2 => Q(7),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_1_3_0_i_reg_1008(7),
      O => \p_reg_reg_i_1__10_n_3\
    );
\p_reg_reg_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => DSP_A_B_DATA_INST,
      I2 => Q(6),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_1_3_0_i_reg_1008(6),
      O => \p_reg_reg_i_2__8_n_3\
    );
\p_reg_reg_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => DSP_A_B_DATA_INST,
      I2 => Q(5),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_1_3_0_i_reg_1008(5),
      O => \p_reg_reg_i_3__6_n_3\
    );
\p_reg_reg_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => DSP_A_B_DATA_INST,
      I2 => Q(4),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_1_3_0_i_reg_1008(4),
      O => \p_reg_reg_i_4__6_n_3\
    );
\p_reg_reg_i_5__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => DSP_A_B_DATA_INST,
      I2 => Q(3),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_1_3_0_i_reg_1008(3),
      O => \p_reg_reg_i_5__6_n_3\
    );
\p_reg_reg_i_6__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => DSP_A_B_DATA_INST,
      I2 => Q(2),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_1_3_0_i_reg_1008(2),
      O => \p_reg_reg_i_6__6_n_3\
    );
\p_reg_reg_i_7__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => DSP_A_B_DATA_INST,
      I2 => Q(1),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_1_3_0_i_reg_1008(1),
      O => \p_reg_reg_i_7__6_n_3\
    );
\p_reg_reg_i_8__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => DSP_A_B_DATA_INST,
      I2 => Q(0),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_1_3_0_i_reg_1008(0),
      O => \p_reg_reg_i_8__6_n_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_73 is
  port (
    P : out STD_LOGIC_VECTOR ( 24 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_27_in : in STD_LOGIC;
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    brmerge_i_reg_3176 : in STD_LOGIC;
    DSP_A_B_DATA_INST : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_1017 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_73 : entity is "bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_73;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_73 is
  signal \p_reg_reg_i_1__8_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_2__6_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_3__4_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_4__4_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_5__4_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_6__4_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_7__4_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_8__4_n_3\ : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7) => \p_reg_reg_i_1__8_n_3\,
      A(6) => \p_reg_reg_i_2__6_n_3\,
      A(5) => \p_reg_reg_i_3__4_n_3\,
      A(4) => \p_reg_reg_i_4__4_n_3\,
      A(3) => \p_reg_reg_i_5__4_n_3\,
      A(2) => \p_reg_reg_i_6__4_n_3\,
      A(1) => \p_reg_reg_i_7__4_n_3\,
      A(0) => \p_reg_reg_i_8__4_n_3\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(15),
      B(16) => q00(15),
      B(15 downto 0) => q00(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => DSP_ALU_INST_0(23),
      C(46) => DSP_ALU_INST_0(23),
      C(45) => DSP_ALU_INST_0(23),
      C(44) => DSP_ALU_INST_0(23),
      C(43) => DSP_ALU_INST_0(23),
      C(42) => DSP_ALU_INST_0(23),
      C(41) => DSP_ALU_INST_0(23),
      C(40) => DSP_ALU_INST_0(23),
      C(39) => DSP_ALU_INST_0(23),
      C(38) => DSP_ALU_INST_0(23),
      C(37) => DSP_ALU_INST_0(23),
      C(36) => DSP_ALU_INST_0(23),
      C(35) => DSP_ALU_INST_0(23),
      C(34) => DSP_ALU_INST_0(23),
      C(33) => DSP_ALU_INST_0(23),
      C(32) => DSP_ALU_INST_0(23),
      C(31) => DSP_ALU_INST_0(23),
      C(30) => DSP_ALU_INST_0(23),
      C(29) => DSP_ALU_INST_0(23),
      C(28) => DSP_ALU_INST_0(23),
      C(27) => DSP_ALU_INST_0(23),
      C(26) => DSP_ALU_INST_0(23),
      C(25) => DSP_ALU_INST_0(23),
      C(24) => DSP_ALU_INST_0(23),
      C(23 downto 0) => DSP_ALU_INST_0(23 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => DSP_ALU_INST(0),
      CEA2 => p_27_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => CEB1,
      CEB2 => p_27_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_27_in,
      CEP => p_27_in,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 25),
      P(24 downto 0) => P(24 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\p_reg_reg_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => DSP_A_B_DATA_INST,
      I2 => Q(7),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_1017(7),
      O => \p_reg_reg_i_1__8_n_3\
    );
\p_reg_reg_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => DSP_A_B_DATA_INST,
      I2 => Q(6),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_1017(6),
      O => \p_reg_reg_i_2__6_n_3\
    );
\p_reg_reg_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => DSP_A_B_DATA_INST,
      I2 => Q(5),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_1017(5),
      O => \p_reg_reg_i_3__4_n_3\
    );
\p_reg_reg_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => DSP_A_B_DATA_INST,
      I2 => Q(4),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_1017(4),
      O => \p_reg_reg_i_4__4_n_3\
    );
\p_reg_reg_i_5__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => DSP_A_B_DATA_INST,
      I2 => Q(3),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_1017(3),
      O => \p_reg_reg_i_5__4_n_3\
    );
\p_reg_reg_i_6__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => DSP_A_B_DATA_INST,
      I2 => Q(2),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_1017(2),
      O => \p_reg_reg_i_6__4_n_3\
    );
\p_reg_reg_i_7__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => DSP_A_B_DATA_INST,
      I2 => Q(1),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_1017(1),
      O => \p_reg_reg_i_7__4_n_3\
    );
\p_reg_reg_i_8__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => DSP_A_B_DATA_INST,
      I2 => Q(0),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_1017(0),
      O => \p_reg_reg_i_8__4_n_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_74 is
  port (
    P : out STD_LOGIC_VECTOR ( 24 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_27_in : in STD_LOGIC;
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    brmerge_i_reg_3176 : in STD_LOGIC;
    DSP_A_B_DATA_INST : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_1026 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_74 : entity is "bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_74;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_74 is
  signal \p_reg_reg_i_1__6_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_2__4_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_3__2_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_4__2_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_5__2_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_6__2_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_7__2_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_8__2_n_3\ : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7) => \p_reg_reg_i_1__6_n_3\,
      A(6) => \p_reg_reg_i_2__4_n_3\,
      A(5) => \p_reg_reg_i_3__2_n_3\,
      A(4) => \p_reg_reg_i_4__2_n_3\,
      A(3) => \p_reg_reg_i_5__2_n_3\,
      A(2) => \p_reg_reg_i_6__2_n_3\,
      A(1) => \p_reg_reg_i_7__2_n_3\,
      A(0) => \p_reg_reg_i_8__2_n_3\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(15),
      B(16) => q00(15),
      B(15 downto 0) => q00(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => DSP_ALU_INST_0(23),
      C(46) => DSP_ALU_INST_0(23),
      C(45) => DSP_ALU_INST_0(23),
      C(44) => DSP_ALU_INST_0(23),
      C(43) => DSP_ALU_INST_0(23),
      C(42) => DSP_ALU_INST_0(23),
      C(41) => DSP_ALU_INST_0(23),
      C(40) => DSP_ALU_INST_0(23),
      C(39) => DSP_ALU_INST_0(23),
      C(38) => DSP_ALU_INST_0(23),
      C(37) => DSP_ALU_INST_0(23),
      C(36) => DSP_ALU_INST_0(23),
      C(35) => DSP_ALU_INST_0(23),
      C(34) => DSP_ALU_INST_0(23),
      C(33) => DSP_ALU_INST_0(23),
      C(32) => DSP_ALU_INST_0(23),
      C(31) => DSP_ALU_INST_0(23),
      C(30) => DSP_ALU_INST_0(23),
      C(29) => DSP_ALU_INST_0(23),
      C(28) => DSP_ALU_INST_0(23),
      C(27) => DSP_ALU_INST_0(23),
      C(26) => DSP_ALU_INST_0(23),
      C(25) => DSP_ALU_INST_0(23),
      C(24) => DSP_ALU_INST_0(23),
      C(23 downto 0) => DSP_ALU_INST_0(23 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => DSP_ALU_INST(0),
      CEA2 => p_27_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => CEB1,
      CEB2 => p_27_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_27_in,
      CEP => p_27_in,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 25),
      P(24 downto 0) => P(24 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\p_reg_reg_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => DSP_A_B_DATA_INST,
      I2 => Q(7),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_1026(7),
      O => \p_reg_reg_i_1__6_n_3\
    );
\p_reg_reg_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => DSP_A_B_DATA_INST,
      I2 => Q(6),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_1026(6),
      O => \p_reg_reg_i_2__4_n_3\
    );
\p_reg_reg_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => DSP_A_B_DATA_INST,
      I2 => Q(5),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_1026(5),
      O => \p_reg_reg_i_3__2_n_3\
    );
\p_reg_reg_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => DSP_A_B_DATA_INST,
      I2 => Q(4),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_1026(4),
      O => \p_reg_reg_i_4__2_n_3\
    );
\p_reg_reg_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => DSP_A_B_DATA_INST,
      I2 => Q(3),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_1026(3),
      O => \p_reg_reg_i_5__2_n_3\
    );
\p_reg_reg_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => DSP_A_B_DATA_INST,
      I2 => Q(2),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_1026(2),
      O => \p_reg_reg_i_6__2_n_3\
    );
\p_reg_reg_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => DSP_A_B_DATA_INST,
      I2 => Q(1),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_1026(1),
      O => \p_reg_reg_i_7__2_n_3\
    );
\p_reg_reg_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => DSP_A_B_DATA_INST,
      I2 => Q(0),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_1026(0),
      O => \p_reg_reg_i_8__2_n_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_75 is
  port (
    P : out STD_LOGIC_VECTOR ( 24 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_27_in : in STD_LOGIC;
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    DSP_A_B_DATA_INST : in STD_LOGIC;
    DSP_A_B_DATA_INST_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_1035 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_75 : entity is "bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_75;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_75 is
  signal \p_reg_reg_i_2__2_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_3__0_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_4__0_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_5__0_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_6__0_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_7__0_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_8__0_n_3\ : STD_LOGIC;
  signal \p_reg_reg_i_9__0_n_3\ : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 25 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7) => \p_reg_reg_i_2__2_n_3\,
      A(6) => \p_reg_reg_i_3__0_n_3\,
      A(5) => \p_reg_reg_i_4__0_n_3\,
      A(4) => \p_reg_reg_i_5__0_n_3\,
      A(3) => \p_reg_reg_i_6__0_n_3\,
      A(2) => \p_reg_reg_i_7__0_n_3\,
      A(1) => \p_reg_reg_i_8__0_n_3\,
      A(0) => \p_reg_reg_i_9__0_n_3\,
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(15),
      B(16) => q00(15),
      B(15 downto 0) => q00(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => DSP_ALU_INST_0(23),
      C(46) => DSP_ALU_INST_0(23),
      C(45) => DSP_ALU_INST_0(23),
      C(44) => DSP_ALU_INST_0(23),
      C(43) => DSP_ALU_INST_0(23),
      C(42) => DSP_ALU_INST_0(23),
      C(41) => DSP_ALU_INST_0(23),
      C(40) => DSP_ALU_INST_0(23),
      C(39) => DSP_ALU_INST_0(23),
      C(38) => DSP_ALU_INST_0(23),
      C(37) => DSP_ALU_INST_0(23),
      C(36) => DSP_ALU_INST_0(23),
      C(35) => DSP_ALU_INST_0(23),
      C(34) => DSP_ALU_INST_0(23),
      C(33) => DSP_ALU_INST_0(23),
      C(32) => DSP_ALU_INST_0(23),
      C(31) => DSP_ALU_INST_0(23),
      C(30) => DSP_ALU_INST_0(23),
      C(29) => DSP_ALU_INST_0(23),
      C(28) => DSP_ALU_INST_0(23),
      C(27) => DSP_ALU_INST_0(23),
      C(26) => DSP_ALU_INST_0(23),
      C(25) => DSP_ALU_INST_0(23),
      C(24) => DSP_ALU_INST_0(23),
      C(23 downto 0) => DSP_ALU_INST_0(23 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => DSP_ALU_INST(0),
      CEA2 => p_27_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => CEB1,
      CEB2 => p_27_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_27_in,
      CEP => p_27_in,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 25) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 25),
      P(24 downto 0) => P(24 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\p_reg_reg_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => DSP_A_B_DATA_INST,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => Q(7),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_1035(7),
      O => \p_reg_reg_i_2__2_n_3\
    );
\p_reg_reg_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => DSP_A_B_DATA_INST,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => Q(6),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_1035(6),
      O => \p_reg_reg_i_3__0_n_3\
    );
\p_reg_reg_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => DSP_A_B_DATA_INST,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => Q(5),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_1035(5),
      O => \p_reg_reg_i_4__0_n_3\
    );
\p_reg_reg_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => DSP_A_B_DATA_INST,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => Q(4),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_1035(4),
      O => \p_reg_reg_i_5__0_n_3\
    );
\p_reg_reg_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => DSP_A_B_DATA_INST,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => Q(3),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_1035(3),
      O => \p_reg_reg_i_6__0_n_3\
    );
\p_reg_reg_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => DSP_A_B_DATA_INST,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => Q(2),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_1035(2),
      O => \p_reg_reg_i_7__0_n_3\
    );
\p_reg_reg_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => DSP_A_B_DATA_INST,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => Q(1),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_1035(1),
      O => \p_reg_reg_i_8__0_n_3\
    );
\p_reg_reg_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => DSP_A_B_DATA_INST,
      I1 => DSP_A_B_DATA_INST_0,
      I2 => Q(0),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_1035(0),
      O => \p_reg_reg_i_9__0_n_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    CEA1 : out STD_LOGIC;
    CEB1 : out STD_LOGIC;
    p_27_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 24 downto 0 );
    ap_enable_reg_pp1_iter3 : in STD_LOGIC;
    \PixArray_val_V_5_5_1_i_reg_744_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2 : entity is "bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2 is
  signal \^cea1\ : STD_LOGIC;
  signal \^ceb1\ : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \p_reg_reg_i_1__3\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \p_reg_reg_i_2__1\ : label is "soft_lutpair456";
begin
  CEA1 <= \^cea1\;
  CEB1 <= \^ceb1\;
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(15),
      B(16) => q00(15),
      B(15 downto 0) => q00(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => P(24),
      C(46) => P(24),
      C(45) => P(24),
      C(44) => P(24),
      C(43) => P(24),
      C(42) => P(24),
      C(41) => P(24),
      C(40) => P(24),
      C(39) => P(24),
      C(38) => P(24),
      C(37) => P(24),
      C(36) => P(24),
      C(35) => P(24),
      C(34) => P(24),
      C(33) => P(24),
      C(32) => P(24),
      C(31) => P(24),
      C(30) => P(24),
      C(29) => P(24),
      C(28) => P(24),
      C(27) => P(24),
      C(26) => P(24),
      C(25) => P(24),
      C(24 downto 0) => P(24 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \^cea1\,
      CEA2 => p_27_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \^ceb1\,
      CEB2 => p_27_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_27_in,
      CEP => p_27_in,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\p_reg_reg_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter3,
      I1 => \PixArray_val_V_5_5_1_i_reg_744_reg[0]\,
      O => \^cea1\
    );
\p_reg_reg_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter3,
      I1 => \PixArray_val_V_5_5_1_i_reg_744_reg[0]\,
      I2 => ap_enable_reg_pp0_iter2,
      O => \^ceb1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_66 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    CEA1 : in STD_LOGIC;
    p_27_in : in STD_LOGIC;
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 24 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_66 : entity is "bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_66;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_66 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(15),
      B(16) => q00(15),
      B(15 downto 0) => q00(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => P(24),
      C(46) => P(24),
      C(45) => P(24),
      C(44) => P(24),
      C(43) => P(24),
      C(42) => P(24),
      C(41) => P(24),
      C(40) => P(24),
      C(39) => P(24),
      C(38) => P(24),
      C(37) => P(24),
      C(36) => P(24),
      C(35) => P(24),
      C(34) => P(24),
      C(33) => P(24),
      C(32) => P(24),
      C(31) => P(24),
      C(30) => P(24),
      C(29) => P(24),
      C(28) => P(24),
      C(27) => P(24),
      C(26) => P(24),
      C(25) => P(24),
      C(24 downto 0) => P(24 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => CEA1,
      CEA2 => p_27_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => CEB1,
      CEB2 => p_27_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_27_in,
      CEP => p_27_in,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_67 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    CEA1 : in STD_LOGIC;
    p_27_in : in STD_LOGIC;
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 24 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_67 : entity is "bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_67;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_67 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(15),
      B(16) => q00(15),
      B(15 downto 0) => q00(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => P(24),
      C(46) => P(24),
      C(45) => P(24),
      C(44) => P(24),
      C(43) => P(24),
      C(42) => P(24),
      C(41) => P(24),
      C(40) => P(24),
      C(39) => P(24),
      C(38) => P(24),
      C(37) => P(24),
      C(36) => P(24),
      C(35) => P(24),
      C(34) => P(24),
      C(33) => P(24),
      C(32) => P(24),
      C(31) => P(24),
      C(30) => P(24),
      C(29) => P(24),
      C(28) => P(24),
      C(27) => P(24),
      C(26) => P(24),
      C(25) => P(24),
      C(24 downto 0) => P(24 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => CEA1,
      CEA2 => p_27_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => CEB1,
      CEB2 => p_27_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_27_in,
      CEP => p_27_in,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_68 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    CEA1 : in STD_LOGIC;
    p_27_in : in STD_LOGIC;
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 24 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_68 : entity is "bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_68;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_68 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(15),
      B(16) => q00(15),
      B(15 downto 0) => q00(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => P(24),
      C(46) => P(24),
      C(45) => P(24),
      C(44) => P(24),
      C(43) => P(24),
      C(42) => P(24),
      C(41) => P(24),
      C(40) => P(24),
      C(39) => P(24),
      C(38) => P(24),
      C(37) => P(24),
      C(36) => P(24),
      C(35) => P(24),
      C(34) => P(24),
      C(33) => P(24),
      C(32) => P(24),
      C(31) => P(24),
      C(30) => P(24),
      C(29) => P(24),
      C(28) => P(24),
      C(27) => P(24),
      C(26) => P(24),
      C(25) => P(24),
      C(24 downto 0) => P(24 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => CEA1,
      CEA2 => p_27_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => CEB1,
      CEB2 => p_27_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_27_in,
      CEP => p_27_in,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_69 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    CEA1 : in STD_LOGIC;
    p_27_in : in STD_LOGIC;
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 24 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_69 : entity is "bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_69;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_69 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(15),
      B(16) => q00(15),
      B(15 downto 0) => q00(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => P(24),
      C(46) => P(24),
      C(45) => P(24),
      C(44) => P(24),
      C(43) => P(24),
      C(42) => P(24),
      C(41) => P(24),
      C(40) => P(24),
      C(39) => P(24),
      C(38) => P(24),
      C(37) => P(24),
      C(36) => P(24),
      C(35) => P(24),
      C(34) => P(24),
      C(33) => P(24),
      C(32) => P(24),
      C(31) => P(24),
      C(30) => P(24),
      C(29) => P(24),
      C(28) => P(24),
      C(27) => P(24),
      C(26) => P(24),
      C(25) => P(24),
      C(24 downto 0) => P(24 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => CEA1,
      CEA2 => p_27_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => CEB1,
      CEB2 => p_27_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_27_in,
      CEP => p_27_in,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_70 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    CEA1 : in STD_LOGIC;
    p_27_in : in STD_LOGIC;
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 24 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_70 : entity is "bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_70;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_70 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(15),
      B(16) => q00(15),
      B(15 downto 0) => q00(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => P(24),
      C(46) => P(24),
      C(45) => P(24),
      C(44) => P(24),
      C(43) => P(24),
      C(42) => P(24),
      C(41) => P(24),
      C(40) => P(24),
      C(39) => P(24),
      C(38) => P(24),
      C(37) => P(24),
      C(36) => P(24),
      C(35) => P(24),
      C(34) => P(24),
      C(33) => P(24),
      C(32) => P(24),
      C(31) => P(24),
      C(30) => P(24),
      C(29) => P(24),
      C(28) => P(24),
      C(27) => P(24),
      C(26) => P(24),
      C(25) => P(24),
      C(24 downto 0) => P(24 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => CEA1,
      CEA2 => p_27_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => CEB1,
      CEB2 => p_27_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_27_in,
      CEP => p_27_in,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3 is
  port (
    P : out STD_LOGIC_VECTOR ( 25 downto 0 );
    CEB1 : out STD_LOGIC;
    CEA1 : in STD_LOGIC;
    p_27_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 );
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    DSP_A_B_DATA_INST : in STD_LOGIC;
    ap_enable_reg_pp1_iter4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3 : entity is "bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3 is
  signal \^ceb1\ : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 26 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
  CEB1 <= \^ceb1\;
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(15),
      B(16) => q00(15),
      B(15 downto 0) => q00(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => CEA1,
      CEA2 => p_27_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \^ceb1\,
      CEB2 => p_27_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_27_in,
      CEP => p_27_in,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 26) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 26),
      P(25 downto 0) => P(25 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => PCOUT(47 downto 0),
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\p_reg_reg_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => DSP_A_B_DATA_INST,
      I2 => ap_enable_reg_pp1_iter4,
      O => \^ceb1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_61 is
  port (
    P : out STD_LOGIC_VECTOR ( 25 downto 0 );
    CEA1 : in STD_LOGIC;
    p_27_in : in STD_LOGIC;
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_61 : entity is "bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_61;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_61 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 26 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(15),
      B(16) => q00(15),
      B(15 downto 0) => q00(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => CEA1,
      CEA2 => p_27_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => CEB1,
      CEB2 => p_27_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_27_in,
      CEP => p_27_in,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 26) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 26),
      P(25 downto 0) => P(25 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => PCOUT(47 downto 0),
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_62 is
  port (
    P : out STD_LOGIC_VECTOR ( 25 downto 0 );
    CEA1 : in STD_LOGIC;
    p_27_in : in STD_LOGIC;
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_62 : entity is "bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_62;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_62 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 26 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(15),
      B(16) => q00(15),
      B(15 downto 0) => q00(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => CEA1,
      CEA2 => p_27_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => CEB1,
      CEB2 => p_27_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_27_in,
      CEP => p_27_in,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 26) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 26),
      P(25 downto 0) => P(25 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => PCOUT(47 downto 0),
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_63 is
  port (
    P : out STD_LOGIC_VECTOR ( 25 downto 0 );
    CEA1 : in STD_LOGIC;
    p_27_in : in STD_LOGIC;
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_63 : entity is "bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_63;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_63 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 26 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(15),
      B(16) => q00(15),
      B(15 downto 0) => q00(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => CEA1,
      CEA2 => p_27_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => CEB1,
      CEB2 => p_27_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_27_in,
      CEP => p_27_in,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 26) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 26),
      P(25 downto 0) => P(25 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => PCOUT(47 downto 0),
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_64 is
  port (
    P : out STD_LOGIC_VECTOR ( 25 downto 0 );
    CEA1 : in STD_LOGIC;
    p_27_in : in STD_LOGIC;
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_64 : entity is "bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_64;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_64 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 26 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(15),
      B(16) => q00(15),
      B(15 downto 0) => q00(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => CEA1,
      CEA2 => p_27_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => CEB1,
      CEB2 => p_27_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_27_in,
      CEP => p_27_in,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 26) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 26),
      P(25 downto 0) => P(25 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => PCOUT(47 downto 0),
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_65 is
  port (
    P : out STD_LOGIC_VECTOR ( 25 downto 0 );
    CEA1 : in STD_LOGIC;
    p_27_in : in STD_LOGIC;
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_65 : entity is "bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_65;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_65 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 26 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(15),
      B(16) => q00(15),
      B(15 downto 0) => q00(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => CEA1,
      CEA2 => p_27_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => CEB1,
      CEB2 => p_27_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_27_in,
      CEP => p_27_in,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 26) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 26),
      P(25 downto 0) => P(25 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => PCOUT(47 downto 0),
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    CEB1 : out STD_LOGIC;
    CEA1 : in STD_LOGIC;
    p_27_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 25 downto 0 );
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    DSP_A_B_DATA_INST : in STD_LOGIC;
    ap_enable_reg_pp1_iter5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4 : entity is "bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4 is
  signal \^ceb1\ : STD_LOGIC;
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
  CEB1 <= \^ceb1\;
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(15),
      B(16) => q00(15),
      B(15 downto 0) => q00(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => P(25),
      C(46) => P(25),
      C(45) => P(25),
      C(44) => P(25),
      C(43) => P(25),
      C(42) => P(25),
      C(41) => P(25),
      C(40) => P(25),
      C(39) => P(25),
      C(38) => P(25),
      C(37) => P(25),
      C(36) => P(25),
      C(35) => P(25),
      C(34) => P(25),
      C(33) => P(25),
      C(32) => P(25),
      C(31) => P(25),
      C(30) => P(25),
      C(29) => P(25),
      C(28) => P(25),
      C(27) => P(25),
      C(26) => P(25),
      C(25 downto 0) => P(25 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => CEA1,
      CEA2 => p_27_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \^ceb1\,
      CEB2 => p_27_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_27_in,
      CEP => p_27_in,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\p_reg_reg_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => DSP_A_B_DATA_INST,
      I2 => ap_enable_reg_pp1_iter5,
      O => \^ceb1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_56 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    CEA1 : in STD_LOGIC;
    p_27_in : in STD_LOGIC;
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_56 : entity is "bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_56;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_56 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(15),
      B(16) => q00(15),
      B(15 downto 0) => q00(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => P(25),
      C(46) => P(25),
      C(45) => P(25),
      C(44) => P(25),
      C(43) => P(25),
      C(42) => P(25),
      C(41) => P(25),
      C(40) => P(25),
      C(39) => P(25),
      C(38) => P(25),
      C(37) => P(25),
      C(36) => P(25),
      C(35) => P(25),
      C(34) => P(25),
      C(33) => P(25),
      C(32) => P(25),
      C(31) => P(25),
      C(30) => P(25),
      C(29) => P(25),
      C(28) => P(25),
      C(27) => P(25),
      C(26) => P(25),
      C(25 downto 0) => P(25 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => CEA1,
      CEA2 => p_27_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => CEB1,
      CEB2 => p_27_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_27_in,
      CEP => p_27_in,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_57 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    CEA1 : in STD_LOGIC;
    p_27_in : in STD_LOGIC;
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_57 : entity is "bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_57;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_57 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(15),
      B(16) => q00(15),
      B(15 downto 0) => q00(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => P(25),
      C(46) => P(25),
      C(45) => P(25),
      C(44) => P(25),
      C(43) => P(25),
      C(42) => P(25),
      C(41) => P(25),
      C(40) => P(25),
      C(39) => P(25),
      C(38) => P(25),
      C(37) => P(25),
      C(36) => P(25),
      C(35) => P(25),
      C(34) => P(25),
      C(33) => P(25),
      C(32) => P(25),
      C(31) => P(25),
      C(30) => P(25),
      C(29) => P(25),
      C(28) => P(25),
      C(27) => P(25),
      C(26) => P(25),
      C(25 downto 0) => P(25 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => CEA1,
      CEA2 => p_27_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => CEB1,
      CEB2 => p_27_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_27_in,
      CEP => p_27_in,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_58 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    CEA1 : in STD_LOGIC;
    p_27_in : in STD_LOGIC;
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_58 : entity is "bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_58;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_58 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(15),
      B(16) => q00(15),
      B(15 downto 0) => q00(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => P(25),
      C(46) => P(25),
      C(45) => P(25),
      C(44) => P(25),
      C(43) => P(25),
      C(42) => P(25),
      C(41) => P(25),
      C(40) => P(25),
      C(39) => P(25),
      C(38) => P(25),
      C(37) => P(25),
      C(36) => P(25),
      C(35) => P(25),
      C(34) => P(25),
      C(33) => P(25),
      C(32) => P(25),
      C(31) => P(25),
      C(30) => P(25),
      C(29) => P(25),
      C(28) => P(25),
      C(27) => P(25),
      C(26) => P(25),
      C(25 downto 0) => P(25 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => CEA1,
      CEA2 => p_27_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => CEB1,
      CEB2 => p_27_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_27_in,
      CEP => p_27_in,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_59 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    CEA1 : in STD_LOGIC;
    p_27_in : in STD_LOGIC;
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_59 : entity is "bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_59;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_59 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(15),
      B(16) => q00(15),
      B(15 downto 0) => q00(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => P(25),
      C(46) => P(25),
      C(45) => P(25),
      C(44) => P(25),
      C(43) => P(25),
      C(42) => P(25),
      C(41) => P(25),
      C(40) => P(25),
      C(39) => P(25),
      C(38) => P(25),
      C(37) => P(25),
      C(36) => P(25),
      C(35) => P(25),
      C(34) => P(25),
      C(33) => P(25),
      C(32) => P(25),
      C(31) => P(25),
      C(30) => P(25),
      C(29) => P(25),
      C(28) => P(25),
      C(27) => P(25),
      C(26) => P(25),
      C(25 downto 0) => P(25 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => CEA1,
      CEA2 => p_27_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => CEB1,
      CEB2 => p_27_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_27_in,
      CEP => p_27_in,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_60 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    CEA1 : in STD_LOGIC;
    p_27_in : in STD_LOGIC;
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_60 : entity is "bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_60;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_60 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(15),
      B(16) => q00(15),
      B(15 downto 0) => q00(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => P(25),
      C(46) => P(25),
      C(45) => P(25),
      C(44) => P(25),
      C(43) => P(25),
      C(42) => P(25),
      C(41) => P(25),
      C(40) => P(25),
      C(39) => P(25),
      C(38) => P(25),
      C(37) => P(25),
      C(36) => P(25),
      C(35) => P(25),
      C(34) => P(25),
      C(33) => P(25),
      C(32) => P(25),
      C(31) => P(25),
      C(30) => P(25),
      C(29) => P(25),
      C(28) => P(25),
      C(27) => P(25),
      C(26) => P(25),
      C(25 downto 0) => P(25 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => CEA1,
      CEA2 => p_27_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => CEB1,
      CEB2 => p_27_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_27_in,
      CEP => p_27_in,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5 is
  port (
    CEA1 : out STD_LOGIC;
    CEP : out STD_LOGIC;
    CEB1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \LineBuf_val_V_0_addr_reg_3219_pp1_iter1_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \LineBuf_val_V_0_addr_reg_3219_pp1_iter1_reg_reg[0]_0\ : in STD_LOGIC;
    \PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg_reg[7]\ : in STD_LOGIC;
    \PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg_reg[7]_0\ : in STD_LOGIC;
    SrcYUV422_empty_n : in STD_LOGIC;
    OutYUV_full_n : in STD_LOGIC;
    \PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg_reg[7]_1\ : in STD_LOGIC;
    OutputWriteEn_reg_3163 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ap_enable_reg_pp1_iter6 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5 : entity is "bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5 is
  signal \^cea1\ : STD_LOGIC;
  signal \^ceb1\ : STD_LOGIC;
  signal \^cep\ : STD_LOGIC;
  signal grp_fu_2974_p3 : STD_LOGIC_VECTOR ( 26 to 26 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_89 : STD_LOGIC;
  signal p_reg_reg_n_90 : STD_LOGIC;
  signal p_reg_reg_n_91 : STD_LOGIC;
  signal p_reg_reg_n_92 : STD_LOGIC;
  signal p_reg_reg_n_93 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal \select_ln301_5_reg_3951[7]_i_2_n_3\ : STD_LOGIC;
  signal tmp_15_fu_2598_p4 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 27 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of p_reg_reg_i_1 : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \p_reg_reg_i_1__1\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \select_ln301_5_reg_3951[0]_i_1\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \select_ln301_5_reg_3951[1]_i_1\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \select_ln301_5_reg_3951[2]_i_1\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \select_ln301_5_reg_3951[3]_i_1\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \select_ln301_5_reg_3951[4]_i_1\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \select_ln301_5_reg_3951[5]_i_1\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \select_ln301_5_reg_3951[6]_i_1\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \select_ln301_5_reg_3951[7]_i_1\ : label is "soft_lutpair478";
begin
  CEA1 <= \^cea1\;
  CEB1 <= \^ceb1\;
  CEP <= \^cep\;
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(15),
      B(16) => q00(15),
      B(15 downto 0) => q00(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \^cea1\,
      CEA2 => \^cep\,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => \^ceb1\,
      CEB2 => \^cep\,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => \^cep\,
      CEP => \^cep\,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 27) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 27),
      P(26) => grp_fu_2974_p3(26),
      P(25 downto 20) => tmp_15_fu_2598_p4(5 downto 0),
      P(19) => p_reg_reg_n_89,
      P(18) => p_reg_reg_n_90,
      P(17) => p_reg_reg_n_91,
      P(16) => p_reg_reg_n_92,
      P(15) => p_reg_reg_n_93,
      P(14) => p_reg_reg_n_94,
      P(13) => p_reg_reg_n_95,
      P(12) => p_reg_reg_n_96,
      P(11) => p_reg_reg_n_97,
      P(10) => p_reg_reg_n_98,
      P(9) => p_reg_reg_n_99,
      P(8) => p_reg_reg_n_100,
      P(7) => p_reg_reg_n_101,
      P(6) => p_reg_reg_n_102,
      P(5) => p_reg_reg_n_103,
      P(4) => p_reg_reg_n_104,
      P(3) => p_reg_reg_n_105,
      P(2) => p_reg_reg_n_106,
      P(1) => p_reg_reg_n_107,
      P(0) => p_reg_reg_n_108,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => PCOUT(47 downto 0),
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
p_reg_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \LineBuf_val_V_0_addr_reg_3219_pp1_iter1_reg_reg[0]\(0),
      I1 => \LineBuf_val_V_0_addr_reg_3219_pp1_iter1_reg_reg[0]_0\,
      O => \^cep\
    );
\p_reg_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700F7F7F7F7F7F7"
    )
        port map (
      I0 => \PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg_reg[7]\,
      I1 => \PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg_reg[7]_0\,
      I2 => SrcYUV422_empty_n,
      I3 => OutYUV_full_n,
      I4 => \PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg_reg[7]_1\,
      I5 => OutputWriteEn_reg_3163,
      O => \^cea1\
    );
\p_reg_reg_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => \LineBuf_val_V_0_addr_reg_3219_pp1_iter1_reg_reg[0]_0\,
      I2 => ap_enable_reg_pp1_iter6,
      O => \^ceb1\
    );
\select_ln301_5_reg_3951[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => grp_fu_2974_p3(26),
      I1 => \select_ln301_5_reg_3951[7]_i_2_n_3\,
      I2 => p_reg_reg_n_96,
      O => D(0)
    );
\select_ln301_5_reg_3951[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => grp_fu_2974_p3(26),
      I1 => \select_ln301_5_reg_3951[7]_i_2_n_3\,
      I2 => p_reg_reg_n_95,
      O => D(1)
    );
\select_ln301_5_reg_3951[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => grp_fu_2974_p3(26),
      I1 => \select_ln301_5_reg_3951[7]_i_2_n_3\,
      I2 => p_reg_reg_n_94,
      O => D(2)
    );
\select_ln301_5_reg_3951[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => grp_fu_2974_p3(26),
      I1 => \select_ln301_5_reg_3951[7]_i_2_n_3\,
      I2 => p_reg_reg_n_93,
      O => D(3)
    );
\select_ln301_5_reg_3951[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => grp_fu_2974_p3(26),
      I1 => \select_ln301_5_reg_3951[7]_i_2_n_3\,
      I2 => p_reg_reg_n_92,
      O => D(4)
    );
\select_ln301_5_reg_3951[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => grp_fu_2974_p3(26),
      I1 => \select_ln301_5_reg_3951[7]_i_2_n_3\,
      I2 => p_reg_reg_n_91,
      O => D(5)
    );
\select_ln301_5_reg_3951[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => grp_fu_2974_p3(26),
      I1 => \select_ln301_5_reg_3951[7]_i_2_n_3\,
      I2 => p_reg_reg_n_90,
      O => D(6)
    );
\select_ln301_5_reg_3951[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => grp_fu_2974_p3(26),
      I1 => \select_ln301_5_reg_3951[7]_i_2_n_3\,
      I2 => p_reg_reg_n_89,
      O => D(7)
    );
\select_ln301_5_reg_3951[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => tmp_15_fu_2598_p4(0),
      I1 => tmp_15_fu_2598_p4(1),
      I2 => tmp_15_fu_2598_p4(2),
      I3 => tmp_15_fu_2598_p4(3),
      I4 => tmp_15_fu_2598_p4(4),
      I5 => tmp_15_fu_2598_p4(5),
      O => \select_ln301_5_reg_3951[7]_i_2_n_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_51 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    CEA1 : in STD_LOGIC;
    p_27_in : in STD_LOGIC;
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_51 : entity is "bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_51;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_51 is
  signal grp_fu_2963_p3 : STD_LOGIC_VECTOR ( 26 to 26 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_89 : STD_LOGIC;
  signal p_reg_reg_n_90 : STD_LOGIC;
  signal p_reg_reg_n_91 : STD_LOGIC;
  signal p_reg_reg_n_92 : STD_LOGIC;
  signal p_reg_reg_n_93 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal \select_ln301_4_reg_3946[7]_i_2_n_3\ : STD_LOGIC;
  signal tmp_13_fu_2539_p4 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 27 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \select_ln301_4_reg_3946[0]_i_1\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \select_ln301_4_reg_3946[1]_i_1\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \select_ln301_4_reg_3946[2]_i_1\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \select_ln301_4_reg_3946[3]_i_1\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \select_ln301_4_reg_3946[4]_i_1\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \select_ln301_4_reg_3946[5]_i_1\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \select_ln301_4_reg_3946[6]_i_1\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \select_ln301_4_reg_3946[7]_i_1\ : label is "soft_lutpair473";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(15),
      B(16) => q00(15),
      B(15 downto 0) => q00(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => CEA1,
      CEA2 => p_27_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => CEB1,
      CEB2 => p_27_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_27_in,
      CEP => p_27_in,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 27) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 27),
      P(26) => grp_fu_2963_p3(26),
      P(25 downto 20) => tmp_13_fu_2539_p4(5 downto 0),
      P(19) => p_reg_reg_n_89,
      P(18) => p_reg_reg_n_90,
      P(17) => p_reg_reg_n_91,
      P(16) => p_reg_reg_n_92,
      P(15) => p_reg_reg_n_93,
      P(14) => p_reg_reg_n_94,
      P(13) => p_reg_reg_n_95,
      P(12) => p_reg_reg_n_96,
      P(11) => p_reg_reg_n_97,
      P(10) => p_reg_reg_n_98,
      P(9) => p_reg_reg_n_99,
      P(8) => p_reg_reg_n_100,
      P(7) => p_reg_reg_n_101,
      P(6) => p_reg_reg_n_102,
      P(5) => p_reg_reg_n_103,
      P(4) => p_reg_reg_n_104,
      P(3) => p_reg_reg_n_105,
      P(2) => p_reg_reg_n_106,
      P(1) => p_reg_reg_n_107,
      P(0) => p_reg_reg_n_108,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => PCOUT(47 downto 0),
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\select_ln301_4_reg_3946[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => grp_fu_2963_p3(26),
      I1 => \select_ln301_4_reg_3946[7]_i_2_n_3\,
      I2 => p_reg_reg_n_96,
      O => D(0)
    );
\select_ln301_4_reg_3946[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => grp_fu_2963_p3(26),
      I1 => \select_ln301_4_reg_3946[7]_i_2_n_3\,
      I2 => p_reg_reg_n_95,
      O => D(1)
    );
\select_ln301_4_reg_3946[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => grp_fu_2963_p3(26),
      I1 => \select_ln301_4_reg_3946[7]_i_2_n_3\,
      I2 => p_reg_reg_n_94,
      O => D(2)
    );
\select_ln301_4_reg_3946[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => grp_fu_2963_p3(26),
      I1 => \select_ln301_4_reg_3946[7]_i_2_n_3\,
      I2 => p_reg_reg_n_93,
      O => D(3)
    );
\select_ln301_4_reg_3946[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => grp_fu_2963_p3(26),
      I1 => \select_ln301_4_reg_3946[7]_i_2_n_3\,
      I2 => p_reg_reg_n_92,
      O => D(4)
    );
\select_ln301_4_reg_3946[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => grp_fu_2963_p3(26),
      I1 => \select_ln301_4_reg_3946[7]_i_2_n_3\,
      I2 => p_reg_reg_n_91,
      O => D(5)
    );
\select_ln301_4_reg_3946[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => grp_fu_2963_p3(26),
      I1 => \select_ln301_4_reg_3946[7]_i_2_n_3\,
      I2 => p_reg_reg_n_90,
      O => D(6)
    );
\select_ln301_4_reg_3946[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => grp_fu_2963_p3(26),
      I1 => \select_ln301_4_reg_3946[7]_i_2_n_3\,
      I2 => p_reg_reg_n_89,
      O => D(7)
    );
\select_ln301_4_reg_3946[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => tmp_13_fu_2539_p4(0),
      I1 => tmp_13_fu_2539_p4(1),
      I2 => tmp_13_fu_2539_p4(2),
      I3 => tmp_13_fu_2539_p4(3),
      I4 => tmp_13_fu_2539_p4(4),
      I5 => tmp_13_fu_2539_p4(5),
      O => \select_ln301_4_reg_3946[7]_i_2_n_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_52 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    CEA1 : in STD_LOGIC;
    p_27_in : in STD_LOGIC;
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_52 : entity is "bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_52;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_52 is
  signal grp_fu_2952_p3 : STD_LOGIC_VECTOR ( 26 to 26 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_89 : STD_LOGIC;
  signal p_reg_reg_n_90 : STD_LOGIC;
  signal p_reg_reg_n_91 : STD_LOGIC;
  signal p_reg_reg_n_92 : STD_LOGIC;
  signal p_reg_reg_n_93 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal \select_ln301_3_reg_3941[7]_i_2_n_3\ : STD_LOGIC;
  signal tmp_11_fu_2480_p4 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 27 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \select_ln301_3_reg_3941[0]_i_1\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \select_ln301_3_reg_3941[1]_i_1\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \select_ln301_3_reg_3941[2]_i_1\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \select_ln301_3_reg_3941[3]_i_1\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \select_ln301_3_reg_3941[4]_i_1\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \select_ln301_3_reg_3941[5]_i_1\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \select_ln301_3_reg_3941[6]_i_1\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \select_ln301_3_reg_3941[7]_i_1\ : label is "soft_lutpair469";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(15),
      B(16) => q00(15),
      B(15 downto 0) => q00(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => CEA1,
      CEA2 => p_27_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => CEB1,
      CEB2 => p_27_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_27_in,
      CEP => p_27_in,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 27) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 27),
      P(26) => grp_fu_2952_p3(26),
      P(25 downto 20) => tmp_11_fu_2480_p4(5 downto 0),
      P(19) => p_reg_reg_n_89,
      P(18) => p_reg_reg_n_90,
      P(17) => p_reg_reg_n_91,
      P(16) => p_reg_reg_n_92,
      P(15) => p_reg_reg_n_93,
      P(14) => p_reg_reg_n_94,
      P(13) => p_reg_reg_n_95,
      P(12) => p_reg_reg_n_96,
      P(11) => p_reg_reg_n_97,
      P(10) => p_reg_reg_n_98,
      P(9) => p_reg_reg_n_99,
      P(8) => p_reg_reg_n_100,
      P(7) => p_reg_reg_n_101,
      P(6) => p_reg_reg_n_102,
      P(5) => p_reg_reg_n_103,
      P(4) => p_reg_reg_n_104,
      P(3) => p_reg_reg_n_105,
      P(2) => p_reg_reg_n_106,
      P(1) => p_reg_reg_n_107,
      P(0) => p_reg_reg_n_108,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => PCOUT(47 downto 0),
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\select_ln301_3_reg_3941[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => grp_fu_2952_p3(26),
      I1 => \select_ln301_3_reg_3941[7]_i_2_n_3\,
      I2 => p_reg_reg_n_96,
      O => D(0)
    );
\select_ln301_3_reg_3941[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => grp_fu_2952_p3(26),
      I1 => \select_ln301_3_reg_3941[7]_i_2_n_3\,
      I2 => p_reg_reg_n_95,
      O => D(1)
    );
\select_ln301_3_reg_3941[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => grp_fu_2952_p3(26),
      I1 => \select_ln301_3_reg_3941[7]_i_2_n_3\,
      I2 => p_reg_reg_n_94,
      O => D(2)
    );
\select_ln301_3_reg_3941[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => grp_fu_2952_p3(26),
      I1 => \select_ln301_3_reg_3941[7]_i_2_n_3\,
      I2 => p_reg_reg_n_93,
      O => D(3)
    );
\select_ln301_3_reg_3941[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => grp_fu_2952_p3(26),
      I1 => \select_ln301_3_reg_3941[7]_i_2_n_3\,
      I2 => p_reg_reg_n_92,
      O => D(4)
    );
\select_ln301_3_reg_3941[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => grp_fu_2952_p3(26),
      I1 => \select_ln301_3_reg_3941[7]_i_2_n_3\,
      I2 => p_reg_reg_n_91,
      O => D(5)
    );
\select_ln301_3_reg_3941[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => grp_fu_2952_p3(26),
      I1 => \select_ln301_3_reg_3941[7]_i_2_n_3\,
      I2 => p_reg_reg_n_90,
      O => D(6)
    );
\select_ln301_3_reg_3941[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => grp_fu_2952_p3(26),
      I1 => \select_ln301_3_reg_3941[7]_i_2_n_3\,
      I2 => p_reg_reg_n_89,
      O => D(7)
    );
\select_ln301_3_reg_3941[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => tmp_11_fu_2480_p4(0),
      I1 => tmp_11_fu_2480_p4(1),
      I2 => tmp_11_fu_2480_p4(2),
      I3 => tmp_11_fu_2480_p4(3),
      I4 => tmp_11_fu_2480_p4(4),
      I5 => tmp_11_fu_2480_p4(5),
      O => \select_ln301_3_reg_3941[7]_i_2_n_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_53 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    CEA1 : in STD_LOGIC;
    p_27_in : in STD_LOGIC;
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_53 : entity is "bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_53;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_53 is
  signal grp_fu_2941_p3 : STD_LOGIC_VECTOR ( 26 to 26 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_89 : STD_LOGIC;
  signal p_reg_reg_n_90 : STD_LOGIC;
  signal p_reg_reg_n_91 : STD_LOGIC;
  signal p_reg_reg_n_92 : STD_LOGIC;
  signal p_reg_reg_n_93 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal \select_ln301_2_reg_3936[7]_i_2_n_3\ : STD_LOGIC;
  signal tmp_9_fu_2421_p4 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 27 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \select_ln301_2_reg_3936[0]_i_1\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \select_ln301_2_reg_3936[1]_i_1\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \select_ln301_2_reg_3936[2]_i_1\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \select_ln301_2_reg_3936[3]_i_1\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \select_ln301_2_reg_3936[4]_i_1\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \select_ln301_2_reg_3936[5]_i_1\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \select_ln301_2_reg_3936[6]_i_1\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \select_ln301_2_reg_3936[7]_i_1\ : label is "soft_lutpair465";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(15),
      B(16) => q00(15),
      B(15 downto 0) => q00(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => CEA1,
      CEA2 => p_27_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => CEB1,
      CEB2 => p_27_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_27_in,
      CEP => p_27_in,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 27) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 27),
      P(26) => grp_fu_2941_p3(26),
      P(25 downto 20) => tmp_9_fu_2421_p4(5 downto 0),
      P(19) => p_reg_reg_n_89,
      P(18) => p_reg_reg_n_90,
      P(17) => p_reg_reg_n_91,
      P(16) => p_reg_reg_n_92,
      P(15) => p_reg_reg_n_93,
      P(14) => p_reg_reg_n_94,
      P(13) => p_reg_reg_n_95,
      P(12) => p_reg_reg_n_96,
      P(11) => p_reg_reg_n_97,
      P(10) => p_reg_reg_n_98,
      P(9) => p_reg_reg_n_99,
      P(8) => p_reg_reg_n_100,
      P(7) => p_reg_reg_n_101,
      P(6) => p_reg_reg_n_102,
      P(5) => p_reg_reg_n_103,
      P(4) => p_reg_reg_n_104,
      P(3) => p_reg_reg_n_105,
      P(2) => p_reg_reg_n_106,
      P(1) => p_reg_reg_n_107,
      P(0) => p_reg_reg_n_108,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => PCOUT(47 downto 0),
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\select_ln301_2_reg_3936[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => grp_fu_2941_p3(26),
      I1 => \select_ln301_2_reg_3936[7]_i_2_n_3\,
      I2 => p_reg_reg_n_96,
      O => D(0)
    );
\select_ln301_2_reg_3936[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => grp_fu_2941_p3(26),
      I1 => \select_ln301_2_reg_3936[7]_i_2_n_3\,
      I2 => p_reg_reg_n_95,
      O => D(1)
    );
\select_ln301_2_reg_3936[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => grp_fu_2941_p3(26),
      I1 => \select_ln301_2_reg_3936[7]_i_2_n_3\,
      I2 => p_reg_reg_n_94,
      O => D(2)
    );
\select_ln301_2_reg_3936[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => grp_fu_2941_p3(26),
      I1 => \select_ln301_2_reg_3936[7]_i_2_n_3\,
      I2 => p_reg_reg_n_93,
      O => D(3)
    );
\select_ln301_2_reg_3936[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => grp_fu_2941_p3(26),
      I1 => \select_ln301_2_reg_3936[7]_i_2_n_3\,
      I2 => p_reg_reg_n_92,
      O => D(4)
    );
\select_ln301_2_reg_3936[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => grp_fu_2941_p3(26),
      I1 => \select_ln301_2_reg_3936[7]_i_2_n_3\,
      I2 => p_reg_reg_n_91,
      O => D(5)
    );
\select_ln301_2_reg_3936[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => grp_fu_2941_p3(26),
      I1 => \select_ln301_2_reg_3936[7]_i_2_n_3\,
      I2 => p_reg_reg_n_90,
      O => D(6)
    );
\select_ln301_2_reg_3936[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => grp_fu_2941_p3(26),
      I1 => \select_ln301_2_reg_3936[7]_i_2_n_3\,
      I2 => p_reg_reg_n_89,
      O => D(7)
    );
\select_ln301_2_reg_3936[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => tmp_9_fu_2421_p4(0),
      I1 => tmp_9_fu_2421_p4(1),
      I2 => tmp_9_fu_2421_p4(2),
      I3 => tmp_9_fu_2421_p4(3),
      I4 => tmp_9_fu_2421_p4(4),
      I5 => tmp_9_fu_2421_p4(5),
      O => \select_ln301_2_reg_3936[7]_i_2_n_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_54 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    CEA1 : in STD_LOGIC;
    p_27_in : in STD_LOGIC;
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_54 : entity is "bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_54;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_54 is
  signal grp_fu_2930_p3 : STD_LOGIC_VECTOR ( 26 to 26 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_89 : STD_LOGIC;
  signal p_reg_reg_n_90 : STD_LOGIC;
  signal p_reg_reg_n_91 : STD_LOGIC;
  signal p_reg_reg_n_92 : STD_LOGIC;
  signal p_reg_reg_n_93 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal \select_ln301_1_reg_3931[7]_i_2_n_3\ : STD_LOGIC;
  signal tmp_7_fu_2362_p4 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 27 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \select_ln301_1_reg_3931[0]_i_1\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \select_ln301_1_reg_3931[1]_i_1\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \select_ln301_1_reg_3931[2]_i_1\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \select_ln301_1_reg_3931[3]_i_1\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \select_ln301_1_reg_3931[4]_i_1\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \select_ln301_1_reg_3931[5]_i_1\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \select_ln301_1_reg_3931[6]_i_1\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \select_ln301_1_reg_3931[7]_i_1\ : label is "soft_lutpair461";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(15),
      B(16) => q00(15),
      B(15 downto 0) => q00(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => CEA1,
      CEA2 => p_27_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => CEB1,
      CEB2 => p_27_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_27_in,
      CEP => p_27_in,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 27) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 27),
      P(26) => grp_fu_2930_p3(26),
      P(25 downto 20) => tmp_7_fu_2362_p4(5 downto 0),
      P(19) => p_reg_reg_n_89,
      P(18) => p_reg_reg_n_90,
      P(17) => p_reg_reg_n_91,
      P(16) => p_reg_reg_n_92,
      P(15) => p_reg_reg_n_93,
      P(14) => p_reg_reg_n_94,
      P(13) => p_reg_reg_n_95,
      P(12) => p_reg_reg_n_96,
      P(11) => p_reg_reg_n_97,
      P(10) => p_reg_reg_n_98,
      P(9) => p_reg_reg_n_99,
      P(8) => p_reg_reg_n_100,
      P(7) => p_reg_reg_n_101,
      P(6) => p_reg_reg_n_102,
      P(5) => p_reg_reg_n_103,
      P(4) => p_reg_reg_n_104,
      P(3) => p_reg_reg_n_105,
      P(2) => p_reg_reg_n_106,
      P(1) => p_reg_reg_n_107,
      P(0) => p_reg_reg_n_108,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => PCOUT(47 downto 0),
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\select_ln301_1_reg_3931[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => grp_fu_2930_p3(26),
      I1 => \select_ln301_1_reg_3931[7]_i_2_n_3\,
      I2 => p_reg_reg_n_96,
      O => D(0)
    );
\select_ln301_1_reg_3931[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => grp_fu_2930_p3(26),
      I1 => \select_ln301_1_reg_3931[7]_i_2_n_3\,
      I2 => p_reg_reg_n_95,
      O => D(1)
    );
\select_ln301_1_reg_3931[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => grp_fu_2930_p3(26),
      I1 => \select_ln301_1_reg_3931[7]_i_2_n_3\,
      I2 => p_reg_reg_n_94,
      O => D(2)
    );
\select_ln301_1_reg_3931[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => grp_fu_2930_p3(26),
      I1 => \select_ln301_1_reg_3931[7]_i_2_n_3\,
      I2 => p_reg_reg_n_93,
      O => D(3)
    );
\select_ln301_1_reg_3931[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => grp_fu_2930_p3(26),
      I1 => \select_ln301_1_reg_3931[7]_i_2_n_3\,
      I2 => p_reg_reg_n_92,
      O => D(4)
    );
\select_ln301_1_reg_3931[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => grp_fu_2930_p3(26),
      I1 => \select_ln301_1_reg_3931[7]_i_2_n_3\,
      I2 => p_reg_reg_n_91,
      O => D(5)
    );
\select_ln301_1_reg_3931[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => grp_fu_2930_p3(26),
      I1 => \select_ln301_1_reg_3931[7]_i_2_n_3\,
      I2 => p_reg_reg_n_90,
      O => D(6)
    );
\select_ln301_1_reg_3931[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => grp_fu_2930_p3(26),
      I1 => \select_ln301_1_reg_3931[7]_i_2_n_3\,
      I2 => p_reg_reg_n_89,
      O => D(7)
    );
\select_ln301_1_reg_3931[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => tmp_7_fu_2362_p4(0),
      I1 => tmp_7_fu_2362_p4(1),
      I2 => tmp_7_fu_2362_p4(2),
      I3 => tmp_7_fu_2362_p4(3),
      I4 => tmp_7_fu_2362_p4(4),
      I5 => tmp_7_fu_2362_p4(5),
      O => \select_ln301_1_reg_3931[7]_i_2_n_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_55 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    CEA1 : in STD_LOGIC;
    p_27_in : in STD_LOGIC;
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_55 : entity is "bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_55;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_55 is
  signal grp_fu_2919_p3 : STD_LOGIC_VECTOR ( 26 to 26 );
  signal p_reg_reg_n_100 : STD_LOGIC;
  signal p_reg_reg_n_101 : STD_LOGIC;
  signal p_reg_reg_n_102 : STD_LOGIC;
  signal p_reg_reg_n_103 : STD_LOGIC;
  signal p_reg_reg_n_104 : STD_LOGIC;
  signal p_reg_reg_n_105 : STD_LOGIC;
  signal p_reg_reg_n_106 : STD_LOGIC;
  signal p_reg_reg_n_107 : STD_LOGIC;
  signal p_reg_reg_n_108 : STD_LOGIC;
  signal p_reg_reg_n_89 : STD_LOGIC;
  signal p_reg_reg_n_90 : STD_LOGIC;
  signal p_reg_reg_n_91 : STD_LOGIC;
  signal p_reg_reg_n_92 : STD_LOGIC;
  signal p_reg_reg_n_93 : STD_LOGIC;
  signal p_reg_reg_n_94 : STD_LOGIC;
  signal p_reg_reg_n_95 : STD_LOGIC;
  signal p_reg_reg_n_96 : STD_LOGIC;
  signal p_reg_reg_n_97 : STD_LOGIC;
  signal p_reg_reg_n_98 : STD_LOGIC;
  signal p_reg_reg_n_99 : STD_LOGIC;
  signal \select_ln301_reg_3926[7]_i_3_n_3\ : STD_LOGIC;
  signal tmp_5_fu_2303_p4 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 27 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \select_ln301_reg_3926[0]_i_1\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \select_ln301_reg_3926[1]_i_1\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \select_ln301_reg_3926[2]_i_1\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \select_ln301_reg_3926[3]_i_1\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \select_ln301_reg_3926[4]_i_1\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \select_ln301_reg_3926[5]_i_1\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \select_ln301_reg_3926[6]_i_1\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \select_ln301_reg_3926[7]_i_2\ : label is "soft_lutpair460";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 8) => B"0000000000000000000000",
      A(7 downto 0) => Q(7 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => q00(15),
      B(16) => q00(15),
      B(15 downto 0) => q00(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => CEA1,
      CEA2 => p_27_in,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => CEB1,
      CEB2 => p_27_in,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => p_27_in,
      CEP => p_27_in,
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000010101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 27) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 27),
      P(26) => grp_fu_2919_p3(26),
      P(25 downto 20) => tmp_5_fu_2303_p4(5 downto 0),
      P(19) => p_reg_reg_n_89,
      P(18) => p_reg_reg_n_90,
      P(17) => p_reg_reg_n_91,
      P(16) => p_reg_reg_n_92,
      P(15) => p_reg_reg_n_93,
      P(14) => p_reg_reg_n_94,
      P(13) => p_reg_reg_n_95,
      P(12) => p_reg_reg_n_96,
      P(11) => p_reg_reg_n_97,
      P(10) => p_reg_reg_n_98,
      P(9) => p_reg_reg_n_99,
      P(8) => p_reg_reg_n_100,
      P(7) => p_reg_reg_n_101,
      P(6) => p_reg_reg_n_102,
      P(5) => p_reg_reg_n_103,
      P(4) => p_reg_reg_n_104,
      P(3) => p_reg_reg_n_105,
      P(2) => p_reg_reg_n_106,
      P(1) => p_reg_reg_n_107,
      P(0) => p_reg_reg_n_108,
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => PCOUT(47 downto 0),
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\select_ln301_reg_3926[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => grp_fu_2919_p3(26),
      I1 => \select_ln301_reg_3926[7]_i_3_n_3\,
      I2 => p_reg_reg_n_96,
      O => D(0)
    );
\select_ln301_reg_3926[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => grp_fu_2919_p3(26),
      I1 => \select_ln301_reg_3926[7]_i_3_n_3\,
      I2 => p_reg_reg_n_95,
      O => D(1)
    );
\select_ln301_reg_3926[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => grp_fu_2919_p3(26),
      I1 => \select_ln301_reg_3926[7]_i_3_n_3\,
      I2 => p_reg_reg_n_94,
      O => D(2)
    );
\select_ln301_reg_3926[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => grp_fu_2919_p3(26),
      I1 => \select_ln301_reg_3926[7]_i_3_n_3\,
      I2 => p_reg_reg_n_93,
      O => D(3)
    );
\select_ln301_reg_3926[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => grp_fu_2919_p3(26),
      I1 => \select_ln301_reg_3926[7]_i_3_n_3\,
      I2 => p_reg_reg_n_92,
      O => D(4)
    );
\select_ln301_reg_3926[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => grp_fu_2919_p3(26),
      I1 => \select_ln301_reg_3926[7]_i_3_n_3\,
      I2 => p_reg_reg_n_91,
      O => D(5)
    );
\select_ln301_reg_3926[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => grp_fu_2919_p3(26),
      I1 => \select_ln301_reg_3926[7]_i_3_n_3\,
      I2 => p_reg_reg_n_90,
      O => D(6)
    );
\select_ln301_reg_3926[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => grp_fu_2919_p3(26),
      I1 => \select_ln301_reg_3926[7]_i_3_n_3\,
      I2 => p_reg_reg_n_89,
      O => D(7)
    );
\select_ln301_reg_3926[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => tmp_5_fu_2303_p4(0),
      I1 => tmp_5_fu_2303_p4(1),
      I2 => tmp_5_fu_2303_p4(2),
      I3 => tmp_5_fu_2303_p4(3),
      I4 => tmp_5_fu_2303_p4(4),
      I5 => tmp_5_fu_2303_p4(5),
      O => \select_ln301_reg_3926[7]_i_3_n_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_reg_unsigned_short_s is
  port (
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \d_read_reg_22_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_reg_unsigned_short_s : entity is "bd_c2dc_vsc_0_reg_unsigned_short_s";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_reg_unsigned_short_s;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_reg_unsigned_short_s is
begin
\d_read_reg_22_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(0),
      Q => Q(0),
      R => '0'
    );
\d_read_reg_22_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(10),
      Q => Q(10),
      R => '0'
    );
\d_read_reg_22_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(11),
      Q => Q(11),
      R => '0'
    );
\d_read_reg_22_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(1),
      Q => Q(1),
      R => '0'
    );
\d_read_reg_22_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(2),
      Q => Q(2),
      R => '0'
    );
\d_read_reg_22_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(3),
      Q => Q(3),
      R => '0'
    );
\d_read_reg_22_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(4),
      Q => Q(4),
      R => '0'
    );
\d_read_reg_22_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(5),
      Q => Q(5),
      R => '0'
    );
\d_read_reg_22_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(6),
      Q => Q(6),
      R => '0'
    );
\d_read_reg_22_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(7),
      Q => Q(7),
      R => '0'
    );
\d_read_reg_22_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(8),
      Q => Q(8),
      R => '0'
    );
\d_read_reg_22_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_reg_unsigned_short_s_108 is
  port (
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_reg_unsigned_short_s_108 : entity is "bd_c2dc_vsc_0_reg_unsigned_short_s";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_reg_unsigned_short_s_108;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_reg_unsigned_short_s_108 is
begin
\d_read_reg_22_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\d_read_reg_22_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(10),
      Q => Q(10),
      R => '0'
    );
\d_read_reg_22_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(11),
      Q => Q(11),
      R => '0'
    );
\d_read_reg_22_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\d_read_reg_22_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\d_read_reg_22_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\d_read_reg_22_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\d_read_reg_22_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\d_read_reg_22_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\d_read_reg_22_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\d_read_reg_22_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(8),
      Q => Q(8),
      R => '0'
    );
\d_read_reg_22_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_reg_unsigned_short_s_109 is
  port (
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \d_read_reg_22_reg[11]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_reg_unsigned_short_s_109 : entity is "bd_c2dc_vsc_0_reg_unsigned_short_s";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_reg_unsigned_short_s_109;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_reg_unsigned_short_s_109 is
begin
\d_read_reg_22_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(9),
      Q => Q(9),
      R => '0'
    );
\d_read_reg_22_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(10),
      Q => Q(10),
      R => '0'
    );
\d_read_reg_22_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(0),
      Q => Q(0),
      R => '0'
    );
\d_read_reg_22_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(1),
      Q => Q(1),
      R => '0'
    );
\d_read_reg_22_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(2),
      Q => Q(2),
      R => '0'
    );
\d_read_reg_22_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(3),
      Q => Q(3),
      R => '0'
    );
\d_read_reg_22_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(4),
      Q => Q(4),
      R => '0'
    );
\d_read_reg_22_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(5),
      Q => Q(5),
      R => '0'
    );
\d_read_reg_22_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(6),
      Q => Q(6),
      R => '0'
    );
\d_read_reg_22_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(7),
      Q => Q(7),
      R => '0'
    );
\d_read_reg_22_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(8),
      Q => Q(8),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_reg_unsigned_short_s_97 is
  port (
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \cmp31208_i_reg_654_reg[0]\ : out STD_LOGIC;
    \cmp31208_i_reg_654_reg[0]_0\ : in STD_LOGIC;
    \cmp31208_i_reg_654_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \d_read_reg_22_reg[11]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_reg_unsigned_short_s_97 : entity is "bd_c2dc_vsc_0_reg_unsigned_short_s";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_reg_unsigned_short_s_97;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_reg_unsigned_short_s_97 is
  signal \^d\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \sub_i_reg_649[11]_i_2_n_3\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sub_i_reg_649[1]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \sub_i_reg_649[2]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \sub_i_reg_649[3]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \sub_i_reg_649[4]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \sub_i_reg_649[6]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \sub_i_reg_649[7]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \sub_i_reg_649[8]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \sub_i_reg_649[9]_i_1\ : label is "soft_lutpair201";
begin
  D(11 downto 0) <= \^d\(11 downto 0);
  Q(10 downto 0) <= \^q\(10 downto 0);
\cmp31208_i_reg_654[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \cmp31208_i_reg_654_reg[0]_0\,
      I1 => \^d\(11),
      I2 => \cmp31208_i_reg_654_reg[0]_1\(0),
      O => \cmp31208_i_reg_654_reg[0]\
    );
\d_read_reg_22_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(9),
      Q => \^q\(9),
      R => '0'
    );
\d_read_reg_22_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(10),
      Q => \^q\(10),
      R => '0'
    );
\d_read_reg_22_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(0),
      Q => \^q\(0),
      R => '0'
    );
\d_read_reg_22_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(1),
      Q => \^q\(1),
      R => '0'
    );
\d_read_reg_22_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(2),
      Q => \^q\(2),
      R => '0'
    );
\d_read_reg_22_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(3),
      Q => \^q\(3),
      R => '0'
    );
\d_read_reg_22_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(4),
      Q => \^q\(4),
      R => '0'
    );
\d_read_reg_22_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(5),
      Q => \^q\(5),
      R => '0'
    );
\d_read_reg_22_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(6),
      Q => \^q\(6),
      R => '0'
    );
\d_read_reg_22_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(7),
      Q => \^q\(7),
      R => '0'
    );
\d_read_reg_22_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \d_read_reg_22_reg[11]_0\(8),
      Q => \^q\(8),
      R => '0'
    );
\sub_i_reg_649[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \^d\(0)
    );
\sub_i_reg_649[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(9),
      I2 => \^q\(6),
      I3 => \sub_i_reg_649[11]_i_2_n_3\,
      I4 => \^q\(8),
      I5 => \^q\(7),
      O => \^d\(10)
    );
\sub_i_reg_649[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(6),
      I2 => \sub_i_reg_649[11]_i_2_n_3\,
      I3 => \^q\(8),
      I4 => \^q\(7),
      I5 => \^q\(10),
      O => \^d\(11)
    );
\sub_i_reg_649[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(5),
      I5 => \^q\(4),
      O => \sub_i_reg_649[11]_i_2_n_3\
    );
\sub_i_reg_649[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \^d\(1)
    );
\sub_i_reg_649[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \^d\(2)
    );
\sub_i_reg_649[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(3),
      O => \^d\(3)
    );
\sub_i_reg_649[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \^q\(4),
      O => \^d\(4)
    );
\sub_i_reg_649[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCCCCCCCC9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \^d\(5)
    );
\sub_i_reg_649[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(6),
      I1 => \sub_i_reg_649[11]_i_2_n_3\,
      O => \^d\(6)
    );
\sub_i_reg_649[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \^q\(7),
      I1 => \sub_i_reg_649[11]_i_2_n_3\,
      I2 => \^q\(6),
      O => \^d\(7)
    );
\sub_i_reg_649[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(7),
      I2 => \^q\(6),
      I3 => \sub_i_reg_649[11]_i_2_n_3\,
      O => \^d\(8)
    );
\sub_i_reg_649[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(7),
      I2 => \^q\(8),
      I3 => \sub_i_reg_649[11]_i_2_n_3\,
      I4 => \^q\(6),
      O => \^d\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_regslice_both is
  port (
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC;
    \sof_fu_126_reg[0]\ : out STD_LOGIC;
    B_V_data_1_sel_wr01_out : out STD_LOGIC;
    p_11_in : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln938_reg_677_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    MultiPixStream2AXIvideo_U0_ap_done : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ColorMode_read_reg_635_reg[3]\ : out STD_LOGIC;
    \icmp_ln951_reg_681_reg[0]\ : out STD_LOGIC;
    \icmp_ln938_reg_677_pp0_iter1_reg_reg[0]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : out STD_LOGIC;
    \icmp_ln938_reg_677_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    internal_full_n_reg : out STD_LOGIC;
    mOutPtr110_out : out STD_LOGIC;
    mOutPtr110_out_0 : out STD_LOGIC;
    m_axis_video_TDATA : out STD_LOGIC_VECTOR ( 47 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter3_reg : in STD_LOGIC;
    sof_fu_126 : in STD_LOGIC;
    sof_3_reg_205 : in STD_LOGIC;
    \sof_3_reg_205_reg[0]\ : in STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    \icmp_ln938_reg_677_pp0_iter2_reg_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    icmp_ln938_fu_355_p2 : in STD_LOGIC;
    \trunc_ln145_5_reg_718_reg[0]\ : in STD_LOGIC;
    OutYUV_empty_n : in STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : in STD_LOGIC;
    ColorMode_vcr_c19_empty_n : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_start : in STD_LOGIC;
    HwReg_HeightOut_c21_empty_n : in STD_LOGIC;
    HwReg_Width_c20_empty_n : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    \B_V_data_1_payload_B_reg[47]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \B_V_data_1_payload_B_reg[47]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \B_V_data_1_payload_B_reg[47]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln951_reg_681_reg[0]_0\ : in STD_LOGIC;
    \icmp_ln951_reg_681_reg[0]_1\ : in STD_LOGIC;
    \icmp_ln951_reg_681_reg[0]_2\ : in STD_LOGIC;
    icmp_ln951_reg_681 : in STD_LOGIC;
    \mOutPtr_reg[4]\ : in STD_LOGIC;
    internal_full_n : in STD_LOGIC;
    OutYUV_full_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    start_for_MultiPixStream2AXIvideo_U0_full_n : in STD_LOGIC;
    \B_V_data_1_payload_B_reg[31]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \B_V_data_1_payload_B_reg[23]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    data1 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_regslice_both : entity is "bd_c2dc_vsc_0_regslice_both";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_regslice_both;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_regslice_both is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A[16]_i_1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[17]_i_1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[18]_i_1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[19]_i_1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[20]_i_1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[21]_i_1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[22]_i_1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[23]_i_1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[24]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[25]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[26]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[27]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[28]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[29]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[30]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[31]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[32]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[33]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[34]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[35]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[36]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[37]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[38]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[39]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[40]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[41]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[42]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[43]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[44]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[45]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[46]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[47]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[9]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[24]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[25]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[26]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[27]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[28]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[29]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[30]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[31]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[32]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[33]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[34]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[35]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[36]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[37]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[38]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[39]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[40]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[41]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[42]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[43]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[44]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[45]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[46]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[47]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[9]\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__2_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \^b_v_data_1_sel_wr01_out\ : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__4_n_3\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__4_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[1]\ : STD_LOGIC;
  signal \^colormode_read_reg_635_reg[3]\ : STD_LOGIC;
  signal \^multipixstream2axivideo_u0_ap_done\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2__0_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[4]_i_2__0_n_3\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[3]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_phi_mux_axi_data_V_1_0_1_i_phi_fu_233_p6 : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_3_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_5_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_2__16_n_3\ : STD_LOGIC;
  signal \^moutptr110_out\ : STD_LOGIC;
  signal \mOutPtr[1]_i_4_n_3\ : STD_LOGIC;
  signal p_10_in : STD_LOGIC;
  signal p_2_out : STD_LOGIC_VECTOR ( 47 downto 24 );
  signal \trunc_ln145_2_reg_697[7]_i_2_n_3\ : STD_LOGIC;
  signal \trunc_ln145_2_reg_697[7]_i_3_n_3\ : STD_LOGIC;
  signal \trunc_ln145_2_reg_697[7]_i_4_n_3\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[24]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[25]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[26]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[27]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[28]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[29]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[30]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[31]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[32]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[33]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[34]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[35]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[36]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[37]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[38]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[39]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__2\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_2\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_2__0\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter2_i_1__0\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_3\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \i_1_reg_658[11]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \icmp_ln938_reg_677_pp0_iter2_reg[0]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \icmp_ln951_reg_681_pp0_iter1_reg[0]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \int_isr[0]_i_3\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \j_reg_194[10]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \j_reg_194[10]_i_2\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \j_reg_194[10]_i_4\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_4\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_1__1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \mOutPtr[4]_i_4__1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[0]_INST_0\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[10]_INST_0\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[11]_INST_0\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[12]_INST_0\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[13]_INST_0\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[14]_INST_0\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[15]_INST_0\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[16]_INST_0\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[17]_INST_0\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[18]_INST_0\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[19]_INST_0\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[1]_INST_0\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[20]_INST_0\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[21]_INST_0\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[22]_INST_0\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[23]_INST_0\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[24]_INST_0\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[25]_INST_0\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[26]_INST_0\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[27]_INST_0\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[28]_INST_0\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[29]_INST_0\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[2]_INST_0\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[30]_INST_0\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[31]_INST_0\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[32]_INST_0\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[33]_INST_0\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[34]_INST_0\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[35]_INST_0\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[36]_INST_0\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[37]_INST_0\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[38]_INST_0\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[39]_INST_0\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[3]_INST_0\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[40]_INST_0\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[41]_INST_0\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[42]_INST_0\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[43]_INST_0\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[44]_INST_0\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[45]_INST_0\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[46]_INST_0\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[47]_INST_0\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[4]_INST_0\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[5]_INST_0\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[6]_INST_0\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[7]_INST_0\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[8]_INST_0\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \m_axis_video_TDATA[9]_INST_0\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \trunc_ln145_2_reg_697[7]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \trunc_ln145_2_reg_697[7]_i_4\ : label is "soft_lutpair207";
begin
  B_V_data_1_sel_wr01_out <= \^b_v_data_1_sel_wr01_out\;
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  \ColorMode_read_reg_635_reg[3]\ <= \^colormode_read_reg_635_reg[3]\;
  MultiPixStream2AXIvideo_U0_ap_done <= \^multipixstream2axivideo_u0_ap_done\;
  \ap_CS_fsm_reg[3]\(0) <= \^ap_cs_fsm_reg[3]\(0);
  mOutPtr110_out <= \^moutptr110_out\;
\B_V_data_1_payload_A[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0\(0),
      I1 => \^colormode_read_reg_635_reg[3]\,
      I2 => \B_V_data_1_payload_B_reg[47]_0\(2),
      I3 => data1(10),
      O => ap_phi_mux_axi_data_V_1_0_1_i_phi_fu_233_p6(10)
    );
\B_V_data_1_payload_A[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0\(0),
      I1 => \^colormode_read_reg_635_reg[3]\,
      I2 => \B_V_data_1_payload_B_reg[47]_0\(3),
      I3 => data1(11),
      O => ap_phi_mux_axi_data_V_1_0_1_i_phi_fu_233_p6(11)
    );
\B_V_data_1_payload_A[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0\(0),
      I1 => \^colormode_read_reg_635_reg[3]\,
      I2 => \B_V_data_1_payload_B_reg[47]_0\(4),
      I3 => data1(12),
      O => ap_phi_mux_axi_data_V_1_0_1_i_phi_fu_233_p6(12)
    );
\B_V_data_1_payload_A[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0\(0),
      I1 => \^colormode_read_reg_635_reg[3]\,
      I2 => \B_V_data_1_payload_B_reg[47]_0\(5),
      I3 => data1(13),
      O => ap_phi_mux_axi_data_V_1_0_1_i_phi_fu_233_p6(13)
    );
\B_V_data_1_payload_A[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0\(0),
      I1 => \^colormode_read_reg_635_reg[3]\,
      I2 => \B_V_data_1_payload_B_reg[47]_0\(6),
      I3 => data1(14),
      O => ap_phi_mux_axi_data_V_1_0_1_i_phi_fu_233_p6(14)
    );
\B_V_data_1_payload_A[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0\(0),
      I1 => \^colormode_read_reg_635_reg[3]\,
      I2 => \B_V_data_1_payload_B_reg[47]_0\(7),
      I3 => data1(15),
      O => ap_phi_mux_axi_data_V_1_0_1_i_phi_fu_233_p6(15)
    );
\B_V_data_1_payload_A[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3D1E2C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0\(0),
      I1 => \^colormode_read_reg_635_reg[3]\,
      I2 => \B_V_data_1_payload_B_reg[47]_2\(0),
      I3 => \B_V_data_1_payload_B_reg[47]_0\(0),
      I4 => \B_V_data_1_payload_B_reg[23]_0\(0),
      O => \B_V_data_1_payload_A[16]_i_1_n_3\
    );
\B_V_data_1_payload_A[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3D1E2C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0\(0),
      I1 => \^colormode_read_reg_635_reg[3]\,
      I2 => \B_V_data_1_payload_B_reg[47]_2\(1),
      I3 => \B_V_data_1_payload_B_reg[47]_0\(1),
      I4 => \B_V_data_1_payload_B_reg[23]_0\(1),
      O => \B_V_data_1_payload_A[17]_i_1_n_3\
    );
\B_V_data_1_payload_A[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3D1E2C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0\(0),
      I1 => \^colormode_read_reg_635_reg[3]\,
      I2 => \B_V_data_1_payload_B_reg[47]_2\(2),
      I3 => \B_V_data_1_payload_B_reg[47]_0\(2),
      I4 => \B_V_data_1_payload_B_reg[23]_0\(2),
      O => \B_V_data_1_payload_A[18]_i_1_n_3\
    );
\B_V_data_1_payload_A[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3D1E2C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0\(0),
      I1 => \^colormode_read_reg_635_reg[3]\,
      I2 => \B_V_data_1_payload_B_reg[47]_2\(3),
      I3 => \B_V_data_1_payload_B_reg[47]_0\(3),
      I4 => \B_V_data_1_payload_B_reg[23]_0\(3),
      O => \B_V_data_1_payload_A[19]_i_1_n_3\
    );
\B_V_data_1_payload_A[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3D1E2C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0\(0),
      I1 => \^colormode_read_reg_635_reg[3]\,
      I2 => \B_V_data_1_payload_B_reg[47]_2\(4),
      I3 => \B_V_data_1_payload_B_reg[47]_0\(4),
      I4 => \B_V_data_1_payload_B_reg[23]_0\(4),
      O => \B_V_data_1_payload_A[20]_i_1_n_3\
    );
\B_V_data_1_payload_A[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3D1E2C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0\(0),
      I1 => \^colormode_read_reg_635_reg[3]\,
      I2 => \B_V_data_1_payload_B_reg[47]_2\(5),
      I3 => \B_V_data_1_payload_B_reg[47]_0\(5),
      I4 => \B_V_data_1_payload_B_reg[23]_0\(5),
      O => \B_V_data_1_payload_A[21]_i_1_n_3\
    );
\B_V_data_1_payload_A[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3D1E2C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0\(0),
      I1 => \^colormode_read_reg_635_reg[3]\,
      I2 => \B_V_data_1_payload_B_reg[47]_2\(6),
      I3 => \B_V_data_1_payload_B_reg[47]_0\(6),
      I4 => \B_V_data_1_payload_B_reg[23]_0\(6),
      O => \B_V_data_1_payload_A[22]_i_1_n_3\
    );
\B_V_data_1_payload_A[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3D1E2C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0\(0),
      I1 => \^colormode_read_reg_635_reg[3]\,
      I2 => \B_V_data_1_payload_B_reg[47]_2\(7),
      I3 => \B_V_data_1_payload_B_reg[47]_0\(7),
      I4 => \B_V_data_1_payload_B_reg[23]_0\(7),
      O => \B_V_data_1_payload_A[23]_i_1_n_3\
    );
\B_V_data_1_payload_A[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^colormode_read_reg_635_reg[3]\,
      I1 => \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0\(0),
      I2 => \B_V_data_1_payload_B_reg[31]_0\(0),
      I3 => \B_V_data_1_payload_B_reg[47]_2\(0),
      O => p_2_out(24)
    );
\B_V_data_1_payload_A[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^colormode_read_reg_635_reg[3]\,
      I1 => \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0\(0),
      I2 => \B_V_data_1_payload_B_reg[31]_0\(1),
      I3 => \B_V_data_1_payload_B_reg[47]_2\(1),
      O => p_2_out(25)
    );
\B_V_data_1_payload_A[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^colormode_read_reg_635_reg[3]\,
      I1 => \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0\(0),
      I2 => \B_V_data_1_payload_B_reg[31]_0\(2),
      I3 => \B_V_data_1_payload_B_reg[47]_2\(2),
      O => p_2_out(26)
    );
\B_V_data_1_payload_A[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^colormode_read_reg_635_reg[3]\,
      I1 => \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0\(0),
      I2 => \B_V_data_1_payload_B_reg[31]_0\(3),
      I3 => \B_V_data_1_payload_B_reg[47]_2\(3),
      O => p_2_out(27)
    );
\B_V_data_1_payload_A[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^colormode_read_reg_635_reg[3]\,
      I1 => \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0\(0),
      I2 => \B_V_data_1_payload_B_reg[31]_0\(4),
      I3 => \B_V_data_1_payload_B_reg[47]_2\(4),
      O => p_2_out(28)
    );
\B_V_data_1_payload_A[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^colormode_read_reg_635_reg[3]\,
      I1 => \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0\(0),
      I2 => \B_V_data_1_payload_B_reg[31]_0\(5),
      I3 => \B_V_data_1_payload_B_reg[47]_2\(5),
      O => p_2_out(29)
    );
\B_V_data_1_payload_A[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^colormode_read_reg_635_reg[3]\,
      I1 => \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0\(0),
      I2 => \B_V_data_1_payload_B_reg[31]_0\(6),
      I3 => \B_V_data_1_payload_B_reg[47]_2\(6),
      O => p_2_out(30)
    );
\B_V_data_1_payload_A[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^colormode_read_reg_635_reg[3]\,
      I1 => \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0\(0),
      I2 => \B_V_data_1_payload_B_reg[31]_0\(7),
      I3 => \B_V_data_1_payload_B_reg[47]_2\(7),
      O => p_2_out(31)
    );
\B_V_data_1_payload_A[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^colormode_read_reg_635_reg[3]\,
      I1 => \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0\(0),
      I2 => \B_V_data_1_payload_B_reg[47]_1\(0),
      I3 => \B_V_data_1_payload_B_reg[31]_0\(0),
      O => p_2_out(32)
    );
\B_V_data_1_payload_A[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^colormode_read_reg_635_reg[3]\,
      I1 => \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0\(0),
      I2 => \B_V_data_1_payload_B_reg[47]_1\(1),
      I3 => \B_V_data_1_payload_B_reg[31]_0\(1),
      O => p_2_out(33)
    );
\B_V_data_1_payload_A[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^colormode_read_reg_635_reg[3]\,
      I1 => \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0\(0),
      I2 => \B_V_data_1_payload_B_reg[47]_1\(2),
      I3 => \B_V_data_1_payload_B_reg[31]_0\(2),
      O => p_2_out(34)
    );
\B_V_data_1_payload_A[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^colormode_read_reg_635_reg[3]\,
      I1 => \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0\(0),
      I2 => \B_V_data_1_payload_B_reg[47]_1\(3),
      I3 => \B_V_data_1_payload_B_reg[31]_0\(3),
      O => p_2_out(35)
    );
\B_V_data_1_payload_A[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^colormode_read_reg_635_reg[3]\,
      I1 => \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0\(0),
      I2 => \B_V_data_1_payload_B_reg[47]_1\(4),
      I3 => \B_V_data_1_payload_B_reg[31]_0\(4),
      O => p_2_out(36)
    );
\B_V_data_1_payload_A[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^colormode_read_reg_635_reg[3]\,
      I1 => \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0\(0),
      I2 => \B_V_data_1_payload_B_reg[47]_1\(5),
      I3 => \B_V_data_1_payload_B_reg[31]_0\(5),
      O => p_2_out(37)
    );
\B_V_data_1_payload_A[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^colormode_read_reg_635_reg[3]\,
      I1 => \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0\(0),
      I2 => \B_V_data_1_payload_B_reg[47]_1\(6),
      I3 => \B_V_data_1_payload_B_reg[31]_0\(6),
      O => p_2_out(38)
    );
\B_V_data_1_payload_A[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4B0"
    )
        port map (
      I0 => \^colormode_read_reg_635_reg[3]\,
      I1 => \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0\(0),
      I2 => \B_V_data_1_payload_B_reg[47]_1\(7),
      I3 => \B_V_data_1_payload_B_reg[31]_0\(7),
      O => p_2_out(39)
    );
\B_V_data_1_payload_A[40]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[47]_0\(0),
      I1 => \^colormode_read_reg_635_reg[3]\,
      I2 => \B_V_data_1_payload_B_reg[47]_1\(0),
      I3 => \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0\(0),
      I4 => \B_V_data_1_payload_B_reg[47]_2\(0),
      O => p_2_out(40)
    );
\B_V_data_1_payload_A[41]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[47]_0\(1),
      I1 => \^colormode_read_reg_635_reg[3]\,
      I2 => \B_V_data_1_payload_B_reg[47]_1\(1),
      I3 => \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0\(0),
      I4 => \B_V_data_1_payload_B_reg[47]_2\(1),
      O => p_2_out(41)
    );
\B_V_data_1_payload_A[42]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[47]_0\(2),
      I1 => \^colormode_read_reg_635_reg[3]\,
      I2 => \B_V_data_1_payload_B_reg[47]_1\(2),
      I3 => \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0\(0),
      I4 => \B_V_data_1_payload_B_reg[47]_2\(2),
      O => p_2_out(42)
    );
\B_V_data_1_payload_A[43]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[47]_0\(3),
      I1 => \^colormode_read_reg_635_reg[3]\,
      I2 => \B_V_data_1_payload_B_reg[47]_1\(3),
      I3 => \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0\(0),
      I4 => \B_V_data_1_payload_B_reg[47]_2\(3),
      O => p_2_out(43)
    );
\B_V_data_1_payload_A[44]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[47]_0\(4),
      I1 => \^colormode_read_reg_635_reg[3]\,
      I2 => \B_V_data_1_payload_B_reg[47]_1\(4),
      I3 => \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0\(0),
      I4 => \B_V_data_1_payload_B_reg[47]_2\(4),
      O => p_2_out(44)
    );
\B_V_data_1_payload_A[45]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[47]_0\(5),
      I1 => \^colormode_read_reg_635_reg[3]\,
      I2 => \B_V_data_1_payload_B_reg[47]_1\(5),
      I3 => \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0\(0),
      I4 => \B_V_data_1_payload_B_reg[47]_2\(5),
      O => p_2_out(45)
    );
\B_V_data_1_payload_A[46]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[47]_0\(6),
      I1 => \^colormode_read_reg_635_reg[3]\,
      I2 => \B_V_data_1_payload_B_reg[47]_1\(6),
      I3 => \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0\(0),
      I4 => \B_V_data_1_payload_B_reg[47]_2\(6),
      O => p_2_out(46)
    );
\B_V_data_1_payload_A[47]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A[47]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg[47]_0\(7),
      I1 => \^colormode_read_reg_635_reg[3]\,
      I2 => \B_V_data_1_payload_B_reg[47]_1\(7),
      I3 => \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0\(0),
      I4 => \B_V_data_1_payload_B_reg[47]_2\(7),
      O => p_2_out(47)
    );
\B_V_data_1_payload_A[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0\(0),
      I1 => \^colormode_read_reg_635_reg[3]\,
      I2 => \B_V_data_1_payload_B_reg[47]_0\(0),
      I3 => data1(8),
      O => ap_phi_mux_axi_data_V_1_0_1_i_phi_fu_233_p6(8)
    );
\B_V_data_1_payload_A[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE10"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0\(0),
      I1 => \^colormode_read_reg_635_reg[3]\,
      I2 => \B_V_data_1_payload_B_reg[47]_0\(1),
      I3 => data1(9),
      O => ap_phi_mux_axi_data_V_1_0_1_i_phi_fu_233_p6(9)
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => data1(0),
      Q => \B_V_data_1_payload_A_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => ap_phi_mux_axi_data_V_1_0_1_i_phi_fu_233_p6(10),
      Q => \B_V_data_1_payload_A_reg_n_3_[10]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => ap_phi_mux_axi_data_V_1_0_1_i_phi_fu_233_p6(11),
      Q => \B_V_data_1_payload_A_reg_n_3_[11]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => ap_phi_mux_axi_data_V_1_0_1_i_phi_fu_233_p6(12),
      Q => \B_V_data_1_payload_A_reg_n_3_[12]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => ap_phi_mux_axi_data_V_1_0_1_i_phi_fu_233_p6(13),
      Q => \B_V_data_1_payload_A_reg_n_3_[13]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => ap_phi_mux_axi_data_V_1_0_1_i_phi_fu_233_p6(14),
      Q => \B_V_data_1_payload_A_reg_n_3_[14]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => ap_phi_mux_axi_data_V_1_0_1_i_phi_fu_233_p6(15),
      Q => \B_V_data_1_payload_A_reg_n_3_[15]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A[16]_i_1_n_3\,
      Q => \B_V_data_1_payload_A_reg_n_3_[16]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A[17]_i_1_n_3\,
      Q => \B_V_data_1_payload_A_reg_n_3_[17]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A[18]_i_1_n_3\,
      Q => \B_V_data_1_payload_A_reg_n_3_[18]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A[19]_i_1_n_3\,
      Q => \B_V_data_1_payload_A_reg_n_3_[19]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => data1(1),
      Q => \B_V_data_1_payload_A_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A[20]_i_1_n_3\,
      Q => \B_V_data_1_payload_A_reg_n_3_[20]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A[21]_i_1_n_3\,
      Q => \B_V_data_1_payload_A_reg_n_3_[21]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A[22]_i_1_n_3\,
      Q => \B_V_data_1_payload_A_reg_n_3_[22]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A[23]_i_1_n_3\,
      Q => \B_V_data_1_payload_A_reg_n_3_[23]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => p_2_out(24),
      Q => \B_V_data_1_payload_A_reg_n_3_[24]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => p_2_out(25),
      Q => \B_V_data_1_payload_A_reg_n_3_[25]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => p_2_out(26),
      Q => \B_V_data_1_payload_A_reg_n_3_[26]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => p_2_out(27),
      Q => \B_V_data_1_payload_A_reg_n_3_[27]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => p_2_out(28),
      Q => \B_V_data_1_payload_A_reg_n_3_[28]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => p_2_out(29),
      Q => \B_V_data_1_payload_A_reg_n_3_[29]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => data1(2),
      Q => \B_V_data_1_payload_A_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => p_2_out(30),
      Q => \B_V_data_1_payload_A_reg_n_3_[30]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => p_2_out(31),
      Q => \B_V_data_1_payload_A_reg_n_3_[31]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => p_2_out(32),
      Q => \B_V_data_1_payload_A_reg_n_3_[32]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => p_2_out(33),
      Q => \B_V_data_1_payload_A_reg_n_3_[33]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => p_2_out(34),
      Q => \B_V_data_1_payload_A_reg_n_3_[34]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => p_2_out(35),
      Q => \B_V_data_1_payload_A_reg_n_3_[35]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => p_2_out(36),
      Q => \B_V_data_1_payload_A_reg_n_3_[36]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => p_2_out(37),
      Q => \B_V_data_1_payload_A_reg_n_3_[37]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => p_2_out(38),
      Q => \B_V_data_1_payload_A_reg_n_3_[38]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => p_2_out(39),
      Q => \B_V_data_1_payload_A_reg_n_3_[39]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => data1(3),
      Q => \B_V_data_1_payload_A_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => p_2_out(40),
      Q => \B_V_data_1_payload_A_reg_n_3_[40]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => p_2_out(41),
      Q => \B_V_data_1_payload_A_reg_n_3_[41]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => p_2_out(42),
      Q => \B_V_data_1_payload_A_reg_n_3_[42]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => p_2_out(43),
      Q => \B_V_data_1_payload_A_reg_n_3_[43]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => p_2_out(44),
      Q => \B_V_data_1_payload_A_reg_n_3_[44]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => p_2_out(45),
      Q => \B_V_data_1_payload_A_reg_n_3_[45]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => p_2_out(46),
      Q => \B_V_data_1_payload_A_reg_n_3_[46]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => p_2_out(47),
      Q => \B_V_data_1_payload_A_reg_n_3_[47]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => data1(4),
      Q => \B_V_data_1_payload_A_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => data1(5),
      Q => \B_V_data_1_payload_A_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => data1(6),
      Q => \B_V_data_1_payload_A_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => data1(7),
      Q => \B_V_data_1_payload_A_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => ap_phi_mux_axi_data_V_1_0_1_i_phi_fu_233_p6(8),
      Q => \B_V_data_1_payload_A_reg_n_3_[8]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => ap_phi_mux_axi_data_V_1_0_1_i_phi_fu_233_p6(9),
      Q => \B_V_data_1_payload_A_reg_n_3_[9]\,
      R => '0'
    );
\B_V_data_1_payload_B[47]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => data1(0),
      Q => \B_V_data_1_payload_B_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => ap_phi_mux_axi_data_V_1_0_1_i_phi_fu_233_p6(10),
      Q => \B_V_data_1_payload_B_reg_n_3_[10]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => ap_phi_mux_axi_data_V_1_0_1_i_phi_fu_233_p6(11),
      Q => \B_V_data_1_payload_B_reg_n_3_[11]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => ap_phi_mux_axi_data_V_1_0_1_i_phi_fu_233_p6(12),
      Q => \B_V_data_1_payload_B_reg_n_3_[12]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => ap_phi_mux_axi_data_V_1_0_1_i_phi_fu_233_p6(13),
      Q => \B_V_data_1_payload_B_reg_n_3_[13]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => ap_phi_mux_axi_data_V_1_0_1_i_phi_fu_233_p6(14),
      Q => \B_V_data_1_payload_B_reg_n_3_[14]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => ap_phi_mux_axi_data_V_1_0_1_i_phi_fu_233_p6(15),
      Q => \B_V_data_1_payload_B_reg_n_3_[15]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A[16]_i_1_n_3\,
      Q => \B_V_data_1_payload_B_reg_n_3_[16]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A[17]_i_1_n_3\,
      Q => \B_V_data_1_payload_B_reg_n_3_[17]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A[18]_i_1_n_3\,
      Q => \B_V_data_1_payload_B_reg_n_3_[18]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A[19]_i_1_n_3\,
      Q => \B_V_data_1_payload_B_reg_n_3_[19]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => data1(1),
      Q => \B_V_data_1_payload_B_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A[20]_i_1_n_3\,
      Q => \B_V_data_1_payload_B_reg_n_3_[20]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A[21]_i_1_n_3\,
      Q => \B_V_data_1_payload_B_reg_n_3_[21]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A[22]_i_1_n_3\,
      Q => \B_V_data_1_payload_B_reg_n_3_[22]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A[23]_i_1_n_3\,
      Q => \B_V_data_1_payload_B_reg_n_3_[23]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => p_2_out(24),
      Q => \B_V_data_1_payload_B_reg_n_3_[24]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => p_2_out(25),
      Q => \B_V_data_1_payload_B_reg_n_3_[25]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => p_2_out(26),
      Q => \B_V_data_1_payload_B_reg_n_3_[26]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => p_2_out(27),
      Q => \B_V_data_1_payload_B_reg_n_3_[27]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => p_2_out(28),
      Q => \B_V_data_1_payload_B_reg_n_3_[28]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => p_2_out(29),
      Q => \B_V_data_1_payload_B_reg_n_3_[29]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => data1(2),
      Q => \B_V_data_1_payload_B_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => p_2_out(30),
      Q => \B_V_data_1_payload_B_reg_n_3_[30]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => p_2_out(31),
      Q => \B_V_data_1_payload_B_reg_n_3_[31]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => p_2_out(32),
      Q => \B_V_data_1_payload_B_reg_n_3_[32]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => p_2_out(33),
      Q => \B_V_data_1_payload_B_reg_n_3_[33]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => p_2_out(34),
      Q => \B_V_data_1_payload_B_reg_n_3_[34]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => p_2_out(35),
      Q => \B_V_data_1_payload_B_reg_n_3_[35]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => p_2_out(36),
      Q => \B_V_data_1_payload_B_reg_n_3_[36]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => p_2_out(37),
      Q => \B_V_data_1_payload_B_reg_n_3_[37]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => p_2_out(38),
      Q => \B_V_data_1_payload_B_reg_n_3_[38]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => p_2_out(39),
      Q => \B_V_data_1_payload_B_reg_n_3_[39]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => data1(3),
      Q => \B_V_data_1_payload_B_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => p_2_out(40),
      Q => \B_V_data_1_payload_B_reg_n_3_[40]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => p_2_out(41),
      Q => \B_V_data_1_payload_B_reg_n_3_[41]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => p_2_out(42),
      Q => \B_V_data_1_payload_B_reg_n_3_[42]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => p_2_out(43),
      Q => \B_V_data_1_payload_B_reg_n_3_[43]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => p_2_out(44),
      Q => \B_V_data_1_payload_B_reg_n_3_[44]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => p_2_out(45),
      Q => \B_V_data_1_payload_B_reg_n_3_[45]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => p_2_out(46),
      Q => \B_V_data_1_payload_B_reg_n_3_[46]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => p_2_out(47),
      Q => \B_V_data_1_payload_B_reg_n_3_[47]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => data1(4),
      Q => \B_V_data_1_payload_B_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => data1(5),
      Q => \B_V_data_1_payload_B_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => data1(6),
      Q => \B_V_data_1_payload_B_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => data1(7),
      Q => \B_V_data_1_payload_B_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => ap_phi_mux_axi_data_V_1_0_1_i_phi_fu_233_p6(8),
      Q => \B_V_data_1_payload_B_reg_n_3_[8]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => ap_phi_mux_axi_data_V_1_0_1_i_phi_fu_233_p6(9),
      Q => \B_V_data_1_payload_B_reg_n_3_[9]\,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => m_axis_video_TREADY,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__2_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__2_n_3\,
      Q => B_V_data_1_sel,
      R => SS(0)
    );
\B_V_data_1_sel_wr_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^b_v_data_1_sel_wr01_out\,
      I1 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__4_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__4_n_3\,
      Q => B_V_data_1_sel_wr,
      R => SS(0)
    );
\B_V_data_1_state[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA2A00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => m_axis_video_TREADY,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => \^b_v_data_1_sel_wr01_out\,
      O => \B_V_data_1_state[0]_i_1__4_n_3\
    );
\B_V_data_1_state[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2_reg,
      I1 => \icmp_ln938_reg_677_pp0_iter2_reg_reg[0]\,
      I2 => \trunc_ln145_2_reg_697[7]_i_2_n_3\,
      O => \^b_v_data_1_sel_wr01_out\
    );
\B_V_data_1_state[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => m_axis_video_TREADY,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => \^b_v_data_1_sel_wr01_out\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__4_n_3\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_3_[1]\,
      R => SS(0)
    );
\ap_CS_fsm[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFAAAAFFFFAAAA"
    )
        port map (
      I0 => \^multipixstream2axivideo_u0_ap_done\,
      I1 => ColorMode_vcr_c19_empty_n,
      I2 => MultiPixStream2AXIvideo_U0_ap_start,
      I3 => HwReg_HeightOut_c21_empty_n,
      I4 => Q(0),
      I5 => HwReg_Width_c20_empty_n,
      O => D(0)
    );
\ap_CS_fsm[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7000"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[1]\,
      I1 => m_axis_video_TREADY,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => Q(2),
      I4 => Q(4),
      I5 => Q(1),
      O => D(1)
    );
\ap_CS_fsm[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDD5DD"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2__0_n_3\,
      I1 => Q(3),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_enable_reg_pp0_iter2_reg,
      I4 => \trunc_ln145_2_reg_697[7]_i_2_n_3\,
      O => D(2)
    );
\ap_CS_fsm[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAEEEFFFF"
    )
        port map (
      I0 => \ap_CS_fsm_reg[4]\,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => m_axis_video_TREADY,
      I3 => \B_V_data_1_state_reg_n_3_[1]\,
      I4 => Q(2),
      I5 => \mOutPtr_reg[1]\,
      O => \ap_CS_fsm[3]_i_2__0_n_3\
    );
\ap_CS_fsm[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444F44444"
    )
        port map (
      I0 => \ap_CS_fsm[4]_i_2__0_n_3\,
      I1 => \ap_CS_fsm_reg[4]\,
      I2 => Q(3),
      I3 => ap_enable_reg_pp0_iter1,
      I4 => ap_enable_reg_pp0_iter2_reg,
      I5 => \trunc_ln145_2_reg_697[7]_i_2_n_3\,
      O => D(3)
    );
\ap_CS_fsm[4]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFBBBB"
    )
        port map (
      I0 => \mOutPtr_reg[1]\,
      I1 => Q(2),
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => m_axis_video_TREADY,
      I4 => \^b_v_data_1_state_reg[0]_0\,
      O => \ap_CS_fsm[4]_i_2__0_n_3\
    );
\ap_enable_reg_pp0_iter0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF00DFDF00000000"
    )
        port map (
      I0 => icmp_ln938_fu_355_p2,
      I1 => \trunc_ln145_2_reg_697[7]_i_2_n_3\,
      I2 => Q(3),
      I3 => ap_enable_reg_pp0_iter0,
      I4 => \ap_CS_fsm[3]_i_2__0_n_3\,
      I5 => ap_rst_n,
      O => \ap_CS_fsm_reg[3]_0\
    );
\ap_enable_reg_pp0_iter1_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \trunc_ln145_2_reg_697[7]_i_2_n_3\,
      I2 => ap_enable_reg_pp0_iter1,
      O => ap_enable_reg_pp0_iter0_reg
    );
\ap_enable_reg_pp0_iter2_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0A000A0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_enable_reg_pp0_iter2_reg,
      I2 => ap_rst_n,
      I3 => \trunc_ln145_2_reg_697[7]_i_2_n_3\,
      I4 => \ap_CS_fsm[3]_i_2__0_n_3\,
      O => ap_enable_reg_pp0_iter1_reg
    );
ap_enable_reg_pp0_iter3_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000880000008800"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_enable_reg_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3_reg,
      I3 => ap_rst_n,
      I4 => \trunc_ln145_2_reg_697[7]_i_2_n_3\,
      I5 => \ap_CS_fsm[3]_i_2__0_n_3\,
      O => ap_enable_reg_pp0_iter1_reg_0
    );
\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A080"
    )
        port map (
      I0 => Q(3),
      I1 => \trunc_ln145_5_reg_718_reg[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => OutYUV_empty_n,
      I4 => \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_3_n_3\,
      O => \^ap_cs_fsm_reg[3]\(0)
    );
\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000044F4"
    )
        port map (
      I0 => \icmp_ln938_reg_677_pp0_iter2_reg_reg[0]\,
      I1 => ap_enable_reg_pp0_iter2_reg,
      I2 => ap_enable_reg_pp0_iter3_reg,
      I3 => \sof_3_reg_205_reg[0]\,
      I4 => \B_V_data_1_state_reg_n_3_[1]\,
      O => \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_3_n_3\
    );
\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0\(3),
      I1 => \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0\(2),
      I2 => \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0\(1),
      I3 => \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_5_n_3\,
      O => \^colormode_read_reg_635_reg[3]\
    );
\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0\(4),
      I1 => \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0\(5),
      I2 => \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0\(6),
      I3 => \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0\(7),
      O => \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_5_n_3\
    );
\i_1_reg_658[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => Q(2),
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => m_axis_video_TREADY,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      O => \ap_CS_fsm_reg[2]\(0)
    );
\icmp_ln938_reg_677_pp0_iter2_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \icmp_ln938_reg_677_pp0_iter2_reg_reg[0]\,
      I1 => \trunc_ln145_2_reg_697[7]_i_2_n_3\,
      I2 => \sof_3_reg_205_reg[0]\,
      O => \icmp_ln938_reg_677_pp0_iter1_reg_reg[0]\
    );
\icmp_ln951_reg_681[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0200"
    )
        port map (
      I0 => \icmp_ln951_reg_681_reg[0]_0\,
      I1 => \icmp_ln951_reg_681_reg[0]_1\,
      I2 => \icmp_ln951_reg_681_reg[0]_2\,
      I3 => p_10_in,
      I4 => icmp_ln951_reg_681,
      O => \icmp_ln951_reg_681_reg[0]\
    );
\icmp_ln951_reg_681_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(3),
      I1 => \trunc_ln145_2_reg_697[7]_i_2_n_3\,
      O => p_11_in
    );
\int_isr[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80008888"
    )
        port map (
      I0 => \mOutPtr_reg[1]\,
      I1 => Q(2),
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => m_axis_video_TREADY,
      I4 => \^b_v_data_1_state_reg[0]_0\,
      O => \^multipixstream2axivideo_u0_ap_done\
    );
\internal_full_n_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF70FF"
    )
        port map (
      I0 => \internal_full_n_i_2__16_n_3\,
      I1 => internal_full_n,
      I2 => OutYUV_full_n,
      I3 => ap_rst_n,
      I4 => \^moutptr110_out\,
      O => internal_full_n_reg
    );
\internal_full_n_i_2__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F7"
    )
        port map (
      I0 => OutYUV_empty_n,
      I1 => \^ap_cs_fsm_reg[3]\(0),
      I2 => \trunc_ln145_5_reg_718_reg[0]\,
      I3 => \mOutPtr_reg[4]\,
      O => \internal_full_n_i_2__16_n_3\
    );
\j_reg_194[10]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2__0_n_3\,
      O => SR(0)
    );
\j_reg_194[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => p_10_in,
      O => E(0)
    );
\j_reg_194[10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => Q(3),
      I1 => \trunc_ln145_2_reg_697[7]_i_2_n_3\,
      I2 => icmp_ln938_fu_355_p2,
      O => p_10_in
    );
\mOutPtr[1]_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000404040404040"
    )
        port map (
      I0 => \mOutPtr[1]_i_4_n_3\,
      I1 => \mOutPtr_reg[1]\,
      I2 => MultiPixStream2AXIvideo_U0_ap_start,
      I3 => start_once_reg,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => start_for_MultiPixStream2AXIvideo_U0_full_n,
      O => mOutPtr110_out_0
    );
\mOutPtr[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AFF"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => m_axis_video_TREADY,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => Q(2),
      O => \mOutPtr[1]_i_4_n_3\
    );
\mOutPtr[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6555"
    )
        port map (
      I0 => \mOutPtr_reg[4]\,
      I1 => \trunc_ln145_5_reg_718_reg[0]\,
      I2 => \^ap_cs_fsm_reg[3]\(0),
      I3 => OutYUV_empty_n,
      O => \icmp_ln938_reg_677_reg[0]_0\(0)
    );
\mOutPtr[4]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \trunc_ln145_5_reg_718_reg[0]\,
      I1 => \^ap_cs_fsm_reg[3]\(0),
      I2 => OutYUV_empty_n,
      I3 => \mOutPtr_reg[4]\,
      O => \^moutptr110_out\
    );
\m_axis_video_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[0]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(0)
    );
\m_axis_video_TDATA[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[10]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[10]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(10)
    );
\m_axis_video_TDATA[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[11]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[11]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(11)
    );
\m_axis_video_TDATA[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[12]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[12]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(12)
    );
\m_axis_video_TDATA[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[13]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[13]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(13)
    );
\m_axis_video_TDATA[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[14]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[14]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(14)
    );
\m_axis_video_TDATA[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[15]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[15]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(15)
    );
\m_axis_video_TDATA[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[16]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[16]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(16)
    );
\m_axis_video_TDATA[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[17]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[17]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(17)
    );
\m_axis_video_TDATA[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[18]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[18]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(18)
    );
\m_axis_video_TDATA[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[19]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[19]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(19)
    );
\m_axis_video_TDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[1]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[1]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(1)
    );
\m_axis_video_TDATA[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[20]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[20]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(20)
    );
\m_axis_video_TDATA[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[21]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[21]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(21)
    );
\m_axis_video_TDATA[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[22]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[22]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(22)
    );
\m_axis_video_TDATA[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[23]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[23]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(23)
    );
\m_axis_video_TDATA[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[24]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[24]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(24)
    );
\m_axis_video_TDATA[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[25]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[25]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(25)
    );
\m_axis_video_TDATA[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[26]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[26]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(26)
    );
\m_axis_video_TDATA[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[27]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[27]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(27)
    );
\m_axis_video_TDATA[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[28]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[28]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(28)
    );
\m_axis_video_TDATA[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[29]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[29]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(29)
    );
\m_axis_video_TDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[2]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[2]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(2)
    );
\m_axis_video_TDATA[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[30]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[30]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(30)
    );
\m_axis_video_TDATA[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[31]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[31]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(31)
    );
\m_axis_video_TDATA[32]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[32]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[32]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(32)
    );
\m_axis_video_TDATA[33]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[33]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[33]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(33)
    );
\m_axis_video_TDATA[34]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[34]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[34]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(34)
    );
\m_axis_video_TDATA[35]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[35]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[35]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(35)
    );
\m_axis_video_TDATA[36]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[36]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[36]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(36)
    );
\m_axis_video_TDATA[37]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[37]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[37]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(37)
    );
\m_axis_video_TDATA[38]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[38]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[38]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(38)
    );
\m_axis_video_TDATA[39]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[39]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[39]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(39)
    );
\m_axis_video_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[3]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[3]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(3)
    );
\m_axis_video_TDATA[40]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[40]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[40]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(40)
    );
\m_axis_video_TDATA[41]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[41]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[41]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(41)
    );
\m_axis_video_TDATA[42]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[42]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[42]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(42)
    );
\m_axis_video_TDATA[43]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[43]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[43]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(43)
    );
\m_axis_video_TDATA[44]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[44]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[44]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(44)
    );
\m_axis_video_TDATA[45]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[45]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[45]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(45)
    );
\m_axis_video_TDATA[46]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[46]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[46]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(46)
    );
\m_axis_video_TDATA[47]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[47]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[47]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(47)
    );
\m_axis_video_TDATA[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[4]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[4]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(4)
    );
\m_axis_video_TDATA[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[5]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[5]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(5)
    );
\m_axis_video_TDATA[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[6]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[6]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(6)
    );
\m_axis_video_TDATA[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[7]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[7]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(7)
    );
\m_axis_video_TDATA[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[8]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[8]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(8)
    );
\m_axis_video_TDATA[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[9]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[9]\,
      I2 => B_V_data_1_sel,
      O => m_axis_video_TDATA(9)
    );
\sof_3_reg_205[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC0CCCCAAAAAAAA"
    )
        port map (
      I0 => sof_fu_126,
      I1 => sof_3_reg_205,
      I2 => \trunc_ln145_2_reg_697[7]_i_2_n_3\,
      I3 => \sof_3_reg_205_reg[0]\,
      I4 => ap_enable_reg_pp0_iter3_reg,
      I5 => \ap_CS_fsm[3]_i_2__0_n_3\,
      O => \sof_fu_126_reg[0]\
    );
\trunc_ln145_2_reg_697[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \trunc_ln145_5_reg_718_reg[0]\,
      I1 => Q(3),
      I2 => \trunc_ln145_2_reg_697[7]_i_2_n_3\,
      O => \icmp_ln938_reg_677_reg[0]\(0)
    );
\trunc_ln145_2_reg_697[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04FF040404FF04FF"
    )
        port map (
      I0 => \trunc_ln145_5_reg_718_reg[0]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => OutYUV_empty_n,
      I3 => \B_V_data_1_state_reg_n_3_[1]\,
      I4 => \trunc_ln145_2_reg_697[7]_i_3_n_3\,
      I5 => \trunc_ln145_2_reg_697[7]_i_4_n_3\,
      O => \trunc_ln145_2_reg_697[7]_i_2_n_3\
    );
\trunc_ln145_2_reg_697[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3_reg,
      I1 => \sof_3_reg_205_reg[0]\,
      O => \trunc_ln145_2_reg_697[7]_i_3_n_3\
    );
\trunc_ln145_2_reg_697[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \icmp_ln938_reg_677_pp0_iter2_reg_reg[0]\,
      I1 => ap_enable_reg_pp0_iter2_reg,
      O => \trunc_ln145_2_reg_697[7]_i_4_n_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_regslice_both_110 is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    ap_enable_reg_pp1_iter1_reg : out STD_LOGIC;
    \sof_6_reg_298_reg[0]\ : out STD_LOGIC;
    B_V_data_1_sel0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln844_1_reg_710_reg[0]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_video_TDATA_int_regslice : out STD_LOGIC_VECTOR ( 47 downto 0 );
    \axi_data_V_7_reg_329_reg[47]\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    \icmp_ln844_1_reg_710_reg[0]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln844_1_reg_710_reg[0]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln844_reg_703_reg[0]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln844_reg_703_reg[0]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    AXIvideo2MultiPixStream_U0_SrcYUV_write : out STD_LOGIC;
    ap_enable_reg_pp1_iter0_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp1_iter0_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp1_iter0_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \j_reg_275_reg[6]\ : out STD_LOGIC;
    \j_reg_275_reg[4]\ : out STD_LOGIC;
    \j_reg_275_reg[0]\ : out STD_LOGIC;
    \j_reg_275_reg[9]\ : out STD_LOGIC;
    \axi_data_V_3_reg_318_reg[47]\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    \icmp_ln820_reg_739_reg[0]\ : out STD_LOGIC;
    \eol_reg_286_reg[0]\ : out STD_LOGIC;
    shiftReg_ce : out STD_LOGIC;
    mOutPtr110_out : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_2\ : out STD_LOGIC;
    \sof_reg_231_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[5]_3\ : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_NS_fsm117_out : in STD_LOGIC;
    ap_enable_reg_pp1_iter1_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp1_iter1_reg_1 : in STD_LOGIC;
    ap_enable_reg_pp1_iter0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    sof_6_reg_298 : in STD_LOGIC;
    sof_5_fu_136 : in STD_LOGIC;
    \sof_6_reg_298_reg[0]_0\ : in STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sof_reg_231 : in STD_LOGIC;
    \axi_data_V_5_reg_391_reg[0]\ : in STD_LOGIC;
    \pix_val_V_1_2_reg_752_reg[0]\ : in STD_LOGIC;
    \axi_data_V_7_reg_329_reg[47]_0\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \axi_data_V_7_reg_329_reg[47]_1\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \axi_data_V_7_reg_329_reg[0]\ : in STD_LOGIC;
    \pix_val_V_3_4_reg_762_reg[0]\ : in STD_LOGIC;
    \icmp_ln820_reg_739_reg[0]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[6]\ : in STD_LOGIC;
    \mOutPtr_reg[4]\ : in STD_LOGIC;
    SrcYUV_full_n : in STD_LOGIC;
    eol_reg_286 : in STD_LOGIC;
    \eol_reg_286_reg[0]_0\ : in STD_LOGIC;
    \ap_CS_fsm[6]_i_4\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \ap_CS_fsm[6]_i_4_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \axi_data_V_5_reg_391_reg[47]\ : in STD_LOGIC;
    \axi_data_V_5_reg_391_reg[47]_0\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    v_vcresampler_core_U0_srcImg_read : in STD_LOGIC;
    SrcYUV_empty_n : in STD_LOGIC;
    s_axis_video_TDATA : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_regslice_both_110 : entity is "bd_c2dc_vsc_0_regslice_both";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_regslice_both_110;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_regslice_both_110 is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[24]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[25]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[26]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[27]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[28]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[29]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[30]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[31]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[32]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[33]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[34]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[35]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[36]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[37]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[38]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[39]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[40]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[41]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[42]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[43]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[44]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[45]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[46]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[47]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[9]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[24]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[25]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[26]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[27]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[28]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[29]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[30]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[31]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[32]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[33]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[34]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[35]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[36]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[37]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[38]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[39]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[40]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[41]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[42]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[43]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[44]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[45]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[46]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[47]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[9]\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \^b_v_data_1_sel0\ : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__1_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal B_V_data_1_sel_wr_i_1_n_3 : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_6_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_3_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_5_n_3\ : STD_LOGIC;
  signal internal_empty_n_i_4_n_3 : STD_LOGIC;
  signal \^j_reg_275_reg[0]\ : STD_LOGIC;
  signal \^j_reg_275_reg[4]\ : STD_LOGIC;
  signal \^j_reg_275_reg[6]\ : STD_LOGIC;
  signal \^j_reg_275_reg[9]\ : STD_LOGIC;
  signal \mOutPtr[4]_i_5_n_3\ : STD_LOGIC;
  signal \pix_val_V_0_2_reg_747[0]_i_2_n_3\ : STD_LOGIC;
  signal \pix_val_V_0_2_reg_747[0]_i_3_n_3\ : STD_LOGIC;
  signal \pix_val_V_0_2_reg_747[1]_i_2_n_3\ : STD_LOGIC;
  signal \pix_val_V_0_2_reg_747[1]_i_3_n_3\ : STD_LOGIC;
  signal \pix_val_V_0_2_reg_747[2]_i_2_n_3\ : STD_LOGIC;
  signal \pix_val_V_0_2_reg_747[2]_i_3_n_3\ : STD_LOGIC;
  signal \pix_val_V_0_2_reg_747[3]_i_2_n_3\ : STD_LOGIC;
  signal \pix_val_V_0_2_reg_747[3]_i_3_n_3\ : STD_LOGIC;
  signal \pix_val_V_0_2_reg_747[4]_i_2_n_3\ : STD_LOGIC;
  signal \pix_val_V_0_2_reg_747[4]_i_3_n_3\ : STD_LOGIC;
  signal \pix_val_V_0_2_reg_747[5]_i_2_n_3\ : STD_LOGIC;
  signal \pix_val_V_0_2_reg_747[5]_i_3_n_3\ : STD_LOGIC;
  signal \pix_val_V_0_2_reg_747[6]_i_2_n_3\ : STD_LOGIC;
  signal \pix_val_V_0_2_reg_747[6]_i_3_n_3\ : STD_LOGIC;
  signal \pix_val_V_0_2_reg_747[7]_i_3_n_3\ : STD_LOGIC;
  signal \pix_val_V_0_2_reg_747[7]_i_4_n_3\ : STD_LOGIC;
  signal \pix_val_V_1_2_reg_752[0]_i_2_n_3\ : STD_LOGIC;
  signal \pix_val_V_1_2_reg_752[1]_i_2_n_3\ : STD_LOGIC;
  signal \pix_val_V_1_2_reg_752[2]_i_2_n_3\ : STD_LOGIC;
  signal \pix_val_V_1_2_reg_752[3]_i_2_n_3\ : STD_LOGIC;
  signal \pix_val_V_1_2_reg_752[4]_i_2_n_3\ : STD_LOGIC;
  signal \pix_val_V_1_2_reg_752[5]_i_2_n_3\ : STD_LOGIC;
  signal \pix_val_V_1_2_reg_752[6]_i_2_n_3\ : STD_LOGIC;
  signal \pix_val_V_1_2_reg_752[7]_i_2_n_3\ : STD_LOGIC;
  signal \pix_val_V_3_4_reg_762[0]_i_2_n_3\ : STD_LOGIC;
  signal \pix_val_V_3_4_reg_762[0]_i_3_n_3\ : STD_LOGIC;
  signal \pix_val_V_3_4_reg_762[1]_i_2_n_3\ : STD_LOGIC;
  signal \pix_val_V_3_4_reg_762[1]_i_3_n_3\ : STD_LOGIC;
  signal \pix_val_V_3_4_reg_762[2]_i_2_n_3\ : STD_LOGIC;
  signal \pix_val_V_3_4_reg_762[2]_i_3_n_3\ : STD_LOGIC;
  signal \pix_val_V_3_4_reg_762[3]_i_2_n_3\ : STD_LOGIC;
  signal \pix_val_V_3_4_reg_762[3]_i_3_n_3\ : STD_LOGIC;
  signal \pix_val_V_3_4_reg_762[4]_i_2_n_3\ : STD_LOGIC;
  signal \pix_val_V_3_4_reg_762[4]_i_3_n_3\ : STD_LOGIC;
  signal \pix_val_V_3_4_reg_762[5]_i_2_n_3\ : STD_LOGIC;
  signal \pix_val_V_3_4_reg_762[5]_i_3_n_3\ : STD_LOGIC;
  signal \pix_val_V_3_4_reg_762[6]_i_2_n_3\ : STD_LOGIC;
  signal \pix_val_V_3_4_reg_762[6]_i_3_n_3\ : STD_LOGIC;
  signal \pix_val_V_3_4_reg_762[7]_i_2_n_3\ : STD_LOGIC;
  signal \pix_val_V_3_4_reg_762[7]_i_3_n_3\ : STD_LOGIC;
  signal \pix_val_V_4_3_reg_767[0]_i_2_n_3\ : STD_LOGIC;
  signal \pix_val_V_4_3_reg_767[1]_i_2_n_3\ : STD_LOGIC;
  signal \pix_val_V_4_3_reg_767[2]_i_2_n_3\ : STD_LOGIC;
  signal \pix_val_V_4_3_reg_767[3]_i_2_n_3\ : STD_LOGIC;
  signal \pix_val_V_4_3_reg_767[4]_i_2_n_3\ : STD_LOGIC;
  signal \pix_val_V_4_3_reg_767[5]_i_2_n_3\ : STD_LOGIC;
  signal \pix_val_V_4_3_reg_767[6]_i_2_n_3\ : STD_LOGIC;
  signal \pix_val_V_4_3_reg_767[7]_i_2_n_3\ : STD_LOGIC;
  signal \^s_axis_video_tdata_int_regslice\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of B_V_data_1_sel_wr_i_1 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_5\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_6\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][0]_srl16_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \axi_data_V_7_reg_329[47]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \axi_data_V_reg_207[10]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \axi_data_V_reg_207[11]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \axi_data_V_reg_207[12]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \axi_data_V_reg_207[13]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \axi_data_V_reg_207[14]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \axi_data_V_reg_207[15]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \axi_data_V_reg_207[16]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \axi_data_V_reg_207[17]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \axi_data_V_reg_207[18]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \axi_data_V_reg_207[19]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \axi_data_V_reg_207[1]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \axi_data_V_reg_207[20]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \axi_data_V_reg_207[21]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \axi_data_V_reg_207[22]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \axi_data_V_reg_207[23]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \axi_data_V_reg_207[24]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \axi_data_V_reg_207[25]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \axi_data_V_reg_207[26]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \axi_data_V_reg_207[27]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \axi_data_V_reg_207[28]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \axi_data_V_reg_207[29]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \axi_data_V_reg_207[2]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \axi_data_V_reg_207[30]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \axi_data_V_reg_207[31]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \axi_data_V_reg_207[32]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \axi_data_V_reg_207[33]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \axi_data_V_reg_207[34]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \axi_data_V_reg_207[35]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \axi_data_V_reg_207[36]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \axi_data_V_reg_207[37]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \axi_data_V_reg_207[38]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \axi_data_V_reg_207[39]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \axi_data_V_reg_207[3]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \axi_data_V_reg_207[40]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \axi_data_V_reg_207[41]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \axi_data_V_reg_207[42]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \axi_data_V_reg_207[43]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \axi_data_V_reg_207[44]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \axi_data_V_reg_207[45]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \axi_data_V_reg_207[46]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \axi_data_V_reg_207[47]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \axi_data_V_reg_207[4]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \axi_data_V_reg_207[5]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \axi_data_V_reg_207[6]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \axi_data_V_reg_207[7]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \axi_data_V_reg_207[8]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \axi_data_V_reg_207[9]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \axi_last_V_reg_219[0]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \eol_1_reg_415[0]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \icmp_ln820_reg_739[0]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of internal_empty_n_i_4 : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \j_reg_275[10]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \pix_val_V_0_2_reg_747[0]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \pix_val_V_0_2_reg_747[1]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \pix_val_V_0_2_reg_747[2]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \pix_val_V_0_2_reg_747[3]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \pix_val_V_0_2_reg_747[4]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \pix_val_V_0_2_reg_747[5]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \pix_val_V_0_2_reg_747[6]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \pix_val_V_0_2_reg_747[7]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \pix_val_V_0_2_reg_747[7]_i_2\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \pix_val_V_1_2_reg_752[0]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \pix_val_V_1_2_reg_752[1]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \pix_val_V_1_2_reg_752[2]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \pix_val_V_1_2_reg_752[3]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \pix_val_V_1_2_reg_752[4]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \pix_val_V_1_2_reg_752[5]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \pix_val_V_1_2_reg_752[6]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \pix_val_V_1_2_reg_752[7]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \pix_val_V_2_4_reg_757[0]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \pix_val_V_2_4_reg_757[1]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \pix_val_V_2_4_reg_757[2]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \pix_val_V_2_4_reg_757[3]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \pix_val_V_2_4_reg_757[4]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \pix_val_V_2_4_reg_757[5]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \pix_val_V_2_4_reg_757[6]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \pix_val_V_2_4_reg_757[7]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \pix_val_V_4_3_reg_767[0]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \pix_val_V_4_3_reg_767[1]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \pix_val_V_4_3_reg_767[2]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \pix_val_V_4_3_reg_767[3]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \pix_val_V_4_3_reg_767[4]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \pix_val_V_4_3_reg_767[5]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \pix_val_V_4_3_reg_767[6]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \pix_val_V_4_3_reg_767[7]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \pix_val_V_5_6_reg_772[0]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \pix_val_V_5_6_reg_772[1]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \pix_val_V_5_6_reg_772[2]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \pix_val_V_5_6_reg_772[3]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \pix_val_V_5_6_reg_772[4]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \pix_val_V_5_6_reg_772[5]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \pix_val_V_5_6_reg_772[6]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \pix_val_V_5_6_reg_772[7]_i_1\ : label is "soft_lutpair13";
begin
  B_V_data_1_sel0 <= \^b_v_data_1_sel0\;
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
  \j_reg_275_reg[0]\ <= \^j_reg_275_reg[0]\;
  \j_reg_275_reg[4]\ <= \^j_reg_275_reg[4]\;
  \j_reg_275_reg[6]\ <= \^j_reg_275_reg[6]\;
  \j_reg_275_reg[9]\ <= \^j_reg_275_reg[9]\;
  s_axis_video_TDATA_int_regslice(47 downto 0) <= \^s_axis_video_tdata_int_regslice\(47 downto 0);
\B_V_data_1_payload_A[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \B_V_data_1_state_reg_n_3_[0]\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(0),
      Q => \B_V_data_1_payload_A_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(10),
      Q => \B_V_data_1_payload_A_reg_n_3_[10]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(11),
      Q => \B_V_data_1_payload_A_reg_n_3_[11]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(12),
      Q => \B_V_data_1_payload_A_reg_n_3_[12]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(13),
      Q => \B_V_data_1_payload_A_reg_n_3_[13]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(14),
      Q => \B_V_data_1_payload_A_reg_n_3_[14]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(15),
      Q => \B_V_data_1_payload_A_reg_n_3_[15]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(16),
      Q => \B_V_data_1_payload_A_reg_n_3_[16]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(17),
      Q => \B_V_data_1_payload_A_reg_n_3_[17]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(18),
      Q => \B_V_data_1_payload_A_reg_n_3_[18]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(19),
      Q => \B_V_data_1_payload_A_reg_n_3_[19]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(1),
      Q => \B_V_data_1_payload_A_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(20),
      Q => \B_V_data_1_payload_A_reg_n_3_[20]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(21),
      Q => \B_V_data_1_payload_A_reg_n_3_[21]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(22),
      Q => \B_V_data_1_payload_A_reg_n_3_[22]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(23),
      Q => \B_V_data_1_payload_A_reg_n_3_[23]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(24),
      Q => \B_V_data_1_payload_A_reg_n_3_[24]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(25),
      Q => \B_V_data_1_payload_A_reg_n_3_[25]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(26),
      Q => \B_V_data_1_payload_A_reg_n_3_[26]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(27),
      Q => \B_V_data_1_payload_A_reg_n_3_[27]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(28),
      Q => \B_V_data_1_payload_A_reg_n_3_[28]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(29),
      Q => \B_V_data_1_payload_A_reg_n_3_[29]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(2),
      Q => \B_V_data_1_payload_A_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(30),
      Q => \B_V_data_1_payload_A_reg_n_3_[30]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(31),
      Q => \B_V_data_1_payload_A_reg_n_3_[31]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(32),
      Q => \B_V_data_1_payload_A_reg_n_3_[32]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(33),
      Q => \B_V_data_1_payload_A_reg_n_3_[33]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(34),
      Q => \B_V_data_1_payload_A_reg_n_3_[34]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(35),
      Q => \B_V_data_1_payload_A_reg_n_3_[35]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(36),
      Q => \B_V_data_1_payload_A_reg_n_3_[36]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(37),
      Q => \B_V_data_1_payload_A_reg_n_3_[37]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(38),
      Q => \B_V_data_1_payload_A_reg_n_3_[38]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(39),
      Q => \B_V_data_1_payload_A_reg_n_3_[39]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(3),
      Q => \B_V_data_1_payload_A_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(40),
      Q => \B_V_data_1_payload_A_reg_n_3_[40]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(41),
      Q => \B_V_data_1_payload_A_reg_n_3_[41]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(42),
      Q => \B_V_data_1_payload_A_reg_n_3_[42]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(43),
      Q => \B_V_data_1_payload_A_reg_n_3_[43]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(44),
      Q => \B_V_data_1_payload_A_reg_n_3_[44]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(45),
      Q => \B_V_data_1_payload_A_reg_n_3_[45]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(46),
      Q => \B_V_data_1_payload_A_reg_n_3_[46]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(47),
      Q => \B_V_data_1_payload_A_reg_n_3_[47]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(4),
      Q => \B_V_data_1_payload_A_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(5),
      Q => \B_V_data_1_payload_A_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(6),
      Q => \B_V_data_1_payload_A_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(7),
      Q => \B_V_data_1_payload_A_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(8),
      Q => \B_V_data_1_payload_A_reg_n_3_[8]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => s_axis_video_TDATA(9),
      Q => \B_V_data_1_payload_A_reg_n_3_[9]\,
      R => '0'
    );
\B_V_data_1_payload_B[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \B_V_data_1_state_reg_n_3_[0]\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(0),
      Q => \B_V_data_1_payload_B_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(10),
      Q => \B_V_data_1_payload_B_reg_n_3_[10]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(11),
      Q => \B_V_data_1_payload_B_reg_n_3_[11]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(12),
      Q => \B_V_data_1_payload_B_reg_n_3_[12]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(13),
      Q => \B_V_data_1_payload_B_reg_n_3_[13]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(14),
      Q => \B_V_data_1_payload_B_reg_n_3_[14]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(15),
      Q => \B_V_data_1_payload_B_reg_n_3_[15]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(16),
      Q => \B_V_data_1_payload_B_reg_n_3_[16]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(17),
      Q => \B_V_data_1_payload_B_reg_n_3_[17]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(18),
      Q => \B_V_data_1_payload_B_reg_n_3_[18]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(19),
      Q => \B_V_data_1_payload_B_reg_n_3_[19]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(1),
      Q => \B_V_data_1_payload_B_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(20),
      Q => \B_V_data_1_payload_B_reg_n_3_[20]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(21),
      Q => \B_V_data_1_payload_B_reg_n_3_[21]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(22),
      Q => \B_V_data_1_payload_B_reg_n_3_[22]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(23),
      Q => \B_V_data_1_payload_B_reg_n_3_[23]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(24),
      Q => \B_V_data_1_payload_B_reg_n_3_[24]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(25),
      Q => \B_V_data_1_payload_B_reg_n_3_[25]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(26),
      Q => \B_V_data_1_payload_B_reg_n_3_[26]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(27),
      Q => \B_V_data_1_payload_B_reg_n_3_[27]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(28),
      Q => \B_V_data_1_payload_B_reg_n_3_[28]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(29),
      Q => \B_V_data_1_payload_B_reg_n_3_[29]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(2),
      Q => \B_V_data_1_payload_B_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(30),
      Q => \B_V_data_1_payload_B_reg_n_3_[30]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(31),
      Q => \B_V_data_1_payload_B_reg_n_3_[31]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(32),
      Q => \B_V_data_1_payload_B_reg_n_3_[32]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(33),
      Q => \B_V_data_1_payload_B_reg_n_3_[33]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(34),
      Q => \B_V_data_1_payload_B_reg_n_3_[34]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(35),
      Q => \B_V_data_1_payload_B_reg_n_3_[35]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(36),
      Q => \B_V_data_1_payload_B_reg_n_3_[36]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(37),
      Q => \B_V_data_1_payload_B_reg_n_3_[37]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(38),
      Q => \B_V_data_1_payload_B_reg_n_3_[38]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(39),
      Q => \B_V_data_1_payload_B_reg_n_3_[39]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(3),
      Q => \B_V_data_1_payload_B_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(40),
      Q => \B_V_data_1_payload_B_reg_n_3_[40]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(41),
      Q => \B_V_data_1_payload_B_reg_n_3_[41]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(42),
      Q => \B_V_data_1_payload_B_reg_n_3_[42]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(43),
      Q => \B_V_data_1_payload_B_reg_n_3_[43]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(44),
      Q => \B_V_data_1_payload_B_reg_n_3_[44]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(45),
      Q => \B_V_data_1_payload_B_reg_n_3_[45]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(46),
      Q => \B_V_data_1_payload_B_reg_n_3_[46]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(47),
      Q => \B_V_data_1_payload_B_reg_n_3_[47]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(4),
      Q => \B_V_data_1_payload_B_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(5),
      Q => \B_V_data_1_payload_B_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(6),
      Q => \B_V_data_1_payload_B_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(7),
      Q => \B_V_data_1_payload_B_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(8),
      Q => \B_V_data_1_payload_B_reg_n_3_[8]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => s_axis_video_TDATA(9),
      Q => \B_V_data_1_payload_B_reg_n_3_[9]\,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^b_v_data_1_sel0\,
      I1 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__1_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__1_n_3\,
      Q => B_V_data_1_sel,
      R => SS(0)
    );
B_V_data_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => s_axis_video_TVALID,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_sel_wr_i_1_n_3
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_i_1_n_3,
      Q => B_V_data_1_sel_wr,
      R => SS(0)
    );
\B_V_data_1_state[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C4CCC000"
    )
        port map (
      I0 => \^b_v_data_1_sel0\,
      I1 => ap_rst_n,
      I2 => s_axis_video_TVALID,
      I3 => \^b_v_data_1_state_reg[1]_0\,
      I4 => \B_V_data_1_state_reg_n_3_[0]\,
      O => \B_V_data_1_state[0]_i_1__1_n_3\
    );
\B_V_data_1_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[0]\,
      I1 => \^b_v_data_1_sel0\,
      I2 => s_axis_video_TVALID,
      I3 => \^b_v_data_1_state_reg[1]_0\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00800000"
    )
        port map (
      I0 => Q(1),
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => \B_V_data_1_state[1]_i_4_n_3\,
      I3 => \B_V_data_1_state[1]_i_5_n_3\,
      I4 => ap_enable_reg_pp1_iter0,
      I5 => \B_V_data_1_state[1]_i_6_n_3\,
      O => \^b_v_data_1_sel0\
    );
\B_V_data_1_state[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => \^j_reg_275_reg[9]\,
      I1 => \^j_reg_275_reg[0]\,
      I2 => \^j_reg_275_reg[4]\,
      I3 => \^j_reg_275_reg[6]\,
      I4 => \ap_CS_fsm[6]_i_5_n_3\,
      O => \B_V_data_1_state[1]_i_4_n_3\
    );
\B_V_data_1_state[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => SrcYUV_full_n,
      I1 => ap_enable_reg_pp1_iter1_reg_0,
      I2 => \icmp_ln820_reg_739_reg[0]_0\,
      O => \B_V_data_1_state[1]_i_5_n_3\
    );
\B_V_data_1_state[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2020F020"
    )
        port map (
      I0 => Q(0),
      I1 => sof_reg_231,
      I2 => \B_V_data_1_state_reg_n_3_[0]\,
      I3 => Q(3),
      I4 => \axi_data_V_5_reg_391_reg[0]\,
      O => \B_V_data_1_state[1]_i_6_n_3\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__1_n_3\,
      Q => \B_V_data_1_state_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => SS(0)
    );
\SRL_SIG_reg[15][0]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => SrcYUV_full_n,
      I1 => \icmp_ln820_reg_739_reg[0]_0\,
      I2 => ap_enable_reg_pp1_iter1_reg_0,
      I3 => Q(1),
      I4 => \ap_CS_fsm[6]_i_3_n_3\,
      O => shiftReg_ce
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFD00"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => \ap_CS_fsm[6]_i_3_n_3\,
      I2 => ap_enable_reg_pp1_iter1_reg_1,
      I3 => Q(1),
      I4 => ap_NS_fsm117_out,
      O => ap_enable_reg_pp1_iter0_reg(0)
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAEAAAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[6]\,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => \ap_CS_fsm[6]_i_3_n_3\,
      I3 => ap_enable_reg_pp1_iter1_reg_1,
      I4 => Q(1),
      O => ap_enable_reg_pp1_iter0_reg(1)
    );
\ap_CS_fsm[6]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \ap_CS_fsm[6]_i_4\(9),
      I1 => \ap_CS_fsm[6]_i_4_0\(9),
      I2 => \ap_CS_fsm[6]_i_4\(10),
      I3 => \ap_CS_fsm[6]_i_4_0\(10),
      O => \^j_reg_275_reg[9]\
    );
\ap_CS_fsm[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"004000400040FFFF"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[0]\,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => ap_enable_reg_pp1_iter1_reg_1,
      I3 => \ap_CS_fsm[6]_i_5_n_3\,
      I4 => \mOutPtr_reg[4]\,
      I5 => SrcYUV_full_n,
      O => \ap_CS_fsm[6]_i_3_n_3\
    );
\ap_CS_fsm[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEF0EEEEEE"
    )
        port map (
      I0 => sof_6_reg_298,
      I1 => eol_reg_286,
      I2 => \eol_reg_286_reg[0]_0\,
      I3 => Q(1),
      I4 => ap_enable_reg_pp1_iter1_reg_0,
      I5 => \icmp_ln820_reg_739_reg[0]_0\,
      O => \ap_CS_fsm[6]_i_5_n_3\
    );
\ap_CS_fsm[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \ap_CS_fsm[6]_i_4\(6),
      I1 => \ap_CS_fsm[6]_i_4_0\(6),
      I2 => \ap_CS_fsm[6]_i_4_0\(7),
      I3 => \ap_CS_fsm[6]_i_4\(7),
      I4 => \ap_CS_fsm[6]_i_4_0\(8),
      I5 => \ap_CS_fsm[6]_i_4\(8),
      O => \^j_reg_275_reg[6]\
    );
\ap_CS_fsm[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \ap_CS_fsm[6]_i_4\(4),
      I1 => \ap_CS_fsm[6]_i_4_0\(4),
      I2 => \ap_CS_fsm[6]_i_4_0\(3),
      I3 => \ap_CS_fsm[6]_i_4\(3),
      I4 => \ap_CS_fsm[6]_i_4_0\(5),
      I5 => \ap_CS_fsm[6]_i_4\(5),
      O => \^j_reg_275_reg[4]\
    );
\ap_CS_fsm[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \ap_CS_fsm[6]_i_4\(0),
      I1 => \ap_CS_fsm[6]_i_4_0\(0),
      I2 => \ap_CS_fsm[6]_i_4_0\(2),
      I3 => \ap_CS_fsm[6]_i_4\(2),
      I4 => \ap_CS_fsm[6]_i_4_0\(1),
      I5 => \ap_CS_fsm[6]_i_4\(1),
      O => \^j_reg_275_reg[0]\
    );
ap_enable_reg_pp1_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFB0000000000"
    )
        port map (
      I0 => \ap_CS_fsm[6]_i_3_n_3\,
      I1 => Q(1),
      I2 => ap_enable_reg_pp1_iter1_reg_1,
      I3 => ap_NS_fsm117_out,
      I4 => ap_enable_reg_pp1_iter0,
      I5 => ap_rst_n,
      O => \ap_CS_fsm_reg[5]_0\
    );
ap_enable_reg_pp1_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F40404000000000"
    )
        port map (
      I0 => ap_NS_fsm117_out,
      I1 => ap_enable_reg_pp1_iter1_reg_0,
      I2 => \ap_CS_fsm[6]_i_3_n_3\,
      I3 => ap_enable_reg_pp1_iter1_reg_1,
      I4 => ap_enable_reg_pp1_iter0,
      I5 => ap_rst_n,
      O => ap_enable_reg_pp1_iter1_reg
    );
\axi_data_V_3_reg_318[47]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABAAA"
    )
        port map (
      I0 => ap_NS_fsm117_out,
      I1 => \ap_CS_fsm[6]_i_3_n_3\,
      I2 => Q(1),
      I3 => ap_enable_reg_pp1_iter1_reg_0,
      I4 => \icmp_ln820_reg_739_reg[0]_0\,
      O => \ap_CS_fsm_reg[5]\(0)
    );
\axi_data_V_5_reg_391[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_1\(0),
      I1 => \axi_data_V_5_reg_391_reg[47]\,
      I2 => \axi_data_V_5_reg_391_reg[47]_0\(0),
      I3 => Q(2),
      I4 => \^s_axis_video_tdata_int_regslice\(0),
      O => \axi_data_V_3_reg_318_reg[47]\(0)
    );
\axi_data_V_5_reg_391[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_1\(10),
      I1 => \axi_data_V_5_reg_391_reg[47]\,
      I2 => \axi_data_V_5_reg_391_reg[47]_0\(10),
      I3 => Q(2),
      I4 => \^s_axis_video_tdata_int_regslice\(10),
      O => \axi_data_V_3_reg_318_reg[47]\(10)
    );
\axi_data_V_5_reg_391[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_1\(11),
      I1 => \axi_data_V_5_reg_391_reg[47]\,
      I2 => \axi_data_V_5_reg_391_reg[47]_0\(11),
      I3 => Q(2),
      I4 => \^s_axis_video_tdata_int_regslice\(11),
      O => \axi_data_V_3_reg_318_reg[47]\(11)
    );
\axi_data_V_5_reg_391[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_1\(12),
      I1 => \axi_data_V_5_reg_391_reg[47]\,
      I2 => \axi_data_V_5_reg_391_reg[47]_0\(12),
      I3 => Q(2),
      I4 => \^s_axis_video_tdata_int_regslice\(12),
      O => \axi_data_V_3_reg_318_reg[47]\(12)
    );
\axi_data_V_5_reg_391[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_1\(13),
      I1 => \axi_data_V_5_reg_391_reg[47]\,
      I2 => \axi_data_V_5_reg_391_reg[47]_0\(13),
      I3 => Q(2),
      I4 => \^s_axis_video_tdata_int_regslice\(13),
      O => \axi_data_V_3_reg_318_reg[47]\(13)
    );
\axi_data_V_5_reg_391[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_1\(14),
      I1 => \axi_data_V_5_reg_391_reg[47]\,
      I2 => \axi_data_V_5_reg_391_reg[47]_0\(14),
      I3 => Q(2),
      I4 => \^s_axis_video_tdata_int_regslice\(14),
      O => \axi_data_V_3_reg_318_reg[47]\(14)
    );
\axi_data_V_5_reg_391[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_1\(15),
      I1 => \axi_data_V_5_reg_391_reg[47]\,
      I2 => \axi_data_V_5_reg_391_reg[47]_0\(15),
      I3 => Q(2),
      I4 => \^s_axis_video_tdata_int_regslice\(15),
      O => \axi_data_V_3_reg_318_reg[47]\(15)
    );
\axi_data_V_5_reg_391[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_1\(16),
      I1 => \axi_data_V_5_reg_391_reg[47]\,
      I2 => \axi_data_V_5_reg_391_reg[47]_0\(16),
      I3 => Q(2),
      I4 => \^s_axis_video_tdata_int_regslice\(16),
      O => \axi_data_V_3_reg_318_reg[47]\(16)
    );
\axi_data_V_5_reg_391[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_1\(17),
      I1 => \axi_data_V_5_reg_391_reg[47]\,
      I2 => \axi_data_V_5_reg_391_reg[47]_0\(17),
      I3 => Q(2),
      I4 => \^s_axis_video_tdata_int_regslice\(17),
      O => \axi_data_V_3_reg_318_reg[47]\(17)
    );
\axi_data_V_5_reg_391[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_1\(18),
      I1 => \axi_data_V_5_reg_391_reg[47]\,
      I2 => \axi_data_V_5_reg_391_reg[47]_0\(18),
      I3 => Q(2),
      I4 => \^s_axis_video_tdata_int_regslice\(18),
      O => \axi_data_V_3_reg_318_reg[47]\(18)
    );
\axi_data_V_5_reg_391[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_1\(19),
      I1 => \axi_data_V_5_reg_391_reg[47]\,
      I2 => \axi_data_V_5_reg_391_reg[47]_0\(19),
      I3 => Q(2),
      I4 => \^s_axis_video_tdata_int_regslice\(19),
      O => \axi_data_V_3_reg_318_reg[47]\(19)
    );
\axi_data_V_5_reg_391[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_1\(1),
      I1 => \axi_data_V_5_reg_391_reg[47]\,
      I2 => \axi_data_V_5_reg_391_reg[47]_0\(1),
      I3 => Q(2),
      I4 => \^s_axis_video_tdata_int_regslice\(1),
      O => \axi_data_V_3_reg_318_reg[47]\(1)
    );
\axi_data_V_5_reg_391[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_1\(20),
      I1 => \axi_data_V_5_reg_391_reg[47]\,
      I2 => \axi_data_V_5_reg_391_reg[47]_0\(20),
      I3 => Q(2),
      I4 => \^s_axis_video_tdata_int_regslice\(20),
      O => \axi_data_V_3_reg_318_reg[47]\(20)
    );
\axi_data_V_5_reg_391[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_1\(21),
      I1 => \axi_data_V_5_reg_391_reg[47]\,
      I2 => \axi_data_V_5_reg_391_reg[47]_0\(21),
      I3 => Q(2),
      I4 => \^s_axis_video_tdata_int_regslice\(21),
      O => \axi_data_V_3_reg_318_reg[47]\(21)
    );
\axi_data_V_5_reg_391[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_1\(22),
      I1 => \axi_data_V_5_reg_391_reg[47]\,
      I2 => \axi_data_V_5_reg_391_reg[47]_0\(22),
      I3 => Q(2),
      I4 => \^s_axis_video_tdata_int_regslice\(22),
      O => \axi_data_V_3_reg_318_reg[47]\(22)
    );
\axi_data_V_5_reg_391[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_1\(23),
      I1 => \axi_data_V_5_reg_391_reg[47]\,
      I2 => \axi_data_V_5_reg_391_reg[47]_0\(23),
      I3 => Q(2),
      I4 => \^s_axis_video_tdata_int_regslice\(23),
      O => \axi_data_V_3_reg_318_reg[47]\(23)
    );
\axi_data_V_5_reg_391[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_1\(24),
      I1 => \axi_data_V_5_reg_391_reg[47]\,
      I2 => \axi_data_V_5_reg_391_reg[47]_0\(24),
      I3 => Q(2),
      I4 => \^s_axis_video_tdata_int_regslice\(24),
      O => \axi_data_V_3_reg_318_reg[47]\(24)
    );
\axi_data_V_5_reg_391[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_1\(25),
      I1 => \axi_data_V_5_reg_391_reg[47]\,
      I2 => \axi_data_V_5_reg_391_reg[47]_0\(25),
      I3 => Q(2),
      I4 => \^s_axis_video_tdata_int_regslice\(25),
      O => \axi_data_V_3_reg_318_reg[47]\(25)
    );
\axi_data_V_5_reg_391[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_1\(26),
      I1 => \axi_data_V_5_reg_391_reg[47]\,
      I2 => \axi_data_V_5_reg_391_reg[47]_0\(26),
      I3 => Q(2),
      I4 => \^s_axis_video_tdata_int_regslice\(26),
      O => \axi_data_V_3_reg_318_reg[47]\(26)
    );
\axi_data_V_5_reg_391[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_1\(27),
      I1 => \axi_data_V_5_reg_391_reg[47]\,
      I2 => \axi_data_V_5_reg_391_reg[47]_0\(27),
      I3 => Q(2),
      I4 => \^s_axis_video_tdata_int_regslice\(27),
      O => \axi_data_V_3_reg_318_reg[47]\(27)
    );
\axi_data_V_5_reg_391[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_1\(28),
      I1 => \axi_data_V_5_reg_391_reg[47]\,
      I2 => \axi_data_V_5_reg_391_reg[47]_0\(28),
      I3 => Q(2),
      I4 => \^s_axis_video_tdata_int_regslice\(28),
      O => \axi_data_V_3_reg_318_reg[47]\(28)
    );
\axi_data_V_5_reg_391[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_1\(29),
      I1 => \axi_data_V_5_reg_391_reg[47]\,
      I2 => \axi_data_V_5_reg_391_reg[47]_0\(29),
      I3 => Q(2),
      I4 => \^s_axis_video_tdata_int_regslice\(29),
      O => \axi_data_V_3_reg_318_reg[47]\(29)
    );
\axi_data_V_5_reg_391[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_1\(2),
      I1 => \axi_data_V_5_reg_391_reg[47]\,
      I2 => \axi_data_V_5_reg_391_reg[47]_0\(2),
      I3 => Q(2),
      I4 => \^s_axis_video_tdata_int_regslice\(2),
      O => \axi_data_V_3_reg_318_reg[47]\(2)
    );
\axi_data_V_5_reg_391[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_1\(30),
      I1 => \axi_data_V_5_reg_391_reg[47]\,
      I2 => \axi_data_V_5_reg_391_reg[47]_0\(30),
      I3 => Q(2),
      I4 => \^s_axis_video_tdata_int_regslice\(30),
      O => \axi_data_V_3_reg_318_reg[47]\(30)
    );
\axi_data_V_5_reg_391[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_1\(31),
      I1 => \axi_data_V_5_reg_391_reg[47]\,
      I2 => \axi_data_V_5_reg_391_reg[47]_0\(31),
      I3 => Q(2),
      I4 => \^s_axis_video_tdata_int_regslice\(31),
      O => \axi_data_V_3_reg_318_reg[47]\(31)
    );
\axi_data_V_5_reg_391[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_1\(32),
      I1 => \axi_data_V_5_reg_391_reg[47]\,
      I2 => \axi_data_V_5_reg_391_reg[47]_0\(32),
      I3 => Q(2),
      I4 => \^s_axis_video_tdata_int_regslice\(32),
      O => \axi_data_V_3_reg_318_reg[47]\(32)
    );
\axi_data_V_5_reg_391[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_1\(33),
      I1 => \axi_data_V_5_reg_391_reg[47]\,
      I2 => \axi_data_V_5_reg_391_reg[47]_0\(33),
      I3 => Q(2),
      I4 => \^s_axis_video_tdata_int_regslice\(33),
      O => \axi_data_V_3_reg_318_reg[47]\(33)
    );
\axi_data_V_5_reg_391[34]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_1\(34),
      I1 => \axi_data_V_5_reg_391_reg[47]\,
      I2 => \axi_data_V_5_reg_391_reg[47]_0\(34),
      I3 => Q(2),
      I4 => \^s_axis_video_tdata_int_regslice\(34),
      O => \axi_data_V_3_reg_318_reg[47]\(34)
    );
\axi_data_V_5_reg_391[35]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_1\(35),
      I1 => \axi_data_V_5_reg_391_reg[47]\,
      I2 => \axi_data_V_5_reg_391_reg[47]_0\(35),
      I3 => Q(2),
      I4 => \^s_axis_video_tdata_int_regslice\(35),
      O => \axi_data_V_3_reg_318_reg[47]\(35)
    );
\axi_data_V_5_reg_391[36]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_1\(36),
      I1 => \axi_data_V_5_reg_391_reg[47]\,
      I2 => \axi_data_V_5_reg_391_reg[47]_0\(36),
      I3 => Q(2),
      I4 => \^s_axis_video_tdata_int_regslice\(36),
      O => \axi_data_V_3_reg_318_reg[47]\(36)
    );
\axi_data_V_5_reg_391[37]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_1\(37),
      I1 => \axi_data_V_5_reg_391_reg[47]\,
      I2 => \axi_data_V_5_reg_391_reg[47]_0\(37),
      I3 => Q(2),
      I4 => \^s_axis_video_tdata_int_regslice\(37),
      O => \axi_data_V_3_reg_318_reg[47]\(37)
    );
\axi_data_V_5_reg_391[38]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_1\(38),
      I1 => \axi_data_V_5_reg_391_reg[47]\,
      I2 => \axi_data_V_5_reg_391_reg[47]_0\(38),
      I3 => Q(2),
      I4 => \^s_axis_video_tdata_int_regslice\(38),
      O => \axi_data_V_3_reg_318_reg[47]\(38)
    );
\axi_data_V_5_reg_391[39]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_1\(39),
      I1 => \axi_data_V_5_reg_391_reg[47]\,
      I2 => \axi_data_V_5_reg_391_reg[47]_0\(39),
      I3 => Q(2),
      I4 => \^s_axis_video_tdata_int_regslice\(39),
      O => \axi_data_V_3_reg_318_reg[47]\(39)
    );
\axi_data_V_5_reg_391[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_1\(3),
      I1 => \axi_data_V_5_reg_391_reg[47]\,
      I2 => \axi_data_V_5_reg_391_reg[47]_0\(3),
      I3 => Q(2),
      I4 => \^s_axis_video_tdata_int_regslice\(3),
      O => \axi_data_V_3_reg_318_reg[47]\(3)
    );
\axi_data_V_5_reg_391[40]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_1\(40),
      I1 => \axi_data_V_5_reg_391_reg[47]\,
      I2 => \axi_data_V_5_reg_391_reg[47]_0\(40),
      I3 => Q(2),
      I4 => \^s_axis_video_tdata_int_regslice\(40),
      O => \axi_data_V_3_reg_318_reg[47]\(40)
    );
\axi_data_V_5_reg_391[41]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_1\(41),
      I1 => \axi_data_V_5_reg_391_reg[47]\,
      I2 => \axi_data_V_5_reg_391_reg[47]_0\(41),
      I3 => Q(2),
      I4 => \^s_axis_video_tdata_int_regslice\(41),
      O => \axi_data_V_3_reg_318_reg[47]\(41)
    );
\axi_data_V_5_reg_391[42]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_1\(42),
      I1 => \axi_data_V_5_reg_391_reg[47]\,
      I2 => \axi_data_V_5_reg_391_reg[47]_0\(42),
      I3 => Q(2),
      I4 => \^s_axis_video_tdata_int_regslice\(42),
      O => \axi_data_V_3_reg_318_reg[47]\(42)
    );
\axi_data_V_5_reg_391[43]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_1\(43),
      I1 => \axi_data_V_5_reg_391_reg[47]\,
      I2 => \axi_data_V_5_reg_391_reg[47]_0\(43),
      I3 => Q(2),
      I4 => \^s_axis_video_tdata_int_regslice\(43),
      O => \axi_data_V_3_reg_318_reg[47]\(43)
    );
\axi_data_V_5_reg_391[44]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_1\(44),
      I1 => \axi_data_V_5_reg_391_reg[47]\,
      I2 => \axi_data_V_5_reg_391_reg[47]_0\(44),
      I3 => Q(2),
      I4 => \^s_axis_video_tdata_int_regslice\(44),
      O => \axi_data_V_3_reg_318_reg[47]\(44)
    );
\axi_data_V_5_reg_391[45]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_1\(45),
      I1 => \axi_data_V_5_reg_391_reg[47]\,
      I2 => \axi_data_V_5_reg_391_reg[47]_0\(45),
      I3 => Q(2),
      I4 => \^s_axis_video_tdata_int_regslice\(45),
      O => \axi_data_V_3_reg_318_reg[47]\(45)
    );
\axi_data_V_5_reg_391[46]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_1\(46),
      I1 => \axi_data_V_5_reg_391_reg[47]\,
      I2 => \axi_data_V_5_reg_391_reg[47]_0\(46),
      I3 => Q(2),
      I4 => \^s_axis_video_tdata_int_regslice\(46),
      O => \axi_data_V_3_reg_318_reg[47]\(46)
    );
\axi_data_V_5_reg_391[47]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_1\(47),
      I1 => \axi_data_V_5_reg_391_reg[47]\,
      I2 => \axi_data_V_5_reg_391_reg[47]_0\(47),
      I3 => Q(2),
      I4 => \^s_axis_video_tdata_int_regslice\(47),
      O => \axi_data_V_3_reg_318_reg[47]\(47)
    );
\axi_data_V_5_reg_391[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_1\(4),
      I1 => \axi_data_V_5_reg_391_reg[47]\,
      I2 => \axi_data_V_5_reg_391_reg[47]_0\(4),
      I3 => Q(2),
      I4 => \^s_axis_video_tdata_int_regslice\(4),
      O => \axi_data_V_3_reg_318_reg[47]\(4)
    );
\axi_data_V_5_reg_391[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_1\(5),
      I1 => \axi_data_V_5_reg_391_reg[47]\,
      I2 => \axi_data_V_5_reg_391_reg[47]_0\(5),
      I3 => Q(2),
      I4 => \^s_axis_video_tdata_int_regslice\(5),
      O => \axi_data_V_3_reg_318_reg[47]\(5)
    );
\axi_data_V_5_reg_391[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_1\(6),
      I1 => \axi_data_V_5_reg_391_reg[47]\,
      I2 => \axi_data_V_5_reg_391_reg[47]_0\(6),
      I3 => Q(2),
      I4 => \^s_axis_video_tdata_int_regslice\(6),
      O => \axi_data_V_3_reg_318_reg[47]\(6)
    );
\axi_data_V_5_reg_391[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_1\(7),
      I1 => \axi_data_V_5_reg_391_reg[47]\,
      I2 => \axi_data_V_5_reg_391_reg[47]_0\(7),
      I3 => Q(2),
      I4 => \^s_axis_video_tdata_int_regslice\(7),
      O => \axi_data_V_3_reg_318_reg[47]\(7)
    );
\axi_data_V_5_reg_391[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_1\(8),
      I1 => \axi_data_V_5_reg_391_reg[47]\,
      I2 => \axi_data_V_5_reg_391_reg[47]_0\(8),
      I3 => Q(2),
      I4 => \^s_axis_video_tdata_int_regslice\(8),
      O => \axi_data_V_3_reg_318_reg[47]\(8)
    );
\axi_data_V_5_reg_391[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_1\(9),
      I1 => \axi_data_V_5_reg_391_reg[47]\,
      I2 => \axi_data_V_5_reg_391_reg[47]_0\(9),
      I3 => Q(2),
      I4 => \^s_axis_video_tdata_int_regslice\(9),
      O => \axi_data_V_3_reg_318_reg[47]\(9)
    );
\axi_data_V_7_reg_329[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(0),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(0),
      I3 => \axi_data_V_7_reg_329_reg[0]\,
      I4 => \^s_axis_video_tdata_int_regslice\(0),
      O => \axi_data_V_7_reg_329_reg[47]\(0)
    );
\axi_data_V_7_reg_329[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(10),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(10),
      I3 => \axi_data_V_7_reg_329_reg[0]\,
      I4 => \^s_axis_video_tdata_int_regslice\(10),
      O => \axi_data_V_7_reg_329_reg[47]\(10)
    );
\axi_data_V_7_reg_329[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(11),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(11),
      I3 => \axi_data_V_7_reg_329_reg[0]\,
      I4 => \^s_axis_video_tdata_int_regslice\(11),
      O => \axi_data_V_7_reg_329_reg[47]\(11)
    );
\axi_data_V_7_reg_329[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(12),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(12),
      I3 => \axi_data_V_7_reg_329_reg[0]\,
      I4 => \^s_axis_video_tdata_int_regslice\(12),
      O => \axi_data_V_7_reg_329_reg[47]\(12)
    );
\axi_data_V_7_reg_329[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(13),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(13),
      I3 => \axi_data_V_7_reg_329_reg[0]\,
      I4 => \^s_axis_video_tdata_int_regslice\(13),
      O => \axi_data_V_7_reg_329_reg[47]\(13)
    );
\axi_data_V_7_reg_329[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(14),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(14),
      I3 => \axi_data_V_7_reg_329_reg[0]\,
      I4 => \^s_axis_video_tdata_int_regslice\(14),
      O => \axi_data_V_7_reg_329_reg[47]\(14)
    );
\axi_data_V_7_reg_329[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(15),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(15),
      I3 => \axi_data_V_7_reg_329_reg[0]\,
      I4 => \^s_axis_video_tdata_int_regslice\(15),
      O => \axi_data_V_7_reg_329_reg[47]\(15)
    );
\axi_data_V_7_reg_329[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(16),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(16),
      I3 => \axi_data_V_7_reg_329_reg[0]\,
      I4 => \^s_axis_video_tdata_int_regslice\(16),
      O => \axi_data_V_7_reg_329_reg[47]\(16)
    );
\axi_data_V_7_reg_329[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(17),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(17),
      I3 => \axi_data_V_7_reg_329_reg[0]\,
      I4 => \^s_axis_video_tdata_int_regslice\(17),
      O => \axi_data_V_7_reg_329_reg[47]\(17)
    );
\axi_data_V_7_reg_329[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(18),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(18),
      I3 => \axi_data_V_7_reg_329_reg[0]\,
      I4 => \^s_axis_video_tdata_int_regslice\(18),
      O => \axi_data_V_7_reg_329_reg[47]\(18)
    );
\axi_data_V_7_reg_329[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(19),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(19),
      I3 => \axi_data_V_7_reg_329_reg[0]\,
      I4 => \^s_axis_video_tdata_int_regslice\(19),
      O => \axi_data_V_7_reg_329_reg[47]\(19)
    );
\axi_data_V_7_reg_329[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(1),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(1),
      I3 => \axi_data_V_7_reg_329_reg[0]\,
      I4 => \^s_axis_video_tdata_int_regslice\(1),
      O => \axi_data_V_7_reg_329_reg[47]\(1)
    );
\axi_data_V_7_reg_329[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(20),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(20),
      I3 => \axi_data_V_7_reg_329_reg[0]\,
      I4 => \^s_axis_video_tdata_int_regslice\(20),
      O => \axi_data_V_7_reg_329_reg[47]\(20)
    );
\axi_data_V_7_reg_329[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(21),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(21),
      I3 => \axi_data_V_7_reg_329_reg[0]\,
      I4 => \^s_axis_video_tdata_int_regslice\(21),
      O => \axi_data_V_7_reg_329_reg[47]\(21)
    );
\axi_data_V_7_reg_329[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(22),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(22),
      I3 => \axi_data_V_7_reg_329_reg[0]\,
      I4 => \^s_axis_video_tdata_int_regslice\(22),
      O => \axi_data_V_7_reg_329_reg[47]\(22)
    );
\axi_data_V_7_reg_329[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(23),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(23),
      I3 => \axi_data_V_7_reg_329_reg[0]\,
      I4 => \^s_axis_video_tdata_int_regslice\(23),
      O => \axi_data_V_7_reg_329_reg[47]\(23)
    );
\axi_data_V_7_reg_329[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(24),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(24),
      I3 => \axi_data_V_7_reg_329_reg[0]\,
      I4 => \^s_axis_video_tdata_int_regslice\(24),
      O => \axi_data_V_7_reg_329_reg[47]\(24)
    );
\axi_data_V_7_reg_329[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(25),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(25),
      I3 => \axi_data_V_7_reg_329_reg[0]\,
      I4 => \^s_axis_video_tdata_int_regslice\(25),
      O => \axi_data_V_7_reg_329_reg[47]\(25)
    );
\axi_data_V_7_reg_329[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(26),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(26),
      I3 => \axi_data_V_7_reg_329_reg[0]\,
      I4 => \^s_axis_video_tdata_int_regslice\(26),
      O => \axi_data_V_7_reg_329_reg[47]\(26)
    );
\axi_data_V_7_reg_329[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(27),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(27),
      I3 => \axi_data_V_7_reg_329_reg[0]\,
      I4 => \^s_axis_video_tdata_int_regslice\(27),
      O => \axi_data_V_7_reg_329_reg[47]\(27)
    );
\axi_data_V_7_reg_329[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(28),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(28),
      I3 => \axi_data_V_7_reg_329_reg[0]\,
      I4 => \^s_axis_video_tdata_int_regslice\(28),
      O => \axi_data_V_7_reg_329_reg[47]\(28)
    );
\axi_data_V_7_reg_329[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(29),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(29),
      I3 => \axi_data_V_7_reg_329_reg[0]\,
      I4 => \^s_axis_video_tdata_int_regslice\(29),
      O => \axi_data_V_7_reg_329_reg[47]\(29)
    );
\axi_data_V_7_reg_329[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(2),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(2),
      I3 => \axi_data_V_7_reg_329_reg[0]\,
      I4 => \^s_axis_video_tdata_int_regslice\(2),
      O => \axi_data_V_7_reg_329_reg[47]\(2)
    );
\axi_data_V_7_reg_329[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(30),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(30),
      I3 => \axi_data_V_7_reg_329_reg[0]\,
      I4 => \^s_axis_video_tdata_int_regslice\(30),
      O => \axi_data_V_7_reg_329_reg[47]\(30)
    );
\axi_data_V_7_reg_329[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(31),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(31),
      I3 => \axi_data_V_7_reg_329_reg[0]\,
      I4 => \^s_axis_video_tdata_int_regslice\(31),
      O => \axi_data_V_7_reg_329_reg[47]\(31)
    );
\axi_data_V_7_reg_329[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(32),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(32),
      I3 => \axi_data_V_7_reg_329_reg[0]\,
      I4 => \^s_axis_video_tdata_int_regslice\(32),
      O => \axi_data_V_7_reg_329_reg[47]\(32)
    );
\axi_data_V_7_reg_329[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(33),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(33),
      I3 => \axi_data_V_7_reg_329_reg[0]\,
      I4 => \^s_axis_video_tdata_int_regslice\(33),
      O => \axi_data_V_7_reg_329_reg[47]\(33)
    );
\axi_data_V_7_reg_329[34]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(34),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(34),
      I3 => \axi_data_V_7_reg_329_reg[0]\,
      I4 => \^s_axis_video_tdata_int_regslice\(34),
      O => \axi_data_V_7_reg_329_reg[47]\(34)
    );
\axi_data_V_7_reg_329[35]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(35),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(35),
      I3 => \axi_data_V_7_reg_329_reg[0]\,
      I4 => \^s_axis_video_tdata_int_regslice\(35),
      O => \axi_data_V_7_reg_329_reg[47]\(35)
    );
\axi_data_V_7_reg_329[36]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(36),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(36),
      I3 => \axi_data_V_7_reg_329_reg[0]\,
      I4 => \^s_axis_video_tdata_int_regslice\(36),
      O => \axi_data_V_7_reg_329_reg[47]\(36)
    );
\axi_data_V_7_reg_329[37]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(37),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(37),
      I3 => \axi_data_V_7_reg_329_reg[0]\,
      I4 => \^s_axis_video_tdata_int_regslice\(37),
      O => \axi_data_V_7_reg_329_reg[47]\(37)
    );
\axi_data_V_7_reg_329[38]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(38),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(38),
      I3 => \axi_data_V_7_reg_329_reg[0]\,
      I4 => \^s_axis_video_tdata_int_regslice\(38),
      O => \axi_data_V_7_reg_329_reg[47]\(38)
    );
\axi_data_V_7_reg_329[39]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(39),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(39),
      I3 => \axi_data_V_7_reg_329_reg[0]\,
      I4 => \^s_axis_video_tdata_int_regslice\(39),
      O => \axi_data_V_7_reg_329_reg[47]\(39)
    );
\axi_data_V_7_reg_329[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(3),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(3),
      I3 => \axi_data_V_7_reg_329_reg[0]\,
      I4 => \^s_axis_video_tdata_int_regslice\(3),
      O => \axi_data_V_7_reg_329_reg[47]\(3)
    );
\axi_data_V_7_reg_329[40]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(40),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(40),
      I3 => \axi_data_V_7_reg_329_reg[0]\,
      I4 => \^s_axis_video_tdata_int_regslice\(40),
      O => \axi_data_V_7_reg_329_reg[47]\(40)
    );
\axi_data_V_7_reg_329[41]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(41),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(41),
      I3 => \axi_data_V_7_reg_329_reg[0]\,
      I4 => \^s_axis_video_tdata_int_regslice\(41),
      O => \axi_data_V_7_reg_329_reg[47]\(41)
    );
\axi_data_V_7_reg_329[42]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(42),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(42),
      I3 => \axi_data_V_7_reg_329_reg[0]\,
      I4 => \^s_axis_video_tdata_int_regslice\(42),
      O => \axi_data_V_7_reg_329_reg[47]\(42)
    );
\axi_data_V_7_reg_329[43]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(43),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(43),
      I3 => \axi_data_V_7_reg_329_reg[0]\,
      I4 => \^s_axis_video_tdata_int_regslice\(43),
      O => \axi_data_V_7_reg_329_reg[47]\(43)
    );
\axi_data_V_7_reg_329[44]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(44),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(44),
      I3 => \axi_data_V_7_reg_329_reg[0]\,
      I4 => \^s_axis_video_tdata_int_regslice\(44),
      O => \axi_data_V_7_reg_329_reg[47]\(44)
    );
\axi_data_V_7_reg_329[45]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(45),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(45),
      I3 => \axi_data_V_7_reg_329_reg[0]\,
      I4 => \^s_axis_video_tdata_int_regslice\(45),
      O => \axi_data_V_7_reg_329_reg[47]\(45)
    );
\axi_data_V_7_reg_329[46]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(46),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(46),
      I3 => \axi_data_V_7_reg_329_reg[0]\,
      I4 => \^s_axis_video_tdata_int_regslice\(46),
      O => \axi_data_V_7_reg_329_reg[47]\(46)
    );
\axi_data_V_7_reg_329[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => \ap_CS_fsm[6]_i_3_n_3\,
      I2 => Q(1),
      O => ap_enable_reg_pp1_iter0_reg_0(0)
    );
\axi_data_V_7_reg_329[47]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(47),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(47),
      I3 => \axi_data_V_7_reg_329_reg[0]\,
      I4 => \^s_axis_video_tdata_int_regslice\(47),
      O => \axi_data_V_7_reg_329_reg[47]\(47)
    );
\axi_data_V_7_reg_329[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(4),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(4),
      I3 => \axi_data_V_7_reg_329_reg[0]\,
      I4 => \^s_axis_video_tdata_int_regslice\(4),
      O => \axi_data_V_7_reg_329_reg[47]\(4)
    );
\axi_data_V_7_reg_329[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(5),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(5),
      I3 => \axi_data_V_7_reg_329_reg[0]\,
      I4 => \^s_axis_video_tdata_int_regslice\(5),
      O => \axi_data_V_7_reg_329_reg[47]\(5)
    );
\axi_data_V_7_reg_329[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(6),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(6),
      I3 => \axi_data_V_7_reg_329_reg[0]\,
      I4 => \^s_axis_video_tdata_int_regslice\(6),
      O => \axi_data_V_7_reg_329_reg[47]\(6)
    );
\axi_data_V_7_reg_329[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(7),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(7),
      I3 => \axi_data_V_7_reg_329_reg[0]\,
      I4 => \^s_axis_video_tdata_int_regslice\(7),
      O => \axi_data_V_7_reg_329_reg[47]\(7)
    );
\axi_data_V_7_reg_329[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(8),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(8),
      I3 => \axi_data_V_7_reg_329_reg[0]\,
      I4 => \^s_axis_video_tdata_int_regslice\(8),
      O => \axi_data_V_7_reg_329_reg[47]\(8)
    );
\axi_data_V_7_reg_329[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(9),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(9),
      I3 => \axi_data_V_7_reg_329_reg[0]\,
      I4 => \^s_axis_video_tdata_int_regslice\(9),
      O => \axi_data_V_7_reg_329_reg[47]\(9)
    );
\axi_data_V_reg_207[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[0]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_3_[0]\,
      O => \^s_axis_video_tdata_int_regslice\(0)
    );
\axi_data_V_reg_207[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[10]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_3_[10]\,
      O => \^s_axis_video_tdata_int_regslice\(10)
    );
\axi_data_V_reg_207[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[11]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_3_[11]\,
      O => \^s_axis_video_tdata_int_regslice\(11)
    );
\axi_data_V_reg_207[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[12]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_3_[12]\,
      O => \^s_axis_video_tdata_int_regslice\(12)
    );
\axi_data_V_reg_207[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[13]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_3_[13]\,
      O => \^s_axis_video_tdata_int_regslice\(13)
    );
\axi_data_V_reg_207[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[14]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_3_[14]\,
      O => \^s_axis_video_tdata_int_regslice\(14)
    );
\axi_data_V_reg_207[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[15]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_3_[15]\,
      O => \^s_axis_video_tdata_int_regslice\(15)
    );
\axi_data_V_reg_207[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[16]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_3_[16]\,
      O => \^s_axis_video_tdata_int_regslice\(16)
    );
\axi_data_V_reg_207[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[17]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_3_[17]\,
      O => \^s_axis_video_tdata_int_regslice\(17)
    );
\axi_data_V_reg_207[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[18]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_3_[18]\,
      O => \^s_axis_video_tdata_int_regslice\(18)
    );
\axi_data_V_reg_207[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[19]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_3_[19]\,
      O => \^s_axis_video_tdata_int_regslice\(19)
    );
\axi_data_V_reg_207[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[1]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_3_[1]\,
      O => \^s_axis_video_tdata_int_regslice\(1)
    );
\axi_data_V_reg_207[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[20]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_3_[20]\,
      O => \^s_axis_video_tdata_int_regslice\(20)
    );
\axi_data_V_reg_207[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[21]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_3_[21]\,
      O => \^s_axis_video_tdata_int_regslice\(21)
    );
\axi_data_V_reg_207[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[22]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_3_[22]\,
      O => \^s_axis_video_tdata_int_regslice\(22)
    );
\axi_data_V_reg_207[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[23]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_3_[23]\,
      O => \^s_axis_video_tdata_int_regslice\(23)
    );
\axi_data_V_reg_207[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[24]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_3_[24]\,
      O => \^s_axis_video_tdata_int_regslice\(24)
    );
\axi_data_V_reg_207[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[25]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_3_[25]\,
      O => \^s_axis_video_tdata_int_regslice\(25)
    );
\axi_data_V_reg_207[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[26]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_3_[26]\,
      O => \^s_axis_video_tdata_int_regslice\(26)
    );
\axi_data_V_reg_207[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[27]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_3_[27]\,
      O => \^s_axis_video_tdata_int_regslice\(27)
    );
\axi_data_V_reg_207[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[28]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_3_[28]\,
      O => \^s_axis_video_tdata_int_regslice\(28)
    );
\axi_data_V_reg_207[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[29]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_3_[29]\,
      O => \^s_axis_video_tdata_int_regslice\(29)
    );
\axi_data_V_reg_207[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[2]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_3_[2]\,
      O => \^s_axis_video_tdata_int_regslice\(2)
    );
\axi_data_V_reg_207[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[30]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_3_[30]\,
      O => \^s_axis_video_tdata_int_regslice\(30)
    );
\axi_data_V_reg_207[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[31]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_3_[31]\,
      O => \^s_axis_video_tdata_int_regslice\(31)
    );
\axi_data_V_reg_207[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[32]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_3_[32]\,
      O => \^s_axis_video_tdata_int_regslice\(32)
    );
\axi_data_V_reg_207[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[33]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_3_[33]\,
      O => \^s_axis_video_tdata_int_regslice\(33)
    );
\axi_data_V_reg_207[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[34]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_3_[34]\,
      O => \^s_axis_video_tdata_int_regslice\(34)
    );
\axi_data_V_reg_207[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[35]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_3_[35]\,
      O => \^s_axis_video_tdata_int_regslice\(35)
    );
\axi_data_V_reg_207[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[36]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_3_[36]\,
      O => \^s_axis_video_tdata_int_regslice\(36)
    );
\axi_data_V_reg_207[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[37]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_3_[37]\,
      O => \^s_axis_video_tdata_int_regslice\(37)
    );
\axi_data_V_reg_207[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[38]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_3_[38]\,
      O => \^s_axis_video_tdata_int_regslice\(38)
    );
\axi_data_V_reg_207[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[39]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_3_[39]\,
      O => \^s_axis_video_tdata_int_regslice\(39)
    );
\axi_data_V_reg_207[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[3]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_3_[3]\,
      O => \^s_axis_video_tdata_int_regslice\(3)
    );
\axi_data_V_reg_207[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[40]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_3_[40]\,
      O => \^s_axis_video_tdata_int_regslice\(40)
    );
\axi_data_V_reg_207[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[41]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_3_[41]\,
      O => \^s_axis_video_tdata_int_regslice\(41)
    );
\axi_data_V_reg_207[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[42]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_3_[42]\,
      O => \^s_axis_video_tdata_int_regslice\(42)
    );
\axi_data_V_reg_207[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[43]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_3_[43]\,
      O => \^s_axis_video_tdata_int_regslice\(43)
    );
\axi_data_V_reg_207[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[44]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_3_[44]\,
      O => \^s_axis_video_tdata_int_regslice\(44)
    );
\axi_data_V_reg_207[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[45]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_3_[45]\,
      O => \^s_axis_video_tdata_int_regslice\(45)
    );
\axi_data_V_reg_207[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[46]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_3_[46]\,
      O => \^s_axis_video_tdata_int_regslice\(46)
    );
\axi_data_V_reg_207[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[47]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_3_[47]\,
      O => \^s_axis_video_tdata_int_regslice\(47)
    );
\axi_data_V_reg_207[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[4]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_3_[4]\,
      O => \^s_axis_video_tdata_int_regslice\(4)
    );
\axi_data_V_reg_207[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[5]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_3_[5]\,
      O => \^s_axis_video_tdata_int_regslice\(5)
    );
\axi_data_V_reg_207[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[6]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_3_[6]\,
      O => \^s_axis_video_tdata_int_regslice\(6)
    );
\axi_data_V_reg_207[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[7]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_3_[7]\,
      O => \^s_axis_video_tdata_int_regslice\(7)
    );
\axi_data_V_reg_207[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[8]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_3_[8]\,
      O => \^s_axis_video_tdata_int_regslice\(8)
    );
\axi_data_V_reg_207[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[9]\,
      I1 => B_V_data_1_sel,
      I2 => \B_V_data_1_payload_A_reg_n_3_[9]\,
      O => \^s_axis_video_tdata_int_regslice\(9)
    );
\axi_last_V_8_reg_341[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5575FFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => ap_enable_reg_pp1_iter1_reg_1,
      I3 => \ap_CS_fsm[6]_i_5_n_3\,
      I4 => \B_V_data_1_state[1]_i_5_n_3\,
      I5 => ap_enable_reg_pp1_iter0,
      O => \ap_CS_fsm_reg[5]_3\
    );
\axi_last_V_reg_219[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sof_reg_231,
      I1 => Q(0),
      I2 => \B_V_data_1_state_reg_n_3_[0]\,
      O => \sof_reg_231_reg[0]\(0)
    );
\eol_1_reg_415[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => Q(2),
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => Q(3),
      I3 => \axi_data_V_5_reg_391_reg[0]\,
      O => E(0)
    );
\eol_reg_286[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA8A"
    )
        port map (
      I0 => eol_reg_286,
      I1 => \ap_CS_fsm[6]_i_3_n_3\,
      I2 => \sof_6_reg_298_reg[0]_0\,
      I3 => \eol_reg_286_reg[0]_0\,
      I4 => ap_NS_fsm117_out,
      O => \eol_reg_286_reg[0]\
    );
\icmp_ln820_reg_739[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8ABA"
    )
        port map (
      I0 => \icmp_ln820_reg_739_reg[0]_0\,
      I1 => \ap_CS_fsm[6]_i_3_n_3\,
      I2 => Q(1),
      I3 => ap_enable_reg_pp1_iter1_reg_1,
      O => \icmp_ln820_reg_739_reg[0]\
    );
\internal_empty_n_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF04FFFFFFFFFFFF"
    )
        port map (
      I0 => internal_empty_n_i_4_n_3,
      I1 => ap_enable_reg_pp1_iter1_reg_1,
      I2 => \ap_CS_fsm[6]_i_5_n_3\,
      I3 => \mOutPtr_reg[4]\,
      I4 => Q(1),
      I5 => SrcYUV_full_n,
      O => \ap_CS_fsm_reg[5]_2\
    );
internal_empty_n_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[0]\,
      I1 => ap_enable_reg_pp1_iter0,
      O => internal_empty_n_i_4_n_3
    );
\j_reg_275[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter1_reg_1,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => \ap_CS_fsm[6]_i_3_n_3\,
      I3 => Q(1),
      O => ap_enable_reg_pp1_iter0_reg_1(0)
    );
\mOutPtr[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222220222222"
    )
        port map (
      I0 => \sof_6_reg_298_reg[0]_0\,
      I1 => \B_V_data_1_state[1]_i_5_n_3\,
      I2 => \ap_CS_fsm[6]_i_5_n_3\,
      I3 => ap_enable_reg_pp1_iter1_reg_1,
      I4 => ap_enable_reg_pp1_iter0,
      I5 => \B_V_data_1_state_reg_n_3_[0]\,
      O => AXIvideo2MultiPixStream_U0_SrcYUV_write
    );
\mOutPtr[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880888888888888"
    )
        port map (
      I0 => v_vcresampler_core_U0_srcImg_read,
      I1 => SrcYUV_empty_n,
      I2 => \mOutPtr[4]_i_5_n_3\,
      I3 => \mOutPtr_reg[4]\,
      I4 => Q(1),
      I5 => SrcYUV_full_n,
      O => mOutPtr110_out
    );
\mOutPtr[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055555554"
    )
        port map (
      I0 => \ap_CS_fsm[6]_i_5_n_3\,
      I1 => \^j_reg_275_reg[6]\,
      I2 => \^j_reg_275_reg[4]\,
      I3 => \^j_reg_275_reg[0]\,
      I4 => \^j_reg_275_reg[9]\,
      I5 => internal_empty_n_i_4_n_3,
      O => \mOutPtr[4]_i_5_n_3\
    );
\pix_val_V_0_2_reg_747[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pix_val_V_0_2_reg_747[0]_i_2_n_3\,
      I1 => \pix_val_V_1_2_reg_752_reg[0]\,
      I2 => \pix_val_V_0_2_reg_747[0]_i_3_n_3\,
      O => \icmp_ln844_1_reg_710_reg[0]\(0)
    );
\pix_val_V_0_2_reg_747[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(16),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(16),
      I3 => \ap_CS_fsm[6]_i_5_n_3\,
      I4 => \^s_axis_video_tdata_int_regslice\(16),
      O => \pix_val_V_0_2_reg_747[0]_i_2_n_3\
    );
\pix_val_V_0_2_reg_747[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(0),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(0),
      I3 => \ap_CS_fsm[6]_i_5_n_3\,
      I4 => \^s_axis_video_tdata_int_regslice\(0),
      O => \pix_val_V_0_2_reg_747[0]_i_3_n_3\
    );
\pix_val_V_0_2_reg_747[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pix_val_V_0_2_reg_747[1]_i_2_n_3\,
      I1 => \pix_val_V_1_2_reg_752_reg[0]\,
      I2 => \pix_val_V_0_2_reg_747[1]_i_3_n_3\,
      O => \icmp_ln844_1_reg_710_reg[0]\(1)
    );
\pix_val_V_0_2_reg_747[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(17),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(17),
      I3 => \ap_CS_fsm[6]_i_5_n_3\,
      I4 => \^s_axis_video_tdata_int_regslice\(17),
      O => \pix_val_V_0_2_reg_747[1]_i_2_n_3\
    );
\pix_val_V_0_2_reg_747[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(1),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(1),
      I3 => \ap_CS_fsm[6]_i_5_n_3\,
      I4 => \^s_axis_video_tdata_int_regslice\(1),
      O => \pix_val_V_0_2_reg_747[1]_i_3_n_3\
    );
\pix_val_V_0_2_reg_747[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pix_val_V_0_2_reg_747[2]_i_2_n_3\,
      I1 => \pix_val_V_1_2_reg_752_reg[0]\,
      I2 => \pix_val_V_0_2_reg_747[2]_i_3_n_3\,
      O => \icmp_ln844_1_reg_710_reg[0]\(2)
    );
\pix_val_V_0_2_reg_747[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(18),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(18),
      I3 => \ap_CS_fsm[6]_i_5_n_3\,
      I4 => \^s_axis_video_tdata_int_regslice\(18),
      O => \pix_val_V_0_2_reg_747[2]_i_2_n_3\
    );
\pix_val_V_0_2_reg_747[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(2),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(2),
      I3 => \ap_CS_fsm[6]_i_5_n_3\,
      I4 => \^s_axis_video_tdata_int_regslice\(2),
      O => \pix_val_V_0_2_reg_747[2]_i_3_n_3\
    );
\pix_val_V_0_2_reg_747[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pix_val_V_0_2_reg_747[3]_i_2_n_3\,
      I1 => \pix_val_V_1_2_reg_752_reg[0]\,
      I2 => \pix_val_V_0_2_reg_747[3]_i_3_n_3\,
      O => \icmp_ln844_1_reg_710_reg[0]\(3)
    );
\pix_val_V_0_2_reg_747[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(19),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(19),
      I3 => \ap_CS_fsm[6]_i_5_n_3\,
      I4 => \^s_axis_video_tdata_int_regslice\(19),
      O => \pix_val_V_0_2_reg_747[3]_i_2_n_3\
    );
\pix_val_V_0_2_reg_747[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(3),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(3),
      I3 => \ap_CS_fsm[6]_i_5_n_3\,
      I4 => \^s_axis_video_tdata_int_regslice\(3),
      O => \pix_val_V_0_2_reg_747[3]_i_3_n_3\
    );
\pix_val_V_0_2_reg_747[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pix_val_V_0_2_reg_747[4]_i_2_n_3\,
      I1 => \pix_val_V_1_2_reg_752_reg[0]\,
      I2 => \pix_val_V_0_2_reg_747[4]_i_3_n_3\,
      O => \icmp_ln844_1_reg_710_reg[0]\(4)
    );
\pix_val_V_0_2_reg_747[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(20),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(20),
      I3 => \ap_CS_fsm[6]_i_5_n_3\,
      I4 => \^s_axis_video_tdata_int_regslice\(20),
      O => \pix_val_V_0_2_reg_747[4]_i_2_n_3\
    );
\pix_val_V_0_2_reg_747[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(4),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(4),
      I3 => \ap_CS_fsm[6]_i_5_n_3\,
      I4 => \^s_axis_video_tdata_int_regslice\(4),
      O => \pix_val_V_0_2_reg_747[4]_i_3_n_3\
    );
\pix_val_V_0_2_reg_747[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pix_val_V_0_2_reg_747[5]_i_2_n_3\,
      I1 => \pix_val_V_1_2_reg_752_reg[0]\,
      I2 => \pix_val_V_0_2_reg_747[5]_i_3_n_3\,
      O => \icmp_ln844_1_reg_710_reg[0]\(5)
    );
\pix_val_V_0_2_reg_747[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(21),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(21),
      I3 => \ap_CS_fsm[6]_i_5_n_3\,
      I4 => \^s_axis_video_tdata_int_regslice\(21),
      O => \pix_val_V_0_2_reg_747[5]_i_2_n_3\
    );
\pix_val_V_0_2_reg_747[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(5),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(5),
      I3 => \ap_CS_fsm[6]_i_5_n_3\,
      I4 => \^s_axis_video_tdata_int_regslice\(5),
      O => \pix_val_V_0_2_reg_747[5]_i_3_n_3\
    );
\pix_val_V_0_2_reg_747[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pix_val_V_0_2_reg_747[6]_i_2_n_3\,
      I1 => \pix_val_V_1_2_reg_752_reg[0]\,
      I2 => \pix_val_V_0_2_reg_747[6]_i_3_n_3\,
      O => \icmp_ln844_1_reg_710_reg[0]\(6)
    );
\pix_val_V_0_2_reg_747[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(22),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(22),
      I3 => \ap_CS_fsm[6]_i_5_n_3\,
      I4 => \^s_axis_video_tdata_int_regslice\(22),
      O => \pix_val_V_0_2_reg_747[6]_i_2_n_3\
    );
\pix_val_V_0_2_reg_747[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(6),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(6),
      I3 => \ap_CS_fsm[6]_i_5_n_3\,
      I4 => \^s_axis_video_tdata_int_regslice\(6),
      O => \pix_val_V_0_2_reg_747[6]_i_3_n_3\
    );
\pix_val_V_0_2_reg_747[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter1_reg_1,
      I1 => Q(1),
      I2 => \ap_CS_fsm[6]_i_3_n_3\,
      O => \ap_CS_fsm_reg[5]_1\(0)
    );
\pix_val_V_0_2_reg_747[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pix_val_V_0_2_reg_747[7]_i_3_n_3\,
      I1 => \pix_val_V_1_2_reg_752_reg[0]\,
      I2 => \pix_val_V_0_2_reg_747[7]_i_4_n_3\,
      O => \icmp_ln844_1_reg_710_reg[0]\(7)
    );
\pix_val_V_0_2_reg_747[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(23),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(23),
      I3 => \ap_CS_fsm[6]_i_5_n_3\,
      I4 => \^s_axis_video_tdata_int_regslice\(23),
      O => \pix_val_V_0_2_reg_747[7]_i_3_n_3\
    );
\pix_val_V_0_2_reg_747[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(7),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(7),
      I3 => \ap_CS_fsm[6]_i_5_n_3\,
      I4 => \^s_axis_video_tdata_int_regslice\(7),
      O => \pix_val_V_0_2_reg_747[7]_i_4_n_3\
    );
\pix_val_V_1_2_reg_752[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pix_val_V_0_2_reg_747[0]_i_3_n_3\,
      I1 => \pix_val_V_1_2_reg_752_reg[0]\,
      I2 => \pix_val_V_1_2_reg_752[0]_i_2_n_3\,
      O => D(0)
    );
\pix_val_V_1_2_reg_752[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(8),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(8),
      I3 => \ap_CS_fsm[6]_i_5_n_3\,
      I4 => \^s_axis_video_tdata_int_regslice\(8),
      O => \pix_val_V_1_2_reg_752[0]_i_2_n_3\
    );
\pix_val_V_1_2_reg_752[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pix_val_V_0_2_reg_747[1]_i_3_n_3\,
      I1 => \pix_val_V_1_2_reg_752_reg[0]\,
      I2 => \pix_val_V_1_2_reg_752[1]_i_2_n_3\,
      O => D(1)
    );
\pix_val_V_1_2_reg_752[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(9),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(9),
      I3 => \ap_CS_fsm[6]_i_5_n_3\,
      I4 => \^s_axis_video_tdata_int_regslice\(9),
      O => \pix_val_V_1_2_reg_752[1]_i_2_n_3\
    );
\pix_val_V_1_2_reg_752[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pix_val_V_0_2_reg_747[2]_i_3_n_3\,
      I1 => \pix_val_V_1_2_reg_752_reg[0]\,
      I2 => \pix_val_V_1_2_reg_752[2]_i_2_n_3\,
      O => D(2)
    );
\pix_val_V_1_2_reg_752[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(10),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(10),
      I3 => \ap_CS_fsm[6]_i_5_n_3\,
      I4 => \^s_axis_video_tdata_int_regslice\(10),
      O => \pix_val_V_1_2_reg_752[2]_i_2_n_3\
    );
\pix_val_V_1_2_reg_752[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pix_val_V_0_2_reg_747[3]_i_3_n_3\,
      I1 => \pix_val_V_1_2_reg_752_reg[0]\,
      I2 => \pix_val_V_1_2_reg_752[3]_i_2_n_3\,
      O => D(3)
    );
\pix_val_V_1_2_reg_752[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(11),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(11),
      I3 => \ap_CS_fsm[6]_i_5_n_3\,
      I4 => \^s_axis_video_tdata_int_regslice\(11),
      O => \pix_val_V_1_2_reg_752[3]_i_2_n_3\
    );
\pix_val_V_1_2_reg_752[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pix_val_V_0_2_reg_747[4]_i_3_n_3\,
      I1 => \pix_val_V_1_2_reg_752_reg[0]\,
      I2 => \pix_val_V_1_2_reg_752[4]_i_2_n_3\,
      O => D(4)
    );
\pix_val_V_1_2_reg_752[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(12),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(12),
      I3 => \ap_CS_fsm[6]_i_5_n_3\,
      I4 => \^s_axis_video_tdata_int_regslice\(12),
      O => \pix_val_V_1_2_reg_752[4]_i_2_n_3\
    );
\pix_val_V_1_2_reg_752[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pix_val_V_0_2_reg_747[5]_i_3_n_3\,
      I1 => \pix_val_V_1_2_reg_752_reg[0]\,
      I2 => \pix_val_V_1_2_reg_752[5]_i_2_n_3\,
      O => D(5)
    );
\pix_val_V_1_2_reg_752[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(13),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(13),
      I3 => \ap_CS_fsm[6]_i_5_n_3\,
      I4 => \^s_axis_video_tdata_int_regslice\(13),
      O => \pix_val_V_1_2_reg_752[5]_i_2_n_3\
    );
\pix_val_V_1_2_reg_752[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pix_val_V_0_2_reg_747[6]_i_3_n_3\,
      I1 => \pix_val_V_1_2_reg_752_reg[0]\,
      I2 => \pix_val_V_1_2_reg_752[6]_i_2_n_3\,
      O => D(6)
    );
\pix_val_V_1_2_reg_752[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(14),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(14),
      I3 => \ap_CS_fsm[6]_i_5_n_3\,
      I4 => \^s_axis_video_tdata_int_regslice\(14),
      O => \pix_val_V_1_2_reg_752[6]_i_2_n_3\
    );
\pix_val_V_1_2_reg_752[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pix_val_V_0_2_reg_747[7]_i_4_n_3\,
      I1 => \pix_val_V_1_2_reg_752_reg[0]\,
      I2 => \pix_val_V_1_2_reg_752[7]_i_2_n_3\,
      O => D(7)
    );
\pix_val_V_1_2_reg_752[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(15),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(15),
      I3 => \ap_CS_fsm[6]_i_5_n_3\,
      I4 => \^s_axis_video_tdata_int_regslice\(15),
      O => \pix_val_V_1_2_reg_752[7]_i_2_n_3\
    );
\pix_val_V_2_4_reg_757[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pix_val_V_1_2_reg_752[0]_i_2_n_3\,
      I1 => \pix_val_V_1_2_reg_752_reg[0]\,
      I2 => \pix_val_V_0_2_reg_747[0]_i_2_n_3\,
      O => \icmp_ln844_1_reg_710_reg[0]_0\(0)
    );
\pix_val_V_2_4_reg_757[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pix_val_V_1_2_reg_752[1]_i_2_n_3\,
      I1 => \pix_val_V_1_2_reg_752_reg[0]\,
      I2 => \pix_val_V_0_2_reg_747[1]_i_2_n_3\,
      O => \icmp_ln844_1_reg_710_reg[0]_0\(1)
    );
\pix_val_V_2_4_reg_757[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pix_val_V_1_2_reg_752[2]_i_2_n_3\,
      I1 => \pix_val_V_1_2_reg_752_reg[0]\,
      I2 => \pix_val_V_0_2_reg_747[2]_i_2_n_3\,
      O => \icmp_ln844_1_reg_710_reg[0]_0\(2)
    );
\pix_val_V_2_4_reg_757[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pix_val_V_1_2_reg_752[3]_i_2_n_3\,
      I1 => \pix_val_V_1_2_reg_752_reg[0]\,
      I2 => \pix_val_V_0_2_reg_747[3]_i_2_n_3\,
      O => \icmp_ln844_1_reg_710_reg[0]_0\(3)
    );
\pix_val_V_2_4_reg_757[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pix_val_V_1_2_reg_752[4]_i_2_n_3\,
      I1 => \pix_val_V_1_2_reg_752_reg[0]\,
      I2 => \pix_val_V_0_2_reg_747[4]_i_2_n_3\,
      O => \icmp_ln844_1_reg_710_reg[0]_0\(4)
    );
\pix_val_V_2_4_reg_757[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pix_val_V_1_2_reg_752[5]_i_2_n_3\,
      I1 => \pix_val_V_1_2_reg_752_reg[0]\,
      I2 => \pix_val_V_0_2_reg_747[5]_i_2_n_3\,
      O => \icmp_ln844_1_reg_710_reg[0]_0\(5)
    );
\pix_val_V_2_4_reg_757[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pix_val_V_1_2_reg_752[6]_i_2_n_3\,
      I1 => \pix_val_V_1_2_reg_752_reg[0]\,
      I2 => \pix_val_V_0_2_reg_747[6]_i_2_n_3\,
      O => \icmp_ln844_1_reg_710_reg[0]_0\(6)
    );
\pix_val_V_2_4_reg_757[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \pix_val_V_1_2_reg_752[7]_i_2_n_3\,
      I1 => \pix_val_V_1_2_reg_752_reg[0]\,
      I2 => \pix_val_V_0_2_reg_747[7]_i_3_n_3\,
      O => \icmp_ln844_1_reg_710_reg[0]_0\(7)
    );
\pix_val_V_3_4_reg_762[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \pix_val_V_3_4_reg_762[0]_i_2_n_3\,
      I1 => \pix_val_V_1_2_reg_752_reg[0]\,
      I2 => \pix_val_V_3_4_reg_762[0]_i_3_n_3\,
      I3 => \pix_val_V_3_4_reg_762_reg[0]\,
      I4 => \pix_val_V_0_2_reg_747[0]_i_2_n_3\,
      O => \icmp_ln844_1_reg_710_reg[0]_1\(0)
    );
\pix_val_V_3_4_reg_762[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(40),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(40),
      I3 => \ap_CS_fsm[6]_i_5_n_3\,
      I4 => \^s_axis_video_tdata_int_regslice\(40),
      O => \pix_val_V_3_4_reg_762[0]_i_2_n_3\
    );
\pix_val_V_3_4_reg_762[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(24),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(24),
      I3 => \ap_CS_fsm[6]_i_5_n_3\,
      I4 => \^s_axis_video_tdata_int_regslice\(24),
      O => \pix_val_V_3_4_reg_762[0]_i_3_n_3\
    );
\pix_val_V_3_4_reg_762[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \pix_val_V_3_4_reg_762[1]_i_2_n_3\,
      I1 => \pix_val_V_1_2_reg_752_reg[0]\,
      I2 => \pix_val_V_3_4_reg_762[1]_i_3_n_3\,
      I3 => \pix_val_V_3_4_reg_762_reg[0]\,
      I4 => \pix_val_V_0_2_reg_747[1]_i_2_n_3\,
      O => \icmp_ln844_1_reg_710_reg[0]_1\(1)
    );
\pix_val_V_3_4_reg_762[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(41),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(41),
      I3 => \ap_CS_fsm[6]_i_5_n_3\,
      I4 => \^s_axis_video_tdata_int_regslice\(41),
      O => \pix_val_V_3_4_reg_762[1]_i_2_n_3\
    );
\pix_val_V_3_4_reg_762[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(25),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(25),
      I3 => \ap_CS_fsm[6]_i_5_n_3\,
      I4 => \^s_axis_video_tdata_int_regslice\(25),
      O => \pix_val_V_3_4_reg_762[1]_i_3_n_3\
    );
\pix_val_V_3_4_reg_762[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \pix_val_V_3_4_reg_762[2]_i_2_n_3\,
      I1 => \pix_val_V_1_2_reg_752_reg[0]\,
      I2 => \pix_val_V_3_4_reg_762[2]_i_3_n_3\,
      I3 => \pix_val_V_3_4_reg_762_reg[0]\,
      I4 => \pix_val_V_0_2_reg_747[2]_i_2_n_3\,
      O => \icmp_ln844_1_reg_710_reg[0]_1\(2)
    );
\pix_val_V_3_4_reg_762[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(42),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(42),
      I3 => \ap_CS_fsm[6]_i_5_n_3\,
      I4 => \^s_axis_video_tdata_int_regslice\(42),
      O => \pix_val_V_3_4_reg_762[2]_i_2_n_3\
    );
\pix_val_V_3_4_reg_762[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(26),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(26),
      I3 => \ap_CS_fsm[6]_i_5_n_3\,
      I4 => \^s_axis_video_tdata_int_regslice\(26),
      O => \pix_val_V_3_4_reg_762[2]_i_3_n_3\
    );
\pix_val_V_3_4_reg_762[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \pix_val_V_3_4_reg_762[3]_i_2_n_3\,
      I1 => \pix_val_V_1_2_reg_752_reg[0]\,
      I2 => \pix_val_V_3_4_reg_762[3]_i_3_n_3\,
      I3 => \pix_val_V_3_4_reg_762_reg[0]\,
      I4 => \pix_val_V_0_2_reg_747[3]_i_2_n_3\,
      O => \icmp_ln844_1_reg_710_reg[0]_1\(3)
    );
\pix_val_V_3_4_reg_762[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(43),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(43),
      I3 => \ap_CS_fsm[6]_i_5_n_3\,
      I4 => \^s_axis_video_tdata_int_regslice\(43),
      O => \pix_val_V_3_4_reg_762[3]_i_2_n_3\
    );
\pix_val_V_3_4_reg_762[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(27),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(27),
      I3 => \ap_CS_fsm[6]_i_5_n_3\,
      I4 => \^s_axis_video_tdata_int_regslice\(27),
      O => \pix_val_V_3_4_reg_762[3]_i_3_n_3\
    );
\pix_val_V_3_4_reg_762[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \pix_val_V_3_4_reg_762[4]_i_2_n_3\,
      I1 => \pix_val_V_1_2_reg_752_reg[0]\,
      I2 => \pix_val_V_3_4_reg_762[4]_i_3_n_3\,
      I3 => \pix_val_V_3_4_reg_762_reg[0]\,
      I4 => \pix_val_V_0_2_reg_747[4]_i_2_n_3\,
      O => \icmp_ln844_1_reg_710_reg[0]_1\(4)
    );
\pix_val_V_3_4_reg_762[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(44),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(44),
      I3 => \ap_CS_fsm[6]_i_5_n_3\,
      I4 => \^s_axis_video_tdata_int_regslice\(44),
      O => \pix_val_V_3_4_reg_762[4]_i_2_n_3\
    );
\pix_val_V_3_4_reg_762[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(28),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(28),
      I3 => \ap_CS_fsm[6]_i_5_n_3\,
      I4 => \^s_axis_video_tdata_int_regslice\(28),
      O => \pix_val_V_3_4_reg_762[4]_i_3_n_3\
    );
\pix_val_V_3_4_reg_762[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \pix_val_V_3_4_reg_762[5]_i_2_n_3\,
      I1 => \pix_val_V_1_2_reg_752_reg[0]\,
      I2 => \pix_val_V_3_4_reg_762[5]_i_3_n_3\,
      I3 => \pix_val_V_3_4_reg_762_reg[0]\,
      I4 => \pix_val_V_0_2_reg_747[5]_i_2_n_3\,
      O => \icmp_ln844_1_reg_710_reg[0]_1\(5)
    );
\pix_val_V_3_4_reg_762[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(45),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(45),
      I3 => \ap_CS_fsm[6]_i_5_n_3\,
      I4 => \^s_axis_video_tdata_int_regslice\(45),
      O => \pix_val_V_3_4_reg_762[5]_i_2_n_3\
    );
\pix_val_V_3_4_reg_762[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(29),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(29),
      I3 => \ap_CS_fsm[6]_i_5_n_3\,
      I4 => \^s_axis_video_tdata_int_regslice\(29),
      O => \pix_val_V_3_4_reg_762[5]_i_3_n_3\
    );
\pix_val_V_3_4_reg_762[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \pix_val_V_3_4_reg_762[6]_i_2_n_3\,
      I1 => \pix_val_V_1_2_reg_752_reg[0]\,
      I2 => \pix_val_V_3_4_reg_762[6]_i_3_n_3\,
      I3 => \pix_val_V_3_4_reg_762_reg[0]\,
      I4 => \pix_val_V_0_2_reg_747[6]_i_2_n_3\,
      O => \icmp_ln844_1_reg_710_reg[0]_1\(6)
    );
\pix_val_V_3_4_reg_762[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(46),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(46),
      I3 => \ap_CS_fsm[6]_i_5_n_3\,
      I4 => \^s_axis_video_tdata_int_regslice\(46),
      O => \pix_val_V_3_4_reg_762[6]_i_2_n_3\
    );
\pix_val_V_3_4_reg_762[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(30),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(30),
      I3 => \ap_CS_fsm[6]_i_5_n_3\,
      I4 => \^s_axis_video_tdata_int_regslice\(30),
      O => \pix_val_V_3_4_reg_762[6]_i_3_n_3\
    );
\pix_val_V_3_4_reg_762[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \pix_val_V_3_4_reg_762[7]_i_2_n_3\,
      I1 => \pix_val_V_1_2_reg_752_reg[0]\,
      I2 => \pix_val_V_3_4_reg_762[7]_i_3_n_3\,
      I3 => \pix_val_V_3_4_reg_762_reg[0]\,
      I4 => \pix_val_V_0_2_reg_747[7]_i_3_n_3\,
      O => \icmp_ln844_1_reg_710_reg[0]_1\(7)
    );
\pix_val_V_3_4_reg_762[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(47),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(47),
      I3 => \ap_CS_fsm[6]_i_5_n_3\,
      I4 => \^s_axis_video_tdata_int_regslice\(47),
      O => \pix_val_V_3_4_reg_762[7]_i_2_n_3\
    );
\pix_val_V_3_4_reg_762[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(31),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(31),
      I3 => \ap_CS_fsm[6]_i_5_n_3\,
      I4 => \^s_axis_video_tdata_int_regslice\(31),
      O => \pix_val_V_3_4_reg_762[7]_i_3_n_3\
    );
\pix_val_V_4_3_reg_767[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \pix_val_V_4_3_reg_767[0]_i_2_n_3\,
      I1 => \pix_val_V_3_4_reg_762_reg[0]\,
      I2 => \pix_val_V_1_2_reg_752_reg[0]\,
      I3 => \pix_val_V_3_4_reg_762[0]_i_3_n_3\,
      O => \icmp_ln844_reg_703_reg[0]\(0)
    );
\pix_val_V_4_3_reg_767[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(32),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(32),
      I3 => \ap_CS_fsm[6]_i_5_n_3\,
      I4 => \^s_axis_video_tdata_int_regslice\(32),
      O => \pix_val_V_4_3_reg_767[0]_i_2_n_3\
    );
\pix_val_V_4_3_reg_767[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \pix_val_V_4_3_reg_767[1]_i_2_n_3\,
      I1 => \pix_val_V_3_4_reg_762_reg[0]\,
      I2 => \pix_val_V_1_2_reg_752_reg[0]\,
      I3 => \pix_val_V_3_4_reg_762[1]_i_3_n_3\,
      O => \icmp_ln844_reg_703_reg[0]\(1)
    );
\pix_val_V_4_3_reg_767[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(33),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(33),
      I3 => \ap_CS_fsm[6]_i_5_n_3\,
      I4 => \^s_axis_video_tdata_int_regslice\(33),
      O => \pix_val_V_4_3_reg_767[1]_i_2_n_3\
    );
\pix_val_V_4_3_reg_767[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \pix_val_V_4_3_reg_767[2]_i_2_n_3\,
      I1 => \pix_val_V_3_4_reg_762_reg[0]\,
      I2 => \pix_val_V_1_2_reg_752_reg[0]\,
      I3 => \pix_val_V_3_4_reg_762[2]_i_3_n_3\,
      O => \icmp_ln844_reg_703_reg[0]\(2)
    );
\pix_val_V_4_3_reg_767[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(34),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(34),
      I3 => \ap_CS_fsm[6]_i_5_n_3\,
      I4 => \^s_axis_video_tdata_int_regslice\(34),
      O => \pix_val_V_4_3_reg_767[2]_i_2_n_3\
    );
\pix_val_V_4_3_reg_767[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \pix_val_V_4_3_reg_767[3]_i_2_n_3\,
      I1 => \pix_val_V_3_4_reg_762_reg[0]\,
      I2 => \pix_val_V_1_2_reg_752_reg[0]\,
      I3 => \pix_val_V_3_4_reg_762[3]_i_3_n_3\,
      O => \icmp_ln844_reg_703_reg[0]\(3)
    );
\pix_val_V_4_3_reg_767[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(35),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(35),
      I3 => \ap_CS_fsm[6]_i_5_n_3\,
      I4 => \^s_axis_video_tdata_int_regslice\(35),
      O => \pix_val_V_4_3_reg_767[3]_i_2_n_3\
    );
\pix_val_V_4_3_reg_767[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \pix_val_V_4_3_reg_767[4]_i_2_n_3\,
      I1 => \pix_val_V_3_4_reg_762_reg[0]\,
      I2 => \pix_val_V_1_2_reg_752_reg[0]\,
      I3 => \pix_val_V_3_4_reg_762[4]_i_3_n_3\,
      O => \icmp_ln844_reg_703_reg[0]\(4)
    );
\pix_val_V_4_3_reg_767[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(36),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(36),
      I3 => \ap_CS_fsm[6]_i_5_n_3\,
      I4 => \^s_axis_video_tdata_int_regslice\(36),
      O => \pix_val_V_4_3_reg_767[4]_i_2_n_3\
    );
\pix_val_V_4_3_reg_767[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \pix_val_V_4_3_reg_767[5]_i_2_n_3\,
      I1 => \pix_val_V_3_4_reg_762_reg[0]\,
      I2 => \pix_val_V_1_2_reg_752_reg[0]\,
      I3 => \pix_val_V_3_4_reg_762[5]_i_3_n_3\,
      O => \icmp_ln844_reg_703_reg[0]\(5)
    );
\pix_val_V_4_3_reg_767[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(37),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(37),
      I3 => \ap_CS_fsm[6]_i_5_n_3\,
      I4 => \^s_axis_video_tdata_int_regslice\(37),
      O => \pix_val_V_4_3_reg_767[5]_i_2_n_3\
    );
\pix_val_V_4_3_reg_767[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \pix_val_V_4_3_reg_767[6]_i_2_n_3\,
      I1 => \pix_val_V_3_4_reg_762_reg[0]\,
      I2 => \pix_val_V_1_2_reg_752_reg[0]\,
      I3 => \pix_val_V_3_4_reg_762[6]_i_3_n_3\,
      O => \icmp_ln844_reg_703_reg[0]\(6)
    );
\pix_val_V_4_3_reg_767[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(38),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(38),
      I3 => \ap_CS_fsm[6]_i_5_n_3\,
      I4 => \^s_axis_video_tdata_int_regslice\(38),
      O => \pix_val_V_4_3_reg_767[6]_i_2_n_3\
    );
\pix_val_V_4_3_reg_767[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \pix_val_V_4_3_reg_767[7]_i_2_n_3\,
      I1 => \pix_val_V_3_4_reg_762_reg[0]\,
      I2 => \pix_val_V_1_2_reg_752_reg[0]\,
      I3 => \pix_val_V_3_4_reg_762[7]_i_3_n_3\,
      O => \icmp_ln844_reg_703_reg[0]\(7)
    );
\pix_val_V_4_3_reg_767[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \axi_data_V_7_reg_329_reg[47]_0\(39),
      I1 => \sof_6_reg_298_reg[0]_0\,
      I2 => \axi_data_V_7_reg_329_reg[47]_1\(39),
      I3 => \ap_CS_fsm[6]_i_5_n_3\,
      I4 => \^s_axis_video_tdata_int_regslice\(39),
      O => \pix_val_V_4_3_reg_767[7]_i_2_n_3\
    );
\pix_val_V_5_6_reg_772[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \pix_val_V_3_4_reg_762[0]_i_2_n_3\,
      I1 => \pix_val_V_3_4_reg_762_reg[0]\,
      I2 => \pix_val_V_1_2_reg_752_reg[0]\,
      I3 => \pix_val_V_4_3_reg_767[0]_i_2_n_3\,
      O => \icmp_ln844_reg_703_reg[0]_0\(0)
    );
\pix_val_V_5_6_reg_772[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \pix_val_V_3_4_reg_762[1]_i_2_n_3\,
      I1 => \pix_val_V_3_4_reg_762_reg[0]\,
      I2 => \pix_val_V_1_2_reg_752_reg[0]\,
      I3 => \pix_val_V_4_3_reg_767[1]_i_2_n_3\,
      O => \icmp_ln844_reg_703_reg[0]_0\(1)
    );
\pix_val_V_5_6_reg_772[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \pix_val_V_3_4_reg_762[2]_i_2_n_3\,
      I1 => \pix_val_V_3_4_reg_762_reg[0]\,
      I2 => \pix_val_V_1_2_reg_752_reg[0]\,
      I3 => \pix_val_V_4_3_reg_767[2]_i_2_n_3\,
      O => \icmp_ln844_reg_703_reg[0]_0\(2)
    );
\pix_val_V_5_6_reg_772[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \pix_val_V_3_4_reg_762[3]_i_2_n_3\,
      I1 => \pix_val_V_3_4_reg_762_reg[0]\,
      I2 => \pix_val_V_1_2_reg_752_reg[0]\,
      I3 => \pix_val_V_4_3_reg_767[3]_i_2_n_3\,
      O => \icmp_ln844_reg_703_reg[0]_0\(3)
    );
\pix_val_V_5_6_reg_772[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \pix_val_V_3_4_reg_762[4]_i_2_n_3\,
      I1 => \pix_val_V_3_4_reg_762_reg[0]\,
      I2 => \pix_val_V_1_2_reg_752_reg[0]\,
      I3 => \pix_val_V_4_3_reg_767[4]_i_2_n_3\,
      O => \icmp_ln844_reg_703_reg[0]_0\(4)
    );
\pix_val_V_5_6_reg_772[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \pix_val_V_3_4_reg_762[5]_i_2_n_3\,
      I1 => \pix_val_V_3_4_reg_762_reg[0]\,
      I2 => \pix_val_V_1_2_reg_752_reg[0]\,
      I3 => \pix_val_V_4_3_reg_767[5]_i_2_n_3\,
      O => \icmp_ln844_reg_703_reg[0]_0\(5)
    );
\pix_val_V_5_6_reg_772[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \pix_val_V_3_4_reg_762[6]_i_2_n_3\,
      I1 => \pix_val_V_3_4_reg_762_reg[0]\,
      I2 => \pix_val_V_1_2_reg_752_reg[0]\,
      I3 => \pix_val_V_4_3_reg_767[6]_i_2_n_3\,
      O => \icmp_ln844_reg_703_reg[0]_0\(6)
    );
\pix_val_V_5_6_reg_772[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \pix_val_V_3_4_reg_762[7]_i_2_n_3\,
      I1 => \pix_val_V_3_4_reg_762_reg[0]\,
      I2 => \pix_val_V_1_2_reg_752_reg[0]\,
      I3 => \pix_val_V_4_3_reg_767[7]_i_2_n_3\,
      O => \icmp_ln844_reg_703_reg[0]_0\(7)
    );
\sof_6_reg_298[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CACAC0CA"
    )
        port map (
      I0 => sof_6_reg_298,
      I1 => sof_5_fu_136,
      I2 => ap_NS_fsm117_out,
      I3 => \sof_6_reg_298_reg[0]_0\,
      I4 => \ap_CS_fsm[6]_i_3_n_3\,
      O => \sof_6_reg_298_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_c2dc_vsc_0_bd_c2dc_vsc_0_regslice_both__parameterized1\ is
  port (
    m_axis_video_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    B_V_data_1_sel_wr01_out : in STD_LOGIC;
    icmp_ln951_reg_681_pp0_iter1_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_c2dc_vsc_0_bd_c2dc_vsc_0_regslice_both__parameterized1\ : entity is "bd_c2dc_vsc_0_regslice_both";
end \bd_c2dc_vsc_0_bd_c2dc_vsc_0_regslice_both__parameterized1\;

architecture STRUCTURE of \bd_c2dc_vsc_0_bd_c2dc_vsc_0_regslice_both__parameterized1\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__2_n_3\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__2_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__4_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__3_n_3\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__4\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__3\ : label is "soft_lutpair247";
begin
\B_V_data_1_payload_A[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => icmp_ln951_reg_681_pp0_iter1_reg,
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => \B_V_data_1_state_reg_n_3_[0]\,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__2_n_3\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__2_n_3\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => icmp_ln951_reg_681_pp0_iter1_reg,
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => \B_V_data_1_state_reg_n_3_[0]\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__2_n_3\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__2_n_3\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[0]\,
      I1 => m_axis_video_TREADY,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__4_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__4_n_3\,
      Q => B_V_data_1_sel,
      R => SS(0)
    );
\B_V_data_1_sel_wr_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => B_V_data_1_sel_wr01_out,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__3_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__3_n_3\,
      Q => B_V_data_1_sel_wr,
      R => SS(0)
    );
\B_V_data_1_state[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA8080"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => B_V_data_1_sel_wr01_out,
      I3 => m_axis_video_TREADY,
      I4 => \B_V_data_1_state_reg_n_3_[0]\,
      O => \B_V_data_1_state[0]_i_1__3_n_3\
    );
\B_V_data_1_state[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => m_axis_video_TREADY,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => B_V_data_1_sel_wr01_out,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__3_n_3\,
      Q => \B_V_data_1_state_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_3_[1]\,
      R => SS(0)
    );
\m_axis_video_TLAST[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => m_axis_video_TLAST(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_c2dc_vsc_0_bd_c2dc_vsc_0_regslice_both__parameterized1_111\ is
  port (
    \eol_reg_286_reg[0]\ : out STD_LOGIC;
    s_axis_video_TLAST_int_regslice : out STD_LOGIC;
    \eol_reg_286_reg[0]_0\ : out STD_LOGIC;
    \axi_last_V_3_reg_308_reg[0]\ : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    eol_reg_286 : in STD_LOGIC;
    \axi_last_V_5_reg_403_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_last_V_5_ph_reg_366 : in STD_LOGIC;
    \eol_1_reg_415_reg[0]\ : in STD_LOGIC;
    s_axis_video_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    axi_last_V_3_reg_308 : in STD_LOGIC;
    \axi_last_V_8_reg_341_reg[0]\ : in STD_LOGIC;
    \axi_last_V_8_reg_341_reg[0]_0\ : in STD_LOGIC;
    \axi_last_V_8_reg_341_reg[0]_1\ : in STD_LOGIC;
    \axi_last_V_8_reg_341_reg[0]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_c2dc_vsc_0_bd_c2dc_vsc_0_regslice_both__parameterized1_111\ : entity is "bd_c2dc_vsc_0_regslice_both";
end \bd_c2dc_vsc_0_bd_c2dc_vsc_0_regslice_both__parameterized1_111\;

architecture STRUCTURE of \bd_c2dc_vsc_0_bd_c2dc_vsc_0_regslice_both__parameterized1_111\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__0_n_3\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__0_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal B_V_data_1_sel_rd_i_1_n_3 : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__1_n_3\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[1]\ : STD_LOGIC;
  signal \^s_axis_video_tlast_int_regslice\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of B_V_data_1_sel_rd_i_1 : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1\ : label is "soft_lutpair51";
begin
  s_axis_video_TLAST_int_regslice <= \^s_axis_video_tlast_int_regslice\;
\B_V_data_1_payload_A[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => s_axis_video_TLAST(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => \B_V_data_1_state_reg_n_3_[0]\,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__0_n_3\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__0_n_3\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => s_axis_video_TLAST(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => \B_V_data_1_state_reg_n_3_[0]\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__0_n_3\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__0_n_3\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
B_V_data_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[0]\,
      I1 => B_V_data_1_sel0,
      I2 => B_V_data_1_sel,
      O => B_V_data_1_sel_rd_i_1_n_3
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_i_1_n_3,
      Q => B_V_data_1_sel,
      R => SS(0)
    );
\B_V_data_1_sel_wr_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[1]\,
      I1 => s_axis_video_TVALID,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__1_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__1_n_3\,
      Q => B_V_data_1_sel_wr,
      R => SS(0)
    );
\B_V_data_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C4CCC000"
    )
        port map (
      I0 => B_V_data_1_sel0,
      I1 => ap_rst_n,
      I2 => s_axis_video_TVALID,
      I3 => \B_V_data_1_state_reg_n_3_[1]\,
      I4 => \B_V_data_1_state_reg_n_3_[0]\,
      O => \B_V_data_1_state[0]_i_1_n_3\
    );
\B_V_data_1_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[0]\,
      I1 => B_V_data_1_sel0,
      I2 => s_axis_video_TVALID,
      I3 => \B_V_data_1_state_reg_n_3_[1]\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1_n_3\,
      Q => \B_V_data_1_state_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_3_[1]\,
      R => SS(0)
    );
\axi_last_V_5_reg_403[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCAA0CAA"
    )
        port map (
      I0 => \^s_axis_video_tlast_int_regslice\,
      I1 => eol_reg_286,
      I2 => \axi_last_V_5_reg_403_reg[0]\,
      I3 => Q(0),
      I4 => axi_last_V_5_ph_reg_366,
      O => \eol_reg_286_reg[0]\
    );
\axi_last_V_8_reg_341[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFCAC00000CAC"
    )
        port map (
      I0 => axi_last_V_3_reg_308,
      I1 => \^s_axis_video_tlast_int_regslice\,
      I2 => \axi_last_V_8_reg_341_reg[0]\,
      I3 => \axi_last_V_8_reg_341_reg[0]_0\,
      I4 => \axi_last_V_8_reg_341_reg[0]_1\,
      I5 => \axi_last_V_8_reg_341_reg[0]_2\,
      O => \axi_last_V_3_reg_308_reg[0]\
    );
\axi_last_V_reg_219[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => \^s_axis_video_tlast_int_regslice\
    );
\eol_1_reg_415[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCAA0CAA"
    )
        port map (
      I0 => \^s_axis_video_tlast_int_regslice\,
      I1 => eol_reg_286,
      I2 => \axi_last_V_5_reg_403_reg[0]\,
      I3 => Q(0),
      I4 => \eol_1_reg_415_reg[0]\,
      O => \eol_reg_286_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_c2dc_vsc_0_bd_c2dc_vsc_0_regslice_both__parameterized1_112\ is
  port (
    \sof_reg_231_reg[0]\ : out STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    s_axis_video_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    sof_reg_231 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_c2dc_vsc_0_bd_c2dc_vsc_0_regslice_both__parameterized1_112\ : entity is "bd_c2dc_vsc_0_regslice_both";
end \bd_c2dc_vsc_0_bd_c2dc_vsc_0_regslice_both__parameterized1_112\;

architecture STRUCTURE of \bd_c2dc_vsc_0_bd_c2dc_vsc_0_regslice_both__parameterized1_112\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1_n_3\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__0_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__0_n_3\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__0\ : label is "soft_lutpair52";
begin
\B_V_data_1_payload_A[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEE2022"
    )
        port map (
      I0 => s_axis_video_TUSER(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => \B_V_data_1_state_reg_n_3_[0]\,
      I4 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1_n_3\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1_n_3\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBB8088"
    )
        port map (
      I0 => s_axis_video_TUSER(0),
      I1 => B_V_data_1_sel_wr,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => \B_V_data_1_state_reg_n_3_[0]\,
      I4 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1_n_3\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1_n_3\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[0]\,
      I1 => B_V_data_1_sel0,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__0_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__0_n_3\,
      Q => B_V_data_1_sel,
      R => SS(0)
    );
\B_V_data_1_sel_wr_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[1]\,
      I1 => s_axis_video_TVALID,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__0_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__0_n_3\,
      Q => B_V_data_1_sel_wr,
      R => SS(0)
    );
\B_V_data_1_state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C4CCC000"
    )
        port map (
      I0 => B_V_data_1_sel0,
      I1 => ap_rst_n,
      I2 => s_axis_video_TVALID,
      I3 => \B_V_data_1_state_reg_n_3_[1]\,
      I4 => \B_V_data_1_state_reg_n_3_[0]\,
      O => \B_V_data_1_state[0]_i_1__0_n_3\
    );
\B_V_data_1_state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[0]\,
      I1 => B_V_data_1_sel0,
      I2 => s_axis_video_TVALID,
      I3 => \B_V_data_1_state_reg_n_3_[1]\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__0_n_3\,
      Q => \B_V_data_1_state_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_3_[1]\,
      R => SS(0)
    );
\sof_reg_231[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => sof_reg_231,
      I1 => E(0),
      I2 => B_V_data_1_payload_A,
      I3 => B_V_data_1_sel,
      I4 => B_V_data_1_payload_B,
      I5 => Q(0),
      O => \sof_reg_231_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_c2dc_vsc_0_bd_c2dc_vsc_0_regslice_both__parameterized1_98\ is
  port (
    m_axis_video_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    B_V_data_1_sel_wr01_out : in STD_LOGIC;
    sof_3_reg_205 : in STD_LOGIC;
    \B_V_data_1_payload_A_reg[0]_0\ : in STD_LOGIC;
    \B_V_data_1_payload_A_reg[0]_1\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_c2dc_vsc_0_bd_c2dc_vsc_0_regslice_both__parameterized1_98\ : entity is "bd_c2dc_vsc_0_regslice_both";
end \bd_c2dc_vsc_0_bd_c2dc_vsc_0_regslice_both__parameterized1_98\;

architecture STRUCTURE of \bd_c2dc_vsc_0_bd_c2dc_vsc_0_regslice_both__parameterized1_98\ is
  signal B_V_data_1_payload_A : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_2_n_3\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC;
  signal \B_V_data_1_payload_B[0]_i_1__1_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__3_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__2_n_3\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_payload_A[0]_i_2\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__3\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_1__2\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__2\ : label is "soft_lutpair249";
begin
\B_V_data_1_payload_A[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF8A0000008A"
    )
        port map (
      I0 => sof_3_reg_205,
      I1 => \B_V_data_1_payload_A_reg[0]_0\,
      I2 => \B_V_data_1_payload_A_reg[0]_1\,
      I3 => B_V_data_1_sel_wr,
      I4 => \B_V_data_1_payload_A[0]_i_2_n_3\,
      I5 => B_V_data_1_payload_A,
      O => \B_V_data_1_payload_A[0]_i_1__1_n_3\
    );
\B_V_data_1_payload_A[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[0]\,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      O => \B_V_data_1_payload_A[0]_i_2_n_3\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_A[0]_i_1__1_n_3\,
      Q => B_V_data_1_payload_A,
      R => '0'
    );
\B_V_data_1_payload_B[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8AFF00008A00"
    )
        port map (
      I0 => sof_3_reg_205,
      I1 => \B_V_data_1_payload_A_reg[0]_0\,
      I2 => \B_V_data_1_payload_A_reg[0]_1\,
      I3 => B_V_data_1_sel_wr,
      I4 => \B_V_data_1_payload_A[0]_i_2_n_3\,
      I5 => B_V_data_1_payload_B,
      O => \B_V_data_1_payload_B[0]_i_1__1_n_3\
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_payload_B[0]_i_1__1_n_3\,
      Q => B_V_data_1_payload_B,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[0]\,
      I1 => m_axis_video_TREADY,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__3_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__3_n_3\,
      Q => B_V_data_1_sel,
      R => SS(0)
    );
\B_V_data_1_sel_wr_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => B_V_data_1_sel_wr01_out,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__2_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__2_n_3\,
      Q => B_V_data_1_sel_wr,
      R => SS(0)
    );
\B_V_data_1_state[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AA8080"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => B_V_data_1_sel_wr01_out,
      I3 => m_axis_video_TREADY,
      I4 => \B_V_data_1_state_reg_n_3_[0]\,
      O => \B_V_data_1_state[0]_i_1__2_n_3\
    );
\B_V_data_1_state[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => m_axis_video_TREADY,
      I1 => \B_V_data_1_state_reg_n_3_[0]\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => B_V_data_1_sel_wr01_out,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__2_n_3\,
      Q => \B_V_data_1_state_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_3_[1]\,
      R => SS(0)
    );
\m_axis_video_TUSER[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B,
      I1 => B_V_data_1_sel,
      I2 => B_V_data_1_payload_A,
      O => m_axis_video_TUSER(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_start_for_AXIvideo2MultiPixStream_U0 is
  port (
    start_for_AXIvideo2MultiPixStream_U0_full_n : out STD_LOGIC;
    AXIvideo2MultiPixStream_U0_ap_start : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    HwReg_HeightIn_c14_full_n : in STD_LOGIC;
    HwReg_ColorMode_c16_full_n : in STD_LOGIC;
    HwReg_ColorMode_c_empty_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    AXIvideo2MultiPixStream_U0_ap_ready : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_start_for_AXIvideo2MultiPixStream_U0 : entity is "bd_c2dc_vsc_0_start_for_AXIvideo2MultiPixStream_U0";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_start_for_AXIvideo2MultiPixStream_U0;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_start_for_AXIvideo2MultiPixStream_U0 is
  signal \^axivideo2multipixstream_u0_ap_start\ : STD_LOGIC;
  signal \internal_empty_n_i_1__12_n_3\ : STD_LOGIC;
  signal \internal_full_n__0\ : STD_LOGIC;
  signal \internal_full_n_i_1__12_n_3\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__16_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__9_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__9_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  signal \^start_for_axivideo2multipixstream_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__0\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__9\ : label is "soft_lutpair263";
begin
  AXIvideo2MultiPixStream_U0_ap_start <= \^axivideo2multipixstream_u0_ap_start\;
  start_for_AXIvideo2MultiPixStream_U0_full_n <= \^start_for_axivideo2multipixstream_u0_full_n\;
\ap_CS_fsm[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^axivideo2multipixstream_u0_ap_start\,
      I1 => HwReg_HeightIn_c14_full_n,
      I2 => HwReg_ColorMode_c16_full_n,
      I3 => HwReg_ColorMode_c_empty_n,
      O => internal_empty_n_reg_0
    );
\internal_empty_n_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_full_n_reg_0,
      I2 => \^axivideo2multipixstream_u0_ap_start\,
      I3 => AXIvideo2MultiPixStream_U0_ap_ready,
      I4 => \mOutPtr_reg_n_3_[1]\,
      I5 => \mOutPtr_reg_n_3_[0]\,
      O => \internal_empty_n_i_1__12_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__12_n_3\,
      Q => \^axivideo2multipixstream_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFCFCFCF4F4F4F"
    )
        port map (
      I0 => \internal_full_n__0\,
      I1 => \^start_for_axivideo2multipixstream_u0_full_n\,
      I2 => ap_rst_n,
      I3 => AXIvideo2MultiPixStream_U0_ap_ready,
      I4 => \^axivideo2multipixstream_u0_ap_start\,
      I5 => internal_full_n_reg_0,
      O => \internal_full_n_i_1__12_n_3\
    );
\internal_full_n_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      O => \internal_full_n__0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__12_n_3\,
      Q => \^start_for_axivideo2multipixstream_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__16_n_3\
    );
\mOutPtr[1]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF404040"
    )
        port map (
      I0 => start_once_reg,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^start_for_axivideo2multipixstream_u0_full_n\,
      I3 => AXIvideo2MultiPixStream_U0_ap_ready,
      I4 => \^axivideo2multipixstream_u0_ap_start\,
      O => \mOutPtr[1]_i_1__9_n_3\
    );
\mOutPtr[1]_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95556AAA"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => AXIvideo2MultiPixStream_U0_ap_ready,
      I2 => \^axivideo2multipixstream_u0_ap_start\,
      I3 => internal_full_n_reg_0,
      I4 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_2__9_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__9_n_3\,
      D => \mOutPtr[0]_i_1__16_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__9_n_3\,
      D => \mOutPtr[1]_i_2__9_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_start_for_MultiPixStream2AXIvideo_U0 is
  port (
    start_for_MultiPixStream2AXIvideo_U0_full_n : out STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_start : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    v_vcresampler_core_U0_ap_start : in STD_LOGIC;
    int_ap_idle_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    start_once_reg : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_done : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_start_for_MultiPixStream2AXIvideo_U0 : entity is "bd_c2dc_vsc_0_start_for_MultiPixStream2AXIvideo_U0";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_start_for_MultiPixStream2AXIvideo_U0;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_start_for_MultiPixStream2AXIvideo_U0 is
  signal \^multipixstream2axivideo_u0_ap_start\ : STD_LOGIC;
  signal \internal_empty_n_i_1__18_n_3\ : STD_LOGIC;
  signal \internal_full_n__0\ : STD_LOGIC;
  signal \internal_full_n_i_1__18_n_3\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__18_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__15_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__10_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  signal \^start_for_multipixstream2axivideo_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__10\ : label is "soft_lutpair264";
begin
  MultiPixStream2AXIvideo_U0_ap_start <= \^multipixstream2axivideo_u0_ap_start\;
  start_for_MultiPixStream2AXIvideo_U0_full_n <= \^start_for_multipixstream2axivideo_u0_full_n\;
int_ap_idle_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => \^multipixstream2axivideo_u0_ap_start\,
      I1 => Q(0),
      I2 => v_vcresampler_core_U0_ap_start,
      I3 => int_ap_idle_reg(0),
      O => internal_empty_n_reg_0
    );
\internal_empty_n_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_full_n_reg_0,
      I2 => \^multipixstream2axivideo_u0_ap_start\,
      I3 => MultiPixStream2AXIvideo_U0_ap_done,
      I4 => \mOutPtr_reg_n_3_[1]\,
      I5 => \mOutPtr_reg_n_3_[0]\,
      O => \internal_empty_n_i_1__18_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__18_n_3\,
      Q => \^multipixstream2axivideo_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFCFCFCF4F4F4F"
    )
        port map (
      I0 => \internal_full_n__0\,
      I1 => \^start_for_multipixstream2axivideo_u0_full_n\,
      I2 => ap_rst_n,
      I3 => MultiPixStream2AXIvideo_U0_ap_done,
      I4 => \^multipixstream2axivideo_u0_ap_start\,
      I5 => internal_full_n_reg_0,
      O => \internal_full_n_i_1__18_n_3\
    );
\internal_full_n_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      O => \internal_full_n__0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__18_n_3\,
      Q => \^start_for_multipixstream2axivideo_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__18_n_3\
    );
\mOutPtr[1]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFF100010001000"
    )
        port map (
      I0 => start_once_reg,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => ap_start,
      I3 => \^start_for_multipixstream2axivideo_u0_full_n\,
      I4 => MultiPixStream2AXIvideo_U0_ap_done,
      I5 => \^multipixstream2axivideo_u0_ap_start\,
      O => \mOutPtr[1]_i_1__15_n_3\
    );
\mOutPtr[1]_i_2__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => mOutPtr110_out,
      I2 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_2__10_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__15_n_3\,
      D => \mOutPtr[0]_i_1__18_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__15_n_3\,
      D => \mOutPtr[1]_i_2__10_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_start_for_v_vcresampler_core_U0 is
  port (
    start_for_v_vcresampler_core_U0_full_n : out STD_LOGIC;
    v_vcresampler_core_U0_ap_start : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    v_vcresampler_core_U0_ap_ready : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_start_for_v_vcresampler_core_U0 : entity is "bd_c2dc_vsc_0_start_for_v_vcresampler_core_U0";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_start_for_v_vcresampler_core_U0;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_start_for_v_vcresampler_core_U0 is
  signal \internal_empty_n__1\ : STD_LOGIC;
  signal \internal_empty_n_i_1__13_n_3\ : STD_LOGIC;
  signal \internal_full_n__1\ : STD_LOGIC;
  signal \internal_full_n_i_1__13_n_3\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1__17_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__10_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__2_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2_n_3\ : STD_LOGIC;
  signal \^start_for_v_vcresampler_core_u0_full_n\ : STD_LOGIC;
  signal \^v_vcresampler_core_u0_ap_start\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__16\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__4\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__17\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__10\ : label is "soft_lutpair265";
begin
  start_for_v_vcresampler_core_U0_full_n <= \^start_for_v_vcresampler_core_u0_full_n\;
  v_vcresampler_core_U0_ap_start <= \^v_vcresampler_core_u0_ap_start\;
\internal_empty_n_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22A2A2A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_full_n_reg_0,
      I2 => \^v_vcresampler_core_u0_ap_start\,
      I3 => v_vcresampler_core_U0_ap_ready,
      I4 => \internal_empty_n__1\,
      O => \internal_empty_n_i_1__13_n_3\
    );
\internal_empty_n_i_2__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => mOutPtr(2),
      O => \internal_empty_n__1\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__13_n_3\,
      Q => \^v_vcresampler_core_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFCFCFCF4F4F4F"
    )
        port map (
      I0 => \internal_full_n__1\,
      I1 => \^start_for_v_vcresampler_core_u0_full_n\,
      I2 => ap_rst_n,
      I3 => v_vcresampler_core_U0_ap_ready,
      I4 => \^v_vcresampler_core_u0_ap_start\,
      I5 => internal_full_n_reg_0,
      O => \internal_full_n_i_1__13_n_3\
    );
\internal_full_n_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      I2 => mOutPtr(1),
      O => \internal_full_n__1\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__13_n_3\,
      Q => \^start_for_v_vcresampler_core_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__17_n_3\
    );
\mOutPtr[1]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96666666"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => v_vcresampler_core_U0_ap_ready,
      I3 => \^v_vcresampler_core_u0_ap_start\,
      I4 => internal_full_n_reg_0,
      O => \mOutPtr[1]_i_1__10_n_3\
    );
\mOutPtr[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF404040"
    )
        port map (
      I0 => start_once_reg,
      I1 => \mOutPtr_reg[0]_0\,
      I2 => \^start_for_v_vcresampler_core_u0_full_n\,
      I3 => v_vcresampler_core_U0_ap_ready,
      I4 => \^v_vcresampler_core_u0_ap_start\,
      O => \mOutPtr[2]_i_1__2_n_3\
    );
\mOutPtr[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E178787878787878"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => mOutPtr(2),
      I3 => v_vcresampler_core_U0_ap_ready,
      I4 => \^v_vcresampler_core_u0_ap_start\,
      I5 => internal_full_n_reg_0,
      O => \mOutPtr[2]_i_2_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__2_n_3\,
      D => \mOutPtr[0]_i_1__17_n_3\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__2_n_3\,
      D => \mOutPtr[1]_i_1__10_n_3\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__2_n_3\,
      D => \mOutPtr[2]_i_2_n_3\,
      Q => mOutPtr(2),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram is
  port (
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \icmp_ln1063_reg_1407_pp0_iter1_reg_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_block_pp0_stage0_110011 : out STD_LOGIC;
    ram_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    \icmp_ln1044_reg_1194_reg[0]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    linebuf_c_val_V_0_ce1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_2 : in STD_LOGIC;
    SrcYUV_empty_n : in STD_LOGIC;
    cmp27_i_reg_1348 : in STD_LOGIC;
    ram_reg_bram_0_3 : in STD_LOGIC;
    cmp76_i_reg_1352 : in STD_LOGIC;
    \icmp_ln1063_reg_1407_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_0_4 : in STD_LOGIC;
    SrcYUV422_full_n : in STD_LOGIC;
    ram_reg_bram_0_5 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    tmp_reg_1370 : in STD_LOGIC;
    icmp_ln1044_reg_1194 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram : entity is "bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram is
  signal \^doutbdout\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^wea\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_cs_fsm_reg[3]\ : STD_LOGIC;
  signal \^ap_block_pp0_stage0_110011\ : STD_LOGIC;
  signal \^icmp_ln1044_reg_1194_reg[0]\ : STD_LOGIC;
  signal \icmp_ln1063_reg_1407[0]_i_4_n_3\ : STD_LOGIC;
  signal \^icmp_ln1063_reg_1407_pp0_iter1_reg_reg[0]\ : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \icmp_ln1063_reg_1407[0]_i_3\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \icmp_ln1063_reg_1407[0]_i_4\ : label is "soft_lutpair285";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 30720;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "linebuf_y_val_V_0_U/bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 15;
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_10__0\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_11__0\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_12__0\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_13__0\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_14__0\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_15__0\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_16__0\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_1__0\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_2__1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_3__0\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_3__6\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_4__0\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_5 : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_5__1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_6__0\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_7__0\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_8__0\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_9__0\ : label is "soft_lutpair292";
begin
  DOUTBDOUT(15 downto 0) <= \^doutbdout\(15 downto 0);
  E(0) <= \^e\(0);
  WEA(0) <= \^wea\(0);
  \ap_CS_fsm_reg[3]\ <= \^ap_cs_fsm_reg[3]\;
  ap_block_pp0_stage0_110011 <= \^ap_block_pp0_stage0_110011\;
  \icmp_ln1044_reg_1194_reg[0]\ <= \^icmp_ln1044_reg_1194_reg[0]\;
  \icmp_ln1063_reg_1407_pp0_iter1_reg_reg[0]\ <= \^icmp_ln1063_reg_1407_pp0_iter1_reg_reg[0]\;
\icmp_ln1063_reg_1407[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020200020202"
    )
        port map (
      I0 => \icmp_ln1063_reg_1407_reg[0]\(0),
      I1 => \^ap_block_pp0_stage0_110011\,
      I2 => \^icmp_ln1044_reg_1194_reg[0]\,
      I3 => \icmp_ln1063_reg_1407[0]_i_4_n_3\,
      I4 => ram_reg_bram_0_4,
      I5 => SrcYUV422_full_n,
      O => \^ap_cs_fsm_reg[3]\
    );
\icmp_ln1063_reg_1407[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => icmp_ln1044_reg_1194,
      I1 => tmp_reg_1370,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => SrcYUV422_full_n,
      O => \^icmp_ln1044_reg_1194_reg[0]\
    );
\icmp_ln1063_reg_1407[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => icmp_ln1044_reg_1194,
      I1 => tmp_reg_1370,
      O => \icmp_ln1063_reg_1407[0]_i_4_n_3\
    );
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(14 downto 4) => Q(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(14 downto 4) => ram_reg_bram_0_1(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 16) => B"0000000000000000",
      DINADIN(15 downto 0) => DINADIN(15 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000001111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 16) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 16),
      DOUTBDOUT(15 downto 0) => \^doutbdout\(15 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \^icmp_ln1063_reg_1407_pp0_iter1_reg_reg[0]\,
      ENBWREN => linebuf_c_val_V_0_ce1,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => \^e\(0),
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => \^wea\(0),
      WEA(2) => \^wea\(0),
      WEA(1) => \^wea\(0),
      WEA(0) => \^wea\(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_bram_0_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(6),
      I1 => cmp76_i_reg_1352,
      I2 => DINADIN(6),
      O => ram_reg_bram_0_0(6)
    );
\ram_reg_bram_0_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(5),
      I1 => cmp76_i_reg_1352,
      I2 => DINADIN(5),
      O => ram_reg_bram_0_0(5)
    );
\ram_reg_bram_0_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(4),
      I1 => cmp76_i_reg_1352,
      I2 => DINADIN(4),
      O => ram_reg_bram_0_0(4)
    );
\ram_reg_bram_0_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(3),
      I1 => cmp76_i_reg_1352,
      I2 => DINADIN(3),
      O => ram_reg_bram_0_0(3)
    );
\ram_reg_bram_0_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(2),
      I1 => cmp76_i_reg_1352,
      I2 => DINADIN(2),
      O => ram_reg_bram_0_0(2)
    );
\ram_reg_bram_0_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(1),
      I1 => cmp76_i_reg_1352,
      I2 => DINADIN(1),
      O => ram_reg_bram_0_0(1)
    );
\ram_reg_bram_0_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(0),
      I1 => cmp76_i_reg_1352,
      I2 => DINADIN(0),
      O => ram_reg_bram_0_0(0)
    );
\ram_reg_bram_0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(15),
      I1 => cmp76_i_reg_1352,
      I2 => DINADIN(15),
      O => ram_reg_bram_0_0(15)
    );
\ram_reg_bram_0_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^wea\(0),
      I1 => ram_reg_bram_0_5,
      O => \^icmp_ln1063_reg_1407_pp0_iter1_reg_reg[0]\
    );
\ram_reg_bram_0_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(14),
      I1 => cmp76_i_reg_1352,
      I2 => DINADIN(14),
      O => ram_reg_bram_0_0(14)
    );
\ram_reg_bram_0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(13),
      I1 => cmp76_i_reg_1352,
      I2 => DINADIN(13),
      O => ram_reg_bram_0_0(13)
    );
\ram_reg_bram_0_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]\,
      I1 => ram_reg_bram_0_3,
      O => \^e\(0)
    );
\ram_reg_bram_0_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(12),
      I1 => cmp76_i_reg_1352,
      I2 => DINADIN(12),
      O => ram_reg_bram_0_0(12)
    );
\ram_reg_bram_0_i_4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5040504050405050"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_110011\,
      I1 => SrcYUV422_full_n,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => tmp_reg_1370,
      I4 => icmp_ln1044_reg_1194,
      I5 => ram_reg_bram_0_4,
      O => \^wea\(0)
    );
ram_reg_bram_0_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => ram_reg_bram_0_2,
      I1 => SrcYUV_empty_n,
      I2 => cmp27_i_reg_1348,
      I3 => ram_reg_bram_0_3,
      O => \^ap_block_pp0_stage0_110011\
    );
\ram_reg_bram_0_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(11),
      I1 => cmp76_i_reg_1352,
      I2 => DINADIN(11),
      O => ram_reg_bram_0_0(11)
    );
\ram_reg_bram_0_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(10),
      I1 => cmp76_i_reg_1352,
      I2 => DINADIN(10),
      O => ram_reg_bram_0_0(10)
    );
\ram_reg_bram_0_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(9),
      I1 => cmp76_i_reg_1352,
      I2 => DINADIN(9),
      O => ram_reg_bram_0_0(9)
    );
\ram_reg_bram_0_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(8),
      I1 => cmp76_i_reg_1352,
      I2 => DINADIN(8),
      O => ram_reg_bram_0_0(8)
    );
\ram_reg_bram_0_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(7),
      I1 => cmp76_i_reg_1352,
      I2 => DINADIN(7),
      O => ram_reg_bram_0_0(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_93 is
  port (
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    linebuf_c_val_V_0_ce1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0_2 : in STD_LOGIC;
    ram_reg_bram_0_3 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    \outpix_val_V_4_6_reg_1468_reg[7]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \outpix_val_V_4_6_reg_1468_reg[7]_0\ : in STD_LOGIC;
    ram_reg_bram_0_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cmp76_i_reg_1352 : in STD_LOGIC;
    linebuf_c_val_V_0_d0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_8 : in STD_LOGIC;
    cmp27_i_reg_1348 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_93 : entity is "bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_93;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_93 is
  signal \^doutbdout\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^linebuf_c_val_v_0_ce1\ : STD_LOGIC;
  signal linebuf_c_val_V_1_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \ram_reg_bram_0_i_18__4_n_3\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_1__5_n_3\ : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \outpix_val_V_1_6_reg_1477[0]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \outpix_val_V_1_6_reg_1477[1]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \outpix_val_V_1_6_reg_1477[2]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \outpix_val_V_1_6_reg_1477[3]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \outpix_val_V_1_6_reg_1477[4]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \outpix_val_V_1_6_reg_1477[5]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \outpix_val_V_1_6_reg_1477[6]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \outpix_val_V_1_6_reg_1477[7]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \outpix_val_V_4_6_reg_1468[0]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \outpix_val_V_4_6_reg_1468[1]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \outpix_val_V_4_6_reg_1468[2]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \outpix_val_V_4_6_reg_1468[3]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \outpix_val_V_4_6_reg_1468[4]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \outpix_val_V_4_6_reg_1468[5]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \outpix_val_V_4_6_reg_1468[6]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \outpix_val_V_4_6_reg_1468[7]_i_1\ : label is "soft_lutpair281";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 30720;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "linebuf_c_val_V_1_U/bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 15;
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_18__4\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_1__5\ : label is "soft_lutpair275";
begin
  DOUTBDOUT(15 downto 0) <= \^doutbdout\(15 downto 0);
  linebuf_c_val_V_0_ce1 <= \^linebuf_c_val_v_0_ce1\;
\outpix_val_V_1_6_reg_1477[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^doutbdout\(0),
      I1 => \outpix_val_V_4_6_reg_1468_reg[7]\(0),
      I2 => \outpix_val_V_4_6_reg_1468_reg[7]_0\,
      O => D(0)
    );
\outpix_val_V_1_6_reg_1477[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^doutbdout\(1),
      I1 => \outpix_val_V_4_6_reg_1468_reg[7]\(1),
      I2 => \outpix_val_V_4_6_reg_1468_reg[7]_0\,
      O => D(1)
    );
\outpix_val_V_1_6_reg_1477[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^doutbdout\(2),
      I1 => \outpix_val_V_4_6_reg_1468_reg[7]\(2),
      I2 => \outpix_val_V_4_6_reg_1468_reg[7]_0\,
      O => D(2)
    );
\outpix_val_V_1_6_reg_1477[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^doutbdout\(3),
      I1 => \outpix_val_V_4_6_reg_1468_reg[7]\(3),
      I2 => \outpix_val_V_4_6_reg_1468_reg[7]_0\,
      O => D(3)
    );
\outpix_val_V_1_6_reg_1477[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^doutbdout\(4),
      I1 => \outpix_val_V_4_6_reg_1468_reg[7]\(4),
      I2 => \outpix_val_V_4_6_reg_1468_reg[7]_0\,
      O => D(4)
    );
\outpix_val_V_1_6_reg_1477[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^doutbdout\(5),
      I1 => \outpix_val_V_4_6_reg_1468_reg[7]\(5),
      I2 => \outpix_val_V_4_6_reg_1468_reg[7]_0\,
      O => D(5)
    );
\outpix_val_V_1_6_reg_1477[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^doutbdout\(6),
      I1 => \outpix_val_V_4_6_reg_1468_reg[7]\(6),
      I2 => \outpix_val_V_4_6_reg_1468_reg[7]_0\,
      O => D(6)
    );
\outpix_val_V_1_6_reg_1477[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^doutbdout\(7),
      I1 => \outpix_val_V_4_6_reg_1468_reg[7]\(7),
      I2 => \outpix_val_V_4_6_reg_1468_reg[7]_0\,
      O => D(7)
    );
\outpix_val_V_4_6_reg_1468[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^doutbdout\(8),
      I1 => \outpix_val_V_4_6_reg_1468_reg[7]\(8),
      I2 => \outpix_val_V_4_6_reg_1468_reg[7]_0\,
      O => ram_reg_bram_0_0(0)
    );
\outpix_val_V_4_6_reg_1468[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^doutbdout\(9),
      I1 => \outpix_val_V_4_6_reg_1468_reg[7]\(9),
      I2 => \outpix_val_V_4_6_reg_1468_reg[7]_0\,
      O => ram_reg_bram_0_0(1)
    );
\outpix_val_V_4_6_reg_1468[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^doutbdout\(10),
      I1 => \outpix_val_V_4_6_reg_1468_reg[7]\(10),
      I2 => \outpix_val_V_4_6_reg_1468_reg[7]_0\,
      O => ram_reg_bram_0_0(2)
    );
\outpix_val_V_4_6_reg_1468[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^doutbdout\(11),
      I1 => \outpix_val_V_4_6_reg_1468_reg[7]\(11),
      I2 => \outpix_val_V_4_6_reg_1468_reg[7]_0\,
      O => ram_reg_bram_0_0(3)
    );
\outpix_val_V_4_6_reg_1468[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^doutbdout\(12),
      I1 => \outpix_val_V_4_6_reg_1468_reg[7]\(12),
      I2 => \outpix_val_V_4_6_reg_1468_reg[7]_0\,
      O => ram_reg_bram_0_0(4)
    );
\outpix_val_V_4_6_reg_1468[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^doutbdout\(13),
      I1 => \outpix_val_V_4_6_reg_1468_reg[7]\(13),
      I2 => \outpix_val_V_4_6_reg_1468_reg[7]_0\,
      O => ram_reg_bram_0_0(5)
    );
\outpix_val_V_4_6_reg_1468[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^doutbdout\(14),
      I1 => \outpix_val_V_4_6_reg_1468_reg[7]\(14),
      I2 => \outpix_val_V_4_6_reg_1468_reg[7]_0\,
      O => ram_reg_bram_0_0(6)
    );
\outpix_val_V_4_6_reg_1468[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^doutbdout\(15),
      I1 => \outpix_val_V_4_6_reg_1468_reg[7]\(15),
      I2 => \outpix_val_V_4_6_reg_1468_reg[7]_0\,
      O => ram_reg_bram_0_0(7)
    );
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(14 downto 4) => Q(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(14 downto 4) => ram_reg_bram_0_1(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 16) => B"0000000000000000",
      DINADIN(15 downto 0) => linebuf_c_val_V_1_d0(15 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000001111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 16) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 16),
      DOUTBDOUT(15 downto 0) => \^doutbdout\(15 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \ram_reg_bram_0_i_1__5_n_3\,
      ENBWREN => \^linebuf_c_val_v_0_ce1\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => ram_reg_bram_0_2,
      WEA(2) => ram_reg_bram_0_2,
      WEA(1) => ram_reg_bram_0_2,
      WEA(0) => ram_reg_bram_0_2,
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_bram_0_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => ram_reg_bram_0_4(7),
      I1 => cmp76_i_reg_1352,
      I2 => linebuf_c_val_V_0_d0(7),
      I3 => ram_reg_bram_0_5(7),
      I4 => \ram_reg_bram_0_i_18__4_n_3\,
      O => linebuf_c_val_V_1_d0(7)
    );
ram_reg_bram_0_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => ram_reg_bram_0_4(6),
      I1 => cmp76_i_reg_1352,
      I2 => linebuf_c_val_V_0_d0(6),
      I3 => ram_reg_bram_0_5(6),
      I4 => \ram_reg_bram_0_i_18__4_n_3\,
      O => linebuf_c_val_V_1_d0(6)
    );
ram_reg_bram_0_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => ram_reg_bram_0_4(5),
      I1 => cmp76_i_reg_1352,
      I2 => linebuf_c_val_V_0_d0(5),
      I3 => ram_reg_bram_0_5(5),
      I4 => \ram_reg_bram_0_i_18__4_n_3\,
      O => linebuf_c_val_V_1_d0(5)
    );
ram_reg_bram_0_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => ram_reg_bram_0_4(4),
      I1 => cmp76_i_reg_1352,
      I2 => linebuf_c_val_V_0_d0(4),
      I3 => ram_reg_bram_0_5(4),
      I4 => \ram_reg_bram_0_i_18__4_n_3\,
      O => linebuf_c_val_V_1_d0(4)
    );
ram_reg_bram_0_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => ram_reg_bram_0_4(3),
      I1 => cmp76_i_reg_1352,
      I2 => linebuf_c_val_V_0_d0(3),
      I3 => ram_reg_bram_0_5(3),
      I4 => \ram_reg_bram_0_i_18__4_n_3\,
      O => linebuf_c_val_V_1_d0(3)
    );
ram_reg_bram_0_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => ram_reg_bram_0_4(2),
      I1 => cmp76_i_reg_1352,
      I2 => linebuf_c_val_V_0_d0(2),
      I3 => ram_reg_bram_0_5(2),
      I4 => \ram_reg_bram_0_i_18__4_n_3\,
      O => linebuf_c_val_V_1_d0(2)
    );
ram_reg_bram_0_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => ram_reg_bram_0_4(1),
      I1 => cmp76_i_reg_1352,
      I2 => linebuf_c_val_V_0_d0(1),
      I3 => ram_reg_bram_0_5(1),
      I4 => \ram_reg_bram_0_i_18__4_n_3\,
      O => linebuf_c_val_V_1_d0(1)
    );
ram_reg_bram_0_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => ram_reg_bram_0_4(0),
      I1 => cmp76_i_reg_1352,
      I2 => linebuf_c_val_V_0_d0(0),
      I3 => ram_reg_bram_0_5(0),
      I4 => \ram_reg_bram_0_i_18__4_n_3\,
      O => linebuf_c_val_V_1_d0(0)
    );
\ram_reg_bram_0_i_18__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ram_reg_bram_0_8,
      I1 => cmp27_i_reg_1348,
      I2 => \outpix_val_V_4_6_reg_1468_reg[7]_0\,
      O => \ram_reg_bram_0_i_18__4_n_3\
    );
\ram_reg_bram_0_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg_bram_0_2,
      I1 => \outpix_val_V_4_6_reg_1468_reg[7]_0\,
      O => \ram_reg_bram_0_i_1__5_n_3\
    );
ram_reg_bram_0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_bram_0_3,
      I1 => ap_enable_reg_pp0_iter0,
      O => \^linebuf_c_val_v_0_ce1\
    );
\ram_reg_bram_0_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => ram_reg_bram_0_6(7),
      I1 => cmp76_i_reg_1352,
      I2 => linebuf_c_val_V_0_d0(15),
      I3 => ram_reg_bram_0_7(7),
      I4 => \ram_reg_bram_0_i_18__4_n_3\,
      O => linebuf_c_val_V_1_d0(15)
    );
ram_reg_bram_0_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => ram_reg_bram_0_6(6),
      I1 => cmp76_i_reg_1352,
      I2 => linebuf_c_val_V_0_d0(14),
      I3 => ram_reg_bram_0_7(6),
      I4 => \ram_reg_bram_0_i_18__4_n_3\,
      O => linebuf_c_val_V_1_d0(14)
    );
ram_reg_bram_0_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => ram_reg_bram_0_6(5),
      I1 => cmp76_i_reg_1352,
      I2 => linebuf_c_val_V_0_d0(13),
      I3 => ram_reg_bram_0_7(5),
      I4 => \ram_reg_bram_0_i_18__4_n_3\,
      O => linebuf_c_val_V_1_d0(13)
    );
\ram_reg_bram_0_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => ram_reg_bram_0_6(4),
      I1 => cmp76_i_reg_1352,
      I2 => linebuf_c_val_V_0_d0(12),
      I3 => ram_reg_bram_0_7(4),
      I4 => \ram_reg_bram_0_i_18__4_n_3\,
      O => linebuf_c_val_V_1_d0(12)
    );
ram_reg_bram_0_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => ram_reg_bram_0_6(3),
      I1 => cmp76_i_reg_1352,
      I2 => linebuf_c_val_V_0_d0(11),
      I3 => ram_reg_bram_0_7(3),
      I4 => \ram_reg_bram_0_i_18__4_n_3\,
      O => linebuf_c_val_V_1_d0(11)
    );
ram_reg_bram_0_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => ram_reg_bram_0_6(2),
      I1 => cmp76_i_reg_1352,
      I2 => linebuf_c_val_V_0_d0(10),
      I3 => ram_reg_bram_0_7(2),
      I4 => \ram_reg_bram_0_i_18__4_n_3\,
      O => linebuf_c_val_V_1_d0(10)
    );
ram_reg_bram_0_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => ram_reg_bram_0_6(1),
      I1 => cmp76_i_reg_1352,
      I2 => linebuf_c_val_V_0_d0(9),
      I3 => ram_reg_bram_0_7(1),
      I4 => \ram_reg_bram_0_i_18__4_n_3\,
      O => linebuf_c_val_V_1_d0(9)
    );
ram_reg_bram_0_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => ram_reg_bram_0_6(0),
      I1 => cmp76_i_reg_1352,
      I2 => linebuf_c_val_V_0_d0(8),
      I3 => ram_reg_bram_0_7(0),
      I4 => \ram_reg_bram_0_i_18__4_n_3\,
      O => linebuf_c_val_V_1_d0(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_94 is
  port (
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    linebuf_c_val_V_0_ce1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    linebuf_c_val_V_0_d0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_2 : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7]\ : in STD_LOGIC;
    cmp27_i_reg_1348 : in STD_LOGIC;
    ram_reg_bram_0_3 : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_94 : entity is "bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_94;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_94 is
  signal \^doutbdout\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal linebuf_c_val_V_0_we0 : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375[0]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375[1]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375[2]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375[3]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375[4]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375[5]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375[6]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375[7]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366[0]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366[1]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366[2]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366[3]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366[4]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366[5]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366[6]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366[7]_i_1\ : label is "soft_lutpair272";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 30720;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "linebuf_c_val_V_0_U/bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 15;
begin
  DOUTBDOUT(15 downto 0) <= \^doutbdout\(15 downto 0);
\ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^doutbdout\(0),
      I1 => cmp27_i_reg_1348,
      I2 => \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7]\,
      I3 => \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7]_0\,
      O => ram_reg_bram_0_0(0)
    );
\ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^doutbdout\(1),
      I1 => cmp27_i_reg_1348,
      I2 => \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7]\,
      I3 => \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7]_0\,
      O => ram_reg_bram_0_0(1)
    );
\ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^doutbdout\(2),
      I1 => cmp27_i_reg_1348,
      I2 => \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7]\,
      I3 => \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7]_0\,
      O => ram_reg_bram_0_0(2)
    );
\ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^doutbdout\(3),
      I1 => cmp27_i_reg_1348,
      I2 => \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7]\,
      I3 => \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7]_0\,
      O => ram_reg_bram_0_0(3)
    );
\ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^doutbdout\(4),
      I1 => cmp27_i_reg_1348,
      I2 => \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7]\,
      I3 => \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7]_0\,
      O => ram_reg_bram_0_0(4)
    );
\ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^doutbdout\(5),
      I1 => cmp27_i_reg_1348,
      I2 => \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7]\,
      I3 => \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7]_0\,
      O => ram_reg_bram_0_0(5)
    );
\ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^doutbdout\(6),
      I1 => cmp27_i_reg_1348,
      I2 => \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7]\,
      I3 => \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7]_0\,
      O => ram_reg_bram_0_0(6)
    );
\ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^doutbdout\(7),
      I1 => cmp27_i_reg_1348,
      I2 => \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7]\,
      I3 => \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7]_0\,
      O => ram_reg_bram_0_0(7)
    );
\ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^doutbdout\(8),
      I1 => cmp27_i_reg_1348,
      I2 => \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7]\,
      I3 => \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7]_0\,
      O => D(0)
    );
\ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^doutbdout\(9),
      I1 => cmp27_i_reg_1348,
      I2 => \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7]\,
      I3 => \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7]_0\,
      O => D(1)
    );
\ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^doutbdout\(10),
      I1 => cmp27_i_reg_1348,
      I2 => \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7]\,
      I3 => \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7]_0\,
      O => D(2)
    );
\ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^doutbdout\(11),
      I1 => cmp27_i_reg_1348,
      I2 => \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7]\,
      I3 => \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7]_0\,
      O => D(3)
    );
\ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^doutbdout\(12),
      I1 => cmp27_i_reg_1348,
      I2 => \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7]\,
      I3 => \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7]_0\,
      O => D(4)
    );
\ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^doutbdout\(13),
      I1 => cmp27_i_reg_1348,
      I2 => \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7]\,
      I3 => \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7]_0\,
      O => D(5)
    );
\ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^doutbdout\(14),
      I1 => cmp27_i_reg_1348,
      I2 => \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7]\,
      I3 => \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7]_0\,
      O => D(6)
    );
\ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^doutbdout\(15),
      I1 => cmp27_i_reg_1348,
      I2 => \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7]\,
      I3 => \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7]_0\,
      O => D(7)
    );
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(14 downto 4) => Q(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(14 downto 4) => ram_reg_bram_0_1(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 16) => B"0000000000000000",
      DINADIN(15 downto 0) => linebuf_c_val_V_0_d0(15 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000001111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 16) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 16),
      DOUTBDOUT(15 downto 0) => \^doutbdout\(15 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => linebuf_c_val_V_0_we0,
      ENBWREN => linebuf_c_val_V_0_ce1,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => ram_reg_bram_0_2,
      WEA(2) => ram_reg_bram_0_2,
      WEA(1) => ram_reg_bram_0_2,
      WEA(0) => ram_reg_bram_0_2,
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_bram_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => ram_reg_bram_0_2,
      I1 => \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7]\,
      I2 => cmp27_i_reg_1348,
      I3 => ram_reg_bram_0_3,
      O => linebuf_c_val_V_0_we0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_1_ram is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sel_tmp6_reg_1388_reg[0]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_bram_0_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    sel_tmp6_reg_1388 : in STD_LOGIC;
    empty_68_reg_1342 : in STD_LOGIC;
    \outpix_val_V_0_2_reg_1496_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sel_tmp1_reg_1374 : in STD_LOGIC;
    \outpix_val_V_3_2_reg_1506_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_1_ram : entity is "bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_1_ram";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_1_ram;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_1_ram is
  signal linebuf_y_val_V_1_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "PERFORMANCE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 30720;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "linebuf_y_val_V_1_U/bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_1_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 15;
begin
\outpix_val_V_0_2_reg_1496[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F7B080"
    )
        port map (
      I0 => sel_tmp6_reg_1388,
      I1 => empty_68_reg_1342,
      I2 => \outpix_val_V_0_2_reg_1496_reg[7]\(0),
      I3 => sel_tmp1_reg_1374,
      I4 => linebuf_y_val_V_1_q0(0),
      O => D(0)
    );
\outpix_val_V_0_2_reg_1496[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F7B080"
    )
        port map (
      I0 => sel_tmp6_reg_1388,
      I1 => empty_68_reg_1342,
      I2 => \outpix_val_V_0_2_reg_1496_reg[7]\(1),
      I3 => sel_tmp1_reg_1374,
      I4 => linebuf_y_val_V_1_q0(1),
      O => D(1)
    );
\outpix_val_V_0_2_reg_1496[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F7B080"
    )
        port map (
      I0 => sel_tmp6_reg_1388,
      I1 => empty_68_reg_1342,
      I2 => \outpix_val_V_0_2_reg_1496_reg[7]\(2),
      I3 => sel_tmp1_reg_1374,
      I4 => linebuf_y_val_V_1_q0(2),
      O => D(2)
    );
\outpix_val_V_0_2_reg_1496[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F7B080"
    )
        port map (
      I0 => sel_tmp6_reg_1388,
      I1 => empty_68_reg_1342,
      I2 => \outpix_val_V_0_2_reg_1496_reg[7]\(3),
      I3 => sel_tmp1_reg_1374,
      I4 => linebuf_y_val_V_1_q0(3),
      O => D(3)
    );
\outpix_val_V_0_2_reg_1496[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F7B080"
    )
        port map (
      I0 => sel_tmp6_reg_1388,
      I1 => empty_68_reg_1342,
      I2 => \outpix_val_V_0_2_reg_1496_reg[7]\(4),
      I3 => sel_tmp1_reg_1374,
      I4 => linebuf_y_val_V_1_q0(4),
      O => D(4)
    );
\outpix_val_V_0_2_reg_1496[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F7B080"
    )
        port map (
      I0 => sel_tmp6_reg_1388,
      I1 => empty_68_reg_1342,
      I2 => \outpix_val_V_0_2_reg_1496_reg[7]\(5),
      I3 => sel_tmp1_reg_1374,
      I4 => linebuf_y_val_V_1_q0(5),
      O => D(5)
    );
\outpix_val_V_0_2_reg_1496[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F7B080"
    )
        port map (
      I0 => sel_tmp6_reg_1388,
      I1 => empty_68_reg_1342,
      I2 => \outpix_val_V_0_2_reg_1496_reg[7]\(6),
      I3 => sel_tmp1_reg_1374,
      I4 => linebuf_y_val_V_1_q0(6),
      O => D(6)
    );
\outpix_val_V_0_2_reg_1496[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F7B080"
    )
        port map (
      I0 => sel_tmp6_reg_1388,
      I1 => empty_68_reg_1342,
      I2 => \outpix_val_V_0_2_reg_1496_reg[7]\(7),
      I3 => sel_tmp1_reg_1374,
      I4 => linebuf_y_val_V_1_q0(7),
      O => D(7)
    );
\outpix_val_V_3_2_reg_1506[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F7B080"
    )
        port map (
      I0 => sel_tmp6_reg_1388,
      I1 => empty_68_reg_1342,
      I2 => \outpix_val_V_3_2_reg_1506_reg[7]\(0),
      I3 => sel_tmp1_reg_1374,
      I4 => linebuf_y_val_V_1_q0(8),
      O => \sel_tmp6_reg_1388_reg[0]\(0)
    );
\outpix_val_V_3_2_reg_1506[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F7B080"
    )
        port map (
      I0 => sel_tmp6_reg_1388,
      I1 => empty_68_reg_1342,
      I2 => \outpix_val_V_3_2_reg_1506_reg[7]\(1),
      I3 => sel_tmp1_reg_1374,
      I4 => linebuf_y_val_V_1_q0(9),
      O => \sel_tmp6_reg_1388_reg[0]\(1)
    );
\outpix_val_V_3_2_reg_1506[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F7B080"
    )
        port map (
      I0 => sel_tmp6_reg_1388,
      I1 => empty_68_reg_1342,
      I2 => \outpix_val_V_3_2_reg_1506_reg[7]\(2),
      I3 => sel_tmp1_reg_1374,
      I4 => linebuf_y_val_V_1_q0(10),
      O => \sel_tmp6_reg_1388_reg[0]\(2)
    );
\outpix_val_V_3_2_reg_1506[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F7B080"
    )
        port map (
      I0 => sel_tmp6_reg_1388,
      I1 => empty_68_reg_1342,
      I2 => \outpix_val_V_3_2_reg_1506_reg[7]\(3),
      I3 => sel_tmp1_reg_1374,
      I4 => linebuf_y_val_V_1_q0(11),
      O => \sel_tmp6_reg_1388_reg[0]\(3)
    );
\outpix_val_V_3_2_reg_1506[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F7B080"
    )
        port map (
      I0 => sel_tmp6_reg_1388,
      I1 => empty_68_reg_1342,
      I2 => \outpix_val_V_3_2_reg_1506_reg[7]\(4),
      I3 => sel_tmp1_reg_1374,
      I4 => linebuf_y_val_V_1_q0(12),
      O => \sel_tmp6_reg_1388_reg[0]\(4)
    );
\outpix_val_V_3_2_reg_1506[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F7B080"
    )
        port map (
      I0 => sel_tmp6_reg_1388,
      I1 => empty_68_reg_1342,
      I2 => \outpix_val_V_3_2_reg_1506_reg[7]\(5),
      I3 => sel_tmp1_reg_1374,
      I4 => linebuf_y_val_V_1_q0(13),
      O => \sel_tmp6_reg_1388_reg[0]\(5)
    );
\outpix_val_V_3_2_reg_1506[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F7B080"
    )
        port map (
      I0 => sel_tmp6_reg_1388,
      I1 => empty_68_reg_1342,
      I2 => \outpix_val_V_3_2_reg_1506_reg[7]\(6),
      I3 => sel_tmp1_reg_1374,
      I4 => linebuf_y_val_V_1_q0(14),
      O => \sel_tmp6_reg_1388_reg[0]\(6)
    );
\outpix_val_V_3_2_reg_1506[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F7B080"
    )
        port map (
      I0 => sel_tmp6_reg_1388,
      I1 => empty_68_reg_1342,
      I2 => \outpix_val_V_3_2_reg_1506_reg[7]\(7),
      I3 => sel_tmp1_reg_1374,
      I4 => linebuf_y_val_V_1_q0(15),
      O => \sel_tmp6_reg_1388_reg[0]\(7)
    );
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(14 downto 4) => Q(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(14 downto 0) => B"111111111111111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 16) => B"0000000000000000",
      DINADIN(15 downto 0) => ram_reg_bram_0_1(15 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 16) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 16),
      DOUTADOUT(15 downto 0) => linebuf_y_val_V_1_q0(15 downto 0),
      DOUTBDOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => ram_reg_bram_0_0,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3 downto 0) => B"1111",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram is
  port (
    q00 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ram_reg_0_63_15_15_0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_enable_reg_pp1_iter6 : in STD_LOGIC;
    ram_reg_0_63_15_15_1 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_clk : in STD_LOGIC;
    vfltCoeff_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram : entity is "bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram is
  signal FiltCoeff_5_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_63_0_0 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_63_0_0 : label is "FiltCoeff_5_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_63_0_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_63_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_63_0_0 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_63_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_63_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_63_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_63_10_10 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_10_10 : label is "FiltCoeff_5_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_10_10 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_10_10 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_10_10 : label is 63;
  attribute ram_offset of ram_reg_0_63_10_10 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_10_10 : label is 10;
  attribute ram_slice_end of ram_reg_0_63_10_10 : label is 10;
  attribute RTL_RAM_BITS of ram_reg_0_63_11_11 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_11_11 : label is "FiltCoeff_5_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_11_11 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_11_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_11_11 : label is 63;
  attribute ram_offset of ram_reg_0_63_11_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_11_11 : label is 11;
  attribute ram_slice_end of ram_reg_0_63_11_11 : label is 11;
  attribute RTL_RAM_BITS of ram_reg_0_63_12_12 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_12_12 : label is "FiltCoeff_5_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_12_12 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_12_12 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_12_12 : label is 63;
  attribute ram_offset of ram_reg_0_63_12_12 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_12_12 : label is 12;
  attribute ram_slice_end of ram_reg_0_63_12_12 : label is 12;
  attribute RTL_RAM_BITS of ram_reg_0_63_13_13 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_13_13 : label is "FiltCoeff_5_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_13_13 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_13_13 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_13_13 : label is 63;
  attribute ram_offset of ram_reg_0_63_13_13 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_13_13 : label is 13;
  attribute ram_slice_end of ram_reg_0_63_13_13 : label is 13;
  attribute RTL_RAM_BITS of ram_reg_0_63_14_14 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_14_14 : label is "FiltCoeff_5_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_14_14 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_14_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_14_14 : label is 63;
  attribute ram_offset of ram_reg_0_63_14_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_14_14 : label is 14;
  attribute ram_slice_end of ram_reg_0_63_14_14 : label is 14;
  attribute RTL_RAM_BITS of ram_reg_0_63_15_15 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_15_15 : label is "FiltCoeff_5_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_15_15 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_15_15 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_15_15 : label is 63;
  attribute ram_offset of ram_reg_0_63_15_15 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_15_15 : label is 15;
  attribute ram_slice_end of ram_reg_0_63_15_15 : label is 15;
  attribute RTL_RAM_BITS of ram_reg_0_63_1_1 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_1_1 : label is "FiltCoeff_5_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_1_1 : label is 63;
  attribute ram_offset of ram_reg_0_63_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_63_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_63_2_2 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_2_2 : label is "FiltCoeff_5_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_2_2 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_2_2 : label is 63;
  attribute ram_offset of ram_reg_0_63_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_63_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_3_3 : label is "FiltCoeff_5_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_3_3 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_3_3 : label is 63;
  attribute ram_offset of ram_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_63_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_63_4_4 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_4_4 : label is "FiltCoeff_5_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_4_4 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_4_4 : label is 63;
  attribute ram_offset of ram_reg_0_63_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_63_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_63_5_5 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_5_5 : label is "FiltCoeff_5_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_5_5 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_5_5 : label is 63;
  attribute ram_offset of ram_reg_0_63_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_63_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_63_6_6 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_6_6 : label is "FiltCoeff_5_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_6_6 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_6_6 : label is 63;
  attribute ram_offset of ram_reg_0_63_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_63_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_63_7_7 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_7_7 : label is "FiltCoeff_5_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_7_7 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_7_7 : label is 63;
  attribute ram_offset of ram_reg_0_63_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_63_7_7 : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_63_8_8 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_8_8 : label is "FiltCoeff_5_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_8_8 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_8_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_8_8 : label is 63;
  attribute ram_offset of ram_reg_0_63_8_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_8_8 : label is 8;
  attribute ram_slice_end of ram_reg_0_63_8_8 : label is 8;
  attribute RTL_RAM_BITS of ram_reg_0_63_9_9 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_9_9 : label is "FiltCoeff_5_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_9_9 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_9_9 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_9_9 : label is 63;
  attribute ram_offset of ram_reg_0_63_9_9 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_9_9 : label is 9;
  attribute ram_slice_end of ram_reg_0_63_9_9 : label is 9;
begin
ram_reg_0_63_0_0: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => vfltCoeff_q0(0),
      O => q00(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_63_0_0_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => ap_enable_reg_pp0_iter2,
      O => p_0_in
    );
\ram_reg_0_63_0_0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_63_15_15_0(0),
      I1 => ap_enable_reg_pp1_iter6,
      I2 => ram_reg_0_63_15_15_1(0),
      O => FiltCoeff_5_address0(0)
    );
\ram_reg_0_63_0_0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_63_15_15_0(1),
      I1 => ap_enable_reg_pp1_iter6,
      I2 => ram_reg_0_63_15_15_1(1),
      O => FiltCoeff_5_address0(1)
    );
\ram_reg_0_63_0_0_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_63_15_15_0(2),
      I1 => ap_enable_reg_pp1_iter6,
      I2 => ram_reg_0_63_15_15_1(2),
      O => FiltCoeff_5_address0(2)
    );
\ram_reg_0_63_0_0_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_63_15_15_0(3),
      I1 => ap_enable_reg_pp1_iter6,
      I2 => ram_reg_0_63_15_15_1(3),
      O => FiltCoeff_5_address0(3)
    );
\ram_reg_0_63_0_0_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_63_15_15_0(4),
      I1 => ap_enable_reg_pp1_iter6,
      I2 => ram_reg_0_63_15_15_1(4),
      O => FiltCoeff_5_address0(4)
    );
\ram_reg_0_63_0_0_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_63_15_15_0(5),
      I1 => ap_enable_reg_pp1_iter6,
      I2 => ram_reg_0_63_15_15_1(5),
      O => FiltCoeff_5_address0(5)
    );
ram_reg_0_63_10_10: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => vfltCoeff_q0(10),
      O => q00(10),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_11_11: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => vfltCoeff_q0(11),
      O => q00(11),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_12_12: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => vfltCoeff_q0(12),
      O => q00(12),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_13_13: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => vfltCoeff_q0(13),
      O => q00(13),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_14_14: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => vfltCoeff_q0(14),
      O => q00(14),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_15_15: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => vfltCoeff_q0(15),
      O => q00(15),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_1_1: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => vfltCoeff_q0(1),
      O => q00(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_2_2: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => vfltCoeff_q0(2),
      O => q00(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_3_3: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => vfltCoeff_q0(3),
      O => q00(3),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_4_4: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => vfltCoeff_q0(4),
      O => q00(4),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_5_5: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => vfltCoeff_q0(5),
      O => q00(5),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_6_6: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => vfltCoeff_q0(6),
      O => q00(6),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_7_7: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => vfltCoeff_q0(7),
      O => q00(7),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_8_8: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => vfltCoeff_q0(8),
      O => q00(8),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_9_9: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_5_address0(0),
      A1 => FiltCoeff_5_address0(1),
      A2 => FiltCoeff_5_address0(2),
      A3 => FiltCoeff_5_address0(3),
      A4 => FiltCoeff_5_address0(4),
      A5 => FiltCoeff_5_address0(5),
      D => vfltCoeff_q0(9),
      O => q00(9),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_86 is
  port (
    q00 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ram_reg_0_63_15_15_0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_enable_reg_pp1_iter5 : in STD_LOGIC;
    ram_reg_0_63_15_15_1 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_clk : in STD_LOGIC;
    vfltCoeff_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_86 : entity is "bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_86;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_86 is
  signal FiltCoeff_4_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_63_0_0 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_63_0_0 : label is "FiltCoeff_4_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_63_0_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_63_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_63_0_0 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_63_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_63_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_63_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_63_10_10 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_10_10 : label is "FiltCoeff_4_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_10_10 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_10_10 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_10_10 : label is 63;
  attribute ram_offset of ram_reg_0_63_10_10 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_10_10 : label is 10;
  attribute ram_slice_end of ram_reg_0_63_10_10 : label is 10;
  attribute RTL_RAM_BITS of ram_reg_0_63_11_11 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_11_11 : label is "FiltCoeff_4_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_11_11 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_11_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_11_11 : label is 63;
  attribute ram_offset of ram_reg_0_63_11_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_11_11 : label is 11;
  attribute ram_slice_end of ram_reg_0_63_11_11 : label is 11;
  attribute RTL_RAM_BITS of ram_reg_0_63_12_12 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_12_12 : label is "FiltCoeff_4_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_12_12 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_12_12 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_12_12 : label is 63;
  attribute ram_offset of ram_reg_0_63_12_12 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_12_12 : label is 12;
  attribute ram_slice_end of ram_reg_0_63_12_12 : label is 12;
  attribute RTL_RAM_BITS of ram_reg_0_63_13_13 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_13_13 : label is "FiltCoeff_4_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_13_13 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_13_13 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_13_13 : label is 63;
  attribute ram_offset of ram_reg_0_63_13_13 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_13_13 : label is 13;
  attribute ram_slice_end of ram_reg_0_63_13_13 : label is 13;
  attribute RTL_RAM_BITS of ram_reg_0_63_14_14 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_14_14 : label is "FiltCoeff_4_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_14_14 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_14_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_14_14 : label is 63;
  attribute ram_offset of ram_reg_0_63_14_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_14_14 : label is 14;
  attribute ram_slice_end of ram_reg_0_63_14_14 : label is 14;
  attribute RTL_RAM_BITS of ram_reg_0_63_15_15 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_15_15 : label is "FiltCoeff_4_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_15_15 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_15_15 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_15_15 : label is 63;
  attribute ram_offset of ram_reg_0_63_15_15 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_15_15 : label is 15;
  attribute ram_slice_end of ram_reg_0_63_15_15 : label is 15;
  attribute RTL_RAM_BITS of ram_reg_0_63_1_1 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_1_1 : label is "FiltCoeff_4_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_1_1 : label is 63;
  attribute ram_offset of ram_reg_0_63_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_63_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_63_2_2 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_2_2 : label is "FiltCoeff_4_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_2_2 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_2_2 : label is 63;
  attribute ram_offset of ram_reg_0_63_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_63_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_3_3 : label is "FiltCoeff_4_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_3_3 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_3_3 : label is 63;
  attribute ram_offset of ram_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_63_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_63_4_4 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_4_4 : label is "FiltCoeff_4_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_4_4 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_4_4 : label is 63;
  attribute ram_offset of ram_reg_0_63_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_63_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_63_5_5 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_5_5 : label is "FiltCoeff_4_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_5_5 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_5_5 : label is 63;
  attribute ram_offset of ram_reg_0_63_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_63_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_63_6_6 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_6_6 : label is "FiltCoeff_4_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_6_6 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_6_6 : label is 63;
  attribute ram_offset of ram_reg_0_63_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_63_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_63_7_7 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_7_7 : label is "FiltCoeff_4_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_7_7 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_7_7 : label is 63;
  attribute ram_offset of ram_reg_0_63_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_63_7_7 : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_63_8_8 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_8_8 : label is "FiltCoeff_4_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_8_8 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_8_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_8_8 : label is 63;
  attribute ram_offset of ram_reg_0_63_8_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_8_8 : label is 8;
  attribute ram_slice_end of ram_reg_0_63_8_8 : label is 8;
  attribute RTL_RAM_BITS of ram_reg_0_63_9_9 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_9_9 : label is "FiltCoeff_4_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_9_9 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_9_9 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_9_9 : label is 63;
  attribute ram_offset of ram_reg_0_63_9_9 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_9_9 : label is 9;
  attribute ram_slice_end of ram_reg_0_63_9_9 : label is 9;
begin
ram_reg_0_63_0_0: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_4_address0(0),
      A1 => FiltCoeff_4_address0(1),
      A2 => FiltCoeff_4_address0(2),
      A3 => FiltCoeff_4_address0(3),
      A4 => FiltCoeff_4_address0(4),
      A5 => FiltCoeff_4_address0(5),
      D => vfltCoeff_q0(0),
      O => q00(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_63_0_0_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => ap_enable_reg_pp0_iter2,
      O => p_0_in
    );
\ram_reg_0_63_0_0_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_63_15_15_0(0),
      I1 => ap_enable_reg_pp1_iter5,
      I2 => ram_reg_0_63_15_15_1(0),
      O => FiltCoeff_4_address0(0)
    );
\ram_reg_0_63_0_0_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_63_15_15_0(1),
      I1 => ap_enable_reg_pp1_iter5,
      I2 => ram_reg_0_63_15_15_1(1),
      O => FiltCoeff_4_address0(1)
    );
\ram_reg_0_63_0_0_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_63_15_15_0(2),
      I1 => ap_enable_reg_pp1_iter5,
      I2 => ram_reg_0_63_15_15_1(2),
      O => FiltCoeff_4_address0(2)
    );
\ram_reg_0_63_0_0_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_63_15_15_0(3),
      I1 => ap_enable_reg_pp1_iter5,
      I2 => ram_reg_0_63_15_15_1(3),
      O => FiltCoeff_4_address0(3)
    );
\ram_reg_0_63_0_0_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_63_15_15_0(4),
      I1 => ap_enable_reg_pp1_iter5,
      I2 => ram_reg_0_63_15_15_1(4),
      O => FiltCoeff_4_address0(4)
    );
\ram_reg_0_63_0_0_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_63_15_15_0(5),
      I1 => ap_enable_reg_pp1_iter5,
      I2 => ram_reg_0_63_15_15_1(5),
      O => FiltCoeff_4_address0(5)
    );
ram_reg_0_63_10_10: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_4_address0(0),
      A1 => FiltCoeff_4_address0(1),
      A2 => FiltCoeff_4_address0(2),
      A3 => FiltCoeff_4_address0(3),
      A4 => FiltCoeff_4_address0(4),
      A5 => FiltCoeff_4_address0(5),
      D => vfltCoeff_q0(10),
      O => q00(10),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_11_11: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_4_address0(0),
      A1 => FiltCoeff_4_address0(1),
      A2 => FiltCoeff_4_address0(2),
      A3 => FiltCoeff_4_address0(3),
      A4 => FiltCoeff_4_address0(4),
      A5 => FiltCoeff_4_address0(5),
      D => vfltCoeff_q0(11),
      O => q00(11),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_12_12: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_4_address0(0),
      A1 => FiltCoeff_4_address0(1),
      A2 => FiltCoeff_4_address0(2),
      A3 => FiltCoeff_4_address0(3),
      A4 => FiltCoeff_4_address0(4),
      A5 => FiltCoeff_4_address0(5),
      D => vfltCoeff_q0(12),
      O => q00(12),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_13_13: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_4_address0(0),
      A1 => FiltCoeff_4_address0(1),
      A2 => FiltCoeff_4_address0(2),
      A3 => FiltCoeff_4_address0(3),
      A4 => FiltCoeff_4_address0(4),
      A5 => FiltCoeff_4_address0(5),
      D => vfltCoeff_q0(13),
      O => q00(13),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_14_14: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_4_address0(0),
      A1 => FiltCoeff_4_address0(1),
      A2 => FiltCoeff_4_address0(2),
      A3 => FiltCoeff_4_address0(3),
      A4 => FiltCoeff_4_address0(4),
      A5 => FiltCoeff_4_address0(5),
      D => vfltCoeff_q0(14),
      O => q00(14),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_15_15: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_4_address0(0),
      A1 => FiltCoeff_4_address0(1),
      A2 => FiltCoeff_4_address0(2),
      A3 => FiltCoeff_4_address0(3),
      A4 => FiltCoeff_4_address0(4),
      A5 => FiltCoeff_4_address0(5),
      D => vfltCoeff_q0(15),
      O => q00(15),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_1_1: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_4_address0(0),
      A1 => FiltCoeff_4_address0(1),
      A2 => FiltCoeff_4_address0(2),
      A3 => FiltCoeff_4_address0(3),
      A4 => FiltCoeff_4_address0(4),
      A5 => FiltCoeff_4_address0(5),
      D => vfltCoeff_q0(1),
      O => q00(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_2_2: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_4_address0(0),
      A1 => FiltCoeff_4_address0(1),
      A2 => FiltCoeff_4_address0(2),
      A3 => FiltCoeff_4_address0(3),
      A4 => FiltCoeff_4_address0(4),
      A5 => FiltCoeff_4_address0(5),
      D => vfltCoeff_q0(2),
      O => q00(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_3_3: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_4_address0(0),
      A1 => FiltCoeff_4_address0(1),
      A2 => FiltCoeff_4_address0(2),
      A3 => FiltCoeff_4_address0(3),
      A4 => FiltCoeff_4_address0(4),
      A5 => FiltCoeff_4_address0(5),
      D => vfltCoeff_q0(3),
      O => q00(3),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_4_4: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_4_address0(0),
      A1 => FiltCoeff_4_address0(1),
      A2 => FiltCoeff_4_address0(2),
      A3 => FiltCoeff_4_address0(3),
      A4 => FiltCoeff_4_address0(4),
      A5 => FiltCoeff_4_address0(5),
      D => vfltCoeff_q0(4),
      O => q00(4),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_5_5: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_4_address0(0),
      A1 => FiltCoeff_4_address0(1),
      A2 => FiltCoeff_4_address0(2),
      A3 => FiltCoeff_4_address0(3),
      A4 => FiltCoeff_4_address0(4),
      A5 => FiltCoeff_4_address0(5),
      D => vfltCoeff_q0(5),
      O => q00(5),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_6_6: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_4_address0(0),
      A1 => FiltCoeff_4_address0(1),
      A2 => FiltCoeff_4_address0(2),
      A3 => FiltCoeff_4_address0(3),
      A4 => FiltCoeff_4_address0(4),
      A5 => FiltCoeff_4_address0(5),
      D => vfltCoeff_q0(6),
      O => q00(6),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_7_7: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_4_address0(0),
      A1 => FiltCoeff_4_address0(1),
      A2 => FiltCoeff_4_address0(2),
      A3 => FiltCoeff_4_address0(3),
      A4 => FiltCoeff_4_address0(4),
      A5 => FiltCoeff_4_address0(5),
      D => vfltCoeff_q0(7),
      O => q00(7),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_8_8: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_4_address0(0),
      A1 => FiltCoeff_4_address0(1),
      A2 => FiltCoeff_4_address0(2),
      A3 => FiltCoeff_4_address0(3),
      A4 => FiltCoeff_4_address0(4),
      A5 => FiltCoeff_4_address0(5),
      D => vfltCoeff_q0(8),
      O => q00(8),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_9_9: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_4_address0(0),
      A1 => FiltCoeff_4_address0(1),
      A2 => FiltCoeff_4_address0(2),
      A3 => FiltCoeff_4_address0(3),
      A4 => FiltCoeff_4_address0(4),
      A5 => FiltCoeff_4_address0(5),
      D => vfltCoeff_q0(9),
      O => q00(9),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_87 is
  port (
    q00 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ram_reg_0_63_15_15_0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_enable_reg_pp1_iter4 : in STD_LOGIC;
    ram_reg_0_63_15_15_1 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_clk : in STD_LOGIC;
    vfltCoeff_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_87 : entity is "bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_87;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_87 is
  signal FiltCoeff_3_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_63_0_0 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_63_0_0 : label is "FiltCoeff_3_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_63_0_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_63_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_63_0_0 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_63_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_63_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_63_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_63_10_10 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_10_10 : label is "FiltCoeff_3_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_10_10 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_10_10 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_10_10 : label is 63;
  attribute ram_offset of ram_reg_0_63_10_10 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_10_10 : label is 10;
  attribute ram_slice_end of ram_reg_0_63_10_10 : label is 10;
  attribute RTL_RAM_BITS of ram_reg_0_63_11_11 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_11_11 : label is "FiltCoeff_3_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_11_11 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_11_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_11_11 : label is 63;
  attribute ram_offset of ram_reg_0_63_11_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_11_11 : label is 11;
  attribute ram_slice_end of ram_reg_0_63_11_11 : label is 11;
  attribute RTL_RAM_BITS of ram_reg_0_63_12_12 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_12_12 : label is "FiltCoeff_3_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_12_12 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_12_12 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_12_12 : label is 63;
  attribute ram_offset of ram_reg_0_63_12_12 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_12_12 : label is 12;
  attribute ram_slice_end of ram_reg_0_63_12_12 : label is 12;
  attribute RTL_RAM_BITS of ram_reg_0_63_13_13 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_13_13 : label is "FiltCoeff_3_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_13_13 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_13_13 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_13_13 : label is 63;
  attribute ram_offset of ram_reg_0_63_13_13 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_13_13 : label is 13;
  attribute ram_slice_end of ram_reg_0_63_13_13 : label is 13;
  attribute RTL_RAM_BITS of ram_reg_0_63_14_14 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_14_14 : label is "FiltCoeff_3_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_14_14 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_14_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_14_14 : label is 63;
  attribute ram_offset of ram_reg_0_63_14_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_14_14 : label is 14;
  attribute ram_slice_end of ram_reg_0_63_14_14 : label is 14;
  attribute RTL_RAM_BITS of ram_reg_0_63_15_15 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_15_15 : label is "FiltCoeff_3_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_15_15 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_15_15 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_15_15 : label is 63;
  attribute ram_offset of ram_reg_0_63_15_15 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_15_15 : label is 15;
  attribute ram_slice_end of ram_reg_0_63_15_15 : label is 15;
  attribute RTL_RAM_BITS of ram_reg_0_63_1_1 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_1_1 : label is "FiltCoeff_3_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_1_1 : label is 63;
  attribute ram_offset of ram_reg_0_63_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_63_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_63_2_2 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_2_2 : label is "FiltCoeff_3_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_2_2 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_2_2 : label is 63;
  attribute ram_offset of ram_reg_0_63_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_63_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_3_3 : label is "FiltCoeff_3_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_3_3 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_3_3 : label is 63;
  attribute ram_offset of ram_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_63_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_63_4_4 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_4_4 : label is "FiltCoeff_3_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_4_4 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_4_4 : label is 63;
  attribute ram_offset of ram_reg_0_63_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_63_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_63_5_5 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_5_5 : label is "FiltCoeff_3_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_5_5 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_5_5 : label is 63;
  attribute ram_offset of ram_reg_0_63_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_63_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_63_6_6 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_6_6 : label is "FiltCoeff_3_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_6_6 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_6_6 : label is 63;
  attribute ram_offset of ram_reg_0_63_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_63_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_63_7_7 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_7_7 : label is "FiltCoeff_3_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_7_7 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_7_7 : label is 63;
  attribute ram_offset of ram_reg_0_63_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_63_7_7 : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_63_8_8 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_8_8 : label is "FiltCoeff_3_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_8_8 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_8_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_8_8 : label is 63;
  attribute ram_offset of ram_reg_0_63_8_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_8_8 : label is 8;
  attribute ram_slice_end of ram_reg_0_63_8_8 : label is 8;
  attribute RTL_RAM_BITS of ram_reg_0_63_9_9 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_9_9 : label is "FiltCoeff_3_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_9_9 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_9_9 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_9_9 : label is 63;
  attribute ram_offset of ram_reg_0_63_9_9 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_9_9 : label is 9;
  attribute ram_slice_end of ram_reg_0_63_9_9 : label is 9;
begin
ram_reg_0_63_0_0: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_3_address0(0),
      A1 => FiltCoeff_3_address0(1),
      A2 => FiltCoeff_3_address0(2),
      A3 => FiltCoeff_3_address0(3),
      A4 => FiltCoeff_3_address0(4),
      A5 => FiltCoeff_3_address0(5),
      D => vfltCoeff_q0(0),
      O => q00(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_0_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => Q(2),
      I3 => Q(1),
      O => p_0_in
    );
\ram_reg_0_63_0_0_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_63_15_15_0(0),
      I1 => ap_enable_reg_pp1_iter4,
      I2 => ram_reg_0_63_15_15_1(0),
      O => FiltCoeff_3_address0(0)
    );
\ram_reg_0_63_0_0_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_63_15_15_0(1),
      I1 => ap_enable_reg_pp1_iter4,
      I2 => ram_reg_0_63_15_15_1(1),
      O => FiltCoeff_3_address0(1)
    );
\ram_reg_0_63_0_0_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_63_15_15_0(2),
      I1 => ap_enable_reg_pp1_iter4,
      I2 => ram_reg_0_63_15_15_1(2),
      O => FiltCoeff_3_address0(2)
    );
\ram_reg_0_63_0_0_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_63_15_15_0(3),
      I1 => ap_enable_reg_pp1_iter4,
      I2 => ram_reg_0_63_15_15_1(3),
      O => FiltCoeff_3_address0(3)
    );
\ram_reg_0_63_0_0_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_63_15_15_0(4),
      I1 => ap_enable_reg_pp1_iter4,
      I2 => ram_reg_0_63_15_15_1(4),
      O => FiltCoeff_3_address0(4)
    );
\ram_reg_0_63_0_0_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_63_15_15_0(5),
      I1 => ap_enable_reg_pp1_iter4,
      I2 => ram_reg_0_63_15_15_1(5),
      O => FiltCoeff_3_address0(5)
    );
ram_reg_0_63_10_10: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_3_address0(0),
      A1 => FiltCoeff_3_address0(1),
      A2 => FiltCoeff_3_address0(2),
      A3 => FiltCoeff_3_address0(3),
      A4 => FiltCoeff_3_address0(4),
      A5 => FiltCoeff_3_address0(5),
      D => vfltCoeff_q0(10),
      O => q00(10),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_11_11: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_3_address0(0),
      A1 => FiltCoeff_3_address0(1),
      A2 => FiltCoeff_3_address0(2),
      A3 => FiltCoeff_3_address0(3),
      A4 => FiltCoeff_3_address0(4),
      A5 => FiltCoeff_3_address0(5),
      D => vfltCoeff_q0(11),
      O => q00(11),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_12_12: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_3_address0(0),
      A1 => FiltCoeff_3_address0(1),
      A2 => FiltCoeff_3_address0(2),
      A3 => FiltCoeff_3_address0(3),
      A4 => FiltCoeff_3_address0(4),
      A5 => FiltCoeff_3_address0(5),
      D => vfltCoeff_q0(12),
      O => q00(12),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_13_13: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_3_address0(0),
      A1 => FiltCoeff_3_address0(1),
      A2 => FiltCoeff_3_address0(2),
      A3 => FiltCoeff_3_address0(3),
      A4 => FiltCoeff_3_address0(4),
      A5 => FiltCoeff_3_address0(5),
      D => vfltCoeff_q0(13),
      O => q00(13),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_14_14: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_3_address0(0),
      A1 => FiltCoeff_3_address0(1),
      A2 => FiltCoeff_3_address0(2),
      A3 => FiltCoeff_3_address0(3),
      A4 => FiltCoeff_3_address0(4),
      A5 => FiltCoeff_3_address0(5),
      D => vfltCoeff_q0(14),
      O => q00(14),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_15_15: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_3_address0(0),
      A1 => FiltCoeff_3_address0(1),
      A2 => FiltCoeff_3_address0(2),
      A3 => FiltCoeff_3_address0(3),
      A4 => FiltCoeff_3_address0(4),
      A5 => FiltCoeff_3_address0(5),
      D => vfltCoeff_q0(15),
      O => q00(15),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_1_1: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_3_address0(0),
      A1 => FiltCoeff_3_address0(1),
      A2 => FiltCoeff_3_address0(2),
      A3 => FiltCoeff_3_address0(3),
      A4 => FiltCoeff_3_address0(4),
      A5 => FiltCoeff_3_address0(5),
      D => vfltCoeff_q0(1),
      O => q00(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_2_2: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_3_address0(0),
      A1 => FiltCoeff_3_address0(1),
      A2 => FiltCoeff_3_address0(2),
      A3 => FiltCoeff_3_address0(3),
      A4 => FiltCoeff_3_address0(4),
      A5 => FiltCoeff_3_address0(5),
      D => vfltCoeff_q0(2),
      O => q00(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_3_3: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_3_address0(0),
      A1 => FiltCoeff_3_address0(1),
      A2 => FiltCoeff_3_address0(2),
      A3 => FiltCoeff_3_address0(3),
      A4 => FiltCoeff_3_address0(4),
      A5 => FiltCoeff_3_address0(5),
      D => vfltCoeff_q0(3),
      O => q00(3),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_4_4: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_3_address0(0),
      A1 => FiltCoeff_3_address0(1),
      A2 => FiltCoeff_3_address0(2),
      A3 => FiltCoeff_3_address0(3),
      A4 => FiltCoeff_3_address0(4),
      A5 => FiltCoeff_3_address0(5),
      D => vfltCoeff_q0(4),
      O => q00(4),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_5_5: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_3_address0(0),
      A1 => FiltCoeff_3_address0(1),
      A2 => FiltCoeff_3_address0(2),
      A3 => FiltCoeff_3_address0(3),
      A4 => FiltCoeff_3_address0(4),
      A5 => FiltCoeff_3_address0(5),
      D => vfltCoeff_q0(5),
      O => q00(5),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_6_6: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_3_address0(0),
      A1 => FiltCoeff_3_address0(1),
      A2 => FiltCoeff_3_address0(2),
      A3 => FiltCoeff_3_address0(3),
      A4 => FiltCoeff_3_address0(4),
      A5 => FiltCoeff_3_address0(5),
      D => vfltCoeff_q0(6),
      O => q00(6),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_7_7: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_3_address0(0),
      A1 => FiltCoeff_3_address0(1),
      A2 => FiltCoeff_3_address0(2),
      A3 => FiltCoeff_3_address0(3),
      A4 => FiltCoeff_3_address0(4),
      A5 => FiltCoeff_3_address0(5),
      D => vfltCoeff_q0(7),
      O => q00(7),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_8_8: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_3_address0(0),
      A1 => FiltCoeff_3_address0(1),
      A2 => FiltCoeff_3_address0(2),
      A3 => FiltCoeff_3_address0(3),
      A4 => FiltCoeff_3_address0(4),
      A5 => FiltCoeff_3_address0(5),
      D => vfltCoeff_q0(8),
      O => q00(8),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_9_9: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_3_address0(0),
      A1 => FiltCoeff_3_address0(1),
      A2 => FiltCoeff_3_address0(2),
      A3 => FiltCoeff_3_address0(3),
      A4 => FiltCoeff_3_address0(4),
      A5 => FiltCoeff_3_address0(5),
      D => vfltCoeff_q0(9),
      O => q00(9),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_88 is
  port (
    q00 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ram_reg_0_63_15_15_0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_enable_reg_pp1_iter3 : in STD_LOGIC;
    ram_reg_0_63_15_15_1 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_clk : in STD_LOGIC;
    vfltCoeff_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_88 : entity is "bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_88;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_88 is
  signal FiltCoeff_2_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_63_0_0 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_63_0_0 : label is "FiltCoeff_2_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_63_0_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_63_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_63_0_0 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_63_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_63_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_63_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_63_10_10 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_10_10 : label is "FiltCoeff_2_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_10_10 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_10_10 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_10_10 : label is 63;
  attribute ram_offset of ram_reg_0_63_10_10 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_10_10 : label is 10;
  attribute ram_slice_end of ram_reg_0_63_10_10 : label is 10;
  attribute RTL_RAM_BITS of ram_reg_0_63_11_11 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_11_11 : label is "FiltCoeff_2_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_11_11 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_11_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_11_11 : label is 63;
  attribute ram_offset of ram_reg_0_63_11_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_11_11 : label is 11;
  attribute ram_slice_end of ram_reg_0_63_11_11 : label is 11;
  attribute RTL_RAM_BITS of ram_reg_0_63_12_12 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_12_12 : label is "FiltCoeff_2_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_12_12 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_12_12 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_12_12 : label is 63;
  attribute ram_offset of ram_reg_0_63_12_12 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_12_12 : label is 12;
  attribute ram_slice_end of ram_reg_0_63_12_12 : label is 12;
  attribute RTL_RAM_BITS of ram_reg_0_63_13_13 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_13_13 : label is "FiltCoeff_2_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_13_13 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_13_13 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_13_13 : label is 63;
  attribute ram_offset of ram_reg_0_63_13_13 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_13_13 : label is 13;
  attribute ram_slice_end of ram_reg_0_63_13_13 : label is 13;
  attribute RTL_RAM_BITS of ram_reg_0_63_14_14 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_14_14 : label is "FiltCoeff_2_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_14_14 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_14_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_14_14 : label is 63;
  attribute ram_offset of ram_reg_0_63_14_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_14_14 : label is 14;
  attribute ram_slice_end of ram_reg_0_63_14_14 : label is 14;
  attribute RTL_RAM_BITS of ram_reg_0_63_15_15 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_15_15 : label is "FiltCoeff_2_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_15_15 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_15_15 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_15_15 : label is 63;
  attribute ram_offset of ram_reg_0_63_15_15 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_15_15 : label is 15;
  attribute ram_slice_end of ram_reg_0_63_15_15 : label is 15;
  attribute RTL_RAM_BITS of ram_reg_0_63_1_1 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_1_1 : label is "FiltCoeff_2_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_1_1 : label is 63;
  attribute ram_offset of ram_reg_0_63_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_63_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_63_2_2 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_2_2 : label is "FiltCoeff_2_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_2_2 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_2_2 : label is 63;
  attribute ram_offset of ram_reg_0_63_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_63_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_3_3 : label is "FiltCoeff_2_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_3_3 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_3_3 : label is 63;
  attribute ram_offset of ram_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_63_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_63_4_4 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_4_4 : label is "FiltCoeff_2_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_4_4 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_4_4 : label is 63;
  attribute ram_offset of ram_reg_0_63_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_63_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_63_5_5 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_5_5 : label is "FiltCoeff_2_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_5_5 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_5_5 : label is 63;
  attribute ram_offset of ram_reg_0_63_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_63_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_63_6_6 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_6_6 : label is "FiltCoeff_2_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_6_6 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_6_6 : label is 63;
  attribute ram_offset of ram_reg_0_63_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_63_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_63_7_7 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_7_7 : label is "FiltCoeff_2_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_7_7 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_7_7 : label is 63;
  attribute ram_offset of ram_reg_0_63_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_63_7_7 : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_63_8_8 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_8_8 : label is "FiltCoeff_2_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_8_8 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_8_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_8_8 : label is 63;
  attribute ram_offset of ram_reg_0_63_8_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_8_8 : label is 8;
  attribute ram_slice_end of ram_reg_0_63_8_8 : label is 8;
  attribute RTL_RAM_BITS of ram_reg_0_63_9_9 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_9_9 : label is "FiltCoeff_2_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_9_9 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_9_9 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_9_9 : label is 63;
  attribute ram_offset of ram_reg_0_63_9_9 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_9_9 : label is 9;
  attribute ram_slice_end of ram_reg_0_63_9_9 : label is 9;
begin
ram_reg_0_63_0_0: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_2_address0(0),
      A1 => FiltCoeff_2_address0(1),
      A2 => FiltCoeff_2_address0(2),
      A3 => FiltCoeff_2_address0(3),
      A4 => FiltCoeff_2_address0(4),
      A5 => FiltCoeff_2_address0(5),
      D => vfltCoeff_q0(0),
      O => q00(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_63_0_0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => Q(0),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => Q(2),
      I3 => Q(1),
      O => p_0_in
    );
\ram_reg_0_63_0_0_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_63_15_15_0(0),
      I1 => ap_enable_reg_pp1_iter3,
      I2 => ram_reg_0_63_15_15_1(0),
      O => FiltCoeff_2_address0(0)
    );
\ram_reg_0_63_0_0_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_63_15_15_0(1),
      I1 => ap_enable_reg_pp1_iter3,
      I2 => ram_reg_0_63_15_15_1(1),
      O => FiltCoeff_2_address0(1)
    );
\ram_reg_0_63_0_0_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_63_15_15_0(2),
      I1 => ap_enable_reg_pp1_iter3,
      I2 => ram_reg_0_63_15_15_1(2),
      O => FiltCoeff_2_address0(2)
    );
\ram_reg_0_63_0_0_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_63_15_15_0(3),
      I1 => ap_enable_reg_pp1_iter3,
      I2 => ram_reg_0_63_15_15_1(3),
      O => FiltCoeff_2_address0(3)
    );
\ram_reg_0_63_0_0_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_63_15_15_0(4),
      I1 => ap_enable_reg_pp1_iter3,
      I2 => ram_reg_0_63_15_15_1(4),
      O => FiltCoeff_2_address0(4)
    );
\ram_reg_0_63_0_0_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_63_15_15_0(5),
      I1 => ap_enable_reg_pp1_iter3,
      I2 => ram_reg_0_63_15_15_1(5),
      O => FiltCoeff_2_address0(5)
    );
ram_reg_0_63_10_10: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_2_address0(0),
      A1 => FiltCoeff_2_address0(1),
      A2 => FiltCoeff_2_address0(2),
      A3 => FiltCoeff_2_address0(3),
      A4 => FiltCoeff_2_address0(4),
      A5 => FiltCoeff_2_address0(5),
      D => vfltCoeff_q0(10),
      O => q00(10),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_11_11: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_2_address0(0),
      A1 => FiltCoeff_2_address0(1),
      A2 => FiltCoeff_2_address0(2),
      A3 => FiltCoeff_2_address0(3),
      A4 => FiltCoeff_2_address0(4),
      A5 => FiltCoeff_2_address0(5),
      D => vfltCoeff_q0(11),
      O => q00(11),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_12_12: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_2_address0(0),
      A1 => FiltCoeff_2_address0(1),
      A2 => FiltCoeff_2_address0(2),
      A3 => FiltCoeff_2_address0(3),
      A4 => FiltCoeff_2_address0(4),
      A5 => FiltCoeff_2_address0(5),
      D => vfltCoeff_q0(12),
      O => q00(12),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_13_13: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_2_address0(0),
      A1 => FiltCoeff_2_address0(1),
      A2 => FiltCoeff_2_address0(2),
      A3 => FiltCoeff_2_address0(3),
      A4 => FiltCoeff_2_address0(4),
      A5 => FiltCoeff_2_address0(5),
      D => vfltCoeff_q0(13),
      O => q00(13),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_14_14: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_2_address0(0),
      A1 => FiltCoeff_2_address0(1),
      A2 => FiltCoeff_2_address0(2),
      A3 => FiltCoeff_2_address0(3),
      A4 => FiltCoeff_2_address0(4),
      A5 => FiltCoeff_2_address0(5),
      D => vfltCoeff_q0(14),
      O => q00(14),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_15_15: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_2_address0(0),
      A1 => FiltCoeff_2_address0(1),
      A2 => FiltCoeff_2_address0(2),
      A3 => FiltCoeff_2_address0(3),
      A4 => FiltCoeff_2_address0(4),
      A5 => FiltCoeff_2_address0(5),
      D => vfltCoeff_q0(15),
      O => q00(15),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_1_1: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_2_address0(0),
      A1 => FiltCoeff_2_address0(1),
      A2 => FiltCoeff_2_address0(2),
      A3 => FiltCoeff_2_address0(3),
      A4 => FiltCoeff_2_address0(4),
      A5 => FiltCoeff_2_address0(5),
      D => vfltCoeff_q0(1),
      O => q00(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_2_2: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_2_address0(0),
      A1 => FiltCoeff_2_address0(1),
      A2 => FiltCoeff_2_address0(2),
      A3 => FiltCoeff_2_address0(3),
      A4 => FiltCoeff_2_address0(4),
      A5 => FiltCoeff_2_address0(5),
      D => vfltCoeff_q0(2),
      O => q00(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_3_3: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_2_address0(0),
      A1 => FiltCoeff_2_address0(1),
      A2 => FiltCoeff_2_address0(2),
      A3 => FiltCoeff_2_address0(3),
      A4 => FiltCoeff_2_address0(4),
      A5 => FiltCoeff_2_address0(5),
      D => vfltCoeff_q0(3),
      O => q00(3),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_4_4: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_2_address0(0),
      A1 => FiltCoeff_2_address0(1),
      A2 => FiltCoeff_2_address0(2),
      A3 => FiltCoeff_2_address0(3),
      A4 => FiltCoeff_2_address0(4),
      A5 => FiltCoeff_2_address0(5),
      D => vfltCoeff_q0(4),
      O => q00(4),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_5_5: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_2_address0(0),
      A1 => FiltCoeff_2_address0(1),
      A2 => FiltCoeff_2_address0(2),
      A3 => FiltCoeff_2_address0(3),
      A4 => FiltCoeff_2_address0(4),
      A5 => FiltCoeff_2_address0(5),
      D => vfltCoeff_q0(5),
      O => q00(5),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_6_6: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_2_address0(0),
      A1 => FiltCoeff_2_address0(1),
      A2 => FiltCoeff_2_address0(2),
      A3 => FiltCoeff_2_address0(3),
      A4 => FiltCoeff_2_address0(4),
      A5 => FiltCoeff_2_address0(5),
      D => vfltCoeff_q0(6),
      O => q00(6),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_7_7: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_2_address0(0),
      A1 => FiltCoeff_2_address0(1),
      A2 => FiltCoeff_2_address0(2),
      A3 => FiltCoeff_2_address0(3),
      A4 => FiltCoeff_2_address0(4),
      A5 => FiltCoeff_2_address0(5),
      D => vfltCoeff_q0(7),
      O => q00(7),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_8_8: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_2_address0(0),
      A1 => FiltCoeff_2_address0(1),
      A2 => FiltCoeff_2_address0(2),
      A3 => FiltCoeff_2_address0(3),
      A4 => FiltCoeff_2_address0(4),
      A5 => FiltCoeff_2_address0(5),
      D => vfltCoeff_q0(8),
      O => q00(8),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_9_9: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_2_address0(0),
      A1 => FiltCoeff_2_address0(1),
      A2 => FiltCoeff_2_address0(2),
      A3 => FiltCoeff_2_address0(3),
      A4 => FiltCoeff_2_address0(4),
      A5 => FiltCoeff_2_address0(5),
      D => vfltCoeff_q0(9),
      O => q00(9),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_89 is
  port (
    q00 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ram_reg_0_63_15_15_0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_enable_reg_pp1_iter2 : in STD_LOGIC;
    ram_reg_0_63_15_15_1 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_clk : in STD_LOGIC;
    vfltCoeff_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_89 : entity is "bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_89;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_89 is
  signal FiltCoeff_1_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_63_0_0 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_63_0_0 : label is "FiltCoeff_1_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_63_0_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_63_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_63_0_0 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_63_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_63_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_63_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_63_10_10 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_10_10 : label is "FiltCoeff_1_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_10_10 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_10_10 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_10_10 : label is 63;
  attribute ram_offset of ram_reg_0_63_10_10 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_10_10 : label is 10;
  attribute ram_slice_end of ram_reg_0_63_10_10 : label is 10;
  attribute RTL_RAM_BITS of ram_reg_0_63_11_11 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_11_11 : label is "FiltCoeff_1_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_11_11 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_11_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_11_11 : label is 63;
  attribute ram_offset of ram_reg_0_63_11_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_11_11 : label is 11;
  attribute ram_slice_end of ram_reg_0_63_11_11 : label is 11;
  attribute RTL_RAM_BITS of ram_reg_0_63_12_12 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_12_12 : label is "FiltCoeff_1_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_12_12 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_12_12 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_12_12 : label is 63;
  attribute ram_offset of ram_reg_0_63_12_12 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_12_12 : label is 12;
  attribute ram_slice_end of ram_reg_0_63_12_12 : label is 12;
  attribute RTL_RAM_BITS of ram_reg_0_63_13_13 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_13_13 : label is "FiltCoeff_1_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_13_13 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_13_13 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_13_13 : label is 63;
  attribute ram_offset of ram_reg_0_63_13_13 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_13_13 : label is 13;
  attribute ram_slice_end of ram_reg_0_63_13_13 : label is 13;
  attribute RTL_RAM_BITS of ram_reg_0_63_14_14 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_14_14 : label is "FiltCoeff_1_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_14_14 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_14_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_14_14 : label is 63;
  attribute ram_offset of ram_reg_0_63_14_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_14_14 : label is 14;
  attribute ram_slice_end of ram_reg_0_63_14_14 : label is 14;
  attribute RTL_RAM_BITS of ram_reg_0_63_15_15 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_15_15 : label is "FiltCoeff_1_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_15_15 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_15_15 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_15_15 : label is 63;
  attribute ram_offset of ram_reg_0_63_15_15 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_15_15 : label is 15;
  attribute ram_slice_end of ram_reg_0_63_15_15 : label is 15;
  attribute RTL_RAM_BITS of ram_reg_0_63_1_1 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_1_1 : label is "FiltCoeff_1_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_1_1 : label is 63;
  attribute ram_offset of ram_reg_0_63_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_63_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_63_2_2 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_2_2 : label is "FiltCoeff_1_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_2_2 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_2_2 : label is 63;
  attribute ram_offset of ram_reg_0_63_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_63_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_3_3 : label is "FiltCoeff_1_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_3_3 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_3_3 : label is 63;
  attribute ram_offset of ram_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_63_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_63_4_4 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_4_4 : label is "FiltCoeff_1_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_4_4 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_4_4 : label is 63;
  attribute ram_offset of ram_reg_0_63_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_63_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_63_5_5 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_5_5 : label is "FiltCoeff_1_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_5_5 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_5_5 : label is 63;
  attribute ram_offset of ram_reg_0_63_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_63_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_63_6_6 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_6_6 : label is "FiltCoeff_1_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_6_6 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_6_6 : label is 63;
  attribute ram_offset of ram_reg_0_63_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_63_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_63_7_7 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_7_7 : label is "FiltCoeff_1_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_7_7 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_7_7 : label is 63;
  attribute ram_offset of ram_reg_0_63_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_63_7_7 : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_63_8_8 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_8_8 : label is "FiltCoeff_1_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_8_8 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_8_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_8_8 : label is 63;
  attribute ram_offset of ram_reg_0_63_8_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_8_8 : label is 8;
  attribute ram_slice_end of ram_reg_0_63_8_8 : label is 8;
  attribute RTL_RAM_BITS of ram_reg_0_63_9_9 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_9_9 : label is "FiltCoeff_1_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_9_9 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_9_9 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_9_9 : label is 63;
  attribute ram_offset of ram_reg_0_63_9_9 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_9_9 : label is 9;
  attribute ram_slice_end of ram_reg_0_63_9_9 : label is 9;
begin
ram_reg_0_63_0_0: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_1_address0(0),
      A1 => FiltCoeff_1_address0(1),
      A2 => FiltCoeff_1_address0(2),
      A3 => FiltCoeff_1_address0(3),
      A4 => FiltCoeff_1_address0(4),
      A5 => FiltCoeff_1_address0(5),
      D => vfltCoeff_q0(0),
      O => q00(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_0_63_0_0_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => Q(2),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => Q(0),
      I3 => Q(1),
      O => p_0_in
    );
\ram_reg_0_63_0_0_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_63_15_15_0(0),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_0_63_15_15_1(0),
      O => FiltCoeff_1_address0(0)
    );
\ram_reg_0_63_0_0_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_63_15_15_0(1),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_0_63_15_15_1(1),
      O => FiltCoeff_1_address0(1)
    );
\ram_reg_0_63_0_0_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_63_15_15_0(2),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_0_63_15_15_1(2),
      O => FiltCoeff_1_address0(2)
    );
\ram_reg_0_63_0_0_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_63_15_15_0(3),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_0_63_15_15_1(3),
      O => FiltCoeff_1_address0(3)
    );
\ram_reg_0_63_0_0_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_63_15_15_0(4),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_0_63_15_15_1(4),
      O => FiltCoeff_1_address0(4)
    );
\ram_reg_0_63_0_0_i_7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_0_63_15_15_0(5),
      I1 => ap_enable_reg_pp1_iter2,
      I2 => ram_reg_0_63_15_15_1(5),
      O => FiltCoeff_1_address0(5)
    );
ram_reg_0_63_10_10: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_1_address0(0),
      A1 => FiltCoeff_1_address0(1),
      A2 => FiltCoeff_1_address0(2),
      A3 => FiltCoeff_1_address0(3),
      A4 => FiltCoeff_1_address0(4),
      A5 => FiltCoeff_1_address0(5),
      D => vfltCoeff_q0(10),
      O => q00(10),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_11_11: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_1_address0(0),
      A1 => FiltCoeff_1_address0(1),
      A2 => FiltCoeff_1_address0(2),
      A3 => FiltCoeff_1_address0(3),
      A4 => FiltCoeff_1_address0(4),
      A5 => FiltCoeff_1_address0(5),
      D => vfltCoeff_q0(11),
      O => q00(11),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_12_12: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_1_address0(0),
      A1 => FiltCoeff_1_address0(1),
      A2 => FiltCoeff_1_address0(2),
      A3 => FiltCoeff_1_address0(3),
      A4 => FiltCoeff_1_address0(4),
      A5 => FiltCoeff_1_address0(5),
      D => vfltCoeff_q0(12),
      O => q00(12),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_13_13: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_1_address0(0),
      A1 => FiltCoeff_1_address0(1),
      A2 => FiltCoeff_1_address0(2),
      A3 => FiltCoeff_1_address0(3),
      A4 => FiltCoeff_1_address0(4),
      A5 => FiltCoeff_1_address0(5),
      D => vfltCoeff_q0(13),
      O => q00(13),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_14_14: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_1_address0(0),
      A1 => FiltCoeff_1_address0(1),
      A2 => FiltCoeff_1_address0(2),
      A3 => FiltCoeff_1_address0(3),
      A4 => FiltCoeff_1_address0(4),
      A5 => FiltCoeff_1_address0(5),
      D => vfltCoeff_q0(14),
      O => q00(14),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_15_15: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_1_address0(0),
      A1 => FiltCoeff_1_address0(1),
      A2 => FiltCoeff_1_address0(2),
      A3 => FiltCoeff_1_address0(3),
      A4 => FiltCoeff_1_address0(4),
      A5 => FiltCoeff_1_address0(5),
      D => vfltCoeff_q0(15),
      O => q00(15),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_1_1: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_1_address0(0),
      A1 => FiltCoeff_1_address0(1),
      A2 => FiltCoeff_1_address0(2),
      A3 => FiltCoeff_1_address0(3),
      A4 => FiltCoeff_1_address0(4),
      A5 => FiltCoeff_1_address0(5),
      D => vfltCoeff_q0(1),
      O => q00(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_2_2: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_1_address0(0),
      A1 => FiltCoeff_1_address0(1),
      A2 => FiltCoeff_1_address0(2),
      A3 => FiltCoeff_1_address0(3),
      A4 => FiltCoeff_1_address0(4),
      A5 => FiltCoeff_1_address0(5),
      D => vfltCoeff_q0(2),
      O => q00(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_3_3: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_1_address0(0),
      A1 => FiltCoeff_1_address0(1),
      A2 => FiltCoeff_1_address0(2),
      A3 => FiltCoeff_1_address0(3),
      A4 => FiltCoeff_1_address0(4),
      A5 => FiltCoeff_1_address0(5),
      D => vfltCoeff_q0(3),
      O => q00(3),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_4_4: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_1_address0(0),
      A1 => FiltCoeff_1_address0(1),
      A2 => FiltCoeff_1_address0(2),
      A3 => FiltCoeff_1_address0(3),
      A4 => FiltCoeff_1_address0(4),
      A5 => FiltCoeff_1_address0(5),
      D => vfltCoeff_q0(4),
      O => q00(4),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_5_5: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_1_address0(0),
      A1 => FiltCoeff_1_address0(1),
      A2 => FiltCoeff_1_address0(2),
      A3 => FiltCoeff_1_address0(3),
      A4 => FiltCoeff_1_address0(4),
      A5 => FiltCoeff_1_address0(5),
      D => vfltCoeff_q0(5),
      O => q00(5),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_6_6: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_1_address0(0),
      A1 => FiltCoeff_1_address0(1),
      A2 => FiltCoeff_1_address0(2),
      A3 => FiltCoeff_1_address0(3),
      A4 => FiltCoeff_1_address0(4),
      A5 => FiltCoeff_1_address0(5),
      D => vfltCoeff_q0(6),
      O => q00(6),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_7_7: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_1_address0(0),
      A1 => FiltCoeff_1_address0(1),
      A2 => FiltCoeff_1_address0(2),
      A3 => FiltCoeff_1_address0(3),
      A4 => FiltCoeff_1_address0(4),
      A5 => FiltCoeff_1_address0(5),
      D => vfltCoeff_q0(7),
      O => q00(7),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_8_8: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_1_address0(0),
      A1 => FiltCoeff_1_address0(1),
      A2 => FiltCoeff_1_address0(2),
      A3 => FiltCoeff_1_address0(3),
      A4 => FiltCoeff_1_address0(4),
      A5 => FiltCoeff_1_address0(5),
      D => vfltCoeff_q0(8),
      O => q00(8),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_9_9: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_1_address0(0),
      A1 => FiltCoeff_1_address0(1),
      A2 => FiltCoeff_1_address0(2),
      A3 => FiltCoeff_1_address0(3),
      A4 => FiltCoeff_1_address0(4),
      A5 => FiltCoeff_1_address0(5),
      D => vfltCoeff_q0(9),
      O => q00(9),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_90 is
  port (
    q00 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ram_reg_0_63_15_15_0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_0_63_15_15_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_63_15_15_2 : in STD_LOGIC;
    ram_reg_0_63_15_15_3 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_clk : in STD_LOGIC;
    vfltCoeff_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_90 : entity is "bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_90;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_90 is
  signal FiltCoeff_0_address0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_0_in : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_63_0_0 : label is 1024;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_63_0_0 : label is "FiltCoeff_0_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_63_0_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_63_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_63_0_0 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_63_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_63_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_63_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_63_10_10 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_10_10 : label is "FiltCoeff_0_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_10_10 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_10_10 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_10_10 : label is 63;
  attribute ram_offset of ram_reg_0_63_10_10 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_10_10 : label is 10;
  attribute ram_slice_end of ram_reg_0_63_10_10 : label is 10;
  attribute RTL_RAM_BITS of ram_reg_0_63_11_11 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_11_11 : label is "FiltCoeff_0_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_11_11 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_11_11 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_11_11 : label is 63;
  attribute ram_offset of ram_reg_0_63_11_11 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_11_11 : label is 11;
  attribute ram_slice_end of ram_reg_0_63_11_11 : label is 11;
  attribute RTL_RAM_BITS of ram_reg_0_63_12_12 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_12_12 : label is "FiltCoeff_0_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_12_12 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_12_12 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_12_12 : label is 63;
  attribute ram_offset of ram_reg_0_63_12_12 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_12_12 : label is 12;
  attribute ram_slice_end of ram_reg_0_63_12_12 : label is 12;
  attribute RTL_RAM_BITS of ram_reg_0_63_13_13 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_13_13 : label is "FiltCoeff_0_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_13_13 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_13_13 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_13_13 : label is 63;
  attribute ram_offset of ram_reg_0_63_13_13 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_13_13 : label is 13;
  attribute ram_slice_end of ram_reg_0_63_13_13 : label is 13;
  attribute RTL_RAM_BITS of ram_reg_0_63_14_14 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_14_14 : label is "FiltCoeff_0_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_14_14 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_14_14 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_14_14 : label is 63;
  attribute ram_offset of ram_reg_0_63_14_14 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_14_14 : label is 14;
  attribute ram_slice_end of ram_reg_0_63_14_14 : label is 14;
  attribute RTL_RAM_BITS of ram_reg_0_63_15_15 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_15_15 : label is "FiltCoeff_0_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_15_15 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_15_15 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_15_15 : label is 63;
  attribute ram_offset of ram_reg_0_63_15_15 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_15_15 : label is 15;
  attribute ram_slice_end of ram_reg_0_63_15_15 : label is 15;
  attribute RTL_RAM_BITS of ram_reg_0_63_1_1 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_1_1 : label is "FiltCoeff_0_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_1_1 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_1_1 : label is 63;
  attribute ram_offset of ram_reg_0_63_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_63_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_63_2_2 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_2_2 : label is "FiltCoeff_0_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_2_2 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_2_2 : label is 63;
  attribute ram_offset of ram_reg_0_63_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_63_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_63_3_3 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_3_3 : label is "FiltCoeff_0_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_3_3 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_3_3 : label is 63;
  attribute ram_offset of ram_reg_0_63_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_63_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_63_4_4 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_4_4 : label is "FiltCoeff_0_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_4_4 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_4_4 : label is 63;
  attribute ram_offset of ram_reg_0_63_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_63_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_63_5_5 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_5_5 : label is "FiltCoeff_0_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_5_5 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_5_5 : label is 63;
  attribute ram_offset of ram_reg_0_63_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_63_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_63_6_6 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_6_6 : label is "FiltCoeff_0_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_6_6 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_6_6 : label is 63;
  attribute ram_offset of ram_reg_0_63_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_63_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_63_7_7 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_7_7 : label is "FiltCoeff_0_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_7_7 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_7_7 : label is 63;
  attribute ram_offset of ram_reg_0_63_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_63_7_7 : label is 7;
  attribute RTL_RAM_BITS of ram_reg_0_63_8_8 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_8_8 : label is "FiltCoeff_0_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_8_8 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_8_8 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_8_8 : label is 63;
  attribute ram_offset of ram_reg_0_63_8_8 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_8_8 : label is 8;
  attribute ram_slice_end of ram_reg_0_63_8_8 : label is 8;
  attribute RTL_RAM_BITS of ram_reg_0_63_9_9 : label is 1024;
  attribute RTL_RAM_NAME of ram_reg_0_63_9_9 : label is "FiltCoeff_0_U/bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_0_63_9_9 : label is "RAM_SP";
  attribute ram_addr_begin of ram_reg_0_63_9_9 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_9_9 : label is 63;
  attribute ram_offset of ram_reg_0_63_9_9 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_9_9 : label is 9;
  attribute ram_slice_end of ram_reg_0_63_9_9 : label is 9;
begin
ram_reg_0_63_0_0: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_0_address0(0),
      A1 => FiltCoeff_0_address0(1),
      A2 => FiltCoeff_0_address0(2),
      A3 => FiltCoeff_0_address0(3),
      A4 => FiltCoeff_0_address0(4),
      A5 => FiltCoeff_0_address0(5),
      D => vfltCoeff_q0(0),
      O => q00(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_0_0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => ap_enable_reg_pp0_iter2,
      O => p_0_in
    );
ram_reg_0_63_0_0_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => ram_reg_0_63_15_15_0(0),
      I1 => ram_reg_0_63_15_15_1(0),
      I2 => ram_reg_0_63_15_15_2,
      I3 => ram_reg_0_63_15_15_3(0),
      O => FiltCoeff_0_address0(0)
    );
ram_reg_0_63_0_0_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => ram_reg_0_63_15_15_0(1),
      I1 => ram_reg_0_63_15_15_1(0),
      I2 => ram_reg_0_63_15_15_2,
      I3 => ram_reg_0_63_15_15_3(1),
      O => FiltCoeff_0_address0(1)
    );
ram_reg_0_63_0_0_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => ram_reg_0_63_15_15_0(2),
      I1 => ram_reg_0_63_15_15_1(0),
      I2 => ram_reg_0_63_15_15_2,
      I3 => ram_reg_0_63_15_15_3(2),
      O => FiltCoeff_0_address0(2)
    );
ram_reg_0_63_0_0_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => ram_reg_0_63_15_15_0(3),
      I1 => ram_reg_0_63_15_15_1(0),
      I2 => ram_reg_0_63_15_15_2,
      I3 => ram_reg_0_63_15_15_3(3),
      O => FiltCoeff_0_address0(3)
    );
ram_reg_0_63_0_0_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => ram_reg_0_63_15_15_0(4),
      I1 => ram_reg_0_63_15_15_1(0),
      I2 => ram_reg_0_63_15_15_2,
      I3 => ram_reg_0_63_15_15_3(4),
      O => FiltCoeff_0_address0(4)
    );
ram_reg_0_63_0_0_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => ram_reg_0_63_15_15_0(5),
      I1 => ram_reg_0_63_15_15_1(0),
      I2 => ram_reg_0_63_15_15_2,
      I3 => ram_reg_0_63_15_15_3(5),
      O => FiltCoeff_0_address0(5)
    );
ram_reg_0_63_10_10: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_0_address0(0),
      A1 => FiltCoeff_0_address0(1),
      A2 => FiltCoeff_0_address0(2),
      A3 => FiltCoeff_0_address0(3),
      A4 => FiltCoeff_0_address0(4),
      A5 => FiltCoeff_0_address0(5),
      D => vfltCoeff_q0(10),
      O => q00(10),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_11_11: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_0_address0(0),
      A1 => FiltCoeff_0_address0(1),
      A2 => FiltCoeff_0_address0(2),
      A3 => FiltCoeff_0_address0(3),
      A4 => FiltCoeff_0_address0(4),
      A5 => FiltCoeff_0_address0(5),
      D => vfltCoeff_q0(11),
      O => q00(11),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_12_12: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_0_address0(0),
      A1 => FiltCoeff_0_address0(1),
      A2 => FiltCoeff_0_address0(2),
      A3 => FiltCoeff_0_address0(3),
      A4 => FiltCoeff_0_address0(4),
      A5 => FiltCoeff_0_address0(5),
      D => vfltCoeff_q0(12),
      O => q00(12),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_13_13: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_0_address0(0),
      A1 => FiltCoeff_0_address0(1),
      A2 => FiltCoeff_0_address0(2),
      A3 => FiltCoeff_0_address0(3),
      A4 => FiltCoeff_0_address0(4),
      A5 => FiltCoeff_0_address0(5),
      D => vfltCoeff_q0(13),
      O => q00(13),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_14_14: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_0_address0(0),
      A1 => FiltCoeff_0_address0(1),
      A2 => FiltCoeff_0_address0(2),
      A3 => FiltCoeff_0_address0(3),
      A4 => FiltCoeff_0_address0(4),
      A5 => FiltCoeff_0_address0(5),
      D => vfltCoeff_q0(14),
      O => q00(14),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_15_15: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_0_address0(0),
      A1 => FiltCoeff_0_address0(1),
      A2 => FiltCoeff_0_address0(2),
      A3 => FiltCoeff_0_address0(3),
      A4 => FiltCoeff_0_address0(4),
      A5 => FiltCoeff_0_address0(5),
      D => vfltCoeff_q0(15),
      O => q00(15),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_1_1: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_0_address0(0),
      A1 => FiltCoeff_0_address0(1),
      A2 => FiltCoeff_0_address0(2),
      A3 => FiltCoeff_0_address0(3),
      A4 => FiltCoeff_0_address0(4),
      A5 => FiltCoeff_0_address0(5),
      D => vfltCoeff_q0(1),
      O => q00(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_2_2: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_0_address0(0),
      A1 => FiltCoeff_0_address0(1),
      A2 => FiltCoeff_0_address0(2),
      A3 => FiltCoeff_0_address0(3),
      A4 => FiltCoeff_0_address0(4),
      A5 => FiltCoeff_0_address0(5),
      D => vfltCoeff_q0(2),
      O => q00(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_3_3: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_0_address0(0),
      A1 => FiltCoeff_0_address0(1),
      A2 => FiltCoeff_0_address0(2),
      A3 => FiltCoeff_0_address0(3),
      A4 => FiltCoeff_0_address0(4),
      A5 => FiltCoeff_0_address0(5),
      D => vfltCoeff_q0(3),
      O => q00(3),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_4_4: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_0_address0(0),
      A1 => FiltCoeff_0_address0(1),
      A2 => FiltCoeff_0_address0(2),
      A3 => FiltCoeff_0_address0(3),
      A4 => FiltCoeff_0_address0(4),
      A5 => FiltCoeff_0_address0(5),
      D => vfltCoeff_q0(4),
      O => q00(4),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_5_5: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_0_address0(0),
      A1 => FiltCoeff_0_address0(1),
      A2 => FiltCoeff_0_address0(2),
      A3 => FiltCoeff_0_address0(3),
      A4 => FiltCoeff_0_address0(4),
      A5 => FiltCoeff_0_address0(5),
      D => vfltCoeff_q0(5),
      O => q00(5),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_6_6: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_0_address0(0),
      A1 => FiltCoeff_0_address0(1),
      A2 => FiltCoeff_0_address0(2),
      A3 => FiltCoeff_0_address0(3),
      A4 => FiltCoeff_0_address0(4),
      A5 => FiltCoeff_0_address0(5),
      D => vfltCoeff_q0(6),
      O => q00(6),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_7_7: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_0_address0(0),
      A1 => FiltCoeff_0_address0(1),
      A2 => FiltCoeff_0_address0(2),
      A3 => FiltCoeff_0_address0(3),
      A4 => FiltCoeff_0_address0(4),
      A5 => FiltCoeff_0_address0(5),
      D => vfltCoeff_q0(7),
      O => q00(7),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_8_8: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_0_address0(0),
      A1 => FiltCoeff_0_address0(1),
      A2 => FiltCoeff_0_address0(2),
      A3 => FiltCoeff_0_address0(3),
      A4 => FiltCoeff_0_address0(4),
      A5 => FiltCoeff_0_address0(5),
      D => vfltCoeff_q0(8),
      O => q00(8),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_63_9_9: unisim.vcomponents.RAM64X1S
     port map (
      A0 => FiltCoeff_0_address0(0),
      A1 => FiltCoeff_0_address0(1),
      A2 => FiltCoeff_0_address0(2),
      A3 => FiltCoeff_0_address0(3),
      A4 => FiltCoeff_0_address0(4),
      A5 => FiltCoeff_0_address0(5),
      D => vfltCoeff_q0(9),
      O => q00(9),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram is
  port (
    \brmerge_i_reg_3176_reg[0]_rep__1\ : out STD_LOGIC;
    internal_empty_n_reg : out STD_LOGIC;
    ce1 : out STD_LOGIC;
    ce0 : out STD_LOGIC;
    we0 : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \brmerge_i_reg_3176_reg[0]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \brmerge_i_reg_3176_reg[0]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \brmerge_i_reg_3176_reg[0]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \brmerge_i_reg_3176_reg[0]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \brmerge_i_reg_3176_reg[0]_3\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \x_reg_619_reg[10]\ : out STD_LOGIC;
    ram_reg_bram_2_0 : in STD_LOGIC;
    ram_reg_bram_2_1 : in STD_LOGIC;
    ram_reg_bram_1_0 : in STD_LOGIC;
    SrcYUV422_empty_n : in STD_LOGIC;
    OutYUV_full_n : in STD_LOGIC;
    ram_reg_bram_1_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp1_iter0 : in STD_LOGIC;
    p_27_in : in STD_LOGIC;
    ap_enable_reg_pp1_iter2 : in STD_LOGIC;
    ram_reg_bram_2_2 : in STD_LOGIC;
    OutputWriteEn_reg_3163 : in STD_LOGIC;
    ram_reg_bram_1_2 : in STD_LOGIC;
    ram_reg_bram_2_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC;
    ram_reg_bram_2_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_2_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_2_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_8 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_2_7 : in STD_LOGIC;
    DSP_A_B_DATA_INST : in STD_LOGIC;
    brmerge_i_reg_3176 : in STD_LOGIC;
    ram_reg_bram_2_8 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_bram_0_9 : in STD_LOGIC;
    ram_reg_bram_0_10 : in STD_LOGIC;
    ram_reg_bram_2_9 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_1_3 : in STD_LOGIC;
    ram_reg_bram_1_4 : in STD_LOGIC;
    ram_reg_bram_1_5 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram : entity is "bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram is
  signal LineBuf_val_V_5_d0 : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal ap_phi_reg_pp1_iter2_PixArray_val_V_0_0_0_i_reg_735 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp1_iter2_PixArray_val_V_0_1_0_i_reg_726 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp1_iter2_PixArray_val_V_0_2_0_i_reg_717 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp1_iter2_PixArray_val_V_0_3_0_i_reg_708 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp1_iter2_PixArray_val_V_0_4_0_i_reg_699 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp1_iter2_PixArray_val_V_0_5_0_i_reg_690 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^brmerge_i_reg_3176_reg[0]_rep__1\ : STD_LOGIC;
  signal \^ce0\ : STD_LOGIC;
  signal \^ce1\ : STD_LOGIC;
  signal \^internal_empty_n_reg\ : STD_LOGIC;
  signal ram_reg_bram_0_n_139 : STD_LOGIC;
  signal ram_reg_bram_0_n_140 : STD_LOGIC;
  signal ram_reg_bram_0_n_141 : STD_LOGIC;
  signal ram_reg_bram_0_n_142 : STD_LOGIC;
  signal ram_reg_bram_0_n_3 : STD_LOGIC;
  signal ram_reg_bram_0_n_39 : STD_LOGIC;
  signal ram_reg_bram_0_n_4 : STD_LOGIC;
  signal ram_reg_bram_0_n_40 : STD_LOGIC;
  signal ram_reg_bram_0_n_41 : STD_LOGIC;
  signal ram_reg_bram_0_n_42 : STD_LOGIC;
  signal ram_reg_bram_0_n_43 : STD_LOGIC;
  signal ram_reg_bram_0_n_44 : STD_LOGIC;
  signal ram_reg_bram_0_n_45 : STD_LOGIC;
  signal ram_reg_bram_0_n_46 : STD_LOGIC;
  signal ram_reg_bram_0_n_47 : STD_LOGIC;
  signal ram_reg_bram_0_n_48 : STD_LOGIC;
  signal ram_reg_bram_0_n_49 : STD_LOGIC;
  signal ram_reg_bram_0_n_50 : STD_LOGIC;
  signal ram_reg_bram_0_n_51 : STD_LOGIC;
  signal ram_reg_bram_0_n_52 : STD_LOGIC;
  signal ram_reg_bram_0_n_53 : STD_LOGIC;
  signal ram_reg_bram_0_n_54 : STD_LOGIC;
  signal ram_reg_bram_0_n_55 : STD_LOGIC;
  signal ram_reg_bram_0_n_56 : STD_LOGIC;
  signal ram_reg_bram_0_n_57 : STD_LOGIC;
  signal ram_reg_bram_0_n_58 : STD_LOGIC;
  signal ram_reg_bram_0_n_59 : STD_LOGIC;
  signal ram_reg_bram_0_n_60 : STD_LOGIC;
  signal ram_reg_bram_0_n_61 : STD_LOGIC;
  signal ram_reg_bram_0_n_62 : STD_LOGIC;
  signal ram_reg_bram_0_n_63 : STD_LOGIC;
  signal ram_reg_bram_0_n_64 : STD_LOGIC;
  signal ram_reg_bram_0_n_65 : STD_LOGIC;
  signal ram_reg_bram_0_n_66 : STD_LOGIC;
  signal ram_reg_bram_0_n_67 : STD_LOGIC;
  signal ram_reg_bram_0_n_68 : STD_LOGIC;
  signal ram_reg_bram_0_n_69 : STD_LOGIC;
  signal ram_reg_bram_0_n_70 : STD_LOGIC;
  signal ram_reg_bram_1_i_4_n_3 : STD_LOGIC;
  signal \^we0\ : STD_LOGIC;
  signal \^x_reg_619_reg[10]\ : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_bram_2_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_2_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_2_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_2_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_2_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_2_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_2_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_2_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 12 );
  signal NLW_ram_reg_bram_2_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_2_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 92160;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "LineBuf_val_V_5_U/bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_10__5\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_11__5\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_12__5\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_13__5\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_14__5\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_15__5\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_16__5\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_17__4\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_18__3\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_19__3\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_1__4\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_20__3\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_21__3\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_22__3\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_23__3\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_24__3\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_25__3\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_26__3\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_27__3\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_28__3\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_29__3\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_2__6\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_30__3\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_31__3\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_32__3\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_33__3\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_34__3\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_35__3\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_36__3\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_3__5\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_4__6\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_5__6\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_6__5\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_7__5\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_8__5\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_9__5\ : label is "soft_lutpair447";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_1 : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_1 : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_1 : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_1 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram_reg_bram_1 : label is 92160;
  attribute RTL_RAM_NAME of ram_reg_bram_1 : label is "LineBuf_val_V_5_U/bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_bram_1 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_bram_1 : label is 1024;
  attribute ram_addr_end of ram_reg_bram_1 : label is 2047;
  attribute ram_offset of ram_reg_bram_1 : label is 0;
  attribute ram_slice_begin of ram_reg_bram_1 : label is 0;
  attribute ram_slice_end of ram_reg_bram_1 : label is 35;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_2 : label is "p0_d12";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_2 : label is "p0_d12";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_2 : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_2 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram_reg_bram_2 : label is 92160;
  attribute RTL_RAM_NAME of ram_reg_bram_2 : label is "LineBuf_val_V_5_U/bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_bram_2 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_bram_2 : label is 0;
  attribute ram_addr_end of ram_reg_bram_2 : label is 2047;
  attribute ram_offset of ram_reg_bram_2 : label is 0;
  attribute ram_slice_begin of ram_reg_bram_2 : label is 36;
  attribute ram_slice_end of ram_reg_bram_2 : label is 47;
  attribute SOFT_HLUTNM of \ram_reg_bram_2_i_10__3\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \ram_reg_bram_2_i_11__3\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \ram_reg_bram_2_i_12__3\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \ram_reg_bram_2_i_1__2\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \ram_reg_bram_2_i_1__4\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of ram_reg_bram_2_i_2 : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \ram_reg_bram_2_i_2__4\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \ram_reg_bram_2_i_3__3\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \ram_reg_bram_2_i_4__3\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \ram_reg_bram_2_i_5__3\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \ram_reg_bram_2_i_6__3\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \ram_reg_bram_2_i_7__3\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \ram_reg_bram_2_i_8__3\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \ram_reg_bram_2_i_9__3\ : label is "soft_lutpair442";
begin
  \brmerge_i_reg_3176_reg[0]_rep__1\ <= \^brmerge_i_reg_3176_reg[0]_rep__1\;
  ce0 <= \^ce0\;
  ce1 <= \^ce1\;
  internal_empty_n_reg <= \^internal_empty_n_reg\;
  we0 <= \^we0\;
  \x_reg_619_reg[10]\ <= \^x_reg_619_reg[10]\;
p_reg_reg_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => DSP_A_B_DATA_INST,
      I1 => ram_reg_bram_2_7,
      I2 => ram_reg_bram_0_8(0),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_0_0_0_i_reg_735(0),
      O => A(0)
    );
\p_reg_reg_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => ram_reg_bram_2_7,
      I2 => ram_reg_bram_2_6(7),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_0_4_0_i_reg_699(7),
      O => \brmerge_i_reg_3176_reg[0]_2\(7)
    );
\p_reg_reg_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => ram_reg_bram_2_7,
      I2 => ram_reg_bram_2_4(7),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_0_5_0_i_reg_690(7),
      O => \brmerge_i_reg_3176_reg[0]_3\(7)
    );
\p_reg_reg_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => ram_reg_bram_2_7,
      I2 => ram_reg_bram_0_6(7),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_0_1_0_i_reg_726(7),
      O => \brmerge_i_reg_3176_reg[0]\(7)
    );
\p_reg_reg_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => ram_reg_bram_2_7,
      I2 => ram_reg_bram_0_4(7),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_0_2_0_i_reg_717(7),
      O => \brmerge_i_reg_3176_reg[0]_0\(7)
    );
\p_reg_reg_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => ram_reg_bram_2_7,
      I2 => ram_reg_bram_0_2(7),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_0_3_0_i_reg_708(7),
      O => \brmerge_i_reg_3176_reg[0]_1\(7)
    );
\p_reg_reg_i_2__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => ram_reg_bram_2_7,
      I2 => ram_reg_bram_2_4(6),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_0_5_0_i_reg_690(6),
      O => \brmerge_i_reg_3176_reg[0]_3\(6)
    );
\p_reg_reg_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => ram_reg_bram_2_7,
      I2 => ram_reg_bram_0_6(6),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_0_1_0_i_reg_726(6),
      O => \brmerge_i_reg_3176_reg[0]\(6)
    );
\p_reg_reg_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => ram_reg_bram_2_7,
      I2 => ram_reg_bram_0_4(6),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_0_2_0_i_reg_717(6),
      O => \brmerge_i_reg_3176_reg[0]_0\(6)
    );
\p_reg_reg_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => ram_reg_bram_2_7,
      I2 => ram_reg_bram_0_2(6),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_0_3_0_i_reg_708(6),
      O => \brmerge_i_reg_3176_reg[0]_1\(6)
    );
\p_reg_reg_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => ram_reg_bram_2_7,
      I2 => ram_reg_bram_2_6(6),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_0_4_0_i_reg_699(6),
      O => \brmerge_i_reg_3176_reg[0]_2\(6)
    );
p_reg_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => DSP_A_B_DATA_INST,
      I1 => ram_reg_bram_2_7,
      I2 => ram_reg_bram_0_8(7),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_0_0_0_i_reg_735(7),
      O => A(7)
    );
\p_reg_reg_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => ram_reg_bram_2_7,
      I2 => ram_reg_bram_0_6(5),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_0_1_0_i_reg_726(5),
      O => \brmerge_i_reg_3176_reg[0]\(5)
    );
\p_reg_reg_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => ram_reg_bram_2_7,
      I2 => ram_reg_bram_0_4(5),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_0_2_0_i_reg_717(5),
      O => \brmerge_i_reg_3176_reg[0]_0\(5)
    );
\p_reg_reg_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => ram_reg_bram_2_7,
      I2 => ram_reg_bram_0_2(5),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_0_3_0_i_reg_708(5),
      O => \brmerge_i_reg_3176_reg[0]_1\(5)
    );
\p_reg_reg_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => ram_reg_bram_2_7,
      I2 => ram_reg_bram_2_6(5),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_0_4_0_i_reg_699(5),
      O => \brmerge_i_reg_3176_reg[0]_2\(5)
    );
\p_reg_reg_i_3__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => ram_reg_bram_2_7,
      I2 => ram_reg_bram_2_4(5),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_0_5_0_i_reg_690(5),
      O => \brmerge_i_reg_3176_reg[0]_3\(5)
    );
p_reg_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => DSP_A_B_DATA_INST,
      I1 => ram_reg_bram_2_7,
      I2 => ram_reg_bram_0_8(6),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_0_0_0_i_reg_735(6),
      O => A(6)
    );
\p_reg_reg_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => ram_reg_bram_2_7,
      I2 => ram_reg_bram_0_6(4),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_0_1_0_i_reg_726(4),
      O => \brmerge_i_reg_3176_reg[0]\(4)
    );
\p_reg_reg_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => ram_reg_bram_2_7,
      I2 => ram_reg_bram_0_4(4),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_0_2_0_i_reg_717(4),
      O => \brmerge_i_reg_3176_reg[0]_0\(4)
    );
\p_reg_reg_i_4__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => ram_reg_bram_2_7,
      I2 => ram_reg_bram_0_2(4),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_0_3_0_i_reg_708(4),
      O => \brmerge_i_reg_3176_reg[0]_1\(4)
    );
\p_reg_reg_i_4__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => ram_reg_bram_2_7,
      I2 => ram_reg_bram_2_6(4),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_0_4_0_i_reg_699(4),
      O => \brmerge_i_reg_3176_reg[0]_2\(4)
    );
\p_reg_reg_i_4__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => ram_reg_bram_2_7,
      I2 => ram_reg_bram_2_4(4),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_0_5_0_i_reg_690(4),
      O => \brmerge_i_reg_3176_reg[0]_3\(4)
    );
p_reg_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => DSP_A_B_DATA_INST,
      I1 => ram_reg_bram_2_7,
      I2 => ram_reg_bram_0_8(5),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_0_0_0_i_reg_735(5),
      O => A(5)
    );
\p_reg_reg_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => ram_reg_bram_2_7,
      I2 => ram_reg_bram_0_6(3),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_0_1_0_i_reg_726(3),
      O => \brmerge_i_reg_3176_reg[0]\(3)
    );
\p_reg_reg_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => ram_reg_bram_2_7,
      I2 => ram_reg_bram_0_4(3),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_0_2_0_i_reg_717(3),
      O => \brmerge_i_reg_3176_reg[0]_0\(3)
    );
\p_reg_reg_i_5__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => ram_reg_bram_2_7,
      I2 => ram_reg_bram_0_2(3),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_0_3_0_i_reg_708(3),
      O => \brmerge_i_reg_3176_reg[0]_1\(3)
    );
\p_reg_reg_i_5__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => ram_reg_bram_2_7,
      I2 => ram_reg_bram_2_6(3),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_0_4_0_i_reg_699(3),
      O => \brmerge_i_reg_3176_reg[0]_2\(3)
    );
\p_reg_reg_i_5__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => ram_reg_bram_2_7,
      I2 => ram_reg_bram_2_4(3),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_0_5_0_i_reg_690(3),
      O => \brmerge_i_reg_3176_reg[0]_3\(3)
    );
p_reg_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => DSP_A_B_DATA_INST,
      I1 => ram_reg_bram_2_7,
      I2 => ram_reg_bram_0_8(4),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_0_0_0_i_reg_735(4),
      O => A(4)
    );
\p_reg_reg_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => ram_reg_bram_2_7,
      I2 => ram_reg_bram_0_6(2),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_0_1_0_i_reg_726(2),
      O => \brmerge_i_reg_3176_reg[0]\(2)
    );
\p_reg_reg_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => ram_reg_bram_2_7,
      I2 => ram_reg_bram_0_4(2),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_0_2_0_i_reg_717(2),
      O => \brmerge_i_reg_3176_reg[0]_0\(2)
    );
\p_reg_reg_i_6__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => ram_reg_bram_2_7,
      I2 => ram_reg_bram_0_2(2),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_0_3_0_i_reg_708(2),
      O => \brmerge_i_reg_3176_reg[0]_1\(2)
    );
\p_reg_reg_i_6__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => ram_reg_bram_2_7,
      I2 => ram_reg_bram_2_6(2),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_0_4_0_i_reg_699(2),
      O => \brmerge_i_reg_3176_reg[0]_2\(2)
    );
\p_reg_reg_i_6__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => ram_reg_bram_2_7,
      I2 => ram_reg_bram_2_4(2),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_0_5_0_i_reg_690(2),
      O => \brmerge_i_reg_3176_reg[0]_3\(2)
    );
p_reg_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => DSP_A_B_DATA_INST,
      I1 => ram_reg_bram_2_7,
      I2 => ram_reg_bram_0_8(3),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_0_0_0_i_reg_735(3),
      O => A(3)
    );
\p_reg_reg_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => ram_reg_bram_2_7,
      I2 => ram_reg_bram_0_6(1),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_0_1_0_i_reg_726(1),
      O => \brmerge_i_reg_3176_reg[0]\(1)
    );
\p_reg_reg_i_7__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => ram_reg_bram_2_7,
      I2 => ram_reg_bram_0_4(1),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_0_2_0_i_reg_717(1),
      O => \brmerge_i_reg_3176_reg[0]_0\(1)
    );
\p_reg_reg_i_7__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => ram_reg_bram_2_7,
      I2 => ram_reg_bram_0_2(1),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_0_3_0_i_reg_708(1),
      O => \brmerge_i_reg_3176_reg[0]_1\(1)
    );
\p_reg_reg_i_7__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => ram_reg_bram_2_7,
      I2 => ram_reg_bram_2_6(1),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_0_4_0_i_reg_699(1),
      O => \brmerge_i_reg_3176_reg[0]_2\(1)
    );
\p_reg_reg_i_7__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => ram_reg_bram_2_7,
      I2 => ram_reg_bram_2_4(1),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_0_5_0_i_reg_690(1),
      O => \brmerge_i_reg_3176_reg[0]_3\(1)
    );
p_reg_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => DSP_A_B_DATA_INST,
      I1 => ram_reg_bram_2_7,
      I2 => ram_reg_bram_0_8(2),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_0_0_0_i_reg_735(2),
      O => A(2)
    );
\p_reg_reg_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => ram_reg_bram_2_7,
      I2 => ram_reg_bram_0_6(0),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_0_1_0_i_reg_726(0),
      O => \brmerge_i_reg_3176_reg[0]\(0)
    );
\p_reg_reg_i_8__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => ram_reg_bram_2_7,
      I2 => ram_reg_bram_0_4(0),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_0_2_0_i_reg_717(0),
      O => \brmerge_i_reg_3176_reg[0]_0\(0)
    );
\p_reg_reg_i_8__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => ram_reg_bram_2_7,
      I2 => ram_reg_bram_0_2(0),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_0_3_0_i_reg_708(0),
      O => \brmerge_i_reg_3176_reg[0]_1\(0)
    );
\p_reg_reg_i_8__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => ram_reg_bram_2_7,
      I2 => ram_reg_bram_2_6(0),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_0_4_0_i_reg_699(0),
      O => \brmerge_i_reg_3176_reg[0]_2\(0)
    );
\p_reg_reg_i_8__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => ram_reg_bram_2_7,
      I2 => ram_reg_bram_2_4(0),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_0_5_0_i_reg_690(0),
      O => \brmerge_i_reg_3176_reg[0]_3\(0)
    );
p_reg_reg_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => DSP_A_B_DATA_INST,
      I1 => ram_reg_bram_2_7,
      I2 => ram_reg_bram_0_8(1),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_0_0_0_i_reg_735(1),
      O => A(1)
    );
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "FIRST",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 5) => ram_reg_bram_2_9(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(14 downto 5) => ram_reg_bram_2_8(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31) => ram_reg_bram_0_n_39,
      CASDOUTB(30) => ram_reg_bram_0_n_40,
      CASDOUTB(29) => ram_reg_bram_0_n_41,
      CASDOUTB(28) => ram_reg_bram_0_n_42,
      CASDOUTB(27) => ram_reg_bram_0_n_43,
      CASDOUTB(26) => ram_reg_bram_0_n_44,
      CASDOUTB(25) => ram_reg_bram_0_n_45,
      CASDOUTB(24) => ram_reg_bram_0_n_46,
      CASDOUTB(23) => ram_reg_bram_0_n_47,
      CASDOUTB(22) => ram_reg_bram_0_n_48,
      CASDOUTB(21) => ram_reg_bram_0_n_49,
      CASDOUTB(20) => ram_reg_bram_0_n_50,
      CASDOUTB(19) => ram_reg_bram_0_n_51,
      CASDOUTB(18) => ram_reg_bram_0_n_52,
      CASDOUTB(17) => ram_reg_bram_0_n_53,
      CASDOUTB(16) => ram_reg_bram_0_n_54,
      CASDOUTB(15) => ram_reg_bram_0_n_55,
      CASDOUTB(14) => ram_reg_bram_0_n_56,
      CASDOUTB(13) => ram_reg_bram_0_n_57,
      CASDOUTB(12) => ram_reg_bram_0_n_58,
      CASDOUTB(11) => ram_reg_bram_0_n_59,
      CASDOUTB(10) => ram_reg_bram_0_n_60,
      CASDOUTB(9) => ram_reg_bram_0_n_61,
      CASDOUTB(8) => ram_reg_bram_0_n_62,
      CASDOUTB(7) => ram_reg_bram_0_n_63,
      CASDOUTB(6) => ram_reg_bram_0_n_64,
      CASDOUTB(5) => ram_reg_bram_0_n_65,
      CASDOUTB(4) => ram_reg_bram_0_n_66,
      CASDOUTB(3) => ram_reg_bram_0_n_67,
      CASDOUTB(2) => ram_reg_bram_0_n_68,
      CASDOUTB(1) => ram_reg_bram_0_n_69,
      CASDOUTB(0) => ram_reg_bram_0_n_70,
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3) => ram_reg_bram_0_n_139,
      CASDOUTPB(2) => ram_reg_bram_0_n_140,
      CASDOUTPB(1) => ram_reg_bram_0_n_141,
      CASDOUTPB(0) => ram_reg_bram_0_n_142,
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => ram_reg_bram_0_n_3,
      CASOUTSBITERR => ram_reg_bram_0_n_4,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 0) => LineBuf_val_V_5_d0(31 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => LineBuf_val_V_5_d0(35 downto 32),
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => ram_reg_bram_0_9,
      ENBWREN => ram_reg_bram_0_10,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_bram_0_i_10__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_3(6),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_4(6),
      O => LineBuf_val_V_5_d0(22)
    );
\ram_reg_bram_0_i_11__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_3(5),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_4(5),
      O => LineBuf_val_V_5_d0(21)
    );
\ram_reg_bram_0_i_12__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_3(4),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_4(4),
      O => LineBuf_val_V_5_d0(20)
    );
\ram_reg_bram_0_i_13__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_3(3),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_4(3),
      O => LineBuf_val_V_5_d0(19)
    );
\ram_reg_bram_0_i_14__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_3(2),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_4(2),
      O => LineBuf_val_V_5_d0(18)
    );
\ram_reg_bram_0_i_15__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_3(1),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_4(1),
      O => LineBuf_val_V_5_d0(17)
    );
\ram_reg_bram_0_i_16__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_3(0),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_4(0),
      O => LineBuf_val_V_5_d0(16)
    );
\ram_reg_bram_0_i_17__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_5(7),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_6(7),
      O => LineBuf_val_V_5_d0(15)
    );
\ram_reg_bram_0_i_18__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_5(6),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_6(6),
      O => LineBuf_val_V_5_d0(14)
    );
\ram_reg_bram_0_i_19__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_5(5),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_6(5),
      O => LineBuf_val_V_5_d0(13)
    );
\ram_reg_bram_0_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_1(7),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_2(7),
      O => LineBuf_val_V_5_d0(31)
    );
\ram_reg_bram_0_i_20__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_5(4),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_6(4),
      O => LineBuf_val_V_5_d0(12)
    );
\ram_reg_bram_0_i_21__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_5(3),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_6(3),
      O => LineBuf_val_V_5_d0(11)
    );
\ram_reg_bram_0_i_22__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_5(2),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_6(2),
      O => LineBuf_val_V_5_d0(10)
    );
\ram_reg_bram_0_i_23__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_5(1),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_6(1),
      O => LineBuf_val_V_5_d0(9)
    );
\ram_reg_bram_0_i_24__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_5(0),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_6(0),
      O => LineBuf_val_V_5_d0(8)
    );
\ram_reg_bram_0_i_25__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_7(7),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_8(7),
      O => LineBuf_val_V_5_d0(7)
    );
\ram_reg_bram_0_i_26__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_7(6),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_8(6),
      O => LineBuf_val_V_5_d0(6)
    );
\ram_reg_bram_0_i_27__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_7(5),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_8(5),
      O => LineBuf_val_V_5_d0(5)
    );
\ram_reg_bram_0_i_28__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_7(4),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_8(4),
      O => LineBuf_val_V_5_d0(4)
    );
\ram_reg_bram_0_i_29__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_7(3),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_8(3),
      O => LineBuf_val_V_5_d0(3)
    );
\ram_reg_bram_0_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_1(6),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_2(6),
      O => LineBuf_val_V_5_d0(30)
    );
\ram_reg_bram_0_i_30__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_7(2),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_8(2),
      O => LineBuf_val_V_5_d0(2)
    );
\ram_reg_bram_0_i_31__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_7(1),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_8(1),
      O => LineBuf_val_V_5_d0(1)
    );
\ram_reg_bram_0_i_32__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_7(0),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_8(0),
      O => LineBuf_val_V_5_d0(0)
    );
\ram_reg_bram_0_i_33__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_2_5(3),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_6(3),
      O => LineBuf_val_V_5_d0(35)
    );
\ram_reg_bram_0_i_34__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_2_5(2),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_6(2),
      O => LineBuf_val_V_5_d0(34)
    );
\ram_reg_bram_0_i_35__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_2_5(1),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_6(1),
      O => LineBuf_val_V_5_d0(33)
    );
\ram_reg_bram_0_i_36__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_2_5(0),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_6(0),
      O => LineBuf_val_V_5_d0(32)
    );
\ram_reg_bram_0_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_1(5),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_2(5),
      O => LineBuf_val_V_5_d0(29)
    );
\ram_reg_bram_0_i_4__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_1(4),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_2(4),
      O => LineBuf_val_V_5_d0(28)
    );
\ram_reg_bram_0_i_5__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_1(3),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_2(3),
      O => LineBuf_val_V_5_d0(27)
    );
\ram_reg_bram_0_i_6__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_1(2),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_2(2),
      O => LineBuf_val_V_5_d0(26)
    );
\ram_reg_bram_0_i_7__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_1(1),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_2(1),
      O => LineBuf_val_V_5_d0(25)
    );
\ram_reg_bram_0_i_8__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_1(0),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_2(0),
      O => LineBuf_val_V_5_d0(24)
    );
\ram_reg_bram_0_i_9__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_3(7),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_4(7),
      O => LineBuf_val_V_5_d0(23)
    );
ram_reg_bram_1: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "LAST",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 5) => ram_reg_bram_2_9(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(14 downto 5) => ram_reg_bram_2_8(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31) => ram_reg_bram_0_n_39,
      CASDINB(30) => ram_reg_bram_0_n_40,
      CASDINB(29) => ram_reg_bram_0_n_41,
      CASDINB(28) => ram_reg_bram_0_n_42,
      CASDINB(27) => ram_reg_bram_0_n_43,
      CASDINB(26) => ram_reg_bram_0_n_44,
      CASDINB(25) => ram_reg_bram_0_n_45,
      CASDINB(24) => ram_reg_bram_0_n_46,
      CASDINB(23) => ram_reg_bram_0_n_47,
      CASDINB(22) => ram_reg_bram_0_n_48,
      CASDINB(21) => ram_reg_bram_0_n_49,
      CASDINB(20) => ram_reg_bram_0_n_50,
      CASDINB(19) => ram_reg_bram_0_n_51,
      CASDINB(18) => ram_reg_bram_0_n_52,
      CASDINB(17) => ram_reg_bram_0_n_53,
      CASDINB(16) => ram_reg_bram_0_n_54,
      CASDINB(15) => ram_reg_bram_0_n_55,
      CASDINB(14) => ram_reg_bram_0_n_56,
      CASDINB(13) => ram_reg_bram_0_n_57,
      CASDINB(12) => ram_reg_bram_0_n_58,
      CASDINB(11) => ram_reg_bram_0_n_59,
      CASDINB(10) => ram_reg_bram_0_n_60,
      CASDINB(9) => ram_reg_bram_0_n_61,
      CASDINB(8) => ram_reg_bram_0_n_62,
      CASDINB(7) => ram_reg_bram_0_n_63,
      CASDINB(6) => ram_reg_bram_0_n_64,
      CASDINB(5) => ram_reg_bram_0_n_65,
      CASDINB(4) => ram_reg_bram_0_n_66,
      CASDINB(3) => ram_reg_bram_0_n_67,
      CASDINB(2) => ram_reg_bram_0_n_68,
      CASDINB(1) => ram_reg_bram_0_n_69,
      CASDINB(0) => ram_reg_bram_0_n_70,
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3) => ram_reg_bram_0_n_139,
      CASDINPB(2) => ram_reg_bram_0_n_140,
      CASDINPB(1) => ram_reg_bram_0_n_141,
      CASDINPB(0) => ram_reg_bram_0_n_142,
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => ram_reg_bram_0_n_3,
      CASINSBITERR => ram_reg_bram_0_n_4,
      CASOREGIMUXA => '0',
      CASOREGIMUXB => \^x_reg_619_reg[10]\,
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => \^ce1\,
      CASOUTDBITERR => NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_1_DBITERR_UNCONNECTED,
      DINADIN(31 downto 0) => LineBuf_val_V_5_d0(31 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => LineBuf_val_V_5_d0(35 downto 32),
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 24) => ap_phi_reg_pp1_iter2_PixArray_val_V_0_3_0_i_reg_708(7 downto 0),
      DOUTBDOUT(23 downto 16) => ap_phi_reg_pp1_iter2_PixArray_val_V_0_2_0_i_reg_717(7 downto 0),
      DOUTBDOUT(15 downto 8) => ap_phi_reg_pp1_iter2_PixArray_val_V_0_1_0_i_reg_726(7 downto 0),
      DOUTBDOUT(7 downto 0) => ap_phi_reg_pp1_iter2_PixArray_val_V_0_0_0_i_reg_735(7 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => ap_phi_reg_pp1_iter2_PixArray_val_V_0_4_0_i_reg_699(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => ram_reg_bram_1_3,
      ENBWREN => ram_reg_bram_1_4,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => \^internal_empty_n_reg\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => \^brmerge_i_reg_3176_reg[0]_rep__1\,
      SBITERR => NLW_ram_reg_bram_1_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => ram_reg_bram_1_5(0),
      WEA(2) => ram_reg_bram_1_5(0),
      WEA(1) => ram_reg_bram_1_5(0),
      WEA(0) => ram_reg_bram_1_5(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_bram_1_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_bram_2_8(10),
      O => \^x_reg_619_reg[10]\
    );
\ram_reg_bram_1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD0000000000000"
    )
        port map (
      I0 => ram_reg_bram_1_0,
      I1 => SrcYUV422_empty_n,
      I2 => OutYUV_full_n,
      I3 => ram_reg_bram_1_i_4_n_3,
      I4 => ram_reg_bram_1_1,
      I5 => Q(0),
      O => \^internal_empty_n_reg\
    );
ram_reg_bram_1_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => ram_reg_bram_2_0,
      I1 => ram_reg_bram_2_1,
      I2 => \^internal_empty_n_reg\,
      O => \^brmerge_i_reg_3176_reg[0]_rep__1\
    );
\ram_reg_bram_1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => p_27_in,
      O => \^ce1\
    );
ram_reg_bram_1_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => OutputWriteEn_reg_3163,
      I1 => ram_reg_bram_1_2,
      O => ram_reg_bram_1_i_4_n_3
    );
ram_reg_bram_2: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(14 downto 4) => ram_reg_bram_2_9(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(14 downto 4) => ram_reg_bram_2_8(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_2_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_2_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_2_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_2_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_2_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_2_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_2_DBITERR_UNCONNECTED,
      DINADIN(31 downto 12) => B"00000000000000000000",
      DINADIN(11 downto 0) => LineBuf_val_V_5_d0(47 downto 36),
      DINBDIN(31 downto 0) => B"00000000000000000000111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_2_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 12) => NLW_ram_reg_bram_2_DOUTBDOUT_UNCONNECTED(31 downto 12),
      DOUTBDOUT(11 downto 4) => ap_phi_reg_pp1_iter2_PixArray_val_V_0_5_0_i_reg_690(7 downto 0),
      DOUTBDOUT(3 downto 0) => ap_phi_reg_pp1_iter2_PixArray_val_V_0_4_0_i_reg_699(7 downto 4),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_2_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_2_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \^we0\,
      ENBWREN => \^ce1\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => \^internal_empty_n_reg\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => \^brmerge_i_reg_3176_reg[0]_rep__1\,
      SBITERR => NLW_ram_reg_bram_2_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => \^ce0\,
      WEA(2) => \^ce0\,
      WEA(1) => \^ce0\,
      WEA(0) => \^ce0\,
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_bram_2_i_10__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_2_5(6),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_6(6),
      O => LineBuf_val_V_5_d0(38)
    );
\ram_reg_bram_2_i_11__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_2_5(5),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_6(5),
      O => LineBuf_val_V_5_d0(37)
    );
\ram_reg_bram_2_i_12__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_2_5(4),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_6(4),
      O => LineBuf_val_V_5_d0(36)
    );
\ram_reg_bram_2_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_2_3(7),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_4(7),
      O => LineBuf_val_V_5_d0(47)
    );
\ram_reg_bram_2_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => ram_reg_bram_2_0,
      I1 => ram_reg_bram_2_7,
      I2 => ap_enable_reg_pp1_iter2,
      I3 => ram_reg_bram_2_2,
      O => \^we0\
    );
ram_reg_bram_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter2,
      I1 => ram_reg_bram_2_2,
      O => \^ce0\
    );
\ram_reg_bram_2_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_2_3(6),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_4(6),
      O => LineBuf_val_V_5_d0(46)
    );
\ram_reg_bram_2_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_2_3(5),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_4(5),
      O => LineBuf_val_V_5_d0(45)
    );
\ram_reg_bram_2_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_2_3(4),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_4(4),
      O => LineBuf_val_V_5_d0(44)
    );
\ram_reg_bram_2_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_2_3(3),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_4(3),
      O => LineBuf_val_V_5_d0(43)
    );
\ram_reg_bram_2_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_2_3(2),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_4(2),
      O => LineBuf_val_V_5_d0(42)
    );
\ram_reg_bram_2_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_2_3(1),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_4(1),
      O => LineBuf_val_V_5_d0(41)
    );
\ram_reg_bram_2_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_2_3(0),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_4(0),
      O => LineBuf_val_V_5_d0(40)
    );
\ram_reg_bram_2_i_9__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_2_5(7),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_6(7),
      O => LineBuf_val_V_5_d0(39)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_81 is
  port (
    q1 : out STD_LOGIC_VECTOR ( 47 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC;
    ram_reg_bram_2_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_2_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_2_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_8 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_bram_0_9 : in STD_LOGIC;
    ram_reg_bram_0_10 : in STD_LOGIC;
    ram_reg_bram_2_3 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_2_4 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_1_0 : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    ram_reg_bram_1_1 : in STD_LOGIC;
    ram_reg_bram_1_2 : in STD_LOGIC;
    ram_reg_bram_1_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    we0 : in STD_LOGIC;
    ram_reg_bram_2_5 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_81 : entity is "bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_81;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_81 is
  signal LineBuf_val_V_4_d0 : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal ram_reg_bram_0_n_139 : STD_LOGIC;
  signal ram_reg_bram_0_n_140 : STD_LOGIC;
  signal ram_reg_bram_0_n_141 : STD_LOGIC;
  signal ram_reg_bram_0_n_142 : STD_LOGIC;
  signal ram_reg_bram_0_n_3 : STD_LOGIC;
  signal ram_reg_bram_0_n_39 : STD_LOGIC;
  signal ram_reg_bram_0_n_4 : STD_LOGIC;
  signal ram_reg_bram_0_n_40 : STD_LOGIC;
  signal ram_reg_bram_0_n_41 : STD_LOGIC;
  signal ram_reg_bram_0_n_42 : STD_LOGIC;
  signal ram_reg_bram_0_n_43 : STD_LOGIC;
  signal ram_reg_bram_0_n_44 : STD_LOGIC;
  signal ram_reg_bram_0_n_45 : STD_LOGIC;
  signal ram_reg_bram_0_n_46 : STD_LOGIC;
  signal ram_reg_bram_0_n_47 : STD_LOGIC;
  signal ram_reg_bram_0_n_48 : STD_LOGIC;
  signal ram_reg_bram_0_n_49 : STD_LOGIC;
  signal ram_reg_bram_0_n_50 : STD_LOGIC;
  signal ram_reg_bram_0_n_51 : STD_LOGIC;
  signal ram_reg_bram_0_n_52 : STD_LOGIC;
  signal ram_reg_bram_0_n_53 : STD_LOGIC;
  signal ram_reg_bram_0_n_54 : STD_LOGIC;
  signal ram_reg_bram_0_n_55 : STD_LOGIC;
  signal ram_reg_bram_0_n_56 : STD_LOGIC;
  signal ram_reg_bram_0_n_57 : STD_LOGIC;
  signal ram_reg_bram_0_n_58 : STD_LOGIC;
  signal ram_reg_bram_0_n_59 : STD_LOGIC;
  signal ram_reg_bram_0_n_60 : STD_LOGIC;
  signal ram_reg_bram_0_n_61 : STD_LOGIC;
  signal ram_reg_bram_0_n_62 : STD_LOGIC;
  signal ram_reg_bram_0_n_63 : STD_LOGIC;
  signal ram_reg_bram_0_n_64 : STD_LOGIC;
  signal ram_reg_bram_0_n_65 : STD_LOGIC;
  signal ram_reg_bram_0_n_66 : STD_LOGIC;
  signal ram_reg_bram_0_n_67 : STD_LOGIC;
  signal ram_reg_bram_0_n_68 : STD_LOGIC;
  signal ram_reg_bram_0_n_69 : STD_LOGIC;
  signal ram_reg_bram_0_n_70 : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_bram_2_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_2_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_2_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_2_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_2_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_2_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_2_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_2_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 12 );
  signal NLW_ram_reg_bram_2_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_2_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 92160;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "LineBuf_val_V_4_U/bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_10__4\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_11__4\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_12__4\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_13__4\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_14__4\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_15__4\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_16__4\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_17__3\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_18__2\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_19__2\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_1__3\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_20__2\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_21__2\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_22__2\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_23__2\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_24__2\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_25__2\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_26__2\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_27__2\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_28__2\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_29__2\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_2__5\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_30__2\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_31__2\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_32__2\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_33__2\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_34__2\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_35__2\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_36__2\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_3__4\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_4__5\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_5__5\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_6__4\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_7__4\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_8__4\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_9__4\ : label is "soft_lutpair422";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_1 : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_1 : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_1 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram_reg_bram_1 : label is 92160;
  attribute RTL_RAM_NAME of ram_reg_bram_1 : label is "LineBuf_val_V_4_U/bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_bram_1 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_bram_1 : label is 1024;
  attribute ram_addr_end of ram_reg_bram_1 : label is 2047;
  attribute ram_offset of ram_reg_bram_1 : label is 0;
  attribute ram_slice_begin of ram_reg_bram_1 : label is 0;
  attribute ram_slice_end of ram_reg_bram_1 : label is 35;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_2 : label is "p0_d12";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_2 : label is "p0_d12";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_2 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_2 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram_reg_bram_2 : label is 92160;
  attribute RTL_RAM_NAME of ram_reg_bram_2 : label is "LineBuf_val_V_4_U/bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_bram_2 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_bram_2 : label is 0;
  attribute ram_addr_end of ram_reg_bram_2 : label is 2047;
  attribute ram_offset of ram_reg_bram_2 : label is 0;
  attribute ram_slice_begin of ram_reg_bram_2 : label is 36;
  attribute ram_slice_end of ram_reg_bram_2 : label is 47;
  attribute SOFT_HLUTNM of \ram_reg_bram_2_i_10__2\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \ram_reg_bram_2_i_11__2\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \ram_reg_bram_2_i_12__2\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \ram_reg_bram_2_i_1__1\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \ram_reg_bram_2_i_2__3\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \ram_reg_bram_2_i_3__2\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \ram_reg_bram_2_i_4__2\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \ram_reg_bram_2_i_5__2\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \ram_reg_bram_2_i_6__2\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \ram_reg_bram_2_i_7__2\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \ram_reg_bram_2_i_8__2\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \ram_reg_bram_2_i_9__2\ : label is "soft_lutpair417";
begin
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "FIRST",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 5) => ram_reg_bram_2_3(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(14 downto 5) => ram_reg_bram_2_4(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31) => ram_reg_bram_0_n_39,
      CASDOUTB(30) => ram_reg_bram_0_n_40,
      CASDOUTB(29) => ram_reg_bram_0_n_41,
      CASDOUTB(28) => ram_reg_bram_0_n_42,
      CASDOUTB(27) => ram_reg_bram_0_n_43,
      CASDOUTB(26) => ram_reg_bram_0_n_44,
      CASDOUTB(25) => ram_reg_bram_0_n_45,
      CASDOUTB(24) => ram_reg_bram_0_n_46,
      CASDOUTB(23) => ram_reg_bram_0_n_47,
      CASDOUTB(22) => ram_reg_bram_0_n_48,
      CASDOUTB(21) => ram_reg_bram_0_n_49,
      CASDOUTB(20) => ram_reg_bram_0_n_50,
      CASDOUTB(19) => ram_reg_bram_0_n_51,
      CASDOUTB(18) => ram_reg_bram_0_n_52,
      CASDOUTB(17) => ram_reg_bram_0_n_53,
      CASDOUTB(16) => ram_reg_bram_0_n_54,
      CASDOUTB(15) => ram_reg_bram_0_n_55,
      CASDOUTB(14) => ram_reg_bram_0_n_56,
      CASDOUTB(13) => ram_reg_bram_0_n_57,
      CASDOUTB(12) => ram_reg_bram_0_n_58,
      CASDOUTB(11) => ram_reg_bram_0_n_59,
      CASDOUTB(10) => ram_reg_bram_0_n_60,
      CASDOUTB(9) => ram_reg_bram_0_n_61,
      CASDOUTB(8) => ram_reg_bram_0_n_62,
      CASDOUTB(7) => ram_reg_bram_0_n_63,
      CASDOUTB(6) => ram_reg_bram_0_n_64,
      CASDOUTB(5) => ram_reg_bram_0_n_65,
      CASDOUTB(4) => ram_reg_bram_0_n_66,
      CASDOUTB(3) => ram_reg_bram_0_n_67,
      CASDOUTB(2) => ram_reg_bram_0_n_68,
      CASDOUTB(1) => ram_reg_bram_0_n_69,
      CASDOUTB(0) => ram_reg_bram_0_n_70,
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3) => ram_reg_bram_0_n_139,
      CASDOUTPB(2) => ram_reg_bram_0_n_140,
      CASDOUTPB(1) => ram_reg_bram_0_n_141,
      CASDOUTPB(0) => ram_reg_bram_0_n_142,
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => ram_reg_bram_0_n_3,
      CASOUTSBITERR => ram_reg_bram_0_n_4,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 0) => LineBuf_val_V_4_d0(31 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => LineBuf_val_V_4_d0(35 downto 32),
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => ram_reg_bram_0_9,
      ENBWREN => ram_reg_bram_0_10,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_bram_0_i_10__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_3(6),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_4(6),
      O => LineBuf_val_V_4_d0(22)
    );
\ram_reg_bram_0_i_11__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_3(5),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_4(5),
      O => LineBuf_val_V_4_d0(21)
    );
\ram_reg_bram_0_i_12__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_3(4),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_4(4),
      O => LineBuf_val_V_4_d0(20)
    );
\ram_reg_bram_0_i_13__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_3(3),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_4(3),
      O => LineBuf_val_V_4_d0(19)
    );
\ram_reg_bram_0_i_14__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_3(2),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_4(2),
      O => LineBuf_val_V_4_d0(18)
    );
\ram_reg_bram_0_i_15__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_3(1),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_4(1),
      O => LineBuf_val_V_4_d0(17)
    );
\ram_reg_bram_0_i_16__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_3(0),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_4(0),
      O => LineBuf_val_V_4_d0(16)
    );
\ram_reg_bram_0_i_17__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_5(7),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_6(7),
      O => LineBuf_val_V_4_d0(15)
    );
\ram_reg_bram_0_i_18__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_5(6),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_6(6),
      O => LineBuf_val_V_4_d0(14)
    );
\ram_reg_bram_0_i_19__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_5(5),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_6(5),
      O => LineBuf_val_V_4_d0(13)
    );
\ram_reg_bram_0_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_1(7),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_2(7),
      O => LineBuf_val_V_4_d0(31)
    );
\ram_reg_bram_0_i_20__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_5(4),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_6(4),
      O => LineBuf_val_V_4_d0(12)
    );
\ram_reg_bram_0_i_21__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_5(3),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_6(3),
      O => LineBuf_val_V_4_d0(11)
    );
\ram_reg_bram_0_i_22__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_5(2),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_6(2),
      O => LineBuf_val_V_4_d0(10)
    );
\ram_reg_bram_0_i_23__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_5(1),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_6(1),
      O => LineBuf_val_V_4_d0(9)
    );
\ram_reg_bram_0_i_24__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_5(0),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_6(0),
      O => LineBuf_val_V_4_d0(8)
    );
\ram_reg_bram_0_i_25__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_7(7),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_8(7),
      O => LineBuf_val_V_4_d0(7)
    );
\ram_reg_bram_0_i_26__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_7(6),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_8(6),
      O => LineBuf_val_V_4_d0(6)
    );
\ram_reg_bram_0_i_27__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_7(5),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_8(5),
      O => LineBuf_val_V_4_d0(5)
    );
\ram_reg_bram_0_i_28__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_7(4),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_8(4),
      O => LineBuf_val_V_4_d0(4)
    );
\ram_reg_bram_0_i_29__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_7(3),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_8(3),
      O => LineBuf_val_V_4_d0(3)
    );
\ram_reg_bram_0_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_1(6),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_2(6),
      O => LineBuf_val_V_4_d0(30)
    );
\ram_reg_bram_0_i_30__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_7(2),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_8(2),
      O => LineBuf_val_V_4_d0(2)
    );
\ram_reg_bram_0_i_31__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_7(1),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_8(1),
      O => LineBuf_val_V_4_d0(1)
    );
\ram_reg_bram_0_i_32__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_7(0),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_8(0),
      O => LineBuf_val_V_4_d0(0)
    );
\ram_reg_bram_0_i_33__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_2_1(3),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_2(3),
      O => LineBuf_val_V_4_d0(35)
    );
\ram_reg_bram_0_i_34__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_2_1(2),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_2(2),
      O => LineBuf_val_V_4_d0(34)
    );
\ram_reg_bram_0_i_35__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_2_1(1),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_2(1),
      O => LineBuf_val_V_4_d0(33)
    );
\ram_reg_bram_0_i_36__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_2_1(0),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_2(0),
      O => LineBuf_val_V_4_d0(32)
    );
\ram_reg_bram_0_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_1(5),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_2(5),
      O => LineBuf_val_V_4_d0(29)
    );
\ram_reg_bram_0_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_1(4),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_2(4),
      O => LineBuf_val_V_4_d0(28)
    );
\ram_reg_bram_0_i_5__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_1(3),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_2(3),
      O => LineBuf_val_V_4_d0(27)
    );
\ram_reg_bram_0_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_1(2),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_2(2),
      O => LineBuf_val_V_4_d0(26)
    );
\ram_reg_bram_0_i_7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_1(1),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_2(1),
      O => LineBuf_val_V_4_d0(25)
    );
\ram_reg_bram_0_i_8__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_1(0),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_2(0),
      O => LineBuf_val_V_4_d0(24)
    );
\ram_reg_bram_0_i_9__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_3(7),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_4(7),
      O => LineBuf_val_V_4_d0(23)
    );
ram_reg_bram_1: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "LAST",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 5) => ram_reg_bram_2_3(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(14 downto 5) => ram_reg_bram_2_4(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31) => ram_reg_bram_0_n_39,
      CASDINB(30) => ram_reg_bram_0_n_40,
      CASDINB(29) => ram_reg_bram_0_n_41,
      CASDINB(28) => ram_reg_bram_0_n_42,
      CASDINB(27) => ram_reg_bram_0_n_43,
      CASDINB(26) => ram_reg_bram_0_n_44,
      CASDINB(25) => ram_reg_bram_0_n_45,
      CASDINB(24) => ram_reg_bram_0_n_46,
      CASDINB(23) => ram_reg_bram_0_n_47,
      CASDINB(22) => ram_reg_bram_0_n_48,
      CASDINB(21) => ram_reg_bram_0_n_49,
      CASDINB(20) => ram_reg_bram_0_n_50,
      CASDINB(19) => ram_reg_bram_0_n_51,
      CASDINB(18) => ram_reg_bram_0_n_52,
      CASDINB(17) => ram_reg_bram_0_n_53,
      CASDINB(16) => ram_reg_bram_0_n_54,
      CASDINB(15) => ram_reg_bram_0_n_55,
      CASDINB(14) => ram_reg_bram_0_n_56,
      CASDINB(13) => ram_reg_bram_0_n_57,
      CASDINB(12) => ram_reg_bram_0_n_58,
      CASDINB(11) => ram_reg_bram_0_n_59,
      CASDINB(10) => ram_reg_bram_0_n_60,
      CASDINB(9) => ram_reg_bram_0_n_61,
      CASDINB(8) => ram_reg_bram_0_n_62,
      CASDINB(7) => ram_reg_bram_0_n_63,
      CASDINB(6) => ram_reg_bram_0_n_64,
      CASDINB(5) => ram_reg_bram_0_n_65,
      CASDINB(4) => ram_reg_bram_0_n_66,
      CASDINB(3) => ram_reg_bram_0_n_67,
      CASDINB(2) => ram_reg_bram_0_n_68,
      CASDINB(1) => ram_reg_bram_0_n_69,
      CASDINB(0) => ram_reg_bram_0_n_70,
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3) => ram_reg_bram_0_n_139,
      CASDINPB(2) => ram_reg_bram_0_n_140,
      CASDINPB(1) => ram_reg_bram_0_n_141,
      CASDINPB(0) => ram_reg_bram_0_n_142,
      CASDOMUXA => '0',
      CASDOMUXB => ram_reg_bram_1_0,
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => ce1,
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => ram_reg_bram_0_n_3,
      CASINSBITERR => ram_reg_bram_0_n_4,
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_1_DBITERR_UNCONNECTED,
      DINADIN(31 downto 0) => LineBuf_val_V_4_d0(31 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => LineBuf_val_V_4_d0(35 downto 32),
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 0) => q1(31 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => q1(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => ram_reg_bram_1_1,
      ENBWREN => ram_reg_bram_1_2,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_1_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => ram_reg_bram_1_3(0),
      WEA(2) => ram_reg_bram_1_3(0),
      WEA(1) => ram_reg_bram_1_3(0),
      WEA(0) => ram_reg_bram_1_3(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_bram_2: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(14 downto 4) => ram_reg_bram_2_3(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(14 downto 4) => ram_reg_bram_2_4(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_2_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_2_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_2_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_2_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_2_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_2_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_2_DBITERR_UNCONNECTED,
      DINADIN(31 downto 12) => B"00000000000000000000",
      DINADIN(11 downto 0) => LineBuf_val_V_4_d0(47 downto 36),
      DINBDIN(31 downto 0) => B"00000000000000000000111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_2_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 12) => NLW_ram_reg_bram_2_DOUTBDOUT_UNCONNECTED(31 downto 12),
      DOUTBDOUT(11 downto 0) => q1(47 downto 36),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_2_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_2_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => we0,
      ENBWREN => ce1,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_2_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => ram_reg_bram_2_5(0),
      WEA(2) => ram_reg_bram_2_5(0),
      WEA(1) => ram_reg_bram_2_5(0),
      WEA(0) => ram_reg_bram_2_5(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_bram_2_i_10__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_2_1(6),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_2(6),
      O => LineBuf_val_V_4_d0(38)
    );
\ram_reg_bram_2_i_11__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_2_1(5),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_2(5),
      O => LineBuf_val_V_4_d0(37)
    );
\ram_reg_bram_2_i_12__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_2_1(4),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_2(4),
      O => LineBuf_val_V_4_d0(36)
    );
\ram_reg_bram_2_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(7),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_0(7),
      O => LineBuf_val_V_4_d0(47)
    );
\ram_reg_bram_2_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(6),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_0(6),
      O => LineBuf_val_V_4_d0(46)
    );
\ram_reg_bram_2_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(5),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_0(5),
      O => LineBuf_val_V_4_d0(45)
    );
\ram_reg_bram_2_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(4),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_0(4),
      O => LineBuf_val_V_4_d0(44)
    );
\ram_reg_bram_2_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_0(3),
      O => LineBuf_val_V_4_d0(43)
    );
\ram_reg_bram_2_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_0(2),
      O => LineBuf_val_V_4_d0(42)
    );
\ram_reg_bram_2_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_0(1),
      O => LineBuf_val_V_4_d0(41)
    );
\ram_reg_bram_2_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_0(0),
      O => LineBuf_val_V_4_d0(40)
    );
\ram_reg_bram_2_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_2_1(7),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_2(7),
      O => LineBuf_val_V_4_d0(39)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_82 is
  port (
    q1 : out STD_LOGIC_VECTOR ( 47 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC;
    ram_reg_bram_2_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_2_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_2_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_4 : in STD_LOGIC;
    ram_reg_bram_0_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_8 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_9 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_bram_0_10 : in STD_LOGIC;
    ram_reg_bram_0_11 : in STD_LOGIC;
    ram_reg_bram_2_3 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_2_4 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_1_0 : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    ram_reg_bram_1_1 : in STD_LOGIC;
    ram_reg_bram_1_2 : in STD_LOGIC;
    ram_reg_bram_1_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    we0 : in STD_LOGIC;
    ram_reg_bram_2_5 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_82 : entity is "bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_82;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_82 is
  signal LineBuf_val_V_3_d0 : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal ram_reg_bram_0_n_139 : STD_LOGIC;
  signal ram_reg_bram_0_n_140 : STD_LOGIC;
  signal ram_reg_bram_0_n_141 : STD_LOGIC;
  signal ram_reg_bram_0_n_142 : STD_LOGIC;
  signal ram_reg_bram_0_n_3 : STD_LOGIC;
  signal ram_reg_bram_0_n_39 : STD_LOGIC;
  signal ram_reg_bram_0_n_4 : STD_LOGIC;
  signal ram_reg_bram_0_n_40 : STD_LOGIC;
  signal ram_reg_bram_0_n_41 : STD_LOGIC;
  signal ram_reg_bram_0_n_42 : STD_LOGIC;
  signal ram_reg_bram_0_n_43 : STD_LOGIC;
  signal ram_reg_bram_0_n_44 : STD_LOGIC;
  signal ram_reg_bram_0_n_45 : STD_LOGIC;
  signal ram_reg_bram_0_n_46 : STD_LOGIC;
  signal ram_reg_bram_0_n_47 : STD_LOGIC;
  signal ram_reg_bram_0_n_48 : STD_LOGIC;
  signal ram_reg_bram_0_n_49 : STD_LOGIC;
  signal ram_reg_bram_0_n_50 : STD_LOGIC;
  signal ram_reg_bram_0_n_51 : STD_LOGIC;
  signal ram_reg_bram_0_n_52 : STD_LOGIC;
  signal ram_reg_bram_0_n_53 : STD_LOGIC;
  signal ram_reg_bram_0_n_54 : STD_LOGIC;
  signal ram_reg_bram_0_n_55 : STD_LOGIC;
  signal ram_reg_bram_0_n_56 : STD_LOGIC;
  signal ram_reg_bram_0_n_57 : STD_LOGIC;
  signal ram_reg_bram_0_n_58 : STD_LOGIC;
  signal ram_reg_bram_0_n_59 : STD_LOGIC;
  signal ram_reg_bram_0_n_60 : STD_LOGIC;
  signal ram_reg_bram_0_n_61 : STD_LOGIC;
  signal ram_reg_bram_0_n_62 : STD_LOGIC;
  signal ram_reg_bram_0_n_63 : STD_LOGIC;
  signal ram_reg_bram_0_n_64 : STD_LOGIC;
  signal ram_reg_bram_0_n_65 : STD_LOGIC;
  signal ram_reg_bram_0_n_66 : STD_LOGIC;
  signal ram_reg_bram_0_n_67 : STD_LOGIC;
  signal ram_reg_bram_0_n_68 : STD_LOGIC;
  signal ram_reg_bram_0_n_69 : STD_LOGIC;
  signal ram_reg_bram_0_n_70 : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_bram_2_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_2_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_2_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_2_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_2_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_2_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_2_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_2_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 12 );
  signal NLW_ram_reg_bram_2_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_2_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 92160;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "LineBuf_val_V_3_U/bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_10__3\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_11__3\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_12__3\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_13__3\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_14__3\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_15__3\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_16__3\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_17__2\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_18__1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_19__1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_1__2\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_20__1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_21__1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_22__1\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_23__1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_24__1\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_25__1\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_26__1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_27__1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_28__1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_29__1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_2__4\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_30__1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_31__1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_32__1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_33__1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_34__1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_35__1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_36__1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_3__3\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_4__4\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_5__4\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_6__3\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_7__3\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_8__3\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_9__3\ : label is "soft_lutpair398";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_1 : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_1 : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_1 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram_reg_bram_1 : label is 92160;
  attribute RTL_RAM_NAME of ram_reg_bram_1 : label is "LineBuf_val_V_3_U/bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_bram_1 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_bram_1 : label is 1024;
  attribute ram_addr_end of ram_reg_bram_1 : label is 2047;
  attribute ram_offset of ram_reg_bram_1 : label is 0;
  attribute ram_slice_begin of ram_reg_bram_1 : label is 0;
  attribute ram_slice_end of ram_reg_bram_1 : label is 35;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_2 : label is "p0_d12";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_2 : label is "p0_d12";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_2 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_2 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram_reg_bram_2 : label is 92160;
  attribute RTL_RAM_NAME of ram_reg_bram_2 : label is "LineBuf_val_V_3_U/bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_bram_2 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_bram_2 : label is 0;
  attribute ram_addr_end of ram_reg_bram_2 : label is 2047;
  attribute ram_offset of ram_reg_bram_2 : label is 0;
  attribute ram_slice_begin of ram_reg_bram_2 : label is 36;
  attribute ram_slice_end of ram_reg_bram_2 : label is 47;
  attribute SOFT_HLUTNM of \ram_reg_bram_2_i_10__1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \ram_reg_bram_2_i_11__1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \ram_reg_bram_2_i_12__1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \ram_reg_bram_2_i_1__0\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \ram_reg_bram_2_i_2__2\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \ram_reg_bram_2_i_3__1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \ram_reg_bram_2_i_4__1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \ram_reg_bram_2_i_5__1\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \ram_reg_bram_2_i_6__1\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \ram_reg_bram_2_i_7__1\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \ram_reg_bram_2_i_8__1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \ram_reg_bram_2_i_9__1\ : label is "soft_lutpair393";
begin
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "FIRST",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 5) => ram_reg_bram_2_3(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(14 downto 5) => ram_reg_bram_2_4(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31) => ram_reg_bram_0_n_39,
      CASDOUTB(30) => ram_reg_bram_0_n_40,
      CASDOUTB(29) => ram_reg_bram_0_n_41,
      CASDOUTB(28) => ram_reg_bram_0_n_42,
      CASDOUTB(27) => ram_reg_bram_0_n_43,
      CASDOUTB(26) => ram_reg_bram_0_n_44,
      CASDOUTB(25) => ram_reg_bram_0_n_45,
      CASDOUTB(24) => ram_reg_bram_0_n_46,
      CASDOUTB(23) => ram_reg_bram_0_n_47,
      CASDOUTB(22) => ram_reg_bram_0_n_48,
      CASDOUTB(21) => ram_reg_bram_0_n_49,
      CASDOUTB(20) => ram_reg_bram_0_n_50,
      CASDOUTB(19) => ram_reg_bram_0_n_51,
      CASDOUTB(18) => ram_reg_bram_0_n_52,
      CASDOUTB(17) => ram_reg_bram_0_n_53,
      CASDOUTB(16) => ram_reg_bram_0_n_54,
      CASDOUTB(15) => ram_reg_bram_0_n_55,
      CASDOUTB(14) => ram_reg_bram_0_n_56,
      CASDOUTB(13) => ram_reg_bram_0_n_57,
      CASDOUTB(12) => ram_reg_bram_0_n_58,
      CASDOUTB(11) => ram_reg_bram_0_n_59,
      CASDOUTB(10) => ram_reg_bram_0_n_60,
      CASDOUTB(9) => ram_reg_bram_0_n_61,
      CASDOUTB(8) => ram_reg_bram_0_n_62,
      CASDOUTB(7) => ram_reg_bram_0_n_63,
      CASDOUTB(6) => ram_reg_bram_0_n_64,
      CASDOUTB(5) => ram_reg_bram_0_n_65,
      CASDOUTB(4) => ram_reg_bram_0_n_66,
      CASDOUTB(3) => ram_reg_bram_0_n_67,
      CASDOUTB(2) => ram_reg_bram_0_n_68,
      CASDOUTB(1) => ram_reg_bram_0_n_69,
      CASDOUTB(0) => ram_reg_bram_0_n_70,
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3) => ram_reg_bram_0_n_139,
      CASDOUTPB(2) => ram_reg_bram_0_n_140,
      CASDOUTPB(1) => ram_reg_bram_0_n_141,
      CASDOUTPB(0) => ram_reg_bram_0_n_142,
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => ram_reg_bram_0_n_3,
      CASOUTSBITERR => ram_reg_bram_0_n_4,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 0) => LineBuf_val_V_3_d0(31 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => LineBuf_val_V_3_d0(35 downto 32),
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => ram_reg_bram_0_10,
      ENBWREN => ram_reg_bram_0_11,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_bram_0_i_10__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_3(6),
      I1 => ram_reg_bram_0_4,
      I2 => ram_reg_bram_0_5(6),
      O => LineBuf_val_V_3_d0(22)
    );
\ram_reg_bram_0_i_11__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_3(5),
      I1 => ram_reg_bram_0_4,
      I2 => ram_reg_bram_0_5(5),
      O => LineBuf_val_V_3_d0(21)
    );
\ram_reg_bram_0_i_12__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_3(4),
      I1 => ram_reg_bram_0_4,
      I2 => ram_reg_bram_0_5(4),
      O => LineBuf_val_V_3_d0(20)
    );
\ram_reg_bram_0_i_13__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_3(3),
      I1 => ram_reg_bram_0_4,
      I2 => ram_reg_bram_0_5(3),
      O => LineBuf_val_V_3_d0(19)
    );
\ram_reg_bram_0_i_14__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_3(2),
      I1 => ram_reg_bram_0_4,
      I2 => ram_reg_bram_0_5(2),
      O => LineBuf_val_V_3_d0(18)
    );
\ram_reg_bram_0_i_15__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_3(1),
      I1 => ram_reg_bram_0_4,
      I2 => ram_reg_bram_0_5(1),
      O => LineBuf_val_V_3_d0(17)
    );
\ram_reg_bram_0_i_16__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_3(0),
      I1 => ram_reg_bram_0_4,
      I2 => ram_reg_bram_0_5(0),
      O => LineBuf_val_V_3_d0(16)
    );
\ram_reg_bram_0_i_17__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_6(7),
      I1 => ram_reg_bram_0_4,
      I2 => ram_reg_bram_0_7(7),
      O => LineBuf_val_V_3_d0(15)
    );
\ram_reg_bram_0_i_18__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_6(6),
      I1 => ram_reg_bram_0_4,
      I2 => ram_reg_bram_0_7(6),
      O => LineBuf_val_V_3_d0(14)
    );
\ram_reg_bram_0_i_19__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_6(5),
      I1 => ram_reg_bram_0_4,
      I2 => ram_reg_bram_0_7(5),
      O => LineBuf_val_V_3_d0(13)
    );
\ram_reg_bram_0_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_1(7),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_2(7),
      O => LineBuf_val_V_3_d0(31)
    );
\ram_reg_bram_0_i_20__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_6(4),
      I1 => ram_reg_bram_0_4,
      I2 => ram_reg_bram_0_7(4),
      O => LineBuf_val_V_3_d0(12)
    );
\ram_reg_bram_0_i_21__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_6(3),
      I1 => ram_reg_bram_0_4,
      I2 => ram_reg_bram_0_7(3),
      O => LineBuf_val_V_3_d0(11)
    );
\ram_reg_bram_0_i_22__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_6(2),
      I1 => ram_reg_bram_0_4,
      I2 => ram_reg_bram_0_7(2),
      O => LineBuf_val_V_3_d0(10)
    );
\ram_reg_bram_0_i_23__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_6(1),
      I1 => ram_reg_bram_0_4,
      I2 => ram_reg_bram_0_7(1),
      O => LineBuf_val_V_3_d0(9)
    );
\ram_reg_bram_0_i_24__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_6(0),
      I1 => ram_reg_bram_0_4,
      I2 => ram_reg_bram_0_7(0),
      O => LineBuf_val_V_3_d0(8)
    );
\ram_reg_bram_0_i_25__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_8(7),
      I1 => ram_reg_bram_0_4,
      I2 => ram_reg_bram_0_9(7),
      O => LineBuf_val_V_3_d0(7)
    );
\ram_reg_bram_0_i_26__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_8(6),
      I1 => ram_reg_bram_0_4,
      I2 => ram_reg_bram_0_9(6),
      O => LineBuf_val_V_3_d0(6)
    );
\ram_reg_bram_0_i_27__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_8(5),
      I1 => ram_reg_bram_0_4,
      I2 => ram_reg_bram_0_9(5),
      O => LineBuf_val_V_3_d0(5)
    );
\ram_reg_bram_0_i_28__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_8(4),
      I1 => ram_reg_bram_0_4,
      I2 => ram_reg_bram_0_9(4),
      O => LineBuf_val_V_3_d0(4)
    );
\ram_reg_bram_0_i_29__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_8(3),
      I1 => ram_reg_bram_0_4,
      I2 => ram_reg_bram_0_9(3),
      O => LineBuf_val_V_3_d0(3)
    );
\ram_reg_bram_0_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_1(6),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_2(6),
      O => LineBuf_val_V_3_d0(30)
    );
\ram_reg_bram_0_i_30__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_8(2),
      I1 => ram_reg_bram_0_4,
      I2 => ram_reg_bram_0_9(2),
      O => LineBuf_val_V_3_d0(2)
    );
\ram_reg_bram_0_i_31__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_8(1),
      I1 => ram_reg_bram_0_4,
      I2 => ram_reg_bram_0_9(1),
      O => LineBuf_val_V_3_d0(1)
    );
\ram_reg_bram_0_i_32__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_8(0),
      I1 => ram_reg_bram_0_4,
      I2 => ram_reg_bram_0_9(0),
      O => LineBuf_val_V_3_d0(0)
    );
\ram_reg_bram_0_i_33__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_2_1(3),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_2(3),
      O => LineBuf_val_V_3_d0(35)
    );
\ram_reg_bram_0_i_34__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_2_1(2),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_2(2),
      O => LineBuf_val_V_3_d0(34)
    );
\ram_reg_bram_0_i_35__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_2_1(1),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_2(1),
      O => LineBuf_val_V_3_d0(33)
    );
\ram_reg_bram_0_i_36__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_2_1(0),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_2(0),
      O => LineBuf_val_V_3_d0(32)
    );
\ram_reg_bram_0_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_1(5),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_2(5),
      O => LineBuf_val_V_3_d0(29)
    );
\ram_reg_bram_0_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_1(4),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_2(4),
      O => LineBuf_val_V_3_d0(28)
    );
\ram_reg_bram_0_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_1(3),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_2(3),
      O => LineBuf_val_V_3_d0(27)
    );
\ram_reg_bram_0_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_1(2),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_2(2),
      O => LineBuf_val_V_3_d0(26)
    );
\ram_reg_bram_0_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_1(1),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_2(1),
      O => LineBuf_val_V_3_d0(25)
    );
\ram_reg_bram_0_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_1(0),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_2(0),
      O => LineBuf_val_V_3_d0(24)
    );
\ram_reg_bram_0_i_9__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_3(7),
      I1 => ram_reg_bram_0_4,
      I2 => ram_reg_bram_0_5(7),
      O => LineBuf_val_V_3_d0(23)
    );
ram_reg_bram_1: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "LAST",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 5) => ram_reg_bram_2_3(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(14 downto 5) => ram_reg_bram_2_4(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31) => ram_reg_bram_0_n_39,
      CASDINB(30) => ram_reg_bram_0_n_40,
      CASDINB(29) => ram_reg_bram_0_n_41,
      CASDINB(28) => ram_reg_bram_0_n_42,
      CASDINB(27) => ram_reg_bram_0_n_43,
      CASDINB(26) => ram_reg_bram_0_n_44,
      CASDINB(25) => ram_reg_bram_0_n_45,
      CASDINB(24) => ram_reg_bram_0_n_46,
      CASDINB(23) => ram_reg_bram_0_n_47,
      CASDINB(22) => ram_reg_bram_0_n_48,
      CASDINB(21) => ram_reg_bram_0_n_49,
      CASDINB(20) => ram_reg_bram_0_n_50,
      CASDINB(19) => ram_reg_bram_0_n_51,
      CASDINB(18) => ram_reg_bram_0_n_52,
      CASDINB(17) => ram_reg_bram_0_n_53,
      CASDINB(16) => ram_reg_bram_0_n_54,
      CASDINB(15) => ram_reg_bram_0_n_55,
      CASDINB(14) => ram_reg_bram_0_n_56,
      CASDINB(13) => ram_reg_bram_0_n_57,
      CASDINB(12) => ram_reg_bram_0_n_58,
      CASDINB(11) => ram_reg_bram_0_n_59,
      CASDINB(10) => ram_reg_bram_0_n_60,
      CASDINB(9) => ram_reg_bram_0_n_61,
      CASDINB(8) => ram_reg_bram_0_n_62,
      CASDINB(7) => ram_reg_bram_0_n_63,
      CASDINB(6) => ram_reg_bram_0_n_64,
      CASDINB(5) => ram_reg_bram_0_n_65,
      CASDINB(4) => ram_reg_bram_0_n_66,
      CASDINB(3) => ram_reg_bram_0_n_67,
      CASDINB(2) => ram_reg_bram_0_n_68,
      CASDINB(1) => ram_reg_bram_0_n_69,
      CASDINB(0) => ram_reg_bram_0_n_70,
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3) => ram_reg_bram_0_n_139,
      CASDINPB(2) => ram_reg_bram_0_n_140,
      CASDINPB(1) => ram_reg_bram_0_n_141,
      CASDINPB(0) => ram_reg_bram_0_n_142,
      CASDOMUXA => '0',
      CASDOMUXB => ram_reg_bram_1_0,
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => ce1,
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => ram_reg_bram_0_n_3,
      CASINSBITERR => ram_reg_bram_0_n_4,
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_1_DBITERR_UNCONNECTED,
      DINADIN(31 downto 0) => LineBuf_val_V_3_d0(31 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => LineBuf_val_V_3_d0(35 downto 32),
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 0) => q1(31 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => q1(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => ram_reg_bram_1_1,
      ENBWREN => ram_reg_bram_1_2,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_1_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => ram_reg_bram_1_3(0),
      WEA(2) => ram_reg_bram_1_3(0),
      WEA(1) => ram_reg_bram_1_3(0),
      WEA(0) => ram_reg_bram_1_3(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_bram_2: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(14 downto 4) => ram_reg_bram_2_3(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(14 downto 4) => ram_reg_bram_2_4(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_2_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_2_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_2_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_2_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_2_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_2_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_2_DBITERR_UNCONNECTED,
      DINADIN(31 downto 12) => B"00000000000000000000",
      DINADIN(11 downto 0) => LineBuf_val_V_3_d0(47 downto 36),
      DINBDIN(31 downto 0) => B"00000000000000000000111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_2_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 12) => NLW_ram_reg_bram_2_DOUTBDOUT_UNCONNECTED(31 downto 12),
      DOUTBDOUT(11 downto 0) => q1(47 downto 36),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_2_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_2_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => we0,
      ENBWREN => ce1,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_2_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => ram_reg_bram_2_5(0),
      WEA(2) => ram_reg_bram_2_5(0),
      WEA(1) => ram_reg_bram_2_5(0),
      WEA(0) => ram_reg_bram_2_5(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_bram_2_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_2_1(6),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_2(6),
      O => LineBuf_val_V_3_d0(38)
    );
\ram_reg_bram_2_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_2_1(5),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_2(5),
      O => LineBuf_val_V_3_d0(37)
    );
\ram_reg_bram_2_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_2_1(4),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_2(4),
      O => LineBuf_val_V_3_d0(36)
    );
\ram_reg_bram_2_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(7),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_0(7),
      O => LineBuf_val_V_3_d0(47)
    );
\ram_reg_bram_2_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(6),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_0(6),
      O => LineBuf_val_V_3_d0(46)
    );
\ram_reg_bram_2_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(5),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_0(5),
      O => LineBuf_val_V_3_d0(45)
    );
\ram_reg_bram_2_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(4),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_0(4),
      O => LineBuf_val_V_3_d0(44)
    );
\ram_reg_bram_2_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_0(3),
      O => LineBuf_val_V_3_d0(43)
    );
\ram_reg_bram_2_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_0(2),
      O => LineBuf_val_V_3_d0(42)
    );
\ram_reg_bram_2_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_0(1),
      O => LineBuf_val_V_3_d0(41)
    );
\ram_reg_bram_2_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_0(0),
      O => LineBuf_val_V_3_d0(40)
    );
\ram_reg_bram_2_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_2_1(7),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_2(7),
      O => LineBuf_val_V_3_d0(39)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_83 is
  port (
    \brmerge_i_reg_3176_reg[0]_rep__1\ : out STD_LOGIC;
    \brmerge_i_reg_3176_reg[0]_rep__1_0\ : out STD_LOGIC;
    q1 : out STD_LOGIC_VECTOR ( 47 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC;
    ram_reg_bram_2_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_2_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_2_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_8 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_1_0 : in STD_LOGIC;
    ram_reg_bram_1_1 : in STD_LOGIC;
    ap_enable_reg_pp1_iter2 : in STD_LOGIC;
    ram_reg_bram_1_2 : in STD_LOGIC;
    ram_reg_bram_2_3 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_bram_0_9 : in STD_LOGIC;
    ram_reg_bram_2_4 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_1_3 : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    ram_reg_bram_1_4 : in STD_LOGIC;
    ram_reg_bram_1_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    we0 : in STD_LOGIC;
    ram_reg_bram_2_5 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_83 : entity is "bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_83;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_83 is
  signal LineBuf_val_V_2_d0 : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \^brmerge_i_reg_3176_reg[0]_rep__1\ : STD_LOGIC;
  signal \^brmerge_i_reg_3176_reg[0]_rep__1_0\ : STD_LOGIC;
  signal ram_reg_bram_0_n_139 : STD_LOGIC;
  signal ram_reg_bram_0_n_140 : STD_LOGIC;
  signal ram_reg_bram_0_n_141 : STD_LOGIC;
  signal ram_reg_bram_0_n_142 : STD_LOGIC;
  signal ram_reg_bram_0_n_3 : STD_LOGIC;
  signal ram_reg_bram_0_n_39 : STD_LOGIC;
  signal ram_reg_bram_0_n_4 : STD_LOGIC;
  signal ram_reg_bram_0_n_40 : STD_LOGIC;
  signal ram_reg_bram_0_n_41 : STD_LOGIC;
  signal ram_reg_bram_0_n_42 : STD_LOGIC;
  signal ram_reg_bram_0_n_43 : STD_LOGIC;
  signal ram_reg_bram_0_n_44 : STD_LOGIC;
  signal ram_reg_bram_0_n_45 : STD_LOGIC;
  signal ram_reg_bram_0_n_46 : STD_LOGIC;
  signal ram_reg_bram_0_n_47 : STD_LOGIC;
  signal ram_reg_bram_0_n_48 : STD_LOGIC;
  signal ram_reg_bram_0_n_49 : STD_LOGIC;
  signal ram_reg_bram_0_n_50 : STD_LOGIC;
  signal ram_reg_bram_0_n_51 : STD_LOGIC;
  signal ram_reg_bram_0_n_52 : STD_LOGIC;
  signal ram_reg_bram_0_n_53 : STD_LOGIC;
  signal ram_reg_bram_0_n_54 : STD_LOGIC;
  signal ram_reg_bram_0_n_55 : STD_LOGIC;
  signal ram_reg_bram_0_n_56 : STD_LOGIC;
  signal ram_reg_bram_0_n_57 : STD_LOGIC;
  signal ram_reg_bram_0_n_58 : STD_LOGIC;
  signal ram_reg_bram_0_n_59 : STD_LOGIC;
  signal ram_reg_bram_0_n_60 : STD_LOGIC;
  signal ram_reg_bram_0_n_61 : STD_LOGIC;
  signal ram_reg_bram_0_n_62 : STD_LOGIC;
  signal ram_reg_bram_0_n_63 : STD_LOGIC;
  signal ram_reg_bram_0_n_64 : STD_LOGIC;
  signal ram_reg_bram_0_n_65 : STD_LOGIC;
  signal ram_reg_bram_0_n_66 : STD_LOGIC;
  signal ram_reg_bram_0_n_67 : STD_LOGIC;
  signal ram_reg_bram_0_n_68 : STD_LOGIC;
  signal ram_reg_bram_0_n_69 : STD_LOGIC;
  signal ram_reg_bram_0_n_70 : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_bram_2_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_2_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_2_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_2_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_2_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_2_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_2_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_2_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 12 );
  signal NLW_ram_reg_bram_2_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_2_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 92160;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "LineBuf_val_V_2_U/bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_10__2\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_11__2\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_12__2\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_13__2\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_14__2\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_15__2\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_16__2\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_17__1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_18__0\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_19__0\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_1__1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_1__7\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_20__0\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_21__0\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_22__0\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_23__0\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_24__0\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_25__0\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_26__0\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_27__0\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_28__0\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_29__0\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_2__3\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_30__0\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_31__0\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_32__0\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_33__0\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_34__0\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_35__0\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_36__0\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_3__2\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_4__3\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_5__3\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_6__2\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_7__2\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_8__2\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_9__2\ : label is "soft_lutpair374";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_1 : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_1 : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_1 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram_reg_bram_1 : label is 92160;
  attribute RTL_RAM_NAME of ram_reg_bram_1 : label is "LineBuf_val_V_2_U/bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_bram_1 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_bram_1 : label is 1024;
  attribute ram_addr_end of ram_reg_bram_1 : label is 2047;
  attribute ram_offset of ram_reg_bram_1 : label is 0;
  attribute ram_slice_begin of ram_reg_bram_1 : label is 0;
  attribute ram_slice_end of ram_reg_bram_1 : label is 35;
  attribute SOFT_HLUTNM of \ram_reg_bram_1_i_1__1\ : label is "soft_lutpair358";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_2 : label is "p0_d12";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_2 : label is "p0_d12";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_2 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_2 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram_reg_bram_2 : label is 92160;
  attribute RTL_RAM_NAME of ram_reg_bram_2 : label is "LineBuf_val_V_2_U/bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_bram_2 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_bram_2 : label is 0;
  attribute ram_addr_end of ram_reg_bram_2 : label is 2047;
  attribute ram_offset of ram_reg_bram_2 : label is 0;
  attribute ram_slice_begin of ram_reg_bram_2 : label is 36;
  attribute ram_slice_end of ram_reg_bram_2 : label is 47;
  attribute SOFT_HLUTNM of ram_reg_bram_2_i_1 : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \ram_reg_bram_2_i_10__0\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \ram_reg_bram_2_i_11__0\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \ram_reg_bram_2_i_12__0\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \ram_reg_bram_2_i_2__1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \ram_reg_bram_2_i_3__0\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \ram_reg_bram_2_i_4__0\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \ram_reg_bram_2_i_5__0\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \ram_reg_bram_2_i_6__0\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \ram_reg_bram_2_i_7__0\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \ram_reg_bram_2_i_8__0\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \ram_reg_bram_2_i_9__0\ : label is "soft_lutpair369";
begin
  \brmerge_i_reg_3176_reg[0]_rep__1\ <= \^brmerge_i_reg_3176_reg[0]_rep__1\;
  \brmerge_i_reg_3176_reg[0]_rep__1_0\ <= \^brmerge_i_reg_3176_reg[0]_rep__1_0\;
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "FIRST",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 5) => ram_reg_bram_2_3(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(14 downto 5) => ram_reg_bram_2_4(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31) => ram_reg_bram_0_n_39,
      CASDOUTB(30) => ram_reg_bram_0_n_40,
      CASDOUTB(29) => ram_reg_bram_0_n_41,
      CASDOUTB(28) => ram_reg_bram_0_n_42,
      CASDOUTB(27) => ram_reg_bram_0_n_43,
      CASDOUTB(26) => ram_reg_bram_0_n_44,
      CASDOUTB(25) => ram_reg_bram_0_n_45,
      CASDOUTB(24) => ram_reg_bram_0_n_46,
      CASDOUTB(23) => ram_reg_bram_0_n_47,
      CASDOUTB(22) => ram_reg_bram_0_n_48,
      CASDOUTB(21) => ram_reg_bram_0_n_49,
      CASDOUTB(20) => ram_reg_bram_0_n_50,
      CASDOUTB(19) => ram_reg_bram_0_n_51,
      CASDOUTB(18) => ram_reg_bram_0_n_52,
      CASDOUTB(17) => ram_reg_bram_0_n_53,
      CASDOUTB(16) => ram_reg_bram_0_n_54,
      CASDOUTB(15) => ram_reg_bram_0_n_55,
      CASDOUTB(14) => ram_reg_bram_0_n_56,
      CASDOUTB(13) => ram_reg_bram_0_n_57,
      CASDOUTB(12) => ram_reg_bram_0_n_58,
      CASDOUTB(11) => ram_reg_bram_0_n_59,
      CASDOUTB(10) => ram_reg_bram_0_n_60,
      CASDOUTB(9) => ram_reg_bram_0_n_61,
      CASDOUTB(8) => ram_reg_bram_0_n_62,
      CASDOUTB(7) => ram_reg_bram_0_n_63,
      CASDOUTB(6) => ram_reg_bram_0_n_64,
      CASDOUTB(5) => ram_reg_bram_0_n_65,
      CASDOUTB(4) => ram_reg_bram_0_n_66,
      CASDOUTB(3) => ram_reg_bram_0_n_67,
      CASDOUTB(2) => ram_reg_bram_0_n_68,
      CASDOUTB(1) => ram_reg_bram_0_n_69,
      CASDOUTB(0) => ram_reg_bram_0_n_70,
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3) => ram_reg_bram_0_n_139,
      CASDOUTPB(2) => ram_reg_bram_0_n_140,
      CASDOUTPB(1) => ram_reg_bram_0_n_141,
      CASDOUTPB(0) => ram_reg_bram_0_n_142,
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => ram_reg_bram_0_n_3,
      CASOUTSBITERR => ram_reg_bram_0_n_4,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 0) => LineBuf_val_V_2_d0(31 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => LineBuf_val_V_2_d0(35 downto 32),
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \^brmerge_i_reg_3176_reg[0]_rep__1\,
      ENBWREN => ram_reg_bram_0_9,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_bram_0_i_10__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_3(6),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_4(6),
      O => LineBuf_val_V_2_d0(22)
    );
\ram_reg_bram_0_i_11__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_3(5),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_4(5),
      O => LineBuf_val_V_2_d0(21)
    );
\ram_reg_bram_0_i_12__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_3(4),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_4(4),
      O => LineBuf_val_V_2_d0(20)
    );
\ram_reg_bram_0_i_13__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_3(3),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_4(3),
      O => LineBuf_val_V_2_d0(19)
    );
\ram_reg_bram_0_i_14__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_3(2),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_4(2),
      O => LineBuf_val_V_2_d0(18)
    );
\ram_reg_bram_0_i_15__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_3(1),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_4(1),
      O => LineBuf_val_V_2_d0(17)
    );
\ram_reg_bram_0_i_16__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_3(0),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_4(0),
      O => LineBuf_val_V_2_d0(16)
    );
\ram_reg_bram_0_i_17__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_5(7),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_6(7),
      O => LineBuf_val_V_2_d0(15)
    );
\ram_reg_bram_0_i_18__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_5(6),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_6(6),
      O => LineBuf_val_V_2_d0(14)
    );
\ram_reg_bram_0_i_19__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_5(5),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_6(5),
      O => LineBuf_val_V_2_d0(13)
    );
\ram_reg_bram_0_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_1(7),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_2(7),
      O => LineBuf_val_V_2_d0(31)
    );
\ram_reg_bram_0_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => ram_reg_bram_1_0,
      I1 => ram_reg_bram_1_1,
      I2 => ap_enable_reg_pp1_iter2,
      I3 => ram_reg_bram_1_2,
      I4 => ram_reg_bram_2_3(10),
      O => \^brmerge_i_reg_3176_reg[0]_rep__1\
    );
\ram_reg_bram_0_i_20__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_5(4),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_6(4),
      O => LineBuf_val_V_2_d0(12)
    );
\ram_reg_bram_0_i_21__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_5(3),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_6(3),
      O => LineBuf_val_V_2_d0(11)
    );
\ram_reg_bram_0_i_22__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_5(2),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_6(2),
      O => LineBuf_val_V_2_d0(10)
    );
\ram_reg_bram_0_i_23__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_5(1),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_6(1),
      O => LineBuf_val_V_2_d0(9)
    );
\ram_reg_bram_0_i_24__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_5(0),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_6(0),
      O => LineBuf_val_V_2_d0(8)
    );
\ram_reg_bram_0_i_25__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_7(7),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_8(7),
      O => LineBuf_val_V_2_d0(7)
    );
\ram_reg_bram_0_i_26__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_7(6),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_8(6),
      O => LineBuf_val_V_2_d0(6)
    );
\ram_reg_bram_0_i_27__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_7(5),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_8(5),
      O => LineBuf_val_V_2_d0(5)
    );
\ram_reg_bram_0_i_28__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_7(4),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_8(4),
      O => LineBuf_val_V_2_d0(4)
    );
\ram_reg_bram_0_i_29__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_7(3),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_8(3),
      O => LineBuf_val_V_2_d0(3)
    );
\ram_reg_bram_0_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_1(6),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_2(6),
      O => LineBuf_val_V_2_d0(30)
    );
\ram_reg_bram_0_i_30__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_7(2),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_8(2),
      O => LineBuf_val_V_2_d0(2)
    );
\ram_reg_bram_0_i_31__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_7(1),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_8(1),
      O => LineBuf_val_V_2_d0(1)
    );
\ram_reg_bram_0_i_32__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_7(0),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_8(0),
      O => LineBuf_val_V_2_d0(0)
    );
\ram_reg_bram_0_i_33__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_2_1(3),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_2(3),
      O => LineBuf_val_V_2_d0(35)
    );
\ram_reg_bram_0_i_34__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_2_1(2),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_2(2),
      O => LineBuf_val_V_2_d0(34)
    );
\ram_reg_bram_0_i_35__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_2_1(1),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_2(1),
      O => LineBuf_val_V_2_d0(33)
    );
\ram_reg_bram_0_i_36__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_2_1(0),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_2(0),
      O => LineBuf_val_V_2_d0(32)
    );
\ram_reg_bram_0_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_1(5),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_2(5),
      O => LineBuf_val_V_2_d0(29)
    );
\ram_reg_bram_0_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_1(4),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_2(4),
      O => LineBuf_val_V_2_d0(28)
    );
\ram_reg_bram_0_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_1(3),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_2(3),
      O => LineBuf_val_V_2_d0(27)
    );
\ram_reg_bram_0_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_1(2),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_2(2),
      O => LineBuf_val_V_2_d0(26)
    );
\ram_reg_bram_0_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_1(1),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_2(1),
      O => LineBuf_val_V_2_d0(25)
    );
\ram_reg_bram_0_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_1(0),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_2(0),
      O => LineBuf_val_V_2_d0(24)
    );
\ram_reg_bram_0_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_3(7),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_4(7),
      O => LineBuf_val_V_2_d0(23)
    );
ram_reg_bram_1: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "LAST",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 5) => ram_reg_bram_2_3(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(14 downto 5) => ram_reg_bram_2_4(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31) => ram_reg_bram_0_n_39,
      CASDINB(30) => ram_reg_bram_0_n_40,
      CASDINB(29) => ram_reg_bram_0_n_41,
      CASDINB(28) => ram_reg_bram_0_n_42,
      CASDINB(27) => ram_reg_bram_0_n_43,
      CASDINB(26) => ram_reg_bram_0_n_44,
      CASDINB(25) => ram_reg_bram_0_n_45,
      CASDINB(24) => ram_reg_bram_0_n_46,
      CASDINB(23) => ram_reg_bram_0_n_47,
      CASDINB(22) => ram_reg_bram_0_n_48,
      CASDINB(21) => ram_reg_bram_0_n_49,
      CASDINB(20) => ram_reg_bram_0_n_50,
      CASDINB(19) => ram_reg_bram_0_n_51,
      CASDINB(18) => ram_reg_bram_0_n_52,
      CASDINB(17) => ram_reg_bram_0_n_53,
      CASDINB(16) => ram_reg_bram_0_n_54,
      CASDINB(15) => ram_reg_bram_0_n_55,
      CASDINB(14) => ram_reg_bram_0_n_56,
      CASDINB(13) => ram_reg_bram_0_n_57,
      CASDINB(12) => ram_reg_bram_0_n_58,
      CASDINB(11) => ram_reg_bram_0_n_59,
      CASDINB(10) => ram_reg_bram_0_n_60,
      CASDINB(9) => ram_reg_bram_0_n_61,
      CASDINB(8) => ram_reg_bram_0_n_62,
      CASDINB(7) => ram_reg_bram_0_n_63,
      CASDINB(6) => ram_reg_bram_0_n_64,
      CASDINB(5) => ram_reg_bram_0_n_65,
      CASDINB(4) => ram_reg_bram_0_n_66,
      CASDINB(3) => ram_reg_bram_0_n_67,
      CASDINB(2) => ram_reg_bram_0_n_68,
      CASDINB(1) => ram_reg_bram_0_n_69,
      CASDINB(0) => ram_reg_bram_0_n_70,
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3) => ram_reg_bram_0_n_139,
      CASDINPB(2) => ram_reg_bram_0_n_140,
      CASDINPB(1) => ram_reg_bram_0_n_141,
      CASDINPB(0) => ram_reg_bram_0_n_142,
      CASDOMUXA => '0',
      CASDOMUXB => ram_reg_bram_1_3,
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => ce1,
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => ram_reg_bram_0_n_3,
      CASINSBITERR => ram_reg_bram_0_n_4,
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_1_DBITERR_UNCONNECTED,
      DINADIN(31 downto 0) => LineBuf_val_V_2_d0(31 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => LineBuf_val_V_2_d0(35 downto 32),
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 0) => q1(31 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => q1(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \^brmerge_i_reg_3176_reg[0]_rep__1_0\,
      ENBWREN => ram_reg_bram_1_4,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_1_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => ram_reg_bram_1_5(0),
      WEA(2) => ram_reg_bram_1_5(0),
      WEA(1) => ram_reg_bram_1_5(0),
      WEA(0) => ram_reg_bram_1_5(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_bram_1_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => ram_reg_bram_1_0,
      I1 => ram_reg_bram_1_1,
      I2 => ap_enable_reg_pp1_iter2,
      I3 => ram_reg_bram_1_2,
      I4 => ram_reg_bram_2_3(10),
      O => \^brmerge_i_reg_3176_reg[0]_rep__1_0\
    );
ram_reg_bram_2: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(14 downto 4) => ram_reg_bram_2_3(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(14 downto 4) => ram_reg_bram_2_4(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_2_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_2_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_2_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_2_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_2_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_2_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_2_DBITERR_UNCONNECTED,
      DINADIN(31 downto 12) => B"00000000000000000000",
      DINADIN(11 downto 0) => LineBuf_val_V_2_d0(47 downto 36),
      DINBDIN(31 downto 0) => B"00000000000000000000111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_2_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 12) => NLW_ram_reg_bram_2_DOUTBDOUT_UNCONNECTED(31 downto 12),
      DOUTBDOUT(11 downto 0) => q1(47 downto 36),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_2_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_2_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => we0,
      ENBWREN => ce1,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_2_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => ram_reg_bram_2_5(0),
      WEA(2) => ram_reg_bram_2_5(0),
      WEA(1) => ram_reg_bram_2_5(0),
      WEA(0) => ram_reg_bram_2_5(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_bram_2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(7),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_0(7),
      O => LineBuf_val_V_2_d0(47)
    );
\ram_reg_bram_2_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_2_1(6),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_2(6),
      O => LineBuf_val_V_2_d0(38)
    );
\ram_reg_bram_2_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_2_1(5),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_2(5),
      O => LineBuf_val_V_2_d0(37)
    );
\ram_reg_bram_2_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_2_1(4),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_2(4),
      O => LineBuf_val_V_2_d0(36)
    );
\ram_reg_bram_2_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(6),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_0(6),
      O => LineBuf_val_V_2_d0(46)
    );
\ram_reg_bram_2_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(5),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_0(5),
      O => LineBuf_val_V_2_d0(45)
    );
\ram_reg_bram_2_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(4),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_0(4),
      O => LineBuf_val_V_2_d0(44)
    );
\ram_reg_bram_2_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_0(3),
      O => LineBuf_val_V_2_d0(43)
    );
\ram_reg_bram_2_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_0(2),
      O => LineBuf_val_V_2_d0(42)
    );
\ram_reg_bram_2_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_0(1),
      O => LineBuf_val_V_2_d0(41)
    );
\ram_reg_bram_2_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_0(0),
      O => LineBuf_val_V_2_d0(40)
    );
\ram_reg_bram_2_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_2_1(7),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_2(7),
      O => LineBuf_val_V_2_d0(39)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_84 is
  port (
    ap_enable_reg_pp1_iter0_reg : out STD_LOGIC;
    ap_enable_reg_pp1_iter0_reg_0 : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp1_iter2_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    q1 : out STD_LOGIC_VECTOR ( 47 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC;
    ram_reg_bram_2_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_2_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_2_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_8 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_27_in : in STD_LOGIC;
    ap_enable_reg_pp1_iter0 : in STD_LOGIC;
    ram_reg_bram_2_3 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_enable_reg_pp1_iter2 : in STD_LOGIC;
    ram_reg_bram_0_9 : in STD_LOGIC;
    ram_reg_bram_2_4 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_bram_0_10 : in STD_LOGIC;
    ram_reg_bram_1_0 : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    ram_reg_bram_1_1 : in STD_LOGIC;
    we0 : in STD_LOGIC;
    ram_reg_bram_2_5 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_84 : entity is "bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_84;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_84 is
  signal LineBuf_val_V_1_d0 : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \^wea\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_enable_reg_pp1_iter0_reg\ : STD_LOGIC;
  signal \^ap_enable_reg_pp1_iter0_reg_0\ : STD_LOGIC;
  signal \^ap_enable_reg_pp1_iter2_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ram_reg_bram_0_n_139 : STD_LOGIC;
  signal ram_reg_bram_0_n_140 : STD_LOGIC;
  signal ram_reg_bram_0_n_141 : STD_LOGIC;
  signal ram_reg_bram_0_n_142 : STD_LOGIC;
  signal ram_reg_bram_0_n_3 : STD_LOGIC;
  signal ram_reg_bram_0_n_39 : STD_LOGIC;
  signal ram_reg_bram_0_n_4 : STD_LOGIC;
  signal ram_reg_bram_0_n_40 : STD_LOGIC;
  signal ram_reg_bram_0_n_41 : STD_LOGIC;
  signal ram_reg_bram_0_n_42 : STD_LOGIC;
  signal ram_reg_bram_0_n_43 : STD_LOGIC;
  signal ram_reg_bram_0_n_44 : STD_LOGIC;
  signal ram_reg_bram_0_n_45 : STD_LOGIC;
  signal ram_reg_bram_0_n_46 : STD_LOGIC;
  signal ram_reg_bram_0_n_47 : STD_LOGIC;
  signal ram_reg_bram_0_n_48 : STD_LOGIC;
  signal ram_reg_bram_0_n_49 : STD_LOGIC;
  signal ram_reg_bram_0_n_50 : STD_LOGIC;
  signal ram_reg_bram_0_n_51 : STD_LOGIC;
  signal ram_reg_bram_0_n_52 : STD_LOGIC;
  signal ram_reg_bram_0_n_53 : STD_LOGIC;
  signal ram_reg_bram_0_n_54 : STD_LOGIC;
  signal ram_reg_bram_0_n_55 : STD_LOGIC;
  signal ram_reg_bram_0_n_56 : STD_LOGIC;
  signal ram_reg_bram_0_n_57 : STD_LOGIC;
  signal ram_reg_bram_0_n_58 : STD_LOGIC;
  signal ram_reg_bram_0_n_59 : STD_LOGIC;
  signal ram_reg_bram_0_n_60 : STD_LOGIC;
  signal ram_reg_bram_0_n_61 : STD_LOGIC;
  signal ram_reg_bram_0_n_62 : STD_LOGIC;
  signal ram_reg_bram_0_n_63 : STD_LOGIC;
  signal ram_reg_bram_0_n_64 : STD_LOGIC;
  signal ram_reg_bram_0_n_65 : STD_LOGIC;
  signal ram_reg_bram_0_n_66 : STD_LOGIC;
  signal ram_reg_bram_0_n_67 : STD_LOGIC;
  signal ram_reg_bram_0_n_68 : STD_LOGIC;
  signal ram_reg_bram_0_n_69 : STD_LOGIC;
  signal ram_reg_bram_0_n_70 : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_bram_2_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_2_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_2_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_2_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_2_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_2_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_2_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_2_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 12 );
  signal NLW_ram_reg_bram_2_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_2_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 92160;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "LineBuf_val_V_1_U/bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_10__1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_11__1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_12__1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_13__1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_14__1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_15__1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_16__1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_17__0\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_18 : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_19 : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_20 : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_21 : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_22 : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_23 : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_24 : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_25 : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_26 : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_27 : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_28 : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_29 : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_2__2\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_2__7\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_30 : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_31 : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_32 : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_33 : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_34 : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_35 : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_36 : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_37 : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_3__1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_3__7\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_4__2\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_5__2\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_6__1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_7__1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_8__1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_9__1\ : label is "soft_lutpair341";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_1 : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_1 : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_1 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram_reg_bram_1 : label is 92160;
  attribute RTL_RAM_NAME of ram_reg_bram_1 : label is "LineBuf_val_V_1_U/bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_bram_1 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_bram_1 : label is 1024;
  attribute ram_addr_end of ram_reg_bram_1 : label is 2047;
  attribute ram_offset of ram_reg_bram_1 : label is 0;
  attribute ram_slice_begin of ram_reg_bram_1 : label is 0;
  attribute ram_slice_end of ram_reg_bram_1 : label is 35;
  attribute SOFT_HLUTNM of \ram_reg_bram_1_i_4__0\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of ram_reg_bram_1_i_5 : label is "soft_lutpair333";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_2 : label is "p0_d12";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_2 : label is "p0_d12";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_2 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_2 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram_reg_bram_2 : label is 92160;
  attribute RTL_RAM_NAME of ram_reg_bram_2 : label is "LineBuf_val_V_1_U/bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_bram_2 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_bram_2 : label is 0;
  attribute ram_addr_end of ram_reg_bram_2 : label is 2047;
  attribute ram_offset of ram_reg_bram_2 : label is 0;
  attribute ram_slice_begin of ram_reg_bram_2 : label is 36;
  attribute ram_slice_end of ram_reg_bram_2 : label is 47;
  attribute SOFT_HLUTNM of ram_reg_bram_2_i_10 : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of ram_reg_bram_2_i_11 : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of ram_reg_bram_2_i_12 : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of ram_reg_bram_2_i_13 : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \ram_reg_bram_2_i_2__0\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of ram_reg_bram_2_i_3 : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of ram_reg_bram_2_i_4 : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of ram_reg_bram_2_i_5 : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of ram_reg_bram_2_i_6 : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of ram_reg_bram_2_i_7 : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of ram_reg_bram_2_i_8 : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of ram_reg_bram_2_i_9 : label is "soft_lutpair337";
begin
  WEA(0) <= \^wea\(0);
  ap_enable_reg_pp1_iter0_reg <= \^ap_enable_reg_pp1_iter0_reg\;
  ap_enable_reg_pp1_iter0_reg_0 <= \^ap_enable_reg_pp1_iter0_reg_0\;
  ap_enable_reg_pp1_iter2_reg(0) <= \^ap_enable_reg_pp1_iter2_reg\(0);
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "FIRST",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 5) => ram_reg_bram_2_4(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(14 downto 5) => ram_reg_bram_2_3(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31) => ram_reg_bram_0_n_39,
      CASDOUTB(30) => ram_reg_bram_0_n_40,
      CASDOUTB(29) => ram_reg_bram_0_n_41,
      CASDOUTB(28) => ram_reg_bram_0_n_42,
      CASDOUTB(27) => ram_reg_bram_0_n_43,
      CASDOUTB(26) => ram_reg_bram_0_n_44,
      CASDOUTB(25) => ram_reg_bram_0_n_45,
      CASDOUTB(24) => ram_reg_bram_0_n_46,
      CASDOUTB(23) => ram_reg_bram_0_n_47,
      CASDOUTB(22) => ram_reg_bram_0_n_48,
      CASDOUTB(21) => ram_reg_bram_0_n_49,
      CASDOUTB(20) => ram_reg_bram_0_n_50,
      CASDOUTB(19) => ram_reg_bram_0_n_51,
      CASDOUTB(18) => ram_reg_bram_0_n_52,
      CASDOUTB(17) => ram_reg_bram_0_n_53,
      CASDOUTB(16) => ram_reg_bram_0_n_54,
      CASDOUTB(15) => ram_reg_bram_0_n_55,
      CASDOUTB(14) => ram_reg_bram_0_n_56,
      CASDOUTB(13) => ram_reg_bram_0_n_57,
      CASDOUTB(12) => ram_reg_bram_0_n_58,
      CASDOUTB(11) => ram_reg_bram_0_n_59,
      CASDOUTB(10) => ram_reg_bram_0_n_60,
      CASDOUTB(9) => ram_reg_bram_0_n_61,
      CASDOUTB(8) => ram_reg_bram_0_n_62,
      CASDOUTB(7) => ram_reg_bram_0_n_63,
      CASDOUTB(6) => ram_reg_bram_0_n_64,
      CASDOUTB(5) => ram_reg_bram_0_n_65,
      CASDOUTB(4) => ram_reg_bram_0_n_66,
      CASDOUTB(3) => ram_reg_bram_0_n_67,
      CASDOUTB(2) => ram_reg_bram_0_n_68,
      CASDOUTB(1) => ram_reg_bram_0_n_69,
      CASDOUTB(0) => ram_reg_bram_0_n_70,
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3) => ram_reg_bram_0_n_139,
      CASDOUTPB(2) => ram_reg_bram_0_n_140,
      CASDOUTPB(1) => ram_reg_bram_0_n_141,
      CASDOUTPB(0) => ram_reg_bram_0_n_142,
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => ram_reg_bram_0_n_3,
      CASOUTSBITERR => ram_reg_bram_0_n_4,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 0) => LineBuf_val_V_1_d0(31 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => LineBuf_val_V_1_d0(35 downto 32),
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => ram_reg_bram_0_10,
      ENBWREN => \^ap_enable_reg_pp1_iter0_reg_0\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => \^ap_enable_reg_pp1_iter2_reg\(0),
      WEA(2) => \^ap_enable_reg_pp1_iter2_reg\(0),
      WEA(1) => \^ap_enable_reg_pp1_iter2_reg\(0),
      WEA(0) => \^ap_enable_reg_pp1_iter2_reg\(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_bram_0_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_3(7),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_4(7),
      O => LineBuf_val_V_1_d0(23)
    );
\ram_reg_bram_0_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_3(6),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_4(6),
      O => LineBuf_val_V_1_d0(22)
    );
\ram_reg_bram_0_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_3(5),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_4(5),
      O => LineBuf_val_V_1_d0(21)
    );
\ram_reg_bram_0_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_3(4),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_4(4),
      O => LineBuf_val_V_1_d0(20)
    );
\ram_reg_bram_0_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_3(3),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_4(3),
      O => LineBuf_val_V_1_d0(19)
    );
\ram_reg_bram_0_i_15__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_3(2),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_4(2),
      O => LineBuf_val_V_1_d0(18)
    );
\ram_reg_bram_0_i_16__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_3(1),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_4(1),
      O => LineBuf_val_V_1_d0(17)
    );
\ram_reg_bram_0_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_3(0),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_4(0),
      O => LineBuf_val_V_1_d0(16)
    );
ram_reg_bram_0_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_5(7),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_6(7),
      O => LineBuf_val_V_1_d0(15)
    );
ram_reg_bram_0_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_5(6),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_6(6),
      O => LineBuf_val_V_1_d0(14)
    );
ram_reg_bram_0_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_5(5),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_6(5),
      O => LineBuf_val_V_1_d0(13)
    );
ram_reg_bram_0_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_5(4),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_6(4),
      O => LineBuf_val_V_1_d0(12)
    );
ram_reg_bram_0_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_5(3),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_6(3),
      O => LineBuf_val_V_1_d0(11)
    );
ram_reg_bram_0_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_5(2),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_6(2),
      O => LineBuf_val_V_1_d0(10)
    );
ram_reg_bram_0_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_5(1),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_6(1),
      O => LineBuf_val_V_1_d0(9)
    );
ram_reg_bram_0_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_5(0),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_6(0),
      O => LineBuf_val_V_1_d0(8)
    );
ram_reg_bram_0_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_7(7),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_8(7),
      O => LineBuf_val_V_1_d0(7)
    );
ram_reg_bram_0_i_27: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_7(6),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_8(6),
      O => LineBuf_val_V_1_d0(6)
    );
ram_reg_bram_0_i_28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_7(5),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_8(5),
      O => LineBuf_val_V_1_d0(5)
    );
ram_reg_bram_0_i_29: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_7(4),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_8(4),
      O => LineBuf_val_V_1_d0(4)
    );
\ram_reg_bram_0_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_1(7),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_2(7),
      O => LineBuf_val_V_1_d0(31)
    );
\ram_reg_bram_0_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => p_27_in,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => ram_reg_bram_2_3(10),
      O => \^ap_enable_reg_pp1_iter0_reg_0\
    );
ram_reg_bram_0_i_30: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_7(3),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_8(3),
      O => LineBuf_val_V_1_d0(3)
    );
ram_reg_bram_0_i_31: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_7(2),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_8(2),
      O => LineBuf_val_V_1_d0(2)
    );
ram_reg_bram_0_i_32: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_7(1),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_8(1),
      O => LineBuf_val_V_1_d0(1)
    );
ram_reg_bram_0_i_33: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_7(0),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_8(0),
      O => LineBuf_val_V_1_d0(0)
    );
ram_reg_bram_0_i_34: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_2_1(3),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_2(3),
      O => LineBuf_val_V_1_d0(35)
    );
ram_reg_bram_0_i_35: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_2_1(2),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_2(2),
      O => LineBuf_val_V_1_d0(34)
    );
ram_reg_bram_0_i_36: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_2_1(1),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_2(1),
      O => LineBuf_val_V_1_d0(33)
    );
ram_reg_bram_0_i_37: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_2_1(0),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_2(0),
      O => LineBuf_val_V_1_d0(32)
    );
\ram_reg_bram_0_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_1(6),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_2(6),
      O => LineBuf_val_V_1_d0(30)
    );
\ram_reg_bram_0_i_3__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter2,
      I1 => ram_reg_bram_0_9,
      I2 => ram_reg_bram_2_4(10),
      O => \^ap_enable_reg_pp1_iter2_reg\(0)
    );
\ram_reg_bram_0_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_1(5),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_2(5),
      O => LineBuf_val_V_1_d0(29)
    );
\ram_reg_bram_0_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_1(4),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_2(4),
      O => LineBuf_val_V_1_d0(28)
    );
\ram_reg_bram_0_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_1(3),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_2(3),
      O => LineBuf_val_V_1_d0(27)
    );
\ram_reg_bram_0_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_1(2),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_2(2),
      O => LineBuf_val_V_1_d0(26)
    );
\ram_reg_bram_0_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_1(1),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_2(1),
      O => LineBuf_val_V_1_d0(25)
    );
\ram_reg_bram_0_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_1(0),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_0_2(0),
      O => LineBuf_val_V_1_d0(24)
    );
ram_reg_bram_1: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "LAST",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 5) => ram_reg_bram_2_4(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(14 downto 5) => ram_reg_bram_2_3(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31) => ram_reg_bram_0_n_39,
      CASDINB(30) => ram_reg_bram_0_n_40,
      CASDINB(29) => ram_reg_bram_0_n_41,
      CASDINB(28) => ram_reg_bram_0_n_42,
      CASDINB(27) => ram_reg_bram_0_n_43,
      CASDINB(26) => ram_reg_bram_0_n_44,
      CASDINB(25) => ram_reg_bram_0_n_45,
      CASDINB(24) => ram_reg_bram_0_n_46,
      CASDINB(23) => ram_reg_bram_0_n_47,
      CASDINB(22) => ram_reg_bram_0_n_48,
      CASDINB(21) => ram_reg_bram_0_n_49,
      CASDINB(20) => ram_reg_bram_0_n_50,
      CASDINB(19) => ram_reg_bram_0_n_51,
      CASDINB(18) => ram_reg_bram_0_n_52,
      CASDINB(17) => ram_reg_bram_0_n_53,
      CASDINB(16) => ram_reg_bram_0_n_54,
      CASDINB(15) => ram_reg_bram_0_n_55,
      CASDINB(14) => ram_reg_bram_0_n_56,
      CASDINB(13) => ram_reg_bram_0_n_57,
      CASDINB(12) => ram_reg_bram_0_n_58,
      CASDINB(11) => ram_reg_bram_0_n_59,
      CASDINB(10) => ram_reg_bram_0_n_60,
      CASDINB(9) => ram_reg_bram_0_n_61,
      CASDINB(8) => ram_reg_bram_0_n_62,
      CASDINB(7) => ram_reg_bram_0_n_63,
      CASDINB(6) => ram_reg_bram_0_n_64,
      CASDINB(5) => ram_reg_bram_0_n_65,
      CASDINB(4) => ram_reg_bram_0_n_66,
      CASDINB(3) => ram_reg_bram_0_n_67,
      CASDINB(2) => ram_reg_bram_0_n_68,
      CASDINB(1) => ram_reg_bram_0_n_69,
      CASDINB(0) => ram_reg_bram_0_n_70,
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3) => ram_reg_bram_0_n_139,
      CASDINPB(2) => ram_reg_bram_0_n_140,
      CASDINPB(1) => ram_reg_bram_0_n_141,
      CASDINPB(0) => ram_reg_bram_0_n_142,
      CASDOMUXA => '0',
      CASDOMUXB => ram_reg_bram_1_0,
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => ce1,
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => ram_reg_bram_0_n_3,
      CASINSBITERR => ram_reg_bram_0_n_4,
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_1_DBITERR_UNCONNECTED,
      DINADIN(31 downto 0) => LineBuf_val_V_1_d0(31 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => LineBuf_val_V_1_d0(35 downto 32),
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 0) => q1(31 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => q1(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => ram_reg_bram_1_1,
      ENBWREN => \^ap_enable_reg_pp1_iter0_reg\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_1_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => \^wea\(0),
      WEA(2) => \^wea\(0),
      WEA(1) => \^wea\(0),
      WEA(0) => \^wea\(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_bram_1_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => p_27_in,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => ram_reg_bram_2_3(10),
      O => \^ap_enable_reg_pp1_iter0_reg\
    );
ram_reg_bram_1_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter2,
      I1 => ram_reg_bram_0_9,
      I2 => ram_reg_bram_2_4(10),
      O => \^wea\(0)
    );
ram_reg_bram_2: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(14 downto 4) => ram_reg_bram_2_4(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(14 downto 4) => ram_reg_bram_2_3(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_2_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_2_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_2_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_2_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_2_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_2_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_2_DBITERR_UNCONNECTED,
      DINADIN(31 downto 12) => B"00000000000000000000",
      DINADIN(11 downto 0) => LineBuf_val_V_1_d0(47 downto 36),
      DINBDIN(31 downto 0) => B"00000000000000000000111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_2_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 12) => NLW_ram_reg_bram_2_DOUTBDOUT_UNCONNECTED(31 downto 12),
      DOUTBDOUT(11 downto 0) => q1(47 downto 36),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_2_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_2_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => we0,
      ENBWREN => ce1,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_2_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => ram_reg_bram_2_5(0),
      WEA(2) => ram_reg_bram_2_5(0),
      WEA(1) => ram_reg_bram_2_5(0),
      WEA(0) => ram_reg_bram_2_5(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_bram_2_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_2_1(7),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_2(7),
      O => LineBuf_val_V_1_d0(39)
    );
ram_reg_bram_2_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_2_1(6),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_2(6),
      O => LineBuf_val_V_1_d0(38)
    );
ram_reg_bram_2_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_2_1(5),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_2(5),
      O => LineBuf_val_V_1_d0(37)
    );
ram_reg_bram_2_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_2_1(4),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_2(4),
      O => LineBuf_val_V_1_d0(36)
    );
\ram_reg_bram_2_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(7),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_0(7),
      O => LineBuf_val_V_1_d0(47)
    );
ram_reg_bram_2_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(6),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_0(6),
      O => LineBuf_val_V_1_d0(46)
    );
ram_reg_bram_2_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(5),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_0(5),
      O => LineBuf_val_V_1_d0(45)
    );
ram_reg_bram_2_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(4),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_0(4),
      O => LineBuf_val_V_1_d0(44)
    );
ram_reg_bram_2_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_0(3),
      O => LineBuf_val_V_1_d0(43)
    );
ram_reg_bram_2_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_0(2),
      O => LineBuf_val_V_1_d0(42)
    );
ram_reg_bram_2_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_0(1),
      O => LineBuf_val_V_1_d0(41)
    );
ram_reg_bram_2_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => ram_reg_bram_0_0,
      I2 => ram_reg_bram_2_0(0),
      O => LineBuf_val_V_1_d0(40)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_85 is
  port (
    LineBuf_val_V_0_q1 : out STD_LOGIC_VECTOR ( 47 downto 0 );
    \OutputWriteEn_reg_3163_reg[0]\ : out STD_LOGIC;
    \cmp81_i_reg_3172_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmp81_i_reg_3172_reg[0]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmp81_i_reg_3172_reg[0]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmp81_i_reg_3172_reg[0]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmp81_i_reg_3172_reg[0]_3\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmp81_i_reg_3172_reg[0]_4\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_bram_0_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_2_0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_2_1 : in STD_LOGIC_VECTOR ( 47 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_1_0 : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    ram_reg_bram_1_1 : in STD_LOGIC;
    ram_reg_bram_1_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_2_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    OutputWriteEn_reg_3163 : in STD_LOGIC;
    ram_reg_bram_2_3 : in STD_LOGIC;
    OutYUV_full_n : in STD_LOGIC;
    SrcYUV422_empty_n : in STD_LOGIC;
    ram_reg_bram_2_4 : in STD_LOGIC;
    \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7]\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    cmp81_i_reg_3172 : in STD_LOGIC;
    \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]\ : in STD_LOGIC;
    \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0\ : in STD_LOGIC;
    ram_reg_bram_2_5 : in STD_LOGIC;
    ap_enable_reg_pp1_iter2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_85 : entity is "bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_85;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_85 is
  signal \^linebuf_val_v_0_q1\ : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal LineBuf_val_V_0_we0 : STD_LOGIC;
  signal \^outputwriteen_reg_3163_reg[0]\ : STD_LOGIC;
  signal \^cmp81_i_reg_3172_reg[0]\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_1__8_n_3\ : STD_LOGIC;
  signal ram_reg_bram_0_n_139 : STD_LOGIC;
  signal ram_reg_bram_0_n_140 : STD_LOGIC;
  signal ram_reg_bram_0_n_141 : STD_LOGIC;
  signal ram_reg_bram_0_n_142 : STD_LOGIC;
  signal ram_reg_bram_0_n_3 : STD_LOGIC;
  signal ram_reg_bram_0_n_39 : STD_LOGIC;
  signal ram_reg_bram_0_n_4 : STD_LOGIC;
  signal ram_reg_bram_0_n_40 : STD_LOGIC;
  signal ram_reg_bram_0_n_41 : STD_LOGIC;
  signal ram_reg_bram_0_n_42 : STD_LOGIC;
  signal ram_reg_bram_0_n_43 : STD_LOGIC;
  signal ram_reg_bram_0_n_44 : STD_LOGIC;
  signal ram_reg_bram_0_n_45 : STD_LOGIC;
  signal ram_reg_bram_0_n_46 : STD_LOGIC;
  signal ram_reg_bram_0_n_47 : STD_LOGIC;
  signal ram_reg_bram_0_n_48 : STD_LOGIC;
  signal ram_reg_bram_0_n_49 : STD_LOGIC;
  signal ram_reg_bram_0_n_50 : STD_LOGIC;
  signal ram_reg_bram_0_n_51 : STD_LOGIC;
  signal ram_reg_bram_0_n_52 : STD_LOGIC;
  signal ram_reg_bram_0_n_53 : STD_LOGIC;
  signal ram_reg_bram_0_n_54 : STD_LOGIC;
  signal ram_reg_bram_0_n_55 : STD_LOGIC;
  signal ram_reg_bram_0_n_56 : STD_LOGIC;
  signal ram_reg_bram_0_n_57 : STD_LOGIC;
  signal ram_reg_bram_0_n_58 : STD_LOGIC;
  signal ram_reg_bram_0_n_59 : STD_LOGIC;
  signal ram_reg_bram_0_n_60 : STD_LOGIC;
  signal ram_reg_bram_0_n_61 : STD_LOGIC;
  signal ram_reg_bram_0_n_62 : STD_LOGIC;
  signal ram_reg_bram_0_n_63 : STD_LOGIC;
  signal ram_reg_bram_0_n_64 : STD_LOGIC;
  signal ram_reg_bram_0_n_65 : STD_LOGIC;
  signal ram_reg_bram_0_n_66 : STD_LOGIC;
  signal ram_reg_bram_0_n_67 : STD_LOGIC;
  signal ram_reg_bram_0_n_68 : STD_LOGIC;
  signal ram_reg_bram_0_n_69 : STD_LOGIC;
  signal ram_reg_bram_0_n_70 : STD_LOGIC;
  signal \ram_reg_bram_1_i_3__0_n_3\ : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_bram_2_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_2_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_2_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_2_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_2_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_2_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_2_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_2_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 12 );
  signal NLW_ram_reg_bram_2_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_2_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680[0]_i_1\ : label is "soft_lutpair331";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 92160;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "LineBuf_val_V_0_U/bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 35;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_1 : label is "p4_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_1 : label is "p4_d32";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_1 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram_reg_bram_1 : label is 92160;
  attribute RTL_RAM_NAME of ram_reg_bram_1 : label is "LineBuf_val_V_0_U/bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_bram_1 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_bram_1 : label is 1024;
  attribute ram_addr_end of ram_reg_bram_1 : label is 2047;
  attribute ram_offset of ram_reg_bram_1 : label is 0;
  attribute ram_slice_begin of ram_reg_bram_1 : label is 0;
  attribute ram_slice_end of ram_reg_bram_1 : label is 35;
  attribute SOFT_HLUTNM of ram_reg_bram_1_i_3 : label is "soft_lutpair331";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_2 : label is "p0_d12";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_2 : label is "p0_d12";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_2 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_2 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram_reg_bram_2 : label is 92160;
  attribute RTL_RAM_NAME of ram_reg_bram_2 : label is "LineBuf_val_V_0_U/bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U/ram";
  attribute RTL_RAM_TYPE of ram_reg_bram_2 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_bram_2 : label is 0;
  attribute ram_addr_end of ram_reg_bram_2 : label is 2047;
  attribute ram_offset of ram_reg_bram_2 : label is 0;
  attribute ram_slice_begin of ram_reg_bram_2 : label is 36;
  attribute ram_slice_end of ram_reg_bram_2 : label is 47;
begin
  LineBuf_val_V_0_q1(47 downto 0) <= \^linebuf_val_v_0_q1\(47 downto 0);
  \OutputWriteEn_reg_3163_reg[0]\ <= \^outputwriteen_reg_3163_reg[0]\;
  \cmp81_i_reg_3172_reg[0]\ <= \^cmp81_i_reg_3172_reg[0]\;
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00080"
    )
        port map (
      I0 => \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7]\(0),
      I1 => cmp81_i_reg_3172,
      I2 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]\,
      I3 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0\,
      I4 => \^linebuf_val_v_0_q1\(0),
      O => \cmp81_i_reg_3172_reg[0]_4\(0)
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00080"
    )
        port map (
      I0 => \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7]\(1),
      I1 => cmp81_i_reg_3172,
      I2 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]\,
      I3 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0\,
      I4 => \^linebuf_val_v_0_q1\(1),
      O => \cmp81_i_reg_3172_reg[0]_4\(1)
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00080"
    )
        port map (
      I0 => \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7]\(2),
      I1 => cmp81_i_reg_3172,
      I2 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]\,
      I3 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0\,
      I4 => \^linebuf_val_v_0_q1\(2),
      O => \cmp81_i_reg_3172_reg[0]_4\(2)
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00080"
    )
        port map (
      I0 => \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7]\(3),
      I1 => cmp81_i_reg_3172,
      I2 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]\,
      I3 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0\,
      I4 => \^linebuf_val_v_0_q1\(3),
      O => \cmp81_i_reg_3172_reg[0]_4\(3)
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00080"
    )
        port map (
      I0 => \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7]\(4),
      I1 => cmp81_i_reg_3172,
      I2 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]\,
      I3 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0\,
      I4 => \^linebuf_val_v_0_q1\(4),
      O => \cmp81_i_reg_3172_reg[0]_4\(4)
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00080"
    )
        port map (
      I0 => \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7]\(5),
      I1 => cmp81_i_reg_3172,
      I2 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]\,
      I3 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0\,
      I4 => \^linebuf_val_v_0_q1\(5),
      O => \cmp81_i_reg_3172_reg[0]_4\(5)
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00080"
    )
        port map (
      I0 => \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7]\(6),
      I1 => cmp81_i_reg_3172,
      I2 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]\,
      I3 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0\,
      I4 => \^linebuf_val_v_0_q1\(6),
      O => \cmp81_i_reg_3172_reg[0]_4\(6)
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00080"
    )
        port map (
      I0 => \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7]\(7),
      I1 => cmp81_i_reg_3172,
      I2 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]\,
      I3 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0\,
      I4 => \^linebuf_val_v_0_q1\(7),
      O => \cmp81_i_reg_3172_reg[0]_4\(7)
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00080"
    )
        port map (
      I0 => \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7]\(8),
      I1 => cmp81_i_reg_3172,
      I2 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]\,
      I3 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0\,
      I4 => \^linebuf_val_v_0_q1\(8),
      O => \cmp81_i_reg_3172_reg[0]_3\(0)
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00080"
    )
        port map (
      I0 => \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7]\(9),
      I1 => cmp81_i_reg_3172,
      I2 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]\,
      I3 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0\,
      I4 => \^linebuf_val_v_0_q1\(9),
      O => \cmp81_i_reg_3172_reg[0]_3\(1)
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00080"
    )
        port map (
      I0 => \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7]\(10),
      I1 => cmp81_i_reg_3172,
      I2 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]\,
      I3 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0\,
      I4 => \^linebuf_val_v_0_q1\(10),
      O => \cmp81_i_reg_3172_reg[0]_3\(2)
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00080"
    )
        port map (
      I0 => \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7]\(11),
      I1 => cmp81_i_reg_3172,
      I2 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]\,
      I3 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0\,
      I4 => \^linebuf_val_v_0_q1\(11),
      O => \cmp81_i_reg_3172_reg[0]_3\(3)
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00080"
    )
        port map (
      I0 => \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7]\(12),
      I1 => cmp81_i_reg_3172,
      I2 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]\,
      I3 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0\,
      I4 => \^linebuf_val_v_0_q1\(12),
      O => \cmp81_i_reg_3172_reg[0]_3\(4)
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00080"
    )
        port map (
      I0 => \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7]\(13),
      I1 => cmp81_i_reg_3172,
      I2 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]\,
      I3 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0\,
      I4 => \^linebuf_val_v_0_q1\(13),
      O => \cmp81_i_reg_3172_reg[0]_3\(5)
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00080"
    )
        port map (
      I0 => \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7]\(14),
      I1 => cmp81_i_reg_3172,
      I2 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]\,
      I3 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0\,
      I4 => \^linebuf_val_v_0_q1\(14),
      O => \cmp81_i_reg_3172_reg[0]_3\(6)
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00080"
    )
        port map (
      I0 => \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7]\(15),
      I1 => cmp81_i_reg_3172,
      I2 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]\,
      I3 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0\,
      I4 => \^linebuf_val_v_0_q1\(15),
      O => \cmp81_i_reg_3172_reg[0]_3\(7)
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00080"
    )
        port map (
      I0 => \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7]\(16),
      I1 => cmp81_i_reg_3172,
      I2 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]\,
      I3 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0\,
      I4 => \^linebuf_val_v_0_q1\(16),
      O => \cmp81_i_reg_3172_reg[0]_2\(0)
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00080"
    )
        port map (
      I0 => \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7]\(17),
      I1 => cmp81_i_reg_3172,
      I2 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]\,
      I3 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0\,
      I4 => \^linebuf_val_v_0_q1\(17),
      O => \cmp81_i_reg_3172_reg[0]_2\(1)
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00080"
    )
        port map (
      I0 => \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7]\(18),
      I1 => cmp81_i_reg_3172,
      I2 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]\,
      I3 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0\,
      I4 => \^linebuf_val_v_0_q1\(18),
      O => \cmp81_i_reg_3172_reg[0]_2\(2)
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00080"
    )
        port map (
      I0 => \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7]\(19),
      I1 => cmp81_i_reg_3172,
      I2 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]\,
      I3 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0\,
      I4 => \^linebuf_val_v_0_q1\(19),
      O => \cmp81_i_reg_3172_reg[0]_2\(3)
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00080"
    )
        port map (
      I0 => \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7]\(20),
      I1 => cmp81_i_reg_3172,
      I2 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]\,
      I3 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0\,
      I4 => \^linebuf_val_v_0_q1\(20),
      O => \cmp81_i_reg_3172_reg[0]_2\(4)
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00080"
    )
        port map (
      I0 => \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7]\(21),
      I1 => cmp81_i_reg_3172,
      I2 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]\,
      I3 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0\,
      I4 => \^linebuf_val_v_0_q1\(21),
      O => \cmp81_i_reg_3172_reg[0]_2\(5)
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00080"
    )
        port map (
      I0 => \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7]\(22),
      I1 => cmp81_i_reg_3172,
      I2 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]\,
      I3 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0\,
      I4 => \^linebuf_val_v_0_q1\(22),
      O => \cmp81_i_reg_3172_reg[0]_2\(6)
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00080"
    )
        port map (
      I0 => \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7]\(23),
      I1 => cmp81_i_reg_3172,
      I2 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]\,
      I3 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0\,
      I4 => \^linebuf_val_v_0_q1\(23),
      O => \cmp81_i_reg_3172_reg[0]_2\(7)
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00080"
    )
        port map (
      I0 => \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7]\(24),
      I1 => cmp81_i_reg_3172,
      I2 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]\,
      I3 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0\,
      I4 => \^linebuf_val_v_0_q1\(24),
      O => \cmp81_i_reg_3172_reg[0]_1\(0)
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00080"
    )
        port map (
      I0 => \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7]\(25),
      I1 => cmp81_i_reg_3172,
      I2 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]\,
      I3 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0\,
      I4 => \^linebuf_val_v_0_q1\(25),
      O => \cmp81_i_reg_3172_reg[0]_1\(1)
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00080"
    )
        port map (
      I0 => \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7]\(26),
      I1 => cmp81_i_reg_3172,
      I2 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]\,
      I3 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0\,
      I4 => \^linebuf_val_v_0_q1\(26),
      O => \cmp81_i_reg_3172_reg[0]_1\(2)
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00080"
    )
        port map (
      I0 => \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7]\(27),
      I1 => cmp81_i_reg_3172,
      I2 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]\,
      I3 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0\,
      I4 => \^linebuf_val_v_0_q1\(27),
      O => \cmp81_i_reg_3172_reg[0]_1\(3)
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00080"
    )
        port map (
      I0 => \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7]\(28),
      I1 => cmp81_i_reg_3172,
      I2 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]\,
      I3 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0\,
      I4 => \^linebuf_val_v_0_q1\(28),
      O => \cmp81_i_reg_3172_reg[0]_1\(4)
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00080"
    )
        port map (
      I0 => \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7]\(29),
      I1 => cmp81_i_reg_3172,
      I2 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]\,
      I3 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0\,
      I4 => \^linebuf_val_v_0_q1\(29),
      O => \cmp81_i_reg_3172_reg[0]_1\(5)
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00080"
    )
        port map (
      I0 => \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7]\(30),
      I1 => cmp81_i_reg_3172,
      I2 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]\,
      I3 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0\,
      I4 => \^linebuf_val_v_0_q1\(30),
      O => \cmp81_i_reg_3172_reg[0]_1\(6)
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00080"
    )
        port map (
      I0 => \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7]\(31),
      I1 => cmp81_i_reg_3172,
      I2 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]\,
      I3 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0\,
      I4 => \^linebuf_val_v_0_q1\(31),
      O => \cmp81_i_reg_3172_reg[0]_1\(7)
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00080"
    )
        port map (
      I0 => \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7]\(32),
      I1 => cmp81_i_reg_3172,
      I2 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]\,
      I3 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0\,
      I4 => \^linebuf_val_v_0_q1\(32),
      O => \cmp81_i_reg_3172_reg[0]_0\(0)
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00080"
    )
        port map (
      I0 => \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7]\(33),
      I1 => cmp81_i_reg_3172,
      I2 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]\,
      I3 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0\,
      I4 => \^linebuf_val_v_0_q1\(33),
      O => \cmp81_i_reg_3172_reg[0]_0\(1)
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00080"
    )
        port map (
      I0 => \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7]\(34),
      I1 => cmp81_i_reg_3172,
      I2 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]\,
      I3 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0\,
      I4 => \^linebuf_val_v_0_q1\(34),
      O => \cmp81_i_reg_3172_reg[0]_0\(2)
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00080"
    )
        port map (
      I0 => \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7]\(35),
      I1 => cmp81_i_reg_3172,
      I2 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]\,
      I3 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0\,
      I4 => \^linebuf_val_v_0_q1\(35),
      O => \cmp81_i_reg_3172_reg[0]_0\(3)
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00080"
    )
        port map (
      I0 => \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7]\(36),
      I1 => cmp81_i_reg_3172,
      I2 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]\,
      I3 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0\,
      I4 => \^linebuf_val_v_0_q1\(36),
      O => \cmp81_i_reg_3172_reg[0]_0\(4)
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00080"
    )
        port map (
      I0 => \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7]\(37),
      I1 => cmp81_i_reg_3172,
      I2 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]\,
      I3 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0\,
      I4 => \^linebuf_val_v_0_q1\(37),
      O => \cmp81_i_reg_3172_reg[0]_0\(5)
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00080"
    )
        port map (
      I0 => \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7]\(38),
      I1 => cmp81_i_reg_3172,
      I2 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]\,
      I3 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0\,
      I4 => \^linebuf_val_v_0_q1\(38),
      O => \cmp81_i_reg_3172_reg[0]_0\(6)
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00080"
    )
        port map (
      I0 => \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7]\(39),
      I1 => cmp81_i_reg_3172,
      I2 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]\,
      I3 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0\,
      I4 => \^linebuf_val_v_0_q1\(39),
      O => \cmp81_i_reg_3172_reg[0]_0\(7)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00080"
    )
        port map (
      I0 => \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7]\(40),
      I1 => cmp81_i_reg_3172,
      I2 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]\,
      I3 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0\,
      I4 => \^linebuf_val_v_0_q1\(40),
      O => D(0)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00080"
    )
        port map (
      I0 => \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7]\(41),
      I1 => cmp81_i_reg_3172,
      I2 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]\,
      I3 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0\,
      I4 => \^linebuf_val_v_0_q1\(41),
      O => D(1)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00080"
    )
        port map (
      I0 => \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7]\(42),
      I1 => cmp81_i_reg_3172,
      I2 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]\,
      I3 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0\,
      I4 => \^linebuf_val_v_0_q1\(42),
      O => D(2)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00080"
    )
        port map (
      I0 => \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7]\(43),
      I1 => cmp81_i_reg_3172,
      I2 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]\,
      I3 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0\,
      I4 => \^linebuf_val_v_0_q1\(43),
      O => D(3)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00080"
    )
        port map (
      I0 => \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7]\(44),
      I1 => cmp81_i_reg_3172,
      I2 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]\,
      I3 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0\,
      I4 => \^linebuf_val_v_0_q1\(44),
      O => D(4)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00080"
    )
        port map (
      I0 => \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7]\(45),
      I1 => cmp81_i_reg_3172,
      I2 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]\,
      I3 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0\,
      I4 => \^linebuf_val_v_0_q1\(45),
      O => D(5)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00080"
    )
        port map (
      I0 => \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7]\(46),
      I1 => cmp81_i_reg_3172,
      I2 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]\,
      I3 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0\,
      I4 => \^linebuf_val_v_0_q1\(46),
      O => D(6)
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B00080"
    )
        port map (
      I0 => \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7]\(47),
      I1 => cmp81_i_reg_3172,
      I2 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]\,
      I3 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0\,
      I4 => \^linebuf_val_v_0_q1\(47),
      O => D(7)
    );
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "FIRST",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 5) => Q(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(14 downto 5) => ram_reg_bram_2_0(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31) => ram_reg_bram_0_n_39,
      CASDOUTB(30) => ram_reg_bram_0_n_40,
      CASDOUTB(29) => ram_reg_bram_0_n_41,
      CASDOUTB(28) => ram_reg_bram_0_n_42,
      CASDOUTB(27) => ram_reg_bram_0_n_43,
      CASDOUTB(26) => ram_reg_bram_0_n_44,
      CASDOUTB(25) => ram_reg_bram_0_n_45,
      CASDOUTB(24) => ram_reg_bram_0_n_46,
      CASDOUTB(23) => ram_reg_bram_0_n_47,
      CASDOUTB(22) => ram_reg_bram_0_n_48,
      CASDOUTB(21) => ram_reg_bram_0_n_49,
      CASDOUTB(20) => ram_reg_bram_0_n_50,
      CASDOUTB(19) => ram_reg_bram_0_n_51,
      CASDOUTB(18) => ram_reg_bram_0_n_52,
      CASDOUTB(17) => ram_reg_bram_0_n_53,
      CASDOUTB(16) => ram_reg_bram_0_n_54,
      CASDOUTB(15) => ram_reg_bram_0_n_55,
      CASDOUTB(14) => ram_reg_bram_0_n_56,
      CASDOUTB(13) => ram_reg_bram_0_n_57,
      CASDOUTB(12) => ram_reg_bram_0_n_58,
      CASDOUTB(11) => ram_reg_bram_0_n_59,
      CASDOUTB(10) => ram_reg_bram_0_n_60,
      CASDOUTB(9) => ram_reg_bram_0_n_61,
      CASDOUTB(8) => ram_reg_bram_0_n_62,
      CASDOUTB(7) => ram_reg_bram_0_n_63,
      CASDOUTB(6) => ram_reg_bram_0_n_64,
      CASDOUTB(5) => ram_reg_bram_0_n_65,
      CASDOUTB(4) => ram_reg_bram_0_n_66,
      CASDOUTB(3) => ram_reg_bram_0_n_67,
      CASDOUTB(2) => ram_reg_bram_0_n_68,
      CASDOUTB(1) => ram_reg_bram_0_n_69,
      CASDOUTB(0) => ram_reg_bram_0_n_70,
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3) => ram_reg_bram_0_n_139,
      CASDOUTPB(2) => ram_reg_bram_0_n_140,
      CASDOUTPB(1) => ram_reg_bram_0_n_141,
      CASDOUTPB(0) => ram_reg_bram_0_n_142,
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => ram_reg_bram_0_n_3,
      CASOUTSBITERR => ram_reg_bram_0_n_4,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 0) => ram_reg_bram_2_1(31 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => ram_reg_bram_2_1(35 downto 32),
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \ram_reg_bram_0_i_1__8_n_3\,
      ENBWREN => ram_reg_bram_0_0,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_bram_0_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]\,
      I1 => ram_reg_bram_2_5,
      I2 => ap_enable_reg_pp1_iter2,
      I3 => \^outputwriteen_reg_3163_reg[0]\,
      I4 => cmp81_i_reg_3172,
      I5 => Q(10),
      O => \ram_reg_bram_0_i_1__8_n_3\
    );
\ram_reg_bram_0_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08FF080808080808"
    )
        port map (
      I0 => OutputWriteEn_reg_3163,
      I1 => ram_reg_bram_2_3,
      I2 => OutYUV_full_n,
      I3 => SrcYUV422_empty_n,
      I4 => ram_reg_bram_2_4,
      I5 => \^cmp81_i_reg_3172_reg[0]\,
      O => \^outputwriteen_reg_3163_reg[0]\
    );
ram_reg_bram_1: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "LAST",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14 downto 5) => Q(9 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(14 downto 5) => ram_reg_bram_2_0(9 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31) => ram_reg_bram_0_n_39,
      CASDINB(30) => ram_reg_bram_0_n_40,
      CASDINB(29) => ram_reg_bram_0_n_41,
      CASDINB(28) => ram_reg_bram_0_n_42,
      CASDINB(27) => ram_reg_bram_0_n_43,
      CASDINB(26) => ram_reg_bram_0_n_44,
      CASDINB(25) => ram_reg_bram_0_n_45,
      CASDINB(24) => ram_reg_bram_0_n_46,
      CASDINB(23) => ram_reg_bram_0_n_47,
      CASDINB(22) => ram_reg_bram_0_n_48,
      CASDINB(21) => ram_reg_bram_0_n_49,
      CASDINB(20) => ram_reg_bram_0_n_50,
      CASDINB(19) => ram_reg_bram_0_n_51,
      CASDINB(18) => ram_reg_bram_0_n_52,
      CASDINB(17) => ram_reg_bram_0_n_53,
      CASDINB(16) => ram_reg_bram_0_n_54,
      CASDINB(15) => ram_reg_bram_0_n_55,
      CASDINB(14) => ram_reg_bram_0_n_56,
      CASDINB(13) => ram_reg_bram_0_n_57,
      CASDINB(12) => ram_reg_bram_0_n_58,
      CASDINB(11) => ram_reg_bram_0_n_59,
      CASDINB(10) => ram_reg_bram_0_n_60,
      CASDINB(9) => ram_reg_bram_0_n_61,
      CASDINB(8) => ram_reg_bram_0_n_62,
      CASDINB(7) => ram_reg_bram_0_n_63,
      CASDINB(6) => ram_reg_bram_0_n_64,
      CASDINB(5) => ram_reg_bram_0_n_65,
      CASDINB(4) => ram_reg_bram_0_n_66,
      CASDINB(3) => ram_reg_bram_0_n_67,
      CASDINB(2) => ram_reg_bram_0_n_68,
      CASDINB(1) => ram_reg_bram_0_n_69,
      CASDINB(0) => ram_reg_bram_0_n_70,
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3) => ram_reg_bram_0_n_139,
      CASDINPB(2) => ram_reg_bram_0_n_140,
      CASDINPB(1) => ram_reg_bram_0_n_141,
      CASDINPB(0) => ram_reg_bram_0_n_142,
      CASDOMUXA => '0',
      CASDOMUXB => ram_reg_bram_1_0,
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => ce1,
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => ram_reg_bram_0_n_3,
      CASINSBITERR => ram_reg_bram_0_n_4,
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_1_DBITERR_UNCONNECTED,
      DINADIN(31 downto 0) => ram_reg_bram_2_1(31 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => ram_reg_bram_2_1(35 downto 32),
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 0) => \^linebuf_val_v_0_q1\(31 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => \^linebuf_val_v_0_q1\(35 downto 32),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \ram_reg_bram_1_i_3__0_n_3\,
      ENBWREN => ram_reg_bram_1_1,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_1_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => ram_reg_bram_1_2(0),
      WEA(2) => ram_reg_bram_1_2(0),
      WEA(1) => ram_reg_bram_1_2(0),
      WEA(0) => ram_reg_bram_1_2(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_bram_1_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => cmp81_i_reg_3172,
      I1 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]\,
      I2 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0\,
      O => \^cmp81_i_reg_3172_reg[0]\
    );
\ram_reg_bram_1_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]\,
      I1 => ram_reg_bram_2_5,
      I2 => ap_enable_reg_pp1_iter2,
      I3 => \^outputwriteen_reg_3163_reg[0]\,
      I4 => cmp81_i_reg_3172,
      I5 => Q(10),
      O => \ram_reg_bram_1_i_3__0_n_3\
    );
ram_reg_bram_2: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(14 downto 4) => Q(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(14 downto 4) => ram_reg_bram_2_0(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_2_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_2_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_2_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_2_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_2_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_2_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_2_DBITERR_UNCONNECTED,
      DINADIN(31 downto 12) => B"00000000000000000000",
      DINADIN(11 downto 0) => ram_reg_bram_2_1(47 downto 36),
      DINBDIN(31 downto 0) => B"00000000000000000000111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_2_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 12) => NLW_ram_reg_bram_2_DOUTBDOUT_UNCONNECTED(31 downto 12),
      DOUTBDOUT(11 downto 0) => \^linebuf_val_v_0_q1\(47 downto 36),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_2_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_2_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => LineBuf_val_V_0_we0,
      ENBWREN => ce1,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_2_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => ram_reg_bram_2_2(0),
      WEA(2) => ram_reg_bram_2_2(0),
      WEA(1) => ram_reg_bram_2_2(0),
      WEA(0) => ram_reg_bram_2_2(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_bram_2_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]\,
      I1 => ram_reg_bram_2_5,
      I2 => ap_enable_reg_pp1_iter2,
      I3 => \^outputwriteen_reg_3163_reg[0]\,
      I4 => cmp81_i_reg_3172,
      O => LineBuf_val_V_0_we0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_AXIvideo2MultiPixStream is
  port (
    \B_V_data_1_state_reg[1]\ : out STD_LOGIC;
    AXIvideo2MultiPixStream_U0_SrcYUV_write : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    AXIvideo2MultiPixStream_U0_ap_ready : out STD_LOGIC;
    shiftReg_ce : out STD_LOGIC;
    mOutPtr110_out : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    SrcYUV_full_n : in STD_LOGIC;
    AXIvideo2MultiPixStream_U0_WidthIn_read : in STD_LOGIC;
    s_axis_video_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    v_vcresampler_core_U0_srcImg_read : in STD_LOGIC;
    SrcYUV_empty_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \d_read_reg_22_reg[11]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \ColorMode_read_reg_656_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_video_TDATA : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_AXIvideo2MultiPixStream : entity is "bd_c2dc_vsc_0_AXIvideo2MultiPixStream";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_AXIvideo2MultiPixStream;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_AXIvideo2MultiPixStream is
  signal \^axivideo2multipixstream_u0_ap_ready\ : STD_LOGIC;
  signal B_V_data_1_sel0 : STD_LOGIC;
  signal ColorMode_read_reg_656 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[6]_i_2_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_4_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[6]_i_6_n_3\ : STD_LOGIC;
  signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ap_NS_fsm117_out : STD_LOGIC;
  signal ap_condition_213 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1_reg_n_3 : STD_LOGIC;
  signal axi_data_V_2_reg_264 : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \axi_data_V_2_reg_264[0]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_264[10]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_264[11]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_264[12]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_264[13]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_264[14]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_264[15]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_264[16]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_264[17]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_264[18]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_264[19]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_264[1]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_264[20]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_264[21]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_264[22]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_264[23]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_264[24]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_264[25]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_264[26]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_264[27]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_264[28]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_264[29]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_264[2]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_264[30]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_264[31]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_264[32]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_264[33]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_264[34]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_264[35]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_264[36]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_264[37]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_264[38]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_264[39]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_264[3]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_264[40]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_264[41]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_264[42]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_264[43]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_264[44]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_264[45]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_264[46]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_264[47]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_264[47]_i_2_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_264[4]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_264[5]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_264[6]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_264[7]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_264[8]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_2_reg_264[9]_i_1_n_3\ : STD_LOGIC;
  signal axi_data_V_3_reg_318 : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \axi_data_V_3_reg_318[0]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_318[10]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_318[11]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_318[12]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_318[13]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_318[14]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_318[15]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_318[16]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_318[17]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_318[18]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_318[19]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_318[1]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_318[20]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_318[21]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_318[22]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_318[23]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_318[24]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_318[25]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_318[26]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_318[27]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_318[28]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_318[29]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_318[2]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_318[30]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_318[31]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_318[32]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_318[33]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_318[34]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_318[35]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_318[36]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_318[37]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_318[38]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_318[39]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_318[3]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_318[40]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_318[41]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_318[42]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_318[43]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_318[44]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_318[45]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_318[46]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_318[47]_i_2_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_318[4]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_318[5]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_318[6]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_318[7]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_318[8]_i_1_n_3\ : STD_LOGIC;
  signal \axi_data_V_3_reg_318[9]_i_1_n_3\ : STD_LOGIC;
  signal axi_data_V_5_ph_reg_354 : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \axi_data_V_5_ph_reg_354[47]_i_1_n_3\ : STD_LOGIC;
  signal axi_data_V_5_reg_391 : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal axi_data_V_7_reg_329 : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \axi_data_V_7_reg_329[47]_i_3_n_3\ : STD_LOGIC;
  signal \axi_data_V_7_reg_329[47]_i_4_n_3\ : STD_LOGIC;
  signal axi_data_V_reg_207 : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal axi_last_V_2_reg_253 : STD_LOGIC;
  signal \axi_last_V_2_reg_253[0]_i_1_n_3\ : STD_LOGIC;
  signal axi_last_V_3_reg_308 : STD_LOGIC;
  signal \axi_last_V_3_reg_308[0]_i_1_n_3\ : STD_LOGIC;
  signal axi_last_V_5_ph_reg_366 : STD_LOGIC;
  signal \axi_last_V_5_ph_reg_366[0]_i_1_n_3\ : STD_LOGIC;
  signal axi_last_V_5_reg_403 : STD_LOGIC;
  signal \axi_last_V_8_reg_341_reg_n_3_[0]\ : STD_LOGIC;
  signal axi_last_V_reg_219 : STD_LOGIC;
  signal \cmp7661_i_reg_699[0]_i_1_n_3\ : STD_LOGIC;
  signal \cmp7661_i_reg_699[0]_i_2_n_3\ : STD_LOGIC;
  signal \cmp7661_i_reg_699[0]_i_3_n_3\ : STD_LOGIC;
  signal \cmp7661_i_reg_699_reg_n_3_[0]\ : STD_LOGIC;
  signal d_read_reg_22 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal div_cast_i_fu_457_p4 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal div_cast_i_reg_683 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \eol_1_ph_reg_378[0]_i_1_n_3\ : STD_LOGIC;
  signal \eol_1_ph_reg_378_reg_n_3_[0]\ : STD_LOGIC;
  signal eol_1_reg_415 : STD_LOGIC;
  signal \eol_1_reg_415_reg_n_3_[0]\ : STD_LOGIC;
  signal eol_reg_286 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_447_n_10 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_447_n_11 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_447_n_12 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_447_n_13 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_447_n_3 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_447_n_4 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_447_n_5 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_447_n_6 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_447_n_7 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_447_n_8 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_447_n_9 : STD_LOGIC;
  signal i_2_fu_492_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal i_2_reg_720 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal i_2_reg_7200 : STD_LOGIC;
  signal \i_2_reg_720_reg[11]_i_2_n_10\ : STD_LOGIC;
  signal \i_2_reg_720_reg[11]_i_2_n_9\ : STD_LOGIC;
  signal \i_2_reg_720_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \i_2_reg_720_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \i_2_reg_720_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \i_2_reg_720_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \i_2_reg_720_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \i_2_reg_720_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \i_2_reg_720_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \i_2_reg_720_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal i_reg_242 : STD_LOGIC;
  signal \i_reg_242_reg_n_3_[0]\ : STD_LOGIC;
  signal \i_reg_242_reg_n_3_[10]\ : STD_LOGIC;
  signal \i_reg_242_reg_n_3_[11]\ : STD_LOGIC;
  signal \i_reg_242_reg_n_3_[1]\ : STD_LOGIC;
  signal \i_reg_242_reg_n_3_[2]\ : STD_LOGIC;
  signal \i_reg_242_reg_n_3_[3]\ : STD_LOGIC;
  signal \i_reg_242_reg_n_3_[4]\ : STD_LOGIC;
  signal \i_reg_242_reg_n_3_[5]\ : STD_LOGIC;
  signal \i_reg_242_reg_n_3_[6]\ : STD_LOGIC;
  signal \i_reg_242_reg_n_3_[7]\ : STD_LOGIC;
  signal \i_reg_242_reg_n_3_[8]\ : STD_LOGIC;
  signal \i_reg_242_reg_n_3_[9]\ : STD_LOGIC;
  signal icmp_ln815_fu_466_p2 : STD_LOGIC;
  signal \icmp_ln815_reg_688[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln815_reg_688[0]_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln815_reg_688_reg_n_3_[0]\ : STD_LOGIC;
  signal \icmp_ln820_reg_739_reg_n_3_[0]\ : STD_LOGIC;
  signal \icmp_ln844_1_reg_710[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln844_1_reg_710[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln844_1_reg_710[0]_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln844_1_reg_710_reg_n_3_[0]\ : STD_LOGIC;
  signal \icmp_ln844_reg_703[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp_ln844_reg_703_reg_n_3_[0]\ : STD_LOGIC;
  signal j_2_fu_506_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal j_reg_2750 : STD_LOGIC;
  signal \j_reg_275[10]_i_4_n_3\ : STD_LOGIC;
  signal \j_reg_275[10]_i_5_n_3\ : STD_LOGIC;
  signal \j_reg_275[10]_i_6_n_3\ : STD_LOGIC;
  signal \j_reg_275[10]_i_7_n_3\ : STD_LOGIC;
  signal \j_reg_275[10]_i_8_n_3\ : STD_LOGIC;
  signal \j_reg_275[10]_i_9_n_3\ : STD_LOGIC;
  signal j_reg_275_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal pix_val_V_0_2_fu_537_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pix_val_V_0_2_reg_7470 : STD_LOGIC;
  signal pix_val_V_1_2_fu_554_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pix_val_V_2_4_fu_561_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pix_val_V_3_4_fu_595_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pix_val_V_4_3_fu_619_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pix_val_V_5_6_fu_633_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal regslice_both_AXI_video_strm_V_data_V_U_n_100 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_101 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_102 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_103 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_104 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_105 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_106 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_107 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_108 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_109 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_110 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_111 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_112 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_113 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_114 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_115 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_116 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_117 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_118 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_119 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_152 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_158 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_160 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_161 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_162 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_163 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_164 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_165 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_166 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_167 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_168 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_169 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_170 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_171 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_172 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_173 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_174 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_175 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_176 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_177 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_178 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_179 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_180 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_181 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_182 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_183 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_184 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_185 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_186 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_187 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_188 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_189 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_190 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_191 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_192 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_193 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_194 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_195 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_196 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_197 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_198 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_199 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_200 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_201 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_202 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_203 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_204 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_205 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_206 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_207 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_208 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_209 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_210 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_211 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_212 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_213 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_217 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_218 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_4 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_5 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_72 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_73 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_74 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_75 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_76 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_77 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_78 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_79 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_80 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_81 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_82 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_83 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_84 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_85 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_86 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_87 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_88 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_89 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_90 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_91 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_92 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_93 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_94 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_95 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_96 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_97 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_98 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_99 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_last_V_U_n_3 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_last_V_U_n_5 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_last_V_U_n_6 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_user_V_U_n_3 : STD_LOGIC;
  signal rows_reg_662 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal s_axis_video_TDATA_int_regslice : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal s_axis_video_TLAST_int_regslice : STD_LOGIC;
  signal sof_5_fu_136 : STD_LOGIC;
  signal \sof_5_fu_136[0]_i_1_n_3\ : STD_LOGIC;
  signal sof_6_reg_298 : STD_LOGIC;
  signal sof_reg_231 : STD_LOGIC;
  signal \NLW_i_2_reg_720_reg[11]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_i_2_reg_720_reg[11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_2\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_2\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_6\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_1\ : label is "soft_lutpair82";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_264[10]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_264[11]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_264[12]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_264[13]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_264[14]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_264[15]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_264[16]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_264[17]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_264[18]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_264[19]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_264[1]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_264[20]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_264[21]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_264[22]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_264[23]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_264[24]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_264[25]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_264[26]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_264[27]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_264[28]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_264[29]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_264[2]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_264[30]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_264[31]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_264[32]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_264[33]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_264[34]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_264[35]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_264[36]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_264[37]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_264[38]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_264[39]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_264[3]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_264[40]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_264[41]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_264[42]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_264[43]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_264[44]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_264[45]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_264[46]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_264[47]_i_2\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_264[4]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_264[5]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_264[6]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_264[7]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_264[8]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \axi_data_V_2_reg_264[9]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_318[10]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_318[11]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_318[12]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_318[13]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_318[14]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_318[15]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_318[16]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_318[17]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_318[18]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_318[19]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_318[1]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_318[20]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_318[21]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_318[22]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_318[23]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_318[24]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_318[25]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_318[26]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_318[27]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_318[28]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_318[29]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_318[2]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_318[30]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_318[31]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_318[32]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_318[33]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_318[34]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_318[35]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_318[36]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_318[37]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_318[38]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_318[39]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_318[3]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_318[40]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_318[41]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_318[42]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_318[43]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_318[44]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_318[45]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_318[46]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_318[47]_i_2\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_318[4]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_318[5]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_318[6]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_318[7]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_318[8]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \axi_data_V_3_reg_318[9]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \axi_data_V_7_reg_329[47]_i_3\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \axi_last_V_2_reg_253[0]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \axi_last_V_3_reg_308[0]_i_1\ : label is "soft_lutpair57";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_2_reg_720_reg[11]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \i_2_reg_720_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \i_reg_242[11]_i_2\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \j_reg_275[1]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \j_reg_275[2]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \j_reg_275[3]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \j_reg_275[4]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \j_reg_275[6]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \j_reg_275[7]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \j_reg_275[8]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \j_reg_275[9]_i_1\ : label is "soft_lutpair53";
begin
  AXIvideo2MultiPixStream_U0_ap_ready <= \^axivideo2multipixstream_u0_ap_ready\;
  Q(0) <= \^q\(0);
\ColorMode_read_reg_656_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \ColorMode_read_reg_656_reg[7]_0\(0),
      Q => ColorMode_read_reg_656(0),
      R => '0'
    );
\ColorMode_read_reg_656_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \ColorMode_read_reg_656_reg[7]_0\(1),
      Q => ColorMode_read_reg_656(1),
      R => '0'
    );
\ColorMode_read_reg_656_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \ColorMode_read_reg_656_reg[7]_0\(2),
      Q => ColorMode_read_reg_656(2),
      R => '0'
    );
\ColorMode_read_reg_656_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \ColorMode_read_reg_656_reg[7]_0\(3),
      Q => ColorMode_read_reg_656(3),
      R => '0'
    );
\ColorMode_read_reg_656_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \ColorMode_read_reg_656_reg[7]_0\(4),
      Q => ColorMode_read_reg_656(4),
      R => '0'
    );
\ColorMode_read_reg_656_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \ColorMode_read_reg_656_reg[7]_0\(5),
      Q => ColorMode_read_reg_656(5),
      R => '0'
    );
\ColorMode_read_reg_656_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \ColorMode_read_reg_656_reg[7]_0\(6),
      Q => ColorMode_read_reg_656(6),
      R => '0'
    );
\ColorMode_read_reg_656_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \ColorMode_read_reg_656_reg[7]_0\(7),
      Q => ColorMode_read_reg_656(7),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => AXIvideo2MultiPixStream_U0_WidthIn_read,
      I1 => \^q\(0),
      I2 => \^axivideo2multipixstream_u0_ap_ready\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => \icmp_ln815_reg_688_reg_n_3_[0]\,
      I2 => \j_reg_275[10]_i_4_n_3\,
      O => \^axivideo2multipixstream_u0_ap_ready\
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => sof_reg_231,
      I2 => ap_CS_fsm_state3,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sof_reg_231,
      I1 => ap_CS_fsm_state3,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => ap_CS_fsm_state10,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \cmp7661_i_reg_699_reg_n_3_[0]\,
      I1 => ap_CS_fsm_state5,
      I2 => \icmp_ln815_reg_688_reg_n_3_[0]\,
      I3 => \j_reg_275[10]_i_4_n_3\,
      O => \ap_CS_fsm[6]_i_2_n_3\
    );
\ap_CS_fsm[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => regslice_both_AXI_video_strm_V_data_V_U_n_160,
      I1 => regslice_both_AXI_video_strm_V_data_V_U_n_161,
      I2 => regslice_both_AXI_video_strm_V_data_V_U_n_162,
      I3 => regslice_both_AXI_video_strm_V_data_V_U_n_163,
      O => \ap_CS_fsm[6]_i_4_n_3\
    );
\ap_CS_fsm[6]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \icmp_ln820_reg_739_reg_n_3_[0]\,
      I1 => ap_enable_reg_pp1_iter1_reg_n_3,
      O => \ap_CS_fsm[6]_i_6_n_3\
    );
\ap_CS_fsm[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \eol_1_reg_415_reg_n_3_[0]\,
      I2 => ap_CS_fsm_state9,
      O => ap_NS_fsm(7)
    );
\ap_CS_fsm[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \eol_1_reg_415_reg_n_3_[0]\,
      I1 => ap_CS_fsm_state9,
      O => ap_NS_fsm(8)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => AXIvideo2MultiPixStream_U0_WidthIn_read,
      Q => ap_CS_fsm_state2,
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => SS(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => SS(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => SS(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_pp1_stage0,
      R => SS(0)
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state8,
      R => SS(0)
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state9,
      R => SS(0)
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_state10,
      R => SS(0)
    );
ap_enable_reg_pp1_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_158,
      Q => ap_enable_reg_pp1_iter0,
      R => '0'
    );
ap_enable_reg_pp1_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_4,
      Q => ap_enable_reg_pp1_iter1_reg_n_3,
      R => '0'
    );
\axi_data_V_2_reg_264[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_391(0),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_207(0),
      O => \axi_data_V_2_reg_264[0]_i_1_n_3\
    );
\axi_data_V_2_reg_264[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_391(10),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_207(10),
      O => \axi_data_V_2_reg_264[10]_i_1_n_3\
    );
\axi_data_V_2_reg_264[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_391(11),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_207(11),
      O => \axi_data_V_2_reg_264[11]_i_1_n_3\
    );
\axi_data_V_2_reg_264[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_391(12),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_207(12),
      O => \axi_data_V_2_reg_264[12]_i_1_n_3\
    );
\axi_data_V_2_reg_264[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_391(13),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_207(13),
      O => \axi_data_V_2_reg_264[13]_i_1_n_3\
    );
\axi_data_V_2_reg_264[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_391(14),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_207(14),
      O => \axi_data_V_2_reg_264[14]_i_1_n_3\
    );
\axi_data_V_2_reg_264[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_391(15),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_207(15),
      O => \axi_data_V_2_reg_264[15]_i_1_n_3\
    );
\axi_data_V_2_reg_264[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_391(16),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_207(16),
      O => \axi_data_V_2_reg_264[16]_i_1_n_3\
    );
\axi_data_V_2_reg_264[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_391(17),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_207(17),
      O => \axi_data_V_2_reg_264[17]_i_1_n_3\
    );
\axi_data_V_2_reg_264[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_391(18),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_207(18),
      O => \axi_data_V_2_reg_264[18]_i_1_n_3\
    );
\axi_data_V_2_reg_264[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_391(19),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_207(19),
      O => \axi_data_V_2_reg_264[19]_i_1_n_3\
    );
\axi_data_V_2_reg_264[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_391(1),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_207(1),
      O => \axi_data_V_2_reg_264[1]_i_1_n_3\
    );
\axi_data_V_2_reg_264[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_391(20),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_207(20),
      O => \axi_data_V_2_reg_264[20]_i_1_n_3\
    );
\axi_data_V_2_reg_264[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_391(21),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_207(21),
      O => \axi_data_V_2_reg_264[21]_i_1_n_3\
    );
\axi_data_V_2_reg_264[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_391(22),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_207(22),
      O => \axi_data_V_2_reg_264[22]_i_1_n_3\
    );
\axi_data_V_2_reg_264[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_391(23),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_207(23),
      O => \axi_data_V_2_reg_264[23]_i_1_n_3\
    );
\axi_data_V_2_reg_264[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_391(24),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_207(24),
      O => \axi_data_V_2_reg_264[24]_i_1_n_3\
    );
\axi_data_V_2_reg_264[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_391(25),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_207(25),
      O => \axi_data_V_2_reg_264[25]_i_1_n_3\
    );
\axi_data_V_2_reg_264[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_391(26),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_207(26),
      O => \axi_data_V_2_reg_264[26]_i_1_n_3\
    );
\axi_data_V_2_reg_264[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_391(27),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_207(27),
      O => \axi_data_V_2_reg_264[27]_i_1_n_3\
    );
\axi_data_V_2_reg_264[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_391(28),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_207(28),
      O => \axi_data_V_2_reg_264[28]_i_1_n_3\
    );
\axi_data_V_2_reg_264[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_391(29),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_207(29),
      O => \axi_data_V_2_reg_264[29]_i_1_n_3\
    );
\axi_data_V_2_reg_264[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_391(2),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_207(2),
      O => \axi_data_V_2_reg_264[2]_i_1_n_3\
    );
\axi_data_V_2_reg_264[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_391(30),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_207(30),
      O => \axi_data_V_2_reg_264[30]_i_1_n_3\
    );
\axi_data_V_2_reg_264[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_391(31),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_207(31),
      O => \axi_data_V_2_reg_264[31]_i_1_n_3\
    );
\axi_data_V_2_reg_264[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_391(32),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_207(32),
      O => \axi_data_V_2_reg_264[32]_i_1_n_3\
    );
\axi_data_V_2_reg_264[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_391(33),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_207(33),
      O => \axi_data_V_2_reg_264[33]_i_1_n_3\
    );
\axi_data_V_2_reg_264[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_391(34),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_207(34),
      O => \axi_data_V_2_reg_264[34]_i_1_n_3\
    );
\axi_data_V_2_reg_264[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_391(35),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_207(35),
      O => \axi_data_V_2_reg_264[35]_i_1_n_3\
    );
\axi_data_V_2_reg_264[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_391(36),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_207(36),
      O => \axi_data_V_2_reg_264[36]_i_1_n_3\
    );
\axi_data_V_2_reg_264[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_391(37),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_207(37),
      O => \axi_data_V_2_reg_264[37]_i_1_n_3\
    );
\axi_data_V_2_reg_264[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_391(38),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_207(38),
      O => \axi_data_V_2_reg_264[38]_i_1_n_3\
    );
\axi_data_V_2_reg_264[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_391(39),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_207(39),
      O => \axi_data_V_2_reg_264[39]_i_1_n_3\
    );
\axi_data_V_2_reg_264[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_391(3),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_207(3),
      O => \axi_data_V_2_reg_264[3]_i_1_n_3\
    );
\axi_data_V_2_reg_264[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_391(40),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_207(40),
      O => \axi_data_V_2_reg_264[40]_i_1_n_3\
    );
\axi_data_V_2_reg_264[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_391(41),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_207(41),
      O => \axi_data_V_2_reg_264[41]_i_1_n_3\
    );
\axi_data_V_2_reg_264[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_391(42),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_207(42),
      O => \axi_data_V_2_reg_264[42]_i_1_n_3\
    );
\axi_data_V_2_reg_264[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_391(43),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_207(43),
      O => \axi_data_V_2_reg_264[43]_i_1_n_3\
    );
\axi_data_V_2_reg_264[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_391(44),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_207(44),
      O => \axi_data_V_2_reg_264[44]_i_1_n_3\
    );
\axi_data_V_2_reg_264[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_391(45),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_207(45),
      O => \axi_data_V_2_reg_264[45]_i_1_n_3\
    );
\axi_data_V_2_reg_264[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_391(46),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_207(46),
      O => \axi_data_V_2_reg_264[46]_i_1_n_3\
    );
\axi_data_V_2_reg_264[47]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state10,
      I1 => p_0_in,
      O => \axi_data_V_2_reg_264[47]_i_1_n_3\
    );
\axi_data_V_2_reg_264[47]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_391(47),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_207(47),
      O => \axi_data_V_2_reg_264[47]_i_2_n_3\
    );
\axi_data_V_2_reg_264[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_391(4),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_207(4),
      O => \axi_data_V_2_reg_264[4]_i_1_n_3\
    );
\axi_data_V_2_reg_264[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_391(5),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_207(5),
      O => \axi_data_V_2_reg_264[5]_i_1_n_3\
    );
\axi_data_V_2_reg_264[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_391(6),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_207(6),
      O => \axi_data_V_2_reg_264[6]_i_1_n_3\
    );
\axi_data_V_2_reg_264[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_391(7),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_207(7),
      O => \axi_data_V_2_reg_264[7]_i_1_n_3\
    );
\axi_data_V_2_reg_264[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_391(8),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_207(8),
      O => \axi_data_V_2_reg_264[8]_i_1_n_3\
    );
\axi_data_V_2_reg_264[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_5_reg_391(9),
      I1 => ap_CS_fsm_state10,
      I2 => axi_data_V_reg_207(9),
      O => \axi_data_V_2_reg_264[9]_i_1_n_3\
    );
\axi_data_V_2_reg_264_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_264[47]_i_1_n_3\,
      D => \axi_data_V_2_reg_264[0]_i_1_n_3\,
      Q => axi_data_V_2_reg_264(0),
      R => '0'
    );
\axi_data_V_2_reg_264_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_264[47]_i_1_n_3\,
      D => \axi_data_V_2_reg_264[10]_i_1_n_3\,
      Q => axi_data_V_2_reg_264(10),
      R => '0'
    );
\axi_data_V_2_reg_264_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_264[47]_i_1_n_3\,
      D => \axi_data_V_2_reg_264[11]_i_1_n_3\,
      Q => axi_data_V_2_reg_264(11),
      R => '0'
    );
\axi_data_V_2_reg_264_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_264[47]_i_1_n_3\,
      D => \axi_data_V_2_reg_264[12]_i_1_n_3\,
      Q => axi_data_V_2_reg_264(12),
      R => '0'
    );
\axi_data_V_2_reg_264_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_264[47]_i_1_n_3\,
      D => \axi_data_V_2_reg_264[13]_i_1_n_3\,
      Q => axi_data_V_2_reg_264(13),
      R => '0'
    );
\axi_data_V_2_reg_264_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_264[47]_i_1_n_3\,
      D => \axi_data_V_2_reg_264[14]_i_1_n_3\,
      Q => axi_data_V_2_reg_264(14),
      R => '0'
    );
\axi_data_V_2_reg_264_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_264[47]_i_1_n_3\,
      D => \axi_data_V_2_reg_264[15]_i_1_n_3\,
      Q => axi_data_V_2_reg_264(15),
      R => '0'
    );
\axi_data_V_2_reg_264_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_264[47]_i_1_n_3\,
      D => \axi_data_V_2_reg_264[16]_i_1_n_3\,
      Q => axi_data_V_2_reg_264(16),
      R => '0'
    );
\axi_data_V_2_reg_264_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_264[47]_i_1_n_3\,
      D => \axi_data_V_2_reg_264[17]_i_1_n_3\,
      Q => axi_data_V_2_reg_264(17),
      R => '0'
    );
\axi_data_V_2_reg_264_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_264[47]_i_1_n_3\,
      D => \axi_data_V_2_reg_264[18]_i_1_n_3\,
      Q => axi_data_V_2_reg_264(18),
      R => '0'
    );
\axi_data_V_2_reg_264_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_264[47]_i_1_n_3\,
      D => \axi_data_V_2_reg_264[19]_i_1_n_3\,
      Q => axi_data_V_2_reg_264(19),
      R => '0'
    );
\axi_data_V_2_reg_264_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_264[47]_i_1_n_3\,
      D => \axi_data_V_2_reg_264[1]_i_1_n_3\,
      Q => axi_data_V_2_reg_264(1),
      R => '0'
    );
\axi_data_V_2_reg_264_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_264[47]_i_1_n_3\,
      D => \axi_data_V_2_reg_264[20]_i_1_n_3\,
      Q => axi_data_V_2_reg_264(20),
      R => '0'
    );
\axi_data_V_2_reg_264_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_264[47]_i_1_n_3\,
      D => \axi_data_V_2_reg_264[21]_i_1_n_3\,
      Q => axi_data_V_2_reg_264(21),
      R => '0'
    );
\axi_data_V_2_reg_264_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_264[47]_i_1_n_3\,
      D => \axi_data_V_2_reg_264[22]_i_1_n_3\,
      Q => axi_data_V_2_reg_264(22),
      R => '0'
    );
\axi_data_V_2_reg_264_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_264[47]_i_1_n_3\,
      D => \axi_data_V_2_reg_264[23]_i_1_n_3\,
      Q => axi_data_V_2_reg_264(23),
      R => '0'
    );
\axi_data_V_2_reg_264_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_264[47]_i_1_n_3\,
      D => \axi_data_V_2_reg_264[24]_i_1_n_3\,
      Q => axi_data_V_2_reg_264(24),
      R => '0'
    );
\axi_data_V_2_reg_264_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_264[47]_i_1_n_3\,
      D => \axi_data_V_2_reg_264[25]_i_1_n_3\,
      Q => axi_data_V_2_reg_264(25),
      R => '0'
    );
\axi_data_V_2_reg_264_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_264[47]_i_1_n_3\,
      D => \axi_data_V_2_reg_264[26]_i_1_n_3\,
      Q => axi_data_V_2_reg_264(26),
      R => '0'
    );
\axi_data_V_2_reg_264_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_264[47]_i_1_n_3\,
      D => \axi_data_V_2_reg_264[27]_i_1_n_3\,
      Q => axi_data_V_2_reg_264(27),
      R => '0'
    );
\axi_data_V_2_reg_264_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_264[47]_i_1_n_3\,
      D => \axi_data_V_2_reg_264[28]_i_1_n_3\,
      Q => axi_data_V_2_reg_264(28),
      R => '0'
    );
\axi_data_V_2_reg_264_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_264[47]_i_1_n_3\,
      D => \axi_data_V_2_reg_264[29]_i_1_n_3\,
      Q => axi_data_V_2_reg_264(29),
      R => '0'
    );
\axi_data_V_2_reg_264_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_264[47]_i_1_n_3\,
      D => \axi_data_V_2_reg_264[2]_i_1_n_3\,
      Q => axi_data_V_2_reg_264(2),
      R => '0'
    );
\axi_data_V_2_reg_264_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_264[47]_i_1_n_3\,
      D => \axi_data_V_2_reg_264[30]_i_1_n_3\,
      Q => axi_data_V_2_reg_264(30),
      R => '0'
    );
\axi_data_V_2_reg_264_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_264[47]_i_1_n_3\,
      D => \axi_data_V_2_reg_264[31]_i_1_n_3\,
      Q => axi_data_V_2_reg_264(31),
      R => '0'
    );
\axi_data_V_2_reg_264_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_264[47]_i_1_n_3\,
      D => \axi_data_V_2_reg_264[32]_i_1_n_3\,
      Q => axi_data_V_2_reg_264(32),
      R => '0'
    );
\axi_data_V_2_reg_264_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_264[47]_i_1_n_3\,
      D => \axi_data_V_2_reg_264[33]_i_1_n_3\,
      Q => axi_data_V_2_reg_264(33),
      R => '0'
    );
\axi_data_V_2_reg_264_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_264[47]_i_1_n_3\,
      D => \axi_data_V_2_reg_264[34]_i_1_n_3\,
      Q => axi_data_V_2_reg_264(34),
      R => '0'
    );
\axi_data_V_2_reg_264_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_264[47]_i_1_n_3\,
      D => \axi_data_V_2_reg_264[35]_i_1_n_3\,
      Q => axi_data_V_2_reg_264(35),
      R => '0'
    );
\axi_data_V_2_reg_264_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_264[47]_i_1_n_3\,
      D => \axi_data_V_2_reg_264[36]_i_1_n_3\,
      Q => axi_data_V_2_reg_264(36),
      R => '0'
    );
\axi_data_V_2_reg_264_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_264[47]_i_1_n_3\,
      D => \axi_data_V_2_reg_264[37]_i_1_n_3\,
      Q => axi_data_V_2_reg_264(37),
      R => '0'
    );
\axi_data_V_2_reg_264_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_264[47]_i_1_n_3\,
      D => \axi_data_V_2_reg_264[38]_i_1_n_3\,
      Q => axi_data_V_2_reg_264(38),
      R => '0'
    );
\axi_data_V_2_reg_264_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_264[47]_i_1_n_3\,
      D => \axi_data_V_2_reg_264[39]_i_1_n_3\,
      Q => axi_data_V_2_reg_264(39),
      R => '0'
    );
\axi_data_V_2_reg_264_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_264[47]_i_1_n_3\,
      D => \axi_data_V_2_reg_264[3]_i_1_n_3\,
      Q => axi_data_V_2_reg_264(3),
      R => '0'
    );
\axi_data_V_2_reg_264_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_264[47]_i_1_n_3\,
      D => \axi_data_V_2_reg_264[40]_i_1_n_3\,
      Q => axi_data_V_2_reg_264(40),
      R => '0'
    );
\axi_data_V_2_reg_264_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_264[47]_i_1_n_3\,
      D => \axi_data_V_2_reg_264[41]_i_1_n_3\,
      Q => axi_data_V_2_reg_264(41),
      R => '0'
    );
\axi_data_V_2_reg_264_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_264[47]_i_1_n_3\,
      D => \axi_data_V_2_reg_264[42]_i_1_n_3\,
      Q => axi_data_V_2_reg_264(42),
      R => '0'
    );
\axi_data_V_2_reg_264_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_264[47]_i_1_n_3\,
      D => \axi_data_V_2_reg_264[43]_i_1_n_3\,
      Q => axi_data_V_2_reg_264(43),
      R => '0'
    );
\axi_data_V_2_reg_264_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_264[47]_i_1_n_3\,
      D => \axi_data_V_2_reg_264[44]_i_1_n_3\,
      Q => axi_data_V_2_reg_264(44),
      R => '0'
    );
\axi_data_V_2_reg_264_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_264[47]_i_1_n_3\,
      D => \axi_data_V_2_reg_264[45]_i_1_n_3\,
      Q => axi_data_V_2_reg_264(45),
      R => '0'
    );
\axi_data_V_2_reg_264_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_264[47]_i_1_n_3\,
      D => \axi_data_V_2_reg_264[46]_i_1_n_3\,
      Q => axi_data_V_2_reg_264(46),
      R => '0'
    );
\axi_data_V_2_reg_264_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_264[47]_i_1_n_3\,
      D => \axi_data_V_2_reg_264[47]_i_2_n_3\,
      Q => axi_data_V_2_reg_264(47),
      R => '0'
    );
\axi_data_V_2_reg_264_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_264[47]_i_1_n_3\,
      D => \axi_data_V_2_reg_264[4]_i_1_n_3\,
      Q => axi_data_V_2_reg_264(4),
      R => '0'
    );
\axi_data_V_2_reg_264_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_264[47]_i_1_n_3\,
      D => \axi_data_V_2_reg_264[5]_i_1_n_3\,
      Q => axi_data_V_2_reg_264(5),
      R => '0'
    );
\axi_data_V_2_reg_264_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_264[47]_i_1_n_3\,
      D => \axi_data_V_2_reg_264[6]_i_1_n_3\,
      Q => axi_data_V_2_reg_264(6),
      R => '0'
    );
\axi_data_V_2_reg_264_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_264[47]_i_1_n_3\,
      D => \axi_data_V_2_reg_264[7]_i_1_n_3\,
      Q => axi_data_V_2_reg_264(7),
      R => '0'
    );
\axi_data_V_2_reg_264_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_264[47]_i_1_n_3\,
      D => \axi_data_V_2_reg_264[8]_i_1_n_3\,
      Q => axi_data_V_2_reg_264(8),
      R => '0'
    );
\axi_data_V_2_reg_264_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_264[47]_i_1_n_3\,
      D => \axi_data_V_2_reg_264[9]_i_1_n_3\,
      Q => axi_data_V_2_reg_264(9),
      R => '0'
    );
\axi_data_V_3_reg_318[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_2_reg_264(0),
      I1 => ap_NS_fsm117_out,
      I2 => axi_data_V_7_reg_329(0),
      O => \axi_data_V_3_reg_318[0]_i_1_n_3\
    );
\axi_data_V_3_reg_318[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_2_reg_264(10),
      I1 => ap_NS_fsm117_out,
      I2 => axi_data_V_7_reg_329(10),
      O => \axi_data_V_3_reg_318[10]_i_1_n_3\
    );
\axi_data_V_3_reg_318[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_2_reg_264(11),
      I1 => ap_NS_fsm117_out,
      I2 => axi_data_V_7_reg_329(11),
      O => \axi_data_V_3_reg_318[11]_i_1_n_3\
    );
\axi_data_V_3_reg_318[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_2_reg_264(12),
      I1 => ap_NS_fsm117_out,
      I2 => axi_data_V_7_reg_329(12),
      O => \axi_data_V_3_reg_318[12]_i_1_n_3\
    );
\axi_data_V_3_reg_318[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_2_reg_264(13),
      I1 => ap_NS_fsm117_out,
      I2 => axi_data_V_7_reg_329(13),
      O => \axi_data_V_3_reg_318[13]_i_1_n_3\
    );
\axi_data_V_3_reg_318[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_2_reg_264(14),
      I1 => ap_NS_fsm117_out,
      I2 => axi_data_V_7_reg_329(14),
      O => \axi_data_V_3_reg_318[14]_i_1_n_3\
    );
\axi_data_V_3_reg_318[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_2_reg_264(15),
      I1 => ap_NS_fsm117_out,
      I2 => axi_data_V_7_reg_329(15),
      O => \axi_data_V_3_reg_318[15]_i_1_n_3\
    );
\axi_data_V_3_reg_318[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_2_reg_264(16),
      I1 => ap_NS_fsm117_out,
      I2 => axi_data_V_7_reg_329(16),
      O => \axi_data_V_3_reg_318[16]_i_1_n_3\
    );
\axi_data_V_3_reg_318[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_2_reg_264(17),
      I1 => ap_NS_fsm117_out,
      I2 => axi_data_V_7_reg_329(17),
      O => \axi_data_V_3_reg_318[17]_i_1_n_3\
    );
\axi_data_V_3_reg_318[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_2_reg_264(18),
      I1 => ap_NS_fsm117_out,
      I2 => axi_data_V_7_reg_329(18),
      O => \axi_data_V_3_reg_318[18]_i_1_n_3\
    );
\axi_data_V_3_reg_318[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_2_reg_264(19),
      I1 => ap_NS_fsm117_out,
      I2 => axi_data_V_7_reg_329(19),
      O => \axi_data_V_3_reg_318[19]_i_1_n_3\
    );
\axi_data_V_3_reg_318[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_2_reg_264(1),
      I1 => ap_NS_fsm117_out,
      I2 => axi_data_V_7_reg_329(1),
      O => \axi_data_V_3_reg_318[1]_i_1_n_3\
    );
\axi_data_V_3_reg_318[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_2_reg_264(20),
      I1 => ap_NS_fsm117_out,
      I2 => axi_data_V_7_reg_329(20),
      O => \axi_data_V_3_reg_318[20]_i_1_n_3\
    );
\axi_data_V_3_reg_318[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_2_reg_264(21),
      I1 => ap_NS_fsm117_out,
      I2 => axi_data_V_7_reg_329(21),
      O => \axi_data_V_3_reg_318[21]_i_1_n_3\
    );
\axi_data_V_3_reg_318[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_2_reg_264(22),
      I1 => ap_NS_fsm117_out,
      I2 => axi_data_V_7_reg_329(22),
      O => \axi_data_V_3_reg_318[22]_i_1_n_3\
    );
\axi_data_V_3_reg_318[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_2_reg_264(23),
      I1 => ap_NS_fsm117_out,
      I2 => axi_data_V_7_reg_329(23),
      O => \axi_data_V_3_reg_318[23]_i_1_n_3\
    );
\axi_data_V_3_reg_318[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_2_reg_264(24),
      I1 => ap_NS_fsm117_out,
      I2 => axi_data_V_7_reg_329(24),
      O => \axi_data_V_3_reg_318[24]_i_1_n_3\
    );
\axi_data_V_3_reg_318[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_2_reg_264(25),
      I1 => ap_NS_fsm117_out,
      I2 => axi_data_V_7_reg_329(25),
      O => \axi_data_V_3_reg_318[25]_i_1_n_3\
    );
\axi_data_V_3_reg_318[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_2_reg_264(26),
      I1 => ap_NS_fsm117_out,
      I2 => axi_data_V_7_reg_329(26),
      O => \axi_data_V_3_reg_318[26]_i_1_n_3\
    );
\axi_data_V_3_reg_318[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_2_reg_264(27),
      I1 => ap_NS_fsm117_out,
      I2 => axi_data_V_7_reg_329(27),
      O => \axi_data_V_3_reg_318[27]_i_1_n_3\
    );
\axi_data_V_3_reg_318[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_2_reg_264(28),
      I1 => ap_NS_fsm117_out,
      I2 => axi_data_V_7_reg_329(28),
      O => \axi_data_V_3_reg_318[28]_i_1_n_3\
    );
\axi_data_V_3_reg_318[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_2_reg_264(29),
      I1 => ap_NS_fsm117_out,
      I2 => axi_data_V_7_reg_329(29),
      O => \axi_data_V_3_reg_318[29]_i_1_n_3\
    );
\axi_data_V_3_reg_318[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_2_reg_264(2),
      I1 => ap_NS_fsm117_out,
      I2 => axi_data_V_7_reg_329(2),
      O => \axi_data_V_3_reg_318[2]_i_1_n_3\
    );
\axi_data_V_3_reg_318[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_2_reg_264(30),
      I1 => ap_NS_fsm117_out,
      I2 => axi_data_V_7_reg_329(30),
      O => \axi_data_V_3_reg_318[30]_i_1_n_3\
    );
\axi_data_V_3_reg_318[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_2_reg_264(31),
      I1 => ap_NS_fsm117_out,
      I2 => axi_data_V_7_reg_329(31),
      O => \axi_data_V_3_reg_318[31]_i_1_n_3\
    );
\axi_data_V_3_reg_318[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_2_reg_264(32),
      I1 => ap_NS_fsm117_out,
      I2 => axi_data_V_7_reg_329(32),
      O => \axi_data_V_3_reg_318[32]_i_1_n_3\
    );
\axi_data_V_3_reg_318[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_2_reg_264(33),
      I1 => ap_NS_fsm117_out,
      I2 => axi_data_V_7_reg_329(33),
      O => \axi_data_V_3_reg_318[33]_i_1_n_3\
    );
\axi_data_V_3_reg_318[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_2_reg_264(34),
      I1 => ap_NS_fsm117_out,
      I2 => axi_data_V_7_reg_329(34),
      O => \axi_data_V_3_reg_318[34]_i_1_n_3\
    );
\axi_data_V_3_reg_318[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_2_reg_264(35),
      I1 => ap_NS_fsm117_out,
      I2 => axi_data_V_7_reg_329(35),
      O => \axi_data_V_3_reg_318[35]_i_1_n_3\
    );
\axi_data_V_3_reg_318[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_2_reg_264(36),
      I1 => ap_NS_fsm117_out,
      I2 => axi_data_V_7_reg_329(36),
      O => \axi_data_V_3_reg_318[36]_i_1_n_3\
    );
\axi_data_V_3_reg_318[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_2_reg_264(37),
      I1 => ap_NS_fsm117_out,
      I2 => axi_data_V_7_reg_329(37),
      O => \axi_data_V_3_reg_318[37]_i_1_n_3\
    );
\axi_data_V_3_reg_318[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_2_reg_264(38),
      I1 => ap_NS_fsm117_out,
      I2 => axi_data_V_7_reg_329(38),
      O => \axi_data_V_3_reg_318[38]_i_1_n_3\
    );
\axi_data_V_3_reg_318[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_2_reg_264(39),
      I1 => ap_NS_fsm117_out,
      I2 => axi_data_V_7_reg_329(39),
      O => \axi_data_V_3_reg_318[39]_i_1_n_3\
    );
\axi_data_V_3_reg_318[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_2_reg_264(3),
      I1 => ap_NS_fsm117_out,
      I2 => axi_data_V_7_reg_329(3),
      O => \axi_data_V_3_reg_318[3]_i_1_n_3\
    );
\axi_data_V_3_reg_318[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_2_reg_264(40),
      I1 => ap_NS_fsm117_out,
      I2 => axi_data_V_7_reg_329(40),
      O => \axi_data_V_3_reg_318[40]_i_1_n_3\
    );
\axi_data_V_3_reg_318[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_2_reg_264(41),
      I1 => ap_NS_fsm117_out,
      I2 => axi_data_V_7_reg_329(41),
      O => \axi_data_V_3_reg_318[41]_i_1_n_3\
    );
\axi_data_V_3_reg_318[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_2_reg_264(42),
      I1 => ap_NS_fsm117_out,
      I2 => axi_data_V_7_reg_329(42),
      O => \axi_data_V_3_reg_318[42]_i_1_n_3\
    );
\axi_data_V_3_reg_318[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_2_reg_264(43),
      I1 => ap_NS_fsm117_out,
      I2 => axi_data_V_7_reg_329(43),
      O => \axi_data_V_3_reg_318[43]_i_1_n_3\
    );
\axi_data_V_3_reg_318[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_2_reg_264(44),
      I1 => ap_NS_fsm117_out,
      I2 => axi_data_V_7_reg_329(44),
      O => \axi_data_V_3_reg_318[44]_i_1_n_3\
    );
\axi_data_V_3_reg_318[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_2_reg_264(45),
      I1 => ap_NS_fsm117_out,
      I2 => axi_data_V_7_reg_329(45),
      O => \axi_data_V_3_reg_318[45]_i_1_n_3\
    );
\axi_data_V_3_reg_318[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_2_reg_264(46),
      I1 => ap_NS_fsm117_out,
      I2 => axi_data_V_7_reg_329(46),
      O => \axi_data_V_3_reg_318[46]_i_1_n_3\
    );
\axi_data_V_3_reg_318[47]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_2_reg_264(47),
      I1 => ap_NS_fsm117_out,
      I2 => axi_data_V_7_reg_329(47),
      O => \axi_data_V_3_reg_318[47]_i_2_n_3\
    );
\axi_data_V_3_reg_318[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_2_reg_264(4),
      I1 => ap_NS_fsm117_out,
      I2 => axi_data_V_7_reg_329(4),
      O => \axi_data_V_3_reg_318[4]_i_1_n_3\
    );
\axi_data_V_3_reg_318[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_2_reg_264(5),
      I1 => ap_NS_fsm117_out,
      I2 => axi_data_V_7_reg_329(5),
      O => \axi_data_V_3_reg_318[5]_i_1_n_3\
    );
\axi_data_V_3_reg_318[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_2_reg_264(6),
      I1 => ap_NS_fsm117_out,
      I2 => axi_data_V_7_reg_329(6),
      O => \axi_data_V_3_reg_318[6]_i_1_n_3\
    );
\axi_data_V_3_reg_318[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_2_reg_264(7),
      I1 => ap_NS_fsm117_out,
      I2 => axi_data_V_7_reg_329(7),
      O => \axi_data_V_3_reg_318[7]_i_1_n_3\
    );
\axi_data_V_3_reg_318[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_2_reg_264(8),
      I1 => ap_NS_fsm117_out,
      I2 => axi_data_V_7_reg_329(8),
      O => \axi_data_V_3_reg_318[8]_i_1_n_3\
    );
\axi_data_V_3_reg_318[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_data_V_2_reg_264(9),
      I1 => ap_NS_fsm117_out,
      I2 => axi_data_V_7_reg_329(9),
      O => \axi_data_V_3_reg_318[9]_i_1_n_3\
    );
\axi_data_V_3_reg_318_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_152,
      D => \axi_data_V_3_reg_318[0]_i_1_n_3\,
      Q => axi_data_V_3_reg_318(0),
      R => '0'
    );
\axi_data_V_3_reg_318_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_152,
      D => \axi_data_V_3_reg_318[10]_i_1_n_3\,
      Q => axi_data_V_3_reg_318(10),
      R => '0'
    );
\axi_data_V_3_reg_318_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_152,
      D => \axi_data_V_3_reg_318[11]_i_1_n_3\,
      Q => axi_data_V_3_reg_318(11),
      R => '0'
    );
\axi_data_V_3_reg_318_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_152,
      D => \axi_data_V_3_reg_318[12]_i_1_n_3\,
      Q => axi_data_V_3_reg_318(12),
      R => '0'
    );
\axi_data_V_3_reg_318_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_152,
      D => \axi_data_V_3_reg_318[13]_i_1_n_3\,
      Q => axi_data_V_3_reg_318(13),
      R => '0'
    );
\axi_data_V_3_reg_318_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_152,
      D => \axi_data_V_3_reg_318[14]_i_1_n_3\,
      Q => axi_data_V_3_reg_318(14),
      R => '0'
    );
\axi_data_V_3_reg_318_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_152,
      D => \axi_data_V_3_reg_318[15]_i_1_n_3\,
      Q => axi_data_V_3_reg_318(15),
      R => '0'
    );
\axi_data_V_3_reg_318_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_152,
      D => \axi_data_V_3_reg_318[16]_i_1_n_3\,
      Q => axi_data_V_3_reg_318(16),
      R => '0'
    );
\axi_data_V_3_reg_318_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_152,
      D => \axi_data_V_3_reg_318[17]_i_1_n_3\,
      Q => axi_data_V_3_reg_318(17),
      R => '0'
    );
\axi_data_V_3_reg_318_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_152,
      D => \axi_data_V_3_reg_318[18]_i_1_n_3\,
      Q => axi_data_V_3_reg_318(18),
      R => '0'
    );
\axi_data_V_3_reg_318_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_152,
      D => \axi_data_V_3_reg_318[19]_i_1_n_3\,
      Q => axi_data_V_3_reg_318(19),
      R => '0'
    );
\axi_data_V_3_reg_318_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_152,
      D => \axi_data_V_3_reg_318[1]_i_1_n_3\,
      Q => axi_data_V_3_reg_318(1),
      R => '0'
    );
\axi_data_V_3_reg_318_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_152,
      D => \axi_data_V_3_reg_318[20]_i_1_n_3\,
      Q => axi_data_V_3_reg_318(20),
      R => '0'
    );
\axi_data_V_3_reg_318_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_152,
      D => \axi_data_V_3_reg_318[21]_i_1_n_3\,
      Q => axi_data_V_3_reg_318(21),
      R => '0'
    );
\axi_data_V_3_reg_318_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_152,
      D => \axi_data_V_3_reg_318[22]_i_1_n_3\,
      Q => axi_data_V_3_reg_318(22),
      R => '0'
    );
\axi_data_V_3_reg_318_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_152,
      D => \axi_data_V_3_reg_318[23]_i_1_n_3\,
      Q => axi_data_V_3_reg_318(23),
      R => '0'
    );
\axi_data_V_3_reg_318_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_152,
      D => \axi_data_V_3_reg_318[24]_i_1_n_3\,
      Q => axi_data_V_3_reg_318(24),
      R => '0'
    );
\axi_data_V_3_reg_318_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_152,
      D => \axi_data_V_3_reg_318[25]_i_1_n_3\,
      Q => axi_data_V_3_reg_318(25),
      R => '0'
    );
\axi_data_V_3_reg_318_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_152,
      D => \axi_data_V_3_reg_318[26]_i_1_n_3\,
      Q => axi_data_V_3_reg_318(26),
      R => '0'
    );
\axi_data_V_3_reg_318_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_152,
      D => \axi_data_V_3_reg_318[27]_i_1_n_3\,
      Q => axi_data_V_3_reg_318(27),
      R => '0'
    );
\axi_data_V_3_reg_318_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_152,
      D => \axi_data_V_3_reg_318[28]_i_1_n_3\,
      Q => axi_data_V_3_reg_318(28),
      R => '0'
    );
\axi_data_V_3_reg_318_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_152,
      D => \axi_data_V_3_reg_318[29]_i_1_n_3\,
      Q => axi_data_V_3_reg_318(29),
      R => '0'
    );
\axi_data_V_3_reg_318_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_152,
      D => \axi_data_V_3_reg_318[2]_i_1_n_3\,
      Q => axi_data_V_3_reg_318(2),
      R => '0'
    );
\axi_data_V_3_reg_318_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_152,
      D => \axi_data_V_3_reg_318[30]_i_1_n_3\,
      Q => axi_data_V_3_reg_318(30),
      R => '0'
    );
\axi_data_V_3_reg_318_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_152,
      D => \axi_data_V_3_reg_318[31]_i_1_n_3\,
      Q => axi_data_V_3_reg_318(31),
      R => '0'
    );
\axi_data_V_3_reg_318_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_152,
      D => \axi_data_V_3_reg_318[32]_i_1_n_3\,
      Q => axi_data_V_3_reg_318(32),
      R => '0'
    );
\axi_data_V_3_reg_318_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_152,
      D => \axi_data_V_3_reg_318[33]_i_1_n_3\,
      Q => axi_data_V_3_reg_318(33),
      R => '0'
    );
\axi_data_V_3_reg_318_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_152,
      D => \axi_data_V_3_reg_318[34]_i_1_n_3\,
      Q => axi_data_V_3_reg_318(34),
      R => '0'
    );
\axi_data_V_3_reg_318_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_152,
      D => \axi_data_V_3_reg_318[35]_i_1_n_3\,
      Q => axi_data_V_3_reg_318(35),
      R => '0'
    );
\axi_data_V_3_reg_318_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_152,
      D => \axi_data_V_3_reg_318[36]_i_1_n_3\,
      Q => axi_data_V_3_reg_318(36),
      R => '0'
    );
\axi_data_V_3_reg_318_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_152,
      D => \axi_data_V_3_reg_318[37]_i_1_n_3\,
      Q => axi_data_V_3_reg_318(37),
      R => '0'
    );
\axi_data_V_3_reg_318_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_152,
      D => \axi_data_V_3_reg_318[38]_i_1_n_3\,
      Q => axi_data_V_3_reg_318(38),
      R => '0'
    );
\axi_data_V_3_reg_318_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_152,
      D => \axi_data_V_3_reg_318[39]_i_1_n_3\,
      Q => axi_data_V_3_reg_318(39),
      R => '0'
    );
\axi_data_V_3_reg_318_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_152,
      D => \axi_data_V_3_reg_318[3]_i_1_n_3\,
      Q => axi_data_V_3_reg_318(3),
      R => '0'
    );
\axi_data_V_3_reg_318_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_152,
      D => \axi_data_V_3_reg_318[40]_i_1_n_3\,
      Q => axi_data_V_3_reg_318(40),
      R => '0'
    );
\axi_data_V_3_reg_318_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_152,
      D => \axi_data_V_3_reg_318[41]_i_1_n_3\,
      Q => axi_data_V_3_reg_318(41),
      R => '0'
    );
\axi_data_V_3_reg_318_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_152,
      D => \axi_data_V_3_reg_318[42]_i_1_n_3\,
      Q => axi_data_V_3_reg_318(42),
      R => '0'
    );
\axi_data_V_3_reg_318_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_152,
      D => \axi_data_V_3_reg_318[43]_i_1_n_3\,
      Q => axi_data_V_3_reg_318(43),
      R => '0'
    );
\axi_data_V_3_reg_318_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_152,
      D => \axi_data_V_3_reg_318[44]_i_1_n_3\,
      Q => axi_data_V_3_reg_318(44),
      R => '0'
    );
\axi_data_V_3_reg_318_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_152,
      D => \axi_data_V_3_reg_318[45]_i_1_n_3\,
      Q => axi_data_V_3_reg_318(45),
      R => '0'
    );
\axi_data_V_3_reg_318_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_152,
      D => \axi_data_V_3_reg_318[46]_i_1_n_3\,
      Q => axi_data_V_3_reg_318(46),
      R => '0'
    );
\axi_data_V_3_reg_318_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_152,
      D => \axi_data_V_3_reg_318[47]_i_2_n_3\,
      Q => axi_data_V_3_reg_318(47),
      R => '0'
    );
\axi_data_V_3_reg_318_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_152,
      D => \axi_data_V_3_reg_318[4]_i_1_n_3\,
      Q => axi_data_V_3_reg_318(4),
      R => '0'
    );
\axi_data_V_3_reg_318_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_152,
      D => \axi_data_V_3_reg_318[5]_i_1_n_3\,
      Q => axi_data_V_3_reg_318(5),
      R => '0'
    );
\axi_data_V_3_reg_318_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_152,
      D => \axi_data_V_3_reg_318[6]_i_1_n_3\,
      Q => axi_data_V_3_reg_318(6),
      R => '0'
    );
\axi_data_V_3_reg_318_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_152,
      D => \axi_data_V_3_reg_318[7]_i_1_n_3\,
      Q => axi_data_V_3_reg_318(7),
      R => '0'
    );
\axi_data_V_3_reg_318_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_152,
      D => \axi_data_V_3_reg_318[8]_i_1_n_3\,
      Q => axi_data_V_3_reg_318(8),
      R => '0'
    );
\axi_data_V_3_reg_318_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_152,
      D => \axi_data_V_3_reg_318[9]_i_1_n_3\,
      Q => axi_data_V_3_reg_318(9),
      R => '0'
    );
\axi_data_V_5_ph_reg_354[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_318(0),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_699_reg_n_3_[0]\,
      I3 => axi_data_V_2_reg_264(0),
      O => p_1_in(0)
    );
\axi_data_V_5_ph_reg_354[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_318(10),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_699_reg_n_3_[0]\,
      I3 => axi_data_V_2_reg_264(10),
      O => p_1_in(10)
    );
\axi_data_V_5_ph_reg_354[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_318(11),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_699_reg_n_3_[0]\,
      I3 => axi_data_V_2_reg_264(11),
      O => p_1_in(11)
    );
\axi_data_V_5_ph_reg_354[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_318(12),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_699_reg_n_3_[0]\,
      I3 => axi_data_V_2_reg_264(12),
      O => p_1_in(12)
    );
\axi_data_V_5_ph_reg_354[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_318(13),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_699_reg_n_3_[0]\,
      I3 => axi_data_V_2_reg_264(13),
      O => p_1_in(13)
    );
\axi_data_V_5_ph_reg_354[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_318(14),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_699_reg_n_3_[0]\,
      I3 => axi_data_V_2_reg_264(14),
      O => p_1_in(14)
    );
\axi_data_V_5_ph_reg_354[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_318(15),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_699_reg_n_3_[0]\,
      I3 => axi_data_V_2_reg_264(15),
      O => p_1_in(15)
    );
\axi_data_V_5_ph_reg_354[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_318(16),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_699_reg_n_3_[0]\,
      I3 => axi_data_V_2_reg_264(16),
      O => p_1_in(16)
    );
\axi_data_V_5_ph_reg_354[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_318(17),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_699_reg_n_3_[0]\,
      I3 => axi_data_V_2_reg_264(17),
      O => p_1_in(17)
    );
\axi_data_V_5_ph_reg_354[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_318(18),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_699_reg_n_3_[0]\,
      I3 => axi_data_V_2_reg_264(18),
      O => p_1_in(18)
    );
\axi_data_V_5_ph_reg_354[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_318(19),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_699_reg_n_3_[0]\,
      I3 => axi_data_V_2_reg_264(19),
      O => p_1_in(19)
    );
\axi_data_V_5_ph_reg_354[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_318(1),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_699_reg_n_3_[0]\,
      I3 => axi_data_V_2_reg_264(1),
      O => p_1_in(1)
    );
\axi_data_V_5_ph_reg_354[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_318(20),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_699_reg_n_3_[0]\,
      I3 => axi_data_V_2_reg_264(20),
      O => p_1_in(20)
    );
\axi_data_V_5_ph_reg_354[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_318(21),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_699_reg_n_3_[0]\,
      I3 => axi_data_V_2_reg_264(21),
      O => p_1_in(21)
    );
\axi_data_V_5_ph_reg_354[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_318(22),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_699_reg_n_3_[0]\,
      I3 => axi_data_V_2_reg_264(22),
      O => p_1_in(22)
    );
\axi_data_V_5_ph_reg_354[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_318(23),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_699_reg_n_3_[0]\,
      I3 => axi_data_V_2_reg_264(23),
      O => p_1_in(23)
    );
\axi_data_V_5_ph_reg_354[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_318(24),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_699_reg_n_3_[0]\,
      I3 => axi_data_V_2_reg_264(24),
      O => p_1_in(24)
    );
\axi_data_V_5_ph_reg_354[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_318(25),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_699_reg_n_3_[0]\,
      I3 => axi_data_V_2_reg_264(25),
      O => p_1_in(25)
    );
\axi_data_V_5_ph_reg_354[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_318(26),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_699_reg_n_3_[0]\,
      I3 => axi_data_V_2_reg_264(26),
      O => p_1_in(26)
    );
\axi_data_V_5_ph_reg_354[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_318(27),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_699_reg_n_3_[0]\,
      I3 => axi_data_V_2_reg_264(27),
      O => p_1_in(27)
    );
\axi_data_V_5_ph_reg_354[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_318(28),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_699_reg_n_3_[0]\,
      I3 => axi_data_V_2_reg_264(28),
      O => p_1_in(28)
    );
\axi_data_V_5_ph_reg_354[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_318(29),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_699_reg_n_3_[0]\,
      I3 => axi_data_V_2_reg_264(29),
      O => p_1_in(29)
    );
\axi_data_V_5_ph_reg_354[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_318(2),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_699_reg_n_3_[0]\,
      I3 => axi_data_V_2_reg_264(2),
      O => p_1_in(2)
    );
\axi_data_V_5_ph_reg_354[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_318(30),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_699_reg_n_3_[0]\,
      I3 => axi_data_V_2_reg_264(30),
      O => p_1_in(30)
    );
\axi_data_V_5_ph_reg_354[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_318(31),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_699_reg_n_3_[0]\,
      I3 => axi_data_V_2_reg_264(31),
      O => p_1_in(31)
    );
\axi_data_V_5_ph_reg_354[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_318(32),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_699_reg_n_3_[0]\,
      I3 => axi_data_V_2_reg_264(32),
      O => p_1_in(32)
    );
\axi_data_V_5_ph_reg_354[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_318(33),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_699_reg_n_3_[0]\,
      I3 => axi_data_V_2_reg_264(33),
      O => p_1_in(33)
    );
\axi_data_V_5_ph_reg_354[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_318(34),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_699_reg_n_3_[0]\,
      I3 => axi_data_V_2_reg_264(34),
      O => p_1_in(34)
    );
\axi_data_V_5_ph_reg_354[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_318(35),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_699_reg_n_3_[0]\,
      I3 => axi_data_V_2_reg_264(35),
      O => p_1_in(35)
    );
\axi_data_V_5_ph_reg_354[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_318(36),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_699_reg_n_3_[0]\,
      I3 => axi_data_V_2_reg_264(36),
      O => p_1_in(36)
    );
\axi_data_V_5_ph_reg_354[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_318(37),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_699_reg_n_3_[0]\,
      I3 => axi_data_V_2_reg_264(37),
      O => p_1_in(37)
    );
\axi_data_V_5_ph_reg_354[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_318(38),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_699_reg_n_3_[0]\,
      I3 => axi_data_V_2_reg_264(38),
      O => p_1_in(38)
    );
\axi_data_V_5_ph_reg_354[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_318(39),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_699_reg_n_3_[0]\,
      I3 => axi_data_V_2_reg_264(39),
      O => p_1_in(39)
    );
\axi_data_V_5_ph_reg_354[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_318(3),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_699_reg_n_3_[0]\,
      I3 => axi_data_V_2_reg_264(3),
      O => p_1_in(3)
    );
\axi_data_V_5_ph_reg_354[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_318(40),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_699_reg_n_3_[0]\,
      I3 => axi_data_V_2_reg_264(40),
      O => p_1_in(40)
    );
\axi_data_V_5_ph_reg_354[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_318(41),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_699_reg_n_3_[0]\,
      I3 => axi_data_V_2_reg_264(41),
      O => p_1_in(41)
    );
\axi_data_V_5_ph_reg_354[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_318(42),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_699_reg_n_3_[0]\,
      I3 => axi_data_V_2_reg_264(42),
      O => p_1_in(42)
    );
\axi_data_V_5_ph_reg_354[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_318(43),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_699_reg_n_3_[0]\,
      I3 => axi_data_V_2_reg_264(43),
      O => p_1_in(43)
    );
\axi_data_V_5_ph_reg_354[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_318(44),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_699_reg_n_3_[0]\,
      I3 => axi_data_V_2_reg_264(44),
      O => p_1_in(44)
    );
\axi_data_V_5_ph_reg_354[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_318(45),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_699_reg_n_3_[0]\,
      I3 => axi_data_V_2_reg_264(45),
      O => p_1_in(45)
    );
\axi_data_V_5_ph_reg_354[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_318(46),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_699_reg_n_3_[0]\,
      I3 => axi_data_V_2_reg_264(46),
      O => p_1_in(46)
    );
\axi_data_V_5_ph_reg_354[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm[6]_i_2_n_3\,
      I1 => \cmp7661_i_reg_699_reg_n_3_[0]\,
      I2 => ap_CS_fsm_state8,
      O => \axi_data_V_5_ph_reg_354[47]_i_1_n_3\
    );
\axi_data_V_5_ph_reg_354[47]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_318(47),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_699_reg_n_3_[0]\,
      I3 => axi_data_V_2_reg_264(47),
      O => p_1_in(47)
    );
\axi_data_V_5_ph_reg_354[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_318(4),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_699_reg_n_3_[0]\,
      I3 => axi_data_V_2_reg_264(4),
      O => p_1_in(4)
    );
\axi_data_V_5_ph_reg_354[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_318(5),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_699_reg_n_3_[0]\,
      I3 => axi_data_V_2_reg_264(5),
      O => p_1_in(5)
    );
\axi_data_V_5_ph_reg_354[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_318(6),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_699_reg_n_3_[0]\,
      I3 => axi_data_V_2_reg_264(6),
      O => p_1_in(6)
    );
\axi_data_V_5_ph_reg_354[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_318(7),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_699_reg_n_3_[0]\,
      I3 => axi_data_V_2_reg_264(7),
      O => p_1_in(7)
    );
\axi_data_V_5_ph_reg_354[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_318(8),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_699_reg_n_3_[0]\,
      I3 => axi_data_V_2_reg_264(8),
      O => p_1_in(8)
    );
\axi_data_V_5_ph_reg_354[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => axi_data_V_3_reg_318(9),
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_699_reg_n_3_[0]\,
      I3 => axi_data_V_2_reg_264(9),
      O => p_1_in(9)
    );
\axi_data_V_5_ph_reg_354_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_354[47]_i_1_n_3\,
      D => p_1_in(0),
      Q => axi_data_V_5_ph_reg_354(0),
      R => '0'
    );
\axi_data_V_5_ph_reg_354_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_354[47]_i_1_n_3\,
      D => p_1_in(10),
      Q => axi_data_V_5_ph_reg_354(10),
      R => '0'
    );
\axi_data_V_5_ph_reg_354_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_354[47]_i_1_n_3\,
      D => p_1_in(11),
      Q => axi_data_V_5_ph_reg_354(11),
      R => '0'
    );
\axi_data_V_5_ph_reg_354_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_354[47]_i_1_n_3\,
      D => p_1_in(12),
      Q => axi_data_V_5_ph_reg_354(12),
      R => '0'
    );
\axi_data_V_5_ph_reg_354_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_354[47]_i_1_n_3\,
      D => p_1_in(13),
      Q => axi_data_V_5_ph_reg_354(13),
      R => '0'
    );
\axi_data_V_5_ph_reg_354_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_354[47]_i_1_n_3\,
      D => p_1_in(14),
      Q => axi_data_V_5_ph_reg_354(14),
      R => '0'
    );
\axi_data_V_5_ph_reg_354_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_354[47]_i_1_n_3\,
      D => p_1_in(15),
      Q => axi_data_V_5_ph_reg_354(15),
      R => '0'
    );
\axi_data_V_5_ph_reg_354_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_354[47]_i_1_n_3\,
      D => p_1_in(16),
      Q => axi_data_V_5_ph_reg_354(16),
      R => '0'
    );
\axi_data_V_5_ph_reg_354_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_354[47]_i_1_n_3\,
      D => p_1_in(17),
      Q => axi_data_V_5_ph_reg_354(17),
      R => '0'
    );
\axi_data_V_5_ph_reg_354_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_354[47]_i_1_n_3\,
      D => p_1_in(18),
      Q => axi_data_V_5_ph_reg_354(18),
      R => '0'
    );
\axi_data_V_5_ph_reg_354_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_354[47]_i_1_n_3\,
      D => p_1_in(19),
      Q => axi_data_V_5_ph_reg_354(19),
      R => '0'
    );
\axi_data_V_5_ph_reg_354_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_354[47]_i_1_n_3\,
      D => p_1_in(1),
      Q => axi_data_V_5_ph_reg_354(1),
      R => '0'
    );
\axi_data_V_5_ph_reg_354_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_354[47]_i_1_n_3\,
      D => p_1_in(20),
      Q => axi_data_V_5_ph_reg_354(20),
      R => '0'
    );
\axi_data_V_5_ph_reg_354_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_354[47]_i_1_n_3\,
      D => p_1_in(21),
      Q => axi_data_V_5_ph_reg_354(21),
      R => '0'
    );
\axi_data_V_5_ph_reg_354_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_354[47]_i_1_n_3\,
      D => p_1_in(22),
      Q => axi_data_V_5_ph_reg_354(22),
      R => '0'
    );
\axi_data_V_5_ph_reg_354_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_354[47]_i_1_n_3\,
      D => p_1_in(23),
      Q => axi_data_V_5_ph_reg_354(23),
      R => '0'
    );
\axi_data_V_5_ph_reg_354_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_354[47]_i_1_n_3\,
      D => p_1_in(24),
      Q => axi_data_V_5_ph_reg_354(24),
      R => '0'
    );
\axi_data_V_5_ph_reg_354_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_354[47]_i_1_n_3\,
      D => p_1_in(25),
      Q => axi_data_V_5_ph_reg_354(25),
      R => '0'
    );
\axi_data_V_5_ph_reg_354_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_354[47]_i_1_n_3\,
      D => p_1_in(26),
      Q => axi_data_V_5_ph_reg_354(26),
      R => '0'
    );
\axi_data_V_5_ph_reg_354_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_354[47]_i_1_n_3\,
      D => p_1_in(27),
      Q => axi_data_V_5_ph_reg_354(27),
      R => '0'
    );
\axi_data_V_5_ph_reg_354_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_354[47]_i_1_n_3\,
      D => p_1_in(28),
      Q => axi_data_V_5_ph_reg_354(28),
      R => '0'
    );
\axi_data_V_5_ph_reg_354_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_354[47]_i_1_n_3\,
      D => p_1_in(29),
      Q => axi_data_V_5_ph_reg_354(29),
      R => '0'
    );
\axi_data_V_5_ph_reg_354_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_354[47]_i_1_n_3\,
      D => p_1_in(2),
      Q => axi_data_V_5_ph_reg_354(2),
      R => '0'
    );
\axi_data_V_5_ph_reg_354_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_354[47]_i_1_n_3\,
      D => p_1_in(30),
      Q => axi_data_V_5_ph_reg_354(30),
      R => '0'
    );
\axi_data_V_5_ph_reg_354_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_354[47]_i_1_n_3\,
      D => p_1_in(31),
      Q => axi_data_V_5_ph_reg_354(31),
      R => '0'
    );
\axi_data_V_5_ph_reg_354_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_354[47]_i_1_n_3\,
      D => p_1_in(32),
      Q => axi_data_V_5_ph_reg_354(32),
      R => '0'
    );
\axi_data_V_5_ph_reg_354_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_354[47]_i_1_n_3\,
      D => p_1_in(33),
      Q => axi_data_V_5_ph_reg_354(33),
      R => '0'
    );
\axi_data_V_5_ph_reg_354_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_354[47]_i_1_n_3\,
      D => p_1_in(34),
      Q => axi_data_V_5_ph_reg_354(34),
      R => '0'
    );
\axi_data_V_5_ph_reg_354_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_354[47]_i_1_n_3\,
      D => p_1_in(35),
      Q => axi_data_V_5_ph_reg_354(35),
      R => '0'
    );
\axi_data_V_5_ph_reg_354_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_354[47]_i_1_n_3\,
      D => p_1_in(36),
      Q => axi_data_V_5_ph_reg_354(36),
      R => '0'
    );
\axi_data_V_5_ph_reg_354_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_354[47]_i_1_n_3\,
      D => p_1_in(37),
      Q => axi_data_V_5_ph_reg_354(37),
      R => '0'
    );
\axi_data_V_5_ph_reg_354_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_354[47]_i_1_n_3\,
      D => p_1_in(38),
      Q => axi_data_V_5_ph_reg_354(38),
      R => '0'
    );
\axi_data_V_5_ph_reg_354_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_354[47]_i_1_n_3\,
      D => p_1_in(39),
      Q => axi_data_V_5_ph_reg_354(39),
      R => '0'
    );
\axi_data_V_5_ph_reg_354_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_354[47]_i_1_n_3\,
      D => p_1_in(3),
      Q => axi_data_V_5_ph_reg_354(3),
      R => '0'
    );
\axi_data_V_5_ph_reg_354_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_354[47]_i_1_n_3\,
      D => p_1_in(40),
      Q => axi_data_V_5_ph_reg_354(40),
      R => '0'
    );
\axi_data_V_5_ph_reg_354_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_354[47]_i_1_n_3\,
      D => p_1_in(41),
      Q => axi_data_V_5_ph_reg_354(41),
      R => '0'
    );
\axi_data_V_5_ph_reg_354_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_354[47]_i_1_n_3\,
      D => p_1_in(42),
      Q => axi_data_V_5_ph_reg_354(42),
      R => '0'
    );
\axi_data_V_5_ph_reg_354_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_354[47]_i_1_n_3\,
      D => p_1_in(43),
      Q => axi_data_V_5_ph_reg_354(43),
      R => '0'
    );
\axi_data_V_5_ph_reg_354_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_354[47]_i_1_n_3\,
      D => p_1_in(44),
      Q => axi_data_V_5_ph_reg_354(44),
      R => '0'
    );
\axi_data_V_5_ph_reg_354_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_354[47]_i_1_n_3\,
      D => p_1_in(45),
      Q => axi_data_V_5_ph_reg_354(45),
      R => '0'
    );
\axi_data_V_5_ph_reg_354_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_354[47]_i_1_n_3\,
      D => p_1_in(46),
      Q => axi_data_V_5_ph_reg_354(46),
      R => '0'
    );
\axi_data_V_5_ph_reg_354_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_354[47]_i_1_n_3\,
      D => p_1_in(47),
      Q => axi_data_V_5_ph_reg_354(47),
      R => '0'
    );
\axi_data_V_5_ph_reg_354_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_354[47]_i_1_n_3\,
      D => p_1_in(4),
      Q => axi_data_V_5_ph_reg_354(4),
      R => '0'
    );
\axi_data_V_5_ph_reg_354_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_354[47]_i_1_n_3\,
      D => p_1_in(5),
      Q => axi_data_V_5_ph_reg_354(5),
      R => '0'
    );
\axi_data_V_5_ph_reg_354_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_354[47]_i_1_n_3\,
      D => p_1_in(6),
      Q => axi_data_V_5_ph_reg_354(6),
      R => '0'
    );
\axi_data_V_5_ph_reg_354_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_354[47]_i_1_n_3\,
      D => p_1_in(7),
      Q => axi_data_V_5_ph_reg_354(7),
      R => '0'
    );
\axi_data_V_5_ph_reg_354_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_354[47]_i_1_n_3\,
      D => p_1_in(8),
      Q => axi_data_V_5_ph_reg_354(8),
      R => '0'
    );
\axi_data_V_5_ph_reg_354_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_354[47]_i_1_n_3\,
      D => p_1_in(9),
      Q => axi_data_V_5_ph_reg_354(9),
      R => '0'
    );
\axi_data_V_5_reg_391_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_415,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_211,
      Q => axi_data_V_5_reg_391(0),
      R => '0'
    );
\axi_data_V_5_reg_391_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_415,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_201,
      Q => axi_data_V_5_reg_391(10),
      R => '0'
    );
\axi_data_V_5_reg_391_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_415,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_200,
      Q => axi_data_V_5_reg_391(11),
      R => '0'
    );
\axi_data_V_5_reg_391_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_415,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_199,
      Q => axi_data_V_5_reg_391(12),
      R => '0'
    );
\axi_data_V_5_reg_391_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_415,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_198,
      Q => axi_data_V_5_reg_391(13),
      R => '0'
    );
\axi_data_V_5_reg_391_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_415,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_197,
      Q => axi_data_V_5_reg_391(14),
      R => '0'
    );
\axi_data_V_5_reg_391_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_415,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_196,
      Q => axi_data_V_5_reg_391(15),
      R => '0'
    );
\axi_data_V_5_reg_391_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_415,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_195,
      Q => axi_data_V_5_reg_391(16),
      R => '0'
    );
\axi_data_V_5_reg_391_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_415,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_194,
      Q => axi_data_V_5_reg_391(17),
      R => '0'
    );
\axi_data_V_5_reg_391_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_415,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_193,
      Q => axi_data_V_5_reg_391(18),
      R => '0'
    );
\axi_data_V_5_reg_391_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_415,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_192,
      Q => axi_data_V_5_reg_391(19),
      R => '0'
    );
\axi_data_V_5_reg_391_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_415,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_210,
      Q => axi_data_V_5_reg_391(1),
      R => '0'
    );
\axi_data_V_5_reg_391_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_415,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_191,
      Q => axi_data_V_5_reg_391(20),
      R => '0'
    );
\axi_data_V_5_reg_391_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_415,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_190,
      Q => axi_data_V_5_reg_391(21),
      R => '0'
    );
\axi_data_V_5_reg_391_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_415,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_189,
      Q => axi_data_V_5_reg_391(22),
      R => '0'
    );
\axi_data_V_5_reg_391_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_415,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_188,
      Q => axi_data_V_5_reg_391(23),
      R => '0'
    );
\axi_data_V_5_reg_391_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_415,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_187,
      Q => axi_data_V_5_reg_391(24),
      R => '0'
    );
\axi_data_V_5_reg_391_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_415,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_186,
      Q => axi_data_V_5_reg_391(25),
      R => '0'
    );
\axi_data_V_5_reg_391_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_415,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_185,
      Q => axi_data_V_5_reg_391(26),
      R => '0'
    );
\axi_data_V_5_reg_391_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_415,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_184,
      Q => axi_data_V_5_reg_391(27),
      R => '0'
    );
\axi_data_V_5_reg_391_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_415,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_183,
      Q => axi_data_V_5_reg_391(28),
      R => '0'
    );
\axi_data_V_5_reg_391_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_415,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_182,
      Q => axi_data_V_5_reg_391(29),
      R => '0'
    );
\axi_data_V_5_reg_391_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_415,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_209,
      Q => axi_data_V_5_reg_391(2),
      R => '0'
    );
\axi_data_V_5_reg_391_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_415,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_181,
      Q => axi_data_V_5_reg_391(30),
      R => '0'
    );
\axi_data_V_5_reg_391_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_415,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_180,
      Q => axi_data_V_5_reg_391(31),
      R => '0'
    );
\axi_data_V_5_reg_391_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_415,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_179,
      Q => axi_data_V_5_reg_391(32),
      R => '0'
    );
\axi_data_V_5_reg_391_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_415,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_178,
      Q => axi_data_V_5_reg_391(33),
      R => '0'
    );
\axi_data_V_5_reg_391_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_415,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_177,
      Q => axi_data_V_5_reg_391(34),
      R => '0'
    );
\axi_data_V_5_reg_391_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_415,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_176,
      Q => axi_data_V_5_reg_391(35),
      R => '0'
    );
\axi_data_V_5_reg_391_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_415,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_175,
      Q => axi_data_V_5_reg_391(36),
      R => '0'
    );
\axi_data_V_5_reg_391_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_415,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_174,
      Q => axi_data_V_5_reg_391(37),
      R => '0'
    );
\axi_data_V_5_reg_391_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_415,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_173,
      Q => axi_data_V_5_reg_391(38),
      R => '0'
    );
\axi_data_V_5_reg_391_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_415,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_172,
      Q => axi_data_V_5_reg_391(39),
      R => '0'
    );
\axi_data_V_5_reg_391_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_415,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_208,
      Q => axi_data_V_5_reg_391(3),
      R => '0'
    );
\axi_data_V_5_reg_391_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_415,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_171,
      Q => axi_data_V_5_reg_391(40),
      R => '0'
    );
\axi_data_V_5_reg_391_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_415,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_170,
      Q => axi_data_V_5_reg_391(41),
      R => '0'
    );
\axi_data_V_5_reg_391_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_415,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_169,
      Q => axi_data_V_5_reg_391(42),
      R => '0'
    );
\axi_data_V_5_reg_391_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_415,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_168,
      Q => axi_data_V_5_reg_391(43),
      R => '0'
    );
\axi_data_V_5_reg_391_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_415,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_167,
      Q => axi_data_V_5_reg_391(44),
      R => '0'
    );
\axi_data_V_5_reg_391_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_415,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_166,
      Q => axi_data_V_5_reg_391(45),
      R => '0'
    );
\axi_data_V_5_reg_391_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_415,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_165,
      Q => axi_data_V_5_reg_391(46),
      R => '0'
    );
\axi_data_V_5_reg_391_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_415,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_164,
      Q => axi_data_V_5_reg_391(47),
      R => '0'
    );
\axi_data_V_5_reg_391_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_415,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_207,
      Q => axi_data_V_5_reg_391(4),
      R => '0'
    );
\axi_data_V_5_reg_391_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_415,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_206,
      Q => axi_data_V_5_reg_391(5),
      R => '0'
    );
\axi_data_V_5_reg_391_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_415,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_205,
      Q => axi_data_V_5_reg_391(6),
      R => '0'
    );
\axi_data_V_5_reg_391_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_415,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_204,
      Q => axi_data_V_5_reg_391(7),
      R => '0'
    );
\axi_data_V_5_reg_391_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_415,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_203,
      Q => axi_data_V_5_reg_391(8),
      R => '0'
    );
\axi_data_V_5_reg_391_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_415,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_202,
      Q => axi_data_V_5_reg_391(9),
      R => '0'
    );
\axi_data_V_7_reg_329[47]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_CS_fsm_pp1_stage0,
      I1 => ap_enable_reg_pp1_iter1_reg_n_3,
      I2 => \icmp_ln820_reg_739_reg_n_3_[0]\,
      O => \axi_data_V_7_reg_329[47]_i_3_n_3\
    );
\axi_data_V_7_reg_329[47]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2A2A280"
    )
        port map (
      I0 => \ap_CS_fsm[6]_i_4_n_3\,
      I1 => \axi_data_V_7_reg_329[47]_i_3_n_3\,
      I2 => \axi_last_V_8_reg_341_reg_n_3_[0]\,
      I3 => eol_reg_286,
      I4 => sof_6_reg_298,
      O => \axi_data_V_7_reg_329[47]_i_4_n_3\
    );
\axi_data_V_7_reg_329_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_213,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_119,
      Q => axi_data_V_7_reg_329(0),
      R => '0'
    );
\axi_data_V_7_reg_329_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_213,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_109,
      Q => axi_data_V_7_reg_329(10),
      R => '0'
    );
\axi_data_V_7_reg_329_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_213,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_108,
      Q => axi_data_V_7_reg_329(11),
      R => '0'
    );
\axi_data_V_7_reg_329_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_213,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_107,
      Q => axi_data_V_7_reg_329(12),
      R => '0'
    );
\axi_data_V_7_reg_329_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_213,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_106,
      Q => axi_data_V_7_reg_329(13),
      R => '0'
    );
\axi_data_V_7_reg_329_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_213,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_105,
      Q => axi_data_V_7_reg_329(14),
      R => '0'
    );
\axi_data_V_7_reg_329_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_213,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_104,
      Q => axi_data_V_7_reg_329(15),
      R => '0'
    );
\axi_data_V_7_reg_329_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_213,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_103,
      Q => axi_data_V_7_reg_329(16),
      R => '0'
    );
\axi_data_V_7_reg_329_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_213,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_102,
      Q => axi_data_V_7_reg_329(17),
      R => '0'
    );
\axi_data_V_7_reg_329_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_213,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_101,
      Q => axi_data_V_7_reg_329(18),
      R => '0'
    );
\axi_data_V_7_reg_329_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_213,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_100,
      Q => axi_data_V_7_reg_329(19),
      R => '0'
    );
\axi_data_V_7_reg_329_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_213,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_118,
      Q => axi_data_V_7_reg_329(1),
      R => '0'
    );
\axi_data_V_7_reg_329_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_213,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_99,
      Q => axi_data_V_7_reg_329(20),
      R => '0'
    );
\axi_data_V_7_reg_329_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_213,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_98,
      Q => axi_data_V_7_reg_329(21),
      R => '0'
    );
\axi_data_V_7_reg_329_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_213,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_97,
      Q => axi_data_V_7_reg_329(22),
      R => '0'
    );
\axi_data_V_7_reg_329_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_213,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_96,
      Q => axi_data_V_7_reg_329(23),
      R => '0'
    );
\axi_data_V_7_reg_329_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_213,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_95,
      Q => axi_data_V_7_reg_329(24),
      R => '0'
    );
\axi_data_V_7_reg_329_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_213,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_94,
      Q => axi_data_V_7_reg_329(25),
      R => '0'
    );
\axi_data_V_7_reg_329_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_213,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_93,
      Q => axi_data_V_7_reg_329(26),
      R => '0'
    );
\axi_data_V_7_reg_329_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_213,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_92,
      Q => axi_data_V_7_reg_329(27),
      R => '0'
    );
\axi_data_V_7_reg_329_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_213,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_91,
      Q => axi_data_V_7_reg_329(28),
      R => '0'
    );
\axi_data_V_7_reg_329_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_213,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_90,
      Q => axi_data_V_7_reg_329(29),
      R => '0'
    );
\axi_data_V_7_reg_329_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_213,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_117,
      Q => axi_data_V_7_reg_329(2),
      R => '0'
    );
\axi_data_V_7_reg_329_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_213,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_89,
      Q => axi_data_V_7_reg_329(30),
      R => '0'
    );
\axi_data_V_7_reg_329_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_213,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_88,
      Q => axi_data_V_7_reg_329(31),
      R => '0'
    );
\axi_data_V_7_reg_329_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_213,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_87,
      Q => axi_data_V_7_reg_329(32),
      R => '0'
    );
\axi_data_V_7_reg_329_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_213,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_86,
      Q => axi_data_V_7_reg_329(33),
      R => '0'
    );
\axi_data_V_7_reg_329_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_213,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_85,
      Q => axi_data_V_7_reg_329(34),
      R => '0'
    );
\axi_data_V_7_reg_329_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_213,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_84,
      Q => axi_data_V_7_reg_329(35),
      R => '0'
    );
\axi_data_V_7_reg_329_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_213,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_83,
      Q => axi_data_V_7_reg_329(36),
      R => '0'
    );
\axi_data_V_7_reg_329_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_213,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_82,
      Q => axi_data_V_7_reg_329(37),
      R => '0'
    );
\axi_data_V_7_reg_329_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_213,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_81,
      Q => axi_data_V_7_reg_329(38),
      R => '0'
    );
\axi_data_V_7_reg_329_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_213,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_80,
      Q => axi_data_V_7_reg_329(39),
      R => '0'
    );
\axi_data_V_7_reg_329_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_213,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_116,
      Q => axi_data_V_7_reg_329(3),
      R => '0'
    );
\axi_data_V_7_reg_329_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_213,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_79,
      Q => axi_data_V_7_reg_329(40),
      R => '0'
    );
\axi_data_V_7_reg_329_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_213,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_78,
      Q => axi_data_V_7_reg_329(41),
      R => '0'
    );
\axi_data_V_7_reg_329_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_213,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_77,
      Q => axi_data_V_7_reg_329(42),
      R => '0'
    );
\axi_data_V_7_reg_329_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_213,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_76,
      Q => axi_data_V_7_reg_329(43),
      R => '0'
    );
\axi_data_V_7_reg_329_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_213,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_75,
      Q => axi_data_V_7_reg_329(44),
      R => '0'
    );
\axi_data_V_7_reg_329_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_213,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_74,
      Q => axi_data_V_7_reg_329(45),
      R => '0'
    );
\axi_data_V_7_reg_329_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_213,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_73,
      Q => axi_data_V_7_reg_329(46),
      R => '0'
    );
\axi_data_V_7_reg_329_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_213,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_72,
      Q => axi_data_V_7_reg_329(47),
      R => '0'
    );
\axi_data_V_7_reg_329_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_213,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_115,
      Q => axi_data_V_7_reg_329(4),
      R => '0'
    );
\axi_data_V_7_reg_329_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_213,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_114,
      Q => axi_data_V_7_reg_329(5),
      R => '0'
    );
\axi_data_V_7_reg_329_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_213,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_113,
      Q => axi_data_V_7_reg_329(6),
      R => '0'
    );
\axi_data_V_7_reg_329_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_213,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_112,
      Q => axi_data_V_7_reg_329(7),
      R => '0'
    );
\axi_data_V_7_reg_329_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_213,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_111,
      Q => axi_data_V_7_reg_329(8),
      R => '0'
    );
\axi_data_V_7_reg_329_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_213,
      D => regslice_both_AXI_video_strm_V_data_V_U_n_110,
      Q => axi_data_V_7_reg_329(9),
      R => '0'
    );
\axi_data_V_reg_207_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_217,
      D => s_axis_video_TDATA_int_regslice(0),
      Q => axi_data_V_reg_207(0),
      R => '0'
    );
\axi_data_V_reg_207_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_217,
      D => s_axis_video_TDATA_int_regslice(10),
      Q => axi_data_V_reg_207(10),
      R => '0'
    );
\axi_data_V_reg_207_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_217,
      D => s_axis_video_TDATA_int_regslice(11),
      Q => axi_data_V_reg_207(11),
      R => '0'
    );
\axi_data_V_reg_207_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_217,
      D => s_axis_video_TDATA_int_regslice(12),
      Q => axi_data_V_reg_207(12),
      R => '0'
    );
\axi_data_V_reg_207_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_217,
      D => s_axis_video_TDATA_int_regslice(13),
      Q => axi_data_V_reg_207(13),
      R => '0'
    );
\axi_data_V_reg_207_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_217,
      D => s_axis_video_TDATA_int_regslice(14),
      Q => axi_data_V_reg_207(14),
      R => '0'
    );
\axi_data_V_reg_207_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_217,
      D => s_axis_video_TDATA_int_regslice(15),
      Q => axi_data_V_reg_207(15),
      R => '0'
    );
\axi_data_V_reg_207_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_217,
      D => s_axis_video_TDATA_int_regslice(16),
      Q => axi_data_V_reg_207(16),
      R => '0'
    );
\axi_data_V_reg_207_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_217,
      D => s_axis_video_TDATA_int_regslice(17),
      Q => axi_data_V_reg_207(17),
      R => '0'
    );
\axi_data_V_reg_207_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_217,
      D => s_axis_video_TDATA_int_regslice(18),
      Q => axi_data_V_reg_207(18),
      R => '0'
    );
\axi_data_V_reg_207_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_217,
      D => s_axis_video_TDATA_int_regslice(19),
      Q => axi_data_V_reg_207(19),
      R => '0'
    );
\axi_data_V_reg_207_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_217,
      D => s_axis_video_TDATA_int_regslice(1),
      Q => axi_data_V_reg_207(1),
      R => '0'
    );
\axi_data_V_reg_207_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_217,
      D => s_axis_video_TDATA_int_regslice(20),
      Q => axi_data_V_reg_207(20),
      R => '0'
    );
\axi_data_V_reg_207_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_217,
      D => s_axis_video_TDATA_int_regslice(21),
      Q => axi_data_V_reg_207(21),
      R => '0'
    );
\axi_data_V_reg_207_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_217,
      D => s_axis_video_TDATA_int_regslice(22),
      Q => axi_data_V_reg_207(22),
      R => '0'
    );
\axi_data_V_reg_207_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_217,
      D => s_axis_video_TDATA_int_regslice(23),
      Q => axi_data_V_reg_207(23),
      R => '0'
    );
\axi_data_V_reg_207_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_217,
      D => s_axis_video_TDATA_int_regslice(24),
      Q => axi_data_V_reg_207(24),
      R => '0'
    );
\axi_data_V_reg_207_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_217,
      D => s_axis_video_TDATA_int_regslice(25),
      Q => axi_data_V_reg_207(25),
      R => '0'
    );
\axi_data_V_reg_207_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_217,
      D => s_axis_video_TDATA_int_regslice(26),
      Q => axi_data_V_reg_207(26),
      R => '0'
    );
\axi_data_V_reg_207_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_217,
      D => s_axis_video_TDATA_int_regslice(27),
      Q => axi_data_V_reg_207(27),
      R => '0'
    );
\axi_data_V_reg_207_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_217,
      D => s_axis_video_TDATA_int_regslice(28),
      Q => axi_data_V_reg_207(28),
      R => '0'
    );
\axi_data_V_reg_207_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_217,
      D => s_axis_video_TDATA_int_regslice(29),
      Q => axi_data_V_reg_207(29),
      R => '0'
    );
\axi_data_V_reg_207_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_217,
      D => s_axis_video_TDATA_int_regslice(2),
      Q => axi_data_V_reg_207(2),
      R => '0'
    );
\axi_data_V_reg_207_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_217,
      D => s_axis_video_TDATA_int_regslice(30),
      Q => axi_data_V_reg_207(30),
      R => '0'
    );
\axi_data_V_reg_207_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_217,
      D => s_axis_video_TDATA_int_regslice(31),
      Q => axi_data_V_reg_207(31),
      R => '0'
    );
\axi_data_V_reg_207_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_217,
      D => s_axis_video_TDATA_int_regslice(32),
      Q => axi_data_V_reg_207(32),
      R => '0'
    );
\axi_data_V_reg_207_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_217,
      D => s_axis_video_TDATA_int_regslice(33),
      Q => axi_data_V_reg_207(33),
      R => '0'
    );
\axi_data_V_reg_207_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_217,
      D => s_axis_video_TDATA_int_regslice(34),
      Q => axi_data_V_reg_207(34),
      R => '0'
    );
\axi_data_V_reg_207_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_217,
      D => s_axis_video_TDATA_int_regslice(35),
      Q => axi_data_V_reg_207(35),
      R => '0'
    );
\axi_data_V_reg_207_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_217,
      D => s_axis_video_TDATA_int_regslice(36),
      Q => axi_data_V_reg_207(36),
      R => '0'
    );
\axi_data_V_reg_207_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_217,
      D => s_axis_video_TDATA_int_regslice(37),
      Q => axi_data_V_reg_207(37),
      R => '0'
    );
\axi_data_V_reg_207_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_217,
      D => s_axis_video_TDATA_int_regslice(38),
      Q => axi_data_V_reg_207(38),
      R => '0'
    );
\axi_data_V_reg_207_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_217,
      D => s_axis_video_TDATA_int_regslice(39),
      Q => axi_data_V_reg_207(39),
      R => '0'
    );
\axi_data_V_reg_207_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_217,
      D => s_axis_video_TDATA_int_regslice(3),
      Q => axi_data_V_reg_207(3),
      R => '0'
    );
\axi_data_V_reg_207_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_217,
      D => s_axis_video_TDATA_int_regslice(40),
      Q => axi_data_V_reg_207(40),
      R => '0'
    );
\axi_data_V_reg_207_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_217,
      D => s_axis_video_TDATA_int_regslice(41),
      Q => axi_data_V_reg_207(41),
      R => '0'
    );
\axi_data_V_reg_207_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_217,
      D => s_axis_video_TDATA_int_regslice(42),
      Q => axi_data_V_reg_207(42),
      R => '0'
    );
\axi_data_V_reg_207_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_217,
      D => s_axis_video_TDATA_int_regslice(43),
      Q => axi_data_V_reg_207(43),
      R => '0'
    );
\axi_data_V_reg_207_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_217,
      D => s_axis_video_TDATA_int_regslice(44),
      Q => axi_data_V_reg_207(44),
      R => '0'
    );
\axi_data_V_reg_207_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_217,
      D => s_axis_video_TDATA_int_regslice(45),
      Q => axi_data_V_reg_207(45),
      R => '0'
    );
\axi_data_V_reg_207_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_217,
      D => s_axis_video_TDATA_int_regslice(46),
      Q => axi_data_V_reg_207(46),
      R => '0'
    );
\axi_data_V_reg_207_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_217,
      D => s_axis_video_TDATA_int_regslice(47),
      Q => axi_data_V_reg_207(47),
      R => '0'
    );
\axi_data_V_reg_207_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_217,
      D => s_axis_video_TDATA_int_regslice(4),
      Q => axi_data_V_reg_207(4),
      R => '0'
    );
\axi_data_V_reg_207_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_217,
      D => s_axis_video_TDATA_int_regslice(5),
      Q => axi_data_V_reg_207(5),
      R => '0'
    );
\axi_data_V_reg_207_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_217,
      D => s_axis_video_TDATA_int_regslice(6),
      Q => axi_data_V_reg_207(6),
      R => '0'
    );
\axi_data_V_reg_207_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_217,
      D => s_axis_video_TDATA_int_regslice(7),
      Q => axi_data_V_reg_207(7),
      R => '0'
    );
\axi_data_V_reg_207_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_217,
      D => s_axis_video_TDATA_int_regslice(8),
      Q => axi_data_V_reg_207(8),
      R => '0'
    );
\axi_data_V_reg_207_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_217,
      D => s_axis_video_TDATA_int_regslice(9),
      Q => axi_data_V_reg_207(9),
      R => '0'
    );
\axi_last_V_2_reg_253[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_last_V_5_reg_403,
      I1 => ap_CS_fsm_state10,
      I2 => axi_last_V_reg_219,
      O => \axi_last_V_2_reg_253[0]_i_1_n_3\
    );
\axi_last_V_2_reg_253_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_2_reg_264[47]_i_1_n_3\,
      D => \axi_last_V_2_reg_253[0]_i_1_n_3\,
      Q => axi_last_V_2_reg_253,
      R => '0'
    );
\axi_last_V_3_reg_308[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => axi_last_V_2_reg_253,
      I1 => ap_NS_fsm117_out,
      I2 => \axi_last_V_8_reg_341_reg_n_3_[0]\,
      O => \axi_last_V_3_reg_308[0]_i_1_n_3\
    );
\axi_last_V_3_reg_308_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_152,
      D => \axi_last_V_3_reg_308[0]_i_1_n_3\,
      Q => axi_last_V_3_reg_308,
      R => '0'
    );
\axi_last_V_5_ph_reg_366[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => eol_reg_286,
      I1 => ap_CS_fsm_state8,
      I2 => \cmp7661_i_reg_699_reg_n_3_[0]\,
      I3 => axi_last_V_2_reg_253,
      O => \axi_last_V_5_ph_reg_366[0]_i_1_n_3\
    );
\axi_last_V_5_ph_reg_366_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \axi_data_V_5_ph_reg_354[47]_i_1_n_3\,
      D => \axi_last_V_5_ph_reg_366[0]_i_1_n_3\,
      Q => axi_last_V_5_ph_reg_366,
      R => '0'
    );
\axi_last_V_5_reg_403_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_415,
      D => regslice_both_AXI_video_strm_V_last_V_U_n_3,
      Q => axi_last_V_5_reg_403,
      R => '0'
    );
\axi_last_V_8_reg_341_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_last_V_U_n_6,
      Q => \axi_last_V_8_reg_341_reg_n_3_[0]\,
      R => '0'
    );
\axi_last_V_reg_219_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => regslice_both_AXI_video_strm_V_data_V_U_n_217,
      D => s_axis_video_TLAST_int_regslice,
      Q => axi_last_V_reg_219,
      R => '0'
    );
\cmp7661_i_reg_699[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000003AAAAAAAA"
    )
        port map (
      I0 => \cmp7661_i_reg_699_reg_n_3_[0]\,
      I1 => \cmp7661_i_reg_699[0]_i_2_n_3\,
      I2 => div_cast_i_fu_457_p4(7),
      I3 => div_cast_i_fu_457_p4(0),
      I4 => div_cast_i_fu_457_p4(5),
      I5 => p_0_in,
      O => \cmp7661_i_reg_699[0]_i_1_n_3\
    );
\cmp7661_i_reg_699[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => div_cast_i_fu_457_p4(8),
      I1 => div_cast_i_fu_457_p4(4),
      I2 => div_cast_i_fu_457_p4(6),
      I3 => div_cast_i_fu_457_p4(1),
      I4 => \cmp7661_i_reg_699[0]_i_3_n_3\,
      O => \cmp7661_i_reg_699[0]_i_2_n_3\
    );
\cmp7661_i_reg_699[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => div_cast_i_fu_457_p4(3),
      I1 => div_cast_i_fu_457_p4(9),
      I2 => div_cast_i_fu_457_p4(2),
      I3 => div_cast_i_fu_457_p4(10),
      O => \cmp7661_i_reg_699[0]_i_3_n_3\
    );
\cmp7661_i_reg_699_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \cmp7661_i_reg_699[0]_i_1_n_3\,
      Q => \cmp7661_i_reg_699_reg_n_3_[0]\,
      R => '0'
    );
\cols_reg_668_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_447_n_4,
      Q => div_cast_i_fu_457_p4(9),
      R => '0'
    );
\cols_reg_668_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_447_n_3,
      Q => div_cast_i_fu_457_p4(10),
      R => '0'
    );
\cols_reg_668_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_447_n_13,
      Q => div_cast_i_fu_457_p4(0),
      R => '0'
    );
\cols_reg_668_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_447_n_12,
      Q => div_cast_i_fu_457_p4(1),
      R => '0'
    );
\cols_reg_668_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_447_n_11,
      Q => div_cast_i_fu_457_p4(2),
      R => '0'
    );
\cols_reg_668_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_447_n_10,
      Q => div_cast_i_fu_457_p4(3),
      R => '0'
    );
\cols_reg_668_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_447_n_9,
      Q => div_cast_i_fu_457_p4(4),
      R => '0'
    );
\cols_reg_668_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_447_n_8,
      Q => div_cast_i_fu_457_p4(5),
      R => '0'
    );
\cols_reg_668_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_447_n_7,
      Q => div_cast_i_fu_457_p4(6),
      R => '0'
    );
\cols_reg_668_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_447_n_6,
      Q => div_cast_i_fu_457_p4(7),
      R => '0'
    );
\cols_reg_668_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_447_n_5,
      Q => div_cast_i_fu_457_p4(8),
      R => '0'
    );
\div_cast_i_reg_683_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => div_cast_i_fu_457_p4(0),
      Q => div_cast_i_reg_683(0),
      R => '0'
    );
\div_cast_i_reg_683_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => div_cast_i_fu_457_p4(10),
      Q => div_cast_i_reg_683(10),
      R => '0'
    );
\div_cast_i_reg_683_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => div_cast_i_fu_457_p4(1),
      Q => div_cast_i_reg_683(1),
      R => '0'
    );
\div_cast_i_reg_683_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => div_cast_i_fu_457_p4(2),
      Q => div_cast_i_reg_683(2),
      R => '0'
    );
\div_cast_i_reg_683_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => div_cast_i_fu_457_p4(3),
      Q => div_cast_i_reg_683(3),
      R => '0'
    );
\div_cast_i_reg_683_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => div_cast_i_fu_457_p4(4),
      Q => div_cast_i_reg_683(4),
      R => '0'
    );
\div_cast_i_reg_683_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => div_cast_i_fu_457_p4(5),
      Q => div_cast_i_reg_683(5),
      R => '0'
    );
\div_cast_i_reg_683_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => div_cast_i_fu_457_p4(6),
      Q => div_cast_i_reg_683(6),
      R => '0'
    );
\div_cast_i_reg_683_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => div_cast_i_fu_457_p4(7),
      Q => div_cast_i_reg_683(7),
      R => '0'
    );
\div_cast_i_reg_683_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => div_cast_i_fu_457_p4(8),
      Q => div_cast_i_reg_683(8),
      R => '0'
    );
\div_cast_i_reg_683_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => div_cast_i_fu_457_p4(9),
      Q => div_cast_i_reg_683(9),
      R => '0'
    );
\eol_1_ph_reg_378[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BA8A"
    )
        port map (
      I0 => \eol_1_ph_reg_378_reg_n_3_[0]\,
      I1 => \cmp7661_i_reg_699_reg_n_3_[0]\,
      I2 => ap_CS_fsm_state8,
      I3 => eol_reg_286,
      I4 => \ap_CS_fsm[6]_i_2_n_3\,
      O => \eol_1_ph_reg_378[0]_i_1_n_3\
    );
\eol_1_ph_reg_378_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \eol_1_ph_reg_378[0]_i_1_n_3\,
      Q => \eol_1_ph_reg_378_reg_n_3_[0]\,
      R => '0'
    );
\eol_1_reg_415_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => eol_1_reg_415,
      D => regslice_both_AXI_video_strm_V_last_V_U_n_5,
      Q => \eol_1_reg_415_reg_n_3_[0]\,
      R => '0'
    );
\eol_reg_286_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_213,
      Q => eol_reg_286,
      R => '0'
    );
grp_reg_unsigned_short_s_fu_441: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_reg_unsigned_short_s_108
     port map (
      D(11 downto 0) => D(11 downto 0),
      Q(11 downto 0) => d_read_reg_22(11 downto 0),
      ap_clk => ap_clk
    );
grp_reg_unsigned_short_s_fu_447: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_reg_unsigned_short_s_109
     port map (
      Q(10) => grp_reg_unsigned_short_s_fu_447_n_3,
      Q(9) => grp_reg_unsigned_short_s_fu_447_n_4,
      Q(8) => grp_reg_unsigned_short_s_fu_447_n_5,
      Q(7) => grp_reg_unsigned_short_s_fu_447_n_6,
      Q(6) => grp_reg_unsigned_short_s_fu_447_n_7,
      Q(5) => grp_reg_unsigned_short_s_fu_447_n_8,
      Q(4) => grp_reg_unsigned_short_s_fu_447_n_9,
      Q(3) => grp_reg_unsigned_short_s_fu_447_n_10,
      Q(2) => grp_reg_unsigned_short_s_fu_447_n_11,
      Q(1) => grp_reg_unsigned_short_s_fu_447_n_12,
      Q(0) => grp_reg_unsigned_short_s_fu_447_n_13,
      ap_clk => ap_clk,
      \d_read_reg_22_reg[11]_0\(10 downto 0) => \d_read_reg_22_reg[11]\(10 downto 0)
    );
\i_2_reg_720[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_reg_242_reg_n_3_[0]\,
      O => i_2_fu_492_p2(0)
    );
\i_2_reg_720[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => \icmp_ln815_reg_688_reg_n_3_[0]\,
      O => i_2_reg_7200
    );
\i_2_reg_720_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_2_reg_7200,
      D => i_2_fu_492_p2(0),
      Q => i_2_reg_720(0),
      R => '0'
    );
\i_2_reg_720_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_2_reg_7200,
      D => i_2_fu_492_p2(10),
      Q => i_2_reg_720(10),
      R => '0'
    );
\i_2_reg_720_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_2_reg_7200,
      D => i_2_fu_492_p2(11),
      Q => i_2_reg_720(11),
      R => '0'
    );
\i_2_reg_720_reg[11]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \i_2_reg_720_reg[8]_i_1_n_3\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_i_2_reg_720_reg[11]_i_2_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \i_2_reg_720_reg[11]_i_2_n_9\,
      CO(0) => \i_2_reg_720_reg[11]_i_2_n_10\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \NLW_i_2_reg_720_reg[11]_i_2_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => i_2_fu_492_p2(11 downto 9),
      S(7 downto 3) => B"00000",
      S(2) => \i_reg_242_reg_n_3_[11]\,
      S(1) => \i_reg_242_reg_n_3_[10]\,
      S(0) => \i_reg_242_reg_n_3_[9]\
    );
\i_2_reg_720_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_2_reg_7200,
      D => i_2_fu_492_p2(1),
      Q => i_2_reg_720(1),
      R => '0'
    );
\i_2_reg_720_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_2_reg_7200,
      D => i_2_fu_492_p2(2),
      Q => i_2_reg_720(2),
      R => '0'
    );
\i_2_reg_720_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_2_reg_7200,
      D => i_2_fu_492_p2(3),
      Q => i_2_reg_720(3),
      R => '0'
    );
\i_2_reg_720_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_2_reg_7200,
      D => i_2_fu_492_p2(4),
      Q => i_2_reg_720(4),
      R => '0'
    );
\i_2_reg_720_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_2_reg_7200,
      D => i_2_fu_492_p2(5),
      Q => i_2_reg_720(5),
      R => '0'
    );
\i_2_reg_720_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_2_reg_7200,
      D => i_2_fu_492_p2(6),
      Q => i_2_reg_720(6),
      R => '0'
    );
\i_2_reg_720_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_2_reg_7200,
      D => i_2_fu_492_p2(7),
      Q => i_2_reg_720(7),
      R => '0'
    );
\i_2_reg_720_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_2_reg_7200,
      D => i_2_fu_492_p2(8),
      Q => i_2_reg_720(8),
      R => '0'
    );
\i_2_reg_720_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \i_reg_242_reg_n_3_[0]\,
      CI_TOP => '0',
      CO(7) => \i_2_reg_720_reg[8]_i_1_n_3\,
      CO(6) => \i_2_reg_720_reg[8]_i_1_n_4\,
      CO(5) => \i_2_reg_720_reg[8]_i_1_n_5\,
      CO(4) => \i_2_reg_720_reg[8]_i_1_n_6\,
      CO(3) => \i_2_reg_720_reg[8]_i_1_n_7\,
      CO(2) => \i_2_reg_720_reg[8]_i_1_n_8\,
      CO(1) => \i_2_reg_720_reg[8]_i_1_n_9\,
      CO(0) => \i_2_reg_720_reg[8]_i_1_n_10\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => i_2_fu_492_p2(8 downto 1),
      S(7) => \i_reg_242_reg_n_3_[8]\,
      S(6) => \i_reg_242_reg_n_3_[7]\,
      S(5) => \i_reg_242_reg_n_3_[6]\,
      S(4) => \i_reg_242_reg_n_3_[5]\,
      S(3) => \i_reg_242_reg_n_3_[4]\,
      S(2) => \i_reg_242_reg_n_3_[3]\,
      S(1) => \i_reg_242_reg_n_3_[2]\,
      S(0) => \i_reg_242_reg_n_3_[1]\
    );
\i_2_reg_720_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_2_reg_7200,
      D => i_2_fu_492_p2(9),
      Q => i_2_reg_720(9),
      R => '0'
    );
\i_reg_242[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_0_in,
      I1 => ap_CS_fsm_state10,
      O => i_reg_242
    );
\i_reg_242[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => icmp_ln815_fu_466_p2,
      O => p_0_in
    );
\i_reg_242_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_2_reg_720(0),
      Q => \i_reg_242_reg_n_3_[0]\,
      R => i_reg_242
    );
\i_reg_242_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_2_reg_720(10),
      Q => \i_reg_242_reg_n_3_[10]\,
      R => i_reg_242
    );
\i_reg_242_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_2_reg_720(11),
      Q => \i_reg_242_reg_n_3_[11]\,
      R => i_reg_242
    );
\i_reg_242_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_2_reg_720(1),
      Q => \i_reg_242_reg_n_3_[1]\,
      R => i_reg_242
    );
\i_reg_242_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_2_reg_720(2),
      Q => \i_reg_242_reg_n_3_[2]\,
      R => i_reg_242
    );
\i_reg_242_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_2_reg_720(3),
      Q => \i_reg_242_reg_n_3_[3]\,
      R => i_reg_242
    );
\i_reg_242_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_2_reg_720(4),
      Q => \i_reg_242_reg_n_3_[4]\,
      R => i_reg_242
    );
\i_reg_242_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_2_reg_720(5),
      Q => \i_reg_242_reg_n_3_[5]\,
      R => i_reg_242
    );
\i_reg_242_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_2_reg_720(6),
      Q => \i_reg_242_reg_n_3_[6]\,
      R => i_reg_242
    );
\i_reg_242_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_2_reg_720(7),
      Q => \i_reg_242_reg_n_3_[7]\,
      R => i_reg_242
    );
\i_reg_242_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_2_reg_720(8),
      Q => \i_reg_242_reg_n_3_[8]\,
      R => i_reg_242
    );
\i_reg_242_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => i_2_reg_720(9),
      Q => \i_reg_242_reg_n_3_[9]\,
      R => i_reg_242
    );
\icmp_ln815_reg_688[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => rows_reg_662(4),
      I1 => rows_reg_662(6),
      I2 => rows_reg_662(3),
      I3 => rows_reg_662(0),
      I4 => \icmp_ln815_reg_688[0]_i_2_n_3\,
      I5 => \icmp_ln815_reg_688[0]_i_3_n_3\,
      O => icmp_ln815_fu_466_p2
    );
\icmp_ln815_reg_688[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rows_reg_662(1),
      I1 => rows_reg_662(9),
      I2 => rows_reg_662(7),
      I3 => rows_reg_662(2),
      O => \icmp_ln815_reg_688[0]_i_2_n_3\
    );
\icmp_ln815_reg_688[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rows_reg_662(5),
      I1 => rows_reg_662(10),
      I2 => rows_reg_662(8),
      I3 => rows_reg_662(11),
      O => \icmp_ln815_reg_688[0]_i_3_n_3\
    );
\icmp_ln815_reg_688_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => icmp_ln815_fu_466_p2,
      Q => \icmp_ln815_reg_688_reg_n_3_[0]\,
      R => '0'
    );
\icmp_ln820_reg_739_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_212,
      Q => \icmp_ln820_reg_739_reg_n_3_[0]\,
      R => '0'
    );
\icmp_ln844_1_reg_710[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000003AAAAAAAA"
    )
        port map (
      I0 => \icmp_ln844_1_reg_710_reg_n_3_[0]\,
      I1 => \icmp_ln844_1_reg_710[0]_i_2_n_3\,
      I2 => \icmp_ln844_1_reg_710[0]_i_3_n_3\,
      I3 => ColorMode_read_reg_656(1),
      I4 => ColorMode_read_reg_656(0),
      I5 => p_0_in,
      O => \icmp_ln844_1_reg_710[0]_i_1_n_3\
    );
\icmp_ln844_1_reg_710[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ColorMode_read_reg_656(7),
      I1 => ColorMode_read_reg_656(6),
      I2 => ColorMode_read_reg_656(4),
      I3 => ColorMode_read_reg_656(5),
      O => \icmp_ln844_1_reg_710[0]_i_2_n_3\
    );
\icmp_ln844_1_reg_710[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ColorMode_read_reg_656(3),
      I1 => ColorMode_read_reg_656(2),
      O => \icmp_ln844_1_reg_710[0]_i_3_n_3\
    );
\icmp_ln844_1_reg_710_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln844_1_reg_710[0]_i_1_n_3\,
      Q => \icmp_ln844_1_reg_710_reg_n_3_[0]\,
      R => '0'
    );
\icmp_ln844_reg_703[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000300AAAAAAAA"
    )
        port map (
      I0 => \icmp_ln844_reg_703_reg_n_3_[0]\,
      I1 => \icmp_ln844_1_reg_710[0]_i_2_n_3\,
      I2 => ColorMode_read_reg_656(1),
      I3 => ColorMode_read_reg_656(0),
      I4 => \icmp_ln844_1_reg_710[0]_i_3_n_3\,
      I5 => p_0_in,
      O => \icmp_ln844_reg_703[0]_i_1_n_3\
    );
\icmp_ln844_reg_703_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln844_reg_703[0]_i_1_n_3\,
      Q => \icmp_ln844_reg_703_reg_n_3_[0]\,
      R => '0'
    );
\j_reg_275[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => j_reg_275_reg(0),
      O => j_2_fu_506_p2(0)
    );
\j_reg_275[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \cmp7661_i_reg_699_reg_n_3_[0]\,
      I1 => ap_CS_fsm_state5,
      I2 => \icmp_ln815_reg_688_reg_n_3_[0]\,
      I3 => \j_reg_275[10]_i_4_n_3\,
      O => ap_NS_fsm117_out
    );
\j_reg_275[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => j_reg_275_reg(10),
      I1 => j_reg_275_reg(8),
      I2 => j_reg_275_reg(6),
      I3 => \j_reg_275[10]_i_5_n_3\,
      I4 => j_reg_275_reg(7),
      I5 => j_reg_275_reg(9),
      O => j_2_fu_506_p2(10)
    );
\j_reg_275[10]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \j_reg_275[10]_i_6_n_3\,
      I1 => \j_reg_275[10]_i_7_n_3\,
      I2 => \j_reg_275[10]_i_8_n_3\,
      I3 => \j_reg_275[10]_i_9_n_3\,
      O => \j_reg_275[10]_i_4_n_3\
    );
\j_reg_275[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => j_reg_275_reg(5),
      I1 => j_reg_275_reg(3),
      I2 => j_reg_275_reg(1),
      I3 => j_reg_275_reg(0),
      I4 => j_reg_275_reg(2),
      I5 => j_reg_275_reg(4),
      O => \j_reg_275[10]_i_5_n_3\
    );
\j_reg_275[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \i_reg_242_reg_n_3_[9]\,
      I1 => rows_reg_662(9),
      I2 => rows_reg_662(11),
      I3 => \i_reg_242_reg_n_3_[11]\,
      I4 => rows_reg_662(10),
      I5 => \i_reg_242_reg_n_3_[10]\,
      O => \j_reg_275[10]_i_6_n_3\
    );
\j_reg_275[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \i_reg_242_reg_n_3_[6]\,
      I1 => rows_reg_662(6),
      I2 => rows_reg_662(7),
      I3 => \i_reg_242_reg_n_3_[7]\,
      I4 => rows_reg_662(8),
      I5 => \i_reg_242_reg_n_3_[8]\,
      O => \j_reg_275[10]_i_7_n_3\
    );
\j_reg_275[10]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \i_reg_242_reg_n_3_[3]\,
      I1 => rows_reg_662(3),
      I2 => rows_reg_662(4),
      I3 => \i_reg_242_reg_n_3_[4]\,
      I4 => rows_reg_662(5),
      I5 => \i_reg_242_reg_n_3_[5]\,
      O => \j_reg_275[10]_i_8_n_3\
    );
\j_reg_275[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \i_reg_242_reg_n_3_[0]\,
      I1 => rows_reg_662(0),
      I2 => rows_reg_662(2),
      I3 => \i_reg_242_reg_n_3_[2]\,
      I4 => rows_reg_662(1),
      I5 => \i_reg_242_reg_n_3_[1]\,
      O => \j_reg_275[10]_i_9_n_3\
    );
\j_reg_275[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => j_reg_275_reg(1),
      I1 => j_reg_275_reg(0),
      O => j_2_fu_506_p2(1)
    );
\j_reg_275[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => j_reg_275_reg(2),
      I1 => j_reg_275_reg(0),
      I2 => j_reg_275_reg(1),
      O => j_2_fu_506_p2(2)
    );
\j_reg_275[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => j_reg_275_reg(3),
      I1 => j_reg_275_reg(1),
      I2 => j_reg_275_reg(0),
      I3 => j_reg_275_reg(2),
      O => j_2_fu_506_p2(3)
    );
\j_reg_275[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => j_reg_275_reg(4),
      I1 => j_reg_275_reg(2),
      I2 => j_reg_275_reg(0),
      I3 => j_reg_275_reg(1),
      I4 => j_reg_275_reg(3),
      O => j_2_fu_506_p2(4)
    );
\j_reg_275[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => j_reg_275_reg(5),
      I1 => j_reg_275_reg(3),
      I2 => j_reg_275_reg(1),
      I3 => j_reg_275_reg(0),
      I4 => j_reg_275_reg(2),
      I5 => j_reg_275_reg(4),
      O => j_2_fu_506_p2(5)
    );
\j_reg_275[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => j_reg_275_reg(6),
      I1 => \j_reg_275[10]_i_5_n_3\,
      O => j_2_fu_506_p2(6)
    );
\j_reg_275[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => j_reg_275_reg(7),
      I1 => \j_reg_275[10]_i_5_n_3\,
      I2 => j_reg_275_reg(6),
      O => j_2_fu_506_p2(7)
    );
\j_reg_275[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => j_reg_275_reg(8),
      I1 => j_reg_275_reg(6),
      I2 => \j_reg_275[10]_i_5_n_3\,
      I3 => j_reg_275_reg(7),
      O => j_2_fu_506_p2(8)
    );
\j_reg_275[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => j_reg_275_reg(9),
      I1 => j_reg_275_reg(7),
      I2 => \j_reg_275[10]_i_5_n_3\,
      I3 => j_reg_275_reg(6),
      I4 => j_reg_275_reg(8),
      O => j_2_fu_506_p2(9)
    );
\j_reg_275_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_2750,
      D => j_2_fu_506_p2(0),
      Q => j_reg_275_reg(0),
      R => ap_NS_fsm117_out
    );
\j_reg_275_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_2750,
      D => j_2_fu_506_p2(10),
      Q => j_reg_275_reg(10),
      R => ap_NS_fsm117_out
    );
\j_reg_275_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_2750,
      D => j_2_fu_506_p2(1),
      Q => j_reg_275_reg(1),
      R => ap_NS_fsm117_out
    );
\j_reg_275_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_2750,
      D => j_2_fu_506_p2(2),
      Q => j_reg_275_reg(2),
      R => ap_NS_fsm117_out
    );
\j_reg_275_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_2750,
      D => j_2_fu_506_p2(3),
      Q => j_reg_275_reg(3),
      R => ap_NS_fsm117_out
    );
\j_reg_275_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_2750,
      D => j_2_fu_506_p2(4),
      Q => j_reg_275_reg(4),
      R => ap_NS_fsm117_out
    );
\j_reg_275_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_2750,
      D => j_2_fu_506_p2(5),
      Q => j_reg_275_reg(5),
      R => ap_NS_fsm117_out
    );
\j_reg_275_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_2750,
      D => j_2_fu_506_p2(6),
      Q => j_reg_275_reg(6),
      R => ap_NS_fsm117_out
    );
\j_reg_275_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_2750,
      D => j_2_fu_506_p2(7),
      Q => j_reg_275_reg(7),
      R => ap_NS_fsm117_out
    );
\j_reg_275_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_2750,
      D => j_2_fu_506_p2(8),
      Q => j_reg_275_reg(8),
      R => ap_NS_fsm117_out
    );
\j_reg_275_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_2750,
      D => j_2_fu_506_p2(9),
      Q => j_reg_275_reg(9),
      R => ap_NS_fsm117_out
    );
\pix_val_V_0_2_reg_747_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_val_V_0_2_reg_7470,
      D => pix_val_V_0_2_fu_537_p3(0),
      Q => \in\(0),
      R => '0'
    );
\pix_val_V_0_2_reg_747_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_val_V_0_2_reg_7470,
      D => pix_val_V_0_2_fu_537_p3(1),
      Q => \in\(1),
      R => '0'
    );
\pix_val_V_0_2_reg_747_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_val_V_0_2_reg_7470,
      D => pix_val_V_0_2_fu_537_p3(2),
      Q => \in\(2),
      R => '0'
    );
\pix_val_V_0_2_reg_747_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_val_V_0_2_reg_7470,
      D => pix_val_V_0_2_fu_537_p3(3),
      Q => \in\(3),
      R => '0'
    );
\pix_val_V_0_2_reg_747_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_val_V_0_2_reg_7470,
      D => pix_val_V_0_2_fu_537_p3(4),
      Q => \in\(4),
      R => '0'
    );
\pix_val_V_0_2_reg_747_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_val_V_0_2_reg_7470,
      D => pix_val_V_0_2_fu_537_p3(5),
      Q => \in\(5),
      R => '0'
    );
\pix_val_V_0_2_reg_747_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_val_V_0_2_reg_7470,
      D => pix_val_V_0_2_fu_537_p3(6),
      Q => \in\(6),
      R => '0'
    );
\pix_val_V_0_2_reg_747_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_val_V_0_2_reg_7470,
      D => pix_val_V_0_2_fu_537_p3(7),
      Q => \in\(7),
      R => '0'
    );
\pix_val_V_1_2_reg_752_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_val_V_0_2_reg_7470,
      D => pix_val_V_1_2_fu_554_p3(0),
      Q => \in\(8),
      R => '0'
    );
\pix_val_V_1_2_reg_752_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_val_V_0_2_reg_7470,
      D => pix_val_V_1_2_fu_554_p3(1),
      Q => \in\(9),
      R => '0'
    );
\pix_val_V_1_2_reg_752_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_val_V_0_2_reg_7470,
      D => pix_val_V_1_2_fu_554_p3(2),
      Q => \in\(10),
      R => '0'
    );
\pix_val_V_1_2_reg_752_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_val_V_0_2_reg_7470,
      D => pix_val_V_1_2_fu_554_p3(3),
      Q => \in\(11),
      R => '0'
    );
\pix_val_V_1_2_reg_752_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_val_V_0_2_reg_7470,
      D => pix_val_V_1_2_fu_554_p3(4),
      Q => \in\(12),
      R => '0'
    );
\pix_val_V_1_2_reg_752_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_val_V_0_2_reg_7470,
      D => pix_val_V_1_2_fu_554_p3(5),
      Q => \in\(13),
      R => '0'
    );
\pix_val_V_1_2_reg_752_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_val_V_0_2_reg_7470,
      D => pix_val_V_1_2_fu_554_p3(6),
      Q => \in\(14),
      R => '0'
    );
\pix_val_V_1_2_reg_752_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_val_V_0_2_reg_7470,
      D => pix_val_V_1_2_fu_554_p3(7),
      Q => \in\(15),
      R => '0'
    );
\pix_val_V_2_4_reg_757_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_val_V_0_2_reg_7470,
      D => pix_val_V_2_4_fu_561_p3(0),
      Q => \in\(16),
      R => '0'
    );
\pix_val_V_2_4_reg_757_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_val_V_0_2_reg_7470,
      D => pix_val_V_2_4_fu_561_p3(1),
      Q => \in\(17),
      R => '0'
    );
\pix_val_V_2_4_reg_757_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_val_V_0_2_reg_7470,
      D => pix_val_V_2_4_fu_561_p3(2),
      Q => \in\(18),
      R => '0'
    );
\pix_val_V_2_4_reg_757_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_val_V_0_2_reg_7470,
      D => pix_val_V_2_4_fu_561_p3(3),
      Q => \in\(19),
      R => '0'
    );
\pix_val_V_2_4_reg_757_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_val_V_0_2_reg_7470,
      D => pix_val_V_2_4_fu_561_p3(4),
      Q => \in\(20),
      R => '0'
    );
\pix_val_V_2_4_reg_757_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_val_V_0_2_reg_7470,
      D => pix_val_V_2_4_fu_561_p3(5),
      Q => \in\(21),
      R => '0'
    );
\pix_val_V_2_4_reg_757_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_val_V_0_2_reg_7470,
      D => pix_val_V_2_4_fu_561_p3(6),
      Q => \in\(22),
      R => '0'
    );
\pix_val_V_2_4_reg_757_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_val_V_0_2_reg_7470,
      D => pix_val_V_2_4_fu_561_p3(7),
      Q => \in\(23),
      R => '0'
    );
\pix_val_V_3_4_reg_762_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_val_V_0_2_reg_7470,
      D => pix_val_V_3_4_fu_595_p3(0),
      Q => \in\(24),
      R => '0'
    );
\pix_val_V_3_4_reg_762_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_val_V_0_2_reg_7470,
      D => pix_val_V_3_4_fu_595_p3(1),
      Q => \in\(25),
      R => '0'
    );
\pix_val_V_3_4_reg_762_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_val_V_0_2_reg_7470,
      D => pix_val_V_3_4_fu_595_p3(2),
      Q => \in\(26),
      R => '0'
    );
\pix_val_V_3_4_reg_762_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_val_V_0_2_reg_7470,
      D => pix_val_V_3_4_fu_595_p3(3),
      Q => \in\(27),
      R => '0'
    );
\pix_val_V_3_4_reg_762_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_val_V_0_2_reg_7470,
      D => pix_val_V_3_4_fu_595_p3(4),
      Q => \in\(28),
      R => '0'
    );
\pix_val_V_3_4_reg_762_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_val_V_0_2_reg_7470,
      D => pix_val_V_3_4_fu_595_p3(5),
      Q => \in\(29),
      R => '0'
    );
\pix_val_V_3_4_reg_762_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_val_V_0_2_reg_7470,
      D => pix_val_V_3_4_fu_595_p3(6),
      Q => \in\(30),
      R => '0'
    );
\pix_val_V_3_4_reg_762_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_val_V_0_2_reg_7470,
      D => pix_val_V_3_4_fu_595_p3(7),
      Q => \in\(31),
      R => '0'
    );
\pix_val_V_4_3_reg_767_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_val_V_0_2_reg_7470,
      D => pix_val_V_4_3_fu_619_p3(0),
      Q => \in\(32),
      R => '0'
    );
\pix_val_V_4_3_reg_767_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_val_V_0_2_reg_7470,
      D => pix_val_V_4_3_fu_619_p3(1),
      Q => \in\(33),
      R => '0'
    );
\pix_val_V_4_3_reg_767_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_val_V_0_2_reg_7470,
      D => pix_val_V_4_3_fu_619_p3(2),
      Q => \in\(34),
      R => '0'
    );
\pix_val_V_4_3_reg_767_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_val_V_0_2_reg_7470,
      D => pix_val_V_4_3_fu_619_p3(3),
      Q => \in\(35),
      R => '0'
    );
\pix_val_V_4_3_reg_767_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_val_V_0_2_reg_7470,
      D => pix_val_V_4_3_fu_619_p3(4),
      Q => \in\(36),
      R => '0'
    );
\pix_val_V_4_3_reg_767_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_val_V_0_2_reg_7470,
      D => pix_val_V_4_3_fu_619_p3(5),
      Q => \in\(37),
      R => '0'
    );
\pix_val_V_4_3_reg_767_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_val_V_0_2_reg_7470,
      D => pix_val_V_4_3_fu_619_p3(6),
      Q => \in\(38),
      R => '0'
    );
\pix_val_V_4_3_reg_767_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_val_V_0_2_reg_7470,
      D => pix_val_V_4_3_fu_619_p3(7),
      Q => \in\(39),
      R => '0'
    );
\pix_val_V_5_6_reg_772_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_val_V_0_2_reg_7470,
      D => pix_val_V_5_6_fu_633_p3(0),
      Q => \in\(40),
      R => '0'
    );
\pix_val_V_5_6_reg_772_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_val_V_0_2_reg_7470,
      D => pix_val_V_5_6_fu_633_p3(1),
      Q => \in\(41),
      R => '0'
    );
\pix_val_V_5_6_reg_772_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_val_V_0_2_reg_7470,
      D => pix_val_V_5_6_fu_633_p3(2),
      Q => \in\(42),
      R => '0'
    );
\pix_val_V_5_6_reg_772_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_val_V_0_2_reg_7470,
      D => pix_val_V_5_6_fu_633_p3(3),
      Q => \in\(43),
      R => '0'
    );
\pix_val_V_5_6_reg_772_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_val_V_0_2_reg_7470,
      D => pix_val_V_5_6_fu_633_p3(4),
      Q => \in\(44),
      R => '0'
    );
\pix_val_V_5_6_reg_772_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_val_V_0_2_reg_7470,
      D => pix_val_V_5_6_fu_633_p3(5),
      Q => \in\(45),
      R => '0'
    );
\pix_val_V_5_6_reg_772_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_val_V_0_2_reg_7470,
      D => pix_val_V_5_6_fu_633_p3(6),
      Q => \in\(46),
      R => '0'
    );
\pix_val_V_5_6_reg_772_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_val_V_0_2_reg_7470,
      D => pix_val_V_5_6_fu_633_p3(7),
      Q => \in\(47),
      R => '0'
    );
regslice_both_AXI_video_strm_V_data_V_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_regslice_both_110
     port map (
      AXIvideo2MultiPixStream_U0_SrcYUV_write => AXIvideo2MultiPixStream_U0_SrcYUV_write,
      B_V_data_1_sel0 => B_V_data_1_sel0,
      \B_V_data_1_state_reg[1]_0\ => \B_V_data_1_state_reg[1]\,
      D(7 downto 0) => pix_val_V_1_2_fu_554_p3(7 downto 0),
      E(0) => eol_1_reg_415,
      Q(3) => ap_CS_fsm_state9,
      Q(2) => ap_CS_fsm_state8,
      Q(1) => ap_CS_fsm_pp1_stage0,
      Q(0) => ap_CS_fsm_state3,
      SS(0) => SS(0),
      SrcYUV_empty_n => SrcYUV_empty_n,
      SrcYUV_full_n => SrcYUV_full_n,
      \ap_CS_fsm[6]_i_4\(10 downto 0) => j_reg_275_reg(10 downto 0),
      \ap_CS_fsm[6]_i_4_0\(10 downto 0) => div_cast_i_reg_683(10 downto 0),
      \ap_CS_fsm_reg[5]\(0) => regslice_both_AXI_video_strm_V_data_V_U_n_152,
      \ap_CS_fsm_reg[5]_0\ => regslice_both_AXI_video_strm_V_data_V_U_n_158,
      \ap_CS_fsm_reg[5]_1\(0) => pix_val_V_0_2_reg_7470,
      \ap_CS_fsm_reg[5]_2\ => \ap_CS_fsm_reg[5]_0\,
      \ap_CS_fsm_reg[5]_3\ => regslice_both_AXI_video_strm_V_data_V_U_n_218,
      \ap_CS_fsm_reg[6]\ => \ap_CS_fsm[6]_i_2_n_3\,
      ap_NS_fsm117_out => ap_NS_fsm117_out,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter0 => ap_enable_reg_pp1_iter0,
      ap_enable_reg_pp1_iter0_reg(1 downto 0) => ap_NS_fsm(6 downto 5),
      ap_enable_reg_pp1_iter0_reg_0(0) => ap_condition_213,
      ap_enable_reg_pp1_iter0_reg_1(0) => j_reg_2750,
      ap_enable_reg_pp1_iter1_reg => regslice_both_AXI_video_strm_V_data_V_U_n_4,
      ap_enable_reg_pp1_iter1_reg_0 => ap_enable_reg_pp1_iter1_reg_n_3,
      ap_enable_reg_pp1_iter1_reg_1 => \ap_CS_fsm[6]_i_4_n_3\,
      ap_rst_n => ap_rst_n,
      \axi_data_V_3_reg_318_reg[47]\(47) => regslice_both_AXI_video_strm_V_data_V_U_n_164,
      \axi_data_V_3_reg_318_reg[47]\(46) => regslice_both_AXI_video_strm_V_data_V_U_n_165,
      \axi_data_V_3_reg_318_reg[47]\(45) => regslice_both_AXI_video_strm_V_data_V_U_n_166,
      \axi_data_V_3_reg_318_reg[47]\(44) => regslice_both_AXI_video_strm_V_data_V_U_n_167,
      \axi_data_V_3_reg_318_reg[47]\(43) => regslice_both_AXI_video_strm_V_data_V_U_n_168,
      \axi_data_V_3_reg_318_reg[47]\(42) => regslice_both_AXI_video_strm_V_data_V_U_n_169,
      \axi_data_V_3_reg_318_reg[47]\(41) => regslice_both_AXI_video_strm_V_data_V_U_n_170,
      \axi_data_V_3_reg_318_reg[47]\(40) => regslice_both_AXI_video_strm_V_data_V_U_n_171,
      \axi_data_V_3_reg_318_reg[47]\(39) => regslice_both_AXI_video_strm_V_data_V_U_n_172,
      \axi_data_V_3_reg_318_reg[47]\(38) => regslice_both_AXI_video_strm_V_data_V_U_n_173,
      \axi_data_V_3_reg_318_reg[47]\(37) => regslice_both_AXI_video_strm_V_data_V_U_n_174,
      \axi_data_V_3_reg_318_reg[47]\(36) => regslice_both_AXI_video_strm_V_data_V_U_n_175,
      \axi_data_V_3_reg_318_reg[47]\(35) => regslice_both_AXI_video_strm_V_data_V_U_n_176,
      \axi_data_V_3_reg_318_reg[47]\(34) => regslice_both_AXI_video_strm_V_data_V_U_n_177,
      \axi_data_V_3_reg_318_reg[47]\(33) => regslice_both_AXI_video_strm_V_data_V_U_n_178,
      \axi_data_V_3_reg_318_reg[47]\(32) => regslice_both_AXI_video_strm_V_data_V_U_n_179,
      \axi_data_V_3_reg_318_reg[47]\(31) => regslice_both_AXI_video_strm_V_data_V_U_n_180,
      \axi_data_V_3_reg_318_reg[47]\(30) => regslice_both_AXI_video_strm_V_data_V_U_n_181,
      \axi_data_V_3_reg_318_reg[47]\(29) => regslice_both_AXI_video_strm_V_data_V_U_n_182,
      \axi_data_V_3_reg_318_reg[47]\(28) => regslice_both_AXI_video_strm_V_data_V_U_n_183,
      \axi_data_V_3_reg_318_reg[47]\(27) => regslice_both_AXI_video_strm_V_data_V_U_n_184,
      \axi_data_V_3_reg_318_reg[47]\(26) => regslice_both_AXI_video_strm_V_data_V_U_n_185,
      \axi_data_V_3_reg_318_reg[47]\(25) => regslice_both_AXI_video_strm_V_data_V_U_n_186,
      \axi_data_V_3_reg_318_reg[47]\(24) => regslice_both_AXI_video_strm_V_data_V_U_n_187,
      \axi_data_V_3_reg_318_reg[47]\(23) => regslice_both_AXI_video_strm_V_data_V_U_n_188,
      \axi_data_V_3_reg_318_reg[47]\(22) => regslice_both_AXI_video_strm_V_data_V_U_n_189,
      \axi_data_V_3_reg_318_reg[47]\(21) => regslice_both_AXI_video_strm_V_data_V_U_n_190,
      \axi_data_V_3_reg_318_reg[47]\(20) => regslice_both_AXI_video_strm_V_data_V_U_n_191,
      \axi_data_V_3_reg_318_reg[47]\(19) => regslice_both_AXI_video_strm_V_data_V_U_n_192,
      \axi_data_V_3_reg_318_reg[47]\(18) => regslice_both_AXI_video_strm_V_data_V_U_n_193,
      \axi_data_V_3_reg_318_reg[47]\(17) => regslice_both_AXI_video_strm_V_data_V_U_n_194,
      \axi_data_V_3_reg_318_reg[47]\(16) => regslice_both_AXI_video_strm_V_data_V_U_n_195,
      \axi_data_V_3_reg_318_reg[47]\(15) => regslice_both_AXI_video_strm_V_data_V_U_n_196,
      \axi_data_V_3_reg_318_reg[47]\(14) => regslice_both_AXI_video_strm_V_data_V_U_n_197,
      \axi_data_V_3_reg_318_reg[47]\(13) => regslice_both_AXI_video_strm_V_data_V_U_n_198,
      \axi_data_V_3_reg_318_reg[47]\(12) => regslice_both_AXI_video_strm_V_data_V_U_n_199,
      \axi_data_V_3_reg_318_reg[47]\(11) => regslice_both_AXI_video_strm_V_data_V_U_n_200,
      \axi_data_V_3_reg_318_reg[47]\(10) => regslice_both_AXI_video_strm_V_data_V_U_n_201,
      \axi_data_V_3_reg_318_reg[47]\(9) => regslice_both_AXI_video_strm_V_data_V_U_n_202,
      \axi_data_V_3_reg_318_reg[47]\(8) => regslice_both_AXI_video_strm_V_data_V_U_n_203,
      \axi_data_V_3_reg_318_reg[47]\(7) => regslice_both_AXI_video_strm_V_data_V_U_n_204,
      \axi_data_V_3_reg_318_reg[47]\(6) => regslice_both_AXI_video_strm_V_data_V_U_n_205,
      \axi_data_V_3_reg_318_reg[47]\(5) => regslice_both_AXI_video_strm_V_data_V_U_n_206,
      \axi_data_V_3_reg_318_reg[47]\(4) => regslice_both_AXI_video_strm_V_data_V_U_n_207,
      \axi_data_V_3_reg_318_reg[47]\(3) => regslice_both_AXI_video_strm_V_data_V_U_n_208,
      \axi_data_V_3_reg_318_reg[47]\(2) => regslice_both_AXI_video_strm_V_data_V_U_n_209,
      \axi_data_V_3_reg_318_reg[47]\(1) => regslice_both_AXI_video_strm_V_data_V_U_n_210,
      \axi_data_V_3_reg_318_reg[47]\(0) => regslice_both_AXI_video_strm_V_data_V_U_n_211,
      \axi_data_V_5_reg_391_reg[0]\ => \eol_1_reg_415_reg_n_3_[0]\,
      \axi_data_V_5_reg_391_reg[47]\ => \cmp7661_i_reg_699_reg_n_3_[0]\,
      \axi_data_V_5_reg_391_reg[47]_0\(47 downto 0) => axi_data_V_5_ph_reg_354(47 downto 0),
      \axi_data_V_7_reg_329_reg[0]\ => \axi_data_V_7_reg_329[47]_i_4_n_3\,
      \axi_data_V_7_reg_329_reg[47]\(47) => regslice_both_AXI_video_strm_V_data_V_U_n_72,
      \axi_data_V_7_reg_329_reg[47]\(46) => regslice_both_AXI_video_strm_V_data_V_U_n_73,
      \axi_data_V_7_reg_329_reg[47]\(45) => regslice_both_AXI_video_strm_V_data_V_U_n_74,
      \axi_data_V_7_reg_329_reg[47]\(44) => regslice_both_AXI_video_strm_V_data_V_U_n_75,
      \axi_data_V_7_reg_329_reg[47]\(43) => regslice_both_AXI_video_strm_V_data_V_U_n_76,
      \axi_data_V_7_reg_329_reg[47]\(42) => regslice_both_AXI_video_strm_V_data_V_U_n_77,
      \axi_data_V_7_reg_329_reg[47]\(41) => regslice_both_AXI_video_strm_V_data_V_U_n_78,
      \axi_data_V_7_reg_329_reg[47]\(40) => regslice_both_AXI_video_strm_V_data_V_U_n_79,
      \axi_data_V_7_reg_329_reg[47]\(39) => regslice_both_AXI_video_strm_V_data_V_U_n_80,
      \axi_data_V_7_reg_329_reg[47]\(38) => regslice_both_AXI_video_strm_V_data_V_U_n_81,
      \axi_data_V_7_reg_329_reg[47]\(37) => regslice_both_AXI_video_strm_V_data_V_U_n_82,
      \axi_data_V_7_reg_329_reg[47]\(36) => regslice_both_AXI_video_strm_V_data_V_U_n_83,
      \axi_data_V_7_reg_329_reg[47]\(35) => regslice_both_AXI_video_strm_V_data_V_U_n_84,
      \axi_data_V_7_reg_329_reg[47]\(34) => regslice_both_AXI_video_strm_V_data_V_U_n_85,
      \axi_data_V_7_reg_329_reg[47]\(33) => regslice_both_AXI_video_strm_V_data_V_U_n_86,
      \axi_data_V_7_reg_329_reg[47]\(32) => regslice_both_AXI_video_strm_V_data_V_U_n_87,
      \axi_data_V_7_reg_329_reg[47]\(31) => regslice_both_AXI_video_strm_V_data_V_U_n_88,
      \axi_data_V_7_reg_329_reg[47]\(30) => regslice_both_AXI_video_strm_V_data_V_U_n_89,
      \axi_data_V_7_reg_329_reg[47]\(29) => regslice_both_AXI_video_strm_V_data_V_U_n_90,
      \axi_data_V_7_reg_329_reg[47]\(28) => regslice_both_AXI_video_strm_V_data_V_U_n_91,
      \axi_data_V_7_reg_329_reg[47]\(27) => regslice_both_AXI_video_strm_V_data_V_U_n_92,
      \axi_data_V_7_reg_329_reg[47]\(26) => regslice_both_AXI_video_strm_V_data_V_U_n_93,
      \axi_data_V_7_reg_329_reg[47]\(25) => regslice_both_AXI_video_strm_V_data_V_U_n_94,
      \axi_data_V_7_reg_329_reg[47]\(24) => regslice_both_AXI_video_strm_V_data_V_U_n_95,
      \axi_data_V_7_reg_329_reg[47]\(23) => regslice_both_AXI_video_strm_V_data_V_U_n_96,
      \axi_data_V_7_reg_329_reg[47]\(22) => regslice_both_AXI_video_strm_V_data_V_U_n_97,
      \axi_data_V_7_reg_329_reg[47]\(21) => regslice_both_AXI_video_strm_V_data_V_U_n_98,
      \axi_data_V_7_reg_329_reg[47]\(20) => regslice_both_AXI_video_strm_V_data_V_U_n_99,
      \axi_data_V_7_reg_329_reg[47]\(19) => regslice_both_AXI_video_strm_V_data_V_U_n_100,
      \axi_data_V_7_reg_329_reg[47]\(18) => regslice_both_AXI_video_strm_V_data_V_U_n_101,
      \axi_data_V_7_reg_329_reg[47]\(17) => regslice_both_AXI_video_strm_V_data_V_U_n_102,
      \axi_data_V_7_reg_329_reg[47]\(16) => regslice_both_AXI_video_strm_V_data_V_U_n_103,
      \axi_data_V_7_reg_329_reg[47]\(15) => regslice_both_AXI_video_strm_V_data_V_U_n_104,
      \axi_data_V_7_reg_329_reg[47]\(14) => regslice_both_AXI_video_strm_V_data_V_U_n_105,
      \axi_data_V_7_reg_329_reg[47]\(13) => regslice_both_AXI_video_strm_V_data_V_U_n_106,
      \axi_data_V_7_reg_329_reg[47]\(12) => regslice_both_AXI_video_strm_V_data_V_U_n_107,
      \axi_data_V_7_reg_329_reg[47]\(11) => regslice_both_AXI_video_strm_V_data_V_U_n_108,
      \axi_data_V_7_reg_329_reg[47]\(10) => regslice_both_AXI_video_strm_V_data_V_U_n_109,
      \axi_data_V_7_reg_329_reg[47]\(9) => regslice_both_AXI_video_strm_V_data_V_U_n_110,
      \axi_data_V_7_reg_329_reg[47]\(8) => regslice_both_AXI_video_strm_V_data_V_U_n_111,
      \axi_data_V_7_reg_329_reg[47]\(7) => regslice_both_AXI_video_strm_V_data_V_U_n_112,
      \axi_data_V_7_reg_329_reg[47]\(6) => regslice_both_AXI_video_strm_V_data_V_U_n_113,
      \axi_data_V_7_reg_329_reg[47]\(5) => regslice_both_AXI_video_strm_V_data_V_U_n_114,
      \axi_data_V_7_reg_329_reg[47]\(4) => regslice_both_AXI_video_strm_V_data_V_U_n_115,
      \axi_data_V_7_reg_329_reg[47]\(3) => regslice_both_AXI_video_strm_V_data_V_U_n_116,
      \axi_data_V_7_reg_329_reg[47]\(2) => regslice_both_AXI_video_strm_V_data_V_U_n_117,
      \axi_data_V_7_reg_329_reg[47]\(1) => regslice_both_AXI_video_strm_V_data_V_U_n_118,
      \axi_data_V_7_reg_329_reg[47]\(0) => regslice_both_AXI_video_strm_V_data_V_U_n_119,
      \axi_data_V_7_reg_329_reg[47]_0\(47 downto 0) => axi_data_V_7_reg_329(47 downto 0),
      \axi_data_V_7_reg_329_reg[47]_1\(47 downto 0) => axi_data_V_3_reg_318(47 downto 0),
      eol_reg_286 => eol_reg_286,
      \eol_reg_286_reg[0]\ => regslice_both_AXI_video_strm_V_data_V_U_n_213,
      \eol_reg_286_reg[0]_0\ => \axi_last_V_8_reg_341_reg_n_3_[0]\,
      \icmp_ln820_reg_739_reg[0]\ => regslice_both_AXI_video_strm_V_data_V_U_n_212,
      \icmp_ln820_reg_739_reg[0]_0\ => \icmp_ln820_reg_739_reg_n_3_[0]\,
      \icmp_ln844_1_reg_710_reg[0]\(7 downto 0) => pix_val_V_0_2_fu_537_p3(7 downto 0),
      \icmp_ln844_1_reg_710_reg[0]_0\(7 downto 0) => pix_val_V_2_4_fu_561_p3(7 downto 0),
      \icmp_ln844_1_reg_710_reg[0]_1\(7 downto 0) => pix_val_V_3_4_fu_595_p3(7 downto 0),
      \icmp_ln844_reg_703_reg[0]\(7 downto 0) => pix_val_V_4_3_fu_619_p3(7 downto 0),
      \icmp_ln844_reg_703_reg[0]_0\(7 downto 0) => pix_val_V_5_6_fu_633_p3(7 downto 0),
      \j_reg_275_reg[0]\ => regslice_both_AXI_video_strm_V_data_V_U_n_162,
      \j_reg_275_reg[4]\ => regslice_both_AXI_video_strm_V_data_V_U_n_161,
      \j_reg_275_reg[6]\ => regslice_both_AXI_video_strm_V_data_V_U_n_160,
      \j_reg_275_reg[9]\ => regslice_both_AXI_video_strm_V_data_V_U_n_163,
      mOutPtr110_out => mOutPtr110_out,
      \mOutPtr_reg[4]\ => \ap_CS_fsm[6]_i_6_n_3\,
      \pix_val_V_1_2_reg_752_reg[0]\ => \icmp_ln844_1_reg_710_reg_n_3_[0]\,
      \pix_val_V_3_4_reg_762_reg[0]\ => \icmp_ln844_reg_703_reg_n_3_[0]\,
      s_axis_video_TDATA(47 downto 0) => s_axis_video_TDATA(47 downto 0),
      s_axis_video_TDATA_int_regslice(47 downto 0) => s_axis_video_TDATA_int_regslice(47 downto 0),
      s_axis_video_TVALID => s_axis_video_TVALID,
      shiftReg_ce => shiftReg_ce,
      sof_5_fu_136 => sof_5_fu_136,
      sof_6_reg_298 => sof_6_reg_298,
      \sof_6_reg_298_reg[0]\ => regslice_both_AXI_video_strm_V_data_V_U_n_5,
      \sof_6_reg_298_reg[0]_0\ => \axi_data_V_7_reg_329[47]_i_3_n_3\,
      sof_reg_231 => sof_reg_231,
      \sof_reg_231_reg[0]\(0) => regslice_both_AXI_video_strm_V_data_V_U_n_217,
      v_vcresampler_core_U0_srcImg_read => v_vcresampler_core_U0_srcImg_read
    );
regslice_both_AXI_video_strm_V_last_V_U: entity work.\bd_c2dc_vsc_0_bd_c2dc_vsc_0_regslice_both__parameterized1_111\
     port map (
      B_V_data_1_sel0 => B_V_data_1_sel0,
      Q(0) => ap_CS_fsm_state8,
      SS(0) => SS(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      axi_last_V_3_reg_308 => axi_last_V_3_reg_308,
      \axi_last_V_3_reg_308_reg[0]\ => regslice_both_AXI_video_strm_V_last_V_U_n_6,
      axi_last_V_5_ph_reg_366 => axi_last_V_5_ph_reg_366,
      \axi_last_V_5_reg_403_reg[0]\ => \cmp7661_i_reg_699_reg_n_3_[0]\,
      \axi_last_V_8_reg_341_reg[0]\ => \axi_data_V_7_reg_329[47]_i_4_n_3\,
      \axi_last_V_8_reg_341_reg[0]_0\ => \axi_data_V_7_reg_329[47]_i_3_n_3\,
      \axi_last_V_8_reg_341_reg[0]_1\ => regslice_both_AXI_video_strm_V_data_V_U_n_218,
      \axi_last_V_8_reg_341_reg[0]_2\ => \axi_last_V_8_reg_341_reg_n_3_[0]\,
      \eol_1_reg_415_reg[0]\ => \eol_1_ph_reg_378_reg_n_3_[0]\,
      eol_reg_286 => eol_reg_286,
      \eol_reg_286_reg[0]\ => regslice_both_AXI_video_strm_V_last_V_U_n_3,
      \eol_reg_286_reg[0]_0\ => regslice_both_AXI_video_strm_V_last_V_U_n_5,
      s_axis_video_TLAST(0) => s_axis_video_TLAST(0),
      s_axis_video_TLAST_int_regslice => s_axis_video_TLAST_int_regslice,
      s_axis_video_TVALID => s_axis_video_TVALID
    );
regslice_both_AXI_video_strm_V_user_V_U: entity work.\bd_c2dc_vsc_0_bd_c2dc_vsc_0_regslice_both__parameterized1_112\
     port map (
      B_V_data_1_sel0 => B_V_data_1_sel0,
      E(0) => regslice_both_AXI_video_strm_V_data_V_U_n_217,
      Q(0) => ap_CS_fsm_state2,
      SS(0) => SS(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      s_axis_video_TUSER(0) => s_axis_video_TUSER(0),
      s_axis_video_TVALID => s_axis_video_TVALID,
      sof_reg_231 => sof_reg_231,
      \sof_reg_231_reg[0]\ => regslice_both_AXI_video_strm_V_user_V_U_n_3
    );
\rows_reg_662_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(0),
      Q => rows_reg_662(0),
      R => '0'
    );
\rows_reg_662_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(10),
      Q => rows_reg_662(10),
      R => '0'
    );
\rows_reg_662_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(11),
      Q => rows_reg_662(11),
      R => '0'
    );
\rows_reg_662_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(1),
      Q => rows_reg_662(1),
      R => '0'
    );
\rows_reg_662_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(2),
      Q => rows_reg_662(2),
      R => '0'
    );
\rows_reg_662_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(3),
      Q => rows_reg_662(3),
      R => '0'
    );
\rows_reg_662_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(4),
      Q => rows_reg_662(4),
      R => '0'
    );
\rows_reg_662_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(5),
      Q => rows_reg_662(5),
      R => '0'
    );
\rows_reg_662_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(6),
      Q => rows_reg_662(6),
      R => '0'
    );
\rows_reg_662_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(7),
      Q => rows_reg_662(7),
      R => '0'
    );
\rows_reg_662_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(8),
      Q => rows_reg_662(8),
      R => '0'
    );
\rows_reg_662_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(9),
      Q => rows_reg_662(9),
      R => '0'
    );
\sof_5_fu_136[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF8A"
    )
        port map (
      I0 => sof_5_fu_136,
      I1 => \cmp7661_i_reg_699_reg_n_3_[0]\,
      I2 => ap_CS_fsm_state8,
      I3 => p_0_in,
      O => \sof_5_fu_136[0]_i_1_n_3\
    );
\sof_5_fu_136_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sof_5_fu_136[0]_i_1_n_3\,
      Q => sof_5_fu_136,
      R => '0'
    );
\sof_6_reg_298_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_5,
      Q => sof_6_reg_298,
      R => '0'
    );
\sof_reg_231_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_user_V_U_n_3,
      Q => sof_reg_231,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_CTRL_s_axi is
  port (
    DOUTADOUT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_vfltCoeff_shift_reg[0]_0\ : out STD_LOGIC;
    ap_sync_reg_Block_split4_proc_U0_ap_ready_reg : out STD_LOGIC;
    ap_start : out STD_LOGIC;
    ap_NS_fsm : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg : out STD_LOGIC;
    internal_full_n_reg : out STD_LOGIC;
    internal_full_n_reg_0 : out STD_LOGIC;
    int_ap_start_reg_0 : out STD_LOGIC;
    \int_HeightIn_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \int_Width_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \int_HeightOut_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \int_LineRate_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \int_ColorMode_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    vfltCoeff_q0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s_axi_CTRL_WREADY : out STD_LOGIC;
    int_vfltCoeff_ce1 : out STD_LOGIC;
    s_axi_CTRL_RVALID : out STD_LOGIC;
    s_axi_CTRL_ARREADY : out STD_LOGIC;
    s_axi_CTRL_AWREADY : out STD_LOGIC;
    interrupt : out STD_LOGIC;
    s_axi_CTRL_BVALID : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_sync_ready : in STD_LOGIC;
    \int_vfltCoeff_shift_reg[0]_1\ : in STD_LOGIC;
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    MultiPixStream2AXIvideo_U0_ap_done : in STD_LOGIC;
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_sync_reg_Block_split4_proc_U0_ap_ready : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    start_for_v_vcresampler_core_U0_full_n : in STD_LOGIC;
    start_for_AXIvideo2MultiPixStream_U0_full_n : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    HwReg_Width_c18_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_HeightIn_c17_empty_n : in STD_LOGIC;
    int_ap_idle_reg_0 : in STD_LOGIC;
    start_for_MultiPixStream2AXIvideo_U0_full_n : in STD_LOGIC;
    start_once_reg_0 : in STD_LOGIC;
    HwReg_Width_c20_full_n : in STD_LOGIC;
    HwReg_HeightOut_c21_full_n : in STD_LOGIC;
    int_ap_idle_reg_1 : in STD_LOGIC;
    AXIvideo2MultiPixStream_U0_ap_start : in STD_LOGIC;
    int_ap_idle_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_ap_idle_reg_3 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ram_reg_0_63_0_0 : in STD_LOGIC;
    ram_reg_0_63_15_15 : in STD_LOGIC;
    ram_reg_0_63_0_0_0 : in STD_LOGIC;
    ram_reg_0_63_1_1 : in STD_LOGIC;
    ram_reg_0_63_1_1_0 : in STD_LOGIC;
    ram_reg_0_63_2_2 : in STD_LOGIC;
    ram_reg_0_63_2_2_0 : in STD_LOGIC;
    ram_reg_0_63_3_3 : in STD_LOGIC;
    ram_reg_0_63_3_3_0 : in STD_LOGIC;
    ram_reg_0_63_4_4 : in STD_LOGIC;
    ram_reg_0_63_4_4_0 : in STD_LOGIC;
    ram_reg_0_63_5_5 : in STD_LOGIC;
    ram_reg_0_63_5_5_0 : in STD_LOGIC;
    ram_reg_0_63_6_6 : in STD_LOGIC;
    ram_reg_0_63_6_6_0 : in STD_LOGIC;
    ram_reg_0_63_7_7 : in STD_LOGIC;
    ram_reg_0_63_7_7_0 : in STD_LOGIC;
    ram_reg_0_63_8_8 : in STD_LOGIC;
    ram_reg_0_63_8_8_0 : in STD_LOGIC;
    ram_reg_0_63_9_9 : in STD_LOGIC;
    ram_reg_0_63_9_9_0 : in STD_LOGIC;
    ram_reg_0_63_10_10 : in STD_LOGIC;
    ram_reg_0_63_10_10_0 : in STD_LOGIC;
    ram_reg_0_63_11_11 : in STD_LOGIC;
    ram_reg_0_63_11_11_0 : in STD_LOGIC;
    ram_reg_0_63_12_12 : in STD_LOGIC;
    ram_reg_0_63_12_12_0 : in STD_LOGIC;
    ram_reg_0_63_13_13 : in STD_LOGIC;
    ram_reg_0_63_13_13_0 : in STD_LOGIC;
    ram_reg_0_63_14_14 : in STD_LOGIC;
    ram_reg_0_63_14_14_0 : in STD_LOGIC;
    ram_reg_0_63_15_15_0 : in STD_LOGIC;
    ram_reg_0_63_15_15_1 : in STD_LOGIC;
    \rdata_reg[31]_0\ : in STD_LOGIC;
    \rdata_reg[0]_0\ : in STD_LOGIC;
    \rdata_reg[1]_0\ : in STD_LOGIC;
    \rdata_reg[2]_0\ : in STD_LOGIC;
    \rdata_reg[3]_0\ : in STD_LOGIC;
    \rdata_reg[4]_0\ : in STD_LOGIC;
    \rdata_reg[5]_0\ : in STD_LOGIC;
    \rdata_reg[6]_0\ : in STD_LOGIC;
    \rdata_reg[7]_0\ : in STD_LOGIC;
    \rdata_reg[8]_0\ : in STD_LOGIC;
    \rdata_reg[9]_0\ : in STD_LOGIC;
    \rdata_reg[10]_0\ : in STD_LOGIC;
    \rdata_reg[11]_0\ : in STD_LOGIC;
    \rdata_reg[12]_0\ : in STD_LOGIC;
    \rdata_reg[13]_0\ : in STD_LOGIC;
    \rdata_reg[14]_0\ : in STD_LOGIC;
    \rdata_reg[15]_0\ : in STD_LOGIC;
    \rdata_reg[16]_0\ : in STD_LOGIC;
    \rdata_reg[17]_0\ : in STD_LOGIC;
    \rdata_reg[18]_0\ : in STD_LOGIC;
    \rdata_reg[19]_0\ : in STD_LOGIC;
    \rdata_reg[20]_0\ : in STD_LOGIC;
    \rdata_reg[21]_0\ : in STD_LOGIC;
    \rdata_reg[22]_0\ : in STD_LOGIC;
    \rdata_reg[23]_0\ : in STD_LOGIC;
    \rdata_reg[24]_0\ : in STD_LOGIC;
    \rdata_reg[25]_0\ : in STD_LOGIC;
    \rdata_reg[26]_0\ : in STD_LOGIC;
    \rdata_reg[27]_0\ : in STD_LOGIC;
    \rdata_reg[28]_0\ : in STD_LOGIC;
    \rdata_reg[29]_0\ : in STD_LOGIC;
    \rdata_reg[30]_0\ : in STD_LOGIC;
    \rdata_reg[31]_1\ : in STD_LOGIC;
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC;
    s_axi_CTRL_RREADY : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_CTRL_s_axi : entity is "bd_c2dc_vsc_0_CTRL_s_axi";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_CTRL_s_axi;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_CTRL_s_axi is
  signal \^doutbdout\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^ss\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_ns_fsm\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_idle : STD_LOGIC;
  signal \^ap_start\ : STD_LOGIC;
  signal \^ap_sync_reg_vscale_core_polyphase_u0_ap_ready_reg\ : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal aw_hs : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \int_ColorMode[0]_i_1_n_3\ : STD_LOGIC;
  signal \int_ColorMode[1]_i_1_n_3\ : STD_LOGIC;
  signal \int_ColorMode[2]_i_1_n_3\ : STD_LOGIC;
  signal \int_ColorMode[3]_i_1_n_3\ : STD_LOGIC;
  signal \int_ColorMode[4]_i_1_n_3\ : STD_LOGIC;
  signal \int_ColorMode[5]_i_1_n_3\ : STD_LOGIC;
  signal \int_ColorMode[6]_i_1_n_3\ : STD_LOGIC;
  signal \int_ColorMode[7]_i_1_n_3\ : STD_LOGIC;
  signal \int_ColorMode[7]_i_2_n_3\ : STD_LOGIC;
  signal \^int_colormode_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal int_HeightIn0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_HeightIn[15]_i_1_n_3\ : STD_LOGIC;
  signal \^int_heightin_reg[11]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \int_HeightIn_reg_n_3_[12]\ : STD_LOGIC;
  signal \int_HeightIn_reg_n_3_[13]\ : STD_LOGIC;
  signal \int_HeightIn_reg_n_3_[14]\ : STD_LOGIC;
  signal \int_HeightIn_reg_n_3_[15]\ : STD_LOGIC;
  signal int_HeightOut0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_HeightOut[15]_i_1_n_3\ : STD_LOGIC;
  signal \^int_heightout_reg[11]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \int_HeightOut_reg_n_3_[12]\ : STD_LOGIC;
  signal \int_HeightOut_reg_n_3_[13]\ : STD_LOGIC;
  signal \int_HeightOut_reg_n_3_[14]\ : STD_LOGIC;
  signal \int_HeightOut_reg_n_3_[15]\ : STD_LOGIC;
  signal \int_LineRate[0]_i_1_n_3\ : STD_LOGIC;
  signal \int_LineRate[10]_i_1_n_3\ : STD_LOGIC;
  signal \int_LineRate[11]_i_1_n_3\ : STD_LOGIC;
  signal \int_LineRate[12]_i_1_n_3\ : STD_LOGIC;
  signal \int_LineRate[13]_i_1_n_3\ : STD_LOGIC;
  signal \int_LineRate[14]_i_1_n_3\ : STD_LOGIC;
  signal \int_LineRate[15]_i_1_n_3\ : STD_LOGIC;
  signal \int_LineRate[16]_i_1_n_3\ : STD_LOGIC;
  signal \int_LineRate[17]_i_1_n_3\ : STD_LOGIC;
  signal \int_LineRate[18]_i_1_n_3\ : STD_LOGIC;
  signal \int_LineRate[19]_i_1_n_3\ : STD_LOGIC;
  signal \int_LineRate[1]_i_1_n_3\ : STD_LOGIC;
  signal \int_LineRate[20]_i_1_n_3\ : STD_LOGIC;
  signal \int_LineRate[21]_i_1_n_3\ : STD_LOGIC;
  signal \int_LineRate[22]_i_1_n_3\ : STD_LOGIC;
  signal \int_LineRate[23]_i_1_n_3\ : STD_LOGIC;
  signal \int_LineRate[24]_i_1_n_3\ : STD_LOGIC;
  signal \int_LineRate[25]_i_1_n_3\ : STD_LOGIC;
  signal \int_LineRate[26]_i_1_n_3\ : STD_LOGIC;
  signal \int_LineRate[27]_i_1_n_3\ : STD_LOGIC;
  signal \int_LineRate[28]_i_1_n_3\ : STD_LOGIC;
  signal \int_LineRate[29]_i_1_n_3\ : STD_LOGIC;
  signal \int_LineRate[2]_i_1_n_3\ : STD_LOGIC;
  signal \int_LineRate[30]_i_1_n_3\ : STD_LOGIC;
  signal \int_LineRate[31]_i_1_n_3\ : STD_LOGIC;
  signal \int_LineRate[31]_i_2_n_3\ : STD_LOGIC;
  signal \int_LineRate[3]_i_1_n_3\ : STD_LOGIC;
  signal \int_LineRate[4]_i_1_n_3\ : STD_LOGIC;
  signal \int_LineRate[5]_i_1_n_3\ : STD_LOGIC;
  signal \int_LineRate[6]_i_1_n_3\ : STD_LOGIC;
  signal \int_LineRate[7]_i_1_n_3\ : STD_LOGIC;
  signal \int_LineRate[8]_i_1_n_3\ : STD_LOGIC;
  signal \int_LineRate[9]_i_1_n_3\ : STD_LOGIC;
  signal \^int_linerate_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_Width0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_Width[15]_i_1_n_3\ : STD_LOGIC;
  signal \^int_width_reg[11]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \int_Width_reg_n_3_[12]\ : STD_LOGIC;
  signal \int_Width_reg_n_3_[13]\ : STD_LOGIC;
  signal \int_Width_reg_n_3_[14]\ : STD_LOGIC;
  signal \int_Width_reg_n_3_[15]\ : STD_LOGIC;
  signal int_ap_done_i_1_n_3 : STD_LOGIC;
  signal int_ap_done_i_2_n_3 : STD_LOGIC;
  signal int_ap_done_i_3_n_3 : STD_LOGIC;
  signal int_ap_done_i_4_n_3 : STD_LOGIC;
  signal int_ap_done_i_5_n_3 : STD_LOGIC;
  signal int_ap_start1 : STD_LOGIC;
  signal int_ap_start_i_1_n_3 : STD_LOGIC;
  signal int_auto_restart_i_1_n_3 : STD_LOGIC;
  signal int_gie_i_1_n_3 : STD_LOGIC;
  signal int_gie_i_2_n_3 : STD_LOGIC;
  signal int_gie_reg_n_3 : STD_LOGIC;
  signal int_ier9_out : STD_LOGIC;
  signal \int_ier[1]_i_2_n_3\ : STD_LOGIC;
  signal \int_ier[1]_i_3_n_3\ : STD_LOGIC;
  signal \int_ier_reg_n_3_[0]\ : STD_LOGIC;
  signal \int_ier_reg_n_3_[1]\ : STD_LOGIC;
  signal int_isr6_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_3\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_3\ : STD_LOGIC;
  signal \int_isr_reg_n_3_[0]\ : STD_LOGIC;
  signal \int_isr_reg_n_3_[1]\ : STD_LOGIC;
  signal int_vfltCoeff_n_67 : STD_LOGIC;
  signal int_vfltCoeff_n_68 : STD_LOGIC;
  signal int_vfltCoeff_n_69 : STD_LOGIC;
  signal int_vfltCoeff_n_70 : STD_LOGIC;
  signal int_vfltCoeff_n_71 : STD_LOGIC;
  signal int_vfltCoeff_n_72 : STD_LOGIC;
  signal int_vfltCoeff_n_73 : STD_LOGIC;
  signal int_vfltCoeff_n_74 : STD_LOGIC;
  signal int_vfltCoeff_n_75 : STD_LOGIC;
  signal int_vfltCoeff_n_76 : STD_LOGIC;
  signal int_vfltCoeff_n_77 : STD_LOGIC;
  signal int_vfltCoeff_n_78 : STD_LOGIC;
  signal int_vfltCoeff_n_79 : STD_LOGIC;
  signal int_vfltCoeff_n_80 : STD_LOGIC;
  signal int_vfltCoeff_n_81 : STD_LOGIC;
  signal int_vfltCoeff_n_82 : STD_LOGIC;
  signal int_vfltCoeff_n_83 : STD_LOGIC;
  signal int_vfltCoeff_n_84 : STD_LOGIC;
  signal int_vfltCoeff_n_85 : STD_LOGIC;
  signal int_vfltCoeff_n_86 : STD_LOGIC;
  signal int_vfltCoeff_n_87 : STD_LOGIC;
  signal int_vfltCoeff_n_88 : STD_LOGIC;
  signal int_vfltCoeff_n_89 : STD_LOGIC;
  signal int_vfltCoeff_n_90 : STD_LOGIC;
  signal int_vfltCoeff_n_91 : STD_LOGIC;
  signal int_vfltCoeff_n_92 : STD_LOGIC;
  signal int_vfltCoeff_n_93 : STD_LOGIC;
  signal int_vfltCoeff_n_94 : STD_LOGIC;
  signal int_vfltCoeff_n_95 : STD_LOGIC;
  signal int_vfltCoeff_n_96 : STD_LOGIC;
  signal int_vfltCoeff_n_97 : STD_LOGIC;
  signal int_vfltCoeff_n_98 : STD_LOGIC;
  signal int_vfltCoeff_read : STD_LOGIC;
  signal int_vfltCoeff_read0 : STD_LOGIC;
  signal \^int_vfltcoeff_shift_reg[0]_0\ : STD_LOGIC;
  signal int_vfltCoeff_write_i_1_n_3 : STD_LOGIC;
  signal int_vfltCoeff_write_reg_n_3 : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal \rdata[0]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[0]_i_4_n_3\ : STD_LOGIC;
  signal \rdata[0]_i_5_n_3\ : STD_LOGIC;
  signal \rdata[0]_i_6_n_3\ : STD_LOGIC;
  signal \rdata[10]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[11]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[12]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[13]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[14]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[15]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[15]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[1]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[1]_i_5_n_3\ : STD_LOGIC;
  signal \rdata[1]_i_6_n_3\ : STD_LOGIC;
  signal \rdata[2]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[2]_i_4_n_3\ : STD_LOGIC;
  signal \rdata[31]_i_1_n_3\ : STD_LOGIC;
  signal \rdata[31]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[31]_i_7_n_3\ : STD_LOGIC;
  signal \rdata[31]_i_8_n_3\ : STD_LOGIC;
  signal \rdata[3]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[3]_i_4_n_3\ : STD_LOGIC;
  signal \rdata[4]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[4]_i_4_n_3\ : STD_LOGIC;
  signal \rdata[5]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[5]_i_4_n_3\ : STD_LOGIC;
  signal \rdata[6]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[6]_i_4_n_3\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[7]_i_3_n_3\ : STD_LOGIC;
  signal \rdata[7]_i_5_n_3\ : STD_LOGIC;
  signal \rdata[8]_i_2_n_3\ : STD_LOGIC;
  signal \rdata[9]_i_2_n_3\ : STD_LOGIC;
  signal rstate : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rstate[0]_i_1_n_3\ : STD_LOGIC;
  signal \waddr_reg_n_3_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[10]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[11]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[5]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[6]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[7]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[8]\ : STD_LOGIC;
  signal \waddr_reg_n_3_[9]\ : STD_LOGIC;
  signal wstate : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \wstate[0]_i_1_n_3\ : STD_LOGIC;
  signal \wstate[1]_i_1_n_3\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \int_ColorMode[0]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \int_ColorMode[1]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \int_ColorMode[2]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \int_ColorMode[3]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \int_ColorMode[4]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \int_ColorMode[5]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \int_ColorMode[6]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \int_ColorMode[7]_i_2\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \int_HeightIn[0]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \int_HeightIn[10]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \int_HeightIn[11]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \int_HeightIn[12]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \int_HeightIn[13]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \int_HeightIn[14]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \int_HeightIn[15]_i_2\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \int_HeightIn[1]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \int_HeightIn[2]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \int_HeightIn[3]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \int_HeightIn[4]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \int_HeightIn[5]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \int_HeightIn[6]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \int_HeightIn[7]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \int_HeightIn[8]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \int_HeightIn[9]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \int_HeightOut[0]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \int_HeightOut[10]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \int_HeightOut[11]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \int_HeightOut[12]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \int_HeightOut[13]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \int_HeightOut[14]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \int_HeightOut[15]_i_2\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \int_HeightOut[1]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \int_HeightOut[2]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \int_HeightOut[3]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \int_HeightOut[4]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \int_HeightOut[5]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \int_HeightOut[6]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \int_HeightOut[7]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \int_HeightOut[8]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \int_HeightOut[9]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \int_LineRate[0]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \int_LineRate[10]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \int_LineRate[11]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \int_LineRate[12]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \int_LineRate[13]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \int_LineRate[14]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \int_LineRate[15]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \int_LineRate[16]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \int_LineRate[17]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \int_LineRate[18]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \int_LineRate[19]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \int_LineRate[1]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \int_LineRate[20]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \int_LineRate[21]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \int_LineRate[22]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \int_LineRate[23]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \int_LineRate[24]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \int_LineRate[25]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \int_LineRate[26]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \int_LineRate[27]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \int_LineRate[28]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \int_LineRate[29]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \int_LineRate[2]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \int_LineRate[30]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \int_LineRate[31]_i_2\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \int_LineRate[3]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \int_LineRate[4]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \int_LineRate[5]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \int_LineRate[6]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \int_LineRate[7]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \int_LineRate[8]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \int_LineRate[9]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \int_Width[0]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \int_Width[10]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \int_Width[11]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \int_Width[12]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \int_Width[13]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \int_Width[14]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \int_Width[15]_i_2\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \int_Width[1]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \int_Width[2]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \int_Width[3]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \int_Width[4]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \int_Width[5]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \int_Width[6]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \int_Width[7]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \int_Width[8]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \int_Width[9]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of int_ap_done_i_3 : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of int_vfltCoeff_read_i_1 : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__10\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__11\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \rdata[0]_i_5\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \rdata[1]_i_3\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \rdata[1]_i_6\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \rdata[31]_i_7\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \rdata[7]_i_3\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \rstate[0]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of s_axi_CTRL_ARREADY_INST_0 : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of s_axi_CTRL_AWREADY_INST_0 : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of s_axi_CTRL_BVALID_INST_0 : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of s_axi_CTRL_RVALID_INST_0 : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \wstate[0]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \wstate[1]_i_1\ : label is "soft_lutpair118";
begin
  DOUTBDOUT(31 downto 0) <= \^doutbdout\(31 downto 0);
  SS(0) <= \^ss\(0);
  ap_NS_fsm(0) <= \^ap_ns_fsm\(0);
  ap_start <= \^ap_start\;
  ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg <= \^ap_sync_reg_vscale_core_polyphase_u0_ap_ready_reg\;
  \int_ColorMode_reg[7]_0\(7 downto 0) <= \^int_colormode_reg[7]_0\(7 downto 0);
  \int_HeightIn_reg[11]_0\(11 downto 0) <= \^int_heightin_reg[11]_0\(11 downto 0);
  \int_HeightOut_reg[11]_0\(11 downto 0) <= \^int_heightout_reg[11]_0\(11 downto 0);
  \int_LineRate_reg[31]_0\(31 downto 0) <= \^int_linerate_reg[31]_0\(31 downto 0);
  \int_Width_reg[11]_0\(11 downto 0) <= \^int_width_reg[11]_0\(11 downto 0);
  \int_vfltCoeff_shift_reg[0]_0\ <= \^int_vfltcoeff_shift_reg[0]_0\;
\B_V_data_1_state[1]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ss\(0)
    );
\ap_CS_fsm[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \^ap_sync_reg_vscale_core_polyphase_u0_ap_ready_reg\,
      I1 => \ap_CS_fsm_reg[1]\,
      I2 => HwReg_Width_c18_empty_n,
      I3 => Q(0),
      I4 => HwReg_HeightIn_c17_empty_n,
      O => \^ap_ns_fsm\(0)
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44404040"
    )
        port map (
      I0 => ap_sync_reg_Block_split4_proc_U0_ap_ready,
      I1 => \^ap_start\,
      I2 => start_once_reg,
      I3 => start_for_v_vcresampler_core_U0_full_n,
      I4 => start_for_AXIvideo2MultiPixStream_U0_full_n,
      O => ap_sync_reg_Block_split4_proc_U0_ap_ready_reg
    );
ap_sync_reg_Block_split4_proc_U0_ap_ready_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^ap_start\,
      I1 => ap_sync_ready,
      I2 => ap_rst_n,
      O => int_ap_start_reg_0
    );
\int_ColorMode[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_colormode_reg[7]_0\(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(0),
      O => \int_ColorMode[0]_i_1_n_3\
    );
\int_ColorMode[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_colormode_reg[7]_0\(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(1),
      O => \int_ColorMode[1]_i_1_n_3\
    );
\int_ColorMode[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_colormode_reg[7]_0\(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(2),
      O => \int_ColorMode[2]_i_1_n_3\
    );
\int_ColorMode[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_colormode_reg[7]_0\(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(3),
      O => \int_ColorMode[3]_i_1_n_3\
    );
\int_ColorMode[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_colormode_reg[7]_0\(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(4),
      O => \int_ColorMode[4]_i_1_n_3\
    );
\int_ColorMode[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_colormode_reg[7]_0\(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(5),
      O => \int_ColorMode[5]_i_1_n_3\
    );
\int_ColorMode[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_colormode_reg[7]_0\(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(6),
      O => \int_ColorMode[6]_i_1_n_3\
    );
\int_ColorMode[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \waddr_reg_n_3_[2]\,
      I1 => \waddr_reg_n_3_[5]\,
      I2 => \int_ier[1]_i_2_n_3\,
      I3 => \waddr_reg_n_3_[3]\,
      I4 => \waddr_reg_n_3_[4]\,
      O => \int_ColorMode[7]_i_1_n_3\
    );
\int_ColorMode[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_colormode_reg[7]_0\(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(7),
      O => \int_ColorMode[7]_i_2_n_3\
    );
\int_ColorMode_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColorMode[7]_i_1_n_3\,
      D => \int_ColorMode[0]_i_1_n_3\,
      Q => \^int_colormode_reg[7]_0\(0),
      R => \^ss\(0)
    );
\int_ColorMode_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColorMode[7]_i_1_n_3\,
      D => \int_ColorMode[1]_i_1_n_3\,
      Q => \^int_colormode_reg[7]_0\(1),
      R => \^ss\(0)
    );
\int_ColorMode_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColorMode[7]_i_1_n_3\,
      D => \int_ColorMode[2]_i_1_n_3\,
      Q => \^int_colormode_reg[7]_0\(2),
      R => \^ss\(0)
    );
\int_ColorMode_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColorMode[7]_i_1_n_3\,
      D => \int_ColorMode[3]_i_1_n_3\,
      Q => \^int_colormode_reg[7]_0\(3),
      R => \^ss\(0)
    );
\int_ColorMode_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColorMode[7]_i_1_n_3\,
      D => \int_ColorMode[4]_i_1_n_3\,
      Q => \^int_colormode_reg[7]_0\(4),
      R => \^ss\(0)
    );
\int_ColorMode_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColorMode[7]_i_1_n_3\,
      D => \int_ColorMode[5]_i_1_n_3\,
      Q => \^int_colormode_reg[7]_0\(5),
      R => \^ss\(0)
    );
\int_ColorMode_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColorMode[7]_i_1_n_3\,
      D => \int_ColorMode[6]_i_1_n_3\,
      Q => \^int_colormode_reg[7]_0\(6),
      R => \^ss\(0)
    );
\int_ColorMode_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_ColorMode[7]_i_1_n_3\,
      D => \int_ColorMode[7]_i_2_n_3\,
      Q => \^int_colormode_reg[7]_0\(7),
      R => \^ss\(0)
    );
\int_HeightIn[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_heightin_reg[11]_0\(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(0),
      O => int_HeightIn0(0)
    );
\int_HeightIn[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_heightin_reg[11]_0\(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(10),
      O => int_HeightIn0(10)
    );
\int_HeightIn[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_heightin_reg[11]_0\(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(11),
      O => int_HeightIn0(11)
    );
\int_HeightIn[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_HeightIn_reg_n_3_[12]\,
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(12),
      O => int_HeightIn0(12)
    );
\int_HeightIn[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_HeightIn_reg_n_3_[13]\,
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(13),
      O => int_HeightIn0(13)
    );
\int_HeightIn[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_HeightIn_reg_n_3_[14]\,
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(14),
      O => int_HeightIn0(14)
    );
\int_HeightIn[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \waddr_reg_n_3_[3]\,
      I1 => \waddr_reg_n_3_[4]\,
      I2 => \waddr_reg_n_3_[5]\,
      I3 => \waddr_reg_n_3_[2]\,
      I4 => \int_ier[1]_i_2_n_3\,
      O => \int_HeightIn[15]_i_1_n_3\
    );
\int_HeightIn[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_HeightIn_reg_n_3_[15]\,
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(15),
      O => int_HeightIn0(15)
    );
\int_HeightIn[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_heightin_reg[11]_0\(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(1),
      O => int_HeightIn0(1)
    );
\int_HeightIn[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_heightin_reg[11]_0\(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(2),
      O => int_HeightIn0(2)
    );
\int_HeightIn[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_heightin_reg[11]_0\(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(3),
      O => int_HeightIn0(3)
    );
\int_HeightIn[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_heightin_reg[11]_0\(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(4),
      O => int_HeightIn0(4)
    );
\int_HeightIn[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_heightin_reg[11]_0\(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(5),
      O => int_HeightIn0(5)
    );
\int_HeightIn[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_heightin_reg[11]_0\(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(6),
      O => int_HeightIn0(6)
    );
\int_HeightIn[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_heightin_reg[11]_0\(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(7),
      O => int_HeightIn0(7)
    );
\int_HeightIn[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_heightin_reg[11]_0\(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(8),
      O => int_HeightIn0(8)
    );
\int_HeightIn[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_heightin_reg[11]_0\(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(9),
      O => int_HeightIn0(9)
    );
\int_HeightIn_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightIn[15]_i_1_n_3\,
      D => int_HeightIn0(0),
      Q => \^int_heightin_reg[11]_0\(0),
      R => \^ss\(0)
    );
\int_HeightIn_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightIn[15]_i_1_n_3\,
      D => int_HeightIn0(10),
      Q => \^int_heightin_reg[11]_0\(10),
      R => \^ss\(0)
    );
\int_HeightIn_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightIn[15]_i_1_n_3\,
      D => int_HeightIn0(11),
      Q => \^int_heightin_reg[11]_0\(11),
      R => \^ss\(0)
    );
\int_HeightIn_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightIn[15]_i_1_n_3\,
      D => int_HeightIn0(12),
      Q => \int_HeightIn_reg_n_3_[12]\,
      R => \^ss\(0)
    );
\int_HeightIn_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightIn[15]_i_1_n_3\,
      D => int_HeightIn0(13),
      Q => \int_HeightIn_reg_n_3_[13]\,
      R => \^ss\(0)
    );
\int_HeightIn_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightIn[15]_i_1_n_3\,
      D => int_HeightIn0(14),
      Q => \int_HeightIn_reg_n_3_[14]\,
      R => \^ss\(0)
    );
\int_HeightIn_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightIn[15]_i_1_n_3\,
      D => int_HeightIn0(15),
      Q => \int_HeightIn_reg_n_3_[15]\,
      R => \^ss\(0)
    );
\int_HeightIn_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightIn[15]_i_1_n_3\,
      D => int_HeightIn0(1),
      Q => \^int_heightin_reg[11]_0\(1),
      R => \^ss\(0)
    );
\int_HeightIn_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightIn[15]_i_1_n_3\,
      D => int_HeightIn0(2),
      Q => \^int_heightin_reg[11]_0\(2),
      R => \^ss\(0)
    );
\int_HeightIn_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightIn[15]_i_1_n_3\,
      D => int_HeightIn0(3),
      Q => \^int_heightin_reg[11]_0\(3),
      R => \^ss\(0)
    );
\int_HeightIn_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightIn[15]_i_1_n_3\,
      D => int_HeightIn0(4),
      Q => \^int_heightin_reg[11]_0\(4),
      R => \^ss\(0)
    );
\int_HeightIn_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightIn[15]_i_1_n_3\,
      D => int_HeightIn0(5),
      Q => \^int_heightin_reg[11]_0\(5),
      R => \^ss\(0)
    );
\int_HeightIn_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightIn[15]_i_1_n_3\,
      D => int_HeightIn0(6),
      Q => \^int_heightin_reg[11]_0\(6),
      R => \^ss\(0)
    );
\int_HeightIn_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightIn[15]_i_1_n_3\,
      D => int_HeightIn0(7),
      Q => \^int_heightin_reg[11]_0\(7),
      R => \^ss\(0)
    );
\int_HeightIn_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightIn[15]_i_1_n_3\,
      D => int_HeightIn0(8),
      Q => \^int_heightin_reg[11]_0\(8),
      R => \^ss\(0)
    );
\int_HeightIn_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightIn[15]_i_1_n_3\,
      D => int_HeightIn0(9),
      Q => \^int_heightin_reg[11]_0\(9),
      R => \^ss\(0)
    );
\int_HeightOut[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_heightout_reg[11]_0\(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(0),
      O => int_HeightOut0(0)
    );
\int_HeightOut[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_heightout_reg[11]_0\(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(10),
      O => int_HeightOut0(10)
    );
\int_HeightOut[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_heightout_reg[11]_0\(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(11),
      O => int_HeightOut0(11)
    );
\int_HeightOut[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_HeightOut_reg_n_3_[12]\,
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(12),
      O => int_HeightOut0(12)
    );
\int_HeightOut[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_HeightOut_reg_n_3_[13]\,
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(13),
      O => int_HeightOut0(13)
    );
\int_HeightOut[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_HeightOut_reg_n_3_[14]\,
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(14),
      O => int_HeightOut0(14)
    );
\int_HeightOut[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \waddr_reg_n_3_[2]\,
      I1 => \waddr_reg_n_3_[5]\,
      I2 => \int_ier[1]_i_2_n_3\,
      I3 => \waddr_reg_n_3_[4]\,
      I4 => \waddr_reg_n_3_[3]\,
      O => \int_HeightOut[15]_i_1_n_3\
    );
\int_HeightOut[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_HeightOut_reg_n_3_[15]\,
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(15),
      O => int_HeightOut0(15)
    );
\int_HeightOut[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_heightout_reg[11]_0\(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(1),
      O => int_HeightOut0(1)
    );
\int_HeightOut[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_heightout_reg[11]_0\(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(2),
      O => int_HeightOut0(2)
    );
\int_HeightOut[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_heightout_reg[11]_0\(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(3),
      O => int_HeightOut0(3)
    );
\int_HeightOut[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_heightout_reg[11]_0\(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(4),
      O => int_HeightOut0(4)
    );
\int_HeightOut[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_heightout_reg[11]_0\(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(5),
      O => int_HeightOut0(5)
    );
\int_HeightOut[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_heightout_reg[11]_0\(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(6),
      O => int_HeightOut0(6)
    );
\int_HeightOut[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_heightout_reg[11]_0\(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(7),
      O => int_HeightOut0(7)
    );
\int_HeightOut[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_heightout_reg[11]_0\(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(8),
      O => int_HeightOut0(8)
    );
\int_HeightOut[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_heightout_reg[11]_0\(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(9),
      O => int_HeightOut0(9)
    );
\int_HeightOut_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightOut[15]_i_1_n_3\,
      D => int_HeightOut0(0),
      Q => \^int_heightout_reg[11]_0\(0),
      R => \^ss\(0)
    );
\int_HeightOut_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightOut[15]_i_1_n_3\,
      D => int_HeightOut0(10),
      Q => \^int_heightout_reg[11]_0\(10),
      R => \^ss\(0)
    );
\int_HeightOut_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightOut[15]_i_1_n_3\,
      D => int_HeightOut0(11),
      Q => \^int_heightout_reg[11]_0\(11),
      R => \^ss\(0)
    );
\int_HeightOut_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightOut[15]_i_1_n_3\,
      D => int_HeightOut0(12),
      Q => \int_HeightOut_reg_n_3_[12]\,
      R => \^ss\(0)
    );
\int_HeightOut_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightOut[15]_i_1_n_3\,
      D => int_HeightOut0(13),
      Q => \int_HeightOut_reg_n_3_[13]\,
      R => \^ss\(0)
    );
\int_HeightOut_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightOut[15]_i_1_n_3\,
      D => int_HeightOut0(14),
      Q => \int_HeightOut_reg_n_3_[14]\,
      R => \^ss\(0)
    );
\int_HeightOut_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightOut[15]_i_1_n_3\,
      D => int_HeightOut0(15),
      Q => \int_HeightOut_reg_n_3_[15]\,
      R => \^ss\(0)
    );
\int_HeightOut_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightOut[15]_i_1_n_3\,
      D => int_HeightOut0(1),
      Q => \^int_heightout_reg[11]_0\(1),
      R => \^ss\(0)
    );
\int_HeightOut_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightOut[15]_i_1_n_3\,
      D => int_HeightOut0(2),
      Q => \^int_heightout_reg[11]_0\(2),
      R => \^ss\(0)
    );
\int_HeightOut_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightOut[15]_i_1_n_3\,
      D => int_HeightOut0(3),
      Q => \^int_heightout_reg[11]_0\(3),
      R => \^ss\(0)
    );
\int_HeightOut_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightOut[15]_i_1_n_3\,
      D => int_HeightOut0(4),
      Q => \^int_heightout_reg[11]_0\(4),
      R => \^ss\(0)
    );
\int_HeightOut_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightOut[15]_i_1_n_3\,
      D => int_HeightOut0(5),
      Q => \^int_heightout_reg[11]_0\(5),
      R => \^ss\(0)
    );
\int_HeightOut_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightOut[15]_i_1_n_3\,
      D => int_HeightOut0(6),
      Q => \^int_heightout_reg[11]_0\(6),
      R => \^ss\(0)
    );
\int_HeightOut_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightOut[15]_i_1_n_3\,
      D => int_HeightOut0(7),
      Q => \^int_heightout_reg[11]_0\(7),
      R => \^ss\(0)
    );
\int_HeightOut_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightOut[15]_i_1_n_3\,
      D => int_HeightOut0(8),
      Q => \^int_heightout_reg[11]_0\(8),
      R => \^ss\(0)
    );
\int_HeightOut_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_HeightOut[15]_i_1_n_3\,
      D => int_HeightOut0(9),
      Q => \^int_heightout_reg[11]_0\(9),
      R => \^ss\(0)
    );
\int_LineRate[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_linerate_reg[31]_0\(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(0),
      O => \int_LineRate[0]_i_1_n_3\
    );
\int_LineRate[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_linerate_reg[31]_0\(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(10),
      O => \int_LineRate[10]_i_1_n_3\
    );
\int_LineRate[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_linerate_reg[31]_0\(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(11),
      O => \int_LineRate[11]_i_1_n_3\
    );
\int_LineRate[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_linerate_reg[31]_0\(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(12),
      O => \int_LineRate[12]_i_1_n_3\
    );
\int_LineRate[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_linerate_reg[31]_0\(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(13),
      O => \int_LineRate[13]_i_1_n_3\
    );
\int_LineRate[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_linerate_reg[31]_0\(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(14),
      O => \int_LineRate[14]_i_1_n_3\
    );
\int_LineRate[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_linerate_reg[31]_0\(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(15),
      O => \int_LineRate[15]_i_1_n_3\
    );
\int_LineRate[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(16),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^int_linerate_reg[31]_0\(16),
      O => \int_LineRate[16]_i_1_n_3\
    );
\int_LineRate[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(17),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^int_linerate_reg[31]_0\(17),
      O => \int_LineRate[17]_i_1_n_3\
    );
\int_LineRate[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(18),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^int_linerate_reg[31]_0\(18),
      O => \int_LineRate[18]_i_1_n_3\
    );
\int_LineRate[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(19),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^int_linerate_reg[31]_0\(19),
      O => \int_LineRate[19]_i_1_n_3\
    );
\int_LineRate[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_linerate_reg[31]_0\(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(1),
      O => \int_LineRate[1]_i_1_n_3\
    );
\int_LineRate[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(20),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^int_linerate_reg[31]_0\(20),
      O => \int_LineRate[20]_i_1_n_3\
    );
\int_LineRate[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(21),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^int_linerate_reg[31]_0\(21),
      O => \int_LineRate[21]_i_1_n_3\
    );
\int_LineRate[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(22),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^int_linerate_reg[31]_0\(22),
      O => \int_LineRate[22]_i_1_n_3\
    );
\int_LineRate[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(23),
      I1 => s_axi_CTRL_WSTRB(2),
      I2 => \^int_linerate_reg[31]_0\(23),
      O => \int_LineRate[23]_i_1_n_3\
    );
\int_LineRate[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(24),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^int_linerate_reg[31]_0\(24),
      O => \int_LineRate[24]_i_1_n_3\
    );
\int_LineRate[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(25),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^int_linerate_reg[31]_0\(25),
      O => \int_LineRate[25]_i_1_n_3\
    );
\int_LineRate[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(26),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^int_linerate_reg[31]_0\(26),
      O => \int_LineRate[26]_i_1_n_3\
    );
\int_LineRate[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(27),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^int_linerate_reg[31]_0\(27),
      O => \int_LineRate[27]_i_1_n_3\
    );
\int_LineRate[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(28),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^int_linerate_reg[31]_0\(28),
      O => \int_LineRate[28]_i_1_n_3\
    );
\int_LineRate[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(29),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^int_linerate_reg[31]_0\(29),
      O => \int_LineRate[29]_i_1_n_3\
    );
\int_LineRate[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_linerate_reg[31]_0\(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(2),
      O => \int_LineRate[2]_i_1_n_3\
    );
\int_LineRate[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(30),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^int_linerate_reg[31]_0\(30),
      O => \int_LineRate[30]_i_1_n_3\
    );
\int_LineRate[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \waddr_reg_n_3_[2]\,
      I1 => \waddr_reg_n_3_[5]\,
      I2 => \int_ier[1]_i_2_n_3\,
      I3 => \waddr_reg_n_3_[4]\,
      I4 => \waddr_reg_n_3_[3]\,
      O => \int_LineRate[31]_i_1_n_3\
    );
\int_LineRate[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(31),
      I1 => s_axi_CTRL_WSTRB(3),
      I2 => \^int_linerate_reg[31]_0\(31),
      O => \int_LineRate[31]_i_2_n_3\
    );
\int_LineRate[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_linerate_reg[31]_0\(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(3),
      O => \int_LineRate[3]_i_1_n_3\
    );
\int_LineRate[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_linerate_reg[31]_0\(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(4),
      O => \int_LineRate[4]_i_1_n_3\
    );
\int_LineRate[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_linerate_reg[31]_0\(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(5),
      O => \int_LineRate[5]_i_1_n_3\
    );
\int_LineRate[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_linerate_reg[31]_0\(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(6),
      O => \int_LineRate[6]_i_1_n_3\
    );
\int_LineRate[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_linerate_reg[31]_0\(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(7),
      O => \int_LineRate[7]_i_1_n_3\
    );
\int_LineRate[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_linerate_reg[31]_0\(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(8),
      O => \int_LineRate[8]_i_1_n_3\
    );
\int_LineRate[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_linerate_reg[31]_0\(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(9),
      O => \int_LineRate[9]_i_1_n_3\
    );
\int_LineRate_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_3\,
      D => \int_LineRate[0]_i_1_n_3\,
      Q => \^int_linerate_reg[31]_0\(0),
      R => \^ss\(0)
    );
\int_LineRate_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_3\,
      D => \int_LineRate[10]_i_1_n_3\,
      Q => \^int_linerate_reg[31]_0\(10),
      R => \^ss\(0)
    );
\int_LineRate_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_3\,
      D => \int_LineRate[11]_i_1_n_3\,
      Q => \^int_linerate_reg[31]_0\(11),
      R => \^ss\(0)
    );
\int_LineRate_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_3\,
      D => \int_LineRate[12]_i_1_n_3\,
      Q => \^int_linerate_reg[31]_0\(12),
      R => \^ss\(0)
    );
\int_LineRate_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_3\,
      D => \int_LineRate[13]_i_1_n_3\,
      Q => \^int_linerate_reg[31]_0\(13),
      R => \^ss\(0)
    );
\int_LineRate_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_3\,
      D => \int_LineRate[14]_i_1_n_3\,
      Q => \^int_linerate_reg[31]_0\(14),
      R => \^ss\(0)
    );
\int_LineRate_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_3\,
      D => \int_LineRate[15]_i_1_n_3\,
      Q => \^int_linerate_reg[31]_0\(15),
      R => \^ss\(0)
    );
\int_LineRate_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_3\,
      D => \int_LineRate[16]_i_1_n_3\,
      Q => \^int_linerate_reg[31]_0\(16),
      R => \^ss\(0)
    );
\int_LineRate_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_3\,
      D => \int_LineRate[17]_i_1_n_3\,
      Q => \^int_linerate_reg[31]_0\(17),
      R => \^ss\(0)
    );
\int_LineRate_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_3\,
      D => \int_LineRate[18]_i_1_n_3\,
      Q => \^int_linerate_reg[31]_0\(18),
      R => \^ss\(0)
    );
\int_LineRate_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_3\,
      D => \int_LineRate[19]_i_1_n_3\,
      Q => \^int_linerate_reg[31]_0\(19),
      R => \^ss\(0)
    );
\int_LineRate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_3\,
      D => \int_LineRate[1]_i_1_n_3\,
      Q => \^int_linerate_reg[31]_0\(1),
      R => \^ss\(0)
    );
\int_LineRate_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_3\,
      D => \int_LineRate[20]_i_1_n_3\,
      Q => \^int_linerate_reg[31]_0\(20),
      R => \^ss\(0)
    );
\int_LineRate_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_3\,
      D => \int_LineRate[21]_i_1_n_3\,
      Q => \^int_linerate_reg[31]_0\(21),
      R => \^ss\(0)
    );
\int_LineRate_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_3\,
      D => \int_LineRate[22]_i_1_n_3\,
      Q => \^int_linerate_reg[31]_0\(22),
      R => \^ss\(0)
    );
\int_LineRate_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_3\,
      D => \int_LineRate[23]_i_1_n_3\,
      Q => \^int_linerate_reg[31]_0\(23),
      R => \^ss\(0)
    );
\int_LineRate_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_3\,
      D => \int_LineRate[24]_i_1_n_3\,
      Q => \^int_linerate_reg[31]_0\(24),
      R => \^ss\(0)
    );
\int_LineRate_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_3\,
      D => \int_LineRate[25]_i_1_n_3\,
      Q => \^int_linerate_reg[31]_0\(25),
      R => \^ss\(0)
    );
\int_LineRate_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_3\,
      D => \int_LineRate[26]_i_1_n_3\,
      Q => \^int_linerate_reg[31]_0\(26),
      R => \^ss\(0)
    );
\int_LineRate_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_3\,
      D => \int_LineRate[27]_i_1_n_3\,
      Q => \^int_linerate_reg[31]_0\(27),
      R => \^ss\(0)
    );
\int_LineRate_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_3\,
      D => \int_LineRate[28]_i_1_n_3\,
      Q => \^int_linerate_reg[31]_0\(28),
      R => \^ss\(0)
    );
\int_LineRate_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_3\,
      D => \int_LineRate[29]_i_1_n_3\,
      Q => \^int_linerate_reg[31]_0\(29),
      R => \^ss\(0)
    );
\int_LineRate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_3\,
      D => \int_LineRate[2]_i_1_n_3\,
      Q => \^int_linerate_reg[31]_0\(2),
      R => \^ss\(0)
    );
\int_LineRate_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_3\,
      D => \int_LineRate[30]_i_1_n_3\,
      Q => \^int_linerate_reg[31]_0\(30),
      R => \^ss\(0)
    );
\int_LineRate_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_3\,
      D => \int_LineRate[31]_i_2_n_3\,
      Q => \^int_linerate_reg[31]_0\(31),
      R => \^ss\(0)
    );
\int_LineRate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_3\,
      D => \int_LineRate[3]_i_1_n_3\,
      Q => \^int_linerate_reg[31]_0\(3),
      R => \^ss\(0)
    );
\int_LineRate_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_3\,
      D => \int_LineRate[4]_i_1_n_3\,
      Q => \^int_linerate_reg[31]_0\(4),
      R => \^ss\(0)
    );
\int_LineRate_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_3\,
      D => \int_LineRate[5]_i_1_n_3\,
      Q => \^int_linerate_reg[31]_0\(5),
      R => \^ss\(0)
    );
\int_LineRate_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_3\,
      D => \int_LineRate[6]_i_1_n_3\,
      Q => \^int_linerate_reg[31]_0\(6),
      R => \^ss\(0)
    );
\int_LineRate_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_3\,
      D => \int_LineRate[7]_i_1_n_3\,
      Q => \^int_linerate_reg[31]_0\(7),
      R => \^ss\(0)
    );
\int_LineRate_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_3\,
      D => \int_LineRate[8]_i_1_n_3\,
      Q => \^int_linerate_reg[31]_0\(8),
      R => \^ss\(0)
    );
\int_LineRate_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_LineRate[31]_i_1_n_3\,
      D => \int_LineRate[9]_i_1_n_3\,
      Q => \^int_linerate_reg[31]_0\(9),
      R => \^ss\(0)
    );
\int_Width[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_width_reg[11]_0\(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(0),
      O => int_Width0(0)
    );
\int_Width[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_width_reg[11]_0\(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(10),
      O => int_Width0(10)
    );
\int_Width[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_width_reg[11]_0\(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(11),
      O => int_Width0(11)
    );
\int_Width[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_Width_reg_n_3_[12]\,
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(12),
      O => int_Width0(12)
    );
\int_Width[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_Width_reg_n_3_[13]\,
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(13),
      O => int_Width0(13)
    );
\int_Width[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_Width_reg_n_3_[14]\,
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(14),
      O => int_Width0(14)
    );
\int_Width[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \waddr_reg_n_3_[4]\,
      I1 => \waddr_reg_n_3_[3]\,
      I2 => \waddr_reg_n_3_[5]\,
      I3 => \waddr_reg_n_3_[2]\,
      I4 => \int_ier[1]_i_2_n_3\,
      O => \int_Width[15]_i_1_n_3\
    );
\int_Width[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \int_Width_reg_n_3_[15]\,
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(15),
      O => int_Width0(15)
    );
\int_Width[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_width_reg[11]_0\(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(1),
      O => int_Width0(1)
    );
\int_Width[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_width_reg[11]_0\(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(2),
      O => int_Width0(2)
    );
\int_Width[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_width_reg[11]_0\(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(3),
      O => int_Width0(3)
    );
\int_Width[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_width_reg[11]_0\(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(4),
      O => int_Width0(4)
    );
\int_Width[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_width_reg[11]_0\(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(5),
      O => int_Width0(5)
    );
\int_Width[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_width_reg[11]_0\(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(6),
      O => int_Width0(6)
    );
\int_Width[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_width_reg[11]_0\(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(7),
      O => int_Width0(7)
    );
\int_Width[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_width_reg[11]_0\(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(8),
      O => int_Width0(8)
    );
\int_Width[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_width_reg[11]_0\(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(9),
      O => int_Width0(9)
    );
\int_Width_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_Width[15]_i_1_n_3\,
      D => int_Width0(0),
      Q => \^int_width_reg[11]_0\(0),
      R => \^ss\(0)
    );
\int_Width_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_Width[15]_i_1_n_3\,
      D => int_Width0(10),
      Q => \^int_width_reg[11]_0\(10),
      R => \^ss\(0)
    );
\int_Width_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_Width[15]_i_1_n_3\,
      D => int_Width0(11),
      Q => \^int_width_reg[11]_0\(11),
      R => \^ss\(0)
    );
\int_Width_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_Width[15]_i_1_n_3\,
      D => int_Width0(12),
      Q => \int_Width_reg_n_3_[12]\,
      R => \^ss\(0)
    );
\int_Width_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_Width[15]_i_1_n_3\,
      D => int_Width0(13),
      Q => \int_Width_reg_n_3_[13]\,
      R => \^ss\(0)
    );
\int_Width_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_Width[15]_i_1_n_3\,
      D => int_Width0(14),
      Q => \int_Width_reg_n_3_[14]\,
      R => \^ss\(0)
    );
\int_Width_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_Width[15]_i_1_n_3\,
      D => int_Width0(15),
      Q => \int_Width_reg_n_3_[15]\,
      R => \^ss\(0)
    );
\int_Width_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_Width[15]_i_1_n_3\,
      D => int_Width0(1),
      Q => \^int_width_reg[11]_0\(1),
      R => \^ss\(0)
    );
\int_Width_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_Width[15]_i_1_n_3\,
      D => int_Width0(2),
      Q => \^int_width_reg[11]_0\(2),
      R => \^ss\(0)
    );
\int_Width_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_Width[15]_i_1_n_3\,
      D => int_Width0(3),
      Q => \^int_width_reg[11]_0\(3),
      R => \^ss\(0)
    );
\int_Width_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_Width[15]_i_1_n_3\,
      D => int_Width0(4),
      Q => \^int_width_reg[11]_0\(4),
      R => \^ss\(0)
    );
\int_Width_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_Width[15]_i_1_n_3\,
      D => int_Width0(5),
      Q => \^int_width_reg[11]_0\(5),
      R => \^ss\(0)
    );
\int_Width_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_Width[15]_i_1_n_3\,
      D => int_Width0(6),
      Q => \^int_width_reg[11]_0\(6),
      R => \^ss\(0)
    );
\int_Width_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_Width[15]_i_1_n_3\,
      D => int_Width0(7),
      Q => \^int_width_reg[11]_0\(7),
      R => \^ss\(0)
    );
\int_Width_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_Width[15]_i_1_n_3\,
      D => int_Width0(8),
      Q => \^int_width_reg[11]_0\(8),
      R => \^ss\(0)
    );
\int_Width_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_Width[15]_i_1_n_3\,
      D => int_Width0(9),
      Q => \^int_width_reg[11]_0\(9),
      R => \^ss\(0)
    );
int_ap_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFFFFFF0000"
    )
        port map (
      I0 => int_ap_done_i_2_n_3,
      I1 => int_ap_done_i_3_n_3,
      I2 => int_ap_done_i_4_n_3,
      I3 => int_ap_done_i_5_n_3,
      I4 => MultiPixStream2AXIvideo_U0_ap_done,
      I5 => data0(1),
      O => int_ap_done_i_1_n_3
    );
int_ap_done_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(1),
      I1 => s_axi_CTRL_ARADDR(0),
      O => int_ap_done_i_2_n_3
    );
int_ap_done_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(4),
      I1 => s_axi_CTRL_ARADDR(5),
      O => int_ap_done_i_3_n_3
    );
int_ap_done_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(8),
      I1 => s_axi_CTRL_ARADDR(9),
      I2 => s_axi_CTRL_ARADDR(10),
      I3 => s_axi_CTRL_ARADDR(11),
      O => int_ap_done_i_4_n_3
    );
int_ap_done_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => ar_hs,
      I1 => s_axi_CTRL_ARADDR(7),
      I2 => s_axi_CTRL_ARADDR(6),
      I3 => s_axi_CTRL_ARADDR(2),
      I4 => s_axi_CTRL_ARADDR(3),
      O => int_ap_done_i_5_n_3
    );
int_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_done_i_1_n_3,
      Q => data0(1),
      R => \^ss\(0)
    );
int_ap_idle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \^ap_sync_reg_vscale_core_polyphase_u0_ap_ready_reg\,
      I1 => Q(0),
      I2 => int_ap_idle_reg_1,
      I3 => AXIvideo2MultiPixStream_U0_ap_start,
      I4 => int_ap_idle_reg_2(0),
      I5 => int_ap_idle_reg_3,
      O => ap_idle
    );
int_ap_idle_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => int_ap_idle_reg_0,
      I1 => \^ap_start\,
      I2 => start_for_MultiPixStream2AXIvideo_U0_full_n,
      I3 => start_once_reg_0,
      O => \^ap_sync_reg_vscale_core_polyphase_u0_ap_ready_reg\
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => data0(2),
      R => \^ss\(0)
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_ready,
      Q => data0(3),
      R => \^ss\(0)
    );
int_ap_start_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBBF888"
    )
        port map (
      I0 => data0(7),
      I1 => ap_sync_ready,
      I2 => int_ap_start1,
      I3 => s_axi_CTRL_WDATA(0),
      I4 => \^ap_start\,
      O => int_ap_start_i_1_n_3
    );
int_ap_start_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \waddr_reg_n_3_[3]\,
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \waddr_reg_n_3_[4]\,
      I3 => \waddr_reg_n_3_[5]\,
      I4 => \waddr_reg_n_3_[2]\,
      I5 => \int_ier[1]_i_2_n_3\,
      O => int_ap_start1
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_3,
      Q => \^ap_start\,
      R => \^ss\(0)
    );
int_auto_restart_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => int_ap_start1,
      I2 => data0(7),
      O => int_auto_restart_i_1_n_3
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_3,
      Q => data0(7),
      R => \^ss\(0)
    );
int_gie_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFFF00800000"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => int_gie_i_2_n_3,
      I2 => s_axi_CTRL_WSTRB(0),
      I3 => \waddr_reg_n_3_[3]\,
      I4 => \int_ier[1]_i_2_n_3\,
      I5 => int_gie_reg_n_3,
      O => int_gie_i_1_n_3
    );
int_gie_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \waddr_reg_n_3_[5]\,
      I1 => \waddr_reg_n_3_[4]\,
      I2 => \waddr_reg_n_3_[2]\,
      O => int_gie_i_2_n_3
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_3,
      Q => int_gie_reg_n_3,
      R => \^ss\(0)
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \waddr_reg_n_3_[3]\,
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \waddr_reg_n_3_[4]\,
      I3 => \waddr_reg_n_3_[5]\,
      I4 => \waddr_reg_n_3_[2]\,
      I5 => \int_ier[1]_i_2_n_3\,
      O => int_ier9_out
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \int_ier[1]_i_3_n_3\,
      I1 => \waddr_reg_n_3_[11]\,
      I2 => \waddr_reg_n_3_[10]\,
      I3 => \waddr_reg_n_3_[9]\,
      I4 => \waddr_reg_n_3_[8]\,
      I5 => p_16_in,
      O => \int_ier[1]_i_2_n_3\
    );
\int_ier[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \waddr_reg_n_3_[1]\,
      I1 => \waddr_reg_n_3_[0]\,
      I2 => \waddr_reg_n_3_[7]\,
      I3 => \waddr_reg_n_3_[6]\,
      O => \int_ier[1]_i_3_n_3\
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_ier9_out,
      D => s_axi_CTRL_WDATA(0),
      Q => \int_ier_reg_n_3_[0]\,
      R => \^ss\(0)
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_ier9_out,
      D => s_axi_CTRL_WDATA(1),
      Q => \int_ier_reg_n_3_[1]\,
      R => \^ss\(0)
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => int_isr6_out,
      I2 => MultiPixStream2AXIvideo_U0_ap_done,
      I3 => \int_ier_reg_n_3_[0]\,
      I4 => \int_isr_reg_n_3_[0]\,
      O => \int_isr[0]_i_1_n_3\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \waddr_reg_n_3_[5]\,
      I1 => \waddr_reg_n_3_[4]\,
      I2 => \waddr_reg_n_3_[2]\,
      I3 => \waddr_reg_n_3_[3]\,
      I4 => s_axi_CTRL_WSTRB(0),
      I5 => \int_ier[1]_i_2_n_3\,
      O => int_isr6_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => int_isr6_out,
      I2 => \int_ier_reg_n_3_[1]\,
      I3 => ap_sync_ready,
      I4 => \int_isr_reg_n_3_[1]\,
      O => \int_isr[1]_i_1_n_3\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_3\,
      Q => \int_isr_reg_n_3_[0]\,
      R => \^ss\(0)
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_3\,
      Q => \int_isr_reg_n_3_[1]\,
      R => \^ss\(0)
    );
int_vfltCoeff: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_CTRL_s_axi_ram
     port map (
      ADDRBWRADDR(7 downto 0) => ADDRBWRADDR(7 downto 0),
      D(31) => int_vfltCoeff_n_67,
      D(30) => int_vfltCoeff_n_68,
      D(29) => int_vfltCoeff_n_69,
      D(28) => int_vfltCoeff_n_70,
      D(27) => int_vfltCoeff_n_71,
      D(26) => int_vfltCoeff_n_72,
      D(25) => int_vfltCoeff_n_73,
      D(24) => int_vfltCoeff_n_74,
      D(23) => int_vfltCoeff_n_75,
      D(22) => int_vfltCoeff_n_76,
      D(21) => int_vfltCoeff_n_77,
      D(20) => int_vfltCoeff_n_78,
      D(19) => int_vfltCoeff_n_79,
      D(18) => int_vfltCoeff_n_80,
      D(17) => int_vfltCoeff_n_81,
      D(16) => int_vfltCoeff_n_82,
      D(15) => int_vfltCoeff_n_83,
      D(14) => int_vfltCoeff_n_84,
      D(13) => int_vfltCoeff_n_85,
      D(12) => int_vfltCoeff_n_86,
      D(11) => int_vfltCoeff_n_87,
      D(10) => int_vfltCoeff_n_88,
      D(9) => int_vfltCoeff_n_89,
      D(8) => int_vfltCoeff_n_90,
      D(7) => int_vfltCoeff_n_91,
      D(6) => int_vfltCoeff_n_92,
      D(5) => int_vfltCoeff_n_93,
      D(4) => int_vfltCoeff_n_94,
      D(3) => int_vfltCoeff_n_95,
      D(2) => int_vfltCoeff_n_96,
      D(1) => int_vfltCoeff_n_97,
      D(0) => int_vfltCoeff_n_98,
      DOUTADOUT(31 downto 0) => DOUTADOUT(31 downto 0),
      DOUTBDOUT(31 downto 0) => \^doutbdout\(31 downto 0),
      Q(7) => \waddr_reg_n_3_[9]\,
      Q(6) => \waddr_reg_n_3_[8]\,
      Q(5) => \waddr_reg_n_3_[7]\,
      Q(4) => \waddr_reg_n_3_[6]\,
      Q(3) => \waddr_reg_n_3_[5]\,
      Q(2) => \waddr_reg_n_3_[4]\,
      Q(1) => \waddr_reg_n_3_[3]\,
      Q(0) => \waddr_reg_n_3_[2]\,
      ap_clk => ap_clk,
      ar_hs => ar_hs,
      \gen_write[1].mem_reg_0\ => int_vfltCoeff_write_reg_n_3,
      \rdata_reg[0]\ => \rdata[0]_i_2_n_3\,
      \rdata_reg[0]_0\ => \rdata[1]_i_3_n_3\,
      \rdata_reg[0]_1\ => \rdata_reg[0]_0\,
      \rdata_reg[10]\ => \rdata[10]_i_2_n_3\,
      \rdata_reg[10]_0\ => \rdata_reg[10]_0\,
      \rdata_reg[11]\ => \rdata[11]_i_2_n_3\,
      \rdata_reg[11]_0\ => \rdata_reg[11]_0\,
      \rdata_reg[12]\ => \rdata[12]_i_2_n_3\,
      \rdata_reg[12]_0\ => \rdata_reg[12]_0\,
      \rdata_reg[13]\ => \rdata[13]_i_2_n_3\,
      \rdata_reg[13]_0\ => \rdata_reg[13]_0\,
      \rdata_reg[14]\ => \rdata[14]_i_2_n_3\,
      \rdata_reg[14]_0\ => \rdata_reg[14]_0\,
      \rdata_reg[15]\ => \rdata[15]_i_2_n_3\,
      \rdata_reg[15]_0\ => \rdata_reg[15]_0\,
      \rdata_reg[16]\ => \rdata[31]_i_3_n_3\,
      \rdata_reg[16]_0\ => \rdata_reg[16]_0\,
      \rdata_reg[17]\ => \rdata_reg[17]_0\,
      \rdata_reg[18]\ => \rdata_reg[18]_0\,
      \rdata_reg[19]\ => \rdata_reg[19]_0\,
      \rdata_reg[1]\ => \rdata[1]_i_2_n_3\,
      \rdata_reg[1]_0\ => \rdata_reg[1]_0\,
      \rdata_reg[20]\ => \rdata_reg[20]_0\,
      \rdata_reg[21]\ => \rdata_reg[21]_0\,
      \rdata_reg[22]\ => \rdata_reg[22]_0\,
      \rdata_reg[23]\ => \rdata_reg[23]_0\,
      \rdata_reg[24]\ => \rdata_reg[24]_0\,
      \rdata_reg[25]\ => \rdata_reg[25]_0\,
      \rdata_reg[26]\ => \rdata_reg[26]_0\,
      \rdata_reg[27]\ => \rdata_reg[27]_0\,
      \rdata_reg[28]\ => \rdata_reg[28]_0\,
      \rdata_reg[29]\ => \rdata_reg[29]_0\,
      \rdata_reg[2]\ => \rdata[2]_i_2_n_3\,
      \rdata_reg[2]_0\ => \rdata[7]_i_3_n_3\,
      \rdata_reg[2]_1\ => \rdata_reg[2]_0\,
      \rdata_reg[30]\ => \rdata_reg[30]_0\,
      \rdata_reg[31]\ => \rdata_reg[31]_0\,
      \rdata_reg[31]_0\(15 downto 0) => \^int_linerate_reg[31]_0\(31 downto 16),
      \rdata_reg[31]_1\ => \rdata_reg[31]_1\,
      \rdata_reg[3]\ => \rdata[3]_i_2_n_3\,
      \rdata_reg[3]_0\ => \rdata_reg[3]_0\,
      \rdata_reg[4]\ => \rdata[4]_i_2_n_3\,
      \rdata_reg[4]_0\ => \rdata_reg[4]_0\,
      \rdata_reg[5]\ => \rdata[5]_i_2_n_3\,
      \rdata_reg[5]_0\ => \rdata_reg[5]_0\,
      \rdata_reg[6]\ => \rdata[6]_i_2_n_3\,
      \rdata_reg[6]_0\ => \rdata_reg[6]_0\,
      \rdata_reg[7]\ => \rdata[7]_i_2_n_3\,
      \rdata_reg[7]_0\ => \rdata_reg[7]_0\,
      \rdata_reg[8]\ => \rdata[8]_i_2_n_3\,
      \rdata_reg[8]_0\ => \rdata[15]_i_3_n_3\,
      \rdata_reg[8]_1\ => \rdata_reg[8]_0\,
      \rdata_reg[9]\ => \rdata[9]_i_2_n_3\,
      \rdata_reg[9]_0\ => \rdata_reg[9]_0\,
      rstate(1 downto 0) => rstate(1 downto 0),
      s_axi_CTRL_ARADDR(7 downto 0) => s_axi_CTRL_ARADDR(9 downto 2),
      s_axi_CTRL_ARVALID => s_axi_CTRL_ARVALID,
      s_axi_CTRL_WDATA(31 downto 0) => s_axi_CTRL_WDATA(31 downto 0),
      s_axi_CTRL_WSTRB(3 downto 0) => s_axi_CTRL_WSTRB(3 downto 0),
      s_axi_CTRL_WVALID => s_axi_CTRL_WVALID,
      wstate(1 downto 0) => wstate(1 downto 0)
    );
int_vfltCoeff_read_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(10),
      I1 => s_axi_CTRL_ARADDR(11),
      I2 => rstate(0),
      I3 => s_axi_CTRL_ARVALID,
      I4 => rstate(1),
      O => int_vfltCoeff_read0
    );
int_vfltCoeff_read_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_vfltCoeff_read0,
      Q => int_vfltCoeff_read,
      R => \^ss\(0)
    );
\int_vfltCoeff_shift_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \int_vfltCoeff_shift_reg[0]_1\,
      Q => \^int_vfltcoeff_shift_reg[0]_0\,
      R => '0'
    );
int_vfltCoeff_write_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF2020"
    )
        port map (
      I0 => aw_hs,
      I1 => s_axi_CTRL_AWADDR(10),
      I2 => s_axi_CTRL_AWADDR(11),
      I3 => p_16_in,
      I4 => int_vfltCoeff_write_reg_n_3,
      O => int_vfltCoeff_write_i_1_n_3
    );
int_vfltCoeff_write_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FB0000000000"
    )
        port map (
      I0 => rstate(1),
      I1 => s_axi_CTRL_ARVALID,
      I2 => rstate(0),
      I3 => wstate(0),
      I4 => wstate(1),
      I5 => s_axi_CTRL_WVALID,
      O => p_16_in
    );
int_vfltCoeff_write_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_vfltCoeff_write_i_1_n_3,
      Q => int_vfltCoeff_write_reg_n_3,
      R => \^ss\(0)
    );
\internal_empty_n_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^ap_ns_fsm\(0),
      I1 => HwReg_Width_c20_full_n,
      O => internal_full_n_reg
    );
\internal_empty_n_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^ap_ns_fsm\(0),
      I1 => HwReg_HeightOut_c21_full_n,
      O => internal_full_n_reg_0
    );
interrupt_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \int_isr_reg_n_3_[0]\,
      I1 => \int_isr_reg_n_3_[1]\,
      I2 => int_gie_reg_n_3,
      O => interrupt
    );
ram_reg_0_63_0_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doutbdout\(16),
      I1 => ram_reg_0_63_0_0,
      I2 => \^int_vfltcoeff_shift_reg[0]_0\,
      I3 => \^doutbdout\(0),
      I4 => ram_reg_0_63_15_15,
      I5 => ram_reg_0_63_0_0_0,
      O => vfltCoeff_q0(0)
    );
ram_reg_0_63_10_10_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doutbdout\(26),
      I1 => ram_reg_0_63_10_10,
      I2 => \^int_vfltcoeff_shift_reg[0]_0\,
      I3 => \^doutbdout\(10),
      I4 => ram_reg_0_63_15_15,
      I5 => ram_reg_0_63_10_10_0,
      O => vfltCoeff_q0(10)
    );
ram_reg_0_63_11_11_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doutbdout\(27),
      I1 => ram_reg_0_63_11_11,
      I2 => \^int_vfltcoeff_shift_reg[0]_0\,
      I3 => \^doutbdout\(11),
      I4 => ram_reg_0_63_15_15,
      I5 => ram_reg_0_63_11_11_0,
      O => vfltCoeff_q0(11)
    );
ram_reg_0_63_12_12_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doutbdout\(28),
      I1 => ram_reg_0_63_12_12,
      I2 => \^int_vfltcoeff_shift_reg[0]_0\,
      I3 => \^doutbdout\(12),
      I4 => ram_reg_0_63_15_15,
      I5 => ram_reg_0_63_12_12_0,
      O => vfltCoeff_q0(12)
    );
ram_reg_0_63_13_13_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doutbdout\(29),
      I1 => ram_reg_0_63_13_13,
      I2 => \^int_vfltcoeff_shift_reg[0]_0\,
      I3 => \^doutbdout\(13),
      I4 => ram_reg_0_63_15_15,
      I5 => ram_reg_0_63_13_13_0,
      O => vfltCoeff_q0(13)
    );
ram_reg_0_63_14_14_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doutbdout\(30),
      I1 => ram_reg_0_63_14_14,
      I2 => \^int_vfltcoeff_shift_reg[0]_0\,
      I3 => \^doutbdout\(14),
      I4 => ram_reg_0_63_15_15,
      I5 => ram_reg_0_63_14_14_0,
      O => vfltCoeff_q0(14)
    );
ram_reg_0_63_15_15_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doutbdout\(31),
      I1 => ram_reg_0_63_15_15_0,
      I2 => \^int_vfltcoeff_shift_reg[0]_0\,
      I3 => \^doutbdout\(15),
      I4 => ram_reg_0_63_15_15,
      I5 => ram_reg_0_63_15_15_1,
      O => vfltCoeff_q0(15)
    );
ram_reg_0_63_1_1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doutbdout\(17),
      I1 => ram_reg_0_63_1_1,
      I2 => \^int_vfltcoeff_shift_reg[0]_0\,
      I3 => \^doutbdout\(1),
      I4 => ram_reg_0_63_15_15,
      I5 => ram_reg_0_63_1_1_0,
      O => vfltCoeff_q0(1)
    );
ram_reg_0_63_2_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doutbdout\(18),
      I1 => ram_reg_0_63_2_2,
      I2 => \^int_vfltcoeff_shift_reg[0]_0\,
      I3 => \^doutbdout\(2),
      I4 => ram_reg_0_63_15_15,
      I5 => ram_reg_0_63_2_2_0,
      O => vfltCoeff_q0(2)
    );
ram_reg_0_63_3_3_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doutbdout\(19),
      I1 => ram_reg_0_63_3_3,
      I2 => \^int_vfltcoeff_shift_reg[0]_0\,
      I3 => \^doutbdout\(3),
      I4 => ram_reg_0_63_15_15,
      I5 => ram_reg_0_63_3_3_0,
      O => vfltCoeff_q0(3)
    );
ram_reg_0_63_4_4_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doutbdout\(20),
      I1 => ram_reg_0_63_4_4,
      I2 => \^int_vfltcoeff_shift_reg[0]_0\,
      I3 => \^doutbdout\(4),
      I4 => ram_reg_0_63_15_15,
      I5 => ram_reg_0_63_4_4_0,
      O => vfltCoeff_q0(4)
    );
ram_reg_0_63_5_5_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doutbdout\(21),
      I1 => ram_reg_0_63_5_5,
      I2 => \^int_vfltcoeff_shift_reg[0]_0\,
      I3 => \^doutbdout\(5),
      I4 => ram_reg_0_63_15_15,
      I5 => ram_reg_0_63_5_5_0,
      O => vfltCoeff_q0(5)
    );
ram_reg_0_63_6_6_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doutbdout\(22),
      I1 => ram_reg_0_63_6_6,
      I2 => \^int_vfltcoeff_shift_reg[0]_0\,
      I3 => \^doutbdout\(6),
      I4 => ram_reg_0_63_15_15,
      I5 => ram_reg_0_63_6_6_0,
      O => vfltCoeff_q0(6)
    );
ram_reg_0_63_7_7_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doutbdout\(23),
      I1 => ram_reg_0_63_7_7,
      I2 => \^int_vfltcoeff_shift_reg[0]_0\,
      I3 => \^doutbdout\(7),
      I4 => ram_reg_0_63_15_15,
      I5 => ram_reg_0_63_7_7_0,
      O => vfltCoeff_q0(7)
    );
ram_reg_0_63_8_8_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doutbdout\(24),
      I1 => ram_reg_0_63_8_8,
      I2 => \^int_vfltcoeff_shift_reg[0]_0\,
      I3 => \^doutbdout\(8),
      I4 => ram_reg_0_63_15_15,
      I5 => ram_reg_0_63_8_8_0,
      O => vfltCoeff_q0(8)
    );
ram_reg_0_63_9_9_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^doutbdout\(25),
      I1 => ram_reg_0_63_9_9,
      I2 => \^int_vfltcoeff_shift_reg[0]_0\,
      I3 => \^doutbdout\(9),
      I4 => ram_reg_0_63_15_15,
      I5 => ram_reg_0_63_9_9_0,
      O => vfltCoeff_q0(9)
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF3210"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(3),
      I1 => s_axi_CTRL_ARADDR(2),
      I2 => \rdata[0]_i_4_n_3\,
      I3 => \rdata[0]_i_5_n_3\,
      I4 => \rdata[0]_i_6_n_3\,
      O => \rdata[0]_i_2_n_3\
    );
\rdata[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^int_heightout_reg[11]_0\(0),
      I1 => \^int_colormode_reg[7]_0\(0),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => \^ap_start\,
      I5 => \^int_heightin_reg[11]_0\(0),
      O => \rdata[0]_i_4_n_3\
    );
\rdata[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FCA00CA"
    )
        port map (
      I0 => \int_ier_reg_n_3_[0]\,
      I1 => \^int_width_reg[11]_0\(0),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \^int_linerate_reg[31]_0\(0),
      O => \rdata[0]_i_5_n_3\
    );
\rdata[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020000000200"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => s_axi_CTRL_ARADDR(4),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => int_gie_reg_n_3,
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \int_isr_reg_n_3_[0]\,
      O => \rdata[0]_i_6_n_3\
    );
\rdata[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^int_heightin_reg[11]_0\(10),
      I1 => \^int_width_reg[11]_0\(10),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \^int_heightout_reg[11]_0\(10),
      I5 => \^int_linerate_reg[31]_0\(10),
      O => \rdata[10]_i_2_n_3\
    );
\rdata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^int_heightin_reg[11]_0\(11),
      I1 => \^int_width_reg[11]_0\(11),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \^int_heightout_reg[11]_0\(11),
      I5 => \^int_linerate_reg[31]_0\(11),
      O => \rdata[11]_i_2_n_3\
    );
\rdata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \int_HeightIn_reg_n_3_[12]\,
      I1 => \int_Width_reg_n_3_[12]\,
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \int_HeightOut_reg_n_3_[12]\,
      I5 => \^int_linerate_reg[31]_0\(12),
      O => \rdata[12]_i_2_n_3\
    );
\rdata[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \int_HeightIn_reg_n_3_[13]\,
      I1 => \int_Width_reg_n_3_[13]\,
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \int_HeightOut_reg_n_3_[13]\,
      I5 => \^int_linerate_reg[31]_0\(13),
      O => \rdata[13]_i_2_n_3\
    );
\rdata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \int_HeightIn_reg_n_3_[14]\,
      I1 => \int_Width_reg_n_3_[14]\,
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \int_HeightOut_reg_n_3_[14]\,
      I5 => \^int_linerate_reg[31]_0\(14),
      O => \rdata[14]_i_2_n_3\
    );
\rdata[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \int_HeightIn_reg_n_3_[15]\,
      I1 => \int_Width_reg_n_3_[15]\,
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \int_HeightOut_reg_n_3_[15]\,
      I5 => \^int_linerate_reg[31]_0\(15),
      O => \rdata[15]_i_2_n_3\
    );
\rdata[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000220"
    )
        port map (
      I0 => \rdata[31]_i_8_n_3\,
      I1 => s_axi_CTRL_ARADDR(1),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(2),
      I5 => s_axi_CTRL_ARADDR(0),
      O => \rdata[15]_i_3_n_3\
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0000000CCCCAAAA"
    )
        port map (
      I0 => \rdata[1]_i_5_n_3\,
      I1 => \rdata[1]_i_6_n_3\,
      I2 => int_ap_done_i_3_n_3,
      I3 => \int_isr_reg_n_3_[1]\,
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => s_axi_CTRL_ARADDR(2),
      O => \rdata[1]_i_2_n_3\
    );
\rdata[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \rdata[31]_i_8_n_3\,
      I1 => s_axi_CTRL_ARADDR(0),
      I2 => s_axi_CTRL_ARADDR(1),
      O => \rdata[1]_i_3_n_3\
    );
\rdata[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^int_heightout_reg[11]_0\(1),
      I1 => \^int_colormode_reg[7]_0\(1),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => data0(1),
      I5 => \^int_heightin_reg[11]_0\(1),
      O => \rdata[1]_i_5_n_3\
    );
\rdata[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FCA00CA"
    )
        port map (
      I0 => \int_ier_reg_n_3_[1]\,
      I1 => \^int_width_reg[11]_0\(1),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => \^int_linerate_reg[31]_0\(1),
      O => \rdata[1]_i_6_n_3\
    );
\rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CF0AAAA0C00AAAA"
    )
        port map (
      I0 => \rdata[2]_i_4_n_3\,
      I1 => \^int_width_reg[11]_0\(2),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_linerate_reg[31]_0\(2),
      O => \rdata[2]_i_2_n_3\
    );
\rdata[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^int_heightout_reg[11]_0\(2),
      I1 => \^int_colormode_reg[7]_0\(2),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => data0(2),
      I5 => \^int_heightin_reg[11]_0\(2),
      O => \rdata[2]_i_4_n_3\
    );
\rdata[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF04"
    )
        port map (
      I0 => rstate(0),
      I1 => s_axi_CTRL_ARVALID,
      I2 => rstate(1),
      I3 => int_vfltCoeff_read,
      O => \rdata[31]_i_1_n_3\
    );
\rdata[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(3),
      I1 => \rdata[31]_i_7_n_3\,
      I2 => s_axi_CTRL_ARADDR(1),
      I3 => s_axi_CTRL_ARADDR(2),
      I4 => s_axi_CTRL_ARADDR(0),
      I5 => \rdata[31]_i_8_n_3\,
      O => \rdata[31]_i_3_n_3\
    );
\rdata[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(4),
      I1 => s_axi_CTRL_ARADDR(5),
      O => \rdata[31]_i_7_n_3\
    );
\rdata[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => rstate(0),
      I1 => s_axi_CTRL_ARVALID,
      I2 => rstate(1),
      I3 => s_axi_CTRL_ARADDR(7),
      I4 => s_axi_CTRL_ARADDR(6),
      I5 => int_ap_done_i_4_n_3,
      O => \rdata[31]_i_8_n_3\
    );
\rdata[31]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888F88"
    )
        port map (
      I0 => s_axi_CTRL_WVALID,
      I1 => int_vfltCoeff_write_reg_n_3,
      I2 => rstate(0),
      I3 => s_axi_CTRL_ARVALID,
      I4 => rstate(1),
      O => int_vfltCoeff_ce1
    );
\rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CF0AAAA0C00AAAA"
    )
        port map (
      I0 => \rdata[3]_i_4_n_3\,
      I1 => \^int_width_reg[11]_0\(3),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_linerate_reg[31]_0\(3),
      O => \rdata[3]_i_2_n_3\
    );
\rdata[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^int_heightout_reg[11]_0\(3),
      I1 => \^int_colormode_reg[7]_0\(3),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => data0(3),
      I5 => \^int_heightin_reg[11]_0\(3),
      O => \rdata[3]_i_4_n_3\
    );
\rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEFAAAAAAEAAAAAA"
    )
        port map (
      I0 => \rdata[4]_i_4_n_3\,
      I1 => \^int_width_reg[11]_0\(4),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_linerate_reg[31]_0\(4),
      O => \rdata[4]_i_2_n_3\
    );
\rdata[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E6C4A280"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(5),
      I1 => s_axi_CTRL_ARADDR(4),
      I2 => \^int_colormode_reg[7]_0\(4),
      I3 => \^int_heightout_reg[11]_0\(4),
      I4 => \^int_heightin_reg[11]_0\(4),
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata[4]_i_4_n_3\
    );
\rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEFAAAAAAEAAAAAA"
    )
        port map (
      I0 => \rdata[5]_i_4_n_3\,
      I1 => \^int_width_reg[11]_0\(5),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_linerate_reg[31]_0\(5),
      O => \rdata[5]_i_2_n_3\
    );
\rdata[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E6C4A280"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(5),
      I1 => s_axi_CTRL_ARADDR(4),
      I2 => \^int_colormode_reg[7]_0\(5),
      I3 => \^int_heightout_reg[11]_0\(5),
      I4 => \^int_heightin_reg[11]_0\(5),
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata[5]_i_4_n_3\
    );
\rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEFAAAAAAEAAAAAA"
    )
        port map (
      I0 => \rdata[6]_i_4_n_3\,
      I1 => \^int_width_reg[11]_0\(6),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_linerate_reg[31]_0\(6),
      O => \rdata[6]_i_2_n_3\
    );
\rdata[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E6C4A280"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(5),
      I1 => s_axi_CTRL_ARADDR(4),
      I2 => \^int_colormode_reg[7]_0\(6),
      I3 => \^int_heightout_reg[11]_0\(6),
      I4 => \^int_heightin_reg[11]_0\(6),
      I5 => s_axi_CTRL_ARADDR(3),
      O => \rdata[6]_i_4_n_3\
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0CF0AAAA0C00AAAA"
    )
        port map (
      I0 => \rdata[7]_i_5_n_3\,
      I1 => \^int_width_reg[11]_0\(7),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(3),
      I5 => \^int_linerate_reg[31]_0\(7),
      O => \rdata[7]_i_2_n_3\
    );
\rdata[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \rdata[31]_i_8_n_3\,
      I1 => s_axi_CTRL_ARADDR(1),
      I2 => s_axi_CTRL_ARADDR(0),
      I3 => s_axi_CTRL_ARADDR(2),
      O => \rdata[7]_i_3_n_3\
    );
\rdata[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^int_heightout_reg[11]_0\(7),
      I1 => \^int_colormode_reg[7]_0\(7),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => data0(7),
      I5 => \^int_heightin_reg[11]_0\(7),
      O => \rdata[7]_i_5_n_3\
    );
\rdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^int_heightin_reg[11]_0\(8),
      I1 => \^int_width_reg[11]_0\(8),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \^int_heightout_reg[11]_0\(8),
      I5 => \^int_linerate_reg[31]_0\(8),
      O => \rdata[8]_i_2_n_3\
    );
\rdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => \^int_heightin_reg[11]_0\(9),
      I1 => \^int_width_reg[11]_0\(9),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => \^int_heightout_reg[11]_0\(9),
      I5 => \^int_linerate_reg[31]_0\(9),
      O => \rdata[9]_i_2_n_3\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_vfltCoeff_n_98,
      Q => s_axi_CTRL_RDATA(0),
      R => '0'
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_vfltCoeff_n_88,
      Q => s_axi_CTRL_RDATA(10),
      R => '0'
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_vfltCoeff_n_87,
      Q => s_axi_CTRL_RDATA(11),
      R => '0'
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_vfltCoeff_n_86,
      Q => s_axi_CTRL_RDATA(12),
      R => '0'
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_vfltCoeff_n_85,
      Q => s_axi_CTRL_RDATA(13),
      R => '0'
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_vfltCoeff_n_84,
      Q => s_axi_CTRL_RDATA(14),
      R => '0'
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_vfltCoeff_n_83,
      Q => s_axi_CTRL_RDATA(15),
      R => '0'
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_vfltCoeff_n_82,
      Q => s_axi_CTRL_RDATA(16),
      R => '0'
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_vfltCoeff_n_81,
      Q => s_axi_CTRL_RDATA(17),
      R => '0'
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_vfltCoeff_n_80,
      Q => s_axi_CTRL_RDATA(18),
      R => '0'
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_vfltCoeff_n_79,
      Q => s_axi_CTRL_RDATA(19),
      R => '0'
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_vfltCoeff_n_97,
      Q => s_axi_CTRL_RDATA(1),
      R => '0'
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_vfltCoeff_n_78,
      Q => s_axi_CTRL_RDATA(20),
      R => '0'
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_vfltCoeff_n_77,
      Q => s_axi_CTRL_RDATA(21),
      R => '0'
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_vfltCoeff_n_76,
      Q => s_axi_CTRL_RDATA(22),
      R => '0'
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_vfltCoeff_n_75,
      Q => s_axi_CTRL_RDATA(23),
      R => '0'
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_vfltCoeff_n_74,
      Q => s_axi_CTRL_RDATA(24),
      R => '0'
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_vfltCoeff_n_73,
      Q => s_axi_CTRL_RDATA(25),
      R => '0'
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_vfltCoeff_n_72,
      Q => s_axi_CTRL_RDATA(26),
      R => '0'
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_vfltCoeff_n_71,
      Q => s_axi_CTRL_RDATA(27),
      R => '0'
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_vfltCoeff_n_70,
      Q => s_axi_CTRL_RDATA(28),
      R => '0'
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_vfltCoeff_n_69,
      Q => s_axi_CTRL_RDATA(29),
      R => '0'
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_vfltCoeff_n_96,
      Q => s_axi_CTRL_RDATA(2),
      R => '0'
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_vfltCoeff_n_68,
      Q => s_axi_CTRL_RDATA(30),
      R => '0'
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_vfltCoeff_n_67,
      Q => s_axi_CTRL_RDATA(31),
      R => '0'
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_vfltCoeff_n_95,
      Q => s_axi_CTRL_RDATA(3),
      R => '0'
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_vfltCoeff_n_94,
      Q => s_axi_CTRL_RDATA(4),
      R => '0'
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_vfltCoeff_n_93,
      Q => s_axi_CTRL_RDATA(5),
      R => '0'
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_vfltCoeff_n_92,
      Q => s_axi_CTRL_RDATA(6),
      R => '0'
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_vfltCoeff_n_91,
      Q => s_axi_CTRL_RDATA(7),
      R => '0'
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_vfltCoeff_n_90,
      Q => s_axi_CTRL_RDATA(8),
      R => '0'
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_3\,
      D => int_vfltCoeff_n_89,
      Q => s_axi_CTRL_RDATA(9),
      R => '0'
    );
\rstate[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DF8A"
    )
        port map (
      I0 => rstate(0),
      I1 => int_vfltCoeff_read,
      I2 => s_axi_CTRL_RREADY,
      I3 => s_axi_CTRL_ARVALID,
      I4 => rstate(1),
      O => \rstate[0]_i_1_n_3\
    );
\rstate_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \rstate[0]_i_1_n_3\,
      Q => rstate(0),
      R => \^ss\(0)
    );
\rstate_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => '0',
      Q => rstate(1),
      S => \^ss\(0)
    );
s_axi_CTRL_ARREADY_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rstate(1),
      I1 => rstate(0),
      O => s_axi_CTRL_ARREADY
    );
s_axi_CTRL_AWREADY_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wstate(1),
      I1 => wstate(0),
      O => s_axi_CTRL_AWREADY
    );
s_axi_CTRL_BVALID_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wstate(1),
      I1 => wstate(0),
      O => s_axi_CTRL_BVALID
    );
s_axi_CTRL_RVALID_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => int_vfltCoeff_read,
      I1 => rstate(1),
      I2 => rstate(0),
      O => s_axi_CTRL_RVALID
    );
s_axi_CTRL_WREADY_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444044"
    )
        port map (
      I0 => wstate(1),
      I1 => wstate(0),
      I2 => rstate(0),
      I3 => s_axi_CTRL_ARVALID,
      I4 => rstate(1),
      O => s_axi_CTRL_WREADY
    );
\waddr[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => wstate(1),
      I1 => s_axi_CTRL_AWVALID,
      I2 => wstate(0),
      O => aw_hs
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_CTRL_AWADDR(0),
      Q => \waddr_reg_n_3_[0]\,
      R => '0'
    );
\waddr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_CTRL_AWADDR(10),
      Q => \waddr_reg_n_3_[10]\,
      R => '0'
    );
\waddr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_CTRL_AWADDR(11),
      Q => \waddr_reg_n_3_[11]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_CTRL_AWADDR(1),
      Q => \waddr_reg_n_3_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_CTRL_AWADDR(2),
      Q => \waddr_reg_n_3_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_CTRL_AWADDR(3),
      Q => \waddr_reg_n_3_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_CTRL_AWADDR(4),
      Q => \waddr_reg_n_3_[4]\,
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_CTRL_AWADDR(5),
      Q => \waddr_reg_n_3_[5]\,
      R => '0'
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_CTRL_AWADDR(6),
      Q => \waddr_reg_n_3_[6]\,
      R => '0'
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_CTRL_AWADDR(7),
      Q => \waddr_reg_n_3_[7]\,
      R => '0'
    );
\waddr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_CTRL_AWADDR(8),
      Q => \waddr_reg_n_3_[8]\,
      R => '0'
    );
\waddr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_CTRL_AWADDR(9),
      Q => \waddr_reg_n_3_[9]\,
      R => '0'
    );
\wstate[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BFB0"
    )
        port map (
      I0 => ar_hs,
      I1 => s_axi_CTRL_WVALID,
      I2 => wstate(0),
      I3 => s_axi_CTRL_AWVALID,
      I4 => wstate(1),
      O => \wstate[0]_i_1_n_3\
    );
\wstate[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05300500"
    )
        port map (
      I0 => s_axi_CTRL_BREADY,
      I1 => ar_hs,
      I2 => wstate(0),
      I3 => wstate(1),
      I4 => s_axi_CTRL_WVALID,
      O => \wstate[1]_i_1_n_3\
    );
\wstate_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \wstate[0]_i_1_n_3\,
      Q => wstate(0),
      S => \^ss\(0)
    );
\wstate_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \wstate[1]_i_1_n_3\,
      Q => wstate(1),
      S => \^ss\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_MultiPixStream2AXIvideo is
  port (
    \icmp_ln938_reg_677_reg[0]_0\ : out STD_LOGIC;
    \B_V_data_1_state_reg[0]\ : out STD_LOGIC;
    ap_condition_257 : out STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_done : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    internal_full_n_reg : out STD_LOGIC;
    mOutPtr110_out : out STD_LOGIC;
    mOutPtr110_out_0 : out STD_LOGIC;
    m_axis_video_TDATA : out STD_LOGIC_VECTOR ( 47 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    OutYUV_empty_n : in STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ColorMode_vcr_c19_empty_n : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_start : in STD_LOGIC;
    HwReg_HeightOut_c21_empty_n : in STD_LOGIC;
    HwReg_Width_c20_empty_n : in STD_LOGIC;
    \mOutPtr_reg[4]\ : in STD_LOGIC;
    internal_full_n : in STD_LOGIC;
    OutYUV_full_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC;
    start_for_MultiPixStream2AXIvideo_U0_full_n : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \d_read_reg_22_reg[11]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \d_read_reg_22_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_MultiPixStream2AXIvideo : entity is "bd_c2dc_vsc_0_MultiPixStream2AXIvideo";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_MultiPixStream2AXIvideo;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_MultiPixStream2AXIvideo is
  signal B_V_data_1_sel_wr01_out : STD_LOGIC;
  signal ColorMode_read_reg_635 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ap_NS_fsm117_out : STD_LOGIC;
  signal \^ap_condition_257\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_reg_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3_reg_n_3 : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[0]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[1]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[2]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[3]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[4]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[5]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[6]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_2_n_3\ : STD_LOGIC;
  signal \cmp31208_i_reg_654_reg_n_3_[0]\ : STD_LOGIC;
  signal d_read_reg_22 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal data1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal div217_i_reg_644 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal grp_reg_unsigned_short_s_fu_294_n_13 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_294_n_15 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_294_n_16 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_294_n_17 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_294_n_18 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_294_n_19 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_294_n_20 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_294_n_21 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_294_n_22 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_294_n_23 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_294_n_24 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_294_n_25 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_294_n_26 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_294_n_8 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_294_n_9 : STD_LOGIC;
  signal i_1_fu_331_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal i_1_reg_658 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal i_1_reg_6580 : STD_LOGIC;
  signal \i_1_reg_658_reg[11]_i_2_n_10\ : STD_LOGIC;
  signal \i_1_reg_658_reg[11]_i_2_n_9\ : STD_LOGIC;
  signal \i_1_reg_658_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \i_1_reg_658_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \i_1_reg_658_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \i_1_reg_658_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \i_1_reg_658_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \i_1_reg_658_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \i_1_reg_658_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \i_1_reg_658_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal i_reg_183 : STD_LOGIC;
  signal \i_reg_183_reg_n_3_[0]\ : STD_LOGIC;
  signal \i_reg_183_reg_n_3_[10]\ : STD_LOGIC;
  signal \i_reg_183_reg_n_3_[11]\ : STD_LOGIC;
  signal \i_reg_183_reg_n_3_[1]\ : STD_LOGIC;
  signal \i_reg_183_reg_n_3_[2]\ : STD_LOGIC;
  signal \i_reg_183_reg_n_3_[3]\ : STD_LOGIC;
  signal \i_reg_183_reg_n_3_[4]\ : STD_LOGIC;
  signal \i_reg_183_reg_n_3_[5]\ : STD_LOGIC;
  signal \i_reg_183_reg_n_3_[6]\ : STD_LOGIC;
  signal \i_reg_183_reg_n_3_[7]\ : STD_LOGIC;
  signal \i_reg_183_reg_n_3_[8]\ : STD_LOGIC;
  signal \i_reg_183_reg_n_3_[9]\ : STD_LOGIC;
  signal icmp_ln938_fu_355_p2 : STD_LOGIC;
  signal \icmp_ln938_reg_677[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln938_reg_677[0]_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln938_reg_677[0]_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln938_reg_677[0]_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln938_reg_677_pp0_iter1_reg_reg_n_3_[0]\ : STD_LOGIC;
  signal \icmp_ln938_reg_677_pp0_iter2_reg_reg_n_3_[0]\ : STD_LOGIC;
  signal \^icmp_ln938_reg_677_reg[0]_0\ : STD_LOGIC;
  signal icmp_ln951_reg_681 : STD_LOGIC;
  signal \icmp_ln951_reg_681[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln951_reg_681[0]_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln951_reg_681[0]_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln951_reg_681[0]_i_5_n_3\ : STD_LOGIC;
  signal icmp_ln951_reg_681_pp0_iter1_reg : STD_LOGIC;
  signal \int_isr[0]_i_4_n_3\ : STD_LOGIC;
  signal \int_isr[0]_i_5_n_3\ : STD_LOGIC;
  signal \int_isr[0]_i_6_n_3\ : STD_LOGIC;
  signal \int_isr[0]_i_7_n_3\ : STD_LOGIC;
  signal \int_isr[0]_i_8_n_3\ : STD_LOGIC;
  signal j_1_fu_345_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal j_reg_1940 : STD_LOGIC;
  signal \j_reg_194[10]_i_5_n_3\ : STD_LOGIC;
  signal j_reg_194_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal p_11_in : STD_LOGIC;
  signal p_Result_12_1_1_i_fu_575_p5 : STD_LOGIC_VECTOR ( 39 downto 32 );
  signal regslice_both_AXI_video_strm_V_data_V_U_n_12 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_20 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_21 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_22 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_23 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_4 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_5 : STD_LOGIC;
  signal regslice_both_AXI_video_strm_V_data_V_U_n_6 : STD_LOGIC;
  signal rows_reg_639 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal sof_3_reg_205 : STD_LOGIC;
  signal sof_fu_126 : STD_LOGIC;
  signal \sof_fu_126[0]_i_1_n_3\ : STD_LOGIC;
  signal sub_i_fu_319_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal sub_i_reg_649 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal trunc_ln145_1_reg_6910 : STD_LOGIC;
  signal trunc_ln145_2_reg_697 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln145_3_reg_704 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln145_4_reg_711 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln145_reg_686 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_i_1_reg_658_reg[11]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_i_1_reg_658_reg[11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_1_reg_658_reg[11]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \i_1_reg_658_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \j_reg_194[1]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \j_reg_194[2]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \j_reg_194[3]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \j_reg_194[4]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \j_reg_194[6]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \j_reg_194[7]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \j_reg_194[8]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \j_reg_194[9]_i_1\ : label is "soft_lutpair250";
begin
  Q(0) <= \^q\(0);
  ap_condition_257 <= \^ap_condition_257\;
  \icmp_ln938_reg_677_reg[0]_0\ <= \^icmp_ln938_reg_677_reg[0]_0\;
\ColorMode_read_reg_635_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(0),
      Q => ColorMode_read_reg_635(0),
      R => '0'
    );
\ColorMode_read_reg_635_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(1),
      Q => ColorMode_read_reg_635(1),
      R => '0'
    );
\ColorMode_read_reg_635_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(2),
      Q => ColorMode_read_reg_635(2),
      R => '0'
    );
\ColorMode_read_reg_635_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(3),
      Q => ColorMode_read_reg_635(3),
      R => '0'
    );
\ColorMode_read_reg_635_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(4),
      Q => ColorMode_read_reg_635(4),
      R => '0'
    );
\ColorMode_read_reg_635_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(5),
      Q => ColorMode_read_reg_635(5),
      R => '0'
    );
\ColorMode_read_reg_635_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(6),
      Q => ColorMode_read_reg_635(6),
      R => '0'
    );
\ColorMode_read_reg_635_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(7),
      Q => ColorMode_read_reg_635(7),
      R => '0'
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[1]_0\(0),
      Q => ap_CS_fsm_state2,
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => SS(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_pp0_stage0,
      R => SS(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state8,
      R => SS(0)
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_12,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_23,
      Q => ap_enable_reg_pp0_iter1,
      R => SS(0)
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_4,
      Q => ap_enable_reg_pp0_iter2_reg_n_3,
      R => '0'
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_5,
      Q => ap_enable_reg_pp0_iter3_reg_n_3,
      R => '0'
    );
\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F100E0"
    )
        port map (
      I0 => ColorMode_read_reg_635(0),
      I1 => regslice_both_AXI_video_strm_V_data_V_U_n_20,
      I2 => \out\(0),
      I3 => \^icmp_ln938_reg_677_reg[0]_0\,
      I4 => \out\(8),
      O => \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[0]_i_1_n_3\
    );
\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F100E0"
    )
        port map (
      I0 => ColorMode_read_reg_635(0),
      I1 => regslice_both_AXI_video_strm_V_data_V_U_n_20,
      I2 => \out\(1),
      I3 => \^icmp_ln938_reg_677_reg[0]_0\,
      I4 => \out\(9),
      O => \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[1]_i_1_n_3\
    );
\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F100E0"
    )
        port map (
      I0 => ColorMode_read_reg_635(0),
      I1 => regslice_both_AXI_video_strm_V_data_V_U_n_20,
      I2 => \out\(2),
      I3 => \^icmp_ln938_reg_677_reg[0]_0\,
      I4 => \out\(10),
      O => \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[2]_i_1_n_3\
    );
\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F100E0"
    )
        port map (
      I0 => ColorMode_read_reg_635(0),
      I1 => regslice_both_AXI_video_strm_V_data_V_U_n_20,
      I2 => \out\(3),
      I3 => \^icmp_ln938_reg_677_reg[0]_0\,
      I4 => \out\(11),
      O => \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[3]_i_1_n_3\
    );
\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F100E0"
    )
        port map (
      I0 => ColorMode_read_reg_635(0),
      I1 => regslice_both_AXI_video_strm_V_data_V_U_n_20,
      I2 => \out\(4),
      I3 => \^icmp_ln938_reg_677_reg[0]_0\,
      I4 => \out\(12),
      O => \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[4]_i_1_n_3\
    );
\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F100E0"
    )
        port map (
      I0 => ColorMode_read_reg_635(0),
      I1 => regslice_both_AXI_video_strm_V_data_V_U_n_20,
      I2 => \out\(5),
      I3 => \^icmp_ln938_reg_677_reg[0]_0\,
      I4 => \out\(13),
      O => \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[5]_i_1_n_3\
    );
\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F100E0"
    )
        port map (
      I0 => ColorMode_read_reg_635(0),
      I1 => regslice_both_AXI_video_strm_V_data_V_U_n_20,
      I2 => \out\(6),
      I3 => \^icmp_ln938_reg_677_reg[0]_0\,
      I4 => \out\(14),
      O => \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[6]_i_1_n_3\
    );
\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F100E0"
    )
        port map (
      I0 => ColorMode_read_reg_635(0),
      I1 => regslice_both_AXI_video_strm_V_data_V_U_n_20,
      I2 => \out\(7),
      I3 => \^icmp_ln938_reg_677_reg[0]_0\,
      I4 => \out\(15),
      O => \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_2_n_3\
    );
\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_condition_257\,
      D => \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[0]_i_1_n_3\,
      Q => data1(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_condition_257\,
      D => \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[1]_i_1_n_3\,
      Q => data1(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_condition_257\,
      D => \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[2]_i_1_n_3\,
      Q => data1(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_condition_257\,
      D => \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[3]_i_1_n_3\,
      Q => data1(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_condition_257\,
      D => \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[4]_i_1_n_3\,
      Q => data1(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_condition_257\,
      D => \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[5]_i_1_n_3\,
      Q => data1(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_condition_257\,
      D => \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[6]_i_1_n_3\,
      Q => data1(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^ap_condition_257\,
      D => \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_2_n_3\,
      Q => data1(7),
      R => '0'
    );
\cmp31208_i_reg_654_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_reg_unsigned_short_s_fu_294_n_26,
      Q => \cmp31208_i_reg_654_reg_n_3_[0]\,
      R => '0'
    );
\div217_i_reg_644_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_294_n_25,
      Q => div217_i_reg_644(0),
      R => '0'
    );
\div217_i_reg_644_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_294_n_15,
      Q => div217_i_reg_644(10),
      R => '0'
    );
\div217_i_reg_644_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_294_n_24,
      Q => div217_i_reg_644(1),
      R => '0'
    );
\div217_i_reg_644_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_294_n_23,
      Q => div217_i_reg_644(2),
      R => '0'
    );
\div217_i_reg_644_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_294_n_22,
      Q => div217_i_reg_644(3),
      R => '0'
    );
\div217_i_reg_644_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_294_n_21,
      Q => div217_i_reg_644(4),
      R => '0'
    );
\div217_i_reg_644_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_294_n_20,
      Q => div217_i_reg_644(5),
      R => '0'
    );
\div217_i_reg_644_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_294_n_19,
      Q => div217_i_reg_644(6),
      R => '0'
    );
\div217_i_reg_644_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_294_n_18,
      Q => div217_i_reg_644(7),
      R => '0'
    );
\div217_i_reg_644_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_294_n_17,
      Q => div217_i_reg_644(8),
      R => '0'
    );
\div217_i_reg_644_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_294_n_16,
      Q => div217_i_reg_644(9),
      R => '0'
    );
grp_reg_unsigned_short_s_fu_288: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_reg_unsigned_short_s
     port map (
      Q(11 downto 0) => d_read_reg_22(11 downto 0),
      ap_clk => ap_clk,
      \d_read_reg_22_reg[11]_0\(11 downto 0) => \d_read_reg_22_reg[11]_0\(11 downto 0)
    );
grp_reg_unsigned_short_s_fu_294: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_reg_unsigned_short_s_97
     port map (
      D(11 downto 7) => sub_i_fu_319_p2(11 downto 7),
      D(6) => grp_reg_unsigned_short_s_fu_294_n_8,
      D(5) => grp_reg_unsigned_short_s_fu_294_n_9,
      D(4 downto 2) => sub_i_fu_319_p2(4 downto 2),
      D(1) => grp_reg_unsigned_short_s_fu_294_n_13,
      D(0) => sub_i_fu_319_p2(0),
      Q(10) => grp_reg_unsigned_short_s_fu_294_n_15,
      Q(9) => grp_reg_unsigned_short_s_fu_294_n_16,
      Q(8) => grp_reg_unsigned_short_s_fu_294_n_17,
      Q(7) => grp_reg_unsigned_short_s_fu_294_n_18,
      Q(6) => grp_reg_unsigned_short_s_fu_294_n_19,
      Q(5) => grp_reg_unsigned_short_s_fu_294_n_20,
      Q(4) => grp_reg_unsigned_short_s_fu_294_n_21,
      Q(3) => grp_reg_unsigned_short_s_fu_294_n_22,
      Q(2) => grp_reg_unsigned_short_s_fu_294_n_23,
      Q(1) => grp_reg_unsigned_short_s_fu_294_n_24,
      Q(0) => grp_reg_unsigned_short_s_fu_294_n_25,
      ap_clk => ap_clk,
      \cmp31208_i_reg_654_reg[0]\ => grp_reg_unsigned_short_s_fu_294_n_26,
      \cmp31208_i_reg_654_reg[0]_0\ => \cmp31208_i_reg_654_reg_n_3_[0]\,
      \cmp31208_i_reg_654_reg[0]_1\(0) => ap_CS_fsm_state2,
      \d_read_reg_22_reg[11]_0\(10 downto 0) => \d_read_reg_22_reg[11]\(10 downto 0)
    );
\i_1_reg_658[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_reg_183_reg_n_3_[0]\,
      O => i_1_fu_331_p2(0)
    );
\i_1_reg_658_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_reg_6580,
      D => i_1_fu_331_p2(0),
      Q => i_1_reg_658(0),
      R => '0'
    );
\i_1_reg_658_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_reg_6580,
      D => i_1_fu_331_p2(10),
      Q => i_1_reg_658(10),
      R => '0'
    );
\i_1_reg_658_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_reg_6580,
      D => i_1_fu_331_p2(11),
      Q => i_1_reg_658(11),
      R => '0'
    );
\i_1_reg_658_reg[11]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \i_1_reg_658_reg[8]_i_1_n_3\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_i_1_reg_658_reg[11]_i_2_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \i_1_reg_658_reg[11]_i_2_n_9\,
      CO(0) => \i_1_reg_658_reg[11]_i_2_n_10\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \NLW_i_1_reg_658_reg[11]_i_2_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => i_1_fu_331_p2(11 downto 9),
      S(7 downto 3) => B"00000",
      S(2) => \i_reg_183_reg_n_3_[11]\,
      S(1) => \i_reg_183_reg_n_3_[10]\,
      S(0) => \i_reg_183_reg_n_3_[9]\
    );
\i_1_reg_658_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_reg_6580,
      D => i_1_fu_331_p2(1),
      Q => i_1_reg_658(1),
      R => '0'
    );
\i_1_reg_658_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_reg_6580,
      D => i_1_fu_331_p2(2),
      Q => i_1_reg_658(2),
      R => '0'
    );
\i_1_reg_658_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_reg_6580,
      D => i_1_fu_331_p2(3),
      Q => i_1_reg_658(3),
      R => '0'
    );
\i_1_reg_658_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_reg_6580,
      D => i_1_fu_331_p2(4),
      Q => i_1_reg_658(4),
      R => '0'
    );
\i_1_reg_658_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_reg_6580,
      D => i_1_fu_331_p2(5),
      Q => i_1_reg_658(5),
      R => '0'
    );
\i_1_reg_658_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_reg_6580,
      D => i_1_fu_331_p2(6),
      Q => i_1_reg_658(6),
      R => '0'
    );
\i_1_reg_658_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_reg_6580,
      D => i_1_fu_331_p2(7),
      Q => i_1_reg_658(7),
      R => '0'
    );
\i_1_reg_658_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_reg_6580,
      D => i_1_fu_331_p2(8),
      Q => i_1_reg_658(8),
      R => '0'
    );
\i_1_reg_658_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \i_reg_183_reg_n_3_[0]\,
      CI_TOP => '0',
      CO(7) => \i_1_reg_658_reg[8]_i_1_n_3\,
      CO(6) => \i_1_reg_658_reg[8]_i_1_n_4\,
      CO(5) => \i_1_reg_658_reg[8]_i_1_n_5\,
      CO(4) => \i_1_reg_658_reg[8]_i_1_n_6\,
      CO(3) => \i_1_reg_658_reg[8]_i_1_n_7\,
      CO(2) => \i_1_reg_658_reg[8]_i_1_n_8\,
      CO(1) => \i_1_reg_658_reg[8]_i_1_n_9\,
      CO(0) => \i_1_reg_658_reg[8]_i_1_n_10\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => i_1_fu_331_p2(8 downto 1),
      S(7) => \i_reg_183_reg_n_3_[8]\,
      S(6) => \i_reg_183_reg_n_3_[7]\,
      S(5) => \i_reg_183_reg_n_3_[6]\,
      S(4) => \i_reg_183_reg_n_3_[5]\,
      S(3) => \i_reg_183_reg_n_3_[4]\,
      S(2) => \i_reg_183_reg_n_3_[3]\,
      S(1) => \i_reg_183_reg_n_3_[2]\,
      S(0) => \i_reg_183_reg_n_3_[1]\
    );
\i_1_reg_658_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_1_reg_6580,
      D => i_1_fu_331_p2(9),
      Q => i_1_reg_658(9),
      R => '0'
    );
\i_reg_183[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => ap_CS_fsm_state8,
      O => i_reg_183
    );
\i_reg_183_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_1_reg_658(0),
      Q => \i_reg_183_reg_n_3_[0]\,
      R => i_reg_183
    );
\i_reg_183_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_1_reg_658(10),
      Q => \i_reg_183_reg_n_3_[10]\,
      R => i_reg_183
    );
\i_reg_183_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_1_reg_658(11),
      Q => \i_reg_183_reg_n_3_[11]\,
      R => i_reg_183
    );
\i_reg_183_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_1_reg_658(1),
      Q => \i_reg_183_reg_n_3_[1]\,
      R => i_reg_183
    );
\i_reg_183_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_1_reg_658(2),
      Q => \i_reg_183_reg_n_3_[2]\,
      R => i_reg_183
    );
\i_reg_183_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_1_reg_658(3),
      Q => \i_reg_183_reg_n_3_[3]\,
      R => i_reg_183
    );
\i_reg_183_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_1_reg_658(4),
      Q => \i_reg_183_reg_n_3_[4]\,
      R => i_reg_183
    );
\i_reg_183_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_1_reg_658(5),
      Q => \i_reg_183_reg_n_3_[5]\,
      R => i_reg_183
    );
\i_reg_183_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_1_reg_658(6),
      Q => \i_reg_183_reg_n_3_[6]\,
      R => i_reg_183
    );
\i_reg_183_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_1_reg_658(7),
      Q => \i_reg_183_reg_n_3_[7]\,
      R => i_reg_183
    );
\i_reg_183_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_1_reg_658(8),
      Q => \i_reg_183_reg_n_3_[8]\,
      R => i_reg_183
    );
\i_reg_183_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => i_1_reg_658(9),
      Q => \i_reg_183_reg_n_3_[9]\,
      R => i_reg_183
    );
\icmp_ln938_reg_677[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \icmp_ln938_reg_677[0]_i_2_n_3\,
      I1 => \icmp_ln938_reg_677[0]_i_3_n_3\,
      I2 => \icmp_ln938_reg_677[0]_i_4_n_3\,
      I3 => \icmp_ln938_reg_677[0]_i_5_n_3\,
      O => icmp_ln938_fu_355_p2
    );
\icmp_ln938_reg_677[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => div217_i_reg_644(9),
      I1 => j_reg_194_reg(9),
      I2 => div217_i_reg_644(10),
      I3 => j_reg_194_reg(10),
      O => \icmp_ln938_reg_677[0]_i_2_n_3\
    );
\icmp_ln938_reg_677[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => j_reg_194_reg(4),
      I1 => div217_i_reg_644(4),
      I2 => j_reg_194_reg(5),
      I3 => div217_i_reg_644(5),
      I4 => div217_i_reg_644(3),
      I5 => j_reg_194_reg(3),
      O => \icmp_ln938_reg_677[0]_i_3_n_3\
    );
\icmp_ln938_reg_677[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => div217_i_reg_644(0),
      I1 => j_reg_194_reg(0),
      I2 => j_reg_194_reg(1),
      I3 => div217_i_reg_644(1),
      I4 => j_reg_194_reg(2),
      I5 => div217_i_reg_644(2),
      O => \icmp_ln938_reg_677[0]_i_4_n_3\
    );
\icmp_ln938_reg_677[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => div217_i_reg_644(6),
      I1 => j_reg_194_reg(6),
      I2 => j_reg_194_reg(7),
      I3 => div217_i_reg_644(7),
      I4 => j_reg_194_reg(8),
      I5 => div217_i_reg_644(8),
      O => \icmp_ln938_reg_677[0]_i_5_n_3\
    );
\icmp_ln938_reg_677_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => \^icmp_ln938_reg_677_reg[0]_0\,
      Q => \icmp_ln938_reg_677_pp0_iter1_reg_reg_n_3_[0]\,
      R => '0'
    );
\icmp_ln938_reg_677_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_22,
      Q => \icmp_ln938_reg_677_pp0_iter2_reg_reg_n_3_[0]\,
      R => '0'
    );
\icmp_ln938_reg_677_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => icmp_ln938_fu_355_p2,
      Q => \^icmp_ln938_reg_677_reg[0]_0\,
      R => '0'
    );
\icmp_ln951_reg_681[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000041000041"
    )
        port map (
      I0 => sub_i_reg_649(11),
      I1 => sub_i_reg_649(10),
      I2 => j_reg_194_reg(10),
      I3 => j_reg_194_reg(9),
      I4 => sub_i_reg_649(9),
      I5 => \icmp_ln951_reg_681[0]_i_5_n_3\,
      O => \icmp_ln951_reg_681[0]_i_2_n_3\
    );
\icmp_ln951_reg_681[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => sub_i_reg_649(0),
      I1 => j_reg_194_reg(0),
      I2 => j_reg_194_reg(2),
      I3 => sub_i_reg_649(2),
      I4 => j_reg_194_reg(1),
      I5 => sub_i_reg_649(1),
      O => \icmp_ln951_reg_681[0]_i_3_n_3\
    );
\icmp_ln951_reg_681[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => sub_i_reg_649(3),
      I1 => j_reg_194_reg(3),
      I2 => j_reg_194_reg(5),
      I3 => sub_i_reg_649(5),
      I4 => j_reg_194_reg(4),
      I5 => sub_i_reg_649(4),
      O => \icmp_ln951_reg_681[0]_i_4_n_3\
    );
\icmp_ln951_reg_681[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => sub_i_reg_649(6),
      I1 => j_reg_194_reg(6),
      I2 => j_reg_194_reg(8),
      I3 => sub_i_reg_649(8),
      I4 => j_reg_194_reg(7),
      I5 => sub_i_reg_649(7),
      O => \icmp_ln951_reg_681[0]_i_5_n_3\
    );
\icmp_ln951_reg_681_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_11_in,
      D => icmp_ln951_reg_681,
      Q => icmp_ln951_reg_681_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln951_reg_681_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_21,
      Q => icmp_ln951_reg_681,
      R => '0'
    );
\int_isr[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \int_isr[0]_i_5_n_3\,
      I1 => \int_isr[0]_i_6_n_3\,
      I2 => \int_isr[0]_i_7_n_3\,
      I3 => \int_isr[0]_i_8_n_3\,
      O => \int_isr[0]_i_4_n_3\
    );
\int_isr[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => rows_reg_639(6),
      I1 => \i_reg_183_reg_n_3_[6]\,
      I2 => \i_reg_183_reg_n_3_[7]\,
      I3 => rows_reg_639(7),
      I4 => \i_reg_183_reg_n_3_[8]\,
      I5 => rows_reg_639(8),
      O => \int_isr[0]_i_5_n_3\
    );
\int_isr[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \i_reg_183_reg_n_3_[10]\,
      I1 => rows_reg_639(10),
      I2 => \i_reg_183_reg_n_3_[11]\,
      I3 => rows_reg_639(11),
      I4 => rows_reg_639(9),
      I5 => \i_reg_183_reg_n_3_[9]\,
      O => \int_isr[0]_i_6_n_3\
    );
\int_isr[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => rows_reg_639(0),
      I1 => \i_reg_183_reg_n_3_[0]\,
      I2 => \i_reg_183_reg_n_3_[2]\,
      I3 => rows_reg_639(2),
      I4 => \i_reg_183_reg_n_3_[1]\,
      I5 => rows_reg_639(1),
      O => \int_isr[0]_i_7_n_3\
    );
\int_isr[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => rows_reg_639(3),
      I1 => \i_reg_183_reg_n_3_[3]\,
      I2 => \i_reg_183_reg_n_3_[4]\,
      I3 => rows_reg_639(4),
      I4 => \i_reg_183_reg_n_3_[5]\,
      I5 => rows_reg_639(5),
      O => \int_isr[0]_i_8_n_3\
    );
\j_reg_194[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => j_reg_194_reg(0),
      O => j_1_fu_345_p2(0)
    );
\j_reg_194[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => j_reg_194_reg(10),
      I1 => j_reg_194_reg(9),
      I2 => j_reg_194_reg(8),
      I3 => j_reg_194_reg(6),
      I4 => \j_reg_194[10]_i_5_n_3\,
      I5 => j_reg_194_reg(7),
      O => j_1_fu_345_p2(10)
    );
\j_reg_194[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => j_reg_194_reg(5),
      I1 => j_reg_194_reg(4),
      I2 => j_reg_194_reg(2),
      I3 => j_reg_194_reg(0),
      I4 => j_reg_194_reg(1),
      I5 => j_reg_194_reg(3),
      O => \j_reg_194[10]_i_5_n_3\
    );
\j_reg_194[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => j_reg_194_reg(0),
      I1 => j_reg_194_reg(1),
      O => j_1_fu_345_p2(1)
    );
\j_reg_194[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => j_reg_194_reg(2),
      I1 => j_reg_194_reg(0),
      I2 => j_reg_194_reg(1),
      O => j_1_fu_345_p2(2)
    );
\j_reg_194[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => j_reg_194_reg(3),
      I1 => j_reg_194_reg(1),
      I2 => j_reg_194_reg(0),
      I3 => j_reg_194_reg(2),
      O => j_1_fu_345_p2(3)
    );
\j_reg_194[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => j_reg_194_reg(4),
      I1 => j_reg_194_reg(2),
      I2 => j_reg_194_reg(0),
      I3 => j_reg_194_reg(1),
      I4 => j_reg_194_reg(3),
      O => j_1_fu_345_p2(4)
    );
\j_reg_194[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => j_reg_194_reg(3),
      I1 => j_reg_194_reg(1),
      I2 => j_reg_194_reg(0),
      I3 => j_reg_194_reg(2),
      I4 => j_reg_194_reg(4),
      I5 => j_reg_194_reg(5),
      O => j_1_fu_345_p2(5)
    );
\j_reg_194[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => j_reg_194_reg(6),
      I1 => \j_reg_194[10]_i_5_n_3\,
      O => j_1_fu_345_p2(6)
    );
\j_reg_194[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => j_reg_194_reg(7),
      I1 => \j_reg_194[10]_i_5_n_3\,
      I2 => j_reg_194_reg(6),
      O => j_1_fu_345_p2(7)
    );
\j_reg_194[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => j_reg_194_reg(8),
      I1 => j_reg_194_reg(6),
      I2 => \j_reg_194[10]_i_5_n_3\,
      I3 => j_reg_194_reg(7),
      O => j_1_fu_345_p2(8)
    );
\j_reg_194[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => j_reg_194_reg(9),
      I1 => j_reg_194_reg(7),
      I2 => \j_reg_194[10]_i_5_n_3\,
      I3 => j_reg_194_reg(6),
      I4 => j_reg_194_reg(8),
      O => j_1_fu_345_p2(9)
    );
\j_reg_194_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1940,
      D => j_1_fu_345_p2(0),
      Q => j_reg_194_reg(0),
      R => ap_NS_fsm117_out
    );
\j_reg_194_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1940,
      D => j_1_fu_345_p2(10),
      Q => j_reg_194_reg(10),
      R => ap_NS_fsm117_out
    );
\j_reg_194_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1940,
      D => j_1_fu_345_p2(1),
      Q => j_reg_194_reg(1),
      R => ap_NS_fsm117_out
    );
\j_reg_194_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1940,
      D => j_1_fu_345_p2(2),
      Q => j_reg_194_reg(2),
      R => ap_NS_fsm117_out
    );
\j_reg_194_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1940,
      D => j_1_fu_345_p2(3),
      Q => j_reg_194_reg(3),
      R => ap_NS_fsm117_out
    );
\j_reg_194_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1940,
      D => j_1_fu_345_p2(4),
      Q => j_reg_194_reg(4),
      R => ap_NS_fsm117_out
    );
\j_reg_194_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1940,
      D => j_1_fu_345_p2(5),
      Q => j_reg_194_reg(5),
      R => ap_NS_fsm117_out
    );
\j_reg_194_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1940,
      D => j_1_fu_345_p2(6),
      Q => j_reg_194_reg(6),
      R => ap_NS_fsm117_out
    );
\j_reg_194_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1940,
      D => j_1_fu_345_p2(7),
      Q => j_reg_194_reg(7),
      R => ap_NS_fsm117_out
    );
\j_reg_194_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1940,
      D => j_1_fu_345_p2(8),
      Q => j_reg_194_reg(8),
      R => ap_NS_fsm117_out
    );
\j_reg_194_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_reg_1940,
      D => j_1_fu_345_p2(9),
      Q => j_reg_194_reg(9),
      R => ap_NS_fsm117_out
    );
regslice_both_AXI_video_strm_V_data_V_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_regslice_both
     port map (
      \B_V_data_1_payload_B_reg[23]_0\(7 downto 0) => trunc_ln145_reg_686(7 downto 0),
      \B_V_data_1_payload_B_reg[31]_0\(7 downto 0) => trunc_ln145_4_reg_711(7 downto 0),
      \B_V_data_1_payload_B_reg[47]_0\(7 downto 0) => trunc_ln145_2_reg_697(7 downto 0),
      \B_V_data_1_payload_B_reg[47]_1\(7 downto 0) => p_Result_12_1_1_i_fu_575_p5(39 downto 32),
      \B_V_data_1_payload_B_reg[47]_2\(7 downto 0) => trunc_ln145_3_reg_704(7 downto 0),
      B_V_data_1_sel_wr01_out => B_V_data_1_sel_wr01_out,
      \B_V_data_1_state_reg[0]_0\ => \B_V_data_1_state_reg[0]\,
      \ColorMode_read_reg_635_reg[3]\ => regslice_both_AXI_video_strm_V_data_V_U_n_20,
      ColorMode_vcr_c19_empty_n => ColorMode_vcr_c19_empty_n,
      D(3 downto 1) => ap_NS_fsm(4 downto 2),
      D(0) => ap_NS_fsm(0),
      E(0) => j_reg_1940,
      HwReg_HeightOut_c21_empty_n => HwReg_HeightOut_c21_empty_n,
      HwReg_Width_c20_empty_n => HwReg_Width_c20_empty_n,
      MultiPixStream2AXIvideo_U0_ap_done => MultiPixStream2AXIvideo_U0_ap_done,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      OutYUV_empty_n => OutYUV_empty_n,
      OutYUV_full_n => OutYUV_full_n,
      Q(4) => ap_CS_fsm_state8,
      Q(3) => ap_CS_fsm_pp0_stage0,
      Q(2) => ap_CS_fsm_state3,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \^q\(0),
      SR(0) => ap_NS_fsm117_out,
      SS(0) => SS(0),
      \ap_CS_fsm_reg[2]\(0) => i_1_reg_6580,
      \ap_CS_fsm_reg[3]\(0) => \^ap_condition_257\,
      \ap_CS_fsm_reg[3]_0\ => regslice_both_AXI_video_strm_V_data_V_U_n_12,
      \ap_CS_fsm_reg[4]\ => \cmp31208_i_reg_654_reg_n_3_[0]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => regslice_both_AXI_video_strm_V_data_V_U_n_23,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_reg => regslice_both_AXI_video_strm_V_data_V_U_n_4,
      ap_enable_reg_pp0_iter1_reg_0 => regslice_both_AXI_video_strm_V_data_V_U_n_5,
      ap_enable_reg_pp0_iter2_reg => ap_enable_reg_pp0_iter2_reg_n_3,
      ap_enable_reg_pp0_iter3_reg => ap_enable_reg_pp0_iter3_reg_n_3,
      \ap_phi_reg_pp0_iter2_axi_data_V_1_0_0_i_reg_219[7]_i_4_0\(7 downto 0) => ColorMode_read_reg_635(7 downto 0),
      ap_rst_n => ap_rst_n,
      data1(15 downto 0) => data1(15 downto 0),
      icmp_ln938_fu_355_p2 => icmp_ln938_fu_355_p2,
      \icmp_ln938_reg_677_pp0_iter1_reg_reg[0]\ => regslice_both_AXI_video_strm_V_data_V_U_n_22,
      \icmp_ln938_reg_677_pp0_iter2_reg_reg[0]\ => \icmp_ln938_reg_677_pp0_iter1_reg_reg_n_3_[0]\,
      \icmp_ln938_reg_677_reg[0]\(0) => trunc_ln145_1_reg_6910,
      \icmp_ln938_reg_677_reg[0]_0\(0) => E(0),
      icmp_ln951_reg_681 => icmp_ln951_reg_681,
      \icmp_ln951_reg_681_reg[0]\ => regslice_both_AXI_video_strm_V_data_V_U_n_21,
      \icmp_ln951_reg_681_reg[0]_0\ => \icmp_ln951_reg_681[0]_i_2_n_3\,
      \icmp_ln951_reg_681_reg[0]_1\ => \icmp_ln951_reg_681[0]_i_3_n_3\,
      \icmp_ln951_reg_681_reg[0]_2\ => \icmp_ln951_reg_681[0]_i_4_n_3\,
      internal_full_n => internal_full_n,
      internal_full_n_reg => internal_full_n_reg,
      mOutPtr110_out => mOutPtr110_out,
      mOutPtr110_out_0 => mOutPtr110_out_0,
      \mOutPtr_reg[1]\ => \int_isr[0]_i_4_n_3\,
      \mOutPtr_reg[1]_0\ => \mOutPtr_reg[1]\,
      \mOutPtr_reg[4]\ => \mOutPtr_reg[4]\,
      m_axis_video_TDATA(47 downto 0) => m_axis_video_TDATA(47 downto 0),
      m_axis_video_TREADY => m_axis_video_TREADY,
      p_11_in => p_11_in,
      sof_3_reg_205 => sof_3_reg_205,
      \sof_3_reg_205_reg[0]\ => \icmp_ln938_reg_677_pp0_iter2_reg_reg_n_3_[0]\,
      sof_fu_126 => sof_fu_126,
      \sof_fu_126_reg[0]\ => regslice_both_AXI_video_strm_V_data_V_U_n_6,
      start_for_MultiPixStream2AXIvideo_U0_full_n => start_for_MultiPixStream2AXIvideo_U0_full_n,
      start_once_reg => start_once_reg,
      \trunc_ln145_5_reg_718_reg[0]\ => \^icmp_ln938_reg_677_reg[0]_0\
    );
regslice_both_AXI_video_strm_V_last_V_U: entity work.\bd_c2dc_vsc_0_bd_c2dc_vsc_0_regslice_both__parameterized1\
     port map (
      B_V_data_1_sel_wr01_out => B_V_data_1_sel_wr01_out,
      SS(0) => SS(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      icmp_ln951_reg_681_pp0_iter1_reg => icmp_ln951_reg_681_pp0_iter1_reg,
      m_axis_video_TLAST(0) => m_axis_video_TLAST(0),
      m_axis_video_TREADY => m_axis_video_TREADY
    );
regslice_both_AXI_video_strm_V_user_V_U: entity work.\bd_c2dc_vsc_0_bd_c2dc_vsc_0_regslice_both__parameterized1_98\
     port map (
      \B_V_data_1_payload_A_reg[0]_0\ => \icmp_ln938_reg_677_pp0_iter2_reg_reg_n_3_[0]\,
      \B_V_data_1_payload_A_reg[0]_1\ => ap_enable_reg_pp0_iter3_reg_n_3,
      B_V_data_1_sel_wr01_out => B_V_data_1_sel_wr01_out,
      SS(0) => SS(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      m_axis_video_TREADY => m_axis_video_TREADY,
      m_axis_video_TUSER(0) => m_axis_video_TUSER(0),
      sof_3_reg_205 => sof_3_reg_205
    );
\rows_reg_639_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(0),
      Q => rows_reg_639(0),
      R => '0'
    );
\rows_reg_639_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(10),
      Q => rows_reg_639(10),
      R => '0'
    );
\rows_reg_639_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(11),
      Q => rows_reg_639(11),
      R => '0'
    );
\rows_reg_639_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(1),
      Q => rows_reg_639(1),
      R => '0'
    );
\rows_reg_639_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(2),
      Q => rows_reg_639(2),
      R => '0'
    );
\rows_reg_639_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(3),
      Q => rows_reg_639(3),
      R => '0'
    );
\rows_reg_639_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(4),
      Q => rows_reg_639(4),
      R => '0'
    );
\rows_reg_639_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(5),
      Q => rows_reg_639(5),
      R => '0'
    );
\rows_reg_639_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(6),
      Q => rows_reg_639(6),
      R => '0'
    );
\rows_reg_639_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(7),
      Q => rows_reg_639(7),
      R => '0'
    );
\rows_reg_639_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(8),
      Q => rows_reg_639(8),
      R => '0'
    );
\rows_reg_639_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => d_read_reg_22(9),
      Q => rows_reg_639(9),
      R => '0'
    );
\sof_3_reg_205_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_AXI_video_strm_V_data_V_U_n_6,
      Q => sof_3_reg_205,
      R => '0'
    );
\sof_fu_126[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFD0"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \cmp31208_i_reg_654_reg_n_3_[0]\,
      I2 => sof_fu_126,
      I3 => \ap_CS_fsm_reg[1]_0\(0),
      O => \sof_fu_126[0]_i_1_n_3\
    );
\sof_fu_126_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sof_fu_126[0]_i_1_n_3\,
      Q => sof_fu_126,
      R => '0'
    );
\sub_i_reg_649_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_319_p2(0),
      Q => sub_i_reg_649(0),
      R => '0'
    );
\sub_i_reg_649_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_319_p2(10),
      Q => sub_i_reg_649(10),
      R => '0'
    );
\sub_i_reg_649_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_319_p2(11),
      Q => sub_i_reg_649(11),
      R => '0'
    );
\sub_i_reg_649_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_294_n_13,
      Q => sub_i_reg_649(1),
      R => '0'
    );
\sub_i_reg_649_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_319_p2(2),
      Q => sub_i_reg_649(2),
      R => '0'
    );
\sub_i_reg_649_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_319_p2(3),
      Q => sub_i_reg_649(3),
      R => '0'
    );
\sub_i_reg_649_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_319_p2(4),
      Q => sub_i_reg_649(4),
      R => '0'
    );
\sub_i_reg_649_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_294_n_9,
      Q => sub_i_reg_649(5),
      R => '0'
    );
\sub_i_reg_649_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => grp_reg_unsigned_short_s_fu_294_n_8,
      Q => sub_i_reg_649(6),
      R => '0'
    );
\sub_i_reg_649_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_319_p2(7),
      Q => sub_i_reg_649(7),
      R => '0'
    );
\sub_i_reg_649_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_319_p2(8),
      Q => sub_i_reg_649(8),
      R => '0'
    );
\sub_i_reg_649_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_i_fu_319_p2(9),
      Q => sub_i_reg_649(9),
      R => '0'
    );
\trunc_ln145_1_reg_691_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln145_1_reg_6910,
      D => \out\(8),
      Q => data1(8),
      R => '0'
    );
\trunc_ln145_1_reg_691_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln145_1_reg_6910,
      D => \out\(9),
      Q => data1(9),
      R => '0'
    );
\trunc_ln145_1_reg_691_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln145_1_reg_6910,
      D => \out\(10),
      Q => data1(10),
      R => '0'
    );
\trunc_ln145_1_reg_691_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln145_1_reg_6910,
      D => \out\(11),
      Q => data1(11),
      R => '0'
    );
\trunc_ln145_1_reg_691_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln145_1_reg_6910,
      D => \out\(12),
      Q => data1(12),
      R => '0'
    );
\trunc_ln145_1_reg_691_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln145_1_reg_6910,
      D => \out\(13),
      Q => data1(13),
      R => '0'
    );
\trunc_ln145_1_reg_691_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln145_1_reg_6910,
      D => \out\(14),
      Q => data1(14),
      R => '0'
    );
\trunc_ln145_1_reg_691_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln145_1_reg_6910,
      D => \out\(15),
      Q => data1(15),
      R => '0'
    );
\trunc_ln145_2_reg_697_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln145_1_reg_6910,
      D => \out\(16),
      Q => trunc_ln145_2_reg_697(0),
      R => '0'
    );
\trunc_ln145_2_reg_697_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln145_1_reg_6910,
      D => \out\(17),
      Q => trunc_ln145_2_reg_697(1),
      R => '0'
    );
\trunc_ln145_2_reg_697_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln145_1_reg_6910,
      D => \out\(18),
      Q => trunc_ln145_2_reg_697(2),
      R => '0'
    );
\trunc_ln145_2_reg_697_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln145_1_reg_6910,
      D => \out\(19),
      Q => trunc_ln145_2_reg_697(3),
      R => '0'
    );
\trunc_ln145_2_reg_697_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln145_1_reg_6910,
      D => \out\(20),
      Q => trunc_ln145_2_reg_697(4),
      R => '0'
    );
\trunc_ln145_2_reg_697_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln145_1_reg_6910,
      D => \out\(21),
      Q => trunc_ln145_2_reg_697(5),
      R => '0'
    );
\trunc_ln145_2_reg_697_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln145_1_reg_6910,
      D => \out\(22),
      Q => trunc_ln145_2_reg_697(6),
      R => '0'
    );
\trunc_ln145_2_reg_697_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln145_1_reg_6910,
      D => \out\(23),
      Q => trunc_ln145_2_reg_697(7),
      R => '0'
    );
\trunc_ln145_3_reg_704_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln145_1_reg_6910,
      D => \out\(24),
      Q => trunc_ln145_3_reg_704(0),
      R => '0'
    );
\trunc_ln145_3_reg_704_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln145_1_reg_6910,
      D => \out\(25),
      Q => trunc_ln145_3_reg_704(1),
      R => '0'
    );
\trunc_ln145_3_reg_704_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln145_1_reg_6910,
      D => \out\(26),
      Q => trunc_ln145_3_reg_704(2),
      R => '0'
    );
\trunc_ln145_3_reg_704_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln145_1_reg_6910,
      D => \out\(27),
      Q => trunc_ln145_3_reg_704(3),
      R => '0'
    );
\trunc_ln145_3_reg_704_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln145_1_reg_6910,
      D => \out\(28),
      Q => trunc_ln145_3_reg_704(4),
      R => '0'
    );
\trunc_ln145_3_reg_704_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln145_1_reg_6910,
      D => \out\(29),
      Q => trunc_ln145_3_reg_704(5),
      R => '0'
    );
\trunc_ln145_3_reg_704_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln145_1_reg_6910,
      D => \out\(30),
      Q => trunc_ln145_3_reg_704(6),
      R => '0'
    );
\trunc_ln145_3_reg_704_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln145_1_reg_6910,
      D => \out\(31),
      Q => trunc_ln145_3_reg_704(7),
      R => '0'
    );
\trunc_ln145_4_reg_711_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln145_1_reg_6910,
      D => \out\(32),
      Q => trunc_ln145_4_reg_711(0),
      R => '0'
    );
\trunc_ln145_4_reg_711_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln145_1_reg_6910,
      D => \out\(33),
      Q => trunc_ln145_4_reg_711(1),
      R => '0'
    );
\trunc_ln145_4_reg_711_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln145_1_reg_6910,
      D => \out\(34),
      Q => trunc_ln145_4_reg_711(2),
      R => '0'
    );
\trunc_ln145_4_reg_711_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln145_1_reg_6910,
      D => \out\(35),
      Q => trunc_ln145_4_reg_711(3),
      R => '0'
    );
\trunc_ln145_4_reg_711_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln145_1_reg_6910,
      D => \out\(36),
      Q => trunc_ln145_4_reg_711(4),
      R => '0'
    );
\trunc_ln145_4_reg_711_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln145_1_reg_6910,
      D => \out\(37),
      Q => trunc_ln145_4_reg_711(5),
      R => '0'
    );
\trunc_ln145_4_reg_711_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln145_1_reg_6910,
      D => \out\(38),
      Q => trunc_ln145_4_reg_711(6),
      R => '0'
    );
\trunc_ln145_4_reg_711_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln145_1_reg_6910,
      D => \out\(39),
      Q => trunc_ln145_4_reg_711(7),
      R => '0'
    );
\trunc_ln145_5_reg_718_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln145_1_reg_6910,
      D => \out\(40),
      Q => p_Result_12_1_1_i_fu_575_p5(32),
      R => '0'
    );
\trunc_ln145_5_reg_718_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln145_1_reg_6910,
      D => \out\(41),
      Q => p_Result_12_1_1_i_fu_575_p5(33),
      R => '0'
    );
\trunc_ln145_5_reg_718_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln145_1_reg_6910,
      D => \out\(42),
      Q => p_Result_12_1_1_i_fu_575_p5(34),
      R => '0'
    );
\trunc_ln145_5_reg_718_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln145_1_reg_6910,
      D => \out\(43),
      Q => p_Result_12_1_1_i_fu_575_p5(35),
      R => '0'
    );
\trunc_ln145_5_reg_718_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln145_1_reg_6910,
      D => \out\(44),
      Q => p_Result_12_1_1_i_fu_575_p5(36),
      R => '0'
    );
\trunc_ln145_5_reg_718_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln145_1_reg_6910,
      D => \out\(45),
      Q => p_Result_12_1_1_i_fu_575_p5(37),
      R => '0'
    );
\trunc_ln145_5_reg_718_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln145_1_reg_6910,
      D => \out\(46),
      Q => p_Result_12_1_1_i_fu_575_p5(38),
      R => '0'
    );
\trunc_ln145_5_reg_718_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln145_1_reg_6910,
      D => \out\(47),
      Q => p_Result_12_1_1_i_fu_575_p5(39),
      R => '0'
    );
\trunc_ln145_reg_686_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln145_1_reg_6910,
      D => \out\(0),
      Q => trunc_ln145_reg_686(0),
      R => '0'
    );
\trunc_ln145_reg_686_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln145_1_reg_6910,
      D => \out\(1),
      Q => trunc_ln145_reg_686(1),
      R => '0'
    );
\trunc_ln145_reg_686_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln145_1_reg_6910,
      D => \out\(2),
      Q => trunc_ln145_reg_686(2),
      R => '0'
    );
\trunc_ln145_reg_686_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln145_1_reg_6910,
      D => \out\(3),
      Q => trunc_ln145_reg_686(3),
      R => '0'
    );
\trunc_ln145_reg_686_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln145_1_reg_6910,
      D => \out\(4),
      Q => trunc_ln145_reg_686(4),
      R => '0'
    );
\trunc_ln145_reg_686_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln145_1_reg_6910,
      D => \out\(5),
      Q => trunc_ln145_reg_686(5),
      R => '0'
    );
\trunc_ln145_reg_686_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln145_1_reg_6910,
      D => \out\(6),
      Q => trunc_ln145_reg_686(6),
      R => '0'
    );
\trunc_ln145_reg_686_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln145_1_reg_6910,
      D => \out\(7),
      Q => trunc_ln145_reg_686(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S is
  port (
    HwReg_HeightIn_c14_full_n : out STD_LOGIC;
    HwReg_HeightIn_c14_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC;
    AXIvideo2MultiPixStream_U0_WidthIn_read : in STD_LOGIC;
    v_vcresampler_core_U0_outColorMode_read : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S : entity is "bd_c2dc_vsc_0_fifo_w12_d2_S";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S is
  signal \^hwreg_heightin_c14_empty_n\ : STD_LOGIC;
  signal \^hwreg_heightin_c14_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__3_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__3_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_2__12_n_3\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__3_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__2_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__2_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__12\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__3\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__2\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_3__2\ : label is "soft_lutpair177";
begin
  HwReg_HeightIn_c14_empty_n <= \^hwreg_heightin_c14_empty_n\;
  HwReg_HeightIn_c14_full_n <= \^hwreg_heightin_c14_full_n\;
U_bd_c2dc_vsc_0_fifo_w12_d2_S_ram: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_shiftReg_105
     port map (
      AXIvideo2MultiPixStream_U0_WidthIn_read => AXIvideo2MultiPixStream_U0_WidthIn_read,
      D(11 downto 0) => D(11 downto 0),
      Q(1) => \mOutPtr_reg_n_3_[1]\,
      Q(0) => \mOutPtr_reg_n_3_[0]\,
      \SRL_SIG_reg[0][11]_0\(11 downto 0) => \SRL_SIG_reg[0][11]\(11 downto 0),
      \SRL_SIG_reg[1][0]_0\ => \^hwreg_heightin_c14_full_n\,
      ap_clk => ap_clk
    );
\internal_empty_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_empty_n_reg_0,
      I2 => \^hwreg_heightin_c14_empty_n\,
      I3 => v_vcresampler_core_U0_outColorMode_read,
      I4 => \mOutPtr_reg_n_3_[1]\,
      I5 => \mOutPtr_reg_n_3_[0]\,
      O => \internal_empty_n_i_1__3_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__3_n_3\,
      Q => \^hwreg_heightin_c14_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__12_n_3\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \^hwreg_heightin_c14_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__3_n_3\
    );
\internal_full_n_i_2__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^hwreg_heightin_c14_empty_n\,
      I1 => v_vcresampler_core_U0_outColorMode_read,
      I2 => \^hwreg_heightin_c14_full_n\,
      I3 => AXIvideo2MultiPixStream_U0_WidthIn_read,
      O => \internal_full_n_i_2__12_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__3_n_3\,
      Q => \^hwreg_heightin_c14_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__3_n_3\
    );
\mOutPtr[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => AXIvideo2MultiPixStream_U0_WidthIn_read,
      I1 => \^hwreg_heightin_c14_full_n\,
      I2 => v_vcresampler_core_U0_outColorMode_read,
      I3 => \^hwreg_heightin_c14_empty_n\,
      O => \mOutPtr[1]_i_1__2_n_3\
    );
\mOutPtr[1]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => mOutPtr110_out,
      I2 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_2__2_n_3\
    );
\mOutPtr[1]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => v_vcresampler_core_U0_outColorMode_read,
      I1 => \^hwreg_heightin_c14_empty_n\,
      I2 => AXIvideo2MultiPixStream_U0_WidthIn_read,
      I3 => \^hwreg_heightin_c14_full_n\,
      O => mOutPtr110_out
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__2_n_3\,
      D => \mOutPtr[0]_i_1__3_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__2_n_3\,
      D => \mOutPtr[1]_i_2__2_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_2 is
  port (
    HwReg_HeightIn_c17_full_n : out STD_LOGIC;
    HwReg_HeightIn_c17_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC;
    v_vcresampler_core_U0_outColorMode_read : in STD_LOGIC;
    ap_NS_fsm : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_2 : entity is "bd_c2dc_vsc_0_fifo_w12_d2_S";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_2;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_2 is
  signal \^hwreg_heightin_c17_empty_n\ : STD_LOGIC;
  signal \^hwreg_heightin_c17_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__7_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__7_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_2__14_n_3\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__7_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__5_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__5_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__14\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__7\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__5\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_3__5\ : label is "soft_lutpair179";
begin
  HwReg_HeightIn_c17_empty_n <= \^hwreg_heightin_c17_empty_n\;
  HwReg_HeightIn_c17_full_n <= \^hwreg_heightin_c17_full_n\;
U_bd_c2dc_vsc_0_fifo_w12_d2_S_ram: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_shiftReg_104
     port map (
      D(11 downto 0) => D(11 downto 0),
      Q(1) => \mOutPtr_reg_n_3_[1]\,
      Q(0) => \mOutPtr_reg_n_3_[0]\,
      \SRL_SIG_reg[0][11]_0\(11 downto 0) => \SRL_SIG_reg[0][11]\(11 downto 0),
      \SRL_SIG_reg[1][0]_0\ => \^hwreg_heightin_c17_full_n\,
      ap_clk => ap_clk,
      v_vcresampler_core_U0_outColorMode_read => v_vcresampler_core_U0_outColorMode_read
    );
\internal_empty_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_empty_n_reg_0,
      I2 => \^hwreg_heightin_c17_empty_n\,
      I3 => ap_NS_fsm(0),
      I4 => \mOutPtr_reg_n_3_[1]\,
      I5 => \mOutPtr_reg_n_3_[0]\,
      O => \internal_empty_n_i_1__7_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__7_n_3\,
      Q => \^hwreg_heightin_c17_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__14_n_3\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \^hwreg_heightin_c17_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__7_n_3\
    );
\internal_full_n_i_2__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^hwreg_heightin_c17_empty_n\,
      I1 => ap_NS_fsm(0),
      I2 => \^hwreg_heightin_c17_full_n\,
      I3 => v_vcresampler_core_U0_outColorMode_read,
      O => \internal_full_n_i_2__14_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__7_n_3\,
      Q => \^hwreg_heightin_c17_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__7_n_3\
    );
\mOutPtr[1]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => v_vcresampler_core_U0_outColorMode_read,
      I1 => \^hwreg_heightin_c17_full_n\,
      I2 => ap_NS_fsm(0),
      I3 => \^hwreg_heightin_c17_empty_n\,
      O => \mOutPtr[1]_i_1__5_n_3\
    );
\mOutPtr[1]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => mOutPtr110_out,
      I2 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_2__5_n_3\
    );
\mOutPtr[1]_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => ap_NS_fsm(0),
      I1 => \^hwreg_heightin_c17_empty_n\,
      I2 => v_vcresampler_core_U0_outColorMode_read,
      I3 => \^hwreg_heightin_c17_full_n\,
      O => mOutPtr110_out
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__5_n_3\,
      D => \mOutPtr[0]_i_1__7_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__5_n_3\,
      D => \mOutPtr[1]_i_2__5_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_3 is
  port (
    HwReg_HeightIn_c_full_n : out STD_LOGIC;
    HwReg_HeightIn_c_empty_n : out STD_LOGIC;
    \SRL_SIG_reg[1][11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC;
    Block_split4_proc_U0_ap_ready : in STD_LOGIC;
    AXIvideo2MultiPixStream_U0_WidthIn_read : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_3 : entity is "bd_c2dc_vsc_0_fifo_w12_d2_S";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_3;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_3 is
  signal \^hwreg_heightin_c_empty_n\ : STD_LOGIC;
  signal \^hwreg_heightin_c_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__0_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__0_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_2__8_n_3\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__0_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__0_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__8\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_3__0\ : label is "soft_lutpair181";
begin
  HwReg_HeightIn_c_empty_n <= \^hwreg_heightin_c_empty_n\;
  HwReg_HeightIn_c_full_n <= \^hwreg_heightin_c_full_n\;
U_bd_c2dc_vsc_0_fifo_w12_d2_S_ram: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_shiftReg_103
     port map (
      Block_split4_proc_U0_ap_ready => Block_split4_proc_U0_ap_ready,
      D(11 downto 0) => D(11 downto 0),
      Q(1) => \mOutPtr_reg_n_3_[1]\,
      Q(0) => \mOutPtr_reg_n_3_[0]\,
      \SRL_SIG_reg[1][0]_0\ => \^hwreg_heightin_c_full_n\,
      \SRL_SIG_reg[1][11]_0\(11 downto 0) => \SRL_SIG_reg[1][11]\(11 downto 0),
      ap_clk => ap_clk
    );
\internal_empty_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_empty_n_reg_0,
      I2 => \^hwreg_heightin_c_empty_n\,
      I3 => AXIvideo2MultiPixStream_U0_WidthIn_read,
      I4 => \mOutPtr_reg_n_3_[1]\,
      I5 => \mOutPtr_reg_n_3_[0]\,
      O => \internal_empty_n_i_1__0_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__0_n_3\,
      Q => \^hwreg_heightin_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__8_n_3\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \^hwreg_heightin_c_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__0_n_3\
    );
\internal_full_n_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^hwreg_heightin_c_empty_n\,
      I1 => AXIvideo2MultiPixStream_U0_WidthIn_read,
      I2 => \^hwreg_heightin_c_full_n\,
      I3 => Block_split4_proc_U0_ap_ready,
      O => \internal_full_n_i_2__8_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__0_n_3\,
      Q => \^hwreg_heightin_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__0_n_3\
    );
\mOutPtr[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Block_split4_proc_U0_ap_ready,
      I1 => \^hwreg_heightin_c_full_n\,
      I2 => AXIvideo2MultiPixStream_U0_WidthIn_read,
      I3 => \^hwreg_heightin_c_empty_n\,
      O => \mOutPtr[1]_i_1__0_n_3\
    );
\mOutPtr[1]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => mOutPtr110_out,
      I2 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_2__0_n_3\
    );
\mOutPtr[1]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => AXIvideo2MultiPixStream_U0_WidthIn_read,
      I1 => \^hwreg_heightin_c_empty_n\,
      I2 => Block_split4_proc_U0_ap_ready,
      I3 => \^hwreg_heightin_c_full_n\,
      O => mOutPtr110_out
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__0_n_3\,
      D => \mOutPtr[0]_i_1__0_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__0_n_3\,
      D => \mOutPtr[1]_i_2__0_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_4 is
  port (
    HwReg_HeightOut_c21_full_n : out STD_LOGIC;
    HwReg_HeightOut_c21_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_NS_fsm : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_NS_fsm_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_4 : entity is "bd_c2dc_vsc_0_fifo_w12_d2_S";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_4;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_4 is
  signal \^hwreg_heightout_c21_empty_n\ : STD_LOGIC;
  signal \^hwreg_heightout_c21_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__11_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__11_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_2__18_n_3\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__11_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__8_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__8_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__18\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__11\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__8\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_3__8\ : label is "soft_lutpair183";
begin
  HwReg_HeightOut_c21_empty_n <= \^hwreg_heightout_c21_empty_n\;
  HwReg_HeightOut_c21_full_n <= \^hwreg_heightout_c21_full_n\;
U_bd_c2dc_vsc_0_fifo_w12_d2_S_ram: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_shiftReg_102
     port map (
      D(11 downto 0) => D(11 downto 0),
      Q(1) => \mOutPtr_reg_n_3_[1]\,
      Q(0) => \mOutPtr_reg_n_3_[0]\,
      \SRL_SIG_reg[1][0]_0\ => \^hwreg_heightout_c21_full_n\,
      ap_NS_fsm(0) => ap_NS_fsm(0),
      ap_clk => ap_clk,
      \out\(11 downto 0) => \out\(11 downto 0)
    );
\internal_empty_n_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_empty_n_reg_0,
      I2 => \^hwreg_heightout_c21_empty_n\,
      I3 => ap_NS_fsm_0(0),
      I4 => \mOutPtr_reg_n_3_[1]\,
      I5 => \mOutPtr_reg_n_3_[0]\,
      O => \internal_empty_n_i_1__11_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__11_n_3\,
      Q => \^hwreg_heightout_c21_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__18_n_3\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \^hwreg_heightout_c21_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__11_n_3\
    );
\internal_full_n_i_2__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^hwreg_heightout_c21_empty_n\,
      I1 => ap_NS_fsm_0(0),
      I2 => \^hwreg_heightout_c21_full_n\,
      I3 => ap_NS_fsm(0),
      O => \internal_full_n_i_2__18_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__11_n_3\,
      Q => \^hwreg_heightout_c21_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__11_n_3\
    );
\mOutPtr[1]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => ap_NS_fsm(0),
      I1 => \^hwreg_heightout_c21_full_n\,
      I2 => ap_NS_fsm_0(0),
      I3 => \^hwreg_heightout_c21_empty_n\,
      O => \mOutPtr[1]_i_1__8_n_3\
    );
\mOutPtr[1]_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => mOutPtr110_out,
      I2 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_2__8_n_3\
    );
\mOutPtr[1]_i_3__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => ap_NS_fsm_0(0),
      I1 => \^hwreg_heightout_c21_empty_n\,
      I2 => ap_NS_fsm(0),
      I3 => \^hwreg_heightout_c21_full_n\,
      O => mOutPtr110_out
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__8_n_3\,
      D => \mOutPtr[0]_i_1__11_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__8_n_3\,
      D => \mOutPtr[1]_i_2__8_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_5 is
  port (
    AXIvideo2MultiPixStream_U0_WidthIn_read : out STD_LOGIC;
    internal_full_n_reg_0 : out STD_LOGIC;
    internal_full_n_reg_1 : out STD_LOGIC;
    HwReg_Width_c15_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 11 downto 0 );
    HwReg_Width_c_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_HeightIn_c_empty_n : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    HwReg_HeightIn_c14_full_n : in STD_LOGIC;
    HwReg_ColorMode_c16_full_n : in STD_LOGIC;
    v_vcresampler_core_U0_outColorMode_read : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_5 : entity is "bd_c2dc_vsc_0_fifo_w12_d2_S";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_5;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_5 is
  signal \^axivideo2multipixstream_u0_widthin_read\ : STD_LOGIC;
  signal \^hwreg_width_c15_empty_n\ : STD_LOGIC;
  signal HwReg_Width_c15_full_n : STD_LOGIC;
  signal \internal_empty_n_i_1__4_n_3\ : STD_LOGIC;
  signal \internal_empty_n_i_2__4_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__4_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_2__11_n_3\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__4_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__3_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__3_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__3\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__5\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__11\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__4\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__3\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_3__3\ : label is "soft_lutpair192";
begin
  AXIvideo2MultiPixStream_U0_WidthIn_read <= \^axivideo2multipixstream_u0_widthin_read\;
  HwReg_Width_c15_empty_n <= \^hwreg_width_c15_empty_n\;
U_bd_c2dc_vsc_0_fifo_w12_d2_S_ram: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_shiftReg_101
     port map (
      D(11 downto 0) => D(11 downto 0),
      HwReg_HeightIn_c_empty_n => HwReg_HeightIn_c_empty_n,
      HwReg_Width_c15_full_n => HwReg_Width_c15_full_n,
      HwReg_Width_c_empty_n => HwReg_Width_c_empty_n,
      Q(0) => Q(0),
      \SRL_SIG_reg[0][0]_0\(1) => \mOutPtr_reg_n_3_[1]\,
      \SRL_SIG_reg[0][0]_0\(0) => \mOutPtr_reg_n_3_[0]\,
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      ap_clk => ap_clk,
      if_din(11 downto 0) => if_din(11 downto 0),
      internal_full_n_reg => \^axivideo2multipixstream_u0_widthin_read\
    );
\internal_empty_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \internal_empty_n_i_2__4_n_3\,
      I2 => \^hwreg_width_c15_empty_n\,
      I3 => v_vcresampler_core_U0_outColorMode_read,
      I4 => \mOutPtr_reg_n_3_[1]\,
      I5 => \mOutPtr_reg_n_3_[0]\,
      O => \internal_empty_n_i_1__4_n_3\
    );
\internal_empty_n_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^axivideo2multipixstream_u0_widthin_read\,
      I1 => HwReg_HeightIn_c14_full_n,
      O => internal_full_n_reg_0
    );
\internal_empty_n_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^axivideo2multipixstream_u0_widthin_read\,
      I1 => HwReg_Width_c15_full_n,
      O => \internal_empty_n_i_2__4_n_3\
    );
\internal_empty_n_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^axivideo2multipixstream_u0_widthin_read\,
      I1 => HwReg_ColorMode_c16_full_n,
      O => internal_full_n_reg_1
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__4_n_3\,
      Q => \^hwreg_width_c15_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__11_n_3\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => HwReg_Width_c15_full_n,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__4_n_3\
    );
\internal_full_n_i_2__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^hwreg_width_c15_empty_n\,
      I1 => v_vcresampler_core_U0_outColorMode_read,
      I2 => HwReg_Width_c15_full_n,
      I3 => \^axivideo2multipixstream_u0_widthin_read\,
      O => \internal_full_n_i_2__11_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__4_n_3\,
      Q => HwReg_Width_c15_full_n,
      R => '0'
    );
\mOutPtr[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__4_n_3\
    );
\mOutPtr[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^axivideo2multipixstream_u0_widthin_read\,
      I1 => HwReg_Width_c15_full_n,
      I2 => v_vcresampler_core_U0_outColorMode_read,
      I3 => \^hwreg_width_c15_empty_n\,
      O => \mOutPtr[1]_i_1__3_n_3\
    );
\mOutPtr[1]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => mOutPtr110_out,
      I2 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_2__3_n_3\
    );
\mOutPtr[1]_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => v_vcresampler_core_U0_outColorMode_read,
      I1 => \^hwreg_width_c15_empty_n\,
      I2 => \^axivideo2multipixstream_u0_widthin_read\,
      I3 => HwReg_Width_c15_full_n,
      O => mOutPtr110_out
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__3_n_3\,
      D => \mOutPtr[0]_i_1__4_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__3_n_3\,
      D => \mOutPtr[1]_i_2__3_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_6 is
  port (
    HwReg_Width_c18_full_n : out STD_LOGIC;
    HwReg_Width_c18_empty_n : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \SRL_SIG_reg[1][8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \SRL_SIG_reg[0][8]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    shiftReg_addr : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    v_vcresampler_core_U0_outColorMode_read : in STD_LOGIC;
    ap_NS_fsm : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_6 : entity is "bd_c2dc_vsc_0_fifo_w12_d2_S";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_6;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_6 is
  signal \^hwreg_width_c18_empty_n\ : STD_LOGIC;
  signal \^hwreg_width_c18_full_n\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \internal_empty_n_i_1__8_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__8_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_2__13_n_3\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__8_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__6_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__6_n_3\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \XLoopSize_reg_3004[8]_i_2\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__13\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__6\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_3__6\ : label is "soft_lutpair195";
begin
  HwReg_Width_c18_empty_n <= \^hwreg_width_c18_empty_n\;
  HwReg_Width_c18_full_n <= \^hwreg_width_c18_full_n\;
  Q(1 downto 0) <= \^q\(1 downto 0);
U_bd_c2dc_vsc_0_fifo_w12_d2_S_ram: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_shiftReg_100
     port map (
      D(10 downto 0) => D(10 downto 0),
      Q(1 downto 0) => \^q\(1 downto 0),
      \SRL_SIG_reg[0][11]_0\(11 downto 0) => \SRL_SIG_reg[0][11]\(11 downto 0),
      \SRL_SIG_reg[0][8]_0\(8 downto 0) => \SRL_SIG_reg[0][8]\(8 downto 0),
      \SRL_SIG_reg[1][0]_0\ => \^hwreg_width_c18_full_n\,
      \SRL_SIG_reg[1][8]_0\(8 downto 0) => \SRL_SIG_reg[1][8]\(8 downto 0),
      ap_clk => ap_clk,
      v_vcresampler_core_U0_outColorMode_read => v_vcresampler_core_U0_outColorMode_read
    );
\XLoopSize_reg_3004[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => shiftReg_addr
    );
\internal_empty_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_empty_n_reg_0,
      I2 => \^hwreg_width_c18_empty_n\,
      I3 => ap_NS_fsm(0),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => \internal_empty_n_i_1__8_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__8_n_3\,
      Q => \^hwreg_width_c18_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__13_n_3\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^hwreg_width_c18_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__8_n_3\
    );
\internal_full_n_i_2__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^hwreg_width_c18_empty_n\,
      I1 => ap_NS_fsm(0),
      I2 => \^hwreg_width_c18_full_n\,
      I3 => v_vcresampler_core_U0_outColorMode_read,
      O => \internal_full_n_i_2__13_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__8_n_3\,
      Q => \^hwreg_width_c18_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \mOutPtr[0]_i_1__8_n_3\
    );
\mOutPtr[1]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => v_vcresampler_core_U0_outColorMode_read,
      I1 => \^hwreg_width_c18_full_n\,
      I2 => ap_NS_fsm(0),
      I3 => \^hwreg_width_c18_empty_n\,
      O => \mOutPtr[1]_i_1__6_n_3\
    );
\mOutPtr[1]_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^q\(0),
      I1 => mOutPtr110_out,
      I2 => \^q\(1),
      O => \mOutPtr[1]_i_2__6_n_3\
    );
\mOutPtr[1]_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => ap_NS_fsm(0),
      I1 => \^hwreg_width_c18_empty_n\,
      I2 => v_vcresampler_core_U0_outColorMode_read,
      I3 => \^hwreg_width_c18_full_n\,
      O => mOutPtr110_out
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__6_n_3\,
      D => \mOutPtr[0]_i_1__8_n_3\,
      Q => \^q\(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__6_n_3\,
      D => \mOutPtr[1]_i_2__6_n_3\,
      Q => \^q\(1),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_7 is
  port (
    HwReg_Width_c20_full_n : out STD_LOGIC;
    HwReg_Width_c20_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_NS_fsm : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_NS_fsm_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][11]\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_7 : entity is "bd_c2dc_vsc_0_fifo_w12_d2_S";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_7;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_7 is
  signal \^hwreg_width_c20_empty_n\ : STD_LOGIC;
  signal \^hwreg_width_c20_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__10_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__10_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_2__17_n_3\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__10_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__7_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__7_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__17\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__10\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__7\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_3__7\ : label is "soft_lutpair197";
begin
  HwReg_Width_c20_empty_n <= \^hwreg_width_c20_empty_n\;
  HwReg_Width_c20_full_n <= \^hwreg_width_c20_full_n\;
U_bd_c2dc_vsc_0_fifo_w12_d2_S_ram: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_shiftReg_99
     port map (
      D(10 downto 0) => D(10 downto 0),
      Q(1) => \mOutPtr_reg_n_3_[1]\,
      Q(0) => \mOutPtr_reg_n_3_[0]\,
      \SRL_SIG_reg[0][11]_0\(10 downto 0) => \SRL_SIG_reg[0][11]\(10 downto 0),
      \SRL_SIG_reg[1][1]_0\ => \^hwreg_width_c20_full_n\,
      ap_NS_fsm(0) => ap_NS_fsm(0),
      ap_clk => ap_clk
    );
\internal_empty_n_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_empty_n_reg_0,
      I2 => \^hwreg_width_c20_empty_n\,
      I3 => ap_NS_fsm_0(0),
      I4 => \mOutPtr_reg_n_3_[1]\,
      I5 => \mOutPtr_reg_n_3_[0]\,
      O => \internal_empty_n_i_1__10_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__10_n_3\,
      Q => \^hwreg_width_c20_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__17_n_3\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \^hwreg_width_c20_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__10_n_3\
    );
\internal_full_n_i_2__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^hwreg_width_c20_empty_n\,
      I1 => ap_NS_fsm_0(0),
      I2 => \^hwreg_width_c20_full_n\,
      I3 => ap_NS_fsm(0),
      O => \internal_full_n_i_2__17_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__10_n_3\,
      Q => \^hwreg_width_c20_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__10_n_3\
    );
\mOutPtr[1]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => ap_NS_fsm(0),
      I1 => \^hwreg_width_c20_full_n\,
      I2 => ap_NS_fsm_0(0),
      I3 => \^hwreg_width_c20_empty_n\,
      O => \mOutPtr[1]_i_1__7_n_3\
    );
\mOutPtr[1]_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => mOutPtr110_out,
      I2 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_2__7_n_3\
    );
\mOutPtr[1]_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => ap_NS_fsm_0(0),
      I1 => \^hwreg_width_c20_empty_n\,
      I2 => ap_NS_fsm(0),
      I3 => \^hwreg_width_c20_full_n\,
      O => mOutPtr110_out
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__7_n_3\,
      D => \mOutPtr[0]_i_1__10_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__7_n_3\,
      D => \mOutPtr[1]_i_2__7_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_8 is
  port (
    HwReg_Width_c_full_n : out STD_LOGIC;
    HwReg_Width_c_empty_n : out STD_LOGIC;
    if_din : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC;
    Block_split4_proc_U0_ap_ready : in STD_LOGIC;
    AXIvideo2MultiPixStream_U0_WidthIn_read : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_8 : entity is "bd_c2dc_vsc_0_fifo_w12_d2_S";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_8;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_8 is
  signal \^hwreg_width_c_empty_n\ : STD_LOGIC;
  signal \^hwreg_width_c_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__1_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__1_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_2__7_n_3\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__1_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__1_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__7\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_3__1\ : label is "soft_lutpair199";
begin
  HwReg_Width_c_empty_n <= \^hwreg_width_c_empty_n\;
  HwReg_Width_c_full_n <= \^hwreg_width_c_full_n\;
U_bd_c2dc_vsc_0_fifo_w12_d2_S_ram: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_shiftReg
     port map (
      Block_split4_proc_U0_ap_ready => Block_split4_proc_U0_ap_ready,
      D(11 downto 0) => D(11 downto 0),
      Q(1) => \mOutPtr_reg_n_3_[1]\,
      Q(0) => \mOutPtr_reg_n_3_[0]\,
      \SRL_SIG_reg[1][0]_0\ => \^hwreg_width_c_full_n\,
      ap_clk => ap_clk,
      if_din(11 downto 0) => if_din(11 downto 0)
    );
\internal_empty_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_empty_n_reg_0,
      I2 => \^hwreg_width_c_empty_n\,
      I3 => AXIvideo2MultiPixStream_U0_WidthIn_read,
      I4 => \mOutPtr_reg_n_3_[1]\,
      I5 => \mOutPtr_reg_n_3_[0]\,
      O => \internal_empty_n_i_1__1_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__1_n_3\,
      Q => \^hwreg_width_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__7_n_3\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \^hwreg_width_c_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__1_n_3\
    );
\internal_full_n_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^hwreg_width_c_empty_n\,
      I1 => AXIvideo2MultiPixStream_U0_WidthIn_read,
      I2 => \^hwreg_width_c_full_n\,
      I3 => Block_split4_proc_U0_ap_ready,
      O => \internal_full_n_i_2__7_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__1_n_3\,
      Q => \^hwreg_width_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__1_n_3\
    );
\mOutPtr[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Block_split4_proc_U0_ap_ready,
      I1 => \^hwreg_width_c_full_n\,
      I2 => AXIvideo2MultiPixStream_U0_WidthIn_read,
      I3 => \^hwreg_width_c_empty_n\,
      O => \mOutPtr[1]_i_1__1_n_3\
    );
\mOutPtr[1]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => mOutPtr110_out,
      I2 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_2__1_n_3\
    );
\mOutPtr[1]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => AXIvideo2MultiPixStream_U0_WidthIn_read,
      I1 => \^hwreg_width_c_empty_n\,
      I2 => Block_split4_proc_U0_ap_ready,
      I3 => \^hwreg_width_c_full_n\,
      O => mOutPtr110_out
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__1_n_3\,
      D => \mOutPtr[0]_i_1__1_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__1_n_3\,
      D => \mOutPtr[1]_i_2__1_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d4_S is
  port (
    HwReg_HeightOut_c_full_n : out STD_LOGIC;
    HwReg_HeightOut_c_empty_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC;
    Block_split4_proc_U0_ap_ready : in STD_LOGIC;
    ap_NS_fsm : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d4_S : entity is "bd_c2dc_vsc_0_fifo_w12_d4_S";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d4_S;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d4_S is
  signal \^hwreg_heightout_c_empty_n\ : STD_LOGIC;
  signal \^hwreg_heightout_c_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__15_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__15_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_2__5_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_3__3_n_3\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__12_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__12_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__4_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2__1_n_3\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__5\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \internal_full_n_i_3__3\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__12\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__12\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_3__1\ : label is "soft_lutpair186";
begin
  HwReg_HeightOut_c_empty_n <= \^hwreg_heightout_c_empty_n\;
  HwReg_HeightOut_c_full_n <= \^hwreg_heightout_c_full_n\;
U_bd_c2dc_vsc_0_fifo_w12_d4_S_ram: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d4_S_shiftReg
     port map (
      Block_split4_proc_U0_ap_ready => Block_split4_proc_U0_ap_ready,
      \OutLines_reg_2985_reg[0]\ => \^hwreg_heightout_c_full_n\,
      Q(2 downto 0) => mOutPtr(2 downto 0),
      ap_clk => ap_clk,
      \in\(11 downto 0) => \in\(11 downto 0),
      \out\(11 downto 0) => \out\(11 downto 0)
    );
\internal_empty_n_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A222A2A2A2A2A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_empty_n_reg_0,
      I2 => \^hwreg_heightout_c_empty_n\,
      I3 => ap_NS_fsm(0),
      I4 => mOutPtr(1),
      I5 => \internal_full_n_i_3__3_n_3\,
      O => \internal_empty_n_i_1__15_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__15_n_3\,
      Q => \^hwreg_heightout_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7F00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__5_n_3\,
      I1 => \internal_full_n_i_3__3_n_3\,
      I2 => mOutPtr(1),
      I3 => \^hwreg_heightout_c_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__15_n_3\
    );
\internal_full_n_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^hwreg_heightout_c_empty_n\,
      I1 => ap_NS_fsm(0),
      I2 => \^hwreg_heightout_c_full_n\,
      I3 => Block_split4_proc_U0_ap_ready,
      O => \internal_full_n_i_2__5_n_3\
    );
\internal_full_n_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => \internal_full_n_i_3__3_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__15_n_3\,
      Q => \^hwreg_heightout_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__12_n_3\
    );
\mOutPtr[1]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => mOutPtr110_out,
      O => \mOutPtr[1]_i_1__12_n_3\
    );
\mOutPtr[2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Block_split4_proc_U0_ap_ready,
      I1 => \^hwreg_heightout_c_full_n\,
      I2 => ap_NS_fsm(0),
      I3 => \^hwreg_heightout_c_empty_n\,
      O => \mOutPtr[2]_i_1__4_n_3\
    );
\mOutPtr[2]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E178"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => mOutPtr(2),
      I3 => mOutPtr110_out,
      O => \mOutPtr[2]_i_2__1_n_3\
    );
\mOutPtr[2]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => ap_NS_fsm(0),
      I1 => \^hwreg_heightout_c_empty_n\,
      I2 => Block_split4_proc_U0_ap_ready,
      I3 => \^hwreg_heightout_c_full_n\,
      O => mOutPtr110_out
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__4_n_3\,
      D => \mOutPtr[0]_i_1__12_n_3\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__4_n_3\,
      D => \mOutPtr[1]_i_1__12_n_3\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__4_n_3\,
      D => \mOutPtr[2]_i_2__1_n_3\,
      Q => mOutPtr(2),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w32_d4_S is
  port (
    HwReg_LineRate_c_full_n : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    HwReg_Width_c20_full_n : in STD_LOGIC;
    HwReg_HeightOut_c21_full_n : in STD_LOGIC;
    HwReg_HeightOut_c_empty_n : in STD_LOGIC;
    Block_split4_proc_U0_ap_ready : in STD_LOGIC;
    ap_NS_fsm : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_1 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w32_d4_S : entity is "bd_c2dc_vsc_0_fifo_w32_d4_S";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w32_d4_S;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w32_d4_S is
  signal HwReg_LineRate_c_empty_n : STD_LOGIC;
  signal \^hwreg_linerate_c_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__16_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__16_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_2__6_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_3__4_n_3\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__13_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__13_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__5_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2__2_n_3\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__6\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \internal_full_n_i_3__4\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__13\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__13\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__2\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_3__2\ : label is "soft_lutpair189";
begin
  HwReg_LineRate_c_full_n <= \^hwreg_linerate_c_full_n\;
U_bd_c2dc_vsc_0_fifo_w32_d4_S_ram: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w32_d4_S_shiftReg
     port map (
      Block_split4_proc_U0_ap_ready => Block_split4_proc_U0_ap_ready,
      Q(2 downto 0) => mOutPtr(2 downto 0),
      \Rate_reg_2999_reg[0]\ => \^hwreg_linerate_c_full_n\,
      ap_clk => ap_clk,
      \in\(31 downto 0) => \in\(31 downto 0),
      \out\(31 downto 0) => \out\(31 downto 0)
    );
\ap_CS_fsm[1]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => HwReg_LineRate_c_empty_n,
      I1 => HwReg_Width_c20_full_n,
      I2 => HwReg_HeightOut_c21_full_n,
      I3 => HwReg_HeightOut_c_empty_n,
      O => internal_empty_n_reg_0
    );
\internal_empty_n_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A222A2A2A2A2A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_empty_n_reg_1,
      I2 => HwReg_LineRate_c_empty_n,
      I3 => ap_NS_fsm(0),
      I4 => mOutPtr(1),
      I5 => \internal_full_n_i_3__4_n_3\,
      O => \internal_empty_n_i_1__16_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__16_n_3\,
      Q => HwReg_LineRate_c_empty_n,
      R => '0'
    );
\internal_full_n_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7F00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__6_n_3\,
      I1 => \internal_full_n_i_3__4_n_3\,
      I2 => mOutPtr(1),
      I3 => \^hwreg_linerate_c_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__16_n_3\
    );
\internal_full_n_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => HwReg_LineRate_c_empty_n,
      I1 => ap_NS_fsm(0),
      I2 => \^hwreg_linerate_c_full_n\,
      I3 => Block_split4_proc_U0_ap_ready,
      O => \internal_full_n_i_2__6_n_3\
    );
\internal_full_n_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => \internal_full_n_i_3__4_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__16_n_3\,
      Q => \^hwreg_linerate_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__13_n_3\
    );
\mOutPtr[1]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => mOutPtr110_out,
      O => \mOutPtr[1]_i_1__13_n_3\
    );
\mOutPtr[2]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Block_split4_proc_U0_ap_ready,
      I1 => \^hwreg_linerate_c_full_n\,
      I2 => ap_NS_fsm(0),
      I3 => HwReg_LineRate_c_empty_n,
      O => \mOutPtr[2]_i_1__5_n_3\
    );
\mOutPtr[2]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E178"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => mOutPtr(2),
      I3 => mOutPtr110_out,
      O => \mOutPtr[2]_i_2__2_n_3\
    );
\mOutPtr[2]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => ap_NS_fsm(0),
      I1 => HwReg_LineRate_c_empty_n,
      I2 => Block_split4_proc_U0_ap_ready,
      I3 => \^hwreg_linerate_c_full_n\,
      O => mOutPtr110_out
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__5_n_3\,
      D => \mOutPtr[0]_i_1__13_n_3\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__5_n_3\,
      D => \mOutPtr[1]_i_1__13_n_3\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__5_n_3\,
      D => \mOutPtr[2]_i_2__2_n_3\,
      Q => mOutPtr(2),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w48_d16_S is
  port (
    OutYUV_full_n : out STD_LOGIC;
    OutYUV_empty_n : out STD_LOGIC;
    internal_full_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    internal_full_n_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    ap_condition_257 : in STD_LOGIC;
    internal_empty_n_reg_1 : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w48_d16_S : entity is "bd_c2dc_vsc_0_fifo_w48_d16_S";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w48_d16_S;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w48_d16_S is
  signal \^outyuv_empty_n\ : STD_LOGIC;
  signal internal_empty_n : STD_LOGIC;
  signal \internal_empty_n_i_1__9_n_3\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__9_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__18_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__1_n_3\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__1_n_3\ : STD_LOGIC;
  signal \mOutPtr[4]_i_2__1_n_3\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__9\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \internal_full_n_i_3__1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__9\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__18\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__1\ : label is "soft_lutpair254";
begin
  OutYUV_empty_n <= \^outyuv_empty_n\;
U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w48_d16_S_shiftReg_96
     port map (
      Q(4 downto 0) => mOutPtr_reg(4 downto 0),
      ap_clk => ap_clk,
      \in\(47 downto 0) => \in\(47 downto 0),
      \out\(47 downto 0) => \out\(47 downto 0),
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A222A2A2A2A2A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_empty_n_reg_0,
      I2 => \^outyuv_empty_n\,
      I3 => ap_condition_257,
      I4 => internal_empty_n_reg_1,
      I5 => internal_empty_n,
      O => \internal_empty_n_i_1__9_n_3\
    );
\internal_empty_n_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(4),
      I4 => mOutPtr_reg(2),
      O => internal_empty_n
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__9_n_3\,
      Q => \^outyuv_empty_n\,
      R => '0'
    );
\internal_full_n_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(4),
      I4 => mOutPtr_reg(3),
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_full_n_reg_0,
      Q => OutYUV_full_n,
      R => '0'
    );
\mOutPtr[0]_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__9_n_3\
    );
\mOutPtr[1]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr110_out,
      I2 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__18_n_3\
    );
\mOutPtr[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D2B4"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr110_out,
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__1_n_3\
    );
\mOutPtr[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40FD02"
    )
        port map (
      I0 => mOutPtr110_out,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_1__1_n_3\
    );
\mOutPtr[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF0800FFEF0010"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr110_out,
      I3 => mOutPtr_reg(2),
      I4 => mOutPtr_reg(4),
      I5 => mOutPtr_reg(3),
      O => \mOutPtr[4]_i_2__1_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__9_n_3\,
      Q => mOutPtr_reg(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__18_n_3\,
      Q => mOutPtr_reg(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_1__1_n_3\,
      Q => mOutPtr_reg(2),
      S => SS(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[3]_i_1__1_n_3\,
      Q => mOutPtr_reg(3),
      S => SS(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[4]_i_2__1_n_3\,
      Q => mOutPtr_reg(4),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w48_d16_S_10 is
  port (
    SrcYUV_full_n : out STD_LOGIC;
    SrcYUV_empty_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    v_vcresampler_core_U0_srcImg_read : in STD_LOGIC;
    AXIvideo2MultiPixStream_U0_SrcYUV_write : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    p_29_in : in STD_LOGIC;
    internal_empty_n_reg_1 : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w48_d16_S_10 : entity is "bd_c2dc_vsc_0_fifo_w48_d16_S";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w48_d16_S_10;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w48_d16_S_10 is
  signal \^srcyuv_empty_n\ : STD_LOGIC;
  signal \^srcyuv_full_n\ : STD_LOGIC;
  signal internal_empty_n : STD_LOGIC;
  signal \internal_empty_n_i_1__2_n_3\ : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal \internal_full_n_i_1__2_n_3\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__2_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__16_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[4]_i_2_n_3\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of internal_empty_n_i_3 : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of internal_full_n_i_2 : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__2\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__16\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1\ : label is "soft_lutpair260";
begin
  SrcYUV_empty_n <= \^srcyuv_empty_n\;
  SrcYUV_full_n <= \^srcyuv_full_n\;
U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w48_d16_S_shiftReg
     port map (
      Q(4 downto 0) => mOutPtr_reg(4 downto 0),
      ap_clk => ap_clk,
      \in\(47 downto 0) => \in\(47 downto 0),
      \out\(47 downto 0) => \out\(47 downto 0),
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22A2A2A2A2A2A2A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_empty_n_reg_0,
      I2 => \^srcyuv_empty_n\,
      I3 => p_29_in,
      I4 => internal_empty_n_reg_1,
      I5 => internal_empty_n,
      O => \internal_empty_n_i_1__2_n_3\
    );
internal_empty_n_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(4),
      I4 => mOutPtr_reg(2),
      O => internal_empty_n
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__2_n_3\,
      Q => \^srcyuv_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F777FFFFF333F333"
    )
        port map (
      I0 => internal_full_n,
      I1 => ap_rst_n,
      I2 => v_vcresampler_core_U0_srcImg_read,
      I3 => \^srcyuv_empty_n\,
      I4 => AXIvideo2MultiPixStream_U0_SrcYUV_write,
      I5 => \^srcyuv_full_n\,
      O => \internal_full_n_i_1__2_n_3\
    );
internal_full_n_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(4),
      I4 => mOutPtr_reg(3),
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__2_n_3\,
      Q => \^srcyuv_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__2_n_3\
    );
\mOutPtr[1]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr110_out,
      I2 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__16_n_3\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D2B4"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr110_out,
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1_n_3\
    );
\mOutPtr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40FD02"
    )
        port map (
      I0 => mOutPtr110_out,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_1_n_3\
    );
\mOutPtr[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF0800FFEF0010"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr110_out,
      I3 => mOutPtr_reg(2),
      I4 => mOutPtr_reg(4),
      I5 => mOutPtr_reg(3),
      O => \mOutPtr[4]_i_2_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__2_n_3\,
      Q => mOutPtr_reg(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__16_n_3\,
      Q => mOutPtr_reg(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_1_n_3\,
      Q => mOutPtr_reg(2),
      S => SS(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[3]_i_1_n_3\,
      Q => mOutPtr_reg(3),
      S => SS(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[4]_i_2_n_3\,
      Q => mOutPtr_reg(4),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w48_d16_S_9 is
  port (
    SrcYUV422_full_n : out STD_LOGIC;
    SrcYUV422_empty_n : out STD_LOGIC;
    internal_full_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    internal_full_n_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    p_40_in : in STD_LOGIC;
    internal_empty_n_reg_1 : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w48_d16_S_9 : entity is "bd_c2dc_vsc_0_fifo_w48_d16_S";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w48_d16_S_9;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w48_d16_S_9 is
  signal \^srcyuv422_empty_n\ : STD_LOGIC;
  signal internal_empty_n : STD_LOGIC;
  signal \internal_empty_n_i_1__6_n_3\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__6_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__17_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__0_n_3\ : STD_LOGIC;
  signal \mOutPtr[3]_i_1__0_n_3\ : STD_LOGIC;
  signal \mOutPtr[4]_i_2__0_n_3\ : STD_LOGIC;
  signal mOutPtr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__6\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \internal_full_n_i_3__0\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__6\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__17\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__0\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \mOutPtr[3]_i_1__0\ : label is "soft_lutpair257";
begin
  SrcYUV422_empty_n <= \^srcyuv422_empty_n\;
U_bd_c2dc_vsc_0_fifo_w48_d16_S_ram: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w48_d16_S_shiftReg_95
     port map (
      Q(4 downto 0) => mOutPtr_reg(4 downto 0),
      ap_clk => ap_clk,
      \in\(47 downto 0) => \in\(47 downto 0),
      \out\(47 downto 0) => \out\(47 downto 0),
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22A2A2A2A2A2A2A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_empty_n_reg_0,
      I2 => \^srcyuv422_empty_n\,
      I3 => p_40_in,
      I4 => internal_empty_n_reg_1,
      I5 => internal_empty_n,
      O => \internal_empty_n_i_1__6_n_3\
    );
\internal_empty_n_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => mOutPtr_reg(3),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(0),
      I3 => mOutPtr_reg(4),
      I4 => mOutPtr_reg(2),
      O => internal_empty_n
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__6_n_3\,
      Q => \^srcyuv422_empty_n\,
      R => '0'
    );
\internal_full_n_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr_reg(1),
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(4),
      I4 => mOutPtr_reg(3),
      O => internal_full_n
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_full_n_reg_0,
      Q => SrcYUV422_full_n,
      R => '0'
    );
\mOutPtr[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr_reg(0),
      O => \mOutPtr[0]_i_1__6_n_3\
    );
\mOutPtr[1]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr110_out,
      I2 => mOutPtr_reg(1),
      O => \mOutPtr[1]_i_1__17_n_3\
    );
\mOutPtr[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D2B4"
    )
        port map (
      I0 => mOutPtr_reg(0),
      I1 => mOutPtr110_out,
      I2 => mOutPtr_reg(2),
      I3 => mOutPtr_reg(1),
      O => \mOutPtr[2]_i_1__0_n_3\
    );
\mOutPtr[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF40FD02"
    )
        port map (
      I0 => mOutPtr110_out,
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr_reg(1),
      I3 => mOutPtr_reg(3),
      I4 => mOutPtr_reg(2),
      O => \mOutPtr[3]_i_1__0_n_3\
    );
\mOutPtr[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FF0800FFEF0010"
    )
        port map (
      I0 => mOutPtr_reg(1),
      I1 => mOutPtr_reg(0),
      I2 => mOutPtr110_out,
      I3 => mOutPtr_reg(2),
      I4 => mOutPtr_reg(4),
      I5 => mOutPtr_reg(3),
      O => \mOutPtr[4]_i_2__0_n_3\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__6_n_3\,
      Q => mOutPtr_reg(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__17_n_3\,
      Q => mOutPtr_reg(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_1__0_n_3\,
      Q => mOutPtr_reg(2),
      S => SS(0)
    );
\mOutPtr_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[3]_i_1__0_n_3\,
      Q => mOutPtr_reg(3),
      S => SS(0)
    );
\mOutPtr_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[4]_i_2__0_n_3\,
      Q => mOutPtr_reg(4),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w8_d2_S is
  port (
    HwReg_ColorMode_c16_full_n : out STD_LOGIC;
    HwReg_ColorMode_c16_empty_n : out STD_LOGIC;
    \icmp_ln1048_reg_1200_reg[0]\ : out STD_LOGIC;
    \cmp205_i_reg_1206_reg[0]\ : out STD_LOGIC;
    icmp_ln1044_fu_394_p2 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \icmp_ln1048_reg_1200_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cmp205_i_reg_1206_reg[0]_0\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    AXIvideo2MultiPixStream_U0_WidthIn_read : in STD_LOGIC;
    v_vcresampler_core_U0_outColorMode_read : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w8_d2_S : entity is "bd_c2dc_vsc_0_fifo_w8_d2_S";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w8_d2_S;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w8_d2_S is
  signal \^hwreg_colormode_c16_empty_n\ : STD_LOGIC;
  signal \^hwreg_colormode_c16_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__5_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_1__5_n_3\ : STD_LOGIC;
  signal \internal_full_n_i_2__10_n_3\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__5_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__4_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__4_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \icmp_ln1048_reg_1200[0]_i_6\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__10\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__4\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_3__4\ : label is "soft_lutpair173";
begin
  HwReg_ColorMode_c16_empty_n <= \^hwreg_colormode_c16_empty_n\;
  HwReg_ColorMode_c16_full_n <= \^hwreg_colormode_c16_full_n\;
U_bd_c2dc_vsc_0_fifo_w8_d2_S_ram: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w8_d2_S_shiftReg_106
     port map (
      AXIvideo2MultiPixStream_U0_WidthIn_read => AXIvideo2MultiPixStream_U0_WidthIn_read,
      D(7 downto 0) => D(7 downto 0),
      Q(0) => Q(0),
      \SRL_SIG_reg[1][0]_0\ => \^hwreg_colormode_c16_full_n\,
      ap_clk => ap_clk,
      \cmp205_i_reg_1206_reg[0]\ => \cmp205_i_reg_1206_reg[0]\,
      \cmp205_i_reg_1206_reg[0]_0\ => \cmp205_i_reg_1206_reg[0]_0\,
      \cmp205_i_reg_1206_reg[0]_1\(1) => \mOutPtr_reg_n_3_[1]\,
      \cmp205_i_reg_1206_reg[0]_1\(0) => \mOutPtr_reg_n_3_[0]\,
      icmp_ln1044_fu_394_p2 => icmp_ln1044_fu_394_p2,
      \icmp_ln1048_reg_1200_reg[0]\ => \icmp_ln1048_reg_1200_reg[0]\,
      \icmp_ln1048_reg_1200_reg[0]_0\ => \icmp_ln1048_reg_1200_reg[0]_0\,
      \out\(7 downto 0) => \out\(7 downto 0),
      shiftReg_addr => shiftReg_addr
    );
\icmp_ln1048_reg_1200[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      O => shiftReg_addr
    );
\internal_empty_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_empty_n_reg_0,
      I2 => \^hwreg_colormode_c16_empty_n\,
      I3 => v_vcresampler_core_U0_outColorMode_read,
      I4 => \mOutPtr_reg_n_3_[1]\,
      I5 => \mOutPtr_reg_n_3_[0]\,
      O => \internal_empty_n_i_1__5_n_3\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__5_n_3\,
      Q => \^hwreg_colormode_c16_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__10_n_3\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \^hwreg_colormode_c16_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__5_n_3\
    );
\internal_full_n_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^hwreg_colormode_c16_empty_n\,
      I1 => v_vcresampler_core_U0_outColorMode_read,
      I2 => \^hwreg_colormode_c16_full_n\,
      I3 => AXIvideo2MultiPixStream_U0_WidthIn_read,
      O => \internal_full_n_i_2__10_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__5_n_3\,
      Q => \^hwreg_colormode_c16_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1__5_n_3\
    );
\mOutPtr[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => AXIvideo2MultiPixStream_U0_WidthIn_read,
      I1 => \^hwreg_colormode_c16_full_n\,
      I2 => v_vcresampler_core_U0_outColorMode_read,
      I3 => \^hwreg_colormode_c16_empty_n\,
      O => \mOutPtr[1]_i_1__4_n_3\
    );
\mOutPtr[1]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => mOutPtr110_out,
      I2 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_2__4_n_3\
    );
\mOutPtr[1]_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => v_vcresampler_core_U0_outColorMode_read,
      I1 => \^hwreg_colormode_c16_empty_n\,
      I2 => AXIvideo2MultiPixStream_U0_WidthIn_read,
      I3 => \^hwreg_colormode_c16_full_n\,
      O => mOutPtr110_out
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__4_n_3\,
      D => \mOutPtr[0]_i_1__5_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__4_n_3\,
      D => \mOutPtr[1]_i_2__4_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w8_d2_S_1 is
  port (
    HwReg_ColorMode_c_full_n : out STD_LOGIC;
    HwReg_ColorMode_c_empty_n : out STD_LOGIC;
    ap_NS_fsm30_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ColorMode_vcr_c_full_n : in STD_LOGIC;
    HwReg_LineRate_c_full_n : in STD_LOGIC;
    HwReg_Width_c_full_n : in STD_LOGIC;
    HwReg_HeightIn_c_full_n : in STD_LOGIC;
    HwReg_HeightOut_c_full_n : in STD_LOGIC;
    Block_split4_proc_U0_ap_ready : in STD_LOGIC;
    AXIvideo2MultiPixStream_U0_WidthIn_read : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w8_d2_S_1 : entity is "bd_c2dc_vsc_0_fifo_w8_d2_S";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w8_d2_S_1;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w8_d2_S_1 is
  signal \^hwreg_colormode_c_empty_n\ : STD_LOGIC;
  signal \^hwreg_colormode_c_full_n\ : STD_LOGIC;
  signal internal_empty_n_i_1_n_3 : STD_LOGIC;
  signal internal_full_n_i_1_n_3 : STD_LOGIC;
  signal \internal_full_n_i_2__9_n_3\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2_n_3\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_3_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__9\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_3\ : label is "soft_lutpair175";
begin
  HwReg_ColorMode_c_empty_n <= \^hwreg_colormode_c_empty_n\;
  HwReg_ColorMode_c_full_n <= \^hwreg_colormode_c_full_n\;
U_bd_c2dc_vsc_0_fifo_w8_d2_S_ram: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w8_d2_S_shiftReg
     port map (
      Block_split4_proc_U0_ap_ready => Block_split4_proc_U0_ap_ready,
      ColorMode_vcr_c_full_n => ColorMode_vcr_c_full_n,
      D(7 downto 0) => D(7 downto 0),
      HwReg_HeightIn_c_full_n => HwReg_HeightIn_c_full_n,
      HwReg_HeightOut_c_full_n => HwReg_HeightOut_c_full_n,
      HwReg_LineRate_c_full_n => HwReg_LineRate_c_full_n,
      HwReg_Width_c_full_n => HwReg_Width_c_full_n,
      Q(1) => \mOutPtr_reg_n_3_[1]\,
      Q(0) => \mOutPtr_reg_n_3_[0]\,
      \SRL_SIG_reg[0][7]_0\(7 downto 0) => \SRL_SIG_reg[0][7]\(7 downto 0),
      \SRL_SIG_reg[1][0]_0\ => \^hwreg_colormode_c_full_n\,
      ap_NS_fsm30_out => ap_NS_fsm30_out,
      ap_clk => ap_clk
    );
internal_empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_empty_n_reg_0,
      I2 => \^hwreg_colormode_c_empty_n\,
      I3 => AXIvideo2MultiPixStream_U0_WidthIn_read,
      I4 => \mOutPtr_reg_n_3_[1]\,
      I5 => \mOutPtr_reg_n_3_[0]\,
      O => internal_empty_n_i_1_n_3
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_empty_n_i_1_n_3,
      Q => \^hwreg_colormode_c_empty_n\,
      R => '0'
    );
internal_full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__9_n_3\,
      I1 => \mOutPtr_reg_n_3_[1]\,
      I2 => \mOutPtr_reg_n_3_[0]\,
      I3 => \^hwreg_colormode_c_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => internal_full_n_i_1_n_3
    );
\internal_full_n_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^hwreg_colormode_c_empty_n\,
      I1 => AXIvideo2MultiPixStream_U0_WidthIn_read,
      I2 => \^hwreg_colormode_c_full_n\,
      I3 => Block_split4_proc_U0_ap_ready,
      O => \internal_full_n_i_2__9_n_3\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_full_n_i_1_n_3,
      Q => \^hwreg_colormode_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      O => \mOutPtr[0]_i_1_n_3\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Block_split4_proc_U0_ap_ready,
      I1 => \^hwreg_colormode_c_full_n\,
      I2 => AXIvideo2MultiPixStream_U0_WidthIn_read,
      I3 => \^hwreg_colormode_c_empty_n\,
      O => \mOutPtr[1]_i_1_n_3\
    );
\mOutPtr[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \mOutPtr_reg_n_3_[0]\,
      I1 => mOutPtr110_out,
      I2 => \mOutPtr_reg_n_3_[1]\,
      O => \mOutPtr[1]_i_2_n_3\
    );
\mOutPtr[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => AXIvideo2MultiPixStream_U0_WidthIn_read,
      I1 => \^hwreg_colormode_c_empty_n\,
      I2 => Block_split4_proc_U0_ap_ready,
      I3 => \^hwreg_colormode_c_full_n\,
      O => mOutPtr110_out
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1_n_3\,
      D => \mOutPtr[0]_i_1_n_3\,
      Q => \mOutPtr_reg_n_3_[0]\,
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1_n_3\,
      D => \mOutPtr[1]_i_2_n_3\,
      Q => \mOutPtr_reg_n_3_[1]\,
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w8_d3_S is
  port (
    ColorMode_vcr_c19_full_n : out STD_LOGIC;
    ColorMode_vcr_c19_empty_n : out STD_LOGIC;
    ap_NS_fsm : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_start : in STD_LOGIC;
    HwReg_HeightOut_c21_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    HwReg_Width_c20_empty_n : in STD_LOGIC;
    v_vcresampler_core_U0_outColorMode_read : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ColorMode_read_reg_635_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w8_d3_S : entity is "bd_c2dc_vsc_0_fifo_w8_d3_S";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w8_d3_S;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w8_d3_S is
  signal \^colormode_vcr_c19_empty_n\ : STD_LOGIC;
  signal \^colormode_vcr_c19_full_n\ : STD_LOGIC;
  signal \^ap_ns_fsm\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \internal_empty_n__1\ : STD_LOGIC;
  signal \internal_empty_n_i_1__17_n_3\ : STD_LOGIC;
  signal \internal_full_n__1\ : STD_LOGIC;
  signal \internal_full_n_i_1__17_n_3\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__15_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__14_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__6_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2__3_n_3\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__15\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__3\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__14\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__3\ : label is "soft_lutpair168";
begin
  ColorMode_vcr_c19_empty_n <= \^colormode_vcr_c19_empty_n\;
  ColorMode_vcr_c19_full_n <= \^colormode_vcr_c19_full_n\;
  ap_NS_fsm(0) <= \^ap_ns_fsm\(0);
U_bd_c2dc_vsc_0_fifo_w8_d3_S_ram: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w8_d3_S_shiftReg_107
     port map (
      \ColorMode_read_reg_635_reg[0]\ => \^colormode_vcr_c19_full_n\,
      \ColorMode_read_reg_635_reg[7]\(7 downto 0) => \ColorMode_read_reg_635_reg[7]\(7 downto 0),
      Q(2 downto 0) => mOutPtr(2 downto 0),
      ap_clk => ap_clk,
      \out\(7 downto 0) => \out\(7 downto 0),
      v_vcresampler_core_U0_outColorMode_read => v_vcresampler_core_U0_outColorMode_read
    );
\ap_CS_fsm[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^colormode_vcr_c19_empty_n\,
      I1 => MultiPixStream2AXIvideo_U0_ap_start,
      I2 => HwReg_HeightOut_c21_empty_n,
      I3 => Q(0),
      I4 => HwReg_Width_c20_empty_n,
      O => \^ap_ns_fsm\(0)
    );
\internal_empty_n_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080AA80AA80AA80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^colormode_vcr_c19_full_n\,
      I2 => v_vcresampler_core_U0_outColorMode_read,
      I3 => \^colormode_vcr_c19_empty_n\,
      I4 => \^ap_ns_fsm\(0),
      I5 => \internal_empty_n__1\,
      O => \internal_empty_n_i_1__17_n_3\
    );
\internal_empty_n_i_2__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => mOutPtr(2),
      O => \internal_empty_n__1\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__17_n_3\,
      Q => \^colormode_vcr_c19_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F777FFFFF333F333"
    )
        port map (
      I0 => \internal_full_n__1\,
      I1 => ap_rst_n,
      I2 => \^ap_ns_fsm\(0),
      I3 => \^colormode_vcr_c19_empty_n\,
      I4 => v_vcresampler_core_U0_outColorMode_read,
      I5 => \^colormode_vcr_c19_full_n\,
      O => \internal_full_n_i_1__17_n_3\
    );
\internal_full_n_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      I2 => mOutPtr(1),
      O => \internal_full_n__1\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__17_n_3\,
      Q => \^colormode_vcr_c19_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__15_n_3\
    );
\mOutPtr[1]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => mOutPtr110_out,
      O => \mOutPtr[1]_i_1__14_n_3\
    );
\mOutPtr[2]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => v_vcresampler_core_U0_outColorMode_read,
      I1 => \^colormode_vcr_c19_full_n\,
      I2 => \^ap_ns_fsm\(0),
      I3 => \^colormode_vcr_c19_empty_n\,
      O => \mOutPtr[2]_i_1__6_n_3\
    );
\mOutPtr[2]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E178"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => mOutPtr(2),
      I3 => mOutPtr110_out,
      O => \mOutPtr[2]_i_2__3_n_3\
    );
\mOutPtr[2]_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \^ap_ns_fsm\(0),
      I1 => \^colormode_vcr_c19_empty_n\,
      I2 => v_vcresampler_core_U0_outColorMode_read,
      I3 => \^colormode_vcr_c19_full_n\,
      O => mOutPtr110_out
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__6_n_3\,
      D => \mOutPtr[0]_i_1__15_n_3\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__6_n_3\,
      D => \mOutPtr[1]_i_1__14_n_3\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__6_n_3\,
      D => \mOutPtr[2]_i_2__3_n_3\,
      Q => mOutPtr(2),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w8_d3_S_0 is
  port (
    ColorMode_vcr_c_full_n : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    HwReg_ColorMode_c16_empty_n : in STD_LOGIC;
    HwReg_Width_c18_full_n : in STD_LOGIC;
    HwReg_HeightIn_c17_full_n : in STD_LOGIC;
    Block_split4_proc_U0_ap_ready : in STD_LOGIC;
    v_vcresampler_core_U0_outColorMode_read : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    SS : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w8_d3_S_0 : entity is "bd_c2dc_vsc_0_fifo_w8_d3_S";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w8_d3_S_0;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w8_d3_S_0 is
  signal ColorMode_vcr_c_empty_n : STD_LOGIC;
  signal \^colormode_vcr_c_full_n\ : STD_LOGIC;
  signal \internal_empty_n__1\ : STD_LOGIC;
  signal \internal_empty_n_i_1__14_n_3\ : STD_LOGIC;
  signal \internal_full_n__1\ : STD_LOGIC;
  signal \internal_full_n_i_1__14_n_3\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__14_n_3\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__11_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__3_n_3\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2__0_n_3\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__14\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__2\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__11\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__0\ : label is "soft_lutpair171";
begin
  ColorMode_vcr_c_full_n <= \^colormode_vcr_c_full_n\;
U_bd_c2dc_vsc_0_fifo_w8_d3_S_ram: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w8_d3_S_shiftReg
     port map (
      Block_split4_proc_U0_ap_ready => Block_split4_proc_U0_ap_ready,
      Q(2 downto 0) => mOutPtr(2 downto 0),
      \SRL_SIG_reg[2][7]_srl3_0\ => \^colormode_vcr_c_full_n\,
      ap_clk => ap_clk,
      \in\(7 downto 0) => \in\(7 downto 0),
      \out\(7 downto 0) => \out\(7 downto 0)
    );
\ap_CS_fsm[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => ColorMode_vcr_c_empty_n,
      I1 => HwReg_ColorMode_c16_empty_n,
      I2 => HwReg_Width_c18_full_n,
      I3 => HwReg_HeightIn_c17_full_n,
      O => internal_empty_n_reg_0
    );
\internal_empty_n_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080AA80AA80AA80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^colormode_vcr_c_full_n\,
      I2 => Block_split4_proc_U0_ap_ready,
      I3 => ColorMode_vcr_c_empty_n,
      I4 => v_vcresampler_core_U0_outColorMode_read,
      I5 => \internal_empty_n__1\,
      O => \internal_empty_n_i_1__14_n_3\
    );
\internal_empty_n_i_2__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => mOutPtr(2),
      O => \internal_empty_n__1\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__14_n_3\,
      Q => ColorMode_vcr_c_empty_n,
      R => '0'
    );
\internal_full_n_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F777FFFFF333F333"
    )
        port map (
      I0 => \internal_full_n__1\,
      I1 => ap_rst_n,
      I2 => v_vcresampler_core_U0_outColorMode_read,
      I3 => ColorMode_vcr_c_empty_n,
      I4 => Block_split4_proc_U0_ap_ready,
      I5 => \^colormode_vcr_c_full_n\,
      O => \internal_full_n_i_1__14_n_3\
    );
\internal_full_n_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      I2 => mOutPtr(1),
      O => \internal_full_n__1\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__14_n_3\,
      Q => \^colormode_vcr_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__14_n_3\
    );
\mOutPtr[1]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => mOutPtr110_out,
      O => \mOutPtr[1]_i_1__11_n_3\
    );
\mOutPtr[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Block_split4_proc_U0_ap_ready,
      I1 => \^colormode_vcr_c_full_n\,
      I2 => v_vcresampler_core_U0_outColorMode_read,
      I3 => ColorMode_vcr_c_empty_n,
      O => \mOutPtr[2]_i_1__3_n_3\
    );
\mOutPtr[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E178"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => mOutPtr(2),
      I3 => mOutPtr110_out,
      O => \mOutPtr[2]_i_2__0_n_3\
    );
\mOutPtr[2]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => v_vcresampler_core_U0_outColorMode_read,
      I1 => ColorMode_vcr_c_empty_n,
      I2 => Block_split4_proc_U0_ap_ready,
      I3 => \^colormode_vcr_c_full_n\,
      O => mOutPtr110_out
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__3_n_3\,
      D => \mOutPtr[0]_i_1__14_n_3\,
      Q => mOutPtr(0),
      S => SS(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__3_n_3\,
      D => \mOutPtr[1]_i_1__11_n_3\,
      Q => mOutPtr(1),
      S => SS(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__3_n_3\,
      D => \mOutPtr[2]_i_2__0_n_3\,
      Q => mOutPtr(2),
      S => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    p_27_in : in STD_LOGIC;
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1 : entity is "bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1 is
begin
bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_80
     port map (
      A(7 downto 0) => A(7 downto 0),
      CEB1 => CEB1,
      P(23 downto 0) => P(23 downto 0),
      ap_clk => ap_clk,
      p_27_in => p_27_in,
      q00(15 downto 0) => q00(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_21 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    p_27_in : in STD_LOGIC;
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_21 : entity is "bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_21;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_21 is
begin
bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_79
     port map (
      CEB1 => CEB1,
      DSP_ALU_INST(7 downto 0) => DSP_ALU_INST(7 downto 0),
      P(23 downto 0) => P(23 downto 0),
      ap_clk => ap_clk,
      p_27_in => p_27_in,
      q00(15 downto 0) => q00(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_22 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    p_27_in : in STD_LOGIC;
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_22 : entity is "bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_22;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_22 is
begin
bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_78
     port map (
      CEB1 => CEB1,
      DSP_ALU_INST(7 downto 0) => DSP_ALU_INST(7 downto 0),
      P(23 downto 0) => P(23 downto 0),
      ap_clk => ap_clk,
      p_27_in => p_27_in,
      q00(15 downto 0) => q00(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_23 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    p_27_in : in STD_LOGIC;
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_23 : entity is "bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_23;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_23 is
begin
bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_77
     port map (
      CEB1 => CEB1,
      DSP_ALU_INST(7 downto 0) => DSP_ALU_INST(7 downto 0),
      P(23 downto 0) => P(23 downto 0),
      ap_clk => ap_clk,
      p_27_in => p_27_in,
      q00(15 downto 0) => q00(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_24 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    p_27_in : in STD_LOGIC;
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_24 : entity is "bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_24;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_24 is
begin
bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_76
     port map (
      CEB1 => CEB1,
      DSP_ALU_INST(7 downto 0) => DSP_ALU_INST(7 downto 0),
      P(23 downto 0) => P(23 downto 0),
      ap_clk => ap_clk,
      p_27_in => p_27_in,
      q00(15 downto 0) => q00(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_25 is
  port (
    P : out STD_LOGIC_VECTOR ( 23 downto 0 );
    CEB1 : out STD_LOGIC;
    p_27_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_25 : entity is "bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_25;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_25 is
begin
bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_DSP48_0
     port map (
      CEB1 => CEB1,
      DSP_ALU_INST(7 downto 0) => DSP_ALU_INST(7 downto 0),
      E(0) => E(0),
      P(23 downto 0) => P(23 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      p_27_in => p_27_in,
      q00(15 downto 0) => q00(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 24 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_27_in : in STD_LOGIC;
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    DSP_A_B_DATA_INST : in STD_LOGIC;
    DSP_A_B_DATA_INST_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_1035 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1 : entity is "bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1 is
begin
bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_75
     port map (
      CEB1 => CEB1,
      DSP_ALU_INST(0) => DSP_ALU_INST(0),
      DSP_ALU_INST_0(23 downto 0) => DSP_ALU_INST_0(23 downto 0),
      DSP_A_B_DATA_INST => DSP_A_B_DATA_INST,
      DSP_A_B_DATA_INST_0 => DSP_A_B_DATA_INST_0,
      P(24 downto 0) => P(24 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_1035(7 downto 0) => ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_1035(7 downto 0),
      p_27_in => p_27_in,
      q00(15 downto 0) => q00(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_26 is
  port (
    P : out STD_LOGIC_VECTOR ( 24 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_27_in : in STD_LOGIC;
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    brmerge_i_reg_3176 : in STD_LOGIC;
    DSP_A_B_DATA_INST : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_1026 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_26 : entity is "bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_26;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_26 is
begin
bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_74
     port map (
      CEB1 => CEB1,
      DSP_ALU_INST(0) => DSP_ALU_INST(0),
      DSP_ALU_INST_0(23 downto 0) => DSP_ALU_INST_0(23 downto 0),
      DSP_A_B_DATA_INST => DSP_A_B_DATA_INST,
      P(24 downto 0) => P(24 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_1026(7 downto 0) => ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_1026(7 downto 0),
      brmerge_i_reg_3176 => brmerge_i_reg_3176,
      p_27_in => p_27_in,
      q00(15 downto 0) => q00(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_27 is
  port (
    P : out STD_LOGIC_VECTOR ( 24 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_27_in : in STD_LOGIC;
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    brmerge_i_reg_3176 : in STD_LOGIC;
    DSP_A_B_DATA_INST : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_1017 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_27 : entity is "bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_27;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_27 is
begin
bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_73
     port map (
      CEB1 => CEB1,
      DSP_ALU_INST(0) => DSP_ALU_INST(0),
      DSP_ALU_INST_0(23 downto 0) => DSP_ALU_INST_0(23 downto 0),
      DSP_A_B_DATA_INST => DSP_A_B_DATA_INST,
      P(24 downto 0) => P(24 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_1017(7 downto 0) => ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_1017(7 downto 0),
      brmerge_i_reg_3176 => brmerge_i_reg_3176,
      p_27_in => p_27_in,
      q00(15 downto 0) => q00(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_28 is
  port (
    P : out STD_LOGIC_VECTOR ( 24 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_27_in : in STD_LOGIC;
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    brmerge_i_reg_3176 : in STD_LOGIC;
    DSP_A_B_DATA_INST : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_phi_reg_pp1_iter2_PixArray_val_V_1_3_0_i_reg_1008 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_28 : entity is "bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_28;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_28 is
begin
bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_72
     port map (
      CEB1 => CEB1,
      DSP_ALU_INST(0) => DSP_ALU_INST(0),
      DSP_ALU_INST_0(23 downto 0) => DSP_ALU_INST_0(23 downto 0),
      DSP_A_B_DATA_INST => DSP_A_B_DATA_INST,
      P(24 downto 0) => P(24 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      ap_phi_reg_pp1_iter2_PixArray_val_V_1_3_0_i_reg_1008(7 downto 0) => ap_phi_reg_pp1_iter2_PixArray_val_V_1_3_0_i_reg_1008(7 downto 0),
      brmerge_i_reg_3176 => brmerge_i_reg_3176,
      p_27_in => p_27_in,
      q00(15 downto 0) => q00(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_29 is
  port (
    P : out STD_LOGIC_VECTOR ( 24 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_27_in : in STD_LOGIC;
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    brmerge_i_reg_3176 : in STD_LOGIC;
    DSP_A_B_DATA_INST : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_phi_reg_pp1_iter2_PixArray_val_V_1_4_0_i_reg_999 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_29 : entity is "bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_29;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_29 is
begin
bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_71
     port map (
      CEB1 => CEB1,
      DSP_ALU_INST(0) => DSP_ALU_INST(0),
      DSP_ALU_INST_0(23 downto 0) => DSP_ALU_INST_0(23 downto 0),
      DSP_A_B_DATA_INST => DSP_A_B_DATA_INST,
      P(24 downto 0) => P(24 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      ap_phi_reg_pp1_iter2_PixArray_val_V_1_4_0_i_reg_999(7 downto 0) => ap_phi_reg_pp1_iter2_PixArray_val_V_1_4_0_i_reg_999(7 downto 0),
      brmerge_i_reg_3176 => brmerge_i_reg_3176,
      p_27_in => p_27_in,
      q00(15 downto 0) => q00(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_30 is
  port (
    P : out STD_LOGIC_VECTOR ( 24 downto 0 );
    CEB1 : out STD_LOGIC;
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_27_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_enable_reg_pp1_iter2 : in STD_LOGIC;
    DSP_A_B_DATA_INST : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    brmerge_i_reg_3176 : in STD_LOGIC;
    DSP_A_B_DATA_INST_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_phi_reg_pp1_iter2_PixArray_val_V_1_5_0_i_reg_990 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_30 : entity is "bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_30;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_30 is
begin
bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_DSP48_1
     port map (
      CEB1 => CEB1,
      DSP_ALU_INST(0) => DSP_ALU_INST(0),
      DSP_ALU_INST_0(23 downto 0) => DSP_ALU_INST_0(23 downto 0),
      DSP_A_B_DATA_INST => DSP_A_B_DATA_INST,
      DSP_A_B_DATA_INST_0 => DSP_A_B_DATA_INST_0,
      P(24 downto 0) => P(24 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp1_iter2 => ap_enable_reg_pp1_iter2,
      ap_phi_reg_pp1_iter2_PixArray_val_V_1_5_0_i_reg_990(7 downto 0) => ap_phi_reg_pp1_iter2_PixArray_val_V_1_5_0_i_reg_990(7 downto 0),
      brmerge_i_reg_3176 => brmerge_i_reg_3176,
      p_27_in => p_27_in,
      q00(15 downto 0) => q00(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    CEA1 : in STD_LOGIC;
    p_27_in : in STD_LOGIC;
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 24 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1 : entity is "bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1 is
begin
bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_70
     port map (
      CEA1 => CEA1,
      CEB1 => CEB1,
      P(24 downto 0) => P(24 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      p_27_in => p_27_in,
      q00(15 downto 0) => q00(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_31 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    CEA1 : in STD_LOGIC;
    p_27_in : in STD_LOGIC;
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 24 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_31 : entity is "bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_31;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_31 is
begin
bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_69
     port map (
      CEA1 => CEA1,
      CEB1 => CEB1,
      P(24 downto 0) => P(24 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      p_27_in => p_27_in,
      q00(15 downto 0) => q00(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_32 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    CEA1 : in STD_LOGIC;
    p_27_in : in STD_LOGIC;
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 24 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_32 : entity is "bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_32;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_32 is
begin
bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_68
     port map (
      CEA1 => CEA1,
      CEB1 => CEB1,
      P(24 downto 0) => P(24 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      p_27_in => p_27_in,
      q00(15 downto 0) => q00(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_33 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    CEA1 : in STD_LOGIC;
    p_27_in : in STD_LOGIC;
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 24 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_33 : entity is "bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_33;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_33 is
begin
bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_67
     port map (
      CEA1 => CEA1,
      CEB1 => CEB1,
      P(24 downto 0) => P(24 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      p_27_in => p_27_in,
      q00(15 downto 0) => q00(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_34 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    CEA1 : in STD_LOGIC;
    p_27_in : in STD_LOGIC;
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 24 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_34 : entity is "bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_34;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_34 is
begin
bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_66
     port map (
      CEA1 => CEA1,
      CEB1 => CEB1,
      P(24 downto 0) => P(24 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      p_27_in => p_27_in,
      q00(15 downto 0) => q00(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_35 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    CEA1 : out STD_LOGIC;
    CEB1 : out STD_LOGIC;
    p_27_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 24 downto 0 );
    ap_enable_reg_pp1_iter3 : in STD_LOGIC;
    \PixArray_val_V_5_5_1_i_reg_744_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_35 : entity is "bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_35;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_35 is
begin
bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_DSP48_2
     port map (
      CEA1 => CEA1,
      CEB1 => CEB1,
      P(24 downto 0) => P(24 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      \PixArray_val_V_5_5_1_i_reg_744_reg[0]\ => \PixArray_val_V_5_5_1_i_reg_744_reg[0]\,
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp1_iter3 => ap_enable_reg_pp1_iter3,
      p_27_in => p_27_in,
      q00(15 downto 0) => q00(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 25 downto 0 );
    CEA1 : in STD_LOGIC;
    p_27_in : in STD_LOGIC;
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1 : entity is "bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1 is
begin
bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_65
     port map (
      CEA1 => CEA1,
      CEB1 => CEB1,
      P(25 downto 0) => P(25 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      p_27_in => p_27_in,
      q00(15 downto 0) => q00(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_36 is
  port (
    P : out STD_LOGIC_VECTOR ( 25 downto 0 );
    CEA1 : in STD_LOGIC;
    p_27_in : in STD_LOGIC;
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_36 : entity is "bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_36;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_36 is
begin
bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_64
     port map (
      CEA1 => CEA1,
      CEB1 => CEB1,
      P(25 downto 0) => P(25 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      p_27_in => p_27_in,
      q00(15 downto 0) => q00(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_37 is
  port (
    P : out STD_LOGIC_VECTOR ( 25 downto 0 );
    CEA1 : in STD_LOGIC;
    p_27_in : in STD_LOGIC;
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_37 : entity is "bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_37;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_37 is
begin
bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_63
     port map (
      CEA1 => CEA1,
      CEB1 => CEB1,
      P(25 downto 0) => P(25 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      p_27_in => p_27_in,
      q00(15 downto 0) => q00(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_38 is
  port (
    P : out STD_LOGIC_VECTOR ( 25 downto 0 );
    CEA1 : in STD_LOGIC;
    p_27_in : in STD_LOGIC;
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_38 : entity is "bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_38;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_38 is
begin
bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_62
     port map (
      CEA1 => CEA1,
      CEB1 => CEB1,
      P(25 downto 0) => P(25 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      p_27_in => p_27_in,
      q00(15 downto 0) => q00(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_39 is
  port (
    P : out STD_LOGIC_VECTOR ( 25 downto 0 );
    CEA1 : in STD_LOGIC;
    p_27_in : in STD_LOGIC;
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_39 : entity is "bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_39;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_39 is
begin
bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_61
     port map (
      CEA1 => CEA1,
      CEB1 => CEB1,
      P(25 downto 0) => P(25 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      p_27_in => p_27_in,
      q00(15 downto 0) => q00(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_40 is
  port (
    P : out STD_LOGIC_VECTOR ( 25 downto 0 );
    CEB1 : out STD_LOGIC;
    CEA1 : in STD_LOGIC;
    p_27_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 );
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    DSP_A_B_DATA_INST : in STD_LOGIC;
    ap_enable_reg_pp1_iter4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_40 : entity is "bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_40;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_40 is
begin
bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_DSP48_3
     port map (
      CEA1 => CEA1,
      CEB1 => CEB1,
      DSP_A_B_DATA_INST => DSP_A_B_DATA_INST,
      P(25 downto 0) => P(25 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp1_iter4 => ap_enable_reg_pp1_iter4,
      p_27_in => p_27_in,
      q00(15 downto 0) => q00(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    CEA1 : in STD_LOGIC;
    p_27_in : in STD_LOGIC;
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1 : entity is "bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1 is
begin
bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_60
     port map (
      CEA1 => CEA1,
      CEB1 => CEB1,
      P(25 downto 0) => P(25 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      p_27_in => p_27_in,
      q00(15 downto 0) => q00(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_41 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    CEA1 : in STD_LOGIC;
    p_27_in : in STD_LOGIC;
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_41 : entity is "bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_41;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_41 is
begin
bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_59
     port map (
      CEA1 => CEA1,
      CEB1 => CEB1,
      P(25 downto 0) => P(25 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      p_27_in => p_27_in,
      q00(15 downto 0) => q00(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_42 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    CEA1 : in STD_LOGIC;
    p_27_in : in STD_LOGIC;
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_42 : entity is "bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_42;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_42 is
begin
bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_58
     port map (
      CEA1 => CEA1,
      CEB1 => CEB1,
      P(25 downto 0) => P(25 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      p_27_in => p_27_in,
      q00(15 downto 0) => q00(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_43 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    CEA1 : in STD_LOGIC;
    p_27_in : in STD_LOGIC;
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_43 : entity is "bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_43;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_43 is
begin
bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_57
     port map (
      CEA1 => CEA1,
      CEB1 => CEB1,
      P(25 downto 0) => P(25 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      p_27_in => p_27_in,
      q00(15 downto 0) => q00(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_44 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    CEA1 : in STD_LOGIC;
    p_27_in : in STD_LOGIC;
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 25 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_44 : entity is "bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_44;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_44 is
begin
bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_56
     port map (
      CEA1 => CEA1,
      CEB1 => CEB1,
      P(25 downto 0) => P(25 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      p_27_in => p_27_in,
      q00(15 downto 0) => q00(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_45 is
  port (
    PCOUT : out STD_LOGIC_VECTOR ( 47 downto 0 );
    CEB1 : out STD_LOGIC;
    CEA1 : in STD_LOGIC;
    p_27_in : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    P : in STD_LOGIC_VECTOR ( 25 downto 0 );
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    DSP_A_B_DATA_INST : in STD_LOGIC;
    ap_enable_reg_pp1_iter5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_45 : entity is "bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_45;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_45 is
begin
bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_DSP48_4
     port map (
      CEA1 => CEA1,
      CEB1 => CEB1,
      DSP_A_B_DATA_INST => DSP_A_B_DATA_INST,
      P(25 downto 0) => P(25 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp1_iter5 => ap_enable_reg_pp1_iter5,
      p_27_in => p_27_in,
      q00(15 downto 0) => q00(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    CEA1 : in STD_LOGIC;
    p_27_in : in STD_LOGIC;
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1 : entity is "bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1 is
begin
bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_55
     port map (
      CEA1 => CEA1,
      CEB1 => CEB1,
      D(7 downto 0) => D(7 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      p_27_in => p_27_in,
      q00(15 downto 0) => q00(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_46 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    CEA1 : in STD_LOGIC;
    p_27_in : in STD_LOGIC;
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_46 : entity is "bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_46;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_46 is
begin
bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_54
     port map (
      CEA1 => CEA1,
      CEB1 => CEB1,
      D(7 downto 0) => D(7 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      p_27_in => p_27_in,
      q00(15 downto 0) => q00(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_47 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    CEA1 : in STD_LOGIC;
    p_27_in : in STD_LOGIC;
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_47 : entity is "bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_47;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_47 is
begin
bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_53
     port map (
      CEA1 => CEA1,
      CEB1 => CEB1,
      D(7 downto 0) => D(7 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      p_27_in => p_27_in,
      q00(15 downto 0) => q00(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_48 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    CEA1 : in STD_LOGIC;
    p_27_in : in STD_LOGIC;
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_48 : entity is "bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_48;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_48 is
begin
bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_52
     port map (
      CEA1 => CEA1,
      CEB1 => CEB1,
      D(7 downto 0) => D(7 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      p_27_in => p_27_in,
      q00(15 downto 0) => q00(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_49 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    CEA1 : in STD_LOGIC;
    p_27_in : in STD_LOGIC;
    CEB1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_49 : entity is "bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_49;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_49 is
begin
bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_51
     port map (
      CEA1 => CEA1,
      CEB1 => CEB1,
      D(7 downto 0) => D(7 downto 0),
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      Q(7 downto 0) => Q(7 downto 0),
      ap_clk => ap_clk,
      p_27_in => p_27_in,
      q00(15 downto 0) => q00(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_50 is
  port (
    CEA1 : out STD_LOGIC;
    p_27_in : out STD_LOGIC;
    CEB1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    q00 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    PCOUT : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \LineBuf_val_V_0_addr_reg_3219_pp1_iter1_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \LineBuf_val_V_0_addr_reg_3219_pp1_iter1_reg_reg[0]_0\ : in STD_LOGIC;
    \PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg_reg[7]\ : in STD_LOGIC;
    \PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg_reg[7]_0\ : in STD_LOGIC;
    SrcYUV422_empty_n : in STD_LOGIC;
    OutYUV_full_n : in STD_LOGIC;
    \PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg_reg[7]_1\ : in STD_LOGIC;
    OutputWriteEn_reg_3163 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ap_enable_reg_pp1_iter6 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_50 : entity is "bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_50;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_50 is
begin
bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_DSP48_5
     port map (
      CEA1 => CEA1,
      CEB1 => CEB1,
      CEP => p_27_in,
      D(7 downto 0) => D(7 downto 0),
      \LineBuf_val_V_0_addr_reg_3219_pp1_iter1_reg_reg[0]\(0) => \LineBuf_val_V_0_addr_reg_3219_pp1_iter1_reg_reg[0]\(0),
      \LineBuf_val_V_0_addr_reg_3219_pp1_iter1_reg_reg[0]_0\ => \LineBuf_val_V_0_addr_reg_3219_pp1_iter1_reg_reg[0]_0\,
      OutYUV_full_n => OutYUV_full_n,
      OutputWriteEn_reg_3163 => OutputWriteEn_reg_3163,
      PCOUT(47 downto 0) => PCOUT(47 downto 0),
      \PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg_reg[7]\ => \PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg_reg[7]\,
      \PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg_reg[7]_0\ => \PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg_reg[7]_0\,
      \PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg_reg[7]_1\ => \PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg_reg[7]_1\,
      Q(7 downto 0) => Q(7 downto 0),
      SrcYUV422_empty_n => SrcYUV422_empty_n,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp1_iter6 => ap_enable_reg_pp1_iter6,
      q00(15 downto 0) => q00(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_0 is
  port (
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    linebuf_c_val_V_0_ce1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    linebuf_c_val_V_0_d0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7]\ : in STD_LOGIC;
    cmp27_i_reg_1348 : in STD_LOGIC;
    ram_reg_bram_0_2 : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_0 : entity is "bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_0";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_0;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_0 is
begin
bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_94
     port map (
      D(7 downto 0) => D(7 downto 0),
      DOUTBDOUT(15 downto 0) => DOUTBDOUT(15 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7]\ => \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7]\,
      \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7]_0\ => \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7]_0\,
      cmp27_i_reg_1348 => cmp27_i_reg_1348,
      linebuf_c_val_V_0_ce1 => linebuf_c_val_V_0_ce1,
      linebuf_c_val_V_0_d0(15 downto 0) => linebuf_c_val_V_0_d0(15 downto 0),
      ram_reg_bram_0_0(7 downto 0) => ram_reg_bram_0(7 downto 0),
      ram_reg_bram_0_1(10 downto 0) => ram_reg_bram_0_0(10 downto 0),
      ram_reg_bram_0_2 => ram_reg_bram_0_1,
      ram_reg_bram_0_3 => ram_reg_bram_0_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_91 is
  port (
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    linebuf_c_val_V_0_ce1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC;
    ram_reg_bram_0_2 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    \outpix_val_V_4_6_reg_1468_reg[7]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \outpix_val_V_4_6_reg_1468_reg[7]_0\ : in STD_LOGIC;
    ram_reg_bram_0_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cmp76_i_reg_1352 : in STD_LOGIC;
    linebuf_c_val_V_0_d0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_7 : in STD_LOGIC;
    cmp27_i_reg_1348 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_91 : entity is "bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_0";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_91;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_91 is
begin
bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_93
     port map (
      D(7 downto 0) => D(7 downto 0),
      DOUTBDOUT(15 downto 0) => DOUTBDOUT(15 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      cmp27_i_reg_1348 => cmp27_i_reg_1348,
      cmp76_i_reg_1352 => cmp76_i_reg_1352,
      linebuf_c_val_V_0_ce1 => linebuf_c_val_V_0_ce1,
      linebuf_c_val_V_0_d0(15 downto 0) => linebuf_c_val_V_0_d0(15 downto 0),
      \outpix_val_V_4_6_reg_1468_reg[7]\(15 downto 0) => \outpix_val_V_4_6_reg_1468_reg[7]\(15 downto 0),
      \outpix_val_V_4_6_reg_1468_reg[7]_0\ => \outpix_val_V_4_6_reg_1468_reg[7]_0\,
      ram_reg_bram_0_0(7 downto 0) => ram_reg_bram_0(7 downto 0),
      ram_reg_bram_0_1(10 downto 0) => ram_reg_bram_0_0(10 downto 0),
      ram_reg_bram_0_2 => ram_reg_bram_0_1,
      ram_reg_bram_0_3 => ram_reg_bram_0_2,
      ram_reg_bram_0_4(7 downto 0) => ram_reg_bram_0_3(7 downto 0),
      ram_reg_bram_0_5(7 downto 0) => ram_reg_bram_0_4(7 downto 0),
      ram_reg_bram_0_6(7 downto 0) => ram_reg_bram_0_5(7 downto 0),
      ram_reg_bram_0_7(7 downto 0) => ram_reg_bram_0_6(7 downto 0),
      ram_reg_bram_0_8 => ram_reg_bram_0_7
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_92 is
  port (
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \icmp_ln1063_reg_1407_pp0_iter1_reg_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    internal_full_n_reg : out STD_LOGIC;
    ap_block_pp0_stage0_110011 : out STD_LOGIC;
    ram_reg_bram_0 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    \icmp_ln1044_reg_1194_reg[0]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    linebuf_c_val_V_0_ce1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC;
    SrcYUV_empty_n : in STD_LOGIC;
    cmp27_i_reg_1348 : in STD_LOGIC;
    ram_reg_bram_0_2 : in STD_LOGIC;
    cmp76_i_reg_1352 : in STD_LOGIC;
    \icmp_ln1063_reg_1407_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_0_3 : in STD_LOGIC;
    SrcYUV422_full_n : in STD_LOGIC;
    ram_reg_bram_0_4 : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    tmp_reg_1370 : in STD_LOGIC;
    icmp_ln1044_reg_1194 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_92 : entity is "bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_0";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_92;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_92 is
begin
bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_ram
     port map (
      DINADIN(15 downto 0) => DINADIN(15 downto 0),
      DOUTBDOUT(15 downto 0) => DOUTBDOUT(15 downto 0),
      E(0) => E(0),
      Q(10 downto 0) => Q(10 downto 0),
      SrcYUV422_full_n => SrcYUV422_full_n,
      SrcYUV_empty_n => SrcYUV_empty_n,
      WEA(0) => internal_full_n_reg,
      \ap_CS_fsm_reg[3]\ => \ap_CS_fsm_reg[3]\,
      ap_block_pp0_stage0_110011 => ap_block_pp0_stage0_110011,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      cmp27_i_reg_1348 => cmp27_i_reg_1348,
      cmp76_i_reg_1352 => cmp76_i_reg_1352,
      icmp_ln1044_reg_1194 => icmp_ln1044_reg_1194,
      \icmp_ln1044_reg_1194_reg[0]\ => \icmp_ln1044_reg_1194_reg[0]\,
      \icmp_ln1063_reg_1407_pp0_iter1_reg_reg[0]\ => \icmp_ln1063_reg_1407_pp0_iter1_reg_reg[0]\,
      \icmp_ln1063_reg_1407_reg[0]\(0) => \icmp_ln1063_reg_1407_reg[0]\(0),
      linebuf_c_val_V_0_ce1 => linebuf_c_val_V_0_ce1,
      ram_reg_bram_0_0(15 downto 0) => ram_reg_bram_0(15 downto 0),
      ram_reg_bram_0_1(10 downto 0) => ram_reg_bram_0_0(10 downto 0),
      ram_reg_bram_0_2 => ram_reg_bram_0_1,
      ram_reg_bram_0_3 => ram_reg_bram_0_2,
      ram_reg_bram_0_4 => ram_reg_bram_0_3,
      ram_reg_bram_0_5 => ram_reg_bram_0_4,
      tmp_reg_1370 => tmp_reg_1370
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sel_tmp6_reg_1388_reg[0]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_bram_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    sel_tmp6_reg_1388 : in STD_LOGIC;
    empty_68_reg_1342 : in STD_LOGIC;
    \outpix_val_V_0_2_reg_1496_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    sel_tmp1_reg_1374 : in STD_LOGIC;
    \outpix_val_V_3_2_reg_1506_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_1 : entity is "bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_1";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_1;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_1 is
begin
bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_1_ram_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_1_ram
     port map (
      D(7 downto 0) => D(7 downto 0),
      Q(10 downto 0) => Q(10 downto 0),
      ap_clk => ap_clk,
      empty_68_reg_1342 => empty_68_reg_1342,
      \outpix_val_V_0_2_reg_1496_reg[7]\(7 downto 0) => \outpix_val_V_0_2_reg_1496_reg[7]\(7 downto 0),
      \outpix_val_V_3_2_reg_1506_reg[7]\(7 downto 0) => \outpix_val_V_3_2_reg_1506_reg[7]\(7 downto 0),
      ram_reg_bram_0_0 => ram_reg_bram_0,
      ram_reg_bram_0_1(15 downto 0) => ram_reg_bram_0_0(15 downto 0),
      sel_tmp1_reg_1374 => sel_tmp1_reg_1374,
      sel_tmp6_reg_1388 => sel_tmp6_reg_1388,
      \sel_tmp6_reg_1388_reg[0]\(7 downto 0) => \sel_tmp6_reg_1388_reg[0]\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0 is
  port (
    q00 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ram_reg_0_63_15_15 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_0_63_15_15_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0_63_15_15_1 : in STD_LOGIC;
    ram_reg_0_63_15_15_2 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_clk : in STD_LOGIC;
    vfltCoeff_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0 : entity is "bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0 is
begin
bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_90
     port map (
      Q(2 downto 0) => Q(2 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      q00(15 downto 0) => q00(15 downto 0),
      ram_reg_0_63_15_15_0(5 downto 0) => ram_reg_0_63_15_15(5 downto 0),
      ram_reg_0_63_15_15_1(0) => ram_reg_0_63_15_15_0(0),
      ram_reg_0_63_15_15_2 => ram_reg_0_63_15_15_1,
      ram_reg_0_63_15_15_3(5 downto 0) => ram_reg_0_63_15_15_2(5 downto 0),
      vfltCoeff_q0(15 downto 0) => vfltCoeff_q0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_11 is
  port (
    q00 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ram_reg_0_63_15_15 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_enable_reg_pp1_iter2 : in STD_LOGIC;
    ram_reg_0_63_15_15_0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_clk : in STD_LOGIC;
    vfltCoeff_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_11 : entity is "bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_11;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_11 is
begin
bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_89
     port map (
      Q(2 downto 0) => Q(2 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp1_iter2 => ap_enable_reg_pp1_iter2,
      q00(15 downto 0) => q00(15 downto 0),
      ram_reg_0_63_15_15_0(5 downto 0) => ram_reg_0_63_15_15(5 downto 0),
      ram_reg_0_63_15_15_1(5 downto 0) => ram_reg_0_63_15_15_0(5 downto 0),
      vfltCoeff_q0(15 downto 0) => vfltCoeff_q0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_12 is
  port (
    q00 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ram_reg_0_63_15_15 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_enable_reg_pp1_iter3 : in STD_LOGIC;
    ram_reg_0_63_15_15_0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_clk : in STD_LOGIC;
    vfltCoeff_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_12 : entity is "bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_12;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_12 is
begin
bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_88
     port map (
      Q(2 downto 0) => Q(2 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp1_iter3 => ap_enable_reg_pp1_iter3,
      q00(15 downto 0) => q00(15 downto 0),
      ram_reg_0_63_15_15_0(5 downto 0) => ram_reg_0_63_15_15(5 downto 0),
      ram_reg_0_63_15_15_1(5 downto 0) => ram_reg_0_63_15_15_0(5 downto 0),
      vfltCoeff_q0(15 downto 0) => vfltCoeff_q0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_13 is
  port (
    q00 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ram_reg_0_63_15_15 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_enable_reg_pp1_iter4 : in STD_LOGIC;
    ram_reg_0_63_15_15_0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_clk : in STD_LOGIC;
    vfltCoeff_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_13 : entity is "bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_13;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_13 is
begin
bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_87
     port map (
      Q(2 downto 0) => Q(2 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp1_iter4 => ap_enable_reg_pp1_iter4,
      q00(15 downto 0) => q00(15 downto 0),
      ram_reg_0_63_15_15_0(5 downto 0) => ram_reg_0_63_15_15(5 downto 0),
      ram_reg_0_63_15_15_1(5 downto 0) => ram_reg_0_63_15_15_0(5 downto 0),
      vfltCoeff_q0(15 downto 0) => vfltCoeff_q0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_14 is
  port (
    q00 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ram_reg_0_63_15_15 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_enable_reg_pp1_iter5 : in STD_LOGIC;
    ram_reg_0_63_15_15_0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_clk : in STD_LOGIC;
    vfltCoeff_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_14 : entity is "bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_14;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_14 is
begin
bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_86
     port map (
      Q(2 downto 0) => Q(2 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp1_iter5 => ap_enable_reg_pp1_iter5,
      q00(15 downto 0) => q00(15 downto 0),
      ram_reg_0_63_15_15_0(5 downto 0) => ram_reg_0_63_15_15(5 downto 0),
      ram_reg_0_63_15_15_1(5 downto 0) => ram_reg_0_63_15_15_0(5 downto 0),
      vfltCoeff_q0(15 downto 0) => vfltCoeff_q0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_15 is
  port (
    q00 : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ram_reg_0_63_15_15 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_enable_reg_pp1_iter6 : in STD_LOGIC;
    ram_reg_0_63_15_15_0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_clk : in STD_LOGIC;
    vfltCoeff_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_15 : entity is "bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_15;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_15 is
begin
bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_ram
     port map (
      Q(2 downto 0) => Q(2 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp1_iter6 => ap_enable_reg_pp1_iter6,
      q00(15 downto 0) => q00(15 downto 0),
      ram_reg_0_63_15_15_0(5 downto 0) => ram_reg_0_63_15_15(5 downto 0),
      ram_reg_0_63_15_15_1(5 downto 0) => ram_reg_0_63_15_15_0(5 downto 0),
      vfltCoeff_q0(15 downto 0) => vfltCoeff_q0(15 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0 is
  port (
    LineBuf_val_V_0_q1 : out STD_LOGIC_VECTOR ( 47 downto 0 );
    \OutputWriteEn_reg_3163_reg[0]\ : out STD_LOGIC;
    \cmp81_i_reg_3172_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmp81_i_reg_3172_reg[0]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmp81_i_reg_3172_reg[0]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmp81_i_reg_3172_reg[0]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmp81_i_reg_3172_reg[0]_3\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmp81_i_reg_3172_reg[0]_4\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_bram_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_2 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_2_0 : in STD_LOGIC_VECTOR ( 47 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_1 : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    ram_reg_bram_1_0 : in STD_LOGIC;
    ram_reg_bram_1_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_2_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    OutputWriteEn_reg_3163 : in STD_LOGIC;
    ram_reg_bram_2_2 : in STD_LOGIC;
    OutYUV_full_n : in STD_LOGIC;
    SrcYUV422_empty_n : in STD_LOGIC;
    ram_reg_bram_2_3 : in STD_LOGIC;
    \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7]\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    cmp81_i_reg_3172 : in STD_LOGIC;
    \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]\ : in STD_LOGIC;
    \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0\ : in STD_LOGIC;
    ram_reg_bram_2_4 : in STD_LOGIC;
    ap_enable_reg_pp1_iter2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0 : entity is "bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0 is
begin
bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_85
     port map (
      D(7 downto 0) => D(7 downto 0),
      LineBuf_val_V_0_q1(47 downto 0) => LineBuf_val_V_0_q1(47 downto 0),
      OutYUV_full_n => OutYUV_full_n,
      OutputWriteEn_reg_3163 => OutputWriteEn_reg_3163,
      \OutputWriteEn_reg_3163_reg[0]\ => \OutputWriteEn_reg_3163_reg[0]\,
      Q(10 downto 0) => Q(10 downto 0),
      SrcYUV422_empty_n => SrcYUV422_empty_n,
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter2 => ap_enable_reg_pp1_iter2,
      \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]\ => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]\,
      \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0\ => \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0\,
      \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7]\(47 downto 0) => \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7]\(47 downto 0),
      ce1 => ce1,
      cmp81_i_reg_3172 => cmp81_i_reg_3172,
      \cmp81_i_reg_3172_reg[0]\ => \cmp81_i_reg_3172_reg[0]\,
      \cmp81_i_reg_3172_reg[0]_0\(7 downto 0) => \cmp81_i_reg_3172_reg[0]_0\(7 downto 0),
      \cmp81_i_reg_3172_reg[0]_1\(7 downto 0) => \cmp81_i_reg_3172_reg[0]_1\(7 downto 0),
      \cmp81_i_reg_3172_reg[0]_2\(7 downto 0) => \cmp81_i_reg_3172_reg[0]_2\(7 downto 0),
      \cmp81_i_reg_3172_reg[0]_3\(7 downto 0) => \cmp81_i_reg_3172_reg[0]_3\(7 downto 0),
      \cmp81_i_reg_3172_reg[0]_4\(7 downto 0) => \cmp81_i_reg_3172_reg[0]_4\(7 downto 0),
      ram_reg_bram_0_0 => ram_reg_bram_0,
      ram_reg_bram_1_0 => ram_reg_bram_1,
      ram_reg_bram_1_1 => ram_reg_bram_1_0,
      ram_reg_bram_1_2(0) => ram_reg_bram_1_1(0),
      ram_reg_bram_2_0(10 downto 0) => ram_reg_bram_2(10 downto 0),
      ram_reg_bram_2_1(47 downto 0) => ram_reg_bram_2_0(47 downto 0),
      ram_reg_bram_2_2(0) => ram_reg_bram_2_1(0),
      ram_reg_bram_2_3 => ram_reg_bram_2_2,
      ram_reg_bram_2_4 => ram_reg_bram_2_3,
      ram_reg_bram_2_5 => ram_reg_bram_2_4
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_16 is
  port (
    ap_enable_reg_pp1_iter0_reg : out STD_LOGIC;
    ap_enable_reg_pp1_iter0_reg_0 : out STD_LOGIC;
    ap_enable_reg_pp1_iter2_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    q1 : out STD_LOGIC_VECTOR ( 47 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0 : in STD_LOGIC;
    ram_reg_bram_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_2_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_2_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_27_in : in STD_LOGIC;
    ap_enable_reg_pp1_iter0 : in STD_LOGIC;
    ram_reg_bram_2_2 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_enable_reg_pp1_iter2 : in STD_LOGIC;
    ram_reg_bram_0_8 : in STD_LOGIC;
    ram_reg_bram_2_3 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_bram_0_9 : in STD_LOGIC;
    ram_reg_bram_1 : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    ram_reg_bram_1_0 : in STD_LOGIC;
    we0 : in STD_LOGIC;
    ram_reg_bram_2_4 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_16 : entity is "bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_16;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_16 is
begin
bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_84
     port map (
      Q(7 downto 0) => Q(7 downto 0),
      WEA(0) => ap_enable_reg_pp1_iter2_reg(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter0 => ap_enable_reg_pp1_iter0,
      ap_enable_reg_pp1_iter0_reg => ap_enable_reg_pp1_iter0_reg,
      ap_enable_reg_pp1_iter0_reg_0 => ap_enable_reg_pp1_iter0_reg_0,
      ap_enable_reg_pp1_iter2 => ap_enable_reg_pp1_iter2,
      ap_enable_reg_pp1_iter2_reg(0) => WEA(0),
      ce1 => ce1,
      p_27_in => p_27_in,
      q1(47 downto 0) => q1(47 downto 0),
      ram_reg_bram_0_0 => ram_reg_bram_0,
      ram_reg_bram_0_1(7 downto 0) => ram_reg_bram_0_0(7 downto 0),
      ram_reg_bram_0_10 => ram_reg_bram_0_9,
      ram_reg_bram_0_2(7 downto 0) => ram_reg_bram_0_1(7 downto 0),
      ram_reg_bram_0_3(7 downto 0) => ram_reg_bram_0_2(7 downto 0),
      ram_reg_bram_0_4(7 downto 0) => ram_reg_bram_0_3(7 downto 0),
      ram_reg_bram_0_5(7 downto 0) => ram_reg_bram_0_4(7 downto 0),
      ram_reg_bram_0_6(7 downto 0) => ram_reg_bram_0_5(7 downto 0),
      ram_reg_bram_0_7(7 downto 0) => ram_reg_bram_0_6(7 downto 0),
      ram_reg_bram_0_8(7 downto 0) => ram_reg_bram_0_7(7 downto 0),
      ram_reg_bram_0_9 => ram_reg_bram_0_8,
      ram_reg_bram_1_0 => ram_reg_bram_1,
      ram_reg_bram_1_1 => ram_reg_bram_1_0,
      ram_reg_bram_2_0(7 downto 0) => ram_reg_bram_2(7 downto 0),
      ram_reg_bram_2_1(7 downto 0) => ram_reg_bram_2_0(7 downto 0),
      ram_reg_bram_2_2(7 downto 0) => ram_reg_bram_2_1(7 downto 0),
      ram_reg_bram_2_3(10 downto 0) => ram_reg_bram_2_2(10 downto 0),
      ram_reg_bram_2_4(10 downto 0) => ram_reg_bram_2_3(10 downto 0),
      ram_reg_bram_2_5(0) => ram_reg_bram_2_4(0),
      we0 => we0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_17 is
  port (
    \brmerge_i_reg_3176_reg[0]_rep__1\ : out STD_LOGIC;
    \brmerge_i_reg_3176_reg[0]_rep__1_0\ : out STD_LOGIC;
    q1 : out STD_LOGIC_VECTOR ( 47 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0 : in STD_LOGIC;
    ram_reg_bram_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_2_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_2_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_1 : in STD_LOGIC;
    ram_reg_bram_1_0 : in STD_LOGIC;
    ap_enable_reg_pp1_iter2 : in STD_LOGIC;
    ram_reg_bram_1_1 : in STD_LOGIC;
    ram_reg_bram_2_2 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_bram_0_8 : in STD_LOGIC;
    ram_reg_bram_2_3 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_1_2 : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    ram_reg_bram_1_3 : in STD_LOGIC;
    ram_reg_bram_1_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    we0 : in STD_LOGIC;
    ram_reg_bram_2_4 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_17 : entity is "bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_17;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_17 is
begin
bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_83
     port map (
      Q(7 downto 0) => Q(7 downto 0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter2 => ap_enable_reg_pp1_iter2,
      \brmerge_i_reg_3176_reg[0]_rep__1\ => \brmerge_i_reg_3176_reg[0]_rep__1\,
      \brmerge_i_reg_3176_reg[0]_rep__1_0\ => \brmerge_i_reg_3176_reg[0]_rep__1_0\,
      ce1 => ce1,
      q1(47 downto 0) => q1(47 downto 0),
      ram_reg_bram_0_0 => ram_reg_bram_0,
      ram_reg_bram_0_1(7 downto 0) => ram_reg_bram_0_0(7 downto 0),
      ram_reg_bram_0_2(7 downto 0) => ram_reg_bram_0_1(7 downto 0),
      ram_reg_bram_0_3(7 downto 0) => ram_reg_bram_0_2(7 downto 0),
      ram_reg_bram_0_4(7 downto 0) => ram_reg_bram_0_3(7 downto 0),
      ram_reg_bram_0_5(7 downto 0) => ram_reg_bram_0_4(7 downto 0),
      ram_reg_bram_0_6(7 downto 0) => ram_reg_bram_0_5(7 downto 0),
      ram_reg_bram_0_7(7 downto 0) => ram_reg_bram_0_6(7 downto 0),
      ram_reg_bram_0_8(7 downto 0) => ram_reg_bram_0_7(7 downto 0),
      ram_reg_bram_0_9 => ram_reg_bram_0_8,
      ram_reg_bram_1_0 => ram_reg_bram_1,
      ram_reg_bram_1_1 => ram_reg_bram_1_0,
      ram_reg_bram_1_2 => ram_reg_bram_1_1,
      ram_reg_bram_1_3 => ram_reg_bram_1_2,
      ram_reg_bram_1_4 => ram_reg_bram_1_3,
      ram_reg_bram_1_5(0) => ram_reg_bram_1_4(0),
      ram_reg_bram_2_0(7 downto 0) => ram_reg_bram_2(7 downto 0),
      ram_reg_bram_2_1(7 downto 0) => ram_reg_bram_2_0(7 downto 0),
      ram_reg_bram_2_2(7 downto 0) => ram_reg_bram_2_1(7 downto 0),
      ram_reg_bram_2_3(10 downto 0) => ram_reg_bram_2_2(10 downto 0),
      ram_reg_bram_2_4(10 downto 0) => ram_reg_bram_2_3(10 downto 0),
      ram_reg_bram_2_5(0) => ram_reg_bram_2_4(0),
      we0 => we0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_18 is
  port (
    q1 : out STD_LOGIC_VECTOR ( 47 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0 : in STD_LOGIC;
    ram_reg_bram_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_2_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_2_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_3 : in STD_LOGIC;
    ram_reg_bram_0_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_8 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_bram_0_9 : in STD_LOGIC;
    ram_reg_bram_0_10 : in STD_LOGIC;
    ram_reg_bram_2_2 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_2_3 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_1 : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    ram_reg_bram_1_0 : in STD_LOGIC;
    ram_reg_bram_1_1 : in STD_LOGIC;
    ram_reg_bram_1_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    we0 : in STD_LOGIC;
    ram_reg_bram_2_4 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_18 : entity is "bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_18;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_18 is
begin
bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_82
     port map (
      Q(7 downto 0) => Q(7 downto 0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      ce1 => ce1,
      q1(47 downto 0) => q1(47 downto 0),
      ram_reg_bram_0_0 => ram_reg_bram_0,
      ram_reg_bram_0_1(7 downto 0) => ram_reg_bram_0_0(7 downto 0),
      ram_reg_bram_0_10 => ram_reg_bram_0_9,
      ram_reg_bram_0_11 => ram_reg_bram_0_10,
      ram_reg_bram_0_2(7 downto 0) => ram_reg_bram_0_1(7 downto 0),
      ram_reg_bram_0_3(7 downto 0) => ram_reg_bram_0_2(7 downto 0),
      ram_reg_bram_0_4 => ram_reg_bram_0_3,
      ram_reg_bram_0_5(7 downto 0) => ram_reg_bram_0_4(7 downto 0),
      ram_reg_bram_0_6(7 downto 0) => ram_reg_bram_0_5(7 downto 0),
      ram_reg_bram_0_7(7 downto 0) => ram_reg_bram_0_6(7 downto 0),
      ram_reg_bram_0_8(7 downto 0) => ram_reg_bram_0_7(7 downto 0),
      ram_reg_bram_0_9(7 downto 0) => ram_reg_bram_0_8(7 downto 0),
      ram_reg_bram_1_0 => ram_reg_bram_1,
      ram_reg_bram_1_1 => ram_reg_bram_1_0,
      ram_reg_bram_1_2 => ram_reg_bram_1_1,
      ram_reg_bram_1_3(0) => ram_reg_bram_1_2(0),
      ram_reg_bram_2_0(7 downto 0) => ram_reg_bram_2(7 downto 0),
      ram_reg_bram_2_1(7 downto 0) => ram_reg_bram_2_0(7 downto 0),
      ram_reg_bram_2_2(7 downto 0) => ram_reg_bram_2_1(7 downto 0),
      ram_reg_bram_2_3(10 downto 0) => ram_reg_bram_2_2(10 downto 0),
      ram_reg_bram_2_4(10 downto 0) => ram_reg_bram_2_3(10 downto 0),
      ram_reg_bram_2_5(0) => ram_reg_bram_2_4(0),
      we0 => we0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_19 is
  port (
    q1 : out STD_LOGIC_VECTOR ( 47 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0 : in STD_LOGIC;
    ram_reg_bram_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_2_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_2_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_bram_0_8 : in STD_LOGIC;
    ram_reg_bram_0_9 : in STD_LOGIC;
    ram_reg_bram_2_2 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ram_reg_bram_2_3 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_1 : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    ram_reg_bram_1_0 : in STD_LOGIC;
    ram_reg_bram_1_1 : in STD_LOGIC;
    ram_reg_bram_1_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    we0 : in STD_LOGIC;
    ram_reg_bram_2_4 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_19 : entity is "bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_19;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_19 is
begin
bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_81
     port map (
      Q(7 downto 0) => Q(7 downto 0),
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      ce1 => ce1,
      q1(47 downto 0) => q1(47 downto 0),
      ram_reg_bram_0_0 => ram_reg_bram_0,
      ram_reg_bram_0_1(7 downto 0) => ram_reg_bram_0_0(7 downto 0),
      ram_reg_bram_0_10 => ram_reg_bram_0_9,
      ram_reg_bram_0_2(7 downto 0) => ram_reg_bram_0_1(7 downto 0),
      ram_reg_bram_0_3(7 downto 0) => ram_reg_bram_0_2(7 downto 0),
      ram_reg_bram_0_4(7 downto 0) => ram_reg_bram_0_3(7 downto 0),
      ram_reg_bram_0_5(7 downto 0) => ram_reg_bram_0_4(7 downto 0),
      ram_reg_bram_0_6(7 downto 0) => ram_reg_bram_0_5(7 downto 0),
      ram_reg_bram_0_7(7 downto 0) => ram_reg_bram_0_6(7 downto 0),
      ram_reg_bram_0_8(7 downto 0) => ram_reg_bram_0_7(7 downto 0),
      ram_reg_bram_0_9 => ram_reg_bram_0_8,
      ram_reg_bram_1_0 => ram_reg_bram_1,
      ram_reg_bram_1_1 => ram_reg_bram_1_0,
      ram_reg_bram_1_2 => ram_reg_bram_1_1,
      ram_reg_bram_1_3(0) => ram_reg_bram_1_2(0),
      ram_reg_bram_2_0(7 downto 0) => ram_reg_bram_2(7 downto 0),
      ram_reg_bram_2_1(7 downto 0) => ram_reg_bram_2_0(7 downto 0),
      ram_reg_bram_2_2(7 downto 0) => ram_reg_bram_2_1(7 downto 0),
      ram_reg_bram_2_3(10 downto 0) => ram_reg_bram_2_2(10 downto 0),
      ram_reg_bram_2_4(10 downto 0) => ram_reg_bram_2_3(10 downto 0),
      ram_reg_bram_2_5(0) => ram_reg_bram_2_4(0),
      we0 => we0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_20 is
  port (
    \brmerge_i_reg_3176_reg[0]_rep__1\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ce1 : out STD_LOGIC;
    ap_enable_reg_pp1_iter2_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    we0 : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \brmerge_i_reg_3176_reg[0]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \brmerge_i_reg_3176_reg[0]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \brmerge_i_reg_3176_reg[0]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \brmerge_i_reg_3176_reg[0]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \brmerge_i_reg_3176_reg[0]_3\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \x_reg_619_reg[10]\ : out STD_LOGIC;
    ram_reg_bram_2 : in STD_LOGIC;
    ram_reg_bram_2_0 : in STD_LOGIC;
    ram_reg_bram_1 : in STD_LOGIC;
    SrcYUV422_empty_n : in STD_LOGIC;
    OutYUV_full_n : in STD_LOGIC;
    ram_reg_bram_1_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp1_iter0 : in STD_LOGIC;
    p_27_in : in STD_LOGIC;
    ap_enable_reg_pp1_iter2 : in STD_LOGIC;
    ram_reg_bram_2_1 : in STD_LOGIC;
    OutputWriteEn_reg_3163 : in STD_LOGIC;
    ram_reg_bram_1_1 : in STD_LOGIC;
    ram_reg_bram_2_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0 : in STD_LOGIC;
    ram_reg_bram_2_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_2_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_2_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_5 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_6 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_7 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_2_6 : in STD_LOGIC;
    DSP_A_B_DATA_INST : in STD_LOGIC;
    brmerge_i_reg_3176 : in STD_LOGIC;
    ram_reg_bram_2_7 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_bram_0_8 : in STD_LOGIC;
    ram_reg_bram_0_9 : in STD_LOGIC;
    ram_reg_bram_2_8 : in STD_LOGIC_VECTOR ( 10 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_1_2 : in STD_LOGIC;
    ram_reg_bram_1_3 : in STD_LOGIC;
    ram_reg_bram_1_4 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_20 : entity is "bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_20;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_20 is
begin
bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_ram
     port map (
      A(7 downto 0) => A(7 downto 0),
      DSP_A_B_DATA_INST => DSP_A_B_DATA_INST,
      OutYUV_full_n => OutYUV_full_n,
      OutputWriteEn_reg_3163 => OutputWriteEn_reg_3163,
      Q(0) => Q(0),
      SrcYUV422_empty_n => SrcYUV422_empty_n,
      WEA(0) => WEA(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter0 => ap_enable_reg_pp1_iter0,
      ap_enable_reg_pp1_iter2 => ap_enable_reg_pp1_iter2,
      brmerge_i_reg_3176 => brmerge_i_reg_3176,
      \brmerge_i_reg_3176_reg[0]\(7 downto 0) => \brmerge_i_reg_3176_reg[0]\(7 downto 0),
      \brmerge_i_reg_3176_reg[0]_0\(7 downto 0) => \brmerge_i_reg_3176_reg[0]_0\(7 downto 0),
      \brmerge_i_reg_3176_reg[0]_1\(7 downto 0) => \brmerge_i_reg_3176_reg[0]_1\(7 downto 0),
      \brmerge_i_reg_3176_reg[0]_2\(7 downto 0) => \brmerge_i_reg_3176_reg[0]_2\(7 downto 0),
      \brmerge_i_reg_3176_reg[0]_3\(7 downto 0) => \brmerge_i_reg_3176_reg[0]_3\(7 downto 0),
      \brmerge_i_reg_3176_reg[0]_rep__1\ => \brmerge_i_reg_3176_reg[0]_rep__1\,
      ce0 => ap_enable_reg_pp1_iter2_reg(0),
      ce1 => ce1,
      internal_empty_n_reg => E(0),
      p_27_in => p_27_in,
      ram_reg_bram_0_0 => ram_reg_bram_0,
      ram_reg_bram_0_1(7 downto 0) => ram_reg_bram_0_0(7 downto 0),
      ram_reg_bram_0_10 => ram_reg_bram_0_9,
      ram_reg_bram_0_2(7 downto 0) => ram_reg_bram_0_1(7 downto 0),
      ram_reg_bram_0_3(7 downto 0) => ram_reg_bram_0_2(7 downto 0),
      ram_reg_bram_0_4(7 downto 0) => ram_reg_bram_0_3(7 downto 0),
      ram_reg_bram_0_5(7 downto 0) => ram_reg_bram_0_4(7 downto 0),
      ram_reg_bram_0_6(7 downto 0) => ram_reg_bram_0_5(7 downto 0),
      ram_reg_bram_0_7(7 downto 0) => ram_reg_bram_0_6(7 downto 0),
      ram_reg_bram_0_8(7 downto 0) => ram_reg_bram_0_7(7 downto 0),
      ram_reg_bram_0_9 => ram_reg_bram_0_8,
      ram_reg_bram_1_0 => ram_reg_bram_1,
      ram_reg_bram_1_1 => ram_reg_bram_1_0,
      ram_reg_bram_1_2 => ram_reg_bram_1_1,
      ram_reg_bram_1_3 => ram_reg_bram_1_2,
      ram_reg_bram_1_4 => ram_reg_bram_1_3,
      ram_reg_bram_1_5(0) => ram_reg_bram_1_4(0),
      ram_reg_bram_2_0 => ram_reg_bram_2,
      ram_reg_bram_2_1 => ram_reg_bram_2_0,
      ram_reg_bram_2_2 => ram_reg_bram_2_1,
      ram_reg_bram_2_3(7 downto 0) => ram_reg_bram_2_2(7 downto 0),
      ram_reg_bram_2_4(7 downto 0) => ram_reg_bram_2_3(7 downto 0),
      ram_reg_bram_2_5(7 downto 0) => ram_reg_bram_2_4(7 downto 0),
      ram_reg_bram_2_6(7 downto 0) => ram_reg_bram_2_5(7 downto 0),
      ram_reg_bram_2_7 => ram_reg_bram_2_6,
      ram_reg_bram_2_8(10 downto 0) => ram_reg_bram_2_7(10 downto 0),
      ram_reg_bram_2_9(10 downto 0) => ram_reg_bram_2_8(10 downto 0),
      we0 => we0,
      \x_reg_619_reg[10]\ => \x_reg_619_reg[10]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_v_vcresampler_core is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_29_in : out STD_LOGIC;
    \icmp_ln1048_reg_1200_reg[0]_0\ : out STD_LOGIC;
    \cmp205_i_reg_1206_reg[0]_0\ : out STD_LOGIC;
    v_vcresampler_core_U0_ap_ready : out STD_LOGIC;
    v_vcresampler_core_U0_srcImg_read : out STD_LOGIC;
    \cmp27_i_reg_1348_reg[0]_0\ : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    v_vcresampler_core_U0_outColorMode_read : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    shiftReg_ce : out STD_LOGIC;
    ap_enable_reg_pp0_iter4_reg_0 : out STD_LOGIC;
    internal_full_n_reg : out STD_LOGIC;
    internal_full_n_reg_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    icmp_ln1044_fu_394_p2 : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln1048_reg_1200_reg[0]_1\ : in STD_LOGIC;
    \cmp205_i_reg_1206_reg[0]_1\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    SrcYUV_empty_n : in STD_LOGIC;
    ColorMode_vcr_c19_full_n : in STD_LOGIC;
    v_vcresampler_core_U0_ap_start : in STD_LOGIC;
    HwReg_HeightIn_c14_empty_n : in STD_LOGIC;
    HwReg_Width_c15_empty_n : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC;
    SrcYUV422_full_n : in STD_LOGIC;
    AXIvideo2MultiPixStream_U0_SrcYUV_write : in STD_LOGIC;
    SrcYUV_full_n : in STD_LOGIC;
    HwReg_HeightIn_c17_full_n : in STD_LOGIC;
    HwReg_Width_c18_full_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \loopWidth_reg_1188_reg[10]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_v_vcresampler_core : entity is "bd_c2dc_vsc_0_v_vcresampler_core";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_v_vcresampler_core;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_v_vcresampler_core is
  signal PixBufVal_val_V_0_fu_204 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \PixBufVal_val_V_0_fu_204[0]_i_1_n_3\ : STD_LOGIC;
  signal \PixBufVal_val_V_0_fu_204[1]_i_1_n_3\ : STD_LOGIC;
  signal \PixBufVal_val_V_0_fu_204[2]_i_1_n_3\ : STD_LOGIC;
  signal \PixBufVal_val_V_0_fu_204[3]_i_1_n_3\ : STD_LOGIC;
  signal \PixBufVal_val_V_0_fu_204[4]_i_1_n_3\ : STD_LOGIC;
  signal \PixBufVal_val_V_0_fu_204[5]_i_1_n_3\ : STD_LOGIC;
  signal \PixBufVal_val_V_0_fu_204[6]_i_1_n_3\ : STD_LOGIC;
  signal \PixBufVal_val_V_0_fu_204[7]_i_1_n_3\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln1060_fu_464_p2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal add_ln1060_reg_1333 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \add_ln1060_reg_1333[12]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln1060_reg_1333_reg[12]_i_2_n_10\ : STD_LOGIC;
  signal \add_ln1060_reg_1333_reg[12]_i_2_n_8\ : STD_LOGIC;
  signal \add_ln1060_reg_1333_reg[12]_i_2_n_9\ : STD_LOGIC;
  signal \add_ln1060_reg_1333_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln1060_reg_1333_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln1060_reg_1333_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln1060_reg_1333_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln1060_reg_1333_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln1060_reg_1333_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln1060_reg_1333_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln1060_reg_1333_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal add_ln1063_fu_537_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln1346_2_fu_978_p2 : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal add_ln1346_4_fu_1000_p2 : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal add_ln1346_7_fu_1093_p2 : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal add_ln1346_9_fu_1115_p2 : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \ap_CS_fsm[4]_i_3_n_3\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ap_block_pp0_stage0_01001 : STD_LOGIC;
  signal ap_block_pp0_stage0_110011 : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_condition_pp0_exit_iter0_state4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_i_1_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_1_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4_i_1_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4_reg_n_3 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^cmp205_i_reg_1206_reg[0]_0\ : STD_LOGIC;
  signal \cmp21582_i_reg_1324[0]_i_1_n_3\ : STD_LOGIC;
  signal \cmp21582_i_reg_1324[0]_i_2_n_3\ : STD_LOGIC;
  signal \cmp21582_i_reg_1324[0]_i_3_n_3\ : STD_LOGIC;
  signal \cmp21582_i_reg_1324_reg_n_3_[0]\ : STD_LOGIC;
  signal cmp27_i_fu_492_p2 : STD_LOGIC;
  signal cmp27_i_reg_1348 : STD_LOGIC;
  signal \cmp27_i_reg_1348[0]_i_10_n_3\ : STD_LOGIC;
  signal \cmp27_i_reg_1348[0]_i_11_n_3\ : STD_LOGIC;
  signal \cmp27_i_reg_1348[0]_i_12_n_3\ : STD_LOGIC;
  signal \cmp27_i_reg_1348[0]_i_13_n_3\ : STD_LOGIC;
  signal \cmp27_i_reg_1348[0]_i_14_n_3\ : STD_LOGIC;
  signal \cmp27_i_reg_1348[0]_i_15_n_3\ : STD_LOGIC;
  signal \cmp27_i_reg_1348[0]_i_1_n_3\ : STD_LOGIC;
  signal \cmp27_i_reg_1348[0]_i_3_n_3\ : STD_LOGIC;
  signal \cmp27_i_reg_1348[0]_i_4_n_3\ : STD_LOGIC;
  signal \cmp27_i_reg_1348[0]_i_5_n_3\ : STD_LOGIC;
  signal \cmp27_i_reg_1348[0]_i_6_n_3\ : STD_LOGIC;
  signal \cmp27_i_reg_1348[0]_i_7_n_3\ : STD_LOGIC;
  signal \cmp27_i_reg_1348[0]_i_8_n_3\ : STD_LOGIC;
  signal \cmp27_i_reg_1348[0]_i_9_n_3\ : STD_LOGIC;
  signal \^cmp27_i_reg_1348_reg[0]_0\ : STD_LOGIC;
  signal \cmp27_i_reg_1348_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \cmp27_i_reg_1348_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \cmp27_i_reg_1348_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \cmp27_i_reg_1348_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \cmp27_i_reg_1348_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \cmp27_i_reg_1348_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal cmp76_i_fu_497_p2 : STD_LOGIC;
  signal cmp76_i_reg_1352 : STD_LOGIC;
  signal \cmp76_i_reg_1352[0]_i_2_n_3\ : STD_LOGIC;
  signal \cmp76_i_reg_1352[0]_i_3_n_3\ : STD_LOGIC;
  signal empty_68_reg_1342 : STD_LOGIC;
  signal \empty_68_reg_1342[0]_i_2_n_3\ : STD_LOGIC;
  signal \empty_68_reg_1342[0]_i_3_n_3\ : STD_LOGIC;
  signal \empty_68_reg_1342[0]_i_4_n_3\ : STD_LOGIC;
  signal \empty_68_reg_1342[0]_i_5_n_3\ : STD_LOGIC;
  signal \empty_68_reg_1342[0]_i_6_n_3\ : STD_LOGIC;
  signal \empty_68_reg_1342[0]_i_7_n_3\ : STD_LOGIC;
  signal \empty_68_reg_1342[0]_i_8_n_3\ : STD_LOGIC;
  signal \empty_68_reg_1342[0]_i_9_n_3\ : STD_LOGIC;
  signal \empty_68_reg_1342_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \empty_68_reg_1342_reg[0]_i_1_n_18\ : STD_LOGIC;
  signal \empty_68_reg_1342_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \empty_68_reg_1342_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \empty_68_reg_1342_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \empty_68_reg_1342_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \empty_68_reg_1342_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \empty_68_reg_1342_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \empty_68_reg_1342_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal height_read_reg_1183 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal icmp_ln1044_reg_1194 : STD_LOGIC;
  signal \^icmp_ln1048_reg_1200_reg[0]_0\ : STD_LOGIC;
  signal icmp_ln1060_1_fu_474_p2 : STD_LOGIC;
  signal icmp_ln1060_fu_448_p2 : STD_LOGIC;
  signal \icmp_ln1060_reg_1228[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln1060_reg_1228[0]_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln1060_reg_1228[0]_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln1060_reg_1228_reg_n_3_[0]\ : STD_LOGIC;
  signal \icmp_ln1063_reg_1407[0]_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln1063_reg_1407[0]_i_6_n_3\ : STD_LOGIC;
  signal \icmp_ln1063_reg_1407[0]_i_7_n_3\ : STD_LOGIC;
  signal \icmp_ln1063_reg_1407[0]_i_8_n_3\ : STD_LOGIC;
  signal \icmp_ln1063_reg_1407_pp0_iter1_reg_reg_n_3_[0]\ : STD_LOGIC;
  signal \icmp_ln1063_reg_1407_reg_n_3_[0]\ : STD_LOGIC;
  signal linebuf_c_val_V_0_U_n_19 : STD_LOGIC;
  signal linebuf_c_val_V_0_U_n_20 : STD_LOGIC;
  signal linebuf_c_val_V_0_U_n_21 : STD_LOGIC;
  signal linebuf_c_val_V_0_U_n_22 : STD_LOGIC;
  signal linebuf_c_val_V_0_U_n_23 : STD_LOGIC;
  signal linebuf_c_val_V_0_U_n_24 : STD_LOGIC;
  signal linebuf_c_val_V_0_U_n_25 : STD_LOGIC;
  signal linebuf_c_val_V_0_U_n_26 : STD_LOGIC;
  signal linebuf_c_val_V_0_U_n_27 : STD_LOGIC;
  signal linebuf_c_val_V_0_U_n_28 : STD_LOGIC;
  signal linebuf_c_val_V_0_U_n_29 : STD_LOGIC;
  signal linebuf_c_val_V_0_U_n_30 : STD_LOGIC;
  signal linebuf_c_val_V_0_U_n_31 : STD_LOGIC;
  signal linebuf_c_val_V_0_U_n_32 : STD_LOGIC;
  signal linebuf_c_val_V_0_U_n_33 : STD_LOGIC;
  signal linebuf_c_val_V_0_U_n_34 : STD_LOGIC;
  signal linebuf_c_val_V_0_ce1 : STD_LOGIC;
  signal linebuf_c_val_V_0_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal linebuf_c_val_V_0_q1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal linebuf_c_val_V_1_q1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal linebuf_y_val_V_0_U_n_19 : STD_LOGIC;
  signal linebuf_y_val_V_0_U_n_20 : STD_LOGIC;
  signal linebuf_y_val_V_0_U_n_21 : STD_LOGIC;
  signal linebuf_y_val_V_0_U_n_39 : STD_LOGIC;
  signal linebuf_y_val_V_0_U_n_40 : STD_LOGIC;
  signal linebuf_y_val_V_0_addr_reg_1411 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal linebuf_y_val_V_0_addr_reg_1411_pp0_iter1_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal linebuf_y_val_V_0_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal linebuf_y_val_V_1_addr_reg_1443 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal linebuf_y_val_V_1_d0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal loopHeight_fu_442_p2 : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal loopHeight_reg_1223 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \loopHeight_reg_1223[0]_i_1_n_3\ : STD_LOGIC;
  signal \loopHeight_reg_1223[12]_i_2_n_3\ : STD_LOGIC;
  signal \loopHeight_reg_1223[8]_i_2_n_3\ : STD_LOGIC;
  signal loopWidth_reg_1188 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal mpix_c_val_V_0_fu_1600 : STD_LOGIC;
  signal outpix_val_V_0_2_fu_1048_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal outpix_val_V_0_2_reg_1496 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal outpix_val_V_0_reg_1429 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal outpix_val_V_0_reg_1429_pp0_iter2_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal outpix_val_V_1_3_fu_1016_p3 : STD_LOGIC_VECTOR ( 6 to 6 );
  signal outpix_val_V_1_4_fu_1022_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \outpix_val_V_1_5_reg_1491[4]_i_2_n_3\ : STD_LOGIC;
  signal \outpix_val_V_1_5_reg_1491[4]_i_3_n_3\ : STD_LOGIC;
  signal \outpix_val_V_1_5_reg_1491[4]_i_4_n_3\ : STD_LOGIC;
  signal \outpix_val_V_1_5_reg_1491[5]_i_10_n_3\ : STD_LOGIC;
  signal \outpix_val_V_1_5_reg_1491[5]_i_11_n_3\ : STD_LOGIC;
  signal \outpix_val_V_1_5_reg_1491[5]_i_12_n_3\ : STD_LOGIC;
  signal \outpix_val_V_1_5_reg_1491[5]_i_13_n_3\ : STD_LOGIC;
  signal \outpix_val_V_1_5_reg_1491[5]_i_14_n_3\ : STD_LOGIC;
  signal \outpix_val_V_1_5_reg_1491[5]_i_15_n_3\ : STD_LOGIC;
  signal \outpix_val_V_1_5_reg_1491[5]_i_16_n_3\ : STD_LOGIC;
  signal \outpix_val_V_1_5_reg_1491[5]_i_17_n_3\ : STD_LOGIC;
  signal \outpix_val_V_1_5_reg_1491[5]_i_4_n_3\ : STD_LOGIC;
  signal \outpix_val_V_1_5_reg_1491[5]_i_5_n_3\ : STD_LOGIC;
  signal \outpix_val_V_1_5_reg_1491[5]_i_6_n_3\ : STD_LOGIC;
  signal \outpix_val_V_1_5_reg_1491[5]_i_7_n_3\ : STD_LOGIC;
  signal \outpix_val_V_1_5_reg_1491[5]_i_8_n_3\ : STD_LOGIC;
  signal \outpix_val_V_1_5_reg_1491[5]_i_9_n_3\ : STD_LOGIC;
  signal \outpix_val_V_1_5_reg_1491[7]_i_1_n_3\ : STD_LOGIC;
  signal \outpix_val_V_1_5_reg_1491[7]_i_3_n_3\ : STD_LOGIC;
  signal \outpix_val_V_1_5_reg_1491[7]_i_5_n_3\ : STD_LOGIC;
  signal \outpix_val_V_1_5_reg_1491_reg[5]_i_3_n_10\ : STD_LOGIC;
  signal \outpix_val_V_1_5_reg_1491_reg[5]_i_3_n_3\ : STD_LOGIC;
  signal \outpix_val_V_1_5_reg_1491_reg[5]_i_3_n_4\ : STD_LOGIC;
  signal \outpix_val_V_1_5_reg_1491_reg[5]_i_3_n_5\ : STD_LOGIC;
  signal \outpix_val_V_1_5_reg_1491_reg[5]_i_3_n_6\ : STD_LOGIC;
  signal \outpix_val_V_1_5_reg_1491_reg[5]_i_3_n_7\ : STD_LOGIC;
  signal \outpix_val_V_1_5_reg_1491_reg[5]_i_3_n_8\ : STD_LOGIC;
  signal \outpix_val_V_1_5_reg_1491_reg[5]_i_3_n_9\ : STD_LOGIC;
  signal \outpix_val_V_1_5_reg_1491_reg_n_3_[0]\ : STD_LOGIC;
  signal \outpix_val_V_1_5_reg_1491_reg_n_3_[1]\ : STD_LOGIC;
  signal \outpix_val_V_1_5_reg_1491_reg_n_3_[2]\ : STD_LOGIC;
  signal \outpix_val_V_1_5_reg_1491_reg_n_3_[3]\ : STD_LOGIC;
  signal \outpix_val_V_1_5_reg_1491_reg_n_3_[4]\ : STD_LOGIC;
  signal \outpix_val_V_1_5_reg_1491_reg_n_3_[5]\ : STD_LOGIC;
  signal \outpix_val_V_1_5_reg_1491_reg_n_3_[6]\ : STD_LOGIC;
  signal \outpix_val_V_1_5_reg_1491_reg_n_3_[7]\ : STD_LOGIC;
  signal outpix_val_V_1_6_fu_708_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal outpix_val_V_1_6_reg_1477 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal outpix_val_V_3_2_fu_1163_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal outpix_val_V_3_2_reg_1506 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal outpix_val_V_3_reg_1436 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal outpix_val_V_3_reg_1436_pp0_iter2_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal outpix_val_V_4_3_fu_1131_p3 : STD_LOGIC_VECTOR ( 6 to 6 );
  signal outpix_val_V_4_4_fu_1137_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal outpix_val_V_4_5_reg_1501 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \outpix_val_V_4_5_reg_1501[4]_i_2_n_3\ : STD_LOGIC;
  signal \outpix_val_V_4_5_reg_1501[4]_i_3_n_3\ : STD_LOGIC;
  signal \outpix_val_V_4_5_reg_1501[4]_i_4_n_3\ : STD_LOGIC;
  signal \outpix_val_V_4_5_reg_1501[5]_i_10_n_3\ : STD_LOGIC;
  signal \outpix_val_V_4_5_reg_1501[5]_i_11_n_3\ : STD_LOGIC;
  signal \outpix_val_V_4_5_reg_1501[5]_i_12_n_3\ : STD_LOGIC;
  signal \outpix_val_V_4_5_reg_1501[5]_i_13_n_3\ : STD_LOGIC;
  signal \outpix_val_V_4_5_reg_1501[5]_i_14_n_3\ : STD_LOGIC;
  signal \outpix_val_V_4_5_reg_1501[5]_i_15_n_3\ : STD_LOGIC;
  signal \outpix_val_V_4_5_reg_1501[5]_i_16_n_3\ : STD_LOGIC;
  signal \outpix_val_V_4_5_reg_1501[5]_i_17_n_3\ : STD_LOGIC;
  signal \outpix_val_V_4_5_reg_1501[5]_i_4_n_3\ : STD_LOGIC;
  signal \outpix_val_V_4_5_reg_1501[5]_i_5_n_3\ : STD_LOGIC;
  signal \outpix_val_V_4_5_reg_1501[5]_i_6_n_3\ : STD_LOGIC;
  signal \outpix_val_V_4_5_reg_1501[5]_i_7_n_3\ : STD_LOGIC;
  signal \outpix_val_V_4_5_reg_1501[5]_i_8_n_3\ : STD_LOGIC;
  signal \outpix_val_V_4_5_reg_1501[5]_i_9_n_3\ : STD_LOGIC;
  signal \outpix_val_V_4_5_reg_1501[7]_i_2_n_3\ : STD_LOGIC;
  signal \outpix_val_V_4_5_reg_1501[7]_i_4_n_3\ : STD_LOGIC;
  signal \outpix_val_V_4_5_reg_1501_reg[5]_i_3_n_10\ : STD_LOGIC;
  signal \outpix_val_V_4_5_reg_1501_reg[5]_i_3_n_3\ : STD_LOGIC;
  signal \outpix_val_V_4_5_reg_1501_reg[5]_i_3_n_4\ : STD_LOGIC;
  signal \outpix_val_V_4_5_reg_1501_reg[5]_i_3_n_5\ : STD_LOGIC;
  signal \outpix_val_V_4_5_reg_1501_reg[5]_i_3_n_6\ : STD_LOGIC;
  signal \outpix_val_V_4_5_reg_1501_reg[5]_i_3_n_7\ : STD_LOGIC;
  signal \outpix_val_V_4_5_reg_1501_reg[5]_i_3_n_8\ : STD_LOGIC;
  signal \outpix_val_V_4_5_reg_1501_reg[5]_i_3_n_9\ : STD_LOGIC;
  signal outpix_val_V_4_6_fu_701_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal outpix_val_V_4_6_reg_1468 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^p_29_in\ : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal pix_val_V_2_1_fu_164 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pix_val_V_5_1_fu_176 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_c_val_V_0_0_fu_196 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \pixbuf_c_val_V_0_0_fu_196[0]_i_1_n_3\ : STD_LOGIC;
  signal \pixbuf_c_val_V_0_0_fu_196[1]_i_1_n_3\ : STD_LOGIC;
  signal \pixbuf_c_val_V_0_0_fu_196[2]_i_1_n_3\ : STD_LOGIC;
  signal \pixbuf_c_val_V_0_0_fu_196[3]_i_1_n_3\ : STD_LOGIC;
  signal \pixbuf_c_val_V_0_0_fu_196[4]_i_1_n_3\ : STD_LOGIC;
  signal \pixbuf_c_val_V_0_0_fu_196[5]_i_1_n_3\ : STD_LOGIC;
  signal \pixbuf_c_val_V_0_0_fu_196[6]_i_1_n_3\ : STD_LOGIC;
  signal \pixbuf_c_val_V_0_0_fu_196[7]_i_1_n_3\ : STD_LOGIC;
  signal pixbuf_c_val_V_0_1_fu_200 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \pixbuf_c_val_V_0_1_fu_200[0]_i_1_n_3\ : STD_LOGIC;
  signal \pixbuf_c_val_V_0_1_fu_200[1]_i_1_n_3\ : STD_LOGIC;
  signal \pixbuf_c_val_V_0_1_fu_200[2]_i_1_n_3\ : STD_LOGIC;
  signal \pixbuf_c_val_V_0_1_fu_200[3]_i_1_n_3\ : STD_LOGIC;
  signal \pixbuf_c_val_V_0_1_fu_200[4]_i_1_n_3\ : STD_LOGIC;
  signal \pixbuf_c_val_V_0_1_fu_200[5]_i_1_n_3\ : STD_LOGIC;
  signal \pixbuf_c_val_V_0_1_fu_200[6]_i_1_n_3\ : STD_LOGIC;
  signal \pixbuf_c_val_V_0_1_fu_200[7]_i_1_n_3\ : STD_LOGIC;
  signal pixbuf_c_val_V_1_0_reg_1458 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_c_val_V_1_1_reg_1463 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_c_val_V_2_0_5_reg_1448 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pixbuf_c_val_V_2_1_1_fu_208 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \pixbuf_c_val_V_2_1_1_fu_208[0]_i_1_n_3\ : STD_LOGIC;
  signal \pixbuf_c_val_V_2_1_1_fu_208[1]_i_1_n_3\ : STD_LOGIC;
  signal \pixbuf_c_val_V_2_1_1_fu_208[2]_i_1_n_3\ : STD_LOGIC;
  signal \pixbuf_c_val_V_2_1_1_fu_208[3]_i_1_n_3\ : STD_LOGIC;
  signal \pixbuf_c_val_V_2_1_1_fu_208[4]_i_1_n_3\ : STD_LOGIC;
  signal \pixbuf_c_val_V_2_1_1_fu_208[5]_i_1_n_3\ : STD_LOGIC;
  signal \pixbuf_c_val_V_2_1_1_fu_208[6]_i_1_n_3\ : STD_LOGIC;
  signal \pixbuf_c_val_V_2_1_1_fu_208[7]_i_1_n_3\ : STD_LOGIC;
  signal pixbuf_c_val_V_2_1_7_reg_1453 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sel_tmp1_fu_522_p2 : STD_LOGIC;
  signal sel_tmp1_reg_1374 : STD_LOGIC;
  signal sel_tmp3_reg_1328 : STD_LOGIC;
  signal \sel_tmp3_reg_1328[0]_i_1_n_3\ : STD_LOGIC;
  signal sel_tmp4_fu_527_p2 : STD_LOGIC;
  signal sel_tmp4_reg_1382 : STD_LOGIC;
  signal sel_tmp6_fu_532_p2 : STD_LOGIC;
  signal sel_tmp6_reg_1388 : STD_LOGIC;
  signal spec_select601_i_fu_503_p2 : STD_LOGIC;
  signal \spec_select601_i_reg_1360_reg_n_3_[0]\ : STD_LOGIC;
  signal tmp_reg_1370 : STD_LOGIC;
  signal \tmp_reg_1370[0]_i_10_n_3\ : STD_LOGIC;
  signal \tmp_reg_1370[0]_i_11_n_3\ : STD_LOGIC;
  signal \tmp_reg_1370[0]_i_12_n_3\ : STD_LOGIC;
  signal \tmp_reg_1370[0]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_reg_1370[0]_i_4_n_3\ : STD_LOGIC;
  signal \tmp_reg_1370[0]_i_5_n_3\ : STD_LOGIC;
  signal \tmp_reg_1370[0]_i_6_n_3\ : STD_LOGIC;
  signal \tmp_reg_1370[0]_i_7_n_3\ : STD_LOGIC;
  signal \tmp_reg_1370[0]_i_8_n_3\ : STD_LOGIC;
  signal \tmp_reg_1370[0]_i_9_n_3\ : STD_LOGIC;
  signal \tmp_reg_1370_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \tmp_reg_1370_reg[0]_i_2_n_13\ : STD_LOGIC;
  signal \tmp_reg_1370_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \tmp_reg_1370_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \tmp_reg_1370_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \tmp_reg_1370_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \^v_vcresampler_core_u0_ap_ready\ : STD_LOGIC;
  signal \^v_vcresampler_core_u0_outcolormode_read\ : STD_LOGIC;
  signal x_reg_355 : STD_LOGIC;
  signal x_reg_3550 : STD_LOGIC;
  signal \x_reg_355[10]_i_4_n_3\ : STD_LOGIC;
  signal x_reg_355_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal yOffset_fu_423_p3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal y_reg_344 : STD_LOGIC;
  signal \y_reg_344_reg_n_3_[0]\ : STD_LOGIC;
  signal \y_reg_344_reg_n_3_[10]\ : STD_LOGIC;
  signal \y_reg_344_reg_n_3_[11]\ : STD_LOGIC;
  signal \y_reg_344_reg_n_3_[12]\ : STD_LOGIC;
  signal \y_reg_344_reg_n_3_[1]\ : STD_LOGIC;
  signal \y_reg_344_reg_n_3_[2]\ : STD_LOGIC;
  signal \y_reg_344_reg_n_3_[3]\ : STD_LOGIC;
  signal \y_reg_344_reg_n_3_[4]\ : STD_LOGIC;
  signal \y_reg_344_reg_n_3_[5]\ : STD_LOGIC;
  signal \y_reg_344_reg_n_3_[6]\ : STD_LOGIC;
  signal \y_reg_344_reg_n_3_[7]\ : STD_LOGIC;
  signal \y_reg_344_reg_n_3_[8]\ : STD_LOGIC;
  signal \y_reg_344_reg_n_3_[9]\ : STD_LOGIC;
  signal zext_ln1019_reg_1213_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal zext_ln1058_reg_1218 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal zext_ln1063_reg_1401_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal zext_ln1063_reg_1401_reg_rep_i_2_n_3 : STD_LOGIC;
  signal zext_ln1063_reg_1401_reg_rep_n_50 : STD_LOGIC;
  signal zext_ln1346_2_fu_1069_p1 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal zext_ln1346_fu_954_p1 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \NLW_add_ln1060_reg_1333_reg[12]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_add_ln1060_reg_1333_reg[12]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_cmp27_i_reg_1348_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_cmp27_i_reg_1348_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_empty_68_reg_1342_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_outpix_val_V_1_5_reg_1491_reg[5]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_outpix_val_V_1_5_reg_1491_reg[7]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_outpix_val_V_1_5_reg_1491_reg[7]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_outpix_val_V_4_5_reg_1501_reg[5]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_outpix_val_V_4_5_reg_1501_reg[7]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_outpix_val_V_4_5_reg_1501_reg[7]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_tmp_reg_1370_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_tmp_reg_1370_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_zext_ln1063_reg_1401_reg_rep_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_zext_ln1063_reg_1401_reg_rep_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_zext_ln1063_reg_1401_reg_rep_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_zext_ln1063_reg_1401_reg_rep_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_zext_ln1063_reg_1401_reg_rep_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal NLW_zext_ln1063_reg_1401_reg_rep_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_zext_ln1063_reg_1401_reg_rep_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_zext_ln1063_reg_1401_reg_rep_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][16]_srl16_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][17]_srl16_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][18]_srl16_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][19]_srl16_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][20]_srl16_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][21]_srl16_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][22]_srl16_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][23]_srl16_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][40]_srl16_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][41]_srl16_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][42]_srl16_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][43]_srl16_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][44]_srl16_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][45]_srl16_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][46]_srl16_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[15][47]_srl16_i_1\ : label is "soft_lutpair304";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \add_ln1060_reg_1333_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln1060_reg_1333_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__0\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1__0\ : label is "soft_lutpair299";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \cmp27_i_reg_1348_reg[0]_i_2\ : label is 14;
  attribute SOFT_HLUTNM of \cmp76_i_reg_1352[0]_i_2\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \icmp_ln1060_reg_1228[0]_i_3\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__7\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__8\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \loopHeight_reg_1223[0]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \loopHeight_reg_1223[10]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \loopHeight_reg_1223[11]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \loopHeight_reg_1223[12]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \loopHeight_reg_1223[1]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \loopHeight_reg_1223[2]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \loopHeight_reg_1223[5]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \loopHeight_reg_1223[6]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \loopHeight_reg_1223[7]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \loopHeight_reg_1223[9]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \outpix_val_V_1_5_reg_1491[3]_i_2\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \outpix_val_V_1_5_reg_1491[4]_i_2\ : label is "soft_lutpair296";
  attribute HLUTNM : string;
  attribute HLUTNM of \outpix_val_V_1_5_reg_1491[5]_i_11\ : label is "lutpair4";
  attribute HLUTNM of \outpix_val_V_1_5_reg_1491[5]_i_12\ : label is "lutpair3";
  attribute HLUTNM of \outpix_val_V_1_5_reg_1491[5]_i_13\ : label is "lutpair2";
  attribute HLUTNM of \outpix_val_V_1_5_reg_1491[5]_i_14\ : label is "lutpair1";
  attribute HLUTNM of \outpix_val_V_1_5_reg_1491[5]_i_15\ : label is "lutpair0";
  attribute HLUTNM of \outpix_val_V_1_5_reg_1491[5]_i_16\ : label is "lutpair10";
  attribute SOFT_HLUTNM of \outpix_val_V_1_5_reg_1491[5]_i_2\ : label is "soft_lutpair295";
  attribute HLUTNM of \outpix_val_V_1_5_reg_1491[5]_i_4\ : label is "lutpair4";
  attribute HLUTNM of \outpix_val_V_1_5_reg_1491[5]_i_5\ : label is "lutpair3";
  attribute HLUTNM of \outpix_val_V_1_5_reg_1491[5]_i_6\ : label is "lutpair2";
  attribute HLUTNM of \outpix_val_V_1_5_reg_1491[5]_i_7\ : label is "lutpair1";
  attribute HLUTNM of \outpix_val_V_1_5_reg_1491[5]_i_8\ : label is "lutpair0";
  attribute HLUTNM of \outpix_val_V_1_5_reg_1491[5]_i_9\ : label is "lutpair10";
  attribute SOFT_HLUTNM of \outpix_val_V_1_5_reg_1491[6]_i_2\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \outpix_val_V_1_5_reg_1491[7]_i_3\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \outpix_val_V_4_5_reg_1501[3]_i_2\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \outpix_val_V_4_5_reg_1501[4]_i_2\ : label is "soft_lutpair298";
  attribute HLUTNM of \outpix_val_V_4_5_reg_1501[5]_i_11\ : label is "lutpair9";
  attribute HLUTNM of \outpix_val_V_4_5_reg_1501[5]_i_12\ : label is "lutpair8";
  attribute HLUTNM of \outpix_val_V_4_5_reg_1501[5]_i_13\ : label is "lutpair7";
  attribute HLUTNM of \outpix_val_V_4_5_reg_1501[5]_i_14\ : label is "lutpair6";
  attribute HLUTNM of \outpix_val_V_4_5_reg_1501[5]_i_15\ : label is "lutpair5";
  attribute HLUTNM of \outpix_val_V_4_5_reg_1501[5]_i_16\ : label is "lutpair11";
  attribute SOFT_HLUTNM of \outpix_val_V_4_5_reg_1501[5]_i_2\ : label is "soft_lutpair297";
  attribute HLUTNM of \outpix_val_V_4_5_reg_1501[5]_i_4\ : label is "lutpair9";
  attribute HLUTNM of \outpix_val_V_4_5_reg_1501[5]_i_5\ : label is "lutpair8";
  attribute HLUTNM of \outpix_val_V_4_5_reg_1501[5]_i_6\ : label is "lutpair7";
  attribute HLUTNM of \outpix_val_V_4_5_reg_1501[5]_i_7\ : label is "lutpair6";
  attribute HLUTNM of \outpix_val_V_4_5_reg_1501[5]_i_8\ : label is "lutpair5";
  attribute HLUTNM of \outpix_val_V_4_5_reg_1501[5]_i_9\ : label is "lutpair11";
  attribute SOFT_HLUTNM of \outpix_val_V_4_5_reg_1501[6]_i_2\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \outpix_val_V_4_5_reg_1501[7]_i_2\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \pixbuf_c_val_V_0_0_fu_196[0]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \pixbuf_c_val_V_0_0_fu_196[1]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \pixbuf_c_val_V_0_0_fu_196[2]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \pixbuf_c_val_V_0_0_fu_196[3]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \pixbuf_c_val_V_0_0_fu_196[4]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \pixbuf_c_val_V_0_0_fu_196[5]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \pixbuf_c_val_V_0_0_fu_196[6]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \pixbuf_c_val_V_0_0_fu_196[7]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \pixbuf_c_val_V_0_1_fu_200[0]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \pixbuf_c_val_V_0_1_fu_200[1]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \pixbuf_c_val_V_0_1_fu_200[2]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \pixbuf_c_val_V_0_1_fu_200[3]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \pixbuf_c_val_V_0_1_fu_200[4]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \pixbuf_c_val_V_0_1_fu_200[5]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \pixbuf_c_val_V_0_1_fu_200[6]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \pixbuf_c_val_V_0_1_fu_200[7]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \sel_tmp1_reg_1374[0]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \sel_tmp6_reg_1388[0]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \spec_select601_i_reg_1360[0]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \x_reg_355[1]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \x_reg_355[2]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \x_reg_355[3]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \x_reg_355[4]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \x_reg_355[6]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \x_reg_355[7]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \x_reg_355[8]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \x_reg_355[9]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \zext_ln1019_reg_1213[0]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \zext_ln1019_reg_1213[1]_i_1\ : label is "soft_lutpair327";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of zext_ln1063_reg_1401_reg_rep : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of zext_ln1063_reg_1401_reg_rep : label is "";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of zext_ln1063_reg_1401_reg_rep : label is "PERFORMANCE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of zext_ln1063_reg_1401_reg_rep : label is 2048;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of zext_ln1063_reg_1401_reg_rep : label is "zext_ln1063_reg_1401";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of zext_ln1063_reg_1401_reg_rep : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of zext_ln1063_reg_1401_reg_rep : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of zext_ln1063_reg_1401_reg_rep : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of zext_ln1063_reg_1401_reg_rep : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of zext_ln1063_reg_1401_reg_rep : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of zext_ln1063_reg_1401_reg_rep : label is 0;
  attribute SOFT_HLUTNM of zext_ln1063_reg_1401_reg_rep_i_2 : label is "soft_lutpair304";
begin
  Q(0) <= \^q\(0);
  \cmp205_i_reg_1206_reg[0]_0\ <= \^cmp205_i_reg_1206_reg[0]_0\;
  \cmp27_i_reg_1348_reg[0]_0\ <= \^cmp27_i_reg_1348_reg[0]_0\;
  \icmp_ln1048_reg_1200_reg[0]_0\ <= \^icmp_ln1048_reg_1200_reg[0]_0\;
  p_29_in <= \^p_29_in\;
  v_vcresampler_core_U0_ap_ready <= \^v_vcresampler_core_u0_ap_ready\;
  v_vcresampler_core_U0_outColorMode_read <= \^v_vcresampler_core_u0_outcolormode_read\;
\PixBufVal_val_V_0_fu_204[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0CCF0F0"
    )
        port map (
      I0 => pixbuf_c_val_V_2_0_5_reg_1448(0),
      I1 => linebuf_c_val_V_0_d0(0),
      I2 => ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375(0),
      I3 => \icmp_ln1063_reg_1407_pp0_iter1_reg_reg_n_3_[0]\,
      I4 => cmp27_i_reg_1348,
      I5 => \spec_select601_i_reg_1360_reg_n_3_[0]\,
      O => \PixBufVal_val_V_0_fu_204[0]_i_1_n_3\
    );
\PixBufVal_val_V_0_fu_204[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0CCF0F0"
    )
        port map (
      I0 => pixbuf_c_val_V_2_0_5_reg_1448(1),
      I1 => linebuf_c_val_V_0_d0(1),
      I2 => ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375(1),
      I3 => \icmp_ln1063_reg_1407_pp0_iter1_reg_reg_n_3_[0]\,
      I4 => cmp27_i_reg_1348,
      I5 => \spec_select601_i_reg_1360_reg_n_3_[0]\,
      O => \PixBufVal_val_V_0_fu_204[1]_i_1_n_3\
    );
\PixBufVal_val_V_0_fu_204[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0CCF0F0"
    )
        port map (
      I0 => pixbuf_c_val_V_2_0_5_reg_1448(2),
      I1 => linebuf_c_val_V_0_d0(2),
      I2 => ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375(2),
      I3 => \icmp_ln1063_reg_1407_pp0_iter1_reg_reg_n_3_[0]\,
      I4 => cmp27_i_reg_1348,
      I5 => \spec_select601_i_reg_1360_reg_n_3_[0]\,
      O => \PixBufVal_val_V_0_fu_204[2]_i_1_n_3\
    );
\PixBufVal_val_V_0_fu_204[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0CCF0F0"
    )
        port map (
      I0 => pixbuf_c_val_V_2_0_5_reg_1448(3),
      I1 => linebuf_c_val_V_0_d0(3),
      I2 => ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375(3),
      I3 => \icmp_ln1063_reg_1407_pp0_iter1_reg_reg_n_3_[0]\,
      I4 => cmp27_i_reg_1348,
      I5 => \spec_select601_i_reg_1360_reg_n_3_[0]\,
      O => \PixBufVal_val_V_0_fu_204[3]_i_1_n_3\
    );
\PixBufVal_val_V_0_fu_204[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0CCF0F0"
    )
        port map (
      I0 => pixbuf_c_val_V_2_0_5_reg_1448(4),
      I1 => linebuf_c_val_V_0_d0(4),
      I2 => ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375(4),
      I3 => \icmp_ln1063_reg_1407_pp0_iter1_reg_reg_n_3_[0]\,
      I4 => cmp27_i_reg_1348,
      I5 => \spec_select601_i_reg_1360_reg_n_3_[0]\,
      O => \PixBufVal_val_V_0_fu_204[4]_i_1_n_3\
    );
\PixBufVal_val_V_0_fu_204[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0CCF0F0"
    )
        port map (
      I0 => pixbuf_c_val_V_2_0_5_reg_1448(5),
      I1 => linebuf_c_val_V_0_d0(5),
      I2 => ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375(5),
      I3 => \icmp_ln1063_reg_1407_pp0_iter1_reg_reg_n_3_[0]\,
      I4 => cmp27_i_reg_1348,
      I5 => \spec_select601_i_reg_1360_reg_n_3_[0]\,
      O => \PixBufVal_val_V_0_fu_204[5]_i_1_n_3\
    );
\PixBufVal_val_V_0_fu_204[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0CCF0F0"
    )
        port map (
      I0 => pixbuf_c_val_V_2_0_5_reg_1448(6),
      I1 => linebuf_c_val_V_0_d0(6),
      I2 => ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375(6),
      I3 => \icmp_ln1063_reg_1407_pp0_iter1_reg_reg_n_3_[0]\,
      I4 => cmp27_i_reg_1348,
      I5 => \spec_select601_i_reg_1360_reg_n_3_[0]\,
      O => \PixBufVal_val_V_0_fu_204[6]_i_1_n_3\
    );
\PixBufVal_val_V_0_fu_204[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0CCF0F0"
    )
        port map (
      I0 => pixbuf_c_val_V_2_0_5_reg_1448(7),
      I1 => linebuf_c_val_V_0_d0(7),
      I2 => ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375(7),
      I3 => \icmp_ln1063_reg_1407_pp0_iter1_reg_reg_n_3_[0]\,
      I4 => cmp27_i_reg_1348,
      I5 => \spec_select601_i_reg_1360_reg_n_3_[0]\,
      O => \PixBufVal_val_V_0_fu_204[7]_i_1_n_3\
    );
\PixBufVal_val_V_0_fu_204_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_21,
      D => \PixBufVal_val_V_0_fu_204[0]_i_1_n_3\,
      Q => PixBufVal_val_V_0_fu_204(0),
      R => '0'
    );
\PixBufVal_val_V_0_fu_204_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_21,
      D => \PixBufVal_val_V_0_fu_204[1]_i_1_n_3\,
      Q => PixBufVal_val_V_0_fu_204(1),
      R => '0'
    );
\PixBufVal_val_V_0_fu_204_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_21,
      D => \PixBufVal_val_V_0_fu_204[2]_i_1_n_3\,
      Q => PixBufVal_val_V_0_fu_204(2),
      R => '0'
    );
\PixBufVal_val_V_0_fu_204_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_21,
      D => \PixBufVal_val_V_0_fu_204[3]_i_1_n_3\,
      Q => PixBufVal_val_V_0_fu_204(3),
      R => '0'
    );
\PixBufVal_val_V_0_fu_204_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_21,
      D => \PixBufVal_val_V_0_fu_204[4]_i_1_n_3\,
      Q => PixBufVal_val_V_0_fu_204(4),
      R => '0'
    );
\PixBufVal_val_V_0_fu_204_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_21,
      D => \PixBufVal_val_V_0_fu_204[5]_i_1_n_3\,
      Q => PixBufVal_val_V_0_fu_204(5),
      R => '0'
    );
\PixBufVal_val_V_0_fu_204_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_21,
      D => \PixBufVal_val_V_0_fu_204[6]_i_1_n_3\,
      Q => PixBufVal_val_V_0_fu_204(6),
      R => '0'
    );
\PixBufVal_val_V_0_fu_204_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_21,
      D => \PixBufVal_val_V_0_fu_204[7]_i_1_n_3\,
      Q => PixBufVal_val_V_0_fu_204(7),
      R => '0'
    );
\SRL_SIG_reg[15][0]_srl16_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000A80008"
    )
        port map (
      I0 => SrcYUV422_full_n,
      I1 => ap_enable_reg_pp0_iter4_reg_n_3,
      I2 => icmp_ln1044_reg_1194,
      I3 => tmp_reg_1370,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => ap_block_pp0_stage0_01001,
      O => shiftReg_ce
    );
\SRL_SIG_reg[15][0]_srl16_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => outpix_val_V_0_2_reg_1496(0),
      I1 => tmp_reg_1370,
      I2 => icmp_ln1044_reg_1194,
      I3 => ap_enable_reg_pp0_iter4_reg_n_3,
      I4 => linebuf_y_val_V_0_d0(0),
      O => \in\(0)
    );
\SRL_SIG_reg[15][10]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => \outpix_val_V_1_5_reg_1491_reg_n_3_[2]\,
      I1 => tmp_reg_1370,
      I2 => icmp_ln1044_reg_1194,
      I3 => ap_enable_reg_pp0_iter4_reg_n_3,
      I4 => linebuf_c_val_V_0_d0(2),
      O => \in\(10)
    );
\SRL_SIG_reg[15][11]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => \outpix_val_V_1_5_reg_1491_reg_n_3_[3]\,
      I1 => tmp_reg_1370,
      I2 => icmp_ln1044_reg_1194,
      I3 => ap_enable_reg_pp0_iter4_reg_n_3,
      I4 => linebuf_c_val_V_0_d0(3),
      O => \in\(11)
    );
\SRL_SIG_reg[15][12]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => \outpix_val_V_1_5_reg_1491_reg_n_3_[4]\,
      I1 => tmp_reg_1370,
      I2 => icmp_ln1044_reg_1194,
      I3 => ap_enable_reg_pp0_iter4_reg_n_3,
      I4 => linebuf_c_val_V_0_d0(4),
      O => \in\(12)
    );
\SRL_SIG_reg[15][13]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => \outpix_val_V_1_5_reg_1491_reg_n_3_[5]\,
      I1 => tmp_reg_1370,
      I2 => icmp_ln1044_reg_1194,
      I3 => ap_enable_reg_pp0_iter4_reg_n_3,
      I4 => linebuf_c_val_V_0_d0(5),
      O => \in\(13)
    );
\SRL_SIG_reg[15][14]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => \outpix_val_V_1_5_reg_1491_reg_n_3_[6]\,
      I1 => tmp_reg_1370,
      I2 => icmp_ln1044_reg_1194,
      I3 => ap_enable_reg_pp0_iter4_reg_n_3,
      I4 => linebuf_c_val_V_0_d0(6),
      O => \in\(14)
    );
\SRL_SIG_reg[15][15]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => \outpix_val_V_1_5_reg_1491_reg_n_3_[7]\,
      I1 => tmp_reg_1370,
      I2 => icmp_ln1044_reg_1194,
      I3 => ap_enable_reg_pp0_iter4_reg_n_3,
      I4 => linebuf_c_val_V_0_d0(7),
      O => \in\(15)
    );
\SRL_SIG_reg[15][16]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA2"
    )
        port map (
      I0 => pix_val_V_2_1_fu_164(0),
      I1 => ap_enable_reg_pp0_iter4_reg_n_3,
      I2 => icmp_ln1044_reg_1194,
      I3 => tmp_reg_1370,
      O => \in\(16)
    );
\SRL_SIG_reg[15][17]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA2"
    )
        port map (
      I0 => pix_val_V_2_1_fu_164(1),
      I1 => ap_enable_reg_pp0_iter4_reg_n_3,
      I2 => icmp_ln1044_reg_1194,
      I3 => tmp_reg_1370,
      O => \in\(17)
    );
\SRL_SIG_reg[15][18]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA2"
    )
        port map (
      I0 => pix_val_V_2_1_fu_164(2),
      I1 => ap_enable_reg_pp0_iter4_reg_n_3,
      I2 => icmp_ln1044_reg_1194,
      I3 => tmp_reg_1370,
      O => \in\(18)
    );
\SRL_SIG_reg[15][19]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA2"
    )
        port map (
      I0 => pix_val_V_2_1_fu_164(3),
      I1 => ap_enable_reg_pp0_iter4_reg_n_3,
      I2 => icmp_ln1044_reg_1194,
      I3 => tmp_reg_1370,
      O => \in\(19)
    );
\SRL_SIG_reg[15][1]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => outpix_val_V_0_2_reg_1496(1),
      I1 => tmp_reg_1370,
      I2 => icmp_ln1044_reg_1194,
      I3 => ap_enable_reg_pp0_iter4_reg_n_3,
      I4 => linebuf_y_val_V_0_d0(1),
      O => \in\(1)
    );
\SRL_SIG_reg[15][20]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA2"
    )
        port map (
      I0 => pix_val_V_2_1_fu_164(4),
      I1 => ap_enable_reg_pp0_iter4_reg_n_3,
      I2 => icmp_ln1044_reg_1194,
      I3 => tmp_reg_1370,
      O => \in\(20)
    );
\SRL_SIG_reg[15][21]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA2"
    )
        port map (
      I0 => pix_val_V_2_1_fu_164(5),
      I1 => ap_enable_reg_pp0_iter4_reg_n_3,
      I2 => icmp_ln1044_reg_1194,
      I3 => tmp_reg_1370,
      O => \in\(21)
    );
\SRL_SIG_reg[15][22]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA2"
    )
        port map (
      I0 => pix_val_V_2_1_fu_164(6),
      I1 => ap_enable_reg_pp0_iter4_reg_n_3,
      I2 => icmp_ln1044_reg_1194,
      I3 => tmp_reg_1370,
      O => \in\(22)
    );
\SRL_SIG_reg[15][23]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA2"
    )
        port map (
      I0 => pix_val_V_2_1_fu_164(7),
      I1 => ap_enable_reg_pp0_iter4_reg_n_3,
      I2 => icmp_ln1044_reg_1194,
      I3 => tmp_reg_1370,
      O => \in\(23)
    );
\SRL_SIG_reg[15][24]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => outpix_val_V_3_2_reg_1506(0),
      I1 => tmp_reg_1370,
      I2 => icmp_ln1044_reg_1194,
      I3 => ap_enable_reg_pp0_iter4_reg_n_3,
      I4 => linebuf_y_val_V_0_d0(8),
      O => \in\(24)
    );
\SRL_SIG_reg[15][25]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => outpix_val_V_3_2_reg_1506(1),
      I1 => tmp_reg_1370,
      I2 => icmp_ln1044_reg_1194,
      I3 => ap_enable_reg_pp0_iter4_reg_n_3,
      I4 => linebuf_y_val_V_0_d0(9),
      O => \in\(25)
    );
\SRL_SIG_reg[15][26]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => outpix_val_V_3_2_reg_1506(2),
      I1 => tmp_reg_1370,
      I2 => icmp_ln1044_reg_1194,
      I3 => ap_enable_reg_pp0_iter4_reg_n_3,
      I4 => linebuf_y_val_V_0_d0(10),
      O => \in\(26)
    );
\SRL_SIG_reg[15][27]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => outpix_val_V_3_2_reg_1506(3),
      I1 => tmp_reg_1370,
      I2 => icmp_ln1044_reg_1194,
      I3 => ap_enable_reg_pp0_iter4_reg_n_3,
      I4 => linebuf_y_val_V_0_d0(11),
      O => \in\(27)
    );
\SRL_SIG_reg[15][28]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => outpix_val_V_3_2_reg_1506(4),
      I1 => tmp_reg_1370,
      I2 => icmp_ln1044_reg_1194,
      I3 => ap_enable_reg_pp0_iter4_reg_n_3,
      I4 => linebuf_y_val_V_0_d0(12),
      O => \in\(28)
    );
\SRL_SIG_reg[15][29]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => outpix_val_V_3_2_reg_1506(5),
      I1 => tmp_reg_1370,
      I2 => icmp_ln1044_reg_1194,
      I3 => ap_enable_reg_pp0_iter4_reg_n_3,
      I4 => linebuf_y_val_V_0_d0(13),
      O => \in\(29)
    );
\SRL_SIG_reg[15][2]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => outpix_val_V_0_2_reg_1496(2),
      I1 => tmp_reg_1370,
      I2 => icmp_ln1044_reg_1194,
      I3 => ap_enable_reg_pp0_iter4_reg_n_3,
      I4 => linebuf_y_val_V_0_d0(2),
      O => \in\(2)
    );
\SRL_SIG_reg[15][30]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => outpix_val_V_3_2_reg_1506(6),
      I1 => tmp_reg_1370,
      I2 => icmp_ln1044_reg_1194,
      I3 => ap_enable_reg_pp0_iter4_reg_n_3,
      I4 => linebuf_y_val_V_0_d0(14),
      O => \in\(30)
    );
\SRL_SIG_reg[15][31]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => outpix_val_V_3_2_reg_1506(7),
      I1 => tmp_reg_1370,
      I2 => icmp_ln1044_reg_1194,
      I3 => ap_enable_reg_pp0_iter4_reg_n_3,
      I4 => linebuf_y_val_V_0_d0(15),
      O => \in\(31)
    );
\SRL_SIG_reg[15][32]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => outpix_val_V_4_5_reg_1501(0),
      I1 => tmp_reg_1370,
      I2 => icmp_ln1044_reg_1194,
      I3 => ap_enable_reg_pp0_iter4_reg_n_3,
      I4 => linebuf_c_val_V_0_d0(8),
      O => \in\(32)
    );
\SRL_SIG_reg[15][33]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => outpix_val_V_4_5_reg_1501(1),
      I1 => tmp_reg_1370,
      I2 => icmp_ln1044_reg_1194,
      I3 => ap_enable_reg_pp0_iter4_reg_n_3,
      I4 => linebuf_c_val_V_0_d0(9),
      O => \in\(33)
    );
\SRL_SIG_reg[15][34]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => outpix_val_V_4_5_reg_1501(2),
      I1 => tmp_reg_1370,
      I2 => icmp_ln1044_reg_1194,
      I3 => ap_enable_reg_pp0_iter4_reg_n_3,
      I4 => linebuf_c_val_V_0_d0(10),
      O => \in\(34)
    );
\SRL_SIG_reg[15][35]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => outpix_val_V_4_5_reg_1501(3),
      I1 => tmp_reg_1370,
      I2 => icmp_ln1044_reg_1194,
      I3 => ap_enable_reg_pp0_iter4_reg_n_3,
      I4 => linebuf_c_val_V_0_d0(11),
      O => \in\(35)
    );
\SRL_SIG_reg[15][36]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => outpix_val_V_4_5_reg_1501(4),
      I1 => tmp_reg_1370,
      I2 => icmp_ln1044_reg_1194,
      I3 => ap_enable_reg_pp0_iter4_reg_n_3,
      I4 => linebuf_c_val_V_0_d0(12),
      O => \in\(36)
    );
\SRL_SIG_reg[15][37]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => outpix_val_V_4_5_reg_1501(5),
      I1 => tmp_reg_1370,
      I2 => icmp_ln1044_reg_1194,
      I3 => ap_enable_reg_pp0_iter4_reg_n_3,
      I4 => linebuf_c_val_V_0_d0(13),
      O => \in\(37)
    );
\SRL_SIG_reg[15][38]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => outpix_val_V_4_5_reg_1501(6),
      I1 => tmp_reg_1370,
      I2 => icmp_ln1044_reg_1194,
      I3 => ap_enable_reg_pp0_iter4_reg_n_3,
      I4 => linebuf_c_val_V_0_d0(14),
      O => \in\(38)
    );
\SRL_SIG_reg[15][39]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => outpix_val_V_4_5_reg_1501(7),
      I1 => tmp_reg_1370,
      I2 => icmp_ln1044_reg_1194,
      I3 => ap_enable_reg_pp0_iter4_reg_n_3,
      I4 => linebuf_c_val_V_0_d0(15),
      O => \in\(39)
    );
\SRL_SIG_reg[15][3]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => outpix_val_V_0_2_reg_1496(3),
      I1 => tmp_reg_1370,
      I2 => icmp_ln1044_reg_1194,
      I3 => ap_enable_reg_pp0_iter4_reg_n_3,
      I4 => linebuf_y_val_V_0_d0(3),
      O => \in\(3)
    );
\SRL_SIG_reg[15][40]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA2"
    )
        port map (
      I0 => pix_val_V_5_1_fu_176(0),
      I1 => ap_enable_reg_pp0_iter4_reg_n_3,
      I2 => icmp_ln1044_reg_1194,
      I3 => tmp_reg_1370,
      O => \in\(40)
    );
\SRL_SIG_reg[15][41]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA2"
    )
        port map (
      I0 => pix_val_V_5_1_fu_176(1),
      I1 => ap_enable_reg_pp0_iter4_reg_n_3,
      I2 => icmp_ln1044_reg_1194,
      I3 => tmp_reg_1370,
      O => \in\(41)
    );
\SRL_SIG_reg[15][42]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA2"
    )
        port map (
      I0 => pix_val_V_5_1_fu_176(2),
      I1 => ap_enable_reg_pp0_iter4_reg_n_3,
      I2 => icmp_ln1044_reg_1194,
      I3 => tmp_reg_1370,
      O => \in\(42)
    );
\SRL_SIG_reg[15][43]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA2"
    )
        port map (
      I0 => pix_val_V_5_1_fu_176(3),
      I1 => ap_enable_reg_pp0_iter4_reg_n_3,
      I2 => icmp_ln1044_reg_1194,
      I3 => tmp_reg_1370,
      O => \in\(43)
    );
\SRL_SIG_reg[15][44]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA2"
    )
        port map (
      I0 => pix_val_V_5_1_fu_176(4),
      I1 => ap_enable_reg_pp0_iter4_reg_n_3,
      I2 => icmp_ln1044_reg_1194,
      I3 => tmp_reg_1370,
      O => \in\(44)
    );
\SRL_SIG_reg[15][45]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA2"
    )
        port map (
      I0 => pix_val_V_5_1_fu_176(5),
      I1 => ap_enable_reg_pp0_iter4_reg_n_3,
      I2 => icmp_ln1044_reg_1194,
      I3 => tmp_reg_1370,
      O => \in\(45)
    );
\SRL_SIG_reg[15][46]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA2"
    )
        port map (
      I0 => pix_val_V_5_1_fu_176(6),
      I1 => ap_enable_reg_pp0_iter4_reg_n_3,
      I2 => icmp_ln1044_reg_1194,
      I3 => tmp_reg_1370,
      O => \in\(46)
    );
\SRL_SIG_reg[15][47]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA2"
    )
        port map (
      I0 => pix_val_V_5_1_fu_176(7),
      I1 => ap_enable_reg_pp0_iter4_reg_n_3,
      I2 => icmp_ln1044_reg_1194,
      I3 => tmp_reg_1370,
      O => \in\(47)
    );
\SRL_SIG_reg[15][4]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => outpix_val_V_0_2_reg_1496(4),
      I1 => tmp_reg_1370,
      I2 => icmp_ln1044_reg_1194,
      I3 => ap_enable_reg_pp0_iter4_reg_n_3,
      I4 => linebuf_y_val_V_0_d0(4),
      O => \in\(4)
    );
\SRL_SIG_reg[15][5]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => outpix_val_V_0_2_reg_1496(5),
      I1 => tmp_reg_1370,
      I2 => icmp_ln1044_reg_1194,
      I3 => ap_enable_reg_pp0_iter4_reg_n_3,
      I4 => linebuf_y_val_V_0_d0(5),
      O => \in\(5)
    );
\SRL_SIG_reg[15][6]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => outpix_val_V_0_2_reg_1496(6),
      I1 => tmp_reg_1370,
      I2 => icmp_ln1044_reg_1194,
      I3 => ap_enable_reg_pp0_iter4_reg_n_3,
      I4 => linebuf_y_val_V_0_d0(6),
      O => \in\(6)
    );
\SRL_SIG_reg[15][7]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => outpix_val_V_0_2_reg_1496(7),
      I1 => tmp_reg_1370,
      I2 => icmp_ln1044_reg_1194,
      I3 => ap_enable_reg_pp0_iter4_reg_n_3,
      I4 => linebuf_y_val_V_0_d0(7),
      O => \in\(7)
    );
\SRL_SIG_reg[15][8]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => \outpix_val_V_1_5_reg_1491_reg_n_3_[0]\,
      I1 => tmp_reg_1370,
      I2 => icmp_ln1044_reg_1194,
      I3 => ap_enable_reg_pp0_iter4_reg_n_3,
      I4 => linebuf_c_val_V_0_d0(0),
      O => \in\(8)
    );
\SRL_SIG_reg[15][9]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF0200"
    )
        port map (
      I0 => \outpix_val_V_1_5_reg_1491_reg_n_3_[1]\,
      I1 => tmp_reg_1370,
      I2 => icmp_ln1044_reg_1194,
      I3 => ap_enable_reg_pp0_iter4_reg_n_3,
      I4 => linebuf_c_val_V_0_d0(1),
      O => \in\(9)
    );
\add_ln1060_reg_1333[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_reg_344_reg_n_3_[0]\,
      O => add_ln1060_fu_464_p2(0)
    );
\add_ln1060_reg_1333[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \icmp_ln1060_reg_1228_reg_n_3_[0]\,
      O => \add_ln1060_reg_1333[12]_i_1_n_3\
    );
\add_ln1060_reg_1333_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln1060_reg_1333[12]_i_1_n_3\,
      D => add_ln1060_fu_464_p2(0),
      Q => add_ln1060_reg_1333(0),
      R => '0'
    );
\add_ln1060_reg_1333_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln1060_reg_1333[12]_i_1_n_3\,
      D => add_ln1060_fu_464_p2(10),
      Q => add_ln1060_reg_1333(10),
      R => '0'
    );
\add_ln1060_reg_1333_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln1060_reg_1333[12]_i_1_n_3\,
      D => add_ln1060_fu_464_p2(11),
      Q => add_ln1060_reg_1333(11),
      R => '0'
    );
\add_ln1060_reg_1333_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln1060_reg_1333[12]_i_1_n_3\,
      D => add_ln1060_fu_464_p2(12),
      Q => add_ln1060_reg_1333(12),
      R => '0'
    );
\add_ln1060_reg_1333_reg[12]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln1060_reg_1333_reg[8]_i_1_n_3\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_add_ln1060_reg_1333_reg[12]_i_2_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \add_ln1060_reg_1333_reg[12]_i_2_n_8\,
      CO(1) => \add_ln1060_reg_1333_reg[12]_i_2_n_9\,
      CO(0) => \add_ln1060_reg_1333_reg[12]_i_2_n_10\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 4) => \NLW_add_ln1060_reg_1333_reg[12]_i_2_O_UNCONNECTED\(7 downto 4),
      O(3 downto 0) => add_ln1060_fu_464_p2(12 downto 9),
      S(7 downto 4) => B"0000",
      S(3) => \y_reg_344_reg_n_3_[12]\,
      S(2) => \y_reg_344_reg_n_3_[11]\,
      S(1) => \y_reg_344_reg_n_3_[10]\,
      S(0) => \y_reg_344_reg_n_3_[9]\
    );
\add_ln1060_reg_1333_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln1060_reg_1333[12]_i_1_n_3\,
      D => add_ln1060_fu_464_p2(1),
      Q => add_ln1060_reg_1333(1),
      R => '0'
    );
\add_ln1060_reg_1333_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln1060_reg_1333[12]_i_1_n_3\,
      D => add_ln1060_fu_464_p2(2),
      Q => add_ln1060_reg_1333(2),
      R => '0'
    );
\add_ln1060_reg_1333_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln1060_reg_1333[12]_i_1_n_3\,
      D => add_ln1060_fu_464_p2(3),
      Q => add_ln1060_reg_1333(3),
      R => '0'
    );
\add_ln1060_reg_1333_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln1060_reg_1333[12]_i_1_n_3\,
      D => add_ln1060_fu_464_p2(4),
      Q => add_ln1060_reg_1333(4),
      R => '0'
    );
\add_ln1060_reg_1333_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln1060_reg_1333[12]_i_1_n_3\,
      D => add_ln1060_fu_464_p2(5),
      Q => add_ln1060_reg_1333(5),
      R => '0'
    );
\add_ln1060_reg_1333_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln1060_reg_1333[12]_i_1_n_3\,
      D => add_ln1060_fu_464_p2(6),
      Q => add_ln1060_reg_1333(6),
      R => '0'
    );
\add_ln1060_reg_1333_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln1060_reg_1333[12]_i_1_n_3\,
      D => add_ln1060_fu_464_p2(7),
      Q => add_ln1060_reg_1333(7),
      R => '0'
    );
\add_ln1060_reg_1333_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln1060_reg_1333[12]_i_1_n_3\,
      D => add_ln1060_fu_464_p2(8),
      Q => add_ln1060_reg_1333(8),
      R => '0'
    );
\add_ln1060_reg_1333_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \y_reg_344_reg_n_3_[0]\,
      CI_TOP => '0',
      CO(7) => \add_ln1060_reg_1333_reg[8]_i_1_n_3\,
      CO(6) => \add_ln1060_reg_1333_reg[8]_i_1_n_4\,
      CO(5) => \add_ln1060_reg_1333_reg[8]_i_1_n_5\,
      CO(4) => \add_ln1060_reg_1333_reg[8]_i_1_n_6\,
      CO(3) => \add_ln1060_reg_1333_reg[8]_i_1_n_7\,
      CO(2) => \add_ln1060_reg_1333_reg[8]_i_1_n_8\,
      CO(1) => \add_ln1060_reg_1333_reg[8]_i_1_n_9\,
      CO(0) => \add_ln1060_reg_1333_reg[8]_i_1_n_10\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => add_ln1060_fu_464_p2(8 downto 1),
      S(7) => \y_reg_344_reg_n_3_[8]\,
      S(6) => \y_reg_344_reg_n_3_[7]\,
      S(5) => \y_reg_344_reg_n_3_[6]\,
      S(4) => \y_reg_344_reg_n_3_[5]\,
      S(3) => \y_reg_344_reg_n_3_[4]\,
      S(2) => \y_reg_344_reg_n_3_[3]\,
      S(1) => \y_reg_344_reg_n_3_[2]\,
      S(0) => \y_reg_344_reg_n_3_[1]\
    );
\add_ln1060_reg_1333_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \add_ln1060_reg_1333[12]_i_1_n_3\,
      D => add_ln1060_fu_464_p2(9),
      Q => add_ln1060_reg_1333(9),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \^v_vcresampler_core_u0_outcolormode_read\,
      I1 => \^q\(0),
      I2 => \^v_vcresampler_core_u0_ap_ready\,
      I3 => ap_CS_fsm_state3,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^v_vcresampler_core_u0_outcolormode_read\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => ColorMode_vcr_c19_full_n,
      I2 => v_vcresampler_core_U0_ap_start,
      I3 => HwReg_HeightIn_c14_empty_n,
      I4 => HwReg_Width_c15_empty_n,
      I5 => \ap_CS_fsm_reg[0]_0\,
      O => \^v_vcresampler_core_u0_outcolormode_read\
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => ap_CS_fsm_state9,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF2020"
    )
        port map (
      I0 => \tmp_reg_1370[0]_i_1_n_3\,
      I1 => \^v_vcresampler_core_u0_ap_ready\,
      I2 => ap_CS_fsm_state3,
      I3 => \ap_CS_fsm[4]_i_3_n_3\,
      I4 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF101010"
    )
        port map (
      I0 => \tmp_reg_1370[0]_i_1_n_3\,
      I1 => \^v_vcresampler_core_u0_ap_ready\,
      I2 => ap_CS_fsm_state3,
      I3 => \ap_CS_fsm[4]_i_3_n_3\,
      I4 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => \icmp_ln1060_reg_1228_reg_n_3_[0]\,
      I2 => icmp_ln1060_1_fu_474_p2,
      O => \^v_vcresampler_core_u0_ap_ready\
    );
\ap_CS_fsm[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040F040404040404"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => ap_enable_reg_pp0_iter4_reg_n_3,
      I2 => ap_block_pp0_stage0_01001,
      I3 => ap_enable_reg_pp0_iter1_reg_n_3,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_condition_pp0_exit_iter0_state4,
      O => \ap_CS_fsm[4]_i_3_n_3\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => SS(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_pp0_stage0,
      R => SS(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state9,
      R => SS(0)
    );
ap_enable_reg_pp0_iter0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0E0E0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \tmp_reg_1370[0]_i_1_n_3\,
      I2 => ap_rst_n,
      I3 => linebuf_y_val_V_0_U_n_39,
      I4 => ap_condition_pp0_exit_iter0_state4,
      O => ap_enable_reg_pp0_iter0_i_1_n_3
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0_i_1_n_3,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C000A0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_enable_reg_pp0_iter1_reg_n_3,
      I2 => ap_rst_n,
      I3 => ap_condition_pp0_exit_iter0_state4,
      I4 => ap_block_pp0_stage0_01001,
      O => ap_enable_reg_pp0_iter1_i_1_n_3
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1_i_1_n_3,
      Q => ap_enable_reg_pp0_iter1_reg_n_3,
      R => '0'
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_block_pp0_stage0_01001,
      O => ap_block_pp0_stage0_subdone
    );
ap_enable_reg_pp0_iter2_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000E02"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4_reg_n_3,
      I1 => icmp_ln1044_reg_1194,
      I2 => tmp_reg_1370,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => SrcYUV422_full_n,
      I5 => ap_block_pp0_stage0_110011,
      O => ap_block_pp0_stage0_01001
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter1_reg_n_3,
      Q => ap_enable_reg_pp0_iter2,
      R => SS(0)
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => SS(0)
    );
ap_enable_reg_pp0_iter4_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A0C0A0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => ap_enable_reg_pp0_iter4_reg_n_3,
      I2 => ap_rst_n,
      I3 => ap_block_pp0_stage0_01001,
      I4 => \tmp_reg_1370[0]_i_1_n_3\,
      O => ap_enable_reg_pp0_iter4_i_1_n_3
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter4_i_1_n_3,
      Q => ap_enable_reg_pp0_iter4_reg_n_3,
      R => '0'
    );
\ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_29_in\,
      D => linebuf_c_val_V_0_U_n_34,
      Q => ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_29_in\,
      D => linebuf_c_val_V_0_U_n_33,
      Q => ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_29_in\,
      D => linebuf_c_val_V_0_U_n_32,
      Q => ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_29_in\,
      D => linebuf_c_val_V_0_U_n_31,
      Q => ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_29_in\,
      D => linebuf_c_val_V_0_U_n_30,
      Q => ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_29_in\,
      D => linebuf_c_val_V_0_U_n_29,
      Q => ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_29_in\,
      D => linebuf_c_val_V_0_U_n_28,
      Q => ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_29_in\,
      D => linebuf_c_val_V_0_U_n_27,
      Q => ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_29_in\,
      D => linebuf_c_val_V_0_U_n_26,
      Q => ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_29_in\,
      D => linebuf_c_val_V_0_U_n_25,
      Q => ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_29_in\,
      D => linebuf_c_val_V_0_U_n_24,
      Q => ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_29_in\,
      D => linebuf_c_val_V_0_U_n_23,
      Q => ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_29_in\,
      D => linebuf_c_val_V_0_U_n_22,
      Q => ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_29_in\,
      D => linebuf_c_val_V_0_U_n_21,
      Q => ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_29_in\,
      D => linebuf_c_val_V_0_U_n_20,
      Q => ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_29_in\,
      D => linebuf_c_val_V_0_U_n_19,
      Q => ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366(7),
      R => '0'
    );
\cmp205_i_reg_1206_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \cmp205_i_reg_1206_reg[0]_1\,
      Q => \^cmp205_i_reg_1206_reg[0]_0\,
      R => '0'
    );
\cmp21582_i_reg_1324[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AACA"
    )
        port map (
      I0 => \cmp21582_i_reg_1324_reg_n_3_[0]\,
      I1 => \cmp21582_i_reg_1324[0]_i_2_n_3\,
      I2 => ap_CS_fsm_state2,
      I3 => icmp_ln1060_fu_448_p2,
      O => \cmp21582_i_reg_1324[0]_i_1_n_3\
    );
\cmp21582_i_reg_1324[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => loopWidth_reg_1188(9),
      I1 => loopWidth_reg_1188(6),
      I2 => \cmp21582_i_reg_1324[0]_i_3_n_3\,
      I3 => loopWidth_reg_1188(8),
      I4 => loopWidth_reg_1188(7),
      I5 => loopWidth_reg_1188(10),
      O => \cmp21582_i_reg_1324[0]_i_2_n_3\
    );
\cmp21582_i_reg_1324[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => loopWidth_reg_1188(3),
      I1 => loopWidth_reg_1188(0),
      I2 => loopWidth_reg_1188(1),
      I3 => loopWidth_reg_1188(2),
      I4 => loopWidth_reg_1188(5),
      I5 => loopWidth_reg_1188(4),
      O => \cmp21582_i_reg_1324[0]_i_3_n_3\
    );
\cmp21582_i_reg_1324_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \cmp21582_i_reg_1324[0]_i_1_n_3\,
      Q => \cmp21582_i_reg_1324_reg_n_3_[0]\,
      R => '0'
    );
\cmp27_i_reg_1348[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => icmp_ln1060_1_fu_474_p2,
      I2 => \icmp_ln1060_reg_1228_reg_n_3_[0]\,
      O => \cmp27_i_reg_1348[0]_i_1_n_3\
    );
\cmp27_i_reg_1348[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln1058_reg_1218(10),
      I1 => \y_reg_344_reg_n_3_[10]\,
      I2 => zext_ln1058_reg_1218(11),
      I3 => \y_reg_344_reg_n_3_[11]\,
      O => \cmp27_i_reg_1348[0]_i_10_n_3\
    );
\cmp27_i_reg_1348[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln1058_reg_1218(8),
      I1 => \y_reg_344_reg_n_3_[8]\,
      I2 => zext_ln1058_reg_1218(9),
      I3 => \y_reg_344_reg_n_3_[9]\,
      O => \cmp27_i_reg_1348[0]_i_11_n_3\
    );
\cmp27_i_reg_1348[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln1058_reg_1218(6),
      I1 => \y_reg_344_reg_n_3_[6]\,
      I2 => zext_ln1058_reg_1218(7),
      I3 => \y_reg_344_reg_n_3_[7]\,
      O => \cmp27_i_reg_1348[0]_i_12_n_3\
    );
\cmp27_i_reg_1348[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln1058_reg_1218(4),
      I1 => \y_reg_344_reg_n_3_[4]\,
      I2 => zext_ln1058_reg_1218(5),
      I3 => \y_reg_344_reg_n_3_[5]\,
      O => \cmp27_i_reg_1348[0]_i_13_n_3\
    );
\cmp27_i_reg_1348[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln1058_reg_1218(2),
      I1 => \y_reg_344_reg_n_3_[2]\,
      I2 => zext_ln1058_reg_1218(3),
      I3 => \y_reg_344_reg_n_3_[3]\,
      O => \cmp27_i_reg_1348[0]_i_14_n_3\
    );
\cmp27_i_reg_1348[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln1058_reg_1218(0),
      I1 => \y_reg_344_reg_n_3_[0]\,
      I2 => zext_ln1058_reg_1218(1),
      I3 => \y_reg_344_reg_n_3_[1]\,
      O => \cmp27_i_reg_1348[0]_i_15_n_3\
    );
\cmp27_i_reg_1348[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln1058_reg_1218(10),
      I1 => \y_reg_344_reg_n_3_[10]\,
      I2 => \y_reg_344_reg_n_3_[11]\,
      I3 => zext_ln1058_reg_1218(11),
      O => \cmp27_i_reg_1348[0]_i_3_n_3\
    );
\cmp27_i_reg_1348[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln1058_reg_1218(8),
      I1 => \y_reg_344_reg_n_3_[8]\,
      I2 => \y_reg_344_reg_n_3_[9]\,
      I3 => zext_ln1058_reg_1218(9),
      O => \cmp27_i_reg_1348[0]_i_4_n_3\
    );
\cmp27_i_reg_1348[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln1058_reg_1218(6),
      I1 => \y_reg_344_reg_n_3_[6]\,
      I2 => \y_reg_344_reg_n_3_[7]\,
      I3 => zext_ln1058_reg_1218(7),
      O => \cmp27_i_reg_1348[0]_i_5_n_3\
    );
\cmp27_i_reg_1348[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln1058_reg_1218(4),
      I1 => \y_reg_344_reg_n_3_[4]\,
      I2 => \y_reg_344_reg_n_3_[5]\,
      I3 => zext_ln1058_reg_1218(5),
      O => \cmp27_i_reg_1348[0]_i_6_n_3\
    );
\cmp27_i_reg_1348[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln1058_reg_1218(2),
      I1 => \y_reg_344_reg_n_3_[2]\,
      I2 => \y_reg_344_reg_n_3_[3]\,
      I3 => zext_ln1058_reg_1218(3),
      O => \cmp27_i_reg_1348[0]_i_7_n_3\
    );
\cmp27_i_reg_1348[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => zext_ln1058_reg_1218(0),
      I1 => \y_reg_344_reg_n_3_[0]\,
      I2 => \y_reg_344_reg_n_3_[1]\,
      I3 => zext_ln1058_reg_1218(1),
      O => \cmp27_i_reg_1348[0]_i_8_n_3\
    );
\cmp27_i_reg_1348[0]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_reg_344_reg_n_3_[12]\,
      O => \cmp27_i_reg_1348[0]_i_9_n_3\
    );
\cmp27_i_reg_1348_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \cmp27_i_reg_1348[0]_i_1_n_3\,
      D => cmp27_i_fu_492_p2,
      Q => cmp27_i_reg_1348,
      R => '0'
    );
\cmp27_i_reg_1348_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \NLW_cmp27_i_reg_1348_reg[0]_i_2_CO_UNCONNECTED\(7),
      CO(6) => cmp27_i_fu_492_p2,
      CO(5) => \cmp27_i_reg_1348_reg[0]_i_2_n_5\,
      CO(4) => \cmp27_i_reg_1348_reg[0]_i_2_n_6\,
      CO(3) => \cmp27_i_reg_1348_reg[0]_i_2_n_7\,
      CO(2) => \cmp27_i_reg_1348_reg[0]_i_2_n_8\,
      CO(1) => \cmp27_i_reg_1348_reg[0]_i_2_n_9\,
      CO(0) => \cmp27_i_reg_1348_reg[0]_i_2_n_10\,
      DI(7 downto 6) => B"00",
      DI(5) => \cmp27_i_reg_1348[0]_i_3_n_3\,
      DI(4) => \cmp27_i_reg_1348[0]_i_4_n_3\,
      DI(3) => \cmp27_i_reg_1348[0]_i_5_n_3\,
      DI(2) => \cmp27_i_reg_1348[0]_i_6_n_3\,
      DI(1) => \cmp27_i_reg_1348[0]_i_7_n_3\,
      DI(0) => \cmp27_i_reg_1348[0]_i_8_n_3\,
      O(7 downto 0) => \NLW_cmp27_i_reg_1348_reg[0]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7) => '0',
      S(6) => \cmp27_i_reg_1348[0]_i_9_n_3\,
      S(5) => \cmp27_i_reg_1348[0]_i_10_n_3\,
      S(4) => \cmp27_i_reg_1348[0]_i_11_n_3\,
      S(3) => \cmp27_i_reg_1348[0]_i_12_n_3\,
      S(2) => \cmp27_i_reg_1348[0]_i_13_n_3\,
      S(1) => \cmp27_i_reg_1348[0]_i_14_n_3\,
      S(0) => \cmp27_i_reg_1348[0]_i_15_n_3\
    );
\cmp76_i_reg_1352[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \cmp76_i_reg_1352[0]_i_2_n_3\,
      I1 => \y_reg_344_reg_n_3_[5]\,
      I2 => \y_reg_344_reg_n_3_[4]\,
      I3 => \y_reg_344_reg_n_3_[6]\,
      I4 => \cmp76_i_reg_1352[0]_i_3_n_3\,
      O => cmp76_i_fu_497_p2
    );
\cmp76_i_reg_1352[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \y_reg_344_reg_n_3_[1]\,
      I1 => \y_reg_344_reg_n_3_[0]\,
      I2 => \y_reg_344_reg_n_3_[3]\,
      I3 => \y_reg_344_reg_n_3_[2]\,
      O => \cmp76_i_reg_1352[0]_i_2_n_3\
    );
\cmp76_i_reg_1352[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \y_reg_344_reg_n_3_[11]\,
      I1 => \y_reg_344_reg_n_3_[10]\,
      I2 => \y_reg_344_reg_n_3_[12]\,
      I3 => \y_reg_344_reg_n_3_[7]\,
      I4 => \y_reg_344_reg_n_3_[8]\,
      I5 => \y_reg_344_reg_n_3_[9]\,
      O => \cmp76_i_reg_1352[0]_i_3_n_3\
    );
\cmp76_i_reg_1352_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \cmp27_i_reg_1348[0]_i_1_n_3\,
      D => cmp76_i_fu_497_p2,
      Q => cmp76_i_reg_1352,
      R => '0'
    );
\empty_68_reg_1342[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_reg_344_reg_n_3_[7]\,
      O => \empty_68_reg_1342[0]_i_2_n_3\
    );
\empty_68_reg_1342[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_reg_344_reg_n_3_[6]\,
      O => \empty_68_reg_1342[0]_i_3_n_3\
    );
\empty_68_reg_1342[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_reg_344_reg_n_3_[5]\,
      O => \empty_68_reg_1342[0]_i_4_n_3\
    );
\empty_68_reg_1342[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_reg_344_reg_n_3_[4]\,
      O => \empty_68_reg_1342[0]_i_5_n_3\
    );
\empty_68_reg_1342[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_reg_344_reg_n_3_[3]\,
      O => \empty_68_reg_1342[0]_i_6_n_3\
    );
\empty_68_reg_1342[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_reg_344_reg_n_3_[2]\,
      O => \empty_68_reg_1342[0]_i_7_n_3\
    );
\empty_68_reg_1342[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \y_reg_344_reg_n_3_[1]\,
      I1 => zext_ln1019_reg_1213_reg(1),
      O => \empty_68_reg_1342[0]_i_8_n_3\
    );
\empty_68_reg_1342[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \y_reg_344_reg_n_3_[0]\,
      I1 => zext_ln1019_reg_1213_reg(0),
      O => \empty_68_reg_1342[0]_i_9_n_3\
    );
\empty_68_reg_1342_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \cmp27_i_reg_1348[0]_i_1_n_3\,
      D => \empty_68_reg_1342_reg[0]_i_1_n_18\,
      Q => empty_68_reg_1342,
      R => '0'
    );
\empty_68_reg_1342_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \empty_68_reg_1342_reg[0]_i_1_n_3\,
      CO(6) => \empty_68_reg_1342_reg[0]_i_1_n_4\,
      CO(5) => \empty_68_reg_1342_reg[0]_i_1_n_5\,
      CO(4) => \empty_68_reg_1342_reg[0]_i_1_n_6\,
      CO(3) => \empty_68_reg_1342_reg[0]_i_1_n_7\,
      CO(2) => \empty_68_reg_1342_reg[0]_i_1_n_8\,
      CO(1) => \empty_68_reg_1342_reg[0]_i_1_n_9\,
      CO(0) => \empty_68_reg_1342_reg[0]_i_1_n_10\,
      DI(7) => \y_reg_344_reg_n_3_[7]\,
      DI(6) => \y_reg_344_reg_n_3_[6]\,
      DI(5) => \y_reg_344_reg_n_3_[5]\,
      DI(4) => \y_reg_344_reg_n_3_[4]\,
      DI(3) => \y_reg_344_reg_n_3_[3]\,
      DI(2) => \y_reg_344_reg_n_3_[2]\,
      DI(1) => \y_reg_344_reg_n_3_[1]\,
      DI(0) => \y_reg_344_reg_n_3_[0]\,
      O(7 downto 1) => \NLW_empty_68_reg_1342_reg[0]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => \empty_68_reg_1342_reg[0]_i_1_n_18\,
      S(7) => \empty_68_reg_1342[0]_i_2_n_3\,
      S(6) => \empty_68_reg_1342[0]_i_3_n_3\,
      S(5) => \empty_68_reg_1342[0]_i_4_n_3\,
      S(4) => \empty_68_reg_1342[0]_i_5_n_3\,
      S(3) => \empty_68_reg_1342[0]_i_6_n_3\,
      S(2) => \empty_68_reg_1342[0]_i_7_n_3\,
      S(1) => \empty_68_reg_1342[0]_i_8_n_3\,
      S(0) => \empty_68_reg_1342[0]_i_9_n_3\
    );
\height_read_reg_1183_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(0),
      Q => height_read_reg_1183(0),
      R => '0'
    );
\height_read_reg_1183_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(10),
      Q => height_read_reg_1183(10),
      R => '0'
    );
\height_read_reg_1183_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(11),
      Q => height_read_reg_1183(11),
      R => '0'
    );
\height_read_reg_1183_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(1),
      Q => height_read_reg_1183(1),
      R => '0'
    );
\height_read_reg_1183_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(2),
      Q => height_read_reg_1183(2),
      R => '0'
    );
\height_read_reg_1183_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(3),
      Q => height_read_reg_1183(3),
      R => '0'
    );
\height_read_reg_1183_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(4),
      Q => height_read_reg_1183(4),
      R => '0'
    );
\height_read_reg_1183_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(5),
      Q => height_read_reg_1183(5),
      R => '0'
    );
\height_read_reg_1183_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(6),
      Q => height_read_reg_1183(6),
      R => '0'
    );
\height_read_reg_1183_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(7),
      Q => height_read_reg_1183(7),
      R => '0'
    );
\height_read_reg_1183_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(8),
      Q => height_read_reg_1183(8),
      R => '0'
    );
\height_read_reg_1183_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(9),
      Q => height_read_reg_1183(9),
      R => '0'
    );
\icmp_ln1044_reg_1194_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => icmp_ln1044_fu_394_p2,
      Q => icmp_ln1044_reg_1194,
      R => '0'
    );
\icmp_ln1048_reg_1200_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln1048_reg_1200_reg[0]_1\,
      Q => \^icmp_ln1048_reg_1200_reg[0]_0\,
      R => '0'
    );
\icmp_ln1060_reg_1228[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => height_read_reg_1183(9),
      I1 => \loopHeight_reg_1223[12]_i_2_n_3\,
      I2 => \icmp_ln1060_reg_1228[0]_i_2_n_3\,
      I3 => height_read_reg_1183(11),
      I4 => height_read_reg_1183(10),
      I5 => \icmp_ln1060_reg_1228[0]_i_3_n_3\,
      O => icmp_ln1060_fu_448_p2
    );
\icmp_ln1060_reg_1228[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8111111111111111"
    )
        port map (
      I0 => height_read_reg_1183(8),
      I1 => height_read_reg_1183(7),
      I2 => height_read_reg_1183(5),
      I3 => \loopHeight_reg_1223[8]_i_2_n_3\,
      I4 => height_read_reg_1183(4),
      I5 => height_read_reg_1183(6),
      O => \icmp_ln1060_reg_1228[0]_i_2_n_3\
    );
\icmp_ln1060_reg_1228[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFD"
    )
        port map (
      I0 => \icmp_ln1060_reg_1228[0]_i_4_n_3\,
      I1 => height_read_reg_1183(4),
      I2 => \loopHeight_reg_1223[8]_i_2_n_3\,
      I3 => height_read_reg_1183(5),
      I4 => height_read_reg_1183(6),
      O => \icmp_ln1060_reg_1228[0]_i_3_n_3\
    );
\icmp_ln1060_reg_1228[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000088001010000"
    )
        port map (
      I0 => height_read_reg_1183(2),
      I1 => height_read_reg_1183(3),
      I2 => height_read_reg_1183(0),
      I3 => \^icmp_ln1048_reg_1200_reg[0]_0\,
      I4 => icmp_ln1044_reg_1194,
      I5 => height_read_reg_1183(1),
      O => \icmp_ln1060_reg_1228[0]_i_4_n_3\
    );
\icmp_ln1060_reg_1228_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => icmp_ln1060_fu_448_p2,
      Q => \icmp_ln1060_reg_1228_reg_n_3_[0]\,
      R => '0'
    );
\icmp_ln1063_reg_1407[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \icmp_ln1063_reg_1407[0]_i_5_n_3\,
      I1 => \icmp_ln1063_reg_1407[0]_i_6_n_3\,
      I2 => \icmp_ln1063_reg_1407[0]_i_7_n_3\,
      I3 => \icmp_ln1063_reg_1407[0]_i_8_n_3\,
      O => ap_condition_pp0_exit_iter0_state4
    );
\icmp_ln1063_reg_1407[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => x_reg_355_reg(6),
      I1 => loopWidth_reg_1188(6),
      I2 => loopWidth_reg_1188(8),
      I3 => x_reg_355_reg(8),
      I4 => loopWidth_reg_1188(7),
      I5 => x_reg_355_reg(7),
      O => \icmp_ln1063_reg_1407[0]_i_5_n_3\
    );
\icmp_ln1063_reg_1407[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => x_reg_355_reg(0),
      I1 => loopWidth_reg_1188(0),
      I2 => loopWidth_reg_1188(2),
      I3 => x_reg_355_reg(2),
      I4 => loopWidth_reg_1188(1),
      I5 => x_reg_355_reg(1),
      O => \icmp_ln1063_reg_1407[0]_i_6_n_3\
    );
\icmp_ln1063_reg_1407[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => x_reg_355_reg(3),
      I1 => loopWidth_reg_1188(3),
      I2 => loopWidth_reg_1188(5),
      I3 => x_reg_355_reg(5),
      I4 => loopWidth_reg_1188(4),
      I5 => x_reg_355_reg(4),
      O => \icmp_ln1063_reg_1407[0]_i_7_n_3\
    );
\icmp_ln1063_reg_1407[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => x_reg_355_reg(9),
      I1 => loopWidth_reg_1188(9),
      I2 => x_reg_355_reg(10),
      I3 => loopWidth_reg_1188(10),
      O => \icmp_ln1063_reg_1407[0]_i_8_n_3\
    );
\icmp_ln1063_reg_1407_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_39,
      D => \icmp_ln1063_reg_1407_reg_n_3_[0]\,
      Q => \icmp_ln1063_reg_1407_pp0_iter1_reg_reg_n_3_[0]\,
      R => '0'
    );
\icmp_ln1063_reg_1407_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_39,
      D => ap_condition_pp0_exit_iter0_state4,
      Q => \icmp_ln1063_reg_1407_reg_n_3_[0]\,
      R => '0'
    );
\internal_empty_n_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^v_vcresampler_core_u0_outcolormode_read\,
      I1 => HwReg_HeightIn_c17_full_n,
      O => internal_full_n_reg
    );
\internal_empty_n_i_2__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^v_vcresampler_core_u0_outcolormode_read\,
      I1 => HwReg_Width_c18_full_n,
      O => internal_full_n_reg_0
    );
internal_full_n_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => SrcYUV_empty_n,
      I2 => ap_enable_reg_pp0_iter1_reg_n_3,
      I3 => linebuf_y_val_V_0_U_n_40,
      I4 => zext_ln1063_reg_1401_reg_rep_i_2_n_3,
      I5 => \^cmp27_i_reg_1348_reg[0]_0\,
      O => v_vcresampler_core_U0_srcImg_read
    );
linebuf_c_val_V_0_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_0
     port map (
      D(7) => linebuf_c_val_V_0_U_n_19,
      D(6) => linebuf_c_val_V_0_U_n_20,
      D(5) => linebuf_c_val_V_0_U_n_21,
      D(4) => linebuf_c_val_V_0_U_n_22,
      D(3) => linebuf_c_val_V_0_U_n_23,
      D(2) => linebuf_c_val_V_0_U_n_24,
      D(1) => linebuf_c_val_V_0_U_n_25,
      D(0) => linebuf_c_val_V_0_U_n_26,
      DOUTBDOUT(15 downto 0) => linebuf_c_val_V_0_q1(15 downto 0),
      Q(10 downto 0) => linebuf_y_val_V_0_addr_reg_1411_pp0_iter1_reg(10 downto 0),
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7]\ => \spec_select601_i_reg_1360_reg_n_3_[0]\,
      \ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375_reg[7]_0\ => \icmp_ln1063_reg_1407_reg_n_3_[0]\,
      cmp27_i_reg_1348 => cmp27_i_reg_1348,
      linebuf_c_val_V_0_ce1 => linebuf_c_val_V_0_ce1,
      linebuf_c_val_V_0_d0(15 downto 0) => linebuf_c_val_V_0_d0(15 downto 0),
      ram_reg_bram_0(7) => linebuf_c_val_V_0_U_n_27,
      ram_reg_bram_0(6) => linebuf_c_val_V_0_U_n_28,
      ram_reg_bram_0(5) => linebuf_c_val_V_0_U_n_29,
      ram_reg_bram_0(4) => linebuf_c_val_V_0_U_n_30,
      ram_reg_bram_0(3) => linebuf_c_val_V_0_U_n_31,
      ram_reg_bram_0(2) => linebuf_c_val_V_0_U_n_32,
      ram_reg_bram_0(1) => linebuf_c_val_V_0_U_n_33,
      ram_reg_bram_0(0) => linebuf_c_val_V_0_U_n_34,
      ram_reg_bram_0_0(10 downto 0) => x_reg_355_reg(10 downto 0),
      ram_reg_bram_0_1 => linebuf_y_val_V_0_U_n_21,
      ram_reg_bram_0_2 => \icmp_ln1063_reg_1407_pp0_iter1_reg_reg_n_3_[0]\
    );
\linebuf_c_val_V_0_addr_reg_1417[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => linebuf_y_val_V_0_U_n_39,
      I1 => ap_condition_pp0_exit_iter0_state4,
      O => p_8_in
    );
\linebuf_c_val_V_0_addr_reg_1417_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_39,
      D => linebuf_y_val_V_0_addr_reg_1411(0),
      Q => linebuf_y_val_V_0_addr_reg_1411_pp0_iter1_reg(0),
      R => '0'
    );
\linebuf_c_val_V_0_addr_reg_1417_pp0_iter1_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_39,
      D => linebuf_y_val_V_0_addr_reg_1411(10),
      Q => linebuf_y_val_V_0_addr_reg_1411_pp0_iter1_reg(10),
      R => '0'
    );
\linebuf_c_val_V_0_addr_reg_1417_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_39,
      D => linebuf_y_val_V_0_addr_reg_1411(1),
      Q => linebuf_y_val_V_0_addr_reg_1411_pp0_iter1_reg(1),
      R => '0'
    );
\linebuf_c_val_V_0_addr_reg_1417_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_39,
      D => linebuf_y_val_V_0_addr_reg_1411(2),
      Q => linebuf_y_val_V_0_addr_reg_1411_pp0_iter1_reg(2),
      R => '0'
    );
\linebuf_c_val_V_0_addr_reg_1417_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_39,
      D => linebuf_y_val_V_0_addr_reg_1411(3),
      Q => linebuf_y_val_V_0_addr_reg_1411_pp0_iter1_reg(3),
      R => '0'
    );
\linebuf_c_val_V_0_addr_reg_1417_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_39,
      D => linebuf_y_val_V_0_addr_reg_1411(4),
      Q => linebuf_y_val_V_0_addr_reg_1411_pp0_iter1_reg(4),
      R => '0'
    );
\linebuf_c_val_V_0_addr_reg_1417_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_39,
      D => linebuf_y_val_V_0_addr_reg_1411(5),
      Q => linebuf_y_val_V_0_addr_reg_1411_pp0_iter1_reg(5),
      R => '0'
    );
\linebuf_c_val_V_0_addr_reg_1417_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_39,
      D => linebuf_y_val_V_0_addr_reg_1411(6),
      Q => linebuf_y_val_V_0_addr_reg_1411_pp0_iter1_reg(6),
      R => '0'
    );
\linebuf_c_val_V_0_addr_reg_1417_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_39,
      D => linebuf_y_val_V_0_addr_reg_1411(7),
      Q => linebuf_y_val_V_0_addr_reg_1411_pp0_iter1_reg(7),
      R => '0'
    );
\linebuf_c_val_V_0_addr_reg_1417_pp0_iter1_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_39,
      D => linebuf_y_val_V_0_addr_reg_1411(8),
      Q => linebuf_y_val_V_0_addr_reg_1411_pp0_iter1_reg(8),
      R => '0'
    );
\linebuf_c_val_V_0_addr_reg_1417_pp0_iter1_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_39,
      D => linebuf_y_val_V_0_addr_reg_1411(9),
      Q => linebuf_y_val_V_0_addr_reg_1411_pp0_iter1_reg(9),
      R => '0'
    );
\linebuf_c_val_V_0_addr_reg_1417_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => x_reg_355_reg(0),
      Q => linebuf_y_val_V_0_addr_reg_1411(0),
      R => '0'
    );
\linebuf_c_val_V_0_addr_reg_1417_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => x_reg_355_reg(10),
      Q => linebuf_y_val_V_0_addr_reg_1411(10),
      R => '0'
    );
\linebuf_c_val_V_0_addr_reg_1417_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => x_reg_355_reg(1),
      Q => linebuf_y_val_V_0_addr_reg_1411(1),
      R => '0'
    );
\linebuf_c_val_V_0_addr_reg_1417_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => x_reg_355_reg(2),
      Q => linebuf_y_val_V_0_addr_reg_1411(2),
      R => '0'
    );
\linebuf_c_val_V_0_addr_reg_1417_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => x_reg_355_reg(3),
      Q => linebuf_y_val_V_0_addr_reg_1411(3),
      R => '0'
    );
\linebuf_c_val_V_0_addr_reg_1417_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => x_reg_355_reg(4),
      Q => linebuf_y_val_V_0_addr_reg_1411(4),
      R => '0'
    );
\linebuf_c_val_V_0_addr_reg_1417_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => x_reg_355_reg(5),
      Q => linebuf_y_val_V_0_addr_reg_1411(5),
      R => '0'
    );
\linebuf_c_val_V_0_addr_reg_1417_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => x_reg_355_reg(6),
      Q => linebuf_y_val_V_0_addr_reg_1411(6),
      R => '0'
    );
\linebuf_c_val_V_0_addr_reg_1417_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => x_reg_355_reg(7),
      Q => linebuf_y_val_V_0_addr_reg_1411(7),
      R => '0'
    );
\linebuf_c_val_V_0_addr_reg_1417_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => x_reg_355_reg(8),
      Q => linebuf_y_val_V_0_addr_reg_1411(8),
      R => '0'
    );
\linebuf_c_val_V_0_addr_reg_1417_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_8_in,
      D => x_reg_355_reg(9),
      Q => linebuf_y_val_V_0_addr_reg_1411(9),
      R => '0'
    );
linebuf_c_val_V_1_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_91
     port map (
      D(7 downto 0) => outpix_val_V_1_6_fu_708_p3(7 downto 0),
      DOUTBDOUT(15 downto 0) => linebuf_c_val_V_1_q1(15 downto 0),
      Q(10 downto 0) => linebuf_y_val_V_0_addr_reg_1411_pp0_iter1_reg(10 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      cmp27_i_reg_1348 => cmp27_i_reg_1348,
      cmp76_i_reg_1352 => cmp76_i_reg_1352,
      linebuf_c_val_V_0_ce1 => linebuf_c_val_V_0_ce1,
      linebuf_c_val_V_0_d0(15 downto 0) => linebuf_c_val_V_0_d0(15 downto 0),
      \outpix_val_V_4_6_reg_1468_reg[7]\(15 downto 0) => linebuf_c_val_V_0_q1(15 downto 0),
      \outpix_val_V_4_6_reg_1468_reg[7]_0\ => \spec_select601_i_reg_1360_reg_n_3_[0]\,
      ram_reg_bram_0(7 downto 0) => outpix_val_V_4_6_fu_701_p3(7 downto 0),
      ram_reg_bram_0_0(10 downto 0) => x_reg_355_reg(10 downto 0),
      ram_reg_bram_0_1 => linebuf_y_val_V_0_U_n_21,
      ram_reg_bram_0_2 => linebuf_y_val_V_0_U_n_39,
      ram_reg_bram_0_3(7 downto 0) => outpix_val_V_1_6_reg_1477(7 downto 0),
      ram_reg_bram_0_4(7 downto 0) => ap_phi_reg_pp0_iter2_PixBufVal_val_V_0_1_reg_375(7 downto 0),
      ram_reg_bram_0_5(7 downto 0) => outpix_val_V_4_6_reg_1468(7 downto 0),
      ram_reg_bram_0_6(7 downto 0) => ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366(7 downto 0),
      ram_reg_bram_0_7 => \icmp_ln1063_reg_1407_pp0_iter1_reg_reg_n_3_[0]\
    );
linebuf_y_val_V_0_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_0_92
     port map (
      DINADIN(15 downto 0) => linebuf_y_val_V_0_d0(15 downto 0),
      DOUTBDOUT(15 downto 8) => outpix_val_V_3_reg_1436(7 downto 0),
      DOUTBDOUT(7 downto 0) => outpix_val_V_0_reg_1429(7 downto 0),
      E(0) => linebuf_y_val_V_0_U_n_20,
      Q(10 downto 0) => linebuf_y_val_V_0_addr_reg_1411_pp0_iter1_reg(10 downto 0),
      SrcYUV422_full_n => SrcYUV422_full_n,
      SrcYUV_empty_n => SrcYUV_empty_n,
      \ap_CS_fsm_reg[3]\ => linebuf_y_val_V_0_U_n_39,
      ap_block_pp0_stage0_110011 => ap_block_pp0_stage0_110011,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      cmp27_i_reg_1348 => cmp27_i_reg_1348,
      cmp76_i_reg_1352 => cmp76_i_reg_1352,
      icmp_ln1044_reg_1194 => icmp_ln1044_reg_1194,
      \icmp_ln1044_reg_1194_reg[0]\ => linebuf_y_val_V_0_U_n_40,
      \icmp_ln1063_reg_1407_pp0_iter1_reg_reg[0]\ => linebuf_y_val_V_0_U_n_19,
      \icmp_ln1063_reg_1407_reg[0]\(0) => ap_CS_fsm_pp0_stage0,
      internal_full_n_reg => linebuf_y_val_V_0_U_n_21,
      linebuf_c_val_V_0_ce1 => linebuf_c_val_V_0_ce1,
      ram_reg_bram_0(15 downto 0) => linebuf_y_val_V_1_d0(15 downto 0),
      ram_reg_bram_0_0(10 downto 0) => x_reg_355_reg(10 downto 0),
      ram_reg_bram_0_1 => ap_enable_reg_pp0_iter1_reg_n_3,
      ram_reg_bram_0_2 => \icmp_ln1063_reg_1407_reg_n_3_[0]\,
      ram_reg_bram_0_3 => ap_enable_reg_pp0_iter4_reg_n_3,
      ram_reg_bram_0_4 => \icmp_ln1063_reg_1407_pp0_iter1_reg_reg_n_3_[0]\,
      tmp_reg_1370 => tmp_reg_1370
    );
linebuf_y_val_V_1_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_v_vcresampler_core_linebuf_y_val_V_1
     port map (
      D(7 downto 0) => outpix_val_V_0_2_fu_1048_p3(7 downto 0),
      Q(10 downto 0) => linebuf_y_val_V_1_addr_reg_1443(10 downto 0),
      ap_clk => ap_clk,
      empty_68_reg_1342 => empty_68_reg_1342,
      \outpix_val_V_0_2_reg_1496_reg[7]\(7 downto 0) => outpix_val_V_0_reg_1429_pp0_iter2_reg(7 downto 0),
      \outpix_val_V_3_2_reg_1506_reg[7]\(7 downto 0) => outpix_val_V_3_reg_1436_pp0_iter2_reg(7 downto 0),
      ram_reg_bram_0 => linebuf_y_val_V_0_U_n_19,
      ram_reg_bram_0_0(15 downto 0) => linebuf_y_val_V_1_d0(15 downto 0),
      sel_tmp1_reg_1374 => sel_tmp1_reg_1374,
      sel_tmp6_reg_1388 => sel_tmp6_reg_1388,
      \sel_tmp6_reg_1388_reg[0]\(7 downto 0) => outpix_val_V_3_2_fu_1163_p3(7 downto 0)
    );
\linebuf_y_val_V_1_addr_reg_1443_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_20,
      D => zext_ln1063_reg_1401_reg(0),
      Q => linebuf_y_val_V_1_addr_reg_1443(0),
      R => '0'
    );
\linebuf_y_val_V_1_addr_reg_1443_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_20,
      D => zext_ln1063_reg_1401_reg(10),
      Q => linebuf_y_val_V_1_addr_reg_1443(10),
      R => '0'
    );
\linebuf_y_val_V_1_addr_reg_1443_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_20,
      D => zext_ln1063_reg_1401_reg(1),
      Q => linebuf_y_val_V_1_addr_reg_1443(1),
      R => '0'
    );
\linebuf_y_val_V_1_addr_reg_1443_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_20,
      D => zext_ln1063_reg_1401_reg(2),
      Q => linebuf_y_val_V_1_addr_reg_1443(2),
      R => '0'
    );
\linebuf_y_val_V_1_addr_reg_1443_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_20,
      D => zext_ln1063_reg_1401_reg(3),
      Q => linebuf_y_val_V_1_addr_reg_1443(3),
      R => '0'
    );
\linebuf_y_val_V_1_addr_reg_1443_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_20,
      D => zext_ln1063_reg_1401_reg(4),
      Q => linebuf_y_val_V_1_addr_reg_1443(4),
      R => '0'
    );
\linebuf_y_val_V_1_addr_reg_1443_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_20,
      D => zext_ln1063_reg_1401_reg(5),
      Q => linebuf_y_val_V_1_addr_reg_1443(5),
      R => '0'
    );
\linebuf_y_val_V_1_addr_reg_1443_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_20,
      D => zext_ln1063_reg_1401_reg(6),
      Q => linebuf_y_val_V_1_addr_reg_1443(6),
      R => '0'
    );
\linebuf_y_val_V_1_addr_reg_1443_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_20,
      D => zext_ln1063_reg_1401_reg(7),
      Q => linebuf_y_val_V_1_addr_reg_1443(7),
      R => '0'
    );
\linebuf_y_val_V_1_addr_reg_1443_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_20,
      D => zext_ln1063_reg_1401_reg(8),
      Q => linebuf_y_val_V_1_addr_reg_1443(8),
      R => '0'
    );
\linebuf_y_val_V_1_addr_reg_1443_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_20,
      D => zext_ln1063_reg_1401_reg(9),
      Q => linebuf_y_val_V_1_addr_reg_1443(9),
      R => '0'
    );
\loopHeight_reg_1223[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => height_read_reg_1183(0),
      I1 => icmp_ln1044_reg_1194,
      I2 => \^icmp_ln1048_reg_1200_reg[0]_0\,
      O => \loopHeight_reg_1223[0]_i_1_n_3\
    );
\loopHeight_reg_1223[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \loopHeight_reg_1223[12]_i_2_n_3\,
      I1 => height_read_reg_1183(9),
      I2 => height_read_reg_1183(10),
      O => loopHeight_fu_442_p2(10)
    );
\loopHeight_reg_1223[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => height_read_reg_1183(9),
      I1 => \loopHeight_reg_1223[12]_i_2_n_3\,
      I2 => height_read_reg_1183(10),
      I3 => height_read_reg_1183(11),
      O => loopHeight_fu_442_p2(11)
    );
\loopHeight_reg_1223[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => height_read_reg_1183(11),
      I1 => height_read_reg_1183(9),
      I2 => \loopHeight_reg_1223[12]_i_2_n_3\,
      I3 => height_read_reg_1183(10),
      O => loopHeight_fu_442_p2(12)
    );
\loopHeight_reg_1223[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => height_read_reg_1183(8),
      I1 => height_read_reg_1183(6),
      I2 => height_read_reg_1183(4),
      I3 => \loopHeight_reg_1223[8]_i_2_n_3\,
      I4 => height_read_reg_1183(5),
      I5 => height_read_reg_1183(7),
      O => \loopHeight_reg_1223[12]_i_2_n_3\
    );
\loopHeight_reg_1223[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F10E"
    )
        port map (
      I0 => height_read_reg_1183(0),
      I1 => \^icmp_ln1048_reg_1200_reg[0]_0\,
      I2 => icmp_ln1044_reg_1194,
      I3 => height_read_reg_1183(1),
      O => loopHeight_fu_442_p2(1)
    );
\loopHeight_reg_1223[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF3700C8"
    )
        port map (
      I0 => height_read_reg_1183(0),
      I1 => height_read_reg_1183(1),
      I2 => \^icmp_ln1048_reg_1200_reg[0]_0\,
      I3 => icmp_ln1044_reg_1194,
      I4 => height_read_reg_1183(2),
      O => loopHeight_fu_442_p2(2)
    );
\loopHeight_reg_1223[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFBFFFFF50400000"
    )
        port map (
      I0 => icmp_ln1044_reg_1194,
      I1 => \^icmp_ln1048_reg_1200_reg[0]_0\,
      I2 => height_read_reg_1183(1),
      I3 => height_read_reg_1183(0),
      I4 => height_read_reg_1183(2),
      I5 => height_read_reg_1183(3),
      O => loopHeight_fu_442_p2(3)
    );
\loopHeight_reg_1223[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \loopHeight_reg_1223[8]_i_2_n_3\,
      I1 => height_read_reg_1183(4),
      O => loopHeight_fu_442_p2(4)
    );
\loopHeight_reg_1223[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \loopHeight_reg_1223[8]_i_2_n_3\,
      I1 => height_read_reg_1183(4),
      I2 => height_read_reg_1183(5),
      O => loopHeight_fu_442_p2(5)
    );
\loopHeight_reg_1223[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => height_read_reg_1183(4),
      I1 => \loopHeight_reg_1223[8]_i_2_n_3\,
      I2 => height_read_reg_1183(5),
      I3 => height_read_reg_1183(6),
      O => loopHeight_fu_442_p2(6)
    );
\loopHeight_reg_1223[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => height_read_reg_1183(5),
      I1 => \loopHeight_reg_1223[8]_i_2_n_3\,
      I2 => height_read_reg_1183(4),
      I3 => height_read_reg_1183(6),
      I4 => height_read_reg_1183(7),
      O => loopHeight_fu_442_p2(7)
    );
\loopHeight_reg_1223[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => height_read_reg_1183(6),
      I1 => height_read_reg_1183(4),
      I2 => \loopHeight_reg_1223[8]_i_2_n_3\,
      I3 => height_read_reg_1183(5),
      I4 => height_read_reg_1183(7),
      I5 => height_read_reg_1183(8),
      O => loopHeight_fu_442_p2(8)
    );
\loopHeight_reg_1223[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2200200000000000"
    )
        port map (
      I0 => height_read_reg_1183(3),
      I1 => icmp_ln1044_reg_1194,
      I2 => \^icmp_ln1048_reg_1200_reg[0]_0\,
      I3 => height_read_reg_1183(1),
      I4 => height_read_reg_1183(0),
      I5 => height_read_reg_1183(2),
      O => \loopHeight_reg_1223[8]_i_2_n_3\
    );
\loopHeight_reg_1223[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \loopHeight_reg_1223[12]_i_2_n_3\,
      I1 => height_read_reg_1183(9),
      O => loopHeight_fu_442_p2(9)
    );
\loopHeight_reg_1223_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \loopHeight_reg_1223[0]_i_1_n_3\,
      Q => loopHeight_reg_1223(0),
      R => '0'
    );
\loopHeight_reg_1223_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => loopHeight_fu_442_p2(10),
      Q => loopHeight_reg_1223(10),
      R => '0'
    );
\loopHeight_reg_1223_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => loopHeight_fu_442_p2(11),
      Q => loopHeight_reg_1223(11),
      R => '0'
    );
\loopHeight_reg_1223_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => loopHeight_fu_442_p2(12),
      Q => loopHeight_reg_1223(12),
      R => '0'
    );
\loopHeight_reg_1223_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => loopHeight_fu_442_p2(1),
      Q => loopHeight_reg_1223(1),
      R => '0'
    );
\loopHeight_reg_1223_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => loopHeight_fu_442_p2(2),
      Q => loopHeight_reg_1223(2),
      R => '0'
    );
\loopHeight_reg_1223_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => loopHeight_fu_442_p2(3),
      Q => loopHeight_reg_1223(3),
      R => '0'
    );
\loopHeight_reg_1223_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => loopHeight_fu_442_p2(4),
      Q => loopHeight_reg_1223(4),
      R => '0'
    );
\loopHeight_reg_1223_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => loopHeight_fu_442_p2(5),
      Q => loopHeight_reg_1223(5),
      R => '0'
    );
\loopHeight_reg_1223_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => loopHeight_fu_442_p2(6),
      Q => loopHeight_reg_1223(6),
      R => '0'
    );
\loopHeight_reg_1223_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => loopHeight_fu_442_p2(7),
      Q => loopHeight_reg_1223(7),
      R => '0'
    );
\loopHeight_reg_1223_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => loopHeight_fu_442_p2(8),
      Q => loopHeight_reg_1223(8),
      R => '0'
    );
\loopHeight_reg_1223_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => loopHeight_fu_442_p2(9),
      Q => loopHeight_reg_1223(9),
      R => '0'
    );
\loopWidth_reg_1188_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \loopWidth_reg_1188_reg[10]_0\(0),
      Q => loopWidth_reg_1188(0),
      R => '0'
    );
\loopWidth_reg_1188_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \loopWidth_reg_1188_reg[10]_0\(10),
      Q => loopWidth_reg_1188(10),
      R => '0'
    );
\loopWidth_reg_1188_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \loopWidth_reg_1188_reg[10]_0\(1),
      Q => loopWidth_reg_1188(1),
      R => '0'
    );
\loopWidth_reg_1188_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \loopWidth_reg_1188_reg[10]_0\(2),
      Q => loopWidth_reg_1188(2),
      R => '0'
    );
\loopWidth_reg_1188_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \loopWidth_reg_1188_reg[10]_0\(3),
      Q => loopWidth_reg_1188(3),
      R => '0'
    );
\loopWidth_reg_1188_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \loopWidth_reg_1188_reg[10]_0\(4),
      Q => loopWidth_reg_1188(4),
      R => '0'
    );
\loopWidth_reg_1188_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \loopWidth_reg_1188_reg[10]_0\(5),
      Q => loopWidth_reg_1188(5),
      R => '0'
    );
\loopWidth_reg_1188_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \loopWidth_reg_1188_reg[10]_0\(6),
      Q => loopWidth_reg_1188(6),
      R => '0'
    );
\loopWidth_reg_1188_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \loopWidth_reg_1188_reg[10]_0\(7),
      Q => loopWidth_reg_1188(7),
      R => '0'
    );
\loopWidth_reg_1188_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \loopWidth_reg_1188_reg[10]_0\(8),
      Q => loopWidth_reg_1188(8),
      R => '0'
    );
\loopWidth_reg_1188_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \loopWidth_reg_1188_reg[10]_0\(9),
      Q => loopWidth_reg_1188(9),
      R => '0'
    );
\mOutPtr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8878888888888888"
    )
        port map (
      I0 => AXIvideo2MultiPixStream_U0_SrcYUV_write,
      I1 => SrcYUV_full_n,
      I2 => cmp27_i_reg_1348,
      I3 => \icmp_ln1063_reg_1407_reg_n_3_[0]\,
      I4 => \^p_29_in\,
      I5 => SrcYUV_empty_n,
      O => E(0)
    );
\mOutPtr[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF3FFF5FFFFFFFF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4_reg_n_3,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => ap_block_pp0_stage0_110011,
      I3 => tmp_reg_1370,
      I4 => icmp_ln1044_reg_1194,
      I5 => SrcYUV422_full_n,
      O => ap_enable_reg_pp0_iter4_reg_0
    );
\mpix_c_val_V_0_fu_160_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mpix_c_val_V_0_fu_1600,
      D => \out\(8),
      Q => linebuf_c_val_V_0_d0(0),
      R => '0'
    );
\mpix_c_val_V_0_fu_160_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mpix_c_val_V_0_fu_1600,
      D => \out\(9),
      Q => linebuf_c_val_V_0_d0(1),
      R => '0'
    );
\mpix_c_val_V_0_fu_160_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mpix_c_val_V_0_fu_1600,
      D => \out\(10),
      Q => linebuf_c_val_V_0_d0(2),
      R => '0'
    );
\mpix_c_val_V_0_fu_160_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mpix_c_val_V_0_fu_1600,
      D => \out\(11),
      Q => linebuf_c_val_V_0_d0(3),
      R => '0'
    );
\mpix_c_val_V_0_fu_160_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mpix_c_val_V_0_fu_1600,
      D => \out\(12),
      Q => linebuf_c_val_V_0_d0(4),
      R => '0'
    );
\mpix_c_val_V_0_fu_160_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mpix_c_val_V_0_fu_1600,
      D => \out\(13),
      Q => linebuf_c_val_V_0_d0(5),
      R => '0'
    );
\mpix_c_val_V_0_fu_160_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mpix_c_val_V_0_fu_1600,
      D => \out\(14),
      Q => linebuf_c_val_V_0_d0(6),
      R => '0'
    );
\mpix_c_val_V_0_fu_160_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mpix_c_val_V_0_fu_1600,
      D => \out\(15),
      Q => linebuf_c_val_V_0_d0(7),
      R => '0'
    );
\mpix_c_val_V_1_fu_172_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mpix_c_val_V_0_fu_1600,
      D => \out\(32),
      Q => linebuf_c_val_V_0_d0(8),
      R => '0'
    );
\mpix_c_val_V_1_fu_172_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mpix_c_val_V_0_fu_1600,
      D => \out\(33),
      Q => linebuf_c_val_V_0_d0(9),
      R => '0'
    );
\mpix_c_val_V_1_fu_172_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mpix_c_val_V_0_fu_1600,
      D => \out\(34),
      Q => linebuf_c_val_V_0_d0(10),
      R => '0'
    );
\mpix_c_val_V_1_fu_172_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mpix_c_val_V_0_fu_1600,
      D => \out\(35),
      Q => linebuf_c_val_V_0_d0(11),
      R => '0'
    );
\mpix_c_val_V_1_fu_172_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mpix_c_val_V_0_fu_1600,
      D => \out\(36),
      Q => linebuf_c_val_V_0_d0(12),
      R => '0'
    );
\mpix_c_val_V_1_fu_172_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mpix_c_val_V_0_fu_1600,
      D => \out\(37),
      Q => linebuf_c_val_V_0_d0(13),
      R => '0'
    );
\mpix_c_val_V_1_fu_172_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mpix_c_val_V_0_fu_1600,
      D => \out\(38),
      Q => linebuf_c_val_V_0_d0(14),
      R => '0'
    );
\mpix_c_val_V_1_fu_172_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mpix_c_val_V_0_fu_1600,
      D => \out\(39),
      Q => linebuf_c_val_V_0_d0(15),
      R => '0'
    );
\mpix_y_val_V_0_1_fu_180[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_3,
      I1 => cmp27_i_reg_1348,
      I2 => \icmp_ln1063_reg_1407_reg_n_3_[0]\,
      I3 => linebuf_y_val_V_0_U_n_39,
      O => mpix_c_val_V_0_fu_1600
    );
\mpix_y_val_V_0_1_fu_180_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mpix_c_val_V_0_fu_1600,
      D => \out\(0),
      Q => linebuf_y_val_V_0_d0(0),
      R => '0'
    );
\mpix_y_val_V_0_1_fu_180_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mpix_c_val_V_0_fu_1600,
      D => \out\(1),
      Q => linebuf_y_val_V_0_d0(1),
      R => '0'
    );
\mpix_y_val_V_0_1_fu_180_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mpix_c_val_V_0_fu_1600,
      D => \out\(2),
      Q => linebuf_y_val_V_0_d0(2),
      R => '0'
    );
\mpix_y_val_V_0_1_fu_180_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mpix_c_val_V_0_fu_1600,
      D => \out\(3),
      Q => linebuf_y_val_V_0_d0(3),
      R => '0'
    );
\mpix_y_val_V_0_1_fu_180_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mpix_c_val_V_0_fu_1600,
      D => \out\(4),
      Q => linebuf_y_val_V_0_d0(4),
      R => '0'
    );
\mpix_y_val_V_0_1_fu_180_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mpix_c_val_V_0_fu_1600,
      D => \out\(5),
      Q => linebuf_y_val_V_0_d0(5),
      R => '0'
    );
\mpix_y_val_V_0_1_fu_180_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mpix_c_val_V_0_fu_1600,
      D => \out\(6),
      Q => linebuf_y_val_V_0_d0(6),
      R => '0'
    );
\mpix_y_val_V_0_1_fu_180_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mpix_c_val_V_0_fu_1600,
      D => \out\(7),
      Q => linebuf_y_val_V_0_d0(7),
      R => '0'
    );
\mpix_y_val_V_1_1_fu_184_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mpix_c_val_V_0_fu_1600,
      D => \out\(24),
      Q => linebuf_y_val_V_0_d0(8),
      R => '0'
    );
\mpix_y_val_V_1_1_fu_184_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mpix_c_val_V_0_fu_1600,
      D => \out\(25),
      Q => linebuf_y_val_V_0_d0(9),
      R => '0'
    );
\mpix_y_val_V_1_1_fu_184_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mpix_c_val_V_0_fu_1600,
      D => \out\(26),
      Q => linebuf_y_val_V_0_d0(10),
      R => '0'
    );
\mpix_y_val_V_1_1_fu_184_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mpix_c_val_V_0_fu_1600,
      D => \out\(27),
      Q => linebuf_y_val_V_0_d0(11),
      R => '0'
    );
\mpix_y_val_V_1_1_fu_184_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mpix_c_val_V_0_fu_1600,
      D => \out\(28),
      Q => linebuf_y_val_V_0_d0(12),
      R => '0'
    );
\mpix_y_val_V_1_1_fu_184_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mpix_c_val_V_0_fu_1600,
      D => \out\(29),
      Q => linebuf_y_val_V_0_d0(13),
      R => '0'
    );
\mpix_y_val_V_1_1_fu_184_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mpix_c_val_V_0_fu_1600,
      D => \out\(30),
      Q => linebuf_y_val_V_0_d0(14),
      R => '0'
    );
\mpix_y_val_V_1_1_fu_184_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mpix_c_val_V_0_fu_1600,
      D => \out\(31),
      Q => linebuf_y_val_V_0_d0(15),
      R => '0'
    );
\outpix_val_V_0_2_reg_1496_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_0_2_fu_1048_p3(0),
      Q => outpix_val_V_0_2_reg_1496(0),
      R => '0'
    );
\outpix_val_V_0_2_reg_1496_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_0_2_fu_1048_p3(1),
      Q => outpix_val_V_0_2_reg_1496(1),
      R => '0'
    );
\outpix_val_V_0_2_reg_1496_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_0_2_fu_1048_p3(2),
      Q => outpix_val_V_0_2_reg_1496(2),
      R => '0'
    );
\outpix_val_V_0_2_reg_1496_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_0_2_fu_1048_p3(3),
      Q => outpix_val_V_0_2_reg_1496(3),
      R => '0'
    );
\outpix_val_V_0_2_reg_1496_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_0_2_fu_1048_p3(4),
      Q => outpix_val_V_0_2_reg_1496(4),
      R => '0'
    );
\outpix_val_V_0_2_reg_1496_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_0_2_fu_1048_p3(5),
      Q => outpix_val_V_0_2_reg_1496(5),
      R => '0'
    );
\outpix_val_V_0_2_reg_1496_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_0_2_fu_1048_p3(6),
      Q => outpix_val_V_0_2_reg_1496(6),
      R => '0'
    );
\outpix_val_V_0_2_reg_1496_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_0_2_fu_1048_p3(7),
      Q => outpix_val_V_0_2_reg_1496(7),
      R => '0'
    );
\outpix_val_V_0_reg_1429_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_0_reg_1429(0),
      Q => outpix_val_V_0_reg_1429_pp0_iter2_reg(0),
      R => '0'
    );
\outpix_val_V_0_reg_1429_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_0_reg_1429(1),
      Q => outpix_val_V_0_reg_1429_pp0_iter2_reg(1),
      R => '0'
    );
\outpix_val_V_0_reg_1429_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_0_reg_1429(2),
      Q => outpix_val_V_0_reg_1429_pp0_iter2_reg(2),
      R => '0'
    );
\outpix_val_V_0_reg_1429_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_0_reg_1429(3),
      Q => outpix_val_V_0_reg_1429_pp0_iter2_reg(3),
      R => '0'
    );
\outpix_val_V_0_reg_1429_pp0_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_0_reg_1429(4),
      Q => outpix_val_V_0_reg_1429_pp0_iter2_reg(4),
      R => '0'
    );
\outpix_val_V_0_reg_1429_pp0_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_0_reg_1429(5),
      Q => outpix_val_V_0_reg_1429_pp0_iter2_reg(5),
      R => '0'
    );
\outpix_val_V_0_reg_1429_pp0_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_0_reg_1429(6),
      Q => outpix_val_V_0_reg_1429_pp0_iter2_reg(6),
      R => '0'
    );
\outpix_val_V_0_reg_1429_pp0_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_0_reg_1429(7),
      Q => outpix_val_V_0_reg_1429_pp0_iter2_reg(7),
      R => '0'
    );
\outpix_val_V_1_5_reg_1491[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => add_ln1346_4_fu_1000_p2(1),
      I1 => sel_tmp4_reg_1382,
      I2 => add_ln1346_2_fu_978_p2(2),
      I3 => sel_tmp1_reg_1374,
      I4 => zext_ln1346_fu_954_p1(1),
      O => outpix_val_V_1_4_fu_1022_p3(0)
    );
\outpix_val_V_1_5_reg_1491[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E11E"
    )
        port map (
      I0 => PixBufVal_val_V_0_fu_204(0),
      I1 => zext_ln1346_fu_954_p1(1),
      I2 => PixBufVal_val_V_0_fu_204(1),
      I3 => zext_ln1346_fu_954_p1(2),
      O => add_ln1346_4_fu_1000_p2(1)
    );
\outpix_val_V_1_5_reg_1491[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => add_ln1346_4_fu_1000_p2(2),
      I1 => sel_tmp4_reg_1382,
      I2 => add_ln1346_2_fu_978_p2(3),
      I3 => sel_tmp1_reg_1374,
      I4 => zext_ln1346_fu_954_p1(2),
      O => outpix_val_V_1_4_fu_1022_p3(1)
    );
\outpix_val_V_1_5_reg_1491[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEE0011F011FFEE0"
    )
        port map (
      I0 => zext_ln1346_fu_954_p1(1),
      I1 => PixBufVal_val_V_0_fu_204(0),
      I2 => zext_ln1346_fu_954_p1(2),
      I3 => PixBufVal_val_V_0_fu_204(1),
      I4 => PixBufVal_val_V_0_fu_204(2),
      I5 => zext_ln1346_fu_954_p1(3),
      O => add_ln1346_4_fu_1000_p2(2)
    );
\outpix_val_V_1_5_reg_1491[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => add_ln1346_4_fu_1000_p2(3),
      I1 => sel_tmp4_reg_1382,
      I2 => add_ln1346_2_fu_978_p2(4),
      I3 => sel_tmp1_reg_1374,
      I4 => zext_ln1346_fu_954_p1(3),
      O => outpix_val_V_1_4_fu_1022_p3(2)
    );
\outpix_val_V_1_5_reg_1491[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \outpix_val_V_1_5_reg_1491[4]_i_4_n_3\,
      I1 => PixBufVal_val_V_0_fu_204(3),
      I2 => zext_ln1346_fu_954_p1(4),
      O => add_ln1346_4_fu_1000_p2(3)
    );
\outpix_val_V_1_5_reg_1491[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => add_ln1346_4_fu_1000_p2(4),
      I1 => sel_tmp4_reg_1382,
      I2 => add_ln1346_2_fu_978_p2(5),
      I3 => sel_tmp1_reg_1374,
      I4 => zext_ln1346_fu_954_p1(4),
      O => outpix_val_V_1_4_fu_1022_p3(3)
    );
\outpix_val_V_1_5_reg_1491[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \outpix_val_V_1_5_reg_1491[4]_i_4_n_3\,
      I1 => zext_ln1346_fu_954_p1(4),
      I2 => PixBufVal_val_V_0_fu_204(3),
      I3 => PixBufVal_val_V_0_fu_204(4),
      I4 => zext_ln1346_fu_954_p1(5),
      O => add_ln1346_4_fu_1000_p2(4)
    );
\outpix_val_V_1_5_reg_1491[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F606F6F6F606060"
    )
        port map (
      I0 => \outpix_val_V_1_5_reg_1491[4]_i_2_n_3\,
      I1 => \outpix_val_V_1_5_reg_1491[4]_i_3_n_3\,
      I2 => sel_tmp4_reg_1382,
      I3 => add_ln1346_2_fu_978_p2(6),
      I4 => sel_tmp1_reg_1374,
      I5 => zext_ln1346_fu_954_p1(5),
      O => outpix_val_V_1_4_fu_1022_p3(4)
    );
\outpix_val_V_1_5_reg_1491[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => PixBufVal_val_V_0_fu_204(4),
      I1 => zext_ln1346_fu_954_p1(5),
      I2 => \outpix_val_V_1_5_reg_1491[4]_i_4_n_3\,
      I3 => zext_ln1346_fu_954_p1(4),
      I4 => PixBufVal_val_V_0_fu_204(3),
      O => \outpix_val_V_1_5_reg_1491[4]_i_2_n_3\
    );
\outpix_val_V_1_5_reg_1491[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln1346_fu_954_p1(6),
      I1 => PixBufVal_val_V_0_fu_204(5),
      O => \outpix_val_V_1_5_reg_1491[4]_i_3_n_3\
    );
\outpix_val_V_1_5_reg_1491[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEE8EEE88888"
    )
        port map (
      I0 => PixBufVal_val_V_0_fu_204(2),
      I1 => zext_ln1346_fu_954_p1(3),
      I2 => zext_ln1346_fu_954_p1(1),
      I3 => PixBufVal_val_V_0_fu_204(0),
      I4 => zext_ln1346_fu_954_p1(2),
      I5 => PixBufVal_val_V_0_fu_204(1),
      O => \outpix_val_V_1_5_reg_1491[4]_i_4_n_3\
    );
\outpix_val_V_1_5_reg_1491[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => add_ln1346_4_fu_1000_p2(6),
      I1 => sel_tmp4_reg_1382,
      I2 => add_ln1346_2_fu_978_p2(7),
      I3 => sel_tmp1_reg_1374,
      I4 => zext_ln1346_fu_954_p1(6),
      O => outpix_val_V_1_4_fu_1022_p3(5)
    );
\outpix_val_V_1_5_reg_1491[5]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \outpix_val_V_1_5_reg_1491[5]_i_4_n_3\,
      I1 => zext_ln1346_fu_954_p1(7),
      I2 => pixbuf_c_val_V_0_0_fu_196(7),
      I3 => PixBufVal_val_V_0_fu_204(7),
      O => \outpix_val_V_1_5_reg_1491[5]_i_10_n_3\
    );
\outpix_val_V_1_5_reg_1491[5]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pixbuf_c_val_V_0_0_fu_196(6),
      I1 => zext_ln1346_fu_954_p1(6),
      I2 => PixBufVal_val_V_0_fu_204(6),
      I3 => \outpix_val_V_1_5_reg_1491[5]_i_5_n_3\,
      O => \outpix_val_V_1_5_reg_1491[5]_i_11_n_3\
    );
\outpix_val_V_1_5_reg_1491[5]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pixbuf_c_val_V_0_0_fu_196(5),
      I1 => zext_ln1346_fu_954_p1(5),
      I2 => PixBufVal_val_V_0_fu_204(5),
      I3 => \outpix_val_V_1_5_reg_1491[5]_i_6_n_3\,
      O => \outpix_val_V_1_5_reg_1491[5]_i_12_n_3\
    );
\outpix_val_V_1_5_reg_1491[5]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pixbuf_c_val_V_0_0_fu_196(4),
      I1 => zext_ln1346_fu_954_p1(4),
      I2 => PixBufVal_val_V_0_fu_204(4),
      I3 => \outpix_val_V_1_5_reg_1491[5]_i_7_n_3\,
      O => \outpix_val_V_1_5_reg_1491[5]_i_13_n_3\
    );
\outpix_val_V_1_5_reg_1491[5]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pixbuf_c_val_V_0_0_fu_196(3),
      I1 => zext_ln1346_fu_954_p1(3),
      I2 => PixBufVal_val_V_0_fu_204(3),
      I3 => \outpix_val_V_1_5_reg_1491[5]_i_8_n_3\,
      O => \outpix_val_V_1_5_reg_1491[5]_i_14_n_3\
    );
\outpix_val_V_1_5_reg_1491[5]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pixbuf_c_val_V_0_0_fu_196(2),
      I1 => zext_ln1346_fu_954_p1(2),
      I2 => PixBufVal_val_V_0_fu_204(2),
      I3 => \outpix_val_V_1_5_reg_1491[5]_i_9_n_3\,
      O => \outpix_val_V_1_5_reg_1491[5]_i_15_n_3\
    );
\outpix_val_V_1_5_reg_1491[5]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => zext_ln1346_fu_954_p1(1),
      I1 => pixbuf_c_val_V_0_0_fu_196(1),
      I2 => PixBufVal_val_V_0_fu_204(1),
      O => \outpix_val_V_1_5_reg_1491[5]_i_16_n_3\
    );
\outpix_val_V_1_5_reg_1491[5]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => PixBufVal_val_V_0_fu_204(0),
      I1 => pixbuf_c_val_V_0_0_fu_196(0),
      O => \outpix_val_V_1_5_reg_1491[5]_i_17_n_3\
    );
\outpix_val_V_1_5_reg_1491[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \outpix_val_V_1_5_reg_1491[4]_i_2_n_3\,
      I1 => zext_ln1346_fu_954_p1(6),
      I2 => PixBufVal_val_V_0_fu_204(5),
      I3 => PixBufVal_val_V_0_fu_204(6),
      I4 => zext_ln1346_fu_954_p1(7),
      O => add_ln1346_4_fu_1000_p2(6)
    );
\outpix_val_V_1_5_reg_1491[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => pixbuf_c_val_V_0_0_fu_196(6),
      I1 => zext_ln1346_fu_954_p1(6),
      I2 => PixBufVal_val_V_0_fu_204(6),
      O => \outpix_val_V_1_5_reg_1491[5]_i_4_n_3\
    );
\outpix_val_V_1_5_reg_1491[5]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => pixbuf_c_val_V_0_0_fu_196(5),
      I1 => zext_ln1346_fu_954_p1(5),
      I2 => PixBufVal_val_V_0_fu_204(5),
      O => \outpix_val_V_1_5_reg_1491[5]_i_5_n_3\
    );
\outpix_val_V_1_5_reg_1491[5]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => pixbuf_c_val_V_0_0_fu_196(4),
      I1 => zext_ln1346_fu_954_p1(4),
      I2 => PixBufVal_val_V_0_fu_204(4),
      O => \outpix_val_V_1_5_reg_1491[5]_i_6_n_3\
    );
\outpix_val_V_1_5_reg_1491[5]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => pixbuf_c_val_V_0_0_fu_196(3),
      I1 => zext_ln1346_fu_954_p1(3),
      I2 => PixBufVal_val_V_0_fu_204(3),
      O => \outpix_val_V_1_5_reg_1491[5]_i_7_n_3\
    );
\outpix_val_V_1_5_reg_1491[5]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => pixbuf_c_val_V_0_0_fu_196(2),
      I1 => zext_ln1346_fu_954_p1(2),
      I2 => PixBufVal_val_V_0_fu_204(2),
      O => \outpix_val_V_1_5_reg_1491[5]_i_8_n_3\
    );
\outpix_val_V_1_5_reg_1491[5]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => zext_ln1346_fu_954_p1(1),
      I1 => pixbuf_c_val_V_0_0_fu_196(1),
      O => \outpix_val_V_1_5_reg_1491[5]_i_9_n_3\
    );
\outpix_val_V_1_5_reg_1491[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96FF9600"
    )
        port map (
      I0 => \outpix_val_V_1_5_reg_1491[7]_i_3_n_3\,
      I1 => PixBufVal_val_V_0_fu_204(7),
      I2 => zext_ln1346_fu_954_p1(8),
      I3 => sel_tmp4_reg_1382,
      I4 => outpix_val_V_1_3_fu_1016_p3(6),
      O => outpix_val_V_1_4_fu_1022_p3(6)
    );
\outpix_val_V_1_5_reg_1491[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln1346_2_fu_978_p2(8),
      I1 => sel_tmp1_reg_1374,
      I2 => zext_ln1346_fu_954_p1(7),
      O => outpix_val_V_1_3_fu_1016_p3(6)
    );
\outpix_val_V_1_5_reg_1491[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sel_tmp6_reg_1388,
      I1 => ap_block_pp0_stage0_01001,
      O => \outpix_val_V_1_5_reg_1491[7]_i_1_n_3\
    );
\outpix_val_V_1_5_reg_1491[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEF8F808080"
    )
        port map (
      I0 => PixBufVal_val_V_0_fu_204(7),
      I1 => \outpix_val_V_1_5_reg_1491[7]_i_3_n_3\,
      I2 => sel_tmp4_reg_1382,
      I3 => add_ln1346_2_fu_978_p2(9),
      I4 => sel_tmp1_reg_1374,
      I5 => zext_ln1346_fu_954_p1(8),
      O => outpix_val_V_1_4_fu_1022_p3(7)
    );
\outpix_val_V_1_5_reg_1491[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => PixBufVal_val_V_0_fu_204(6),
      I1 => zext_ln1346_fu_954_p1(7),
      I2 => \outpix_val_V_1_5_reg_1491[4]_i_2_n_3\,
      I3 => zext_ln1346_fu_954_p1(6),
      I4 => PixBufVal_val_V_0_fu_204(5),
      O => \outpix_val_V_1_5_reg_1491[7]_i_3_n_3\
    );
\outpix_val_V_1_5_reg_1491[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => PixBufVal_val_V_0_fu_204(7),
      I1 => zext_ln1346_fu_954_p1(7),
      I2 => pixbuf_c_val_V_0_0_fu_196(7),
      I3 => zext_ln1346_fu_954_p1(8),
      O => \outpix_val_V_1_5_reg_1491[7]_i_5_n_3\
    );
\outpix_val_V_1_5_reg_1491_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_1_4_fu_1022_p3(0),
      Q => \outpix_val_V_1_5_reg_1491_reg_n_3_[0]\,
      R => \outpix_val_V_1_5_reg_1491[7]_i_1_n_3\
    );
\outpix_val_V_1_5_reg_1491_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_1_4_fu_1022_p3(1),
      Q => \outpix_val_V_1_5_reg_1491_reg_n_3_[1]\,
      R => \outpix_val_V_1_5_reg_1491[7]_i_1_n_3\
    );
\outpix_val_V_1_5_reg_1491_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_1_4_fu_1022_p3(2),
      Q => \outpix_val_V_1_5_reg_1491_reg_n_3_[2]\,
      R => \outpix_val_V_1_5_reg_1491[7]_i_1_n_3\
    );
\outpix_val_V_1_5_reg_1491_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_1_4_fu_1022_p3(3),
      Q => \outpix_val_V_1_5_reg_1491_reg_n_3_[3]\,
      R => \outpix_val_V_1_5_reg_1491[7]_i_1_n_3\
    );
\outpix_val_V_1_5_reg_1491_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_1_4_fu_1022_p3(4),
      Q => \outpix_val_V_1_5_reg_1491_reg_n_3_[4]\,
      R => \outpix_val_V_1_5_reg_1491[7]_i_1_n_3\
    );
\outpix_val_V_1_5_reg_1491_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_1_4_fu_1022_p3(5),
      Q => \outpix_val_V_1_5_reg_1491_reg_n_3_[5]\,
      R => \outpix_val_V_1_5_reg_1491[7]_i_1_n_3\
    );
\outpix_val_V_1_5_reg_1491_reg[5]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \outpix_val_V_1_5_reg_1491_reg[5]_i_3_n_3\,
      CO(6) => \outpix_val_V_1_5_reg_1491_reg[5]_i_3_n_4\,
      CO(5) => \outpix_val_V_1_5_reg_1491_reg[5]_i_3_n_5\,
      CO(4) => \outpix_val_V_1_5_reg_1491_reg[5]_i_3_n_6\,
      CO(3) => \outpix_val_V_1_5_reg_1491_reg[5]_i_3_n_7\,
      CO(2) => \outpix_val_V_1_5_reg_1491_reg[5]_i_3_n_8\,
      CO(1) => \outpix_val_V_1_5_reg_1491_reg[5]_i_3_n_9\,
      CO(0) => \outpix_val_V_1_5_reg_1491_reg[5]_i_3_n_10\,
      DI(7) => \outpix_val_V_1_5_reg_1491[5]_i_4_n_3\,
      DI(6) => \outpix_val_V_1_5_reg_1491[5]_i_5_n_3\,
      DI(5) => \outpix_val_V_1_5_reg_1491[5]_i_6_n_3\,
      DI(4) => \outpix_val_V_1_5_reg_1491[5]_i_7_n_3\,
      DI(3) => \outpix_val_V_1_5_reg_1491[5]_i_8_n_3\,
      DI(2) => \outpix_val_V_1_5_reg_1491[5]_i_9_n_3\,
      DI(1 downto 0) => PixBufVal_val_V_0_fu_204(1 downto 0),
      O(7 downto 2) => add_ln1346_2_fu_978_p2(7 downto 2),
      O(1 downto 0) => \NLW_outpix_val_V_1_5_reg_1491_reg[5]_i_3_O_UNCONNECTED\(1 downto 0),
      S(7) => \outpix_val_V_1_5_reg_1491[5]_i_10_n_3\,
      S(6) => \outpix_val_V_1_5_reg_1491[5]_i_11_n_3\,
      S(5) => \outpix_val_V_1_5_reg_1491[5]_i_12_n_3\,
      S(4) => \outpix_val_V_1_5_reg_1491[5]_i_13_n_3\,
      S(3) => \outpix_val_V_1_5_reg_1491[5]_i_14_n_3\,
      S(2) => \outpix_val_V_1_5_reg_1491[5]_i_15_n_3\,
      S(1) => \outpix_val_V_1_5_reg_1491[5]_i_16_n_3\,
      S(0) => \outpix_val_V_1_5_reg_1491[5]_i_17_n_3\
    );
\outpix_val_V_1_5_reg_1491_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_1_4_fu_1022_p3(6),
      Q => \outpix_val_V_1_5_reg_1491_reg_n_3_[6]\,
      R => \outpix_val_V_1_5_reg_1491[7]_i_1_n_3\
    );
\outpix_val_V_1_5_reg_1491_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_1_4_fu_1022_p3(7),
      Q => \outpix_val_V_1_5_reg_1491_reg_n_3_[7]\,
      R => \outpix_val_V_1_5_reg_1491[7]_i_1_n_3\
    );
\outpix_val_V_1_5_reg_1491_reg[7]_i_4\: unisim.vcomponents.CARRY8
     port map (
      CI => \outpix_val_V_1_5_reg_1491_reg[5]_i_3_n_3\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_outpix_val_V_1_5_reg_1491_reg[7]_i_4_CO_UNCONNECTED\(7 downto 2),
      CO(1) => add_ln1346_2_fu_978_p2(9),
      CO(0) => \NLW_outpix_val_V_1_5_reg_1491_reg[7]_i_4_CO_UNCONNECTED\(0),
      DI(7 downto 1) => B"0000000",
      DI(0) => zext_ln1346_fu_954_p1(8),
      O(7 downto 1) => \NLW_outpix_val_V_1_5_reg_1491_reg[7]_i_4_O_UNCONNECTED\(7 downto 1),
      O(0) => add_ln1346_2_fu_978_p2(8),
      S(7 downto 1) => B"0000001",
      S(0) => \outpix_val_V_1_5_reg_1491[7]_i_5_n_3\
    );
\outpix_val_V_1_6_reg_1477_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_1_6_reg_1477(0),
      Q => zext_ln1346_fu_954_p1(1),
      R => '0'
    );
\outpix_val_V_1_6_reg_1477_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_1_6_reg_1477(1),
      Q => zext_ln1346_fu_954_p1(2),
      R => '0'
    );
\outpix_val_V_1_6_reg_1477_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_1_6_reg_1477(2),
      Q => zext_ln1346_fu_954_p1(3),
      R => '0'
    );
\outpix_val_V_1_6_reg_1477_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_1_6_reg_1477(3),
      Q => zext_ln1346_fu_954_p1(4),
      R => '0'
    );
\outpix_val_V_1_6_reg_1477_pp0_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_1_6_reg_1477(4),
      Q => zext_ln1346_fu_954_p1(5),
      R => '0'
    );
\outpix_val_V_1_6_reg_1477_pp0_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_1_6_reg_1477(5),
      Q => zext_ln1346_fu_954_p1(6),
      R => '0'
    );
\outpix_val_V_1_6_reg_1477_pp0_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_1_6_reg_1477(6),
      Q => zext_ln1346_fu_954_p1(7),
      R => '0'
    );
\outpix_val_V_1_6_reg_1477_pp0_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_1_6_reg_1477(7),
      Q => zext_ln1346_fu_954_p1(8),
      R => '0'
    );
\outpix_val_V_1_6_reg_1477_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_20,
      D => outpix_val_V_1_6_fu_708_p3(0),
      Q => outpix_val_V_1_6_reg_1477(0),
      R => '0'
    );
\outpix_val_V_1_6_reg_1477_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_20,
      D => outpix_val_V_1_6_fu_708_p3(1),
      Q => outpix_val_V_1_6_reg_1477(1),
      R => '0'
    );
\outpix_val_V_1_6_reg_1477_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_20,
      D => outpix_val_V_1_6_fu_708_p3(2),
      Q => outpix_val_V_1_6_reg_1477(2),
      R => '0'
    );
\outpix_val_V_1_6_reg_1477_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_20,
      D => outpix_val_V_1_6_fu_708_p3(3),
      Q => outpix_val_V_1_6_reg_1477(3),
      R => '0'
    );
\outpix_val_V_1_6_reg_1477_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_20,
      D => outpix_val_V_1_6_fu_708_p3(4),
      Q => outpix_val_V_1_6_reg_1477(4),
      R => '0'
    );
\outpix_val_V_1_6_reg_1477_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_20,
      D => outpix_val_V_1_6_fu_708_p3(5),
      Q => outpix_val_V_1_6_reg_1477(5),
      R => '0'
    );
\outpix_val_V_1_6_reg_1477_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_20,
      D => outpix_val_V_1_6_fu_708_p3(6),
      Q => outpix_val_V_1_6_reg_1477(6),
      R => '0'
    );
\outpix_val_V_1_6_reg_1477_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_20,
      D => outpix_val_V_1_6_fu_708_p3(7),
      Q => outpix_val_V_1_6_reg_1477(7),
      R => '0'
    );
\outpix_val_V_3_2_reg_1506_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_3_2_fu_1163_p3(0),
      Q => outpix_val_V_3_2_reg_1506(0),
      R => '0'
    );
\outpix_val_V_3_2_reg_1506_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_3_2_fu_1163_p3(1),
      Q => outpix_val_V_3_2_reg_1506(1),
      R => '0'
    );
\outpix_val_V_3_2_reg_1506_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_3_2_fu_1163_p3(2),
      Q => outpix_val_V_3_2_reg_1506(2),
      R => '0'
    );
\outpix_val_V_3_2_reg_1506_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_3_2_fu_1163_p3(3),
      Q => outpix_val_V_3_2_reg_1506(3),
      R => '0'
    );
\outpix_val_V_3_2_reg_1506_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_3_2_fu_1163_p3(4),
      Q => outpix_val_V_3_2_reg_1506(4),
      R => '0'
    );
\outpix_val_V_3_2_reg_1506_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_3_2_fu_1163_p3(5),
      Q => outpix_val_V_3_2_reg_1506(5),
      R => '0'
    );
\outpix_val_V_3_2_reg_1506_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_3_2_fu_1163_p3(6),
      Q => outpix_val_V_3_2_reg_1506(6),
      R => '0'
    );
\outpix_val_V_3_2_reg_1506_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_3_2_fu_1163_p3(7),
      Q => outpix_val_V_3_2_reg_1506(7),
      R => '0'
    );
\outpix_val_V_3_reg_1436_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_3_reg_1436(0),
      Q => outpix_val_V_3_reg_1436_pp0_iter2_reg(0),
      R => '0'
    );
\outpix_val_V_3_reg_1436_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_3_reg_1436(1),
      Q => outpix_val_V_3_reg_1436_pp0_iter2_reg(1),
      R => '0'
    );
\outpix_val_V_3_reg_1436_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_3_reg_1436(2),
      Q => outpix_val_V_3_reg_1436_pp0_iter2_reg(2),
      R => '0'
    );
\outpix_val_V_3_reg_1436_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_3_reg_1436(3),
      Q => outpix_val_V_3_reg_1436_pp0_iter2_reg(3),
      R => '0'
    );
\outpix_val_V_3_reg_1436_pp0_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_3_reg_1436(4),
      Q => outpix_val_V_3_reg_1436_pp0_iter2_reg(4),
      R => '0'
    );
\outpix_val_V_3_reg_1436_pp0_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_3_reg_1436(5),
      Q => outpix_val_V_3_reg_1436_pp0_iter2_reg(5),
      R => '0'
    );
\outpix_val_V_3_reg_1436_pp0_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_3_reg_1436(6),
      Q => outpix_val_V_3_reg_1436_pp0_iter2_reg(6),
      R => '0'
    );
\outpix_val_V_3_reg_1436_pp0_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_3_reg_1436(7),
      Q => outpix_val_V_3_reg_1436_pp0_iter2_reg(7),
      R => '0'
    );
\outpix_val_V_4_5_reg_1501[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => add_ln1346_9_fu_1115_p2(1),
      I1 => sel_tmp4_reg_1382,
      I2 => add_ln1346_7_fu_1093_p2(2),
      I3 => sel_tmp1_reg_1374,
      I4 => zext_ln1346_2_fu_1069_p1(1),
      O => outpix_val_V_4_4_fu_1137_p3(0)
    );
\outpix_val_V_4_5_reg_1501[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E11E"
    )
        port map (
      I0 => pixbuf_c_val_V_2_1_1_fu_208(0),
      I1 => zext_ln1346_2_fu_1069_p1(1),
      I2 => pixbuf_c_val_V_2_1_1_fu_208(1),
      I3 => zext_ln1346_2_fu_1069_p1(2),
      O => add_ln1346_9_fu_1115_p2(1)
    );
\outpix_val_V_4_5_reg_1501[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => add_ln1346_9_fu_1115_p2(2),
      I1 => sel_tmp4_reg_1382,
      I2 => add_ln1346_7_fu_1093_p2(3),
      I3 => sel_tmp1_reg_1374,
      I4 => zext_ln1346_2_fu_1069_p1(2),
      O => outpix_val_V_4_4_fu_1137_p3(1)
    );
\outpix_val_V_4_5_reg_1501[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEE0011F011FFEE0"
    )
        port map (
      I0 => zext_ln1346_2_fu_1069_p1(1),
      I1 => pixbuf_c_val_V_2_1_1_fu_208(0),
      I2 => zext_ln1346_2_fu_1069_p1(2),
      I3 => pixbuf_c_val_V_2_1_1_fu_208(1),
      I4 => pixbuf_c_val_V_2_1_1_fu_208(2),
      I5 => zext_ln1346_2_fu_1069_p1(3),
      O => add_ln1346_9_fu_1115_p2(2)
    );
\outpix_val_V_4_5_reg_1501[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => add_ln1346_9_fu_1115_p2(3),
      I1 => sel_tmp4_reg_1382,
      I2 => add_ln1346_7_fu_1093_p2(4),
      I3 => sel_tmp1_reg_1374,
      I4 => zext_ln1346_2_fu_1069_p1(3),
      O => outpix_val_V_4_4_fu_1137_p3(2)
    );
\outpix_val_V_4_5_reg_1501[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \outpix_val_V_4_5_reg_1501[4]_i_4_n_3\,
      I1 => pixbuf_c_val_V_2_1_1_fu_208(3),
      I2 => zext_ln1346_2_fu_1069_p1(4),
      O => add_ln1346_9_fu_1115_p2(3)
    );
\outpix_val_V_4_5_reg_1501[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => add_ln1346_9_fu_1115_p2(4),
      I1 => sel_tmp4_reg_1382,
      I2 => add_ln1346_7_fu_1093_p2(5),
      I3 => sel_tmp1_reg_1374,
      I4 => zext_ln1346_2_fu_1069_p1(4),
      O => outpix_val_V_4_4_fu_1137_p3(3)
    );
\outpix_val_V_4_5_reg_1501[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \outpix_val_V_4_5_reg_1501[4]_i_4_n_3\,
      I1 => zext_ln1346_2_fu_1069_p1(4),
      I2 => pixbuf_c_val_V_2_1_1_fu_208(3),
      I3 => pixbuf_c_val_V_2_1_1_fu_208(4),
      I4 => zext_ln1346_2_fu_1069_p1(5),
      O => add_ln1346_9_fu_1115_p2(4)
    );
\outpix_val_V_4_5_reg_1501[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F606F6F6F606060"
    )
        port map (
      I0 => \outpix_val_V_4_5_reg_1501[4]_i_2_n_3\,
      I1 => \outpix_val_V_4_5_reg_1501[4]_i_3_n_3\,
      I2 => sel_tmp4_reg_1382,
      I3 => add_ln1346_7_fu_1093_p2(6),
      I4 => sel_tmp1_reg_1374,
      I5 => zext_ln1346_2_fu_1069_p1(5),
      O => outpix_val_V_4_4_fu_1137_p3(4)
    );
\outpix_val_V_4_5_reg_1501[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => pixbuf_c_val_V_2_1_1_fu_208(4),
      I1 => zext_ln1346_2_fu_1069_p1(5),
      I2 => \outpix_val_V_4_5_reg_1501[4]_i_4_n_3\,
      I3 => zext_ln1346_2_fu_1069_p1(4),
      I4 => pixbuf_c_val_V_2_1_1_fu_208(3),
      O => \outpix_val_V_4_5_reg_1501[4]_i_2_n_3\
    );
\outpix_val_V_4_5_reg_1501[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln1346_2_fu_1069_p1(6),
      I1 => pixbuf_c_val_V_2_1_1_fu_208(5),
      O => \outpix_val_V_4_5_reg_1501[4]_i_3_n_3\
    );
\outpix_val_V_4_5_reg_1501[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEE8EEE88888"
    )
        port map (
      I0 => pixbuf_c_val_V_2_1_1_fu_208(2),
      I1 => zext_ln1346_2_fu_1069_p1(3),
      I2 => zext_ln1346_2_fu_1069_p1(1),
      I3 => pixbuf_c_val_V_2_1_1_fu_208(0),
      I4 => zext_ln1346_2_fu_1069_p1(2),
      I5 => pixbuf_c_val_V_2_1_1_fu_208(1),
      O => \outpix_val_V_4_5_reg_1501[4]_i_4_n_3\
    );
\outpix_val_V_4_5_reg_1501[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => add_ln1346_9_fu_1115_p2(6),
      I1 => sel_tmp4_reg_1382,
      I2 => add_ln1346_7_fu_1093_p2(7),
      I3 => sel_tmp1_reg_1374,
      I4 => zext_ln1346_2_fu_1069_p1(6),
      O => outpix_val_V_4_4_fu_1137_p3(5)
    );
\outpix_val_V_4_5_reg_1501[5]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \outpix_val_V_4_5_reg_1501[5]_i_4_n_3\,
      I1 => zext_ln1346_2_fu_1069_p1(7),
      I2 => pixbuf_c_val_V_0_1_fu_200(7),
      I3 => pixbuf_c_val_V_2_1_1_fu_208(7),
      O => \outpix_val_V_4_5_reg_1501[5]_i_10_n_3\
    );
\outpix_val_V_4_5_reg_1501[5]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pixbuf_c_val_V_0_1_fu_200(6),
      I1 => zext_ln1346_2_fu_1069_p1(6),
      I2 => pixbuf_c_val_V_2_1_1_fu_208(6),
      I3 => \outpix_val_V_4_5_reg_1501[5]_i_5_n_3\,
      O => \outpix_val_V_4_5_reg_1501[5]_i_11_n_3\
    );
\outpix_val_V_4_5_reg_1501[5]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pixbuf_c_val_V_0_1_fu_200(5),
      I1 => zext_ln1346_2_fu_1069_p1(5),
      I2 => pixbuf_c_val_V_2_1_1_fu_208(5),
      I3 => \outpix_val_V_4_5_reg_1501[5]_i_6_n_3\,
      O => \outpix_val_V_4_5_reg_1501[5]_i_12_n_3\
    );
\outpix_val_V_4_5_reg_1501[5]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pixbuf_c_val_V_0_1_fu_200(4),
      I1 => zext_ln1346_2_fu_1069_p1(4),
      I2 => pixbuf_c_val_V_2_1_1_fu_208(4),
      I3 => \outpix_val_V_4_5_reg_1501[5]_i_7_n_3\,
      O => \outpix_val_V_4_5_reg_1501[5]_i_13_n_3\
    );
\outpix_val_V_4_5_reg_1501[5]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pixbuf_c_val_V_0_1_fu_200(3),
      I1 => zext_ln1346_2_fu_1069_p1(3),
      I2 => pixbuf_c_val_V_2_1_1_fu_208(3),
      I3 => \outpix_val_V_4_5_reg_1501[5]_i_8_n_3\,
      O => \outpix_val_V_4_5_reg_1501[5]_i_14_n_3\
    );
\outpix_val_V_4_5_reg_1501[5]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => pixbuf_c_val_V_0_1_fu_200(2),
      I1 => zext_ln1346_2_fu_1069_p1(2),
      I2 => pixbuf_c_val_V_2_1_1_fu_208(2),
      I3 => \outpix_val_V_4_5_reg_1501[5]_i_9_n_3\,
      O => \outpix_val_V_4_5_reg_1501[5]_i_15_n_3\
    );
\outpix_val_V_4_5_reg_1501[5]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => zext_ln1346_2_fu_1069_p1(1),
      I1 => pixbuf_c_val_V_0_1_fu_200(1),
      I2 => pixbuf_c_val_V_2_1_1_fu_208(1),
      O => \outpix_val_V_4_5_reg_1501[5]_i_16_n_3\
    );
\outpix_val_V_4_5_reg_1501[5]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => pixbuf_c_val_V_2_1_1_fu_208(0),
      I1 => pixbuf_c_val_V_0_1_fu_200(0),
      O => \outpix_val_V_4_5_reg_1501[5]_i_17_n_3\
    );
\outpix_val_V_4_5_reg_1501[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \outpix_val_V_4_5_reg_1501[4]_i_2_n_3\,
      I1 => zext_ln1346_2_fu_1069_p1(6),
      I2 => pixbuf_c_val_V_2_1_1_fu_208(5),
      I3 => pixbuf_c_val_V_2_1_1_fu_208(6),
      I4 => zext_ln1346_2_fu_1069_p1(7),
      O => add_ln1346_9_fu_1115_p2(6)
    );
\outpix_val_V_4_5_reg_1501[5]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => pixbuf_c_val_V_0_1_fu_200(6),
      I1 => zext_ln1346_2_fu_1069_p1(6),
      I2 => pixbuf_c_val_V_2_1_1_fu_208(6),
      O => \outpix_val_V_4_5_reg_1501[5]_i_4_n_3\
    );
\outpix_val_V_4_5_reg_1501[5]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => pixbuf_c_val_V_0_1_fu_200(5),
      I1 => zext_ln1346_2_fu_1069_p1(5),
      I2 => pixbuf_c_val_V_2_1_1_fu_208(5),
      O => \outpix_val_V_4_5_reg_1501[5]_i_5_n_3\
    );
\outpix_val_V_4_5_reg_1501[5]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => pixbuf_c_val_V_0_1_fu_200(4),
      I1 => zext_ln1346_2_fu_1069_p1(4),
      I2 => pixbuf_c_val_V_2_1_1_fu_208(4),
      O => \outpix_val_V_4_5_reg_1501[5]_i_6_n_3\
    );
\outpix_val_V_4_5_reg_1501[5]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => pixbuf_c_val_V_0_1_fu_200(3),
      I1 => zext_ln1346_2_fu_1069_p1(3),
      I2 => pixbuf_c_val_V_2_1_1_fu_208(3),
      O => \outpix_val_V_4_5_reg_1501[5]_i_7_n_3\
    );
\outpix_val_V_4_5_reg_1501[5]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => pixbuf_c_val_V_0_1_fu_200(2),
      I1 => zext_ln1346_2_fu_1069_p1(2),
      I2 => pixbuf_c_val_V_2_1_1_fu_208(2),
      O => \outpix_val_V_4_5_reg_1501[5]_i_8_n_3\
    );
\outpix_val_V_4_5_reg_1501[5]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => zext_ln1346_2_fu_1069_p1(1),
      I1 => pixbuf_c_val_V_0_1_fu_200(1),
      O => \outpix_val_V_4_5_reg_1501[5]_i_9_n_3\
    );
\outpix_val_V_4_5_reg_1501[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96FF9600"
    )
        port map (
      I0 => \outpix_val_V_4_5_reg_1501[7]_i_2_n_3\,
      I1 => pixbuf_c_val_V_2_1_1_fu_208(7),
      I2 => zext_ln1346_2_fu_1069_p1(8),
      I3 => sel_tmp4_reg_1382,
      I4 => outpix_val_V_4_3_fu_1131_p3(6),
      O => outpix_val_V_4_4_fu_1137_p3(6)
    );
\outpix_val_V_4_5_reg_1501[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln1346_7_fu_1093_p2(8),
      I1 => sel_tmp1_reg_1374,
      I2 => zext_ln1346_2_fu_1069_p1(7),
      O => outpix_val_V_4_3_fu_1131_p3(6)
    );
\outpix_val_V_4_5_reg_1501[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0EFEF8F808080"
    )
        port map (
      I0 => pixbuf_c_val_V_2_1_1_fu_208(7),
      I1 => \outpix_val_V_4_5_reg_1501[7]_i_2_n_3\,
      I2 => sel_tmp4_reg_1382,
      I3 => add_ln1346_7_fu_1093_p2(9),
      I4 => sel_tmp1_reg_1374,
      I5 => zext_ln1346_2_fu_1069_p1(8),
      O => outpix_val_V_4_4_fu_1137_p3(7)
    );
\outpix_val_V_4_5_reg_1501[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => pixbuf_c_val_V_2_1_1_fu_208(6),
      I1 => zext_ln1346_2_fu_1069_p1(7),
      I2 => \outpix_val_V_4_5_reg_1501[4]_i_2_n_3\,
      I3 => zext_ln1346_2_fu_1069_p1(6),
      I4 => pixbuf_c_val_V_2_1_1_fu_208(5),
      O => \outpix_val_V_4_5_reg_1501[7]_i_2_n_3\
    );
\outpix_val_V_4_5_reg_1501[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => pixbuf_c_val_V_2_1_1_fu_208(7),
      I1 => zext_ln1346_2_fu_1069_p1(7),
      I2 => pixbuf_c_val_V_0_1_fu_200(7),
      I3 => zext_ln1346_2_fu_1069_p1(8),
      O => \outpix_val_V_4_5_reg_1501[7]_i_4_n_3\
    );
\outpix_val_V_4_5_reg_1501_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_4_4_fu_1137_p3(0),
      Q => outpix_val_V_4_5_reg_1501(0),
      R => \outpix_val_V_1_5_reg_1491[7]_i_1_n_3\
    );
\outpix_val_V_4_5_reg_1501_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_4_4_fu_1137_p3(1),
      Q => outpix_val_V_4_5_reg_1501(1),
      R => \outpix_val_V_1_5_reg_1491[7]_i_1_n_3\
    );
\outpix_val_V_4_5_reg_1501_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_4_4_fu_1137_p3(2),
      Q => outpix_val_V_4_5_reg_1501(2),
      R => \outpix_val_V_1_5_reg_1491[7]_i_1_n_3\
    );
\outpix_val_V_4_5_reg_1501_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_4_4_fu_1137_p3(3),
      Q => outpix_val_V_4_5_reg_1501(3),
      R => \outpix_val_V_1_5_reg_1491[7]_i_1_n_3\
    );
\outpix_val_V_4_5_reg_1501_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_4_4_fu_1137_p3(4),
      Q => outpix_val_V_4_5_reg_1501(4),
      R => \outpix_val_V_1_5_reg_1491[7]_i_1_n_3\
    );
\outpix_val_V_4_5_reg_1501_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_4_4_fu_1137_p3(5),
      Q => outpix_val_V_4_5_reg_1501(5),
      R => \outpix_val_V_1_5_reg_1491[7]_i_1_n_3\
    );
\outpix_val_V_4_5_reg_1501_reg[5]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \outpix_val_V_4_5_reg_1501_reg[5]_i_3_n_3\,
      CO(6) => \outpix_val_V_4_5_reg_1501_reg[5]_i_3_n_4\,
      CO(5) => \outpix_val_V_4_5_reg_1501_reg[5]_i_3_n_5\,
      CO(4) => \outpix_val_V_4_5_reg_1501_reg[5]_i_3_n_6\,
      CO(3) => \outpix_val_V_4_5_reg_1501_reg[5]_i_3_n_7\,
      CO(2) => \outpix_val_V_4_5_reg_1501_reg[5]_i_3_n_8\,
      CO(1) => \outpix_val_V_4_5_reg_1501_reg[5]_i_3_n_9\,
      CO(0) => \outpix_val_V_4_5_reg_1501_reg[5]_i_3_n_10\,
      DI(7) => \outpix_val_V_4_5_reg_1501[5]_i_4_n_3\,
      DI(6) => \outpix_val_V_4_5_reg_1501[5]_i_5_n_3\,
      DI(5) => \outpix_val_V_4_5_reg_1501[5]_i_6_n_3\,
      DI(4) => \outpix_val_V_4_5_reg_1501[5]_i_7_n_3\,
      DI(3) => \outpix_val_V_4_5_reg_1501[5]_i_8_n_3\,
      DI(2) => \outpix_val_V_4_5_reg_1501[5]_i_9_n_3\,
      DI(1 downto 0) => pixbuf_c_val_V_2_1_1_fu_208(1 downto 0),
      O(7 downto 2) => add_ln1346_7_fu_1093_p2(7 downto 2),
      O(1 downto 0) => \NLW_outpix_val_V_4_5_reg_1501_reg[5]_i_3_O_UNCONNECTED\(1 downto 0),
      S(7) => \outpix_val_V_4_5_reg_1501[5]_i_10_n_3\,
      S(6) => \outpix_val_V_4_5_reg_1501[5]_i_11_n_3\,
      S(5) => \outpix_val_V_4_5_reg_1501[5]_i_12_n_3\,
      S(4) => \outpix_val_V_4_5_reg_1501[5]_i_13_n_3\,
      S(3) => \outpix_val_V_4_5_reg_1501[5]_i_14_n_3\,
      S(2) => \outpix_val_V_4_5_reg_1501[5]_i_15_n_3\,
      S(1) => \outpix_val_V_4_5_reg_1501[5]_i_16_n_3\,
      S(0) => \outpix_val_V_4_5_reg_1501[5]_i_17_n_3\
    );
\outpix_val_V_4_5_reg_1501_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_4_4_fu_1137_p3(6),
      Q => outpix_val_V_4_5_reg_1501(6),
      R => \outpix_val_V_1_5_reg_1491[7]_i_1_n_3\
    );
\outpix_val_V_4_5_reg_1501_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_4_4_fu_1137_p3(7),
      Q => outpix_val_V_4_5_reg_1501(7),
      R => \outpix_val_V_1_5_reg_1491[7]_i_1_n_3\
    );
\outpix_val_V_4_5_reg_1501_reg[7]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \outpix_val_V_4_5_reg_1501_reg[5]_i_3_n_3\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_outpix_val_V_4_5_reg_1501_reg[7]_i_3_CO_UNCONNECTED\(7 downto 2),
      CO(1) => add_ln1346_7_fu_1093_p2(9),
      CO(0) => \NLW_outpix_val_V_4_5_reg_1501_reg[7]_i_3_CO_UNCONNECTED\(0),
      DI(7 downto 1) => B"0000000",
      DI(0) => zext_ln1346_2_fu_1069_p1(8),
      O(7 downto 1) => \NLW_outpix_val_V_4_5_reg_1501_reg[7]_i_3_O_UNCONNECTED\(7 downto 1),
      O(0) => add_ln1346_7_fu_1093_p2(8),
      S(7 downto 1) => B"0000001",
      S(0) => \outpix_val_V_4_5_reg_1501[7]_i_4_n_3\
    );
\outpix_val_V_4_6_reg_1468_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_4_6_reg_1468(0),
      Q => zext_ln1346_2_fu_1069_p1(1),
      R => '0'
    );
\outpix_val_V_4_6_reg_1468_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_4_6_reg_1468(1),
      Q => zext_ln1346_2_fu_1069_p1(2),
      R => '0'
    );
\outpix_val_V_4_6_reg_1468_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_4_6_reg_1468(2),
      Q => zext_ln1346_2_fu_1069_p1(3),
      R => '0'
    );
\outpix_val_V_4_6_reg_1468_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_4_6_reg_1468(3),
      Q => zext_ln1346_2_fu_1069_p1(4),
      R => '0'
    );
\outpix_val_V_4_6_reg_1468_pp0_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_4_6_reg_1468(4),
      Q => zext_ln1346_2_fu_1069_p1(5),
      R => '0'
    );
\outpix_val_V_4_6_reg_1468_pp0_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_4_6_reg_1468(5),
      Q => zext_ln1346_2_fu_1069_p1(6),
      R => '0'
    );
\outpix_val_V_4_6_reg_1468_pp0_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_4_6_reg_1468(6),
      Q => zext_ln1346_2_fu_1069_p1(7),
      R => '0'
    );
\outpix_val_V_4_6_reg_1468_pp0_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => outpix_val_V_4_6_reg_1468(7),
      Q => zext_ln1346_2_fu_1069_p1(8),
      R => '0'
    );
\outpix_val_V_4_6_reg_1468_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_20,
      D => outpix_val_V_4_6_fu_701_p3(0),
      Q => outpix_val_V_4_6_reg_1468(0),
      R => '0'
    );
\outpix_val_V_4_6_reg_1468_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_20,
      D => outpix_val_V_4_6_fu_701_p3(1),
      Q => outpix_val_V_4_6_reg_1468(1),
      R => '0'
    );
\outpix_val_V_4_6_reg_1468_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_20,
      D => outpix_val_V_4_6_fu_701_p3(2),
      Q => outpix_val_V_4_6_reg_1468(2),
      R => '0'
    );
\outpix_val_V_4_6_reg_1468_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_20,
      D => outpix_val_V_4_6_fu_701_p3(3),
      Q => outpix_val_V_4_6_reg_1468(3),
      R => '0'
    );
\outpix_val_V_4_6_reg_1468_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_20,
      D => outpix_val_V_4_6_fu_701_p3(4),
      Q => outpix_val_V_4_6_reg_1468(4),
      R => '0'
    );
\outpix_val_V_4_6_reg_1468_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_20,
      D => outpix_val_V_4_6_fu_701_p3(5),
      Q => outpix_val_V_4_6_reg_1468(5),
      R => '0'
    );
\outpix_val_V_4_6_reg_1468_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_20,
      D => outpix_val_V_4_6_fu_701_p3(6),
      Q => outpix_val_V_4_6_reg_1468(6),
      R => '0'
    );
\outpix_val_V_4_6_reg_1468_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_20,
      D => outpix_val_V_4_6_fu_701_p3(7),
      Q => outpix_val_V_4_6_reg_1468(7),
      R => '0'
    );
\pix_val_V_2_1_fu_164_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mpix_c_val_V_0_fu_1600,
      D => \out\(16),
      Q => pix_val_V_2_1_fu_164(0),
      R => '0'
    );
\pix_val_V_2_1_fu_164_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mpix_c_val_V_0_fu_1600,
      D => \out\(17),
      Q => pix_val_V_2_1_fu_164(1),
      R => '0'
    );
\pix_val_V_2_1_fu_164_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mpix_c_val_V_0_fu_1600,
      D => \out\(18),
      Q => pix_val_V_2_1_fu_164(2),
      R => '0'
    );
\pix_val_V_2_1_fu_164_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mpix_c_val_V_0_fu_1600,
      D => \out\(19),
      Q => pix_val_V_2_1_fu_164(3),
      R => '0'
    );
\pix_val_V_2_1_fu_164_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mpix_c_val_V_0_fu_1600,
      D => \out\(20),
      Q => pix_val_V_2_1_fu_164(4),
      R => '0'
    );
\pix_val_V_2_1_fu_164_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mpix_c_val_V_0_fu_1600,
      D => \out\(21),
      Q => pix_val_V_2_1_fu_164(5),
      R => '0'
    );
\pix_val_V_2_1_fu_164_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mpix_c_val_V_0_fu_1600,
      D => \out\(22),
      Q => pix_val_V_2_1_fu_164(6),
      R => '0'
    );
\pix_val_V_2_1_fu_164_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mpix_c_val_V_0_fu_1600,
      D => \out\(23),
      Q => pix_val_V_2_1_fu_164(7),
      R => '0'
    );
\pix_val_V_5_1_fu_176_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mpix_c_val_V_0_fu_1600,
      D => \out\(40),
      Q => pix_val_V_5_1_fu_176(0),
      R => '0'
    );
\pix_val_V_5_1_fu_176_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mpix_c_val_V_0_fu_1600,
      D => \out\(41),
      Q => pix_val_V_5_1_fu_176(1),
      R => '0'
    );
\pix_val_V_5_1_fu_176_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mpix_c_val_V_0_fu_1600,
      D => \out\(42),
      Q => pix_val_V_5_1_fu_176(2),
      R => '0'
    );
\pix_val_V_5_1_fu_176_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mpix_c_val_V_0_fu_1600,
      D => \out\(43),
      Q => pix_val_V_5_1_fu_176(3),
      R => '0'
    );
\pix_val_V_5_1_fu_176_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mpix_c_val_V_0_fu_1600,
      D => \out\(44),
      Q => pix_val_V_5_1_fu_176(4),
      R => '0'
    );
\pix_val_V_5_1_fu_176_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mpix_c_val_V_0_fu_1600,
      D => \out\(45),
      Q => pix_val_V_5_1_fu_176(5),
      R => '0'
    );
\pix_val_V_5_1_fu_176_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mpix_c_val_V_0_fu_1600,
      D => \out\(46),
      Q => pix_val_V_5_1_fu_176(6),
      R => '0'
    );
\pix_val_V_5_1_fu_176_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => mpix_c_val_V_0_fu_1600,
      D => \out\(47),
      Q => pix_val_V_5_1_fu_176(7),
      R => '0'
    );
\pixbuf_c_val_V_0_0_fu_196[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D8"
    )
        port map (
      I0 => \spec_select601_i_reg_1360_reg_n_3_[0]\,
      I1 => zext_ln1063_reg_1401_reg_rep_n_50,
      I2 => pixbuf_c_val_V_1_0_reg_1458(0),
      O => \pixbuf_c_val_V_0_0_fu_196[0]_i_1_n_3\
    );
\pixbuf_c_val_V_0_0_fu_196[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D8"
    )
        port map (
      I0 => \spec_select601_i_reg_1360_reg_n_3_[0]\,
      I1 => zext_ln1063_reg_1401_reg_rep_n_50,
      I2 => pixbuf_c_val_V_1_0_reg_1458(1),
      O => \pixbuf_c_val_V_0_0_fu_196[1]_i_1_n_3\
    );
\pixbuf_c_val_V_0_0_fu_196[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D8"
    )
        port map (
      I0 => \spec_select601_i_reg_1360_reg_n_3_[0]\,
      I1 => zext_ln1063_reg_1401_reg_rep_n_50,
      I2 => pixbuf_c_val_V_1_0_reg_1458(2),
      O => \pixbuf_c_val_V_0_0_fu_196[2]_i_1_n_3\
    );
\pixbuf_c_val_V_0_0_fu_196[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D8"
    )
        port map (
      I0 => \spec_select601_i_reg_1360_reg_n_3_[0]\,
      I1 => zext_ln1063_reg_1401_reg_rep_n_50,
      I2 => pixbuf_c_val_V_1_0_reg_1458(3),
      O => \pixbuf_c_val_V_0_0_fu_196[3]_i_1_n_3\
    );
\pixbuf_c_val_V_0_0_fu_196[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D8"
    )
        port map (
      I0 => \spec_select601_i_reg_1360_reg_n_3_[0]\,
      I1 => zext_ln1063_reg_1401_reg_rep_n_50,
      I2 => pixbuf_c_val_V_1_0_reg_1458(4),
      O => \pixbuf_c_val_V_0_0_fu_196[4]_i_1_n_3\
    );
\pixbuf_c_val_V_0_0_fu_196[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D8"
    )
        port map (
      I0 => \spec_select601_i_reg_1360_reg_n_3_[0]\,
      I1 => zext_ln1063_reg_1401_reg_rep_n_50,
      I2 => pixbuf_c_val_V_1_0_reg_1458(5),
      O => \pixbuf_c_val_V_0_0_fu_196[5]_i_1_n_3\
    );
\pixbuf_c_val_V_0_0_fu_196[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D8"
    )
        port map (
      I0 => \spec_select601_i_reg_1360_reg_n_3_[0]\,
      I1 => zext_ln1063_reg_1401_reg_rep_n_50,
      I2 => pixbuf_c_val_V_1_0_reg_1458(6),
      O => \pixbuf_c_val_V_0_0_fu_196[6]_i_1_n_3\
    );
\pixbuf_c_val_V_0_0_fu_196[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D8"
    )
        port map (
      I0 => \spec_select601_i_reg_1360_reg_n_3_[0]\,
      I1 => zext_ln1063_reg_1401_reg_rep_n_50,
      I2 => pixbuf_c_val_V_1_0_reg_1458(7),
      O => \pixbuf_c_val_V_0_0_fu_196[7]_i_1_n_3\
    );
\pixbuf_c_val_V_0_0_fu_196_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_21,
      D => \pixbuf_c_val_V_0_0_fu_196[0]_i_1_n_3\,
      Q => pixbuf_c_val_V_0_0_fu_196(0),
      S => '0'
    );
\pixbuf_c_val_V_0_0_fu_196_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_21,
      D => \pixbuf_c_val_V_0_0_fu_196[1]_i_1_n_3\,
      Q => pixbuf_c_val_V_0_0_fu_196(1),
      S => '0'
    );
\pixbuf_c_val_V_0_0_fu_196_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_21,
      D => \pixbuf_c_val_V_0_0_fu_196[2]_i_1_n_3\,
      Q => pixbuf_c_val_V_0_0_fu_196(2),
      S => '0'
    );
\pixbuf_c_val_V_0_0_fu_196_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_21,
      D => \pixbuf_c_val_V_0_0_fu_196[3]_i_1_n_3\,
      Q => pixbuf_c_val_V_0_0_fu_196(3),
      S => '0'
    );
\pixbuf_c_val_V_0_0_fu_196_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_21,
      D => \pixbuf_c_val_V_0_0_fu_196[4]_i_1_n_3\,
      Q => pixbuf_c_val_V_0_0_fu_196(4),
      S => '0'
    );
\pixbuf_c_val_V_0_0_fu_196_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_21,
      D => \pixbuf_c_val_V_0_0_fu_196[5]_i_1_n_3\,
      Q => pixbuf_c_val_V_0_0_fu_196(5),
      S => '0'
    );
\pixbuf_c_val_V_0_0_fu_196_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_21,
      D => \pixbuf_c_val_V_0_0_fu_196[6]_i_1_n_3\,
      Q => pixbuf_c_val_V_0_0_fu_196(6),
      S => '0'
    );
\pixbuf_c_val_V_0_0_fu_196_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_21,
      D => \pixbuf_c_val_V_0_0_fu_196[7]_i_1_n_3\,
      Q => pixbuf_c_val_V_0_0_fu_196(7),
      S => '0'
    );
\pixbuf_c_val_V_0_1_fu_200[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D8"
    )
        port map (
      I0 => \spec_select601_i_reg_1360_reg_n_3_[0]\,
      I1 => zext_ln1063_reg_1401_reg_rep_n_50,
      I2 => pixbuf_c_val_V_1_1_reg_1463(0),
      O => \pixbuf_c_val_V_0_1_fu_200[0]_i_1_n_3\
    );
\pixbuf_c_val_V_0_1_fu_200[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D8"
    )
        port map (
      I0 => \spec_select601_i_reg_1360_reg_n_3_[0]\,
      I1 => zext_ln1063_reg_1401_reg_rep_n_50,
      I2 => pixbuf_c_val_V_1_1_reg_1463(1),
      O => \pixbuf_c_val_V_0_1_fu_200[1]_i_1_n_3\
    );
\pixbuf_c_val_V_0_1_fu_200[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D8"
    )
        port map (
      I0 => \spec_select601_i_reg_1360_reg_n_3_[0]\,
      I1 => zext_ln1063_reg_1401_reg_rep_n_50,
      I2 => pixbuf_c_val_V_1_1_reg_1463(2),
      O => \pixbuf_c_val_V_0_1_fu_200[2]_i_1_n_3\
    );
\pixbuf_c_val_V_0_1_fu_200[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D8"
    )
        port map (
      I0 => \spec_select601_i_reg_1360_reg_n_3_[0]\,
      I1 => zext_ln1063_reg_1401_reg_rep_n_50,
      I2 => pixbuf_c_val_V_1_1_reg_1463(3),
      O => \pixbuf_c_val_V_0_1_fu_200[3]_i_1_n_3\
    );
\pixbuf_c_val_V_0_1_fu_200[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D8"
    )
        port map (
      I0 => \spec_select601_i_reg_1360_reg_n_3_[0]\,
      I1 => zext_ln1063_reg_1401_reg_rep_n_50,
      I2 => pixbuf_c_val_V_1_1_reg_1463(4),
      O => \pixbuf_c_val_V_0_1_fu_200[4]_i_1_n_3\
    );
\pixbuf_c_val_V_0_1_fu_200[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D8"
    )
        port map (
      I0 => \spec_select601_i_reg_1360_reg_n_3_[0]\,
      I1 => zext_ln1063_reg_1401_reg_rep_n_50,
      I2 => pixbuf_c_val_V_1_1_reg_1463(5),
      O => \pixbuf_c_val_V_0_1_fu_200[5]_i_1_n_3\
    );
\pixbuf_c_val_V_0_1_fu_200[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D8"
    )
        port map (
      I0 => \spec_select601_i_reg_1360_reg_n_3_[0]\,
      I1 => zext_ln1063_reg_1401_reg_rep_n_50,
      I2 => pixbuf_c_val_V_1_1_reg_1463(6),
      O => \pixbuf_c_val_V_0_1_fu_200[6]_i_1_n_3\
    );
\pixbuf_c_val_V_0_1_fu_200[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D8"
    )
        port map (
      I0 => \spec_select601_i_reg_1360_reg_n_3_[0]\,
      I1 => zext_ln1063_reg_1401_reg_rep_n_50,
      I2 => pixbuf_c_val_V_1_1_reg_1463(7),
      O => \pixbuf_c_val_V_0_1_fu_200[7]_i_1_n_3\
    );
\pixbuf_c_val_V_0_1_fu_200_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_21,
      D => \pixbuf_c_val_V_0_1_fu_200[0]_i_1_n_3\,
      Q => pixbuf_c_val_V_0_1_fu_200(0),
      S => '0'
    );
\pixbuf_c_val_V_0_1_fu_200_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_21,
      D => \pixbuf_c_val_V_0_1_fu_200[1]_i_1_n_3\,
      Q => pixbuf_c_val_V_0_1_fu_200(1),
      S => '0'
    );
\pixbuf_c_val_V_0_1_fu_200_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_21,
      D => \pixbuf_c_val_V_0_1_fu_200[2]_i_1_n_3\,
      Q => pixbuf_c_val_V_0_1_fu_200(2),
      S => '0'
    );
\pixbuf_c_val_V_0_1_fu_200_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_21,
      D => \pixbuf_c_val_V_0_1_fu_200[3]_i_1_n_3\,
      Q => pixbuf_c_val_V_0_1_fu_200(3),
      S => '0'
    );
\pixbuf_c_val_V_0_1_fu_200_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_21,
      D => \pixbuf_c_val_V_0_1_fu_200[4]_i_1_n_3\,
      Q => pixbuf_c_val_V_0_1_fu_200(4),
      S => '0'
    );
\pixbuf_c_val_V_0_1_fu_200_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_21,
      D => \pixbuf_c_val_V_0_1_fu_200[5]_i_1_n_3\,
      Q => pixbuf_c_val_V_0_1_fu_200(5),
      S => '0'
    );
\pixbuf_c_val_V_0_1_fu_200_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_21,
      D => \pixbuf_c_val_V_0_1_fu_200[6]_i_1_n_3\,
      Q => pixbuf_c_val_V_0_1_fu_200(6),
      S => '0'
    );
\pixbuf_c_val_V_0_1_fu_200_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_21,
      D => \pixbuf_c_val_V_0_1_fu_200[7]_i_1_n_3\,
      Q => pixbuf_c_val_V_0_1_fu_200(7),
      S => '0'
    );
\pixbuf_c_val_V_1_0_reg_1458_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_20,
      D => linebuf_c_val_V_1_q1(0),
      Q => pixbuf_c_val_V_1_0_reg_1458(0),
      R => '0'
    );
\pixbuf_c_val_V_1_0_reg_1458_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_20,
      D => linebuf_c_val_V_1_q1(1),
      Q => pixbuf_c_val_V_1_0_reg_1458(1),
      R => '0'
    );
\pixbuf_c_val_V_1_0_reg_1458_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_20,
      D => linebuf_c_val_V_1_q1(2),
      Q => pixbuf_c_val_V_1_0_reg_1458(2),
      R => '0'
    );
\pixbuf_c_val_V_1_0_reg_1458_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_20,
      D => linebuf_c_val_V_1_q1(3),
      Q => pixbuf_c_val_V_1_0_reg_1458(3),
      R => '0'
    );
\pixbuf_c_val_V_1_0_reg_1458_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_20,
      D => linebuf_c_val_V_1_q1(4),
      Q => pixbuf_c_val_V_1_0_reg_1458(4),
      R => '0'
    );
\pixbuf_c_val_V_1_0_reg_1458_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_20,
      D => linebuf_c_val_V_1_q1(5),
      Q => pixbuf_c_val_V_1_0_reg_1458(5),
      R => '0'
    );
\pixbuf_c_val_V_1_0_reg_1458_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_20,
      D => linebuf_c_val_V_1_q1(6),
      Q => pixbuf_c_val_V_1_0_reg_1458(6),
      R => '0'
    );
\pixbuf_c_val_V_1_0_reg_1458_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_20,
      D => linebuf_c_val_V_1_q1(7),
      Q => pixbuf_c_val_V_1_0_reg_1458(7),
      R => '0'
    );
\pixbuf_c_val_V_1_1_reg_1463_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_20,
      D => linebuf_c_val_V_1_q1(8),
      Q => pixbuf_c_val_V_1_1_reg_1463(0),
      R => '0'
    );
\pixbuf_c_val_V_1_1_reg_1463_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_20,
      D => linebuf_c_val_V_1_q1(9),
      Q => pixbuf_c_val_V_1_1_reg_1463(1),
      R => '0'
    );
\pixbuf_c_val_V_1_1_reg_1463_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_20,
      D => linebuf_c_val_V_1_q1(10),
      Q => pixbuf_c_val_V_1_1_reg_1463(2),
      R => '0'
    );
\pixbuf_c_val_V_1_1_reg_1463_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_20,
      D => linebuf_c_val_V_1_q1(11),
      Q => pixbuf_c_val_V_1_1_reg_1463(3),
      R => '0'
    );
\pixbuf_c_val_V_1_1_reg_1463_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_20,
      D => linebuf_c_val_V_1_q1(12),
      Q => pixbuf_c_val_V_1_1_reg_1463(4),
      R => '0'
    );
\pixbuf_c_val_V_1_1_reg_1463_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_20,
      D => linebuf_c_val_V_1_q1(13),
      Q => pixbuf_c_val_V_1_1_reg_1463(5),
      R => '0'
    );
\pixbuf_c_val_V_1_1_reg_1463_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_20,
      D => linebuf_c_val_V_1_q1(14),
      Q => pixbuf_c_val_V_1_1_reg_1463(6),
      R => '0'
    );
\pixbuf_c_val_V_1_1_reg_1463_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_20,
      D => linebuf_c_val_V_1_q1(15),
      Q => pixbuf_c_val_V_1_1_reg_1463(7),
      R => '0'
    );
\pixbuf_c_val_V_2_0_5_reg_1448_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_20,
      D => linebuf_c_val_V_0_q1(0),
      Q => pixbuf_c_val_V_2_0_5_reg_1448(0),
      R => '0'
    );
\pixbuf_c_val_V_2_0_5_reg_1448_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_20,
      D => linebuf_c_val_V_0_q1(1),
      Q => pixbuf_c_val_V_2_0_5_reg_1448(1),
      R => '0'
    );
\pixbuf_c_val_V_2_0_5_reg_1448_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_20,
      D => linebuf_c_val_V_0_q1(2),
      Q => pixbuf_c_val_V_2_0_5_reg_1448(2),
      R => '0'
    );
\pixbuf_c_val_V_2_0_5_reg_1448_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_20,
      D => linebuf_c_val_V_0_q1(3),
      Q => pixbuf_c_val_V_2_0_5_reg_1448(3),
      R => '0'
    );
\pixbuf_c_val_V_2_0_5_reg_1448_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_20,
      D => linebuf_c_val_V_0_q1(4),
      Q => pixbuf_c_val_V_2_0_5_reg_1448(4),
      R => '0'
    );
\pixbuf_c_val_V_2_0_5_reg_1448_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_20,
      D => linebuf_c_val_V_0_q1(5),
      Q => pixbuf_c_val_V_2_0_5_reg_1448(5),
      R => '0'
    );
\pixbuf_c_val_V_2_0_5_reg_1448_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_20,
      D => linebuf_c_val_V_0_q1(6),
      Q => pixbuf_c_val_V_2_0_5_reg_1448(6),
      R => '0'
    );
\pixbuf_c_val_V_2_0_5_reg_1448_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_20,
      D => linebuf_c_val_V_0_q1(7),
      Q => pixbuf_c_val_V_2_0_5_reg_1448(7),
      R => '0'
    );
\pixbuf_c_val_V_2_1_1_fu_208[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0CCF0F0"
    )
        port map (
      I0 => pixbuf_c_val_V_2_1_7_reg_1453(0),
      I1 => linebuf_c_val_V_0_d0(8),
      I2 => ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366(0),
      I3 => \icmp_ln1063_reg_1407_pp0_iter1_reg_reg_n_3_[0]\,
      I4 => cmp27_i_reg_1348,
      I5 => \spec_select601_i_reg_1360_reg_n_3_[0]\,
      O => \pixbuf_c_val_V_2_1_1_fu_208[0]_i_1_n_3\
    );
\pixbuf_c_val_V_2_1_1_fu_208[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0CCF0F0"
    )
        port map (
      I0 => pixbuf_c_val_V_2_1_7_reg_1453(1),
      I1 => linebuf_c_val_V_0_d0(9),
      I2 => ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366(1),
      I3 => \icmp_ln1063_reg_1407_pp0_iter1_reg_reg_n_3_[0]\,
      I4 => cmp27_i_reg_1348,
      I5 => \spec_select601_i_reg_1360_reg_n_3_[0]\,
      O => \pixbuf_c_val_V_2_1_1_fu_208[1]_i_1_n_3\
    );
\pixbuf_c_val_V_2_1_1_fu_208[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0CCF0F0"
    )
        port map (
      I0 => pixbuf_c_val_V_2_1_7_reg_1453(2),
      I1 => linebuf_c_val_V_0_d0(10),
      I2 => ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366(2),
      I3 => \icmp_ln1063_reg_1407_pp0_iter1_reg_reg_n_3_[0]\,
      I4 => cmp27_i_reg_1348,
      I5 => \spec_select601_i_reg_1360_reg_n_3_[0]\,
      O => \pixbuf_c_val_V_2_1_1_fu_208[2]_i_1_n_3\
    );
\pixbuf_c_val_V_2_1_1_fu_208[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0CCF0F0"
    )
        port map (
      I0 => pixbuf_c_val_V_2_1_7_reg_1453(3),
      I1 => linebuf_c_val_V_0_d0(11),
      I2 => ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366(3),
      I3 => \icmp_ln1063_reg_1407_pp0_iter1_reg_reg_n_3_[0]\,
      I4 => cmp27_i_reg_1348,
      I5 => \spec_select601_i_reg_1360_reg_n_3_[0]\,
      O => \pixbuf_c_val_V_2_1_1_fu_208[3]_i_1_n_3\
    );
\pixbuf_c_val_V_2_1_1_fu_208[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0CCF0F0"
    )
        port map (
      I0 => pixbuf_c_val_V_2_1_7_reg_1453(4),
      I1 => linebuf_c_val_V_0_d0(12),
      I2 => ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366(4),
      I3 => \icmp_ln1063_reg_1407_pp0_iter1_reg_reg_n_3_[0]\,
      I4 => cmp27_i_reg_1348,
      I5 => \spec_select601_i_reg_1360_reg_n_3_[0]\,
      O => \pixbuf_c_val_V_2_1_1_fu_208[4]_i_1_n_3\
    );
\pixbuf_c_val_V_2_1_1_fu_208[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0CCF0F0"
    )
        port map (
      I0 => pixbuf_c_val_V_2_1_7_reg_1453(5),
      I1 => linebuf_c_val_V_0_d0(13),
      I2 => ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366(5),
      I3 => \icmp_ln1063_reg_1407_pp0_iter1_reg_reg_n_3_[0]\,
      I4 => cmp27_i_reg_1348,
      I5 => \spec_select601_i_reg_1360_reg_n_3_[0]\,
      O => \pixbuf_c_val_V_2_1_1_fu_208[5]_i_1_n_3\
    );
\pixbuf_c_val_V_2_1_1_fu_208[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0CCF0F0"
    )
        port map (
      I0 => pixbuf_c_val_V_2_1_7_reg_1453(6),
      I1 => linebuf_c_val_V_0_d0(14),
      I2 => ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366(6),
      I3 => \icmp_ln1063_reg_1407_pp0_iter1_reg_reg_n_3_[0]\,
      I4 => cmp27_i_reg_1348,
      I5 => \spec_select601_i_reg_1360_reg_n_3_[0]\,
      O => \pixbuf_c_val_V_2_1_1_fu_208[6]_i_1_n_3\
    );
\pixbuf_c_val_V_2_1_1_fu_208[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0CCF0F0"
    )
        port map (
      I0 => pixbuf_c_val_V_2_1_7_reg_1453(7),
      I1 => linebuf_c_val_V_0_d0(15),
      I2 => ap_phi_reg_pp0_iter2_pixbuf_c_val_V_2_1_3_i_reg_366(7),
      I3 => \icmp_ln1063_reg_1407_pp0_iter1_reg_reg_n_3_[0]\,
      I4 => cmp27_i_reg_1348,
      I5 => \spec_select601_i_reg_1360_reg_n_3_[0]\,
      O => \pixbuf_c_val_V_2_1_1_fu_208[7]_i_1_n_3\
    );
\pixbuf_c_val_V_2_1_1_fu_208_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_21,
      D => \pixbuf_c_val_V_2_1_1_fu_208[0]_i_1_n_3\,
      Q => pixbuf_c_val_V_2_1_1_fu_208(0),
      R => '0'
    );
\pixbuf_c_val_V_2_1_1_fu_208_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_21,
      D => \pixbuf_c_val_V_2_1_1_fu_208[1]_i_1_n_3\,
      Q => pixbuf_c_val_V_2_1_1_fu_208(1),
      R => '0'
    );
\pixbuf_c_val_V_2_1_1_fu_208_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_21,
      D => \pixbuf_c_val_V_2_1_1_fu_208[2]_i_1_n_3\,
      Q => pixbuf_c_val_V_2_1_1_fu_208(2),
      R => '0'
    );
\pixbuf_c_val_V_2_1_1_fu_208_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_21,
      D => \pixbuf_c_val_V_2_1_1_fu_208[3]_i_1_n_3\,
      Q => pixbuf_c_val_V_2_1_1_fu_208(3),
      R => '0'
    );
\pixbuf_c_val_V_2_1_1_fu_208_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_21,
      D => \pixbuf_c_val_V_2_1_1_fu_208[4]_i_1_n_3\,
      Q => pixbuf_c_val_V_2_1_1_fu_208(4),
      R => '0'
    );
\pixbuf_c_val_V_2_1_1_fu_208_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_21,
      D => \pixbuf_c_val_V_2_1_1_fu_208[5]_i_1_n_3\,
      Q => pixbuf_c_val_V_2_1_1_fu_208(5),
      R => '0'
    );
\pixbuf_c_val_V_2_1_1_fu_208_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_21,
      D => \pixbuf_c_val_V_2_1_1_fu_208[6]_i_1_n_3\,
      Q => pixbuf_c_val_V_2_1_1_fu_208(6),
      R => '0'
    );
\pixbuf_c_val_V_2_1_1_fu_208_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_21,
      D => \pixbuf_c_val_V_2_1_1_fu_208[7]_i_1_n_3\,
      Q => pixbuf_c_val_V_2_1_1_fu_208(7),
      R => '0'
    );
\pixbuf_c_val_V_2_1_7_reg_1453_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_20,
      D => linebuf_c_val_V_0_q1(8),
      Q => pixbuf_c_val_V_2_1_7_reg_1453(0),
      R => '0'
    );
\pixbuf_c_val_V_2_1_7_reg_1453_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_20,
      D => linebuf_c_val_V_0_q1(9),
      Q => pixbuf_c_val_V_2_1_7_reg_1453(1),
      R => '0'
    );
\pixbuf_c_val_V_2_1_7_reg_1453_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_20,
      D => linebuf_c_val_V_0_q1(10),
      Q => pixbuf_c_val_V_2_1_7_reg_1453(2),
      R => '0'
    );
\pixbuf_c_val_V_2_1_7_reg_1453_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_20,
      D => linebuf_c_val_V_0_q1(11),
      Q => pixbuf_c_val_V_2_1_7_reg_1453(3),
      R => '0'
    );
\pixbuf_c_val_V_2_1_7_reg_1453_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_20,
      D => linebuf_c_val_V_0_q1(12),
      Q => pixbuf_c_val_V_2_1_7_reg_1453(4),
      R => '0'
    );
\pixbuf_c_val_V_2_1_7_reg_1453_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_20,
      D => linebuf_c_val_V_0_q1(13),
      Q => pixbuf_c_val_V_2_1_7_reg_1453(5),
      R => '0'
    );
\pixbuf_c_val_V_2_1_7_reg_1453_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_20,
      D => linebuf_c_val_V_0_q1(14),
      Q => pixbuf_c_val_V_2_1_7_reg_1453(6),
      R => '0'
    );
\pixbuf_c_val_V_2_1_7_reg_1453_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_20,
      D => linebuf_c_val_V_0_q1(15),
      Q => pixbuf_c_val_V_2_1_7_reg_1453(7),
      R => '0'
    );
\sel_tmp1_reg_1374[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^cmp205_i_reg_1206_reg[0]_0\,
      I1 => \empty_68_reg_1342_reg[0]_i_1_n_18\,
      O => sel_tmp1_fu_522_p2
    );
\sel_tmp1_reg_1374_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_reg_1370[0]_i_1_n_3\,
      D => sel_tmp1_fu_522_p2,
      Q => sel_tmp1_reg_1374,
      R => '0'
    );
\sel_tmp3_reg_1328[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F704"
    )
        port map (
      I0 => \^cmp205_i_reg_1206_reg[0]_0\,
      I1 => ap_CS_fsm_state2,
      I2 => icmp_ln1060_fu_448_p2,
      I3 => sel_tmp3_reg_1328,
      O => \sel_tmp3_reg_1328[0]_i_1_n_3\
    );
\sel_tmp3_reg_1328_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sel_tmp3_reg_1328[0]_i_1_n_3\,
      Q => sel_tmp3_reg_1328,
      R => '0'
    );
\sel_tmp4_reg_1382[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sel_tmp3_reg_1328,
      I1 => \empty_68_reg_1342_reg[0]_i_1_n_18\,
      O => sel_tmp4_fu_527_p2
    );
\sel_tmp4_reg_1382_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_reg_1370[0]_i_1_n_3\,
      D => sel_tmp4_fu_527_p2,
      Q => sel_tmp4_reg_1382,
      R => '0'
    );
\sel_tmp6_reg_1388[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^cmp205_i_reg_1206_reg[0]_0\,
      I1 => \empty_68_reg_1342_reg[0]_i_1_n_18\,
      O => sel_tmp6_fu_532_p2
    );
\sel_tmp6_reg_1388_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_reg_1370[0]_i_1_n_3\,
      D => sel_tmp6_fu_532_p2,
      Q => sel_tmp6_reg_1388,
      R => '0'
    );
\spec_select601_i_reg_1360[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^icmp_ln1048_reg_1200_reg[0]_0\,
      I1 => \y_reg_344_reg_n_3_[0]\,
      O => spec_select601_i_fu_503_p2
    );
\spec_select601_i_reg_1360_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_reg_1370[0]_i_1_n_3\,
      D => spec_select601_i_fu_503_p2,
      Q => \spec_select601_i_reg_1360_reg_n_3_[0]\,
      R => '0'
    );
\tmp_reg_1370[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \cmp21582_i_reg_1324_reg_n_3_[0]\,
      I1 => ap_CS_fsm_state3,
      I2 => icmp_ln1060_1_fu_474_p2,
      I3 => \icmp_ln1060_reg_1228_reg_n_3_[0]\,
      O => \tmp_reg_1370[0]_i_1_n_3\
    );
\tmp_reg_1370[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \y_reg_344_reg_n_3_[9]\,
      I1 => loopHeight_reg_1223(9),
      I2 => loopHeight_reg_1223(11),
      I3 => \y_reg_344_reg_n_3_[11]\,
      I4 => loopHeight_reg_1223(10),
      I5 => \y_reg_344_reg_n_3_[10]\,
      O => \tmp_reg_1370[0]_i_10_n_3\
    );
\tmp_reg_1370[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \y_reg_344_reg_n_3_[0]\,
      I1 => loopHeight_reg_1223(0),
      I2 => loopHeight_reg_1223(2),
      I3 => \y_reg_344_reg_n_3_[2]\,
      I4 => loopHeight_reg_1223(1),
      I5 => \y_reg_344_reg_n_3_[1]\,
      O => \tmp_reg_1370[0]_i_11_n_3\
    );
\tmp_reg_1370[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \y_reg_344_reg_n_3_[3]\,
      I1 => loopHeight_reg_1223(3),
      I2 => loopHeight_reg_1223(5),
      I3 => \y_reg_344_reg_n_3_[5]\,
      I4 => loopHeight_reg_1223(4),
      I5 => \y_reg_344_reg_n_3_[4]\,
      O => \tmp_reg_1370[0]_i_12_n_3\
    );
\tmp_reg_1370[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9000000000000000"
    )
        port map (
      I0 => \y_reg_344_reg_n_3_[12]\,
      I1 => loopHeight_reg_1223(12),
      I2 => \tmp_reg_1370[0]_i_9_n_3\,
      I3 => \tmp_reg_1370[0]_i_10_n_3\,
      I4 => \tmp_reg_1370[0]_i_11_n_3\,
      I5 => \tmp_reg_1370[0]_i_12_n_3\,
      O => icmp_ln1060_1_fu_474_p2
    );
\tmp_reg_1370[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_reg_344_reg_n_3_[12]\,
      O => \tmp_reg_1370[0]_i_4_n_3\
    );
\tmp_reg_1370[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_reg_344_reg_n_3_[11]\,
      O => \tmp_reg_1370[0]_i_5_n_3\
    );
\tmp_reg_1370[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_reg_344_reg_n_3_[10]\,
      O => \tmp_reg_1370[0]_i_6_n_3\
    );
\tmp_reg_1370[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_reg_344_reg_n_3_[9]\,
      O => \tmp_reg_1370[0]_i_7_n_3\
    );
\tmp_reg_1370[0]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_reg_344_reg_n_3_[8]\,
      O => \tmp_reg_1370[0]_i_8_n_3\
    );
\tmp_reg_1370[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \y_reg_344_reg_n_3_[6]\,
      I1 => loopHeight_reg_1223(6),
      I2 => loopHeight_reg_1223(8),
      I3 => \y_reg_344_reg_n_3_[8]\,
      I4 => loopHeight_reg_1223(7),
      I5 => \y_reg_344_reg_n_3_[7]\,
      O => \tmp_reg_1370[0]_i_9_n_3\
    );
\tmp_reg_1370_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \tmp_reg_1370[0]_i_1_n_3\,
      D => \tmp_reg_1370_reg[0]_i_2_n_13\,
      Q => tmp_reg_1370,
      R => '0'
    );
\tmp_reg_1370_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \empty_68_reg_1342_reg[0]_i_1_n_3\,
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_tmp_reg_1370_reg[0]_i_2_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \tmp_reg_1370_reg[0]_i_2_n_6\,
      CO(3) => \tmp_reg_1370_reg[0]_i_2_n_7\,
      CO(2) => \tmp_reg_1370_reg[0]_i_2_n_8\,
      CO(1) => \tmp_reg_1370_reg[0]_i_2_n_9\,
      CO(0) => \tmp_reg_1370_reg[0]_i_2_n_10\,
      DI(7 downto 5) => B"000",
      DI(4) => \y_reg_344_reg_n_3_[12]\,
      DI(3) => \y_reg_344_reg_n_3_[11]\,
      DI(2) => \y_reg_344_reg_n_3_[10]\,
      DI(1) => \y_reg_344_reg_n_3_[9]\,
      DI(0) => \y_reg_344_reg_n_3_[8]\,
      O(7 downto 6) => \NLW_tmp_reg_1370_reg[0]_i_2_O_UNCONNECTED\(7 downto 6),
      O(5) => \tmp_reg_1370_reg[0]_i_2_n_13\,
      O(4 downto 0) => \NLW_tmp_reg_1370_reg[0]_i_2_O_UNCONNECTED\(4 downto 0),
      S(7 downto 5) => B"001",
      S(4) => \tmp_reg_1370[0]_i_4_n_3\,
      S(3) => \tmp_reg_1370[0]_i_5_n_3\,
      S(2) => \tmp_reg_1370[0]_i_6_n_3\,
      S(1) => \tmp_reg_1370[0]_i_7_n_3\,
      S(0) => \tmp_reg_1370[0]_i_8_n_3\
    );
\x_reg_355[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_reg_355_reg(0),
      O => add_ln1063_fu_537_p2(0)
    );
\x_reg_355[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F0"
    )
        port map (
      I0 => linebuf_y_val_V_0_U_n_39,
      I1 => ap_condition_pp0_exit_iter0_state4,
      I2 => \tmp_reg_1370[0]_i_1_n_3\,
      I3 => ap_enable_reg_pp0_iter0,
      O => x_reg_355
    );
\x_reg_355[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => linebuf_y_val_V_0_U_n_39,
      I1 => ap_condition_pp0_exit_iter0_state4,
      I2 => ap_enable_reg_pp0_iter0,
      O => x_reg_3550
    );
\x_reg_355[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => x_reg_355_reg(8),
      I1 => x_reg_355_reg(6),
      I2 => \x_reg_355[10]_i_4_n_3\,
      I3 => x_reg_355_reg(7),
      I4 => x_reg_355_reg(9),
      I5 => x_reg_355_reg(10),
      O => add_ln1063_fu_537_p2(10)
    );
\x_reg_355[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => x_reg_355_reg(5),
      I1 => x_reg_355_reg(3),
      I2 => x_reg_355_reg(1),
      I3 => x_reg_355_reg(0),
      I4 => x_reg_355_reg(2),
      I5 => x_reg_355_reg(4),
      O => \x_reg_355[10]_i_4_n_3\
    );
\x_reg_355[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => x_reg_355_reg(0),
      I1 => x_reg_355_reg(1),
      O => add_ln1063_fu_537_p2(1)
    );
\x_reg_355[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => x_reg_355_reg(0),
      I1 => x_reg_355_reg(1),
      I2 => x_reg_355_reg(2),
      O => add_ln1063_fu_537_p2(2)
    );
\x_reg_355[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => x_reg_355_reg(1),
      I1 => x_reg_355_reg(0),
      I2 => x_reg_355_reg(2),
      I3 => x_reg_355_reg(3),
      O => add_ln1063_fu_537_p2(3)
    );
\x_reg_355[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => x_reg_355_reg(2),
      I1 => x_reg_355_reg(0),
      I2 => x_reg_355_reg(1),
      I3 => x_reg_355_reg(3),
      I4 => x_reg_355_reg(4),
      O => add_ln1063_fu_537_p2(4)
    );
\x_reg_355[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => x_reg_355_reg(3),
      I1 => x_reg_355_reg(1),
      I2 => x_reg_355_reg(0),
      I3 => x_reg_355_reg(2),
      I4 => x_reg_355_reg(4),
      I5 => x_reg_355_reg(5),
      O => add_ln1063_fu_537_p2(5)
    );
\x_reg_355[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \x_reg_355[10]_i_4_n_3\,
      I1 => x_reg_355_reg(6),
      O => add_ln1063_fu_537_p2(6)
    );
\x_reg_355[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \x_reg_355[10]_i_4_n_3\,
      I1 => x_reg_355_reg(6),
      I2 => x_reg_355_reg(7),
      O => add_ln1063_fu_537_p2(7)
    );
\x_reg_355[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => x_reg_355_reg(6),
      I1 => \x_reg_355[10]_i_4_n_3\,
      I2 => x_reg_355_reg(7),
      I3 => x_reg_355_reg(8),
      O => add_ln1063_fu_537_p2(8)
    );
\x_reg_355[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => x_reg_355_reg(7),
      I1 => \x_reg_355[10]_i_4_n_3\,
      I2 => x_reg_355_reg(6),
      I3 => x_reg_355_reg(8),
      I4 => x_reg_355_reg(9),
      O => add_ln1063_fu_537_p2(9)
    );
\x_reg_355_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_reg_3550,
      D => add_ln1063_fu_537_p2(0),
      Q => x_reg_355_reg(0),
      R => x_reg_355
    );
\x_reg_355_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_reg_3550,
      D => add_ln1063_fu_537_p2(10),
      Q => x_reg_355_reg(10),
      R => x_reg_355
    );
\x_reg_355_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_reg_3550,
      D => add_ln1063_fu_537_p2(1),
      Q => x_reg_355_reg(1),
      R => x_reg_355
    );
\x_reg_355_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_reg_3550,
      D => add_ln1063_fu_537_p2(2),
      Q => x_reg_355_reg(2),
      R => x_reg_355
    );
\x_reg_355_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_reg_3550,
      D => add_ln1063_fu_537_p2(3),
      Q => x_reg_355_reg(3),
      R => x_reg_355
    );
\x_reg_355_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_reg_3550,
      D => add_ln1063_fu_537_p2(4),
      Q => x_reg_355_reg(4),
      R => x_reg_355
    );
\x_reg_355_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_reg_3550,
      D => add_ln1063_fu_537_p2(5),
      Q => x_reg_355_reg(5),
      R => x_reg_355
    );
\x_reg_355_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_reg_3550,
      D => add_ln1063_fu_537_p2(6),
      Q => x_reg_355_reg(6),
      R => x_reg_355
    );
\x_reg_355_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_reg_3550,
      D => add_ln1063_fu_537_p2(7),
      Q => x_reg_355_reg(7),
      R => x_reg_355
    );
\x_reg_355_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_reg_3550,
      D => add_ln1063_fu_537_p2(8),
      Q => x_reg_355_reg(8),
      R => x_reg_355
    );
\x_reg_355_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_reg_3550,
      D => add_ln1063_fu_537_p2(9),
      Q => x_reg_355_reg(9),
      R => x_reg_355
    );
\y_reg_344[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => icmp_ln1060_fu_448_p2,
      I1 => ap_CS_fsm_state2,
      I2 => ap_CS_fsm_state9,
      O => y_reg_344
    );
\y_reg_344_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln1060_reg_1333(0),
      Q => \y_reg_344_reg_n_3_[0]\,
      R => y_reg_344
    );
\y_reg_344_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln1060_reg_1333(10),
      Q => \y_reg_344_reg_n_3_[10]\,
      R => y_reg_344
    );
\y_reg_344_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln1060_reg_1333(11),
      Q => \y_reg_344_reg_n_3_[11]\,
      R => y_reg_344
    );
\y_reg_344_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln1060_reg_1333(12),
      Q => \y_reg_344_reg_n_3_[12]\,
      R => y_reg_344
    );
\y_reg_344_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln1060_reg_1333(1),
      Q => \y_reg_344_reg_n_3_[1]\,
      R => y_reg_344
    );
\y_reg_344_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln1060_reg_1333(2),
      Q => \y_reg_344_reg_n_3_[2]\,
      R => y_reg_344
    );
\y_reg_344_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln1060_reg_1333(3),
      Q => \y_reg_344_reg_n_3_[3]\,
      R => y_reg_344
    );
\y_reg_344_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln1060_reg_1333(4),
      Q => \y_reg_344_reg_n_3_[4]\,
      R => y_reg_344
    );
\y_reg_344_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln1060_reg_1333(5),
      Q => \y_reg_344_reg_n_3_[5]\,
      R => y_reg_344
    );
\y_reg_344_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln1060_reg_1333(6),
      Q => \y_reg_344_reg_n_3_[6]\,
      R => y_reg_344
    );
\y_reg_344_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln1060_reg_1333(7),
      Q => \y_reg_344_reg_n_3_[7]\,
      R => y_reg_344
    );
\y_reg_344_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln1060_reg_1333(8),
      Q => \y_reg_344_reg_n_3_[8]\,
      R => y_reg_344
    );
\y_reg_344_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln1060_reg_1333(9),
      Q => \y_reg_344_reg_n_3_[9]\,
      R => y_reg_344
    );
\zext_ln1019_reg_1213[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => icmp_ln1044_reg_1194,
      I1 => \^icmp_ln1048_reg_1200_reg[0]_0\,
      O => yOffset_fu_423_p3(0)
    );
\zext_ln1019_reg_1213[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^icmp_ln1048_reg_1200_reg[0]_0\,
      I1 => icmp_ln1044_reg_1194,
      O => yOffset_fu_423_p3(1)
    );
\zext_ln1019_reg_1213_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => yOffset_fu_423_p3(0),
      Q => zext_ln1019_reg_1213_reg(0),
      R => '0'
    );
\zext_ln1019_reg_1213_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => yOffset_fu_423_p3(1),
      Q => zext_ln1019_reg_1213_reg(1),
      R => '0'
    );
\zext_ln1058_reg_1218_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => height_read_reg_1183(0),
      Q => zext_ln1058_reg_1218(0),
      R => '0'
    );
\zext_ln1058_reg_1218_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => height_read_reg_1183(10),
      Q => zext_ln1058_reg_1218(10),
      R => '0'
    );
\zext_ln1058_reg_1218_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => height_read_reg_1183(11),
      Q => zext_ln1058_reg_1218(11),
      R => '0'
    );
\zext_ln1058_reg_1218_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => height_read_reg_1183(1),
      Q => zext_ln1058_reg_1218(1),
      R => '0'
    );
\zext_ln1058_reg_1218_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => height_read_reg_1183(2),
      Q => zext_ln1058_reg_1218(2),
      R => '0'
    );
\zext_ln1058_reg_1218_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => height_read_reg_1183(3),
      Q => zext_ln1058_reg_1218(3),
      R => '0'
    );
\zext_ln1058_reg_1218_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => height_read_reg_1183(4),
      Q => zext_ln1058_reg_1218(4),
      R => '0'
    );
\zext_ln1058_reg_1218_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => height_read_reg_1183(5),
      Q => zext_ln1058_reg_1218(5),
      R => '0'
    );
\zext_ln1058_reg_1218_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => height_read_reg_1183(6),
      Q => zext_ln1058_reg_1218(6),
      R => '0'
    );
\zext_ln1058_reg_1218_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => height_read_reg_1183(7),
      Q => zext_ln1058_reg_1218(7),
      R => '0'
    );
\zext_ln1058_reg_1218_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => height_read_reg_1183(8),
      Q => zext_ln1058_reg_1218(8),
      R => '0'
    );
\zext_ln1058_reg_1218_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => height_read_reg_1183(9),
      Q => zext_ln1058_reg_1218(9),
      R => '0'
    );
\zext_ln1063_reg_1401_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_39,
      D => x_reg_355_reg(0),
      Q => zext_ln1063_reg_1401_reg(0),
      R => '0'
    );
\zext_ln1063_reg_1401_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_39,
      D => x_reg_355_reg(10),
      Q => zext_ln1063_reg_1401_reg(10),
      R => '0'
    );
\zext_ln1063_reg_1401_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_39,
      D => x_reg_355_reg(1),
      Q => zext_ln1063_reg_1401_reg(1),
      R => '0'
    );
\zext_ln1063_reg_1401_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_39,
      D => x_reg_355_reg(2),
      Q => zext_ln1063_reg_1401_reg(2),
      R => '0'
    );
\zext_ln1063_reg_1401_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_39,
      D => x_reg_355_reg(3),
      Q => zext_ln1063_reg_1401_reg(3),
      R => '0'
    );
\zext_ln1063_reg_1401_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_39,
      D => x_reg_355_reg(4),
      Q => zext_ln1063_reg_1401_reg(4),
      R => '0'
    );
\zext_ln1063_reg_1401_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_39,
      D => x_reg_355_reg(5),
      Q => zext_ln1063_reg_1401_reg(5),
      R => '0'
    );
\zext_ln1063_reg_1401_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_39,
      D => x_reg_355_reg(6),
      Q => zext_ln1063_reg_1401_reg(6),
      R => '0'
    );
\zext_ln1063_reg_1401_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_39,
      D => x_reg_355_reg(7),
      Q => zext_ln1063_reg_1401_reg(7),
      R => '0'
    );
\zext_ln1063_reg_1401_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_39,
      D => x_reg_355_reg(8),
      Q => zext_ln1063_reg_1401_reg(8),
      R => '0'
    );
\zext_ln1063_reg_1401_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => linebuf_y_val_V_0_U_n_39,
      D => x_reg_355_reg(9),
      Q => zext_ln1063_reg_1401_reg(9),
      R => '0'
    );
zext_ln1063_reg_1401_reg_rep: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 1,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 3) => x_reg_355_reg(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_zext_ln1063_reg_1401_reg_rep_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_zext_ln1063_reg_1401_reg_rep_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_zext_ln1063_reg_1401_reg_rep_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_zext_ln1063_reg_1401_reg_rep_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DINADIN(15 downto 0) => B"0000000000000001",
      DINBDIN(15 downto 0) => B"1111111111111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"11",
      DOUTADOUT(15 downto 1) => NLW_zext_ln1063_reg_1401_reg_rep_DOUTADOUT_UNCONNECTED(15 downto 1),
      DOUTADOUT(0) => zext_ln1063_reg_1401_reg_rep_n_50,
      DOUTBDOUT(15 downto 0) => NLW_zext_ln1063_reg_1401_reg_rep_DOUTBDOUT_UNCONNECTED(15 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_zext_ln1063_reg_1401_reg_rep_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_zext_ln1063_reg_1401_reg_rep_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => linebuf_y_val_V_0_U_n_39,
      ENBWREN => '0',
      REGCEAREGCE => \^p_29_in\,
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
zext_ln1063_reg_1401_reg_rep_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000101000000000"
    )
        port map (
      I0 => zext_ln1063_reg_1401_reg_rep_i_2_n_3,
      I1 => linebuf_y_val_V_0_U_n_40,
      I2 => ap_enable_reg_pp0_iter1_reg_n_3,
      I3 => SrcYUV_empty_n,
      I4 => \^cmp27_i_reg_1348_reg[0]_0\,
      I5 => ap_CS_fsm_pp0_stage0,
      O => \^p_29_in\
    );
zext_ln1063_reg_1401_reg_rep_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => icmp_ln1044_reg_1194,
      I1 => tmp_reg_1370,
      I2 => ap_enable_reg_pp0_iter4_reg_n_3,
      I3 => SrcYUV422_full_n,
      O => zext_ln1063_reg_1401_reg_rep_i_2_n_3
    );
zext_ln1063_reg_1401_reg_rep_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cmp27_i_reg_1348,
      I1 => \icmp_ln1063_reg_1407_reg_n_3_[0]\,
      O => \^cmp27_i_reg_1348_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase is
  port (
    start_once_reg : out STD_LOGIC;
    \int_vfltCoeff_shift_reg[0]\ : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    p_40_in : out STD_LOGIC;
    \cmp81_i_reg_3172_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    vscale_core_polyphase_U0_vfltCoeff_ce0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    internal_full_n_reg : out STD_LOGIC;
    mOutPtr110_out : out STD_LOGIC;
    shiftReg_ce : out STD_LOGIC;
    \OutputWriteEn_reg_3163_reg[0]_0\ : out STD_LOGIC;
    ap_sync_ready : out STD_LOGIC;
    ap_sync_vscale_core_polyphase_U0_ap_ready : out STD_LOGIC;
    start_once_reg_reg_0 : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    ap_clk : in STD_LOGIC;
    SS : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \int_vfltCoeff_shift_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    SrcYUV422_empty_n : in STD_LOGIC;
    OutYUV_full_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 47 downto 0 );
    start_once_reg_reg_1 : in STD_LOGIC;
    \mOutPtr_reg[4]\ : in STD_LOGIC;
    internal_full_n : in STD_LOGIC;
    SrcYUV422_full_n : in STD_LOGIC;
    int_ap_ready_reg : in STD_LOGIC;
    Block_split4_proc_U0_ap_ready : in STD_LOGIC;
    ap_sync_reg_Block_split4_proc_U0_ap_ready : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    start_for_MultiPixStream2AXIvideo_U0_full_n : in STD_LOGIC;
    vfltCoeff_q0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \InLines_reg_2992_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \OutLines_reg_2985_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \XLoopSize_reg_3004_reg[11]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    shiftReg_addr : in STD_LOGIC;
    \XLoopSize_reg_3004_reg[7]_0\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \XLoopSize_reg_3004_reg[7]_1\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \XLoopSize_reg_3004_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Rate_reg_2999_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase : entity is "bd_c2dc_vsc_0_vscale_core_polyphase";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase is
  signal FiltCoeff_0_ce0 : STD_LOGIC;
  signal FiltCoeff_1_U_n_10 : STD_LOGIC;
  signal FiltCoeff_1_U_n_11 : STD_LOGIC;
  signal FiltCoeff_1_U_n_12 : STD_LOGIC;
  signal FiltCoeff_1_U_n_13 : STD_LOGIC;
  signal FiltCoeff_1_U_n_14 : STD_LOGIC;
  signal FiltCoeff_1_U_n_15 : STD_LOGIC;
  signal FiltCoeff_1_U_n_16 : STD_LOGIC;
  signal FiltCoeff_1_U_n_17 : STD_LOGIC;
  signal FiltCoeff_1_U_n_18 : STD_LOGIC;
  signal FiltCoeff_1_U_n_3 : STD_LOGIC;
  signal FiltCoeff_1_U_n_4 : STD_LOGIC;
  signal FiltCoeff_1_U_n_5 : STD_LOGIC;
  signal FiltCoeff_1_U_n_6 : STD_LOGIC;
  signal FiltCoeff_1_U_n_7 : STD_LOGIC;
  signal FiltCoeff_1_U_n_8 : STD_LOGIC;
  signal FiltCoeff_1_U_n_9 : STD_LOGIC;
  signal FiltCoeff_1_ce0 : STD_LOGIC;
  signal FiltCoeff_2_U_n_10 : STD_LOGIC;
  signal FiltCoeff_2_U_n_11 : STD_LOGIC;
  signal FiltCoeff_2_U_n_12 : STD_LOGIC;
  signal FiltCoeff_2_U_n_13 : STD_LOGIC;
  signal FiltCoeff_2_U_n_14 : STD_LOGIC;
  signal FiltCoeff_2_U_n_15 : STD_LOGIC;
  signal FiltCoeff_2_U_n_16 : STD_LOGIC;
  signal FiltCoeff_2_U_n_17 : STD_LOGIC;
  signal FiltCoeff_2_U_n_18 : STD_LOGIC;
  signal FiltCoeff_2_U_n_3 : STD_LOGIC;
  signal FiltCoeff_2_U_n_4 : STD_LOGIC;
  signal FiltCoeff_2_U_n_5 : STD_LOGIC;
  signal FiltCoeff_2_U_n_6 : STD_LOGIC;
  signal FiltCoeff_2_U_n_7 : STD_LOGIC;
  signal FiltCoeff_2_U_n_8 : STD_LOGIC;
  signal FiltCoeff_2_U_n_9 : STD_LOGIC;
  signal FiltCoeff_2_ce0 : STD_LOGIC;
  signal FiltCoeff_3_U_n_10 : STD_LOGIC;
  signal FiltCoeff_3_U_n_11 : STD_LOGIC;
  signal FiltCoeff_3_U_n_12 : STD_LOGIC;
  signal FiltCoeff_3_U_n_13 : STD_LOGIC;
  signal FiltCoeff_3_U_n_14 : STD_LOGIC;
  signal FiltCoeff_3_U_n_15 : STD_LOGIC;
  signal FiltCoeff_3_U_n_16 : STD_LOGIC;
  signal FiltCoeff_3_U_n_17 : STD_LOGIC;
  signal FiltCoeff_3_U_n_18 : STD_LOGIC;
  signal FiltCoeff_3_U_n_3 : STD_LOGIC;
  signal FiltCoeff_3_U_n_4 : STD_LOGIC;
  signal FiltCoeff_3_U_n_5 : STD_LOGIC;
  signal FiltCoeff_3_U_n_6 : STD_LOGIC;
  signal FiltCoeff_3_U_n_7 : STD_LOGIC;
  signal FiltCoeff_3_U_n_8 : STD_LOGIC;
  signal FiltCoeff_3_U_n_9 : STD_LOGIC;
  signal FiltCoeff_3_ce0 : STD_LOGIC;
  signal FiltCoeff_4_U_n_10 : STD_LOGIC;
  signal FiltCoeff_4_U_n_11 : STD_LOGIC;
  signal FiltCoeff_4_U_n_12 : STD_LOGIC;
  signal FiltCoeff_4_U_n_13 : STD_LOGIC;
  signal FiltCoeff_4_U_n_14 : STD_LOGIC;
  signal FiltCoeff_4_U_n_15 : STD_LOGIC;
  signal FiltCoeff_4_U_n_16 : STD_LOGIC;
  signal FiltCoeff_4_U_n_17 : STD_LOGIC;
  signal FiltCoeff_4_U_n_18 : STD_LOGIC;
  signal FiltCoeff_4_U_n_3 : STD_LOGIC;
  signal FiltCoeff_4_U_n_4 : STD_LOGIC;
  signal FiltCoeff_4_U_n_5 : STD_LOGIC;
  signal FiltCoeff_4_U_n_6 : STD_LOGIC;
  signal FiltCoeff_4_U_n_7 : STD_LOGIC;
  signal FiltCoeff_4_U_n_8 : STD_LOGIC;
  signal FiltCoeff_4_U_n_9 : STD_LOGIC;
  signal FiltCoeff_4_ce0 : STD_LOGIC;
  signal FiltCoeff_5_U_n_10 : STD_LOGIC;
  signal FiltCoeff_5_U_n_11 : STD_LOGIC;
  signal FiltCoeff_5_U_n_12 : STD_LOGIC;
  signal FiltCoeff_5_U_n_13 : STD_LOGIC;
  signal FiltCoeff_5_U_n_14 : STD_LOGIC;
  signal FiltCoeff_5_U_n_15 : STD_LOGIC;
  signal FiltCoeff_5_U_n_16 : STD_LOGIC;
  signal FiltCoeff_5_U_n_17 : STD_LOGIC;
  signal FiltCoeff_5_U_n_18 : STD_LOGIC;
  signal FiltCoeff_5_U_n_3 : STD_LOGIC;
  signal FiltCoeff_5_U_n_4 : STD_LOGIC;
  signal FiltCoeff_5_U_n_5 : STD_LOGIC;
  signal FiltCoeff_5_U_n_6 : STD_LOGIC;
  signal FiltCoeff_5_U_n_7 : STD_LOGIC;
  signal FiltCoeff_5_U_n_8 : STD_LOGIC;
  signal FiltCoeff_5_U_n_9 : STD_LOGIC;
  signal FiltCoeff_5_addr_1_reg_3205 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal FiltCoeff_5_ce0 : STD_LOGIC;
  signal GetNewLine_1_reg_3087 : STD_LOGIC;
  signal \GetNewLine_1_reg_3087[0]_i_2_n_3\ : STD_LOGIC;
  signal \GetNewLine_1_reg_3087[0]_i_3_n_3\ : STD_LOGIC;
  signal \GetNewLine_1_reg_3087[0]_i_4_n_3\ : STD_LOGIC;
  signal GetNewLine_2_fu_1375_p3 : STD_LOGIC;
  signal GetNewLine_2_reg_3167 : STD_LOGIC;
  signal \GetNewLine_reg_560[0]_i_1_n_3\ : STD_LOGIC;
  signal \GetNewLine_reg_560_reg_n_3_[0]\ : STD_LOGIC;
  signal InLines_reg_2992 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal LineBuf_val_V_0_U_n_100 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_51 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_53 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_54 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_55 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_56 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_57 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_58 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_59 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_60 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_61 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_62 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_63 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_64 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_65 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_66 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_67 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_68 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_69 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_70 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_71 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_72 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_73 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_74 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_75 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_76 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_77 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_78 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_79 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_80 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_81 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_82 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_83 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_84 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_85 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_86 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_87 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_88 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_89 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_90 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_91 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_92 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_93 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_94 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_95 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_96 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_97 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_98 : STD_LOGIC;
  signal LineBuf_val_V_0_U_n_99 : STD_LOGIC;
  signal LineBuf_val_V_0_addr_reg_32190 : STD_LOGIC;
  signal LineBuf_val_V_0_ce0 : STD_LOGIC;
  signal LineBuf_val_V_0_ce1 : STD_LOGIC;
  signal LineBuf_val_V_0_q1 : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal LineBuf_val_V_1_U_n_3 : STD_LOGIC;
  signal LineBuf_val_V_1_U_n_4 : STD_LOGIC;
  signal LineBuf_val_V_1_U_n_5 : STD_LOGIC;
  signal LineBuf_val_V_1_U_n_6 : STD_LOGIC;
  signal LineBuf_val_V_1_q1 : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal LineBuf_val_V_2_U_n_3 : STD_LOGIC;
  signal LineBuf_val_V_2_U_n_4 : STD_LOGIC;
  signal LineBuf_val_V_2_q1 : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal LineBuf_val_V_3_q1 : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal LineBuf_val_V_4_q1 : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal LineBuf_val_V_5_U_n_3 : STD_LOGIC;
  signal LineBuf_val_V_5_U_n_56 : STD_LOGIC;
  signal LineBuf_val_V_5_addr_reg_3249 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal LineBuf_val_V_5_addr_reg_3249_pp1_iter1_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal OutLines_reg_2985 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal OutputWriteEn_fu_1370_p2 : STD_LOGIC;
  signal OutputWriteEn_reg_3163 : STD_LOGIC;
  signal \OutputWriteEn_reg_3163[0]_i_10_n_3\ : STD_LOGIC;
  signal \OutputWriteEn_reg_3163[0]_i_2_n_3\ : STD_LOGIC;
  signal \OutputWriteEn_reg_3163[0]_i_3_n_3\ : STD_LOGIC;
  signal \OutputWriteEn_reg_3163[0]_i_5_n_3\ : STD_LOGIC;
  signal \OutputWriteEn_reg_3163[0]_i_6_n_3\ : STD_LOGIC;
  signal \OutputWriteEn_reg_3163[0]_i_7_n_3\ : STD_LOGIC;
  signal \OutputWriteEn_reg_3163[0]_i_8_n_3\ : STD_LOGIC;
  signal \OutputWriteEn_reg_3163[0]_i_9_n_3\ : STD_LOGIC;
  signal PhaseV_reg_595 : STD_LOGIC;
  signal \PhaseV_reg_595_reg_n_3_[0]\ : STD_LOGIC;
  signal \PhaseV_reg_595_reg_n_3_[1]\ : STD_LOGIC;
  signal \PhaseV_reg_595_reg_n_3_[2]\ : STD_LOGIC;
  signal \PhaseV_reg_595_reg_n_3_[3]\ : STD_LOGIC;
  signal \PhaseV_reg_595_reg_n_3_[4]\ : STD_LOGIC;
  signal \PhaseV_reg_595_reg_n_3_[5]\ : STD_LOGIC;
  signal Phase_reg_3153 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \Phase_reg_3153[0]_i_1_n_3\ : STD_LOGIC;
  signal \Phase_reg_3153[1]_i_1_n_3\ : STD_LOGIC;
  signal \Phase_reg_3153[2]_i_1_n_3\ : STD_LOGIC;
  signal \Phase_reg_3153[3]_i_1_n_3\ : STD_LOGIC;
  signal \Phase_reg_3153[4]_i_1_n_3\ : STD_LOGIC;
  signal \Phase_reg_3153[5]_i_1_n_3\ : STD_LOGIC;
  signal PixArrayLoc_3_fu_1251_p3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal PixArrayLoc_3_reg_3103 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \PixArrayLoc_3_reg_3103[7]_i_2_n_3\ : STD_LOGIC;
  signal \PixArrayLoc_3_reg_3103_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \PixArrayLoc_3_reg_3103_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \PixArrayLoc_3_reg_3103_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \PixArrayLoc_3_reg_3103_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \PixArrayLoc_3_reg_3103_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \PixArrayLoc_3_reg_3103_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \PixArrayLoc_3_reg_3103_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \PixArrayLoc_3_reg_3103_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \PixArrayLoc_3_reg_3103_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \PixArrayLoc_3_reg_3103_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \PixArrayLoc_3_reg_3103_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \PixArrayLoc_3_reg_3103_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \PixArrayLoc_3_reg_3103_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \PixArrayLoc_3_reg_3103_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \PixArrayLoc_3_reg_3103_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal PixArrayLoc_reg_572 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal PixArrayVal_val_V_0_10_reg_3429 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArrayVal_val_V_0_10_reg_34290 : STD_LOGIC;
  signal PixArrayVal_val_V_0_6_reg_3255 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArrayVal_val_V_0_7_reg_3303 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArrayVal_val_V_0_8_reg_3345 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArrayVal_val_V_0_9_reg_3387 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArrayVal_val_V_1_10_reg_3436 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArrayVal_val_V_1_6_reg_3263 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArrayVal_val_V_1_7_reg_3310 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArrayVal_val_V_1_8_reg_3352 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArrayVal_val_V_1_9_reg_3394 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArrayVal_val_V_2_10_reg_3443 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArrayVal_val_V_2_6_reg_3271 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArrayVal_val_V_2_7_reg_3317 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArrayVal_val_V_2_8_reg_3359 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArrayVal_val_V_2_9_reg_3401 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArrayVal_val_V_3_10_reg_3450 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArrayVal_val_V_3_6_reg_3279 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArrayVal_val_V_3_7_reg_3324 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArrayVal_val_V_3_8_reg_3366 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArrayVal_val_V_3_9_reg_3408 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArrayVal_val_V_4_10_reg_3457 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArrayVal_val_V_4_6_reg_3287 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArrayVal_val_V_4_7_reg_3331 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArrayVal_val_V_4_8_reg_3373 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArrayVal_val_V_4_9_reg_3415 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_1_5_reg_3464 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_2_0_0_i_reg_9800 : STD_LOGIC;
  signal PixArray_val_V_2_5_reg_3422 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_3_0_0_i_reg_920 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_3_1_0_i_reg_910 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_3_2_0_i_reg_900 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_3_3_0_i_reg_890 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_3_4_0_i_reg_880 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_3_5_0_i_reg_870 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_3_5_reg_3380 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_4_0_0_i_reg_860 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_4_1_0_i_reg_850 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_4_1_0_i_reg_850_pp1_iter4_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_4_2_0_i_reg_840 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_4_2_0_i_reg_840_pp1_iter4_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_4_3_0_i_reg_830 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_4_3_0_i_reg_830_pp1_iter4_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_4_4_0_i_reg_820 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_4_4_0_i_reg_820_pp1_iter4_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_4_5_0_i_reg_810 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_4_5_0_i_reg_810_pp1_iter4_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_4_5_reg_3338 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_5_0_1_i_reg_799 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_5_0_1_i_reg_799_pp1_iter4_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_5_0_1_i_reg_799_pp1_iter5_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_5_1_1_i_reg_788 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_5_1_1_i_reg_788_pp1_iter4_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_5_1_1_i_reg_788_pp1_iter5_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_5_2_1_i_reg_777 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_5_2_1_i_reg_777_pp1_iter4_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_5_2_1_i_reg_777_pp1_iter5_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_5_3_1_i_reg_766 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_5_3_1_i_reg_766_pp1_iter4_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_5_3_1_i_reg_766_pp1_iter5_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_5_4_1_i_reg_755 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_5_4_1_i_reg_755_pp1_iter4_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_5_4_1_i_reg_755_pp1_iter5_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_5_5_1_i_reg_744 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_5_5_1_i_reg_744_pp1_iter4_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_5_5_1_i_reg_744_pp1_iter5_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal PixArray_val_V_5_5_2_reg_3295 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Rate_reg_2999 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal SrcYUV422_read_reg_3501 : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \SrcYUV422_read_reg_3501[47]_i_1_n_3\ : STD_LOGIC;
  signal TotalLines_fu_1074_p3 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal WriteLocNext_2_fu_1363_p3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal WriteLocNext_2_reg_3158 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \WriteLocNext_2_reg_3158[7]_i_2_n_3\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_3158_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_3158_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_3158_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_3158_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_3158_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_3158_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_3158_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_3158_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_3158_reg[23]_i_1_n_10\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_3158_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_3158_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_3158_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_3158_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_3158_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_3158_reg[23]_i_1_n_8\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_3158_reg[23]_i_1_n_9\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_3158_reg[31]_i_1_n_10\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_3158_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_3158_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_3158_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_3158_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_3158_reg[31]_i_1_n_8\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_3158_reg[31]_i_1_n_9\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_3158_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_3158_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_3158_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_3158_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_3158_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_3158_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_3158_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \WriteLocNext_2_reg_3158_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal WriteLocNext_3_reg_583 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal XLoopSize_reg_3004 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \XLoopSize_reg_3004[11]_i_2_n_3\ : STD_LOGIC;
  signal \XLoopSize_reg_3004[2]_i_2_n_3\ : STD_LOGIC;
  signal \XLoopSize_reg_3004[3]_i_2_n_3\ : STD_LOGIC;
  signal \XLoopSize_reg_3004[4]_i_2_n_3\ : STD_LOGIC;
  signal \XLoopSize_reg_3004[5]_i_2_n_3\ : STD_LOGIC;
  signal \XLoopSize_reg_3004[6]_i_2_n_3\ : STD_LOGIC;
  signal YLoopSize_fu_1080_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal YLoopSize_reg_3020 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \YLoopSize_reg_3020[0]_i_10_n_3\ : STD_LOGIC;
  signal \YLoopSize_reg_3020[0]_i_11_n_3\ : STD_LOGIC;
  signal \YLoopSize_reg_3020[0]_i_12_n_3\ : STD_LOGIC;
  signal \YLoopSize_reg_3020[0]_i_13_n_3\ : STD_LOGIC;
  signal \YLoopSize_reg_3020[0]_i_14_n_3\ : STD_LOGIC;
  signal \YLoopSize_reg_3020[0]_i_3_n_3\ : STD_LOGIC;
  signal \YLoopSize_reg_3020[0]_i_4_n_3\ : STD_LOGIC;
  signal \YLoopSize_reg_3020[0]_i_5_n_3\ : STD_LOGIC;
  signal \YLoopSize_reg_3020[0]_i_6_n_3\ : STD_LOGIC;
  signal \YLoopSize_reg_3020[0]_i_7_n_3\ : STD_LOGIC;
  signal \YLoopSize_reg_3020[0]_i_8_n_3\ : STD_LOGIC;
  signal \YLoopSize_reg_3020[0]_i_9_n_3\ : STD_LOGIC;
  signal \YLoopSize_reg_3020[8]_i_10_n_3\ : STD_LOGIC;
  signal \YLoopSize_reg_3020_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \YLoopSize_reg_3020_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \YLoopSize_reg_3020_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \YLoopSize_reg_3020_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \YLoopSize_reg_3020_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \YLoopSize_reg_3020_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \YLoopSize_reg_3020_reg[11]_i_1_n_10\ : STD_LOGIC;
  signal \YLoopSize_reg_3020_reg[11]_i_1_n_9\ : STD_LOGIC;
  signal \YLoopSize_reg_3020_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \YLoopSize_reg_3020_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \YLoopSize_reg_3020_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \YLoopSize_reg_3020_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \YLoopSize_reg_3020_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \YLoopSize_reg_3020_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \YLoopSize_reg_3020_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \YLoopSize_reg_3020_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal add_ln227_fu_1048_p2 : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal add_ln250_1_fu_1086_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal add_ln253_fu_1130_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \ap_CS_fsm[3]_i_1__2_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_3_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_2_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_3_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[7]_i_4_n_3\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state21 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_block_pp1_stage0_subdone : STD_LOGIC;
  signal ap_condition_pp1_exit_iter0_state9 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__0_n_3\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__0_n_3\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp1_iter0_i_1__0_n_3\ : STD_LOGIC;
  signal ap_enable_reg_pp1_iter10 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter11_i_1_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter11_reg_n_3 : STD_LOGIC;
  signal \ap_enable_reg_pp1_iter1_i_1__0_n_3\ : STD_LOGIC;
  signal ap_enable_reg_pp1_iter1_reg_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter5 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter6 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter7 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter8 : STD_LOGIC;
  signal ap_enable_reg_pp1_iter9 : STD_LOGIC;
  signal ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_1035 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_1026 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_1017 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp1_iter2_PixArray_val_V_1_3_0_i_reg_1008 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp1_iter2_PixArray_val_V_1_4_0_i_reg_999 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp1_iter2_PixArray_val_V_1_5_0_i_reg_990 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_980 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_970 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_960 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp1_iter2_PixArray_val_V_2_3_0_i_reg_950 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp1_iter2_PixArray_val_V_2_4_0_i_reg_940 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp1_iter2_PixArray_val_V_2_5_0_i_reg_930 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_920 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_910 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_900 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp1_iter2_PixArray_val_V_3_3_0_i_reg_890 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp1_iter2_PixArray_val_V_3_4_0_i_reg_880 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp1_iter2_PixArray_val_V_3_5_0_i_reg_870 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_860 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_850 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_840 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp1_iter2_PixArray_val_V_4_3_0_i_reg_830 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp1_iter2_PixArray_val_V_4_4_0_i_reg_820 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp1_iter2_PixArray_val_V_4_5_0_i_reg_810 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_799 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_788 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_777 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp1_iter2_PixArray_val_V_5_3_1_i_reg_766 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp1_iter2_PixArray_val_V_5_4_1_i_reg_755 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_1_i_reg_744 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980[0]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980[1]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980[2]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980[3]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980[4]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980[5]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980[6]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980[7]_i_1_n_3\ : STD_LOGIC;
  signal ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970[0]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970[1]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970[2]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970[3]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970[4]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970[5]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970[6]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970[7]_i_1_n_3\ : STD_LOGIC;
  signal ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960[0]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960[1]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960[2]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960[3]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960[4]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960[5]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960[6]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960[7]_i_1_n_3\ : STD_LOGIC;
  signal ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950[0]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950[1]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950[2]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950[3]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950[4]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950[5]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950[6]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950[7]_i_1_n_3\ : STD_LOGIC;
  signal ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940[0]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940[1]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940[2]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940[3]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940[4]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940[5]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940[6]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940[7]_i_1_n_3\ : STD_LOGIC;
  signal ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930[0]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930[1]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930[2]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930[3]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930[4]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930[5]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930[6]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930[7]_i_1_n_3\ : STD_LOGIC;
  signal ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[0]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[1]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[2]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[3]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[4]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[5]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[6]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[7]_i_1_n_3\ : STD_LOGIC;
  signal ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[0]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[1]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[2]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[3]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[4]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[5]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[6]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[7]_i_1_n_3\ : STD_LOGIC;
  signal ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[0]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[1]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[2]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[3]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[4]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[5]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[6]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[7]_i_1_n_3\ : STD_LOGIC;
  signal ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[0]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[1]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[2]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[3]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[4]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[5]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[6]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[7]_i_1_n_3\ : STD_LOGIC;
  signal ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[0]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[1]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[2]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[3]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[4]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[5]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[6]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[7]_i_1_n_3\ : STD_LOGIC;
  signal ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[0]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[1]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[2]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[3]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[4]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[5]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[6]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[7]_i_1_n_3\ : STD_LOGIC;
  signal ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[0]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[1]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[2]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[3]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[4]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[5]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[6]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[7]_i_1_n_3\ : STD_LOGIC;
  signal ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[0]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[1]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[2]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[3]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[4]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[5]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[6]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[7]_i_1_n_3\ : STD_LOGIC;
  signal ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[0]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[1]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[2]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[3]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[4]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[5]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[6]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[7]_i_1_n_3\ : STD_LOGIC;
  signal ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[0]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[1]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[2]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[3]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[4]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[5]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[6]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[7]_i_1_n_3\ : STD_LOGIC;
  signal ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[0]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[1]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[2]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[3]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[4]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[5]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[6]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[7]_i_1_n_3\ : STD_LOGIC;
  signal ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[0]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[1]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[2]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[3]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[4]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[5]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[6]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[7]_i_1_n_3\ : STD_LOGIC;
  signal ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[0]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[1]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[2]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[3]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[4]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[5]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[6]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[7]_i_1_n_3\ : STD_LOGIC;
  signal ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[0]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[1]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[2]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[3]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[4]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[5]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[6]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[7]_i_1_n_3\ : STD_LOGIC;
  signal ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[0]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[1]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[2]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[3]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[4]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[5]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[6]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[7]_i_1_n_3\ : STD_LOGIC;
  signal ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[0]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[1]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[2]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[3]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[4]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[5]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[6]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[7]_i_1_n_3\ : STD_LOGIC;
  signal ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[0]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[1]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[2]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[3]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[4]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[5]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[6]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[7]_i_1_n_3\ : STD_LOGIC;
  signal ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[0]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[1]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[2]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[3]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[4]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[5]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[6]_i_1_n_3\ : STD_LOGIC;
  signal \ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[7]_i_1_n_3\ : STD_LOGIC;
  signal brmerge_i_fu_1405_p2 : STD_LOGIC;
  signal brmerge_i_reg_3176 : STD_LOGIC;
  signal \brmerge_i_reg_3176[0]_rep_i_1__0_n_3\ : STD_LOGIC;
  signal \brmerge_i_reg_3176[0]_rep_i_1__1_n_3\ : STD_LOGIC;
  signal \brmerge_i_reg_3176[0]_rep_i_1_n_3\ : STD_LOGIC;
  signal \brmerge_i_reg_3176_reg[0]_rep__0_n_3\ : STD_LOGIC;
  signal \brmerge_i_reg_3176_reg[0]_rep__1_n_3\ : STD_LOGIC;
  signal \brmerge_i_reg_3176_reg[0]_rep_n_3\ : STD_LOGIC;
  signal \cmp106_i_reg_3114[0]_i_1_n_3\ : STD_LOGIC;
  signal \cmp106_i_reg_3114[0]_i_2_n_3\ : STD_LOGIC;
  signal \cmp106_i_reg_3114[0]_i_3_n_3\ : STD_LOGIC;
  signal \cmp106_i_reg_3114[0]_rep_i_1_n_3\ : STD_LOGIC;
  signal \cmp106_i_reg_3114_reg[0]_rep_n_3\ : STD_LOGIC;
  signal \cmp106_i_reg_3114_reg_n_3_[0]\ : STD_LOGIC;
  signal \cmp40233_i_reg_3066[0]_i_1_n_3\ : STD_LOGIC;
  signal \cmp40233_i_reg_3066[0]_i_2_n_3\ : STD_LOGIC;
  signal \cmp40233_i_reg_3066[0]_i_3_n_3\ : STD_LOGIC;
  signal \cmp40233_i_reg_3066[0]_i_4_n_3\ : STD_LOGIC;
  signal \cmp40233_i_reg_3066_reg_n_3_[0]\ : STD_LOGIC;
  signal cmp81_i_fu_1400_p2 : STD_LOGIC;
  signal cmp81_i_reg_3172 : STD_LOGIC;
  signal \cmp81_i_reg_3172[0]_i_10_n_3\ : STD_LOGIC;
  signal \cmp81_i_reg_3172[0]_i_11_n_3\ : STD_LOGIC;
  signal \cmp81_i_reg_3172[0]_i_12_n_3\ : STD_LOGIC;
  signal \cmp81_i_reg_3172[0]_i_13_n_3\ : STD_LOGIC;
  signal \cmp81_i_reg_3172[0]_i_14_n_3\ : STD_LOGIC;
  signal \cmp81_i_reg_3172[0]_i_15_n_3\ : STD_LOGIC;
  signal \cmp81_i_reg_3172[0]_i_16_n_3\ : STD_LOGIC;
  signal \cmp81_i_reg_3172[0]_i_17_n_3\ : STD_LOGIC;
  signal \cmp81_i_reg_3172[0]_i_18_n_3\ : STD_LOGIC;
  signal \cmp81_i_reg_3172[0]_i_19_n_3\ : STD_LOGIC;
  signal \cmp81_i_reg_3172[0]_i_20_n_3\ : STD_LOGIC;
  signal \cmp81_i_reg_3172[0]_i_21_n_3\ : STD_LOGIC;
  signal \cmp81_i_reg_3172[0]_i_22_n_3\ : STD_LOGIC;
  signal \cmp81_i_reg_3172[0]_i_23_n_3\ : STD_LOGIC;
  signal \cmp81_i_reg_3172[0]_i_24_n_3\ : STD_LOGIC;
  signal \cmp81_i_reg_3172[0]_i_25_n_3\ : STD_LOGIC;
  signal \cmp81_i_reg_3172[0]_i_26_n_3\ : STD_LOGIC;
  signal \cmp81_i_reg_3172[0]_i_27_n_3\ : STD_LOGIC;
  signal \cmp81_i_reg_3172[0]_i_28_n_3\ : STD_LOGIC;
  signal \cmp81_i_reg_3172[0]_i_29_n_3\ : STD_LOGIC;
  signal \cmp81_i_reg_3172[0]_i_30_n_3\ : STD_LOGIC;
  signal \cmp81_i_reg_3172[0]_i_3_n_3\ : STD_LOGIC;
  signal \cmp81_i_reg_3172[0]_i_5_n_3\ : STD_LOGIC;
  signal \cmp81_i_reg_3172[0]_i_6_n_3\ : STD_LOGIC;
  signal \cmp81_i_reg_3172[0]_i_7_n_3\ : STD_LOGIC;
  signal \cmp81_i_reg_3172[0]_i_8_n_3\ : STD_LOGIC;
  signal \cmp81_i_reg_3172[0]_i_9_n_3\ : STD_LOGIC;
  signal \^cmp81_i_reg_3172_reg[0]_0\ : STD_LOGIC;
  signal \cmp81_i_reg_3172_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \cmp81_i_reg_3172_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \cmp81_i_reg_3172_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \cmp81_i_reg_3172_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \cmp81_i_reg_3172_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \cmp81_i_reg_3172_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \cmp81_i_reg_3172_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \cmp81_i_reg_3172_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \cmp81_i_reg_3172_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \cmp81_i_reg_3172_reg[0]_i_4_n_10\ : STD_LOGIC;
  signal \cmp81_i_reg_3172_reg[0]_i_4_n_3\ : STD_LOGIC;
  signal \cmp81_i_reg_3172_reg[0]_i_4_n_4\ : STD_LOGIC;
  signal \cmp81_i_reg_3172_reg[0]_i_4_n_5\ : STD_LOGIC;
  signal \cmp81_i_reg_3172_reg[0]_i_4_n_6\ : STD_LOGIC;
  signal \cmp81_i_reg_3172_reg[0]_i_4_n_7\ : STD_LOGIC;
  signal \cmp81_i_reg_3172_reg[0]_i_4_n_8\ : STD_LOGIC;
  signal \cmp81_i_reg_3172_reg[0]_i_4_n_9\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_21_n_3\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_22_n_3\ : STD_LOGIC;
  signal \gen_write[1].mem_reg_i_23_n_3\ : STD_LOGIC;
  signal grp_fu_2661_p0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_fu_2670_p0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_fu_2679_p0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_fu_2688_p0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_fu_2697_p0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_fu_2706_p0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal i_reg_527 : STD_LOGIC;
  signal i_reg_5270 : STD_LOGIC;
  signal \i_reg_527_reg_n_3_[0]\ : STD_LOGIC;
  signal \i_reg_527_reg_n_3_[1]\ : STD_LOGIC;
  signal \i_reg_527_reg_n_3_[2]\ : STD_LOGIC;
  signal \i_reg_527_reg_n_3_[3]\ : STD_LOGIC;
  signal \i_reg_527_reg_n_3_[4]\ : STD_LOGIC;
  signal \i_reg_527_reg_n_3_[5]\ : STD_LOGIC;
  signal \i_reg_527_reg_n_3_[6]\ : STD_LOGIC;
  signal \icmp124_reg_3109[0]_i_1_n_3\ : STD_LOGIC;
  signal \icmp124_reg_3109[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp124_reg_3109[0]_i_3_n_3\ : STD_LOGIC;
  signal \icmp124_reg_3109_reg_n_3_[0]\ : STD_LOGIC;
  signal icmp_ln250_fu_1092_p2 : STD_LOGIC;
  signal icmp_ln250_reg_3031 : STD_LOGIC;
  signal icmp_ln260_fu_1183_p2 : STD_LOGIC;
  signal icmp_ln260_reg_3062 : STD_LOGIC;
  signal \icmp_ln260_reg_3062[0]_i_1_n_3\ : STD_LOGIC;
  signal icmp_ln269_reg_3078 : STD_LOGIC;
  signal \icmp_ln269_reg_3078[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln269_reg_3078[0]_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln269_reg_3078[0]_i_4_n_3\ : STD_LOGIC;
  signal icmp_ln288_1_fu_1246_p2 : STD_LOGIC;
  signal icmp_ln288_1_reg_3098 : STD_LOGIC;
  signal \icmp_ln288_1_reg_3098[0]_i_10_n_3\ : STD_LOGIC;
  signal \icmp_ln288_1_reg_3098[0]_i_11_n_3\ : STD_LOGIC;
  signal \icmp_ln288_1_reg_3098[0]_i_12_n_3\ : STD_LOGIC;
  signal \icmp_ln288_1_reg_3098[0]_i_13_n_3\ : STD_LOGIC;
  signal \icmp_ln288_1_reg_3098[0]_i_14_n_3\ : STD_LOGIC;
  signal \icmp_ln288_1_reg_3098[0]_i_15_n_3\ : STD_LOGIC;
  signal \icmp_ln288_1_reg_3098[0]_i_16_n_3\ : STD_LOGIC;
  signal \icmp_ln288_1_reg_3098[0]_i_17_n_3\ : STD_LOGIC;
  signal \icmp_ln288_1_reg_3098[0]_i_18_n_3\ : STD_LOGIC;
  signal \icmp_ln288_1_reg_3098[0]_i_19_n_3\ : STD_LOGIC;
  signal \icmp_ln288_1_reg_3098[0]_i_20_n_3\ : STD_LOGIC;
  signal \icmp_ln288_1_reg_3098[0]_i_21_n_3\ : STD_LOGIC;
  signal \icmp_ln288_1_reg_3098[0]_i_22_n_3\ : STD_LOGIC;
  signal \icmp_ln288_1_reg_3098[0]_i_23_n_3\ : STD_LOGIC;
  signal \icmp_ln288_1_reg_3098[0]_i_24_n_3\ : STD_LOGIC;
  signal \icmp_ln288_1_reg_3098[0]_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln288_1_reg_3098[0]_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln288_1_reg_3098[0]_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln288_1_reg_3098[0]_i_6_n_3\ : STD_LOGIC;
  signal \icmp_ln288_1_reg_3098[0]_i_7_n_3\ : STD_LOGIC;
  signal \icmp_ln288_1_reg_3098[0]_i_8_n_3\ : STD_LOGIC;
  signal \icmp_ln288_1_reg_3098[0]_i_9_n_3\ : STD_LOGIC;
  signal \icmp_ln288_1_reg_3098_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \icmp_ln288_1_reg_3098_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \icmp_ln288_1_reg_3098_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \icmp_ln288_1_reg_3098_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \icmp_ln288_1_reg_3098_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \icmp_ln288_1_reg_3098_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \icmp_ln288_1_reg_3098_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \icmp_ln288_1_reg_3098_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \icmp_ln288_1_reg_3098_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln288_1_reg_3098_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \icmp_ln288_1_reg_3098_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln288_1_reg_3098_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \icmp_ln288_1_reg_3098_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \icmp_ln288_1_reg_3098_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \icmp_ln288_1_reg_3098_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \icmp_ln299_reg_3215[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln299_reg_3215[0]_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln299_reg_3215[0]_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln299_reg_3215[0]_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\ : STD_LOGIC;
  signal \icmp_ln299_reg_3215_reg_n_3_[0]\ : STD_LOGIC;
  signal indvar_flatten_reg_516 : STD_LOGIC;
  signal indvar_flatten_reg_5160 : STD_LOGIC;
  signal \indvar_flatten_reg_516[8]_i_2_n_3\ : STD_LOGIC;
  signal indvar_flatten_reg_516_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal int_ap_ready_i_10_n_3 : STD_LOGIC;
  signal int_ap_ready_i_11_n_3 : STD_LOGIC;
  signal int_ap_ready_i_12_n_3 : STD_LOGIC;
  signal int_ap_ready_i_13_n_3 : STD_LOGIC;
  signal int_ap_ready_i_14_n_3 : STD_LOGIC;
  signal int_ap_ready_i_15_n_3 : STD_LOGIC;
  signal int_ap_ready_i_4_n_3 : STD_LOGIC;
  signal int_ap_ready_i_5_n_3 : STD_LOGIC;
  signal int_ap_ready_i_6_n_3 : STD_LOGIC;
  signal int_ap_ready_i_7_n_3 : STD_LOGIC;
  signal int_ap_ready_i_8_n_3 : STD_LOGIC;
  signal int_ap_ready_i_9_n_3 : STD_LOGIC;
  signal int_ap_ready_reg_i_2_n_10 : STD_LOGIC;
  signal int_ap_ready_reg_i_2_n_5 : STD_LOGIC;
  signal int_ap_ready_reg_i_2_n_6 : STD_LOGIC;
  signal int_ap_ready_reg_i_2_n_7 : STD_LOGIC;
  signal int_ap_ready_reg_i_2_n_8 : STD_LOGIC;
  signal int_ap_ready_reg_i_2_n_9 : STD_LOGIC;
  signal \internal_full_n_i_2__15_n_3\ : STD_LOGIC;
  signal j_reg_538 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^moutptr110_out\ : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U46_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U46_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U46_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U46_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U46_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U46_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U46_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U46_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U46_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U46_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U46_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U46_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U46_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U46_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U46_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U46_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U46_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U46_n_3 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U46_n_4 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U46_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U46_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U46_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U46_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U46_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U47_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U47_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U47_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U47_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U47_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U47_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U47_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U47_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U47_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U47_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U47_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U47_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U47_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U47_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U47_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U47_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U47_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U47_n_3 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U47_n_4 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U47_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U47_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U47_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U47_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U47_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U48_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U48_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U48_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U48_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U48_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U48_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U48_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U48_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U48_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U48_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U48_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U48_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U48_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U48_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U48_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U48_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U48_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U48_n_3 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U48_n_4 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U48_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U48_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U48_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U48_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U48_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U49_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U49_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U49_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U49_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U49_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U49_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U49_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U49_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U49_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U49_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U49_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U49_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U49_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U49_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U49_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U49_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U49_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U49_n_3 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U49_n_4 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U49_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U49_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U49_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U49_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U49_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U50_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U50_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U50_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U50_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U50_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U50_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U50_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U50_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U50_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U50_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U50_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U50_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U50_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U50_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U50_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U50_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U50_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U50_n_3 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U50_n_4 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U50_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U50_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U50_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U50_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U50_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U51_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U51_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U51_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U51_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U51_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U51_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U51_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U51_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U51_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U51_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U51_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U51_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U51_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U51_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U51_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U51_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U51_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U51_n_3 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U51_n_4 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U51_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U51_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U51_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U51_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_16s_13ns_24_4_1_U51_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U52_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U52_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U52_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U52_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U52_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U52_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U52_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U52_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U52_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U52_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U52_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U52_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U52_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U52_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U52_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U52_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U52_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U52_n_27 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U52_n_3 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U52_n_4 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U52_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U52_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U52_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U52_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U52_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U53_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U53_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U53_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U53_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U53_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U53_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U53_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U53_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U53_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U53_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U53_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U53_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U53_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U53_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U53_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U53_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U53_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U53_n_27 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U53_n_3 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U53_n_4 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U53_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U53_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U53_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U53_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U53_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U54_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U54_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U54_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U54_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U54_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U54_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U54_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U54_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U54_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U54_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U54_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U54_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U54_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U54_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U54_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U54_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U54_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U54_n_27 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U54_n_3 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U54_n_4 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U54_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U54_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U54_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U54_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U54_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U55_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U55_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U55_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U55_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U55_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U55_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U55_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U55_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U55_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U55_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U55_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U55_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U55_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U55_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U55_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U55_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U55_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U55_n_27 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U55_n_3 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U55_n_4 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U55_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U55_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U55_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U55_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U55_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U56_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U56_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U56_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U56_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U56_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U56_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U56_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U56_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U56_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U56_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U56_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U56_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U56_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U56_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U56_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U56_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U56_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U56_n_27 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U56_n_3 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U56_n_4 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U56_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U56_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U56_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U56_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U56_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U57_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U57_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U57_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U57_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U57_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U57_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U57_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U57_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U57_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U57_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U57_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U57_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U57_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U57_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U57_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U57_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U57_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U57_n_27 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U57_n_3 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U57_n_4 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U57_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U57_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U57_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U57_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_16s_24s_25_4_1_U57_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U58_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U58_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U58_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U58_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U58_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U58_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U58_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U58_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U58_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U58_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U58_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U58_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U58_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U58_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U58_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U58_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U58_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U58_n_27 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U58_n_28 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U58_n_29 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U58_n_3 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U58_n_30 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U58_n_31 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U58_n_32 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U58_n_33 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U58_n_34 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U58_n_35 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U58_n_36 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U58_n_37 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U58_n_38 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U58_n_39 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U58_n_4 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U58_n_40 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U58_n_41 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U58_n_42 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U58_n_43 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U58_n_44 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U58_n_45 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U58_n_46 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U58_n_47 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U58_n_48 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U58_n_49 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U58_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U58_n_50 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U58_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U58_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U58_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U58_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U59_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U59_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U59_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U59_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U59_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U59_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U59_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U59_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U59_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U59_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U59_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U59_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U59_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U59_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U59_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U59_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U59_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U59_n_27 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U59_n_28 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U59_n_29 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U59_n_3 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U59_n_30 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U59_n_31 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U59_n_32 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U59_n_33 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U59_n_34 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U59_n_35 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U59_n_36 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U59_n_37 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U59_n_38 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U59_n_39 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U59_n_4 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U59_n_40 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U59_n_41 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U59_n_42 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U59_n_43 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U59_n_44 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U59_n_45 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U59_n_46 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U59_n_47 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U59_n_48 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U59_n_49 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U59_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U59_n_50 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U59_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U59_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U59_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U59_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U60_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U60_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U60_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U60_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U60_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U60_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U60_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U60_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U60_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U60_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U60_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U60_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U60_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U60_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U60_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U60_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U60_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U60_n_27 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U60_n_28 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U60_n_29 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U60_n_3 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U60_n_30 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U60_n_31 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U60_n_32 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U60_n_33 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U60_n_34 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U60_n_35 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U60_n_36 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U60_n_37 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U60_n_38 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U60_n_39 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U60_n_4 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U60_n_40 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U60_n_41 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U60_n_42 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U60_n_43 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U60_n_44 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U60_n_45 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U60_n_46 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U60_n_47 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U60_n_48 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U60_n_49 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U60_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U60_n_50 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U60_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U60_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U60_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U60_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U61_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U61_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U61_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U61_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U61_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U61_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U61_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U61_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U61_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U61_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U61_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U61_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U61_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U61_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U61_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U61_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U61_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U61_n_27 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U61_n_28 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U61_n_29 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U61_n_3 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U61_n_30 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U61_n_31 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U61_n_32 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U61_n_33 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U61_n_34 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U61_n_35 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U61_n_36 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U61_n_37 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U61_n_38 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U61_n_39 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U61_n_4 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U61_n_40 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U61_n_41 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U61_n_42 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U61_n_43 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U61_n_44 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U61_n_45 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U61_n_46 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U61_n_47 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U61_n_48 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U61_n_49 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U61_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U61_n_50 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U61_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U61_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U61_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U61_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U62_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U62_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U62_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U62_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U62_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U62_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U62_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U62_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U62_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U62_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U62_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U62_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U62_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U62_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U62_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U62_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U62_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U62_n_27 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U62_n_28 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U62_n_29 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U62_n_3 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U62_n_30 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U62_n_31 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U62_n_32 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U62_n_33 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U62_n_34 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U62_n_35 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U62_n_36 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U62_n_37 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U62_n_38 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U62_n_39 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U62_n_4 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U62_n_40 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U62_n_41 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U62_n_42 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U62_n_43 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U62_n_44 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U62_n_45 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U62_n_46 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U62_n_47 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U62_n_48 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U62_n_49 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U62_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U62_n_50 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U62_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U62_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U62_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U62_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U63_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U63_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U63_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U63_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U63_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U63_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U63_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U63_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U63_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U63_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U63_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U63_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U63_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U63_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U63_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U63_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U63_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U63_n_27 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U63_n_28 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U63_n_29 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U63_n_3 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U63_n_30 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U63_n_31 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U63_n_32 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U63_n_33 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U63_n_34 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U63_n_35 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U63_n_36 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U63_n_37 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U63_n_38 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U63_n_39 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U63_n_4 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U63_n_40 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U63_n_41 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U63_n_42 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U63_n_43 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U63_n_44 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U63_n_45 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U63_n_46 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U63_n_47 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U63_n_48 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U63_n_49 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U63_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U63_n_50 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U63_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U63_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U63_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_16s_25s_26_4_1_U63_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U64_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U64_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U64_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U64_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U64_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U64_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U64_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U64_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U64_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U64_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U64_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U64_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U64_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U64_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U64_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U64_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U64_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U64_n_27 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U64_n_28 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U64_n_3 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U64_n_4 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U64_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U64_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U64_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U64_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U64_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U65_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U65_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U65_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U65_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U65_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U65_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U65_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U65_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U65_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U65_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U65_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U65_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U65_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U65_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U65_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U65_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U65_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U65_n_27 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U65_n_28 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U65_n_3 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U65_n_4 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U65_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U65_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U65_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U65_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U65_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U66_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U66_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U66_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U66_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U66_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U66_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U66_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U66_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U66_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U66_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U66_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U66_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U66_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U66_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U66_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U66_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U66_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U66_n_27 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U66_n_28 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U66_n_3 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U66_n_4 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U66_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U66_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U66_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U66_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U66_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U67_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U67_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U67_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U67_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U67_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U67_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U67_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U67_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U67_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U67_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U67_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U67_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U67_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U67_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U67_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U67_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U67_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U67_n_27 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U67_n_28 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U67_n_3 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U67_n_4 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U67_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U67_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U67_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U67_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U67_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U68_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U68_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U68_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U68_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U68_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U68_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U68_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U68_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U68_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U68_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U68_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U68_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U68_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U68_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U68_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U68_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U68_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U68_n_27 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U68_n_28 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U68_n_3 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U68_n_4 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U68_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U68_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U68_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U68_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U68_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U69_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U69_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U69_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U69_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U69_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U69_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U69_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U69_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U69_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U69_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U69_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U69_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U69_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U69_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U69_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U69_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U69_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U69_n_27 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U69_n_28 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U69_n_3 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U69_n_4 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U69_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U69_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U69_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U69_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_26_4_1_U69_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U70_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U70_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U70_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U70_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U70_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U70_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U70_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U70_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U70_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U70_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U70_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U70_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U70_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U70_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U70_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U70_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U70_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U70_n_27 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U70_n_28 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U70_n_29 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U70_n_3 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U70_n_30 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U70_n_31 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U70_n_32 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U70_n_33 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U70_n_34 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U70_n_35 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U70_n_36 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U70_n_37 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U70_n_38 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U70_n_39 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U70_n_4 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U70_n_40 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U70_n_41 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U70_n_42 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U70_n_43 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U70_n_44 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U70_n_45 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U70_n_46 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U70_n_47 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U70_n_48 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U70_n_49 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U70_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U70_n_50 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U70_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U70_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U70_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U70_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U71_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U71_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U71_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U71_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U71_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U71_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U71_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U71_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U71_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U71_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U71_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U71_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U71_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U71_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U71_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U71_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U71_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U71_n_27 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U71_n_28 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U71_n_29 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U71_n_3 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U71_n_30 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U71_n_31 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U71_n_32 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U71_n_33 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U71_n_34 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U71_n_35 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U71_n_36 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U71_n_37 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U71_n_38 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U71_n_39 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U71_n_4 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U71_n_40 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U71_n_41 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U71_n_42 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U71_n_43 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U71_n_44 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U71_n_45 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U71_n_46 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U71_n_47 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U71_n_48 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U71_n_49 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U71_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U71_n_50 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U71_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U71_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U71_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U71_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U72_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U72_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U72_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U72_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U72_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U72_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U72_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U72_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U72_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U72_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U72_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U72_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U72_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U72_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U72_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U72_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U72_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U72_n_27 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U72_n_28 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U72_n_29 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U72_n_3 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U72_n_30 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U72_n_31 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U72_n_32 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U72_n_33 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U72_n_34 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U72_n_35 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U72_n_36 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U72_n_37 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U72_n_38 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U72_n_39 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U72_n_4 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U72_n_40 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U72_n_41 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U72_n_42 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U72_n_43 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U72_n_44 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U72_n_45 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U72_n_46 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U72_n_47 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U72_n_48 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U72_n_49 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U72_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U72_n_50 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U72_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U72_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U72_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U72_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U73_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U73_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U73_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U73_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U73_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U73_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U73_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U73_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U73_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U73_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U73_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U73_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U73_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U73_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U73_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U73_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U73_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U73_n_27 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U73_n_28 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U73_n_29 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U73_n_3 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U73_n_30 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U73_n_31 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U73_n_32 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U73_n_33 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U73_n_34 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U73_n_35 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U73_n_36 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U73_n_37 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U73_n_38 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U73_n_39 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U73_n_4 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U73_n_40 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U73_n_41 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U73_n_42 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U73_n_43 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U73_n_44 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U73_n_45 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U73_n_46 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U73_n_47 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U73_n_48 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U73_n_49 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U73_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U73_n_50 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U73_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U73_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U73_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U73_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U74_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U74_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U74_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U74_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U74_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U74_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U74_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U74_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U74_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U74_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U74_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U74_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U74_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U74_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U74_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U74_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U74_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U74_n_27 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U74_n_28 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U74_n_29 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U74_n_3 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U74_n_30 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U74_n_31 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U74_n_32 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U74_n_33 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U74_n_34 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U74_n_35 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U74_n_36 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U74_n_37 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U74_n_38 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U74_n_39 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U74_n_4 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U74_n_40 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U74_n_41 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U74_n_42 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U74_n_43 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U74_n_44 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U74_n_45 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U74_n_46 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U74_n_47 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U74_n_48 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U74_n_49 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U74_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U74_n_50 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U74_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U74_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U74_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U74_n_9 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U75_n_10 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U75_n_11 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U75_n_12 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U75_n_13 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U75_n_14 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U75_n_15 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U75_n_16 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U75_n_17 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U75_n_18 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U75_n_19 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U75_n_20 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U75_n_21 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U75_n_22 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U75_n_23 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U75_n_24 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U75_n_25 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U75_n_26 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U75_n_27 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U75_n_28 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U75_n_29 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U75_n_3 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U75_n_30 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U75_n_31 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U75_n_32 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U75_n_33 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U75_n_34 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U75_n_35 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U75_n_36 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U75_n_37 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U75_n_38 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U75_n_39 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U75_n_4 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U75_n_40 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U75_n_41 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U75_n_42 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U75_n_43 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U75_n_44 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U75_n_45 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U75_n_46 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U75_n_47 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U75_n_48 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U75_n_49 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U75_n_5 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U75_n_50 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U75_n_6 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U75_n_7 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U75_n_8 : STD_LOGIC;
  signal mac_muladd_8ns_16s_26s_27_4_1_U75_n_9 : STD_LOGIC;
  signal offset_1_fu_1232_p2 : STD_LOGIC_VECTOR ( 31 downto 15 );
  signal offset_1_reg_3093 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \offset_1_reg_3093[22]_i_2_n_3\ : STD_LOGIC;
  signal \offset_1_reg_3093[22]_i_3_n_3\ : STD_LOGIC;
  signal \offset_1_reg_3093[22]_i_4_n_3\ : STD_LOGIC;
  signal \offset_1_reg_3093[22]_i_5_n_3\ : STD_LOGIC;
  signal \offset_1_reg_3093[22]_i_6_n_3\ : STD_LOGIC;
  signal \offset_1_reg_3093[22]_i_7_n_3\ : STD_LOGIC;
  signal \offset_1_reg_3093[22]_i_8_n_3\ : STD_LOGIC;
  signal \offset_1_reg_3093[30]_i_2_n_3\ : STD_LOGIC;
  signal \offset_1_reg_3093[30]_i_3_n_3\ : STD_LOGIC;
  signal \offset_1_reg_3093[30]_i_4_n_3\ : STD_LOGIC;
  signal \offset_1_reg_3093[30]_i_5_n_3\ : STD_LOGIC;
  signal \offset_1_reg_3093[30]_i_6_n_3\ : STD_LOGIC;
  signal \offset_1_reg_3093[30]_i_7_n_3\ : STD_LOGIC;
  signal \offset_1_reg_3093[30]_i_8_n_3\ : STD_LOGIC;
  signal \offset_1_reg_3093[30]_i_9_n_3\ : STD_LOGIC;
  signal \offset_1_reg_3093[31]_i_2_n_3\ : STD_LOGIC;
  signal \offset_1_reg_3093_reg[22]_i_1_n_10\ : STD_LOGIC;
  signal \offset_1_reg_3093_reg[22]_i_1_n_3\ : STD_LOGIC;
  signal \offset_1_reg_3093_reg[22]_i_1_n_4\ : STD_LOGIC;
  signal \offset_1_reg_3093_reg[22]_i_1_n_5\ : STD_LOGIC;
  signal \offset_1_reg_3093_reg[22]_i_1_n_6\ : STD_LOGIC;
  signal \offset_1_reg_3093_reg[22]_i_1_n_7\ : STD_LOGIC;
  signal \offset_1_reg_3093_reg[22]_i_1_n_8\ : STD_LOGIC;
  signal \offset_1_reg_3093_reg[22]_i_1_n_9\ : STD_LOGIC;
  signal \offset_1_reg_3093_reg[30]_i_1_n_10\ : STD_LOGIC;
  signal \offset_1_reg_3093_reg[30]_i_1_n_3\ : STD_LOGIC;
  signal \offset_1_reg_3093_reg[30]_i_1_n_4\ : STD_LOGIC;
  signal \offset_1_reg_3093_reg[30]_i_1_n_5\ : STD_LOGIC;
  signal \offset_1_reg_3093_reg[30]_i_1_n_6\ : STD_LOGIC;
  signal \offset_1_reg_3093_reg[30]_i_1_n_7\ : STD_LOGIC;
  signal \offset_1_reg_3093_reg[30]_i_1_n_8\ : STD_LOGIC;
  signal \offset_1_reg_3093_reg[30]_i_1_n_9\ : STD_LOGIC;
  signal offset_4_reg_3148 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \offset_4_reg_3148[15]_i_10_n_3\ : STD_LOGIC;
  signal \offset_4_reg_3148[15]_i_11_n_3\ : STD_LOGIC;
  signal \offset_4_reg_3148[15]_i_12_n_3\ : STD_LOGIC;
  signal \offset_4_reg_3148[15]_i_13_n_3\ : STD_LOGIC;
  signal \offset_4_reg_3148[15]_i_14_n_3\ : STD_LOGIC;
  signal \offset_4_reg_3148[15]_i_15_n_3\ : STD_LOGIC;
  signal \offset_4_reg_3148[15]_i_16_n_3\ : STD_LOGIC;
  signal \offset_4_reg_3148[15]_i_17_n_3\ : STD_LOGIC;
  signal \offset_4_reg_3148[15]_i_2_n_3\ : STD_LOGIC;
  signal \offset_4_reg_3148[15]_i_3_n_3\ : STD_LOGIC;
  signal \offset_4_reg_3148[15]_i_4_n_3\ : STD_LOGIC;
  signal \offset_4_reg_3148[15]_i_5_n_3\ : STD_LOGIC;
  signal \offset_4_reg_3148[15]_i_6_n_3\ : STD_LOGIC;
  signal \offset_4_reg_3148[15]_i_7_n_3\ : STD_LOGIC;
  signal \offset_4_reg_3148[15]_i_8_n_3\ : STD_LOGIC;
  signal \offset_4_reg_3148[15]_i_9_n_3\ : STD_LOGIC;
  signal \offset_4_reg_3148[23]_i_10_n_3\ : STD_LOGIC;
  signal \offset_4_reg_3148[23]_i_11_n_3\ : STD_LOGIC;
  signal \offset_4_reg_3148[23]_i_12_n_3\ : STD_LOGIC;
  signal \offset_4_reg_3148[23]_i_13_n_3\ : STD_LOGIC;
  signal \offset_4_reg_3148[23]_i_14_n_3\ : STD_LOGIC;
  signal \offset_4_reg_3148[23]_i_15_n_3\ : STD_LOGIC;
  signal \offset_4_reg_3148[23]_i_16_n_3\ : STD_LOGIC;
  signal \offset_4_reg_3148[23]_i_17_n_3\ : STD_LOGIC;
  signal \offset_4_reg_3148[23]_i_2_n_3\ : STD_LOGIC;
  signal \offset_4_reg_3148[23]_i_3_n_3\ : STD_LOGIC;
  signal \offset_4_reg_3148[23]_i_4_n_3\ : STD_LOGIC;
  signal \offset_4_reg_3148[23]_i_5_n_3\ : STD_LOGIC;
  signal \offset_4_reg_3148[23]_i_6_n_3\ : STD_LOGIC;
  signal \offset_4_reg_3148[23]_i_7_n_3\ : STD_LOGIC;
  signal \offset_4_reg_3148[23]_i_8_n_3\ : STD_LOGIC;
  signal \offset_4_reg_3148[23]_i_9_n_3\ : STD_LOGIC;
  signal \offset_4_reg_3148[31]_i_10_n_3\ : STD_LOGIC;
  signal \offset_4_reg_3148[31]_i_11_n_3\ : STD_LOGIC;
  signal \offset_4_reg_3148[31]_i_12_n_3\ : STD_LOGIC;
  signal \offset_4_reg_3148[31]_i_13_n_3\ : STD_LOGIC;
  signal \offset_4_reg_3148[31]_i_14_n_3\ : STD_LOGIC;
  signal \offset_4_reg_3148[31]_i_15_n_3\ : STD_LOGIC;
  signal \offset_4_reg_3148[31]_i_16_n_3\ : STD_LOGIC;
  signal \offset_4_reg_3148[31]_i_2_n_3\ : STD_LOGIC;
  signal \offset_4_reg_3148[31]_i_3_n_3\ : STD_LOGIC;
  signal \offset_4_reg_3148[31]_i_4_n_3\ : STD_LOGIC;
  signal \offset_4_reg_3148[31]_i_5_n_3\ : STD_LOGIC;
  signal \offset_4_reg_3148[31]_i_6_n_3\ : STD_LOGIC;
  signal \offset_4_reg_3148[31]_i_7_n_3\ : STD_LOGIC;
  signal \offset_4_reg_3148[31]_i_8_n_3\ : STD_LOGIC;
  signal \offset_4_reg_3148[31]_i_9_n_3\ : STD_LOGIC;
  signal \offset_4_reg_3148[7]_i_10_n_3\ : STD_LOGIC;
  signal \offset_4_reg_3148[7]_i_11_n_3\ : STD_LOGIC;
  signal \offset_4_reg_3148[7]_i_12_n_3\ : STD_LOGIC;
  signal \offset_4_reg_3148[7]_i_13_n_3\ : STD_LOGIC;
  signal \offset_4_reg_3148[7]_i_14_n_3\ : STD_LOGIC;
  signal \offset_4_reg_3148[7]_i_15_n_3\ : STD_LOGIC;
  signal \offset_4_reg_3148[7]_i_16_n_3\ : STD_LOGIC;
  signal \offset_4_reg_3148[7]_i_17_n_3\ : STD_LOGIC;
  signal \offset_4_reg_3148[7]_i_2_n_3\ : STD_LOGIC;
  signal \offset_4_reg_3148[7]_i_3_n_3\ : STD_LOGIC;
  signal \offset_4_reg_3148[7]_i_4_n_3\ : STD_LOGIC;
  signal \offset_4_reg_3148[7]_i_5_n_3\ : STD_LOGIC;
  signal \offset_4_reg_3148[7]_i_6_n_3\ : STD_LOGIC;
  signal \offset_4_reg_3148[7]_i_7_n_3\ : STD_LOGIC;
  signal \offset_4_reg_3148[7]_i_8_n_3\ : STD_LOGIC;
  signal \offset_4_reg_3148[7]_i_9_n_3\ : STD_LOGIC;
  signal \offset_4_reg_3148_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \offset_4_reg_3148_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \offset_4_reg_3148_reg[15]_i_1_n_12\ : STD_LOGIC;
  signal \offset_4_reg_3148_reg[15]_i_1_n_13\ : STD_LOGIC;
  signal \offset_4_reg_3148_reg[15]_i_1_n_14\ : STD_LOGIC;
  signal \offset_4_reg_3148_reg[15]_i_1_n_15\ : STD_LOGIC;
  signal \offset_4_reg_3148_reg[15]_i_1_n_16\ : STD_LOGIC;
  signal \offset_4_reg_3148_reg[15]_i_1_n_17\ : STD_LOGIC;
  signal \offset_4_reg_3148_reg[15]_i_1_n_18\ : STD_LOGIC;
  signal \offset_4_reg_3148_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \offset_4_reg_3148_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \offset_4_reg_3148_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \offset_4_reg_3148_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \offset_4_reg_3148_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \offset_4_reg_3148_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \offset_4_reg_3148_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \offset_4_reg_3148_reg[23]_i_1_n_10\ : STD_LOGIC;
  signal \offset_4_reg_3148_reg[23]_i_1_n_11\ : STD_LOGIC;
  signal \offset_4_reg_3148_reg[23]_i_1_n_12\ : STD_LOGIC;
  signal \offset_4_reg_3148_reg[23]_i_1_n_13\ : STD_LOGIC;
  signal \offset_4_reg_3148_reg[23]_i_1_n_14\ : STD_LOGIC;
  signal \offset_4_reg_3148_reg[23]_i_1_n_15\ : STD_LOGIC;
  signal \offset_4_reg_3148_reg[23]_i_1_n_16\ : STD_LOGIC;
  signal \offset_4_reg_3148_reg[23]_i_1_n_17\ : STD_LOGIC;
  signal \offset_4_reg_3148_reg[23]_i_1_n_18\ : STD_LOGIC;
  signal \offset_4_reg_3148_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \offset_4_reg_3148_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \offset_4_reg_3148_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \offset_4_reg_3148_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \offset_4_reg_3148_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \offset_4_reg_3148_reg[23]_i_1_n_8\ : STD_LOGIC;
  signal \offset_4_reg_3148_reg[23]_i_1_n_9\ : STD_LOGIC;
  signal \offset_4_reg_3148_reg[31]_i_1_n_10\ : STD_LOGIC;
  signal \offset_4_reg_3148_reg[31]_i_1_n_11\ : STD_LOGIC;
  signal \offset_4_reg_3148_reg[31]_i_1_n_12\ : STD_LOGIC;
  signal \offset_4_reg_3148_reg[31]_i_1_n_13\ : STD_LOGIC;
  signal \offset_4_reg_3148_reg[31]_i_1_n_14\ : STD_LOGIC;
  signal \offset_4_reg_3148_reg[31]_i_1_n_15\ : STD_LOGIC;
  signal \offset_4_reg_3148_reg[31]_i_1_n_16\ : STD_LOGIC;
  signal \offset_4_reg_3148_reg[31]_i_1_n_17\ : STD_LOGIC;
  signal \offset_4_reg_3148_reg[31]_i_1_n_18\ : STD_LOGIC;
  signal \offset_4_reg_3148_reg[31]_i_1_n_4\ : STD_LOGIC;
  signal \offset_4_reg_3148_reg[31]_i_1_n_5\ : STD_LOGIC;
  signal \offset_4_reg_3148_reg[31]_i_1_n_6\ : STD_LOGIC;
  signal \offset_4_reg_3148_reg[31]_i_1_n_7\ : STD_LOGIC;
  signal \offset_4_reg_3148_reg[31]_i_1_n_8\ : STD_LOGIC;
  signal \offset_4_reg_3148_reg[31]_i_1_n_9\ : STD_LOGIC;
  signal \offset_4_reg_3148_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \offset_4_reg_3148_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \offset_4_reg_3148_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \offset_4_reg_3148_reg[7]_i_1_n_13\ : STD_LOGIC;
  signal \offset_4_reg_3148_reg[7]_i_1_n_14\ : STD_LOGIC;
  signal \offset_4_reg_3148_reg[7]_i_1_n_15\ : STD_LOGIC;
  signal \offset_4_reg_3148_reg[7]_i_1_n_16\ : STD_LOGIC;
  signal \offset_4_reg_3148_reg[7]_i_1_n_17\ : STD_LOGIC;
  signal \offset_4_reg_3148_reg[7]_i_1_n_18\ : STD_LOGIC;
  signal \offset_4_reg_3148_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \offset_4_reg_3148_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \offset_4_reg_3148_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \offset_4_reg_3148_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \offset_4_reg_3148_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \offset_4_reg_3148_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \offset_4_reg_3148_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \offset_reg_607_reg_n_3_[0]\ : STD_LOGIC;
  signal \offset_reg_607_reg_n_3_[1]\ : STD_LOGIC;
  signal \offset_reg_607_reg_n_3_[2]\ : STD_LOGIC;
  signal \offset_reg_607_reg_n_3_[3]\ : STD_LOGIC;
  signal \offset_reg_607_reg_n_3_[4]\ : STD_LOGIC;
  signal \offset_reg_607_reg_n_3_[5]\ : STD_LOGIC;
  signal \offset_reg_607_reg_n_3_[6]\ : STD_LOGIC;
  signal \offset_reg_607_reg_n_3_[7]\ : STD_LOGIC;
  signal \offset_reg_607_reg_n_3_[8]\ : STD_LOGIC;
  signal \offset_reg_607_reg_n_3_[9]\ : STD_LOGIC;
  signal p_0_in6_in : STD_LOGIC;
  signal p_1_in7_in : STD_LOGIC;
  signal p_1_in9_in : STD_LOGIC;
  signal p_24_in : STD_LOGIC;
  signal p_27_in : STD_LOGIC;
  signal p_33_in : STD_LOGIC;
  signal \^p_40_in\ : STD_LOGIC;
  signal q00 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal sel0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal select_ln250_1_fu_1118_p3 : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \select_ln250_1_fu_1118_p3__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \select_ln250_1_reg_3040[6]_i_2_n_3\ : STD_LOGIC;
  signal \select_ln250_1_reg_3040[6]_i_3_n_3\ : STD_LOGIC;
  signal \select_ln250_1_reg_3040[6]_i_4_n_3\ : STD_LOGIC;
  signal select_ln250_1_reg_3040_pp0_iter1_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal select_ln250_1_reg_3040_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal select_ln250_fu_1110_p3 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal select_ln250_reg_3035 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \select_ln250_reg_3035[2]_i_1_n_3\ : STD_LOGIC;
  signal select_ln250_reg_3035_pp0_iter1_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal select_ln301_1_fu_2406_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal select_ln301_2_fu_2465_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal select_ln301_3_fu_2524_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal select_ln301_4_fu_2583_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal select_ln301_5_fu_2642_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal select_ln301_fu_2347_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^start_once_reg\ : STD_LOGIC;
  signal \start_once_reg_i_1__0_n_3\ : STD_LOGIC;
  signal tmp_2_fu_1301_p4 : STD_LOGIC_VECTOR ( 10 downto 8 );
  signal tmp_cast_fu_1136_p3 : STD_LOGIC_VECTOR ( 8 downto 3 );
  signal tmp_fu_1210_p4 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \trunc_ln255_reg_3047[1]_i_2_n_3\ : STD_LOGIC;
  signal \trunc_ln255_reg_3047[2]_i_2_n_3\ : STD_LOGIC;
  signal \trunc_ln255_reg_3047[3]_i_2_n_3\ : STD_LOGIC;
  signal \trunc_ln255_reg_3047[4]_i_2_n_3\ : STD_LOGIC;
  signal \trunc_ln255_reg_3047[5]_i_2_n_3\ : STD_LOGIC;
  signal vscale_core_polyphase_U0_vfltCoeff_address0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal x_1_fu_1410_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal x_reg_619 : STD_LOGIC;
  signal x_reg_6190 : STD_LOGIC;
  signal x_reg_619_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \x_reg_619_reg[11]_i_3_n_10\ : STD_LOGIC;
  signal \x_reg_619_reg[11]_i_3_n_9\ : STD_LOGIC;
  signal \x_reg_619_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \x_reg_619_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \x_reg_619_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \x_reg_619_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \x_reg_619_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \x_reg_619_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \x_reg_619_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \x_reg_619_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \x_reg_619_reg__0\ : STD_LOGIC_VECTOR ( 11 to 11 );
  signal y_1_fu_1193_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal y_1_reg_3070 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal y_1_reg_30700 : STD_LOGIC;
  signal \y_1_reg_3070_reg[11]_i_2_n_10\ : STD_LOGIC;
  signal \y_1_reg_3070_reg[11]_i_2_n_9\ : STD_LOGIC;
  signal \y_1_reg_3070_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \y_1_reg_3070_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \y_1_reg_3070_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \y_1_reg_3070_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \y_1_reg_3070_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \y_1_reg_3070_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \y_1_reg_3070_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \y_1_reg_3070_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \y_reg_549[11]_i_3_n_3\ : STD_LOGIC;
  signal \y_reg_549[11]_i_4_n_3\ : STD_LOGIC;
  signal \y_reg_549_reg_n_3_[0]\ : STD_LOGIC;
  signal \y_reg_549_reg_n_3_[1]\ : STD_LOGIC;
  signal zext_ln222_reg_3010 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal zext_ln225_reg_3015_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal zext_ln242_fu_1291_p1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_PixArrayLoc_3_reg_3103_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_WriteLocNext_2_reg_3158_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_YLoopSize_reg_3020_reg[0]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_YLoopSize_reg_3020_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_YLoopSize_reg_3020_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_YLoopSize_reg_3020_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_cmp81_i_reg_3172_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_cmp81_i_reg_3172_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_cmp81_i_reg_3172_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_cmp81_i_reg_3172_reg[0]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_icmp_ln288_1_reg_3098_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_icmp_ln288_1_reg_3098_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_int_ap_ready_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal NLW_int_ap_ready_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_offset_1_reg_3093_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_offset_1_reg_3093_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_offset_4_reg_3148_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_x_reg_619_reg[11]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_x_reg_619_reg[11]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_y_1_reg_3070_reg[11]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_y_1_reg_3070_reg[11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \GetNewLine_2_reg_3167[0]_i_1\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \OutputWriteEn_reg_3163[0]_i_1\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \OutputWriteEn_reg_3163[0]_i_11\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \OutputWriteEn_reg_3163[0]_i_4\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \Phase_reg_3153[1]_i_1\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \Phase_reg_3153[2]_i_1\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \Phase_reg_3153[3]_i_1\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \Phase_reg_3153[4]_i_1\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \Phase_reg_3153[5]_i_1\ : label is "soft_lutpair496";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \PixArrayLoc_3_reg_3103_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \PixArrayLoc_3_reg_3103_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \WriteLocNext_2_reg_3158_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \WriteLocNext_2_reg_3158_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \WriteLocNext_2_reg_3158_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \WriteLocNext_2_reg_3158_reg[7]_i_1\ : label is 35;
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \YLoopSize_reg_3020_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \YLoopSize_reg_3020_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \YLoopSize_reg_3020_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_2\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_3\ : label is "soft_lutpair495";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter0_i_1__0\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__0\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \brmerge_i_reg_3176[0]_i_2\ : label is "soft_lutpair492";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \brmerge_i_reg_3176_reg[0]\ : label is "brmerge_i_reg_3176_reg[0]";
  attribute ORIG_CELL_NAME of \brmerge_i_reg_3176_reg[0]_rep\ : label is "brmerge_i_reg_3176_reg[0]";
  attribute ORIG_CELL_NAME of \brmerge_i_reg_3176_reg[0]_rep__0\ : label is "brmerge_i_reg_3176_reg[0]";
  attribute ORIG_CELL_NAME of \brmerge_i_reg_3176_reg[0]_rep__1\ : label is "brmerge_i_reg_3176_reg[0]";
  attribute ORIG_CELL_NAME of \cmp106_i_reg_3114_reg[0]\ : label is "cmp106_i_reg_3114_reg[0]";
  attribute ORIG_CELL_NAME of \cmp106_i_reg_3114_reg[0]_rep\ : label is "cmp106_i_reg_3114_reg[0]";
  attribute SOFT_HLUTNM of \cmp40233_i_reg_3066[0]_i_1\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \gen_write[1].mem_reg_i_10\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \gen_write[1].mem_reg_i_11\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \gen_write[1].mem_reg_i_12\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \gen_write[1].mem_reg_i_15\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \gen_write[1].mem_reg_i_16\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \gen_write[1].mem_reg_i_21\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \gen_write[1].mem_reg_i_22\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \gen_write[1].mem_reg_i_9\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \icmp_ln260_reg_3062[0]_i_1\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \icmp_ln269_reg_3078[0]_i_2\ : label is "soft_lutpair484";
  attribute COMPARATOR_THRESHOLD of \icmp_ln288_1_reg_3098_reg[0]_i_1\ : label is 14;
  attribute COMPARATOR_THRESHOLD of \icmp_ln288_1_reg_3098_reg[0]_i_2\ : label is 14;
  attribute SOFT_HLUTNM of \indvar_flatten_reg_516[1]_i_1\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_516[2]_i_1\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_516[3]_i_1\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_516[4]_i_1\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_516[7]_i_1\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \indvar_flatten_reg_516[8]_i_1\ : label is "soft_lutpair491";
  attribute COMPARATOR_THRESHOLD of int_ap_ready_reg_i_2 : label is 11;
  attribute SOFT_HLUTNM of \j_reg_538[0]_i_1\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \j_reg_538[1]_i_1\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \j_reg_538[2]_i_3\ : label is "soft_lutpair500";
  attribute ADDER_THRESHOLD of \offset_1_reg_3093_reg[22]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \offset_1_reg_3093_reg[30]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \offset_1_reg_3093_reg[31]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of ram_reg_0_63_0_0_i_12 : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \select_ln250_1_reg_3040[6]_i_3\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \select_ln250_reg_3035[1]_i_1\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \select_ln250_reg_3035[2]_i_2\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \trunc_ln255_reg_3047[1]_i_2\ : label is "soft_lutpair494";
  attribute ADDER_THRESHOLD of \x_reg_619_reg[11]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \x_reg_619_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \y_1_reg_3070[0]_i_1\ : label is "soft_lutpair484";
  attribute ADDER_THRESHOLD of \y_1_reg_3070_reg[11]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \y_1_reg_3070_reg[8]_i_1\ : label is 35;
begin
  Q(0) <= \^q\(0);
  \cmp81_i_reg_3172_reg[0]_0\ <= \^cmp81_i_reg_3172_reg[0]_0\;
  mOutPtr110_out <= \^moutptr110_out\;
  p_40_in <= \^p_40_in\;
  start_once_reg <= \^start_once_reg\;
FiltCoeff_0_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0
     port map (
      Q(2 downto 0) => select_ln250_reg_3035_pp0_iter1_reg(2 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      q00(15 downto 0) => q00(15 downto 0),
      ram_reg_0_63_15_15(5 downto 0) => select_ln250_1_reg_3040_pp0_iter1_reg(5 downto 0),
      ram_reg_0_63_15_15_0(0) => ap_CS_fsm_pp1_stage0,
      ram_reg_0_63_15_15_1 => ap_enable_reg_pp1_iter1_reg_n_3,
      ram_reg_0_63_15_15_2(5 downto 0) => FiltCoeff_5_addr_1_reg_3205(5 downto 0),
      vfltCoeff_q0(15 downto 0) => vfltCoeff_q0(15 downto 0)
    );
\FiltCoeff_0_addr_1_reg_3180_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in9_in,
      D => \Phase_reg_3153[0]_i_1_n_3\,
      Q => FiltCoeff_5_addr_1_reg_3205(0),
      R => '0'
    );
\FiltCoeff_0_addr_1_reg_3180_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in9_in,
      D => \Phase_reg_3153[1]_i_1_n_3\,
      Q => FiltCoeff_5_addr_1_reg_3205(1),
      R => '0'
    );
\FiltCoeff_0_addr_1_reg_3180_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in9_in,
      D => \Phase_reg_3153[2]_i_1_n_3\,
      Q => FiltCoeff_5_addr_1_reg_3205(2),
      R => '0'
    );
\FiltCoeff_0_addr_1_reg_3180_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in9_in,
      D => \Phase_reg_3153[3]_i_1_n_3\,
      Q => FiltCoeff_5_addr_1_reg_3205(3),
      R => '0'
    );
\FiltCoeff_0_addr_1_reg_3180_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in9_in,
      D => \Phase_reg_3153[4]_i_1_n_3\,
      Q => FiltCoeff_5_addr_1_reg_3205(4),
      R => '0'
    );
\FiltCoeff_0_addr_1_reg_3180_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in9_in,
      D => \Phase_reg_3153[5]_i_1_n_3\,
      Q => FiltCoeff_5_addr_1_reg_3205(5),
      R => '0'
    );
FiltCoeff_1_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_11
     port map (
      Q(2 downto 0) => select_ln250_reg_3035_pp0_iter1_reg(2 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp1_iter2 => ap_enable_reg_pp1_iter2,
      q00(15) => FiltCoeff_1_U_n_3,
      q00(14) => FiltCoeff_1_U_n_4,
      q00(13) => FiltCoeff_1_U_n_5,
      q00(12) => FiltCoeff_1_U_n_6,
      q00(11) => FiltCoeff_1_U_n_7,
      q00(10) => FiltCoeff_1_U_n_8,
      q00(9) => FiltCoeff_1_U_n_9,
      q00(8) => FiltCoeff_1_U_n_10,
      q00(7) => FiltCoeff_1_U_n_11,
      q00(6) => FiltCoeff_1_U_n_12,
      q00(5) => FiltCoeff_1_U_n_13,
      q00(4) => FiltCoeff_1_U_n_14,
      q00(3) => FiltCoeff_1_U_n_15,
      q00(2) => FiltCoeff_1_U_n_16,
      q00(1) => FiltCoeff_1_U_n_17,
      q00(0) => FiltCoeff_1_U_n_18,
      ram_reg_0_63_15_15(5 downto 0) => FiltCoeff_5_addr_1_reg_3205(5 downto 0),
      ram_reg_0_63_15_15_0(5 downto 0) => select_ln250_1_reg_3040_pp0_iter1_reg(5 downto 0),
      vfltCoeff_q0(15 downto 0) => vfltCoeff_q0(15 downto 0)
    );
FiltCoeff_2_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_12
     port map (
      Q(2 downto 0) => select_ln250_reg_3035_pp0_iter1_reg(2 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp1_iter3 => ap_enable_reg_pp1_iter3,
      q00(15) => FiltCoeff_2_U_n_3,
      q00(14) => FiltCoeff_2_U_n_4,
      q00(13) => FiltCoeff_2_U_n_5,
      q00(12) => FiltCoeff_2_U_n_6,
      q00(11) => FiltCoeff_2_U_n_7,
      q00(10) => FiltCoeff_2_U_n_8,
      q00(9) => FiltCoeff_2_U_n_9,
      q00(8) => FiltCoeff_2_U_n_10,
      q00(7) => FiltCoeff_2_U_n_11,
      q00(6) => FiltCoeff_2_U_n_12,
      q00(5) => FiltCoeff_2_U_n_13,
      q00(4) => FiltCoeff_2_U_n_14,
      q00(3) => FiltCoeff_2_U_n_15,
      q00(2) => FiltCoeff_2_U_n_16,
      q00(1) => FiltCoeff_2_U_n_17,
      q00(0) => FiltCoeff_2_U_n_18,
      ram_reg_0_63_15_15(5 downto 0) => FiltCoeff_5_addr_1_reg_3205(5 downto 0),
      ram_reg_0_63_15_15_0(5 downto 0) => select_ln250_1_reg_3040_pp0_iter1_reg(5 downto 0),
      vfltCoeff_q0(15 downto 0) => vfltCoeff_q0(15 downto 0)
    );
FiltCoeff_3_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_13
     port map (
      Q(2 downto 0) => select_ln250_reg_3035_pp0_iter1_reg(2 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp1_iter4 => ap_enable_reg_pp1_iter4,
      q00(15) => FiltCoeff_3_U_n_3,
      q00(14) => FiltCoeff_3_U_n_4,
      q00(13) => FiltCoeff_3_U_n_5,
      q00(12) => FiltCoeff_3_U_n_6,
      q00(11) => FiltCoeff_3_U_n_7,
      q00(10) => FiltCoeff_3_U_n_8,
      q00(9) => FiltCoeff_3_U_n_9,
      q00(8) => FiltCoeff_3_U_n_10,
      q00(7) => FiltCoeff_3_U_n_11,
      q00(6) => FiltCoeff_3_U_n_12,
      q00(5) => FiltCoeff_3_U_n_13,
      q00(4) => FiltCoeff_3_U_n_14,
      q00(3) => FiltCoeff_3_U_n_15,
      q00(2) => FiltCoeff_3_U_n_16,
      q00(1) => FiltCoeff_3_U_n_17,
      q00(0) => FiltCoeff_3_U_n_18,
      ram_reg_0_63_15_15(5 downto 0) => FiltCoeff_5_addr_1_reg_3205(5 downto 0),
      ram_reg_0_63_15_15_0(5 downto 0) => select_ln250_1_reg_3040_pp0_iter1_reg(5 downto 0),
      vfltCoeff_q0(15 downto 0) => vfltCoeff_q0(15 downto 0)
    );
FiltCoeff_4_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_14
     port map (
      Q(2 downto 0) => select_ln250_reg_3035_pp0_iter1_reg(2 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp1_iter5 => ap_enable_reg_pp1_iter5,
      q00(15) => FiltCoeff_4_U_n_3,
      q00(14) => FiltCoeff_4_U_n_4,
      q00(13) => FiltCoeff_4_U_n_5,
      q00(12) => FiltCoeff_4_U_n_6,
      q00(11) => FiltCoeff_4_U_n_7,
      q00(10) => FiltCoeff_4_U_n_8,
      q00(9) => FiltCoeff_4_U_n_9,
      q00(8) => FiltCoeff_4_U_n_10,
      q00(7) => FiltCoeff_4_U_n_11,
      q00(6) => FiltCoeff_4_U_n_12,
      q00(5) => FiltCoeff_4_U_n_13,
      q00(4) => FiltCoeff_4_U_n_14,
      q00(3) => FiltCoeff_4_U_n_15,
      q00(2) => FiltCoeff_4_U_n_16,
      q00(1) => FiltCoeff_4_U_n_17,
      q00(0) => FiltCoeff_4_U_n_18,
      ram_reg_0_63_15_15(5 downto 0) => FiltCoeff_5_addr_1_reg_3205(5 downto 0),
      ram_reg_0_63_15_15_0(5 downto 0) => select_ln250_1_reg_3040_pp0_iter1_reg(5 downto 0),
      vfltCoeff_q0(15 downto 0) => vfltCoeff_q0(15 downto 0)
    );
FiltCoeff_5_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_FiltCoeff_0_15
     port map (
      Q(2 downto 0) => select_ln250_reg_3035_pp0_iter1_reg(2 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp1_iter6 => ap_enable_reg_pp1_iter6,
      q00(15) => FiltCoeff_5_U_n_3,
      q00(14) => FiltCoeff_5_U_n_4,
      q00(13) => FiltCoeff_5_U_n_5,
      q00(12) => FiltCoeff_5_U_n_6,
      q00(11) => FiltCoeff_5_U_n_7,
      q00(10) => FiltCoeff_5_U_n_8,
      q00(9) => FiltCoeff_5_U_n_9,
      q00(8) => FiltCoeff_5_U_n_10,
      q00(7) => FiltCoeff_5_U_n_11,
      q00(6) => FiltCoeff_5_U_n_12,
      q00(5) => FiltCoeff_5_U_n_13,
      q00(4) => FiltCoeff_5_U_n_14,
      q00(3) => FiltCoeff_5_U_n_15,
      q00(2) => FiltCoeff_5_U_n_16,
      q00(1) => FiltCoeff_5_U_n_17,
      q00(0) => FiltCoeff_5_U_n_18,
      ram_reg_0_63_15_15(5 downto 0) => FiltCoeff_5_addr_1_reg_3205(5 downto 0),
      ram_reg_0_63_15_15_0(5 downto 0) => select_ln250_1_reg_3040_pp0_iter1_reg(5 downto 0),
      vfltCoeff_q0(15 downto 0) => vfltCoeff_q0(15 downto 0)
    );
\GetNewLine_1_reg_3087[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \GetNewLine_1_reg_3087[0]_i_2_n_3\,
      I1 => tmp_fu_1210_p4(2),
      I2 => tmp_fu_1210_p4(3),
      I3 => tmp_fu_1210_p4(1),
      I4 => tmp_fu_1210_p4(5),
      I5 => \GetNewLine_1_reg_3087[0]_i_3_n_3\,
      O => p_0_in6_in
    );
\GetNewLine_1_reg_3087[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_fu_1210_p4(6),
      I1 => tmp_fu_1210_p4(13),
      I2 => tmp_fu_1210_p4(4),
      I3 => tmp_fu_1210_p4(10),
      O => \GetNewLine_1_reg_3087[0]_i_2_n_3\
    );
\GetNewLine_1_reg_3087[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => tmp_fu_1210_p4(11),
      I1 => tmp_fu_1210_p4(9),
      I2 => tmp_fu_1210_p4(15),
      I3 => tmp_fu_1210_p4(8),
      I4 => \GetNewLine_1_reg_3087[0]_i_4_n_3\,
      O => \GetNewLine_1_reg_3087[0]_i_3_n_3\
    );
\GetNewLine_1_reg_3087[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_fu_1210_p4(0),
      I1 => tmp_fu_1210_p4(14),
      I2 => tmp_fu_1210_p4(7),
      I3 => tmp_fu_1210_p4(12),
      O => \GetNewLine_1_reg_3087[0]_i_4_n_3\
    );
\GetNewLine_1_reg_3087_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => p_0_in6_in,
      Q => GetNewLine_1_reg_3087,
      R => '0'
    );
\GetNewLine_2_reg_3167[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => GetNewLine_1_reg_3087,
      I1 => icmp_ln269_reg_3078,
      I2 => \GetNewLine_reg_560_reg_n_3_[0]\,
      O => GetNewLine_2_fu_1375_p3
    );
\GetNewLine_2_reg_3167_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => GetNewLine_2_fu_1375_p3,
      Q => GetNewLine_2_reg_3167,
      R => '0'
    );
\GetNewLine_reg_560[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00F2F2"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => icmp_ln260_fu_1183_p2,
      I2 => \GetNewLine_reg_560_reg_n_3_[0]\,
      I3 => GetNewLine_2_reg_3167,
      I4 => ap_CS_fsm_state21,
      O => \GetNewLine_reg_560[0]_i_1_n_3\
    );
\GetNewLine_reg_560_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \GetNewLine_reg_560[0]_i_1_n_3\,
      Q => \GetNewLine_reg_560_reg_n_3_[0]\,
      R => '0'
    );
\InLines_reg_2992_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \InLines_reg_2992_reg[11]_0\(0),
      Q => InLines_reg_2992(0),
      R => '0'
    );
\InLines_reg_2992_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \InLines_reg_2992_reg[11]_0\(10),
      Q => InLines_reg_2992(10),
      R => '0'
    );
\InLines_reg_2992_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \InLines_reg_2992_reg[11]_0\(11),
      Q => InLines_reg_2992(11),
      R => '0'
    );
\InLines_reg_2992_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \InLines_reg_2992_reg[11]_0\(1),
      Q => InLines_reg_2992(1),
      R => '0'
    );
\InLines_reg_2992_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \InLines_reg_2992_reg[11]_0\(2),
      Q => InLines_reg_2992(2),
      R => '0'
    );
\InLines_reg_2992_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \InLines_reg_2992_reg[11]_0\(3),
      Q => InLines_reg_2992(3),
      R => '0'
    );
\InLines_reg_2992_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \InLines_reg_2992_reg[11]_0\(4),
      Q => InLines_reg_2992(4),
      R => '0'
    );
\InLines_reg_2992_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \InLines_reg_2992_reg[11]_0\(5),
      Q => InLines_reg_2992(5),
      R => '0'
    );
\InLines_reg_2992_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \InLines_reg_2992_reg[11]_0\(6),
      Q => InLines_reg_2992(6),
      R => '0'
    );
\InLines_reg_2992_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \InLines_reg_2992_reg[11]_0\(7),
      Q => InLines_reg_2992(7),
      R => '0'
    );
\InLines_reg_2992_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \InLines_reg_2992_reg[11]_0\(8),
      Q => InLines_reg_2992(8),
      R => '0'
    );
\InLines_reg_2992_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \InLines_reg_2992_reg[11]_0\(9),
      Q => InLines_reg_2992(9),
      R => '0'
    );
LineBuf_val_V_0_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0
     port map (
      D(7) => LineBuf_val_V_0_U_n_53,
      D(6) => LineBuf_val_V_0_U_n_54,
      D(5) => LineBuf_val_V_0_U_n_55,
      D(4) => LineBuf_val_V_0_U_n_56,
      D(3) => LineBuf_val_V_0_U_n_57,
      D(2) => LineBuf_val_V_0_U_n_58,
      D(1) => LineBuf_val_V_0_U_n_59,
      D(0) => LineBuf_val_V_0_U_n_60,
      LineBuf_val_V_0_q1(47 downto 0) => LineBuf_val_V_0_q1(47 downto 0),
      OutYUV_full_n => OutYUV_full_n,
      OutputWriteEn_reg_3163 => OutputWriteEn_reg_3163,
      \OutputWriteEn_reg_3163_reg[0]\ => LineBuf_val_V_0_U_n_51,
      Q(10 downto 0) => LineBuf_val_V_5_addr_reg_3249_pp1_iter1_reg(10 downto 0),
      SrcYUV422_empty_n => SrcYUV422_empty_n,
      WEA(0) => LineBuf_val_V_1_U_n_6,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter2 => ap_enable_reg_pp1_iter2,
      \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]\ => \brmerge_i_reg_3176_reg[0]_rep__1_n_3\,
      \ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]_0\ => \icmp_ln299_reg_3215_reg_n_3_[0]\,
      \ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7]\(47 downto 0) => D(47 downto 0),
      ce1 => LineBuf_val_V_0_ce1,
      cmp81_i_reg_3172 => cmp81_i_reg_3172,
      \cmp81_i_reg_3172_reg[0]\ => \^cmp81_i_reg_3172_reg[0]_0\,
      \cmp81_i_reg_3172_reg[0]_0\(7) => LineBuf_val_V_0_U_n_61,
      \cmp81_i_reg_3172_reg[0]_0\(6) => LineBuf_val_V_0_U_n_62,
      \cmp81_i_reg_3172_reg[0]_0\(5) => LineBuf_val_V_0_U_n_63,
      \cmp81_i_reg_3172_reg[0]_0\(4) => LineBuf_val_V_0_U_n_64,
      \cmp81_i_reg_3172_reg[0]_0\(3) => LineBuf_val_V_0_U_n_65,
      \cmp81_i_reg_3172_reg[0]_0\(2) => LineBuf_val_V_0_U_n_66,
      \cmp81_i_reg_3172_reg[0]_0\(1) => LineBuf_val_V_0_U_n_67,
      \cmp81_i_reg_3172_reg[0]_0\(0) => LineBuf_val_V_0_U_n_68,
      \cmp81_i_reg_3172_reg[0]_1\(7) => LineBuf_val_V_0_U_n_69,
      \cmp81_i_reg_3172_reg[0]_1\(6) => LineBuf_val_V_0_U_n_70,
      \cmp81_i_reg_3172_reg[0]_1\(5) => LineBuf_val_V_0_U_n_71,
      \cmp81_i_reg_3172_reg[0]_1\(4) => LineBuf_val_V_0_U_n_72,
      \cmp81_i_reg_3172_reg[0]_1\(3) => LineBuf_val_V_0_U_n_73,
      \cmp81_i_reg_3172_reg[0]_1\(2) => LineBuf_val_V_0_U_n_74,
      \cmp81_i_reg_3172_reg[0]_1\(1) => LineBuf_val_V_0_U_n_75,
      \cmp81_i_reg_3172_reg[0]_1\(0) => LineBuf_val_V_0_U_n_76,
      \cmp81_i_reg_3172_reg[0]_2\(7) => LineBuf_val_V_0_U_n_77,
      \cmp81_i_reg_3172_reg[0]_2\(6) => LineBuf_val_V_0_U_n_78,
      \cmp81_i_reg_3172_reg[0]_2\(5) => LineBuf_val_V_0_U_n_79,
      \cmp81_i_reg_3172_reg[0]_2\(4) => LineBuf_val_V_0_U_n_80,
      \cmp81_i_reg_3172_reg[0]_2\(3) => LineBuf_val_V_0_U_n_81,
      \cmp81_i_reg_3172_reg[0]_2\(2) => LineBuf_val_V_0_U_n_82,
      \cmp81_i_reg_3172_reg[0]_2\(1) => LineBuf_val_V_0_U_n_83,
      \cmp81_i_reg_3172_reg[0]_2\(0) => LineBuf_val_V_0_U_n_84,
      \cmp81_i_reg_3172_reg[0]_3\(7) => LineBuf_val_V_0_U_n_85,
      \cmp81_i_reg_3172_reg[0]_3\(6) => LineBuf_val_V_0_U_n_86,
      \cmp81_i_reg_3172_reg[0]_3\(5) => LineBuf_val_V_0_U_n_87,
      \cmp81_i_reg_3172_reg[0]_3\(4) => LineBuf_val_V_0_U_n_88,
      \cmp81_i_reg_3172_reg[0]_3\(3) => LineBuf_val_V_0_U_n_89,
      \cmp81_i_reg_3172_reg[0]_3\(2) => LineBuf_val_V_0_U_n_90,
      \cmp81_i_reg_3172_reg[0]_3\(1) => LineBuf_val_V_0_U_n_91,
      \cmp81_i_reg_3172_reg[0]_3\(0) => LineBuf_val_V_0_U_n_92,
      \cmp81_i_reg_3172_reg[0]_4\(7) => LineBuf_val_V_0_U_n_93,
      \cmp81_i_reg_3172_reg[0]_4\(6) => LineBuf_val_V_0_U_n_94,
      \cmp81_i_reg_3172_reg[0]_4\(5) => LineBuf_val_V_0_U_n_95,
      \cmp81_i_reg_3172_reg[0]_4\(4) => LineBuf_val_V_0_U_n_96,
      \cmp81_i_reg_3172_reg[0]_4\(3) => LineBuf_val_V_0_U_n_97,
      \cmp81_i_reg_3172_reg[0]_4\(2) => LineBuf_val_V_0_U_n_98,
      \cmp81_i_reg_3172_reg[0]_4\(1) => LineBuf_val_V_0_U_n_99,
      \cmp81_i_reg_3172_reg[0]_4\(0) => LineBuf_val_V_0_U_n_100,
      ram_reg_bram_0 => LineBuf_val_V_1_U_n_4,
      ram_reg_bram_1 => LineBuf_val_V_5_U_n_56,
      ram_reg_bram_1_0 => LineBuf_val_V_1_U_n_3,
      ram_reg_bram_1_1(0) => LineBuf_val_V_1_U_n_5,
      ram_reg_bram_2(10 downto 0) => x_reg_619_reg(10 downto 0),
      ram_reg_bram_2_0(47 downto 0) => SrcYUV422_read_reg_3501(47 downto 0),
      ram_reg_bram_2_1(0) => LineBuf_val_V_0_ce0,
      ram_reg_bram_2_2 => ap_enable_reg_pp1_iter11_reg_n_3,
      ram_reg_bram_2_3 => ap_enable_reg_pp1_iter1_reg_n_3,
      ram_reg_bram_2_4 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\
    );
\LineBuf_val_V_0_addr_reg_3219[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_27_in,
      I1 => ap_condition_pp1_exit_iter0_state9,
      O => LineBuf_val_V_0_addr_reg_32190
    );
\LineBuf_val_V_0_addr_reg_3219_pp1_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_27_in,
      D => LineBuf_val_V_5_addr_reg_3249(0),
      Q => LineBuf_val_V_5_addr_reg_3249_pp1_iter1_reg(0),
      R => '0'
    );
\LineBuf_val_V_0_addr_reg_3219_pp1_iter1_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_27_in,
      D => LineBuf_val_V_5_addr_reg_3249(10),
      Q => LineBuf_val_V_5_addr_reg_3249_pp1_iter1_reg(10),
      R => '0'
    );
\LineBuf_val_V_0_addr_reg_3219_pp1_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_27_in,
      D => LineBuf_val_V_5_addr_reg_3249(1),
      Q => LineBuf_val_V_5_addr_reg_3249_pp1_iter1_reg(1),
      R => '0'
    );
\LineBuf_val_V_0_addr_reg_3219_pp1_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_27_in,
      D => LineBuf_val_V_5_addr_reg_3249(2),
      Q => LineBuf_val_V_5_addr_reg_3249_pp1_iter1_reg(2),
      R => '0'
    );
\LineBuf_val_V_0_addr_reg_3219_pp1_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_27_in,
      D => LineBuf_val_V_5_addr_reg_3249(3),
      Q => LineBuf_val_V_5_addr_reg_3249_pp1_iter1_reg(3),
      R => '0'
    );
\LineBuf_val_V_0_addr_reg_3219_pp1_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_27_in,
      D => LineBuf_val_V_5_addr_reg_3249(4),
      Q => LineBuf_val_V_5_addr_reg_3249_pp1_iter1_reg(4),
      R => '0'
    );
\LineBuf_val_V_0_addr_reg_3219_pp1_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_27_in,
      D => LineBuf_val_V_5_addr_reg_3249(5),
      Q => LineBuf_val_V_5_addr_reg_3249_pp1_iter1_reg(5),
      R => '0'
    );
\LineBuf_val_V_0_addr_reg_3219_pp1_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_27_in,
      D => LineBuf_val_V_5_addr_reg_3249(6),
      Q => LineBuf_val_V_5_addr_reg_3249_pp1_iter1_reg(6),
      R => '0'
    );
\LineBuf_val_V_0_addr_reg_3219_pp1_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_27_in,
      D => LineBuf_val_V_5_addr_reg_3249(7),
      Q => LineBuf_val_V_5_addr_reg_3249_pp1_iter1_reg(7),
      R => '0'
    );
\LineBuf_val_V_0_addr_reg_3219_pp1_iter1_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_27_in,
      D => LineBuf_val_V_5_addr_reg_3249(8),
      Q => LineBuf_val_V_5_addr_reg_3249_pp1_iter1_reg(8),
      R => '0'
    );
\LineBuf_val_V_0_addr_reg_3219_pp1_iter1_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_27_in,
      D => LineBuf_val_V_5_addr_reg_3249(9),
      Q => LineBuf_val_V_5_addr_reg_3249_pp1_iter1_reg(9),
      R => '0'
    );
\LineBuf_val_V_0_addr_reg_3219_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_addr_reg_32190,
      D => x_reg_619_reg(0),
      Q => LineBuf_val_V_5_addr_reg_3249(0),
      R => '0'
    );
\LineBuf_val_V_0_addr_reg_3219_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_addr_reg_32190,
      D => x_reg_619_reg(10),
      Q => LineBuf_val_V_5_addr_reg_3249(10),
      R => '0'
    );
\LineBuf_val_V_0_addr_reg_3219_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_addr_reg_32190,
      D => x_reg_619_reg(1),
      Q => LineBuf_val_V_5_addr_reg_3249(1),
      R => '0'
    );
\LineBuf_val_V_0_addr_reg_3219_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_addr_reg_32190,
      D => x_reg_619_reg(2),
      Q => LineBuf_val_V_5_addr_reg_3249(2),
      R => '0'
    );
\LineBuf_val_V_0_addr_reg_3219_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_addr_reg_32190,
      D => x_reg_619_reg(3),
      Q => LineBuf_val_V_5_addr_reg_3249(3),
      R => '0'
    );
\LineBuf_val_V_0_addr_reg_3219_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_addr_reg_32190,
      D => x_reg_619_reg(4),
      Q => LineBuf_val_V_5_addr_reg_3249(4),
      R => '0'
    );
\LineBuf_val_V_0_addr_reg_3219_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_addr_reg_32190,
      D => x_reg_619_reg(5),
      Q => LineBuf_val_V_5_addr_reg_3249(5),
      R => '0'
    );
\LineBuf_val_V_0_addr_reg_3219_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_addr_reg_32190,
      D => x_reg_619_reg(6),
      Q => LineBuf_val_V_5_addr_reg_3249(6),
      R => '0'
    );
\LineBuf_val_V_0_addr_reg_3219_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_addr_reg_32190,
      D => x_reg_619_reg(7),
      Q => LineBuf_val_V_5_addr_reg_3249(7),
      R => '0'
    );
\LineBuf_val_V_0_addr_reg_3219_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_addr_reg_32190,
      D => x_reg_619_reg(8),
      Q => LineBuf_val_V_5_addr_reg_3249(8),
      R => '0'
    );
\LineBuf_val_V_0_addr_reg_3219_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_addr_reg_32190,
      D => x_reg_619_reg(9),
      Q => LineBuf_val_V_5_addr_reg_3249(9),
      R => '0'
    );
LineBuf_val_V_1_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_16
     port map (
      Q(7 downto 0) => ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630(7 downto 0),
      WEA(0) => LineBuf_val_V_1_U_n_6,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter0 => ap_enable_reg_pp1_iter0,
      ap_enable_reg_pp1_iter0_reg => LineBuf_val_V_1_U_n_3,
      ap_enable_reg_pp1_iter0_reg_0 => LineBuf_val_V_1_U_n_4,
      ap_enable_reg_pp1_iter2 => ap_enable_reg_pp1_iter2,
      ap_enable_reg_pp1_iter2_reg(0) => LineBuf_val_V_1_U_n_5,
      ce1 => LineBuf_val_V_0_ce1,
      p_27_in => p_27_in,
      q1(47 downto 0) => LineBuf_val_V_1_q1(47 downto 0),
      ram_reg_bram_0 => \cmp106_i_reg_3114_reg_n_3_[0]\,
      ram_reg_bram_0_0(7 downto 0) => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650(7 downto 0),
      ram_reg_bram_0_1(7 downto 0) => PixArrayVal_val_V_3_6_reg_3279(7 downto 0),
      ram_reg_bram_0_2(7 downto 0) => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660(7 downto 0),
      ram_reg_bram_0_3(7 downto 0) => PixArrayVal_val_V_2_6_reg_3271(7 downto 0),
      ram_reg_bram_0_4(7 downto 0) => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670(7 downto 0),
      ram_reg_bram_0_5(7 downto 0) => PixArrayVal_val_V_1_6_reg_3263(7 downto 0),
      ram_reg_bram_0_6(7 downto 0) => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680(7 downto 0),
      ram_reg_bram_0_7(7 downto 0) => PixArrayVal_val_V_0_6_reg_3255(7 downto 0),
      ram_reg_bram_0_8 => LineBuf_val_V_0_U_n_51,
      ram_reg_bram_0_9 => LineBuf_val_V_2_U_n_3,
      ram_reg_bram_1 => LineBuf_val_V_5_U_n_56,
      ram_reg_bram_1_0 => LineBuf_val_V_2_U_n_4,
      ram_reg_bram_2(7 downto 0) => PixArray_val_V_5_5_2_reg_3295(7 downto 0),
      ram_reg_bram_2_0(7 downto 0) => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640(7 downto 0),
      ram_reg_bram_2_1(7 downto 0) => PixArrayVal_val_V_4_6_reg_3287(7 downto 0),
      ram_reg_bram_2_2(10 downto 0) => x_reg_619_reg(10 downto 0),
      ram_reg_bram_2_3(10 downto 0) => LineBuf_val_V_5_addr_reg_3249_pp1_iter1_reg(10 downto 0),
      ram_reg_bram_2_4(0) => LineBuf_val_V_0_ce0,
      we0 => p_24_in
    );
LineBuf_val_V_2_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_17
     port map (
      Q(7 downto 0) => ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630(7 downto 0),
      WEA(0) => LineBuf_val_V_1_U_n_6,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter2 => ap_enable_reg_pp1_iter2,
      \brmerge_i_reg_3176_reg[0]_rep__1\ => LineBuf_val_V_2_U_n_3,
      \brmerge_i_reg_3176_reg[0]_rep__1_0\ => LineBuf_val_V_2_U_n_4,
      ce1 => LineBuf_val_V_0_ce1,
      q1(47 downto 0) => LineBuf_val_V_2_q1(47 downto 0),
      ram_reg_bram_0 => \cmp106_i_reg_3114_reg_n_3_[0]\,
      ram_reg_bram_0_0(7 downto 0) => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650(7 downto 0),
      ram_reg_bram_0_1(7 downto 0) => PixArrayVal_val_V_3_7_reg_3324(7 downto 0),
      ram_reg_bram_0_2(7 downto 0) => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660(7 downto 0),
      ram_reg_bram_0_3(7 downto 0) => PixArrayVal_val_V_2_7_reg_3317(7 downto 0),
      ram_reg_bram_0_4(7 downto 0) => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670(7 downto 0),
      ram_reg_bram_0_5(7 downto 0) => PixArrayVal_val_V_1_7_reg_3310(7 downto 0),
      ram_reg_bram_0_6(7 downto 0) => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680(7 downto 0),
      ram_reg_bram_0_7(7 downto 0) => PixArrayVal_val_V_0_7_reg_3303(7 downto 0),
      ram_reg_bram_0_8 => LineBuf_val_V_1_U_n_4,
      ram_reg_bram_1 => \brmerge_i_reg_3176_reg[0]_rep__1_n_3\,
      ram_reg_bram_1_0 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      ram_reg_bram_1_1 => LineBuf_val_V_0_U_n_51,
      ram_reg_bram_1_2 => LineBuf_val_V_5_U_n_56,
      ram_reg_bram_1_3 => LineBuf_val_V_1_U_n_3,
      ram_reg_bram_1_4(0) => LineBuf_val_V_1_U_n_5,
      ram_reg_bram_2(7 downto 0) => PixArray_val_V_4_5_reg_3338(7 downto 0),
      ram_reg_bram_2_0(7 downto 0) => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640(7 downto 0),
      ram_reg_bram_2_1(7 downto 0) => PixArrayVal_val_V_4_7_reg_3331(7 downto 0),
      ram_reg_bram_2_2(10 downto 0) => LineBuf_val_V_5_addr_reg_3249_pp1_iter1_reg(10 downto 0),
      ram_reg_bram_2_3(10 downto 0) => x_reg_619_reg(10 downto 0),
      ram_reg_bram_2_4(0) => LineBuf_val_V_0_ce0,
      we0 => p_24_in
    );
LineBuf_val_V_3_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_18
     port map (
      Q(7 downto 0) => ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630(7 downto 0),
      WEA(0) => LineBuf_val_V_1_U_n_6,
      ap_clk => ap_clk,
      ce1 => LineBuf_val_V_0_ce1,
      q1(47 downto 0) => LineBuf_val_V_3_q1(47 downto 0),
      ram_reg_bram_0 => \cmp106_i_reg_3114_reg_n_3_[0]\,
      ram_reg_bram_0_0(7 downto 0) => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650(7 downto 0),
      ram_reg_bram_0_1(7 downto 0) => PixArrayVal_val_V_3_8_reg_3366(7 downto 0),
      ram_reg_bram_0_10 => LineBuf_val_V_1_U_n_4,
      ram_reg_bram_0_2(7 downto 0) => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660(7 downto 0),
      ram_reg_bram_0_3 => \cmp106_i_reg_3114_reg[0]_rep_n_3\,
      ram_reg_bram_0_4(7 downto 0) => PixArrayVal_val_V_2_8_reg_3359(7 downto 0),
      ram_reg_bram_0_5(7 downto 0) => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670(7 downto 0),
      ram_reg_bram_0_6(7 downto 0) => PixArrayVal_val_V_1_8_reg_3352(7 downto 0),
      ram_reg_bram_0_7(7 downto 0) => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680(7 downto 0),
      ram_reg_bram_0_8(7 downto 0) => PixArrayVal_val_V_0_8_reg_3345(7 downto 0),
      ram_reg_bram_0_9 => LineBuf_val_V_2_U_n_3,
      ram_reg_bram_1 => LineBuf_val_V_5_U_n_56,
      ram_reg_bram_1_0 => LineBuf_val_V_2_U_n_4,
      ram_reg_bram_1_1 => LineBuf_val_V_1_U_n_3,
      ram_reg_bram_1_2(0) => LineBuf_val_V_1_U_n_5,
      ram_reg_bram_2(7 downto 0) => PixArray_val_V_3_5_reg_3380(7 downto 0),
      ram_reg_bram_2_0(7 downto 0) => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640(7 downto 0),
      ram_reg_bram_2_1(7 downto 0) => PixArrayVal_val_V_4_8_reg_3373(7 downto 0),
      ram_reg_bram_2_2(10 downto 0) => LineBuf_val_V_5_addr_reg_3249_pp1_iter1_reg(10 downto 0),
      ram_reg_bram_2_3(10 downto 0) => x_reg_619_reg(10 downto 0),
      ram_reg_bram_2_4(0) => LineBuf_val_V_0_ce0,
      we0 => p_24_in
    );
LineBuf_val_V_4_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_19
     port map (
      Q(7 downto 0) => ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630(7 downto 0),
      WEA(0) => LineBuf_val_V_1_U_n_6,
      ap_clk => ap_clk,
      ce1 => LineBuf_val_V_0_ce1,
      q1(47 downto 0) => LineBuf_val_V_4_q1(47 downto 0),
      ram_reg_bram_0 => \cmp106_i_reg_3114_reg[0]_rep_n_3\,
      ram_reg_bram_0_0(7 downto 0) => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650(7 downto 0),
      ram_reg_bram_0_1(7 downto 0) => PixArrayVal_val_V_3_9_reg_3408(7 downto 0),
      ram_reg_bram_0_2(7 downto 0) => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660(7 downto 0),
      ram_reg_bram_0_3(7 downto 0) => PixArrayVal_val_V_2_9_reg_3401(7 downto 0),
      ram_reg_bram_0_4(7 downto 0) => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670(7 downto 0),
      ram_reg_bram_0_5(7 downto 0) => PixArrayVal_val_V_1_9_reg_3394(7 downto 0),
      ram_reg_bram_0_6(7 downto 0) => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680(7 downto 0),
      ram_reg_bram_0_7(7 downto 0) => PixArrayVal_val_V_0_9_reg_3387(7 downto 0),
      ram_reg_bram_0_8 => LineBuf_val_V_2_U_n_3,
      ram_reg_bram_0_9 => LineBuf_val_V_1_U_n_4,
      ram_reg_bram_1 => LineBuf_val_V_5_U_n_56,
      ram_reg_bram_1_0 => LineBuf_val_V_2_U_n_4,
      ram_reg_bram_1_1 => LineBuf_val_V_1_U_n_3,
      ram_reg_bram_1_2(0) => LineBuf_val_V_1_U_n_5,
      ram_reg_bram_2(7 downto 0) => PixArray_val_V_2_5_reg_3422(7 downto 0),
      ram_reg_bram_2_0(7 downto 0) => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640(7 downto 0),
      ram_reg_bram_2_1(7 downto 0) => PixArrayVal_val_V_4_9_reg_3415(7 downto 0),
      ram_reg_bram_2_2(10 downto 0) => LineBuf_val_V_5_addr_reg_3249_pp1_iter1_reg(10 downto 0),
      ram_reg_bram_2_3(10 downto 0) => x_reg_619_reg(10 downto 0),
      ram_reg_bram_2_4(0) => LineBuf_val_V_0_ce0,
      we0 => p_24_in
    );
LineBuf_val_V_5_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase_LineBuf_val_V_0_20
     port map (
      A(7 downto 0) => grp_fu_2661_p0(7 downto 0),
      DSP_A_B_DATA_INST => \brmerge_i_reg_3176_reg[0]_rep_n_3\,
      E(0) => \^p_40_in\,
      OutYUV_full_n => OutYUV_full_n,
      OutputWriteEn_reg_3163 => OutputWriteEn_reg_3163,
      Q(0) => ap_CS_fsm_pp1_stage0,
      SrcYUV422_empty_n => SrcYUV422_empty_n,
      WEA(0) => LineBuf_val_V_1_U_n_6,
      ap_clk => ap_clk,
      ap_enable_reg_pp1_iter0 => ap_enable_reg_pp1_iter0,
      ap_enable_reg_pp1_iter2 => ap_enable_reg_pp1_iter2,
      ap_enable_reg_pp1_iter2_reg(0) => LineBuf_val_V_0_ce0,
      brmerge_i_reg_3176 => brmerge_i_reg_3176,
      \brmerge_i_reg_3176_reg[0]\(7 downto 0) => grp_fu_2670_p0(7 downto 0),
      \brmerge_i_reg_3176_reg[0]_0\(7 downto 0) => grp_fu_2679_p0(7 downto 0),
      \brmerge_i_reg_3176_reg[0]_1\(7 downto 0) => grp_fu_2688_p0(7 downto 0),
      \brmerge_i_reg_3176_reg[0]_2\(7 downto 0) => grp_fu_2697_p0(7 downto 0),
      \brmerge_i_reg_3176_reg[0]_3\(7 downto 0) => grp_fu_2706_p0(7 downto 0),
      \brmerge_i_reg_3176_reg[0]_rep__1\ => LineBuf_val_V_5_U_n_3,
      ce1 => LineBuf_val_V_0_ce1,
      p_27_in => p_27_in,
      ram_reg_bram_0 => \cmp106_i_reg_3114_reg[0]_rep_n_3\,
      ram_reg_bram_0_0(7 downto 0) => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650(7 downto 0),
      ram_reg_bram_0_1(7 downto 0) => PixArrayVal_val_V_3_10_reg_3450(7 downto 0),
      ram_reg_bram_0_2(7 downto 0) => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660(7 downto 0),
      ram_reg_bram_0_3(7 downto 0) => PixArrayVal_val_V_2_10_reg_3443(7 downto 0),
      ram_reg_bram_0_4(7 downto 0) => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670(7 downto 0),
      ram_reg_bram_0_5(7 downto 0) => PixArrayVal_val_V_1_10_reg_3436(7 downto 0),
      ram_reg_bram_0_6(7 downto 0) => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680(7 downto 0),
      ram_reg_bram_0_7(7 downto 0) => PixArrayVal_val_V_0_10_reg_3429(7 downto 0),
      ram_reg_bram_0_8 => LineBuf_val_V_2_U_n_3,
      ram_reg_bram_0_9 => LineBuf_val_V_1_U_n_4,
      ram_reg_bram_1 => \^cmp81_i_reg_3172_reg[0]_0\,
      ram_reg_bram_1_0 => ap_enable_reg_pp1_iter1_reg_n_3,
      ram_reg_bram_1_1 => ap_enable_reg_pp1_iter11_reg_n_3,
      ram_reg_bram_1_2 => LineBuf_val_V_2_U_n_4,
      ram_reg_bram_1_3 => LineBuf_val_V_1_U_n_3,
      ram_reg_bram_1_4(0) => LineBuf_val_V_1_U_n_5,
      ram_reg_bram_2 => \brmerge_i_reg_3176_reg[0]_rep__1_n_3\,
      ram_reg_bram_2_0 => \icmp_ln299_reg_3215_reg_n_3_[0]\,
      ram_reg_bram_2_1 => LineBuf_val_V_0_U_n_51,
      ram_reg_bram_2_2(7 downto 0) => ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630(7 downto 0),
      ram_reg_bram_2_3(7 downto 0) => PixArray_val_V_1_5_reg_3464(7 downto 0),
      ram_reg_bram_2_4(7 downto 0) => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640(7 downto 0),
      ram_reg_bram_2_5(7 downto 0) => PixArrayVal_val_V_4_10_reg_3457(7 downto 0),
      ram_reg_bram_2_6 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      ram_reg_bram_2_7(10 downto 0) => x_reg_619_reg(10 downto 0),
      ram_reg_bram_2_8(10 downto 0) => LineBuf_val_V_5_addr_reg_3249_pp1_iter1_reg(10 downto 0),
      we0 => p_24_in,
      \x_reg_619_reg[10]\ => LineBuf_val_V_5_U_n_56
    );
\OutLines_reg_2985_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \OutLines_reg_2985_reg[11]_0\(0),
      Q => OutLines_reg_2985(0),
      R => '0'
    );
\OutLines_reg_2985_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \OutLines_reg_2985_reg[11]_0\(10),
      Q => OutLines_reg_2985(10),
      R => '0'
    );
\OutLines_reg_2985_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \OutLines_reg_2985_reg[11]_0\(11),
      Q => OutLines_reg_2985(11),
      R => '0'
    );
\OutLines_reg_2985_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \OutLines_reg_2985_reg[11]_0\(1),
      Q => OutLines_reg_2985(1),
      R => '0'
    );
\OutLines_reg_2985_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \OutLines_reg_2985_reg[11]_0\(2),
      Q => OutLines_reg_2985(2),
      R => '0'
    );
\OutLines_reg_2985_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \OutLines_reg_2985_reg[11]_0\(3),
      Q => OutLines_reg_2985(3),
      R => '0'
    );
\OutLines_reg_2985_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \OutLines_reg_2985_reg[11]_0\(4),
      Q => OutLines_reg_2985(4),
      R => '0'
    );
\OutLines_reg_2985_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \OutLines_reg_2985_reg[11]_0\(5),
      Q => OutLines_reg_2985(5),
      R => '0'
    );
\OutLines_reg_2985_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \OutLines_reg_2985_reg[11]_0\(6),
      Q => OutLines_reg_2985(6),
      R => '0'
    );
\OutLines_reg_2985_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \OutLines_reg_2985_reg[11]_0\(7),
      Q => OutLines_reg_2985(7),
      R => '0'
    );
\OutLines_reg_2985_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \OutLines_reg_2985_reg[11]_0\(8),
      Q => OutLines_reg_2985(8),
      R => '0'
    );
\OutLines_reg_2985_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \OutLines_reg_2985_reg[11]_0\(9),
      Q => OutLines_reg_2985(9),
      R => '0'
    );
\OutputWriteEn_reg_3163[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => icmp_ln269_reg_3078,
      I1 => \OutputWriteEn_reg_3163[0]_i_2_n_3\,
      O => OutputWriteEn_fu_1370_p2
    );
\OutputWriteEn_reg_3163[0]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => tmp_fu_1210_p4(4),
      I1 => offset_1_reg_3093(20),
      I2 => tmp_fu_1210_p4(2),
      I3 => GetNewLine_1_reg_3087,
      I4 => offset_1_reg_3093(18),
      O => \OutputWriteEn_reg_3163[0]_i_10_n_3\
    );
\OutputWriteEn_reg_3163[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => offset_1_reg_3093(24),
      I1 => GetNewLine_1_reg_3087,
      I2 => tmp_fu_1210_p4(8),
      O => tmp_2_fu_1301_p4(8)
    );
\OutputWriteEn_reg_3163[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => \OutputWriteEn_reg_3163[0]_i_3_n_3\,
      I1 => tmp_2_fu_1301_p4(10),
      I2 => icmp_ln288_1_reg_3098,
      I3 => \OutputWriteEn_reg_3163[0]_i_5_n_3\,
      I4 => \OutputWriteEn_reg_3163[0]_i_6_n_3\,
      I5 => \OutputWriteEn_reg_3163[0]_i_7_n_3\,
      O => \OutputWriteEn_reg_3163[0]_i_2_n_3\
    );
\OutputWriteEn_reg_3163[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBBFCB8"
    )
        port map (
      I0 => offset_1_reg_3093(25),
      I1 => GetNewLine_1_reg_3087,
      I2 => tmp_fu_1210_p4(9),
      I3 => offset_1_reg_3093(22),
      I4 => tmp_fu_1210_p4(6),
      I5 => \OutputWriteEn_reg_3163[0]_i_8_n_3\,
      O => \OutputWriteEn_reg_3163[0]_i_3_n_3\
    );
\OutputWriteEn_reg_3163[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => offset_1_reg_3093(26),
      I1 => GetNewLine_1_reg_3087,
      I2 => tmp_fu_1210_p4(10),
      O => tmp_2_fu_1301_p4(10)
    );
\OutputWriteEn_reg_3163[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBBFCB8"
    )
        port map (
      I0 => offset_1_reg_3093(21),
      I1 => GetNewLine_1_reg_3087,
      I2 => tmp_fu_1210_p4(5),
      I3 => offset_1_reg_3093(27),
      I4 => tmp_fu_1210_p4(11),
      I5 => \OutputWriteEn_reg_3163[0]_i_9_n_3\,
      O => \OutputWriteEn_reg_3163[0]_i_5_n_3\
    );
\OutputWriteEn_reg_3163[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBBFCB8"
    )
        port map (
      I0 => offset_1_reg_3093(23),
      I1 => GetNewLine_1_reg_3087,
      I2 => tmp_fu_1210_p4(7),
      I3 => offset_1_reg_3093(16),
      I4 => tmp_fu_1210_p4(0),
      I5 => \OutputWriteEn_reg_3163[0]_i_10_n_3\,
      O => \OutputWriteEn_reg_3163[0]_i_6_n_3\
    );
\OutputWriteEn_reg_3163[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFFFFFCFAFA"
    )
        port map (
      I0 => tmp_fu_1210_p4(1),
      I1 => offset_1_reg_3093(17),
      I2 => tmp_2_fu_1301_p4(8),
      I3 => offset_1_reg_3093(31),
      I4 => GetNewLine_1_reg_3087,
      I5 => tmp_fu_1210_p4(15),
      O => \OutputWriteEn_reg_3163[0]_i_7_n_3\
    );
\OutputWriteEn_reg_3163[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => tmp_fu_1210_p4(13),
      I1 => offset_1_reg_3093(29),
      I2 => tmp_fu_1210_p4(14),
      I3 => GetNewLine_1_reg_3087,
      I4 => offset_1_reg_3093(30),
      O => \OutputWriteEn_reg_3163[0]_i_8_n_3\
    );
\OutputWriteEn_reg_3163[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => tmp_fu_1210_p4(12),
      I1 => offset_1_reg_3093(28),
      I2 => tmp_fu_1210_p4(3),
      I3 => GetNewLine_1_reg_3087,
      I4 => offset_1_reg_3093(19),
      O => \OutputWriteEn_reg_3163[0]_i_9_n_3\
    );
\OutputWriteEn_reg_3163_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => OutputWriteEn_fu_1370_p2,
      Q => OutputWriteEn_reg_3163,
      R => '0'
    );
\PhaseV_reg_595_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => Phase_reg_3153(0),
      Q => \PhaseV_reg_595_reg_n_3_[0]\,
      R => PhaseV_reg_595
    );
\PhaseV_reg_595_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => Phase_reg_3153(1),
      Q => \PhaseV_reg_595_reg_n_3_[1]\,
      R => PhaseV_reg_595
    );
\PhaseV_reg_595_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => Phase_reg_3153(2),
      Q => \PhaseV_reg_595_reg_n_3_[2]\,
      R => PhaseV_reg_595
    );
\PhaseV_reg_595_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => Phase_reg_3153(3),
      Q => \PhaseV_reg_595_reg_n_3_[3]\,
      R => PhaseV_reg_595
    );
\PhaseV_reg_595_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => Phase_reg_3153(4),
      Q => \PhaseV_reg_595_reg_n_3_[4]\,
      R => PhaseV_reg_595
    );
\PhaseV_reg_595_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => Phase_reg_3153(5),
      Q => \PhaseV_reg_595_reg_n_3_[5]\,
      R => PhaseV_reg_595
    );
\Phase_reg_3153[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => zext_ln242_fu_1291_p1(0),
      I1 => icmp_ln269_reg_3078,
      I2 => \PhaseV_reg_595_reg_n_3_[0]\,
      O => \Phase_reg_3153[0]_i_1_n_3\
    );
\Phase_reg_3153[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => zext_ln242_fu_1291_p1(1),
      I1 => icmp_ln269_reg_3078,
      I2 => \PhaseV_reg_595_reg_n_3_[1]\,
      O => \Phase_reg_3153[1]_i_1_n_3\
    );
\Phase_reg_3153[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => zext_ln242_fu_1291_p1(2),
      I1 => icmp_ln269_reg_3078,
      I2 => \PhaseV_reg_595_reg_n_3_[2]\,
      O => \Phase_reg_3153[2]_i_1_n_3\
    );
\Phase_reg_3153[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => zext_ln242_fu_1291_p1(3),
      I1 => icmp_ln269_reg_3078,
      I2 => \PhaseV_reg_595_reg_n_3_[3]\,
      O => \Phase_reg_3153[3]_i_1_n_3\
    );
\Phase_reg_3153[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => zext_ln242_fu_1291_p1(4),
      I1 => icmp_ln269_reg_3078,
      I2 => \PhaseV_reg_595_reg_n_3_[4]\,
      O => \Phase_reg_3153[4]_i_1_n_3\
    );
\Phase_reg_3153[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => zext_ln242_fu_1291_p1(5),
      I1 => icmp_ln269_reg_3078,
      I2 => \PhaseV_reg_595_reg_n_3_[5]\,
      O => \Phase_reg_3153[5]_i_1_n_3\
    );
\Phase_reg_3153_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \Phase_reg_3153[0]_i_1_n_3\,
      Q => Phase_reg_3153(0),
      R => '0'
    );
\Phase_reg_3153_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \Phase_reg_3153[1]_i_1_n_3\,
      Q => Phase_reg_3153(1),
      R => '0'
    );
\Phase_reg_3153_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \Phase_reg_3153[2]_i_1_n_3\,
      Q => Phase_reg_3153(2),
      R => '0'
    );
\Phase_reg_3153_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \Phase_reg_3153[3]_i_1_n_3\,
      Q => Phase_reg_3153(3),
      R => '0'
    );
\Phase_reg_3153_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \Phase_reg_3153[4]_i_1_n_3\,
      Q => Phase_reg_3153(4),
      R => '0'
    );
\Phase_reg_3153_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \Phase_reg_3153[5]_i_1_n_3\,
      Q => Phase_reg_3153(5),
      R => '0'
    );
\PixArrayLoc_3_reg_3103[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => PixArrayLoc_reg_572(0),
      I1 => \icmp_ln269_reg_3078[0]_i_2_n_3\,
      I2 => p_0_in6_in,
      O => \PixArrayLoc_3_reg_3103[7]_i_2_n_3\
    );
\PixArrayLoc_3_reg_3103_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => PixArrayLoc_3_fu_1251_p3(0),
      Q => PixArrayLoc_3_reg_3103(0),
      R => '0'
    );
\PixArrayLoc_3_reg_3103_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => PixArrayLoc_3_fu_1251_p3(10),
      Q => PixArrayLoc_3_reg_3103(10),
      R => '0'
    );
\PixArrayLoc_3_reg_3103_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => PixArrayLoc_3_fu_1251_p3(11),
      Q => PixArrayLoc_3_reg_3103(11),
      R => '0'
    );
\PixArrayLoc_3_reg_3103_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => PixArrayLoc_3_fu_1251_p3(12),
      Q => PixArrayLoc_3_reg_3103(12),
      R => '0'
    );
\PixArrayLoc_3_reg_3103_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => PixArrayLoc_3_fu_1251_p3(13),
      Q => PixArrayLoc_3_reg_3103(13),
      R => '0'
    );
\PixArrayLoc_3_reg_3103_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => PixArrayLoc_3_fu_1251_p3(14),
      Q => PixArrayLoc_3_reg_3103(14),
      R => '0'
    );
\PixArrayLoc_3_reg_3103_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => PixArrayLoc_3_fu_1251_p3(15),
      Q => PixArrayLoc_3_reg_3103(15),
      R => '0'
    );
\PixArrayLoc_3_reg_3103_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \PixArrayLoc_3_reg_3103_reg[7]_i_1_n_3\,
      CI_TOP => '0',
      CO(7) => \NLW_PixArrayLoc_3_reg_3103_reg[15]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \PixArrayLoc_3_reg_3103_reg[15]_i_1_n_4\,
      CO(5) => \PixArrayLoc_3_reg_3103_reg[15]_i_1_n_5\,
      CO(4) => \PixArrayLoc_3_reg_3103_reg[15]_i_1_n_6\,
      CO(3) => \PixArrayLoc_3_reg_3103_reg[15]_i_1_n_7\,
      CO(2) => \PixArrayLoc_3_reg_3103_reg[15]_i_1_n_8\,
      CO(1) => \PixArrayLoc_3_reg_3103_reg[15]_i_1_n_9\,
      CO(0) => \PixArrayLoc_3_reg_3103_reg[15]_i_1_n_10\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => PixArrayLoc_3_fu_1251_p3(15 downto 8),
      S(7 downto 0) => PixArrayLoc_reg_572(15 downto 8)
    );
\PixArrayLoc_3_reg_3103_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => PixArrayLoc_3_fu_1251_p3(1),
      Q => PixArrayLoc_3_reg_3103(1),
      R => '0'
    );
\PixArrayLoc_3_reg_3103_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => PixArrayLoc_3_fu_1251_p3(2),
      Q => PixArrayLoc_3_reg_3103(2),
      R => '0'
    );
\PixArrayLoc_3_reg_3103_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => PixArrayLoc_3_fu_1251_p3(3),
      Q => PixArrayLoc_3_reg_3103(3),
      R => '0'
    );
\PixArrayLoc_3_reg_3103_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => PixArrayLoc_3_fu_1251_p3(4),
      Q => PixArrayLoc_3_reg_3103(4),
      R => '0'
    );
\PixArrayLoc_3_reg_3103_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => PixArrayLoc_3_fu_1251_p3(5),
      Q => PixArrayLoc_3_reg_3103(5),
      R => '0'
    );
\PixArrayLoc_3_reg_3103_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => PixArrayLoc_3_fu_1251_p3(6),
      Q => PixArrayLoc_3_reg_3103(6),
      R => '0'
    );
\PixArrayLoc_3_reg_3103_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => PixArrayLoc_3_fu_1251_p3(7),
      Q => PixArrayLoc_3_reg_3103(7),
      R => '0'
    );
\PixArrayLoc_3_reg_3103_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \PixArrayLoc_3_reg_3103_reg[7]_i_1_n_3\,
      CO(6) => \PixArrayLoc_3_reg_3103_reg[7]_i_1_n_4\,
      CO(5) => \PixArrayLoc_3_reg_3103_reg[7]_i_1_n_5\,
      CO(4) => \PixArrayLoc_3_reg_3103_reg[7]_i_1_n_6\,
      CO(3) => \PixArrayLoc_3_reg_3103_reg[7]_i_1_n_7\,
      CO(2) => \PixArrayLoc_3_reg_3103_reg[7]_i_1_n_8\,
      CO(1) => \PixArrayLoc_3_reg_3103_reg[7]_i_1_n_9\,
      CO(0) => \PixArrayLoc_3_reg_3103_reg[7]_i_1_n_10\,
      DI(7 downto 1) => B"0000000",
      DI(0) => PixArrayLoc_reg_572(0),
      O(7 downto 0) => PixArrayLoc_3_fu_1251_p3(7 downto 0),
      S(7 downto 1) => PixArrayLoc_reg_572(7 downto 1),
      S(0) => \PixArrayLoc_3_reg_3103[7]_i_2_n_3\
    );
\PixArrayLoc_3_reg_3103_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => PixArrayLoc_3_fu_1251_p3(8),
      Q => PixArrayLoc_3_reg_3103(8),
      R => '0'
    );
\PixArrayLoc_3_reg_3103_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => PixArrayLoc_3_fu_1251_p3(9),
      Q => PixArrayLoc_3_reg_3103(9),
      R => '0'
    );
\PixArrayLoc_reg_572_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => PixArrayLoc_3_reg_3103(0),
      Q => PixArrayLoc_reg_572(0),
      R => PhaseV_reg_595
    );
\PixArrayLoc_reg_572_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => PixArrayLoc_3_reg_3103(10),
      Q => PixArrayLoc_reg_572(10),
      R => PhaseV_reg_595
    );
\PixArrayLoc_reg_572_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => PixArrayLoc_3_reg_3103(11),
      Q => PixArrayLoc_reg_572(11),
      R => PhaseV_reg_595
    );
\PixArrayLoc_reg_572_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => PixArrayLoc_3_reg_3103(12),
      Q => PixArrayLoc_reg_572(12),
      R => PhaseV_reg_595
    );
\PixArrayLoc_reg_572_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => PixArrayLoc_3_reg_3103(13),
      Q => PixArrayLoc_reg_572(13),
      R => PhaseV_reg_595
    );
\PixArrayLoc_reg_572_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => PixArrayLoc_3_reg_3103(14),
      Q => PixArrayLoc_reg_572(14),
      R => PhaseV_reg_595
    );
\PixArrayLoc_reg_572_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => PixArrayLoc_3_reg_3103(15),
      Q => PixArrayLoc_reg_572(15),
      R => PhaseV_reg_595
    );
\PixArrayLoc_reg_572_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => PixArrayLoc_3_reg_3103(1),
      Q => PixArrayLoc_reg_572(1),
      R => PhaseV_reg_595
    );
\PixArrayLoc_reg_572_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => PixArrayLoc_3_reg_3103(2),
      Q => PixArrayLoc_reg_572(2),
      R => PhaseV_reg_595
    );
\PixArrayLoc_reg_572_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => PixArrayLoc_3_reg_3103(3),
      Q => PixArrayLoc_reg_572(3),
      R => PhaseV_reg_595
    );
\PixArrayLoc_reg_572_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => PixArrayLoc_3_reg_3103(4),
      Q => PixArrayLoc_reg_572(4),
      R => PhaseV_reg_595
    );
\PixArrayLoc_reg_572_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => PixArrayLoc_3_reg_3103(5),
      Q => PixArrayLoc_reg_572(5),
      R => PhaseV_reg_595
    );
\PixArrayLoc_reg_572_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => PixArrayLoc_3_reg_3103(6),
      Q => PixArrayLoc_reg_572(6),
      R => PhaseV_reg_595
    );
\PixArrayLoc_reg_572_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => PixArrayLoc_3_reg_3103(7),
      Q => PixArrayLoc_reg_572(7),
      R => PhaseV_reg_595
    );
\PixArrayLoc_reg_572_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => PixArrayLoc_3_reg_3103(8),
      Q => PixArrayLoc_reg_572(8),
      R => PhaseV_reg_595
    );
\PixArrayLoc_reg_572_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => PixArrayLoc_3_reg_3103(9),
      Q => PixArrayLoc_reg_572(9),
      R => PhaseV_reg_595
    );
\PixArrayVal_val_V_0_10_reg_3429[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_27_in,
      I1 => \icmp_ln299_reg_3215_reg_n_3_[0]\,
      O => PixArrayVal_val_V_0_10_reg_34290
    );
\PixArrayVal_val_V_0_10_reg_3429_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_4_q1(0),
      Q => PixArrayVal_val_V_0_10_reg_3429(0),
      R => '0'
    );
\PixArrayVal_val_V_0_10_reg_3429_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_4_q1(1),
      Q => PixArrayVal_val_V_0_10_reg_3429(1),
      R => '0'
    );
\PixArrayVal_val_V_0_10_reg_3429_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_4_q1(2),
      Q => PixArrayVal_val_V_0_10_reg_3429(2),
      R => '0'
    );
\PixArrayVal_val_V_0_10_reg_3429_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_4_q1(3),
      Q => PixArrayVal_val_V_0_10_reg_3429(3),
      R => '0'
    );
\PixArrayVal_val_V_0_10_reg_3429_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_4_q1(4),
      Q => PixArrayVal_val_V_0_10_reg_3429(4),
      R => '0'
    );
\PixArrayVal_val_V_0_10_reg_3429_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_4_q1(5),
      Q => PixArrayVal_val_V_0_10_reg_3429(5),
      R => '0'
    );
\PixArrayVal_val_V_0_10_reg_3429_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_4_q1(6),
      Q => PixArrayVal_val_V_0_10_reg_3429(6),
      R => '0'
    );
\PixArrayVal_val_V_0_10_reg_3429_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_4_q1(7),
      Q => PixArrayVal_val_V_0_10_reg_3429(7),
      R => '0'
    );
\PixArrayVal_val_V_0_6_reg_3255_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_0_q1(0),
      Q => PixArrayVal_val_V_0_6_reg_3255(0),
      R => '0'
    );
\PixArrayVal_val_V_0_6_reg_3255_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_0_q1(1),
      Q => PixArrayVal_val_V_0_6_reg_3255(1),
      R => '0'
    );
\PixArrayVal_val_V_0_6_reg_3255_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_0_q1(2),
      Q => PixArrayVal_val_V_0_6_reg_3255(2),
      R => '0'
    );
\PixArrayVal_val_V_0_6_reg_3255_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_0_q1(3),
      Q => PixArrayVal_val_V_0_6_reg_3255(3),
      R => '0'
    );
\PixArrayVal_val_V_0_6_reg_3255_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_0_q1(4),
      Q => PixArrayVal_val_V_0_6_reg_3255(4),
      R => '0'
    );
\PixArrayVal_val_V_0_6_reg_3255_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_0_q1(5),
      Q => PixArrayVal_val_V_0_6_reg_3255(5),
      R => '0'
    );
\PixArrayVal_val_V_0_6_reg_3255_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_0_q1(6),
      Q => PixArrayVal_val_V_0_6_reg_3255(6),
      R => '0'
    );
\PixArrayVal_val_V_0_6_reg_3255_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_0_q1(7),
      Q => PixArrayVal_val_V_0_6_reg_3255(7),
      R => '0'
    );
\PixArrayVal_val_V_0_7_reg_3303_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_1_q1(0),
      Q => PixArrayVal_val_V_0_7_reg_3303(0),
      R => '0'
    );
\PixArrayVal_val_V_0_7_reg_3303_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_1_q1(1),
      Q => PixArrayVal_val_V_0_7_reg_3303(1),
      R => '0'
    );
\PixArrayVal_val_V_0_7_reg_3303_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_1_q1(2),
      Q => PixArrayVal_val_V_0_7_reg_3303(2),
      R => '0'
    );
\PixArrayVal_val_V_0_7_reg_3303_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_1_q1(3),
      Q => PixArrayVal_val_V_0_7_reg_3303(3),
      R => '0'
    );
\PixArrayVal_val_V_0_7_reg_3303_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_1_q1(4),
      Q => PixArrayVal_val_V_0_7_reg_3303(4),
      R => '0'
    );
\PixArrayVal_val_V_0_7_reg_3303_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_1_q1(5),
      Q => PixArrayVal_val_V_0_7_reg_3303(5),
      R => '0'
    );
\PixArrayVal_val_V_0_7_reg_3303_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_1_q1(6),
      Q => PixArrayVal_val_V_0_7_reg_3303(6),
      R => '0'
    );
\PixArrayVal_val_V_0_7_reg_3303_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_1_q1(7),
      Q => PixArrayVal_val_V_0_7_reg_3303(7),
      R => '0'
    );
\PixArrayVal_val_V_0_8_reg_3345_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_2_q1(0),
      Q => PixArrayVal_val_V_0_8_reg_3345(0),
      R => '0'
    );
\PixArrayVal_val_V_0_8_reg_3345_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_2_q1(1),
      Q => PixArrayVal_val_V_0_8_reg_3345(1),
      R => '0'
    );
\PixArrayVal_val_V_0_8_reg_3345_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_2_q1(2),
      Q => PixArrayVal_val_V_0_8_reg_3345(2),
      R => '0'
    );
\PixArrayVal_val_V_0_8_reg_3345_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_2_q1(3),
      Q => PixArrayVal_val_V_0_8_reg_3345(3),
      R => '0'
    );
\PixArrayVal_val_V_0_8_reg_3345_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_2_q1(4),
      Q => PixArrayVal_val_V_0_8_reg_3345(4),
      R => '0'
    );
\PixArrayVal_val_V_0_8_reg_3345_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_2_q1(5),
      Q => PixArrayVal_val_V_0_8_reg_3345(5),
      R => '0'
    );
\PixArrayVal_val_V_0_8_reg_3345_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_2_q1(6),
      Q => PixArrayVal_val_V_0_8_reg_3345(6),
      R => '0'
    );
\PixArrayVal_val_V_0_8_reg_3345_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_2_q1(7),
      Q => PixArrayVal_val_V_0_8_reg_3345(7),
      R => '0'
    );
\PixArrayVal_val_V_0_9_reg_3387_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_3_q1(0),
      Q => PixArrayVal_val_V_0_9_reg_3387(0),
      R => '0'
    );
\PixArrayVal_val_V_0_9_reg_3387_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_3_q1(1),
      Q => PixArrayVal_val_V_0_9_reg_3387(1),
      R => '0'
    );
\PixArrayVal_val_V_0_9_reg_3387_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_3_q1(2),
      Q => PixArrayVal_val_V_0_9_reg_3387(2),
      R => '0'
    );
\PixArrayVal_val_V_0_9_reg_3387_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_3_q1(3),
      Q => PixArrayVal_val_V_0_9_reg_3387(3),
      R => '0'
    );
\PixArrayVal_val_V_0_9_reg_3387_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_3_q1(4),
      Q => PixArrayVal_val_V_0_9_reg_3387(4),
      R => '0'
    );
\PixArrayVal_val_V_0_9_reg_3387_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_3_q1(5),
      Q => PixArrayVal_val_V_0_9_reg_3387(5),
      R => '0'
    );
\PixArrayVal_val_V_0_9_reg_3387_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_3_q1(6),
      Q => PixArrayVal_val_V_0_9_reg_3387(6),
      R => '0'
    );
\PixArrayVal_val_V_0_9_reg_3387_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_3_q1(7),
      Q => PixArrayVal_val_V_0_9_reg_3387(7),
      R => '0'
    );
\PixArrayVal_val_V_1_10_reg_3436_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_4_q1(8),
      Q => PixArrayVal_val_V_1_10_reg_3436(0),
      R => '0'
    );
\PixArrayVal_val_V_1_10_reg_3436_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_4_q1(9),
      Q => PixArrayVal_val_V_1_10_reg_3436(1),
      R => '0'
    );
\PixArrayVal_val_V_1_10_reg_3436_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_4_q1(10),
      Q => PixArrayVal_val_V_1_10_reg_3436(2),
      R => '0'
    );
\PixArrayVal_val_V_1_10_reg_3436_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_4_q1(11),
      Q => PixArrayVal_val_V_1_10_reg_3436(3),
      R => '0'
    );
\PixArrayVal_val_V_1_10_reg_3436_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_4_q1(12),
      Q => PixArrayVal_val_V_1_10_reg_3436(4),
      R => '0'
    );
\PixArrayVal_val_V_1_10_reg_3436_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_4_q1(13),
      Q => PixArrayVal_val_V_1_10_reg_3436(5),
      R => '0'
    );
\PixArrayVal_val_V_1_10_reg_3436_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_4_q1(14),
      Q => PixArrayVal_val_V_1_10_reg_3436(6),
      R => '0'
    );
\PixArrayVal_val_V_1_10_reg_3436_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_4_q1(15),
      Q => PixArrayVal_val_V_1_10_reg_3436(7),
      R => '0'
    );
\PixArrayVal_val_V_1_6_reg_3263_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_0_q1(8),
      Q => PixArrayVal_val_V_1_6_reg_3263(0),
      R => '0'
    );
\PixArrayVal_val_V_1_6_reg_3263_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_0_q1(9),
      Q => PixArrayVal_val_V_1_6_reg_3263(1),
      R => '0'
    );
\PixArrayVal_val_V_1_6_reg_3263_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_0_q1(10),
      Q => PixArrayVal_val_V_1_6_reg_3263(2),
      R => '0'
    );
\PixArrayVal_val_V_1_6_reg_3263_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_0_q1(11),
      Q => PixArrayVal_val_V_1_6_reg_3263(3),
      R => '0'
    );
\PixArrayVal_val_V_1_6_reg_3263_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_0_q1(12),
      Q => PixArrayVal_val_V_1_6_reg_3263(4),
      R => '0'
    );
\PixArrayVal_val_V_1_6_reg_3263_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_0_q1(13),
      Q => PixArrayVal_val_V_1_6_reg_3263(5),
      R => '0'
    );
\PixArrayVal_val_V_1_6_reg_3263_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_0_q1(14),
      Q => PixArrayVal_val_V_1_6_reg_3263(6),
      R => '0'
    );
\PixArrayVal_val_V_1_6_reg_3263_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_0_q1(15),
      Q => PixArrayVal_val_V_1_6_reg_3263(7),
      R => '0'
    );
\PixArrayVal_val_V_1_7_reg_3310_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_1_q1(8),
      Q => PixArrayVal_val_V_1_7_reg_3310(0),
      R => '0'
    );
\PixArrayVal_val_V_1_7_reg_3310_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_1_q1(9),
      Q => PixArrayVal_val_V_1_7_reg_3310(1),
      R => '0'
    );
\PixArrayVal_val_V_1_7_reg_3310_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_1_q1(10),
      Q => PixArrayVal_val_V_1_7_reg_3310(2),
      R => '0'
    );
\PixArrayVal_val_V_1_7_reg_3310_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_1_q1(11),
      Q => PixArrayVal_val_V_1_7_reg_3310(3),
      R => '0'
    );
\PixArrayVal_val_V_1_7_reg_3310_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_1_q1(12),
      Q => PixArrayVal_val_V_1_7_reg_3310(4),
      R => '0'
    );
\PixArrayVal_val_V_1_7_reg_3310_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_1_q1(13),
      Q => PixArrayVal_val_V_1_7_reg_3310(5),
      R => '0'
    );
\PixArrayVal_val_V_1_7_reg_3310_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_1_q1(14),
      Q => PixArrayVal_val_V_1_7_reg_3310(6),
      R => '0'
    );
\PixArrayVal_val_V_1_7_reg_3310_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_1_q1(15),
      Q => PixArrayVal_val_V_1_7_reg_3310(7),
      R => '0'
    );
\PixArrayVal_val_V_1_8_reg_3352_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_2_q1(8),
      Q => PixArrayVal_val_V_1_8_reg_3352(0),
      R => '0'
    );
\PixArrayVal_val_V_1_8_reg_3352_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_2_q1(9),
      Q => PixArrayVal_val_V_1_8_reg_3352(1),
      R => '0'
    );
\PixArrayVal_val_V_1_8_reg_3352_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_2_q1(10),
      Q => PixArrayVal_val_V_1_8_reg_3352(2),
      R => '0'
    );
\PixArrayVal_val_V_1_8_reg_3352_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_2_q1(11),
      Q => PixArrayVal_val_V_1_8_reg_3352(3),
      R => '0'
    );
\PixArrayVal_val_V_1_8_reg_3352_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_2_q1(12),
      Q => PixArrayVal_val_V_1_8_reg_3352(4),
      R => '0'
    );
\PixArrayVal_val_V_1_8_reg_3352_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_2_q1(13),
      Q => PixArrayVal_val_V_1_8_reg_3352(5),
      R => '0'
    );
\PixArrayVal_val_V_1_8_reg_3352_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_2_q1(14),
      Q => PixArrayVal_val_V_1_8_reg_3352(6),
      R => '0'
    );
\PixArrayVal_val_V_1_8_reg_3352_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_2_q1(15),
      Q => PixArrayVal_val_V_1_8_reg_3352(7),
      R => '0'
    );
\PixArrayVal_val_V_1_9_reg_3394_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_3_q1(8),
      Q => PixArrayVal_val_V_1_9_reg_3394(0),
      R => '0'
    );
\PixArrayVal_val_V_1_9_reg_3394_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_3_q1(9),
      Q => PixArrayVal_val_V_1_9_reg_3394(1),
      R => '0'
    );
\PixArrayVal_val_V_1_9_reg_3394_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_3_q1(10),
      Q => PixArrayVal_val_V_1_9_reg_3394(2),
      R => '0'
    );
\PixArrayVal_val_V_1_9_reg_3394_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_3_q1(11),
      Q => PixArrayVal_val_V_1_9_reg_3394(3),
      R => '0'
    );
\PixArrayVal_val_V_1_9_reg_3394_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_3_q1(12),
      Q => PixArrayVal_val_V_1_9_reg_3394(4),
      R => '0'
    );
\PixArrayVal_val_V_1_9_reg_3394_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_3_q1(13),
      Q => PixArrayVal_val_V_1_9_reg_3394(5),
      R => '0'
    );
\PixArrayVal_val_V_1_9_reg_3394_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_3_q1(14),
      Q => PixArrayVal_val_V_1_9_reg_3394(6),
      R => '0'
    );
\PixArrayVal_val_V_1_9_reg_3394_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_3_q1(15),
      Q => PixArrayVal_val_V_1_9_reg_3394(7),
      R => '0'
    );
\PixArrayVal_val_V_2_10_reg_3443_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_4_q1(16),
      Q => PixArrayVal_val_V_2_10_reg_3443(0),
      R => '0'
    );
\PixArrayVal_val_V_2_10_reg_3443_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_4_q1(17),
      Q => PixArrayVal_val_V_2_10_reg_3443(1),
      R => '0'
    );
\PixArrayVal_val_V_2_10_reg_3443_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_4_q1(18),
      Q => PixArrayVal_val_V_2_10_reg_3443(2),
      R => '0'
    );
\PixArrayVal_val_V_2_10_reg_3443_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_4_q1(19),
      Q => PixArrayVal_val_V_2_10_reg_3443(3),
      R => '0'
    );
\PixArrayVal_val_V_2_10_reg_3443_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_4_q1(20),
      Q => PixArrayVal_val_V_2_10_reg_3443(4),
      R => '0'
    );
\PixArrayVal_val_V_2_10_reg_3443_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_4_q1(21),
      Q => PixArrayVal_val_V_2_10_reg_3443(5),
      R => '0'
    );
\PixArrayVal_val_V_2_10_reg_3443_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_4_q1(22),
      Q => PixArrayVal_val_V_2_10_reg_3443(6),
      R => '0'
    );
\PixArrayVal_val_V_2_10_reg_3443_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_4_q1(23),
      Q => PixArrayVal_val_V_2_10_reg_3443(7),
      R => '0'
    );
\PixArrayVal_val_V_2_6_reg_3271_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_0_q1(16),
      Q => PixArrayVal_val_V_2_6_reg_3271(0),
      R => '0'
    );
\PixArrayVal_val_V_2_6_reg_3271_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_0_q1(17),
      Q => PixArrayVal_val_V_2_6_reg_3271(1),
      R => '0'
    );
\PixArrayVal_val_V_2_6_reg_3271_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_0_q1(18),
      Q => PixArrayVal_val_V_2_6_reg_3271(2),
      R => '0'
    );
\PixArrayVal_val_V_2_6_reg_3271_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_0_q1(19),
      Q => PixArrayVal_val_V_2_6_reg_3271(3),
      R => '0'
    );
\PixArrayVal_val_V_2_6_reg_3271_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_0_q1(20),
      Q => PixArrayVal_val_V_2_6_reg_3271(4),
      R => '0'
    );
\PixArrayVal_val_V_2_6_reg_3271_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_0_q1(21),
      Q => PixArrayVal_val_V_2_6_reg_3271(5),
      R => '0'
    );
\PixArrayVal_val_V_2_6_reg_3271_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_0_q1(22),
      Q => PixArrayVal_val_V_2_6_reg_3271(6),
      R => '0'
    );
\PixArrayVal_val_V_2_6_reg_3271_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_0_q1(23),
      Q => PixArrayVal_val_V_2_6_reg_3271(7),
      R => '0'
    );
\PixArrayVal_val_V_2_7_reg_3317_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_1_q1(16),
      Q => PixArrayVal_val_V_2_7_reg_3317(0),
      R => '0'
    );
\PixArrayVal_val_V_2_7_reg_3317_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_1_q1(17),
      Q => PixArrayVal_val_V_2_7_reg_3317(1),
      R => '0'
    );
\PixArrayVal_val_V_2_7_reg_3317_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_1_q1(18),
      Q => PixArrayVal_val_V_2_7_reg_3317(2),
      R => '0'
    );
\PixArrayVal_val_V_2_7_reg_3317_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_1_q1(19),
      Q => PixArrayVal_val_V_2_7_reg_3317(3),
      R => '0'
    );
\PixArrayVal_val_V_2_7_reg_3317_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_1_q1(20),
      Q => PixArrayVal_val_V_2_7_reg_3317(4),
      R => '0'
    );
\PixArrayVal_val_V_2_7_reg_3317_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_1_q1(21),
      Q => PixArrayVal_val_V_2_7_reg_3317(5),
      R => '0'
    );
\PixArrayVal_val_V_2_7_reg_3317_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_1_q1(22),
      Q => PixArrayVal_val_V_2_7_reg_3317(6),
      R => '0'
    );
\PixArrayVal_val_V_2_7_reg_3317_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_1_q1(23),
      Q => PixArrayVal_val_V_2_7_reg_3317(7),
      R => '0'
    );
\PixArrayVal_val_V_2_8_reg_3359_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_2_q1(16),
      Q => PixArrayVal_val_V_2_8_reg_3359(0),
      R => '0'
    );
\PixArrayVal_val_V_2_8_reg_3359_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_2_q1(17),
      Q => PixArrayVal_val_V_2_8_reg_3359(1),
      R => '0'
    );
\PixArrayVal_val_V_2_8_reg_3359_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_2_q1(18),
      Q => PixArrayVal_val_V_2_8_reg_3359(2),
      R => '0'
    );
\PixArrayVal_val_V_2_8_reg_3359_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_2_q1(19),
      Q => PixArrayVal_val_V_2_8_reg_3359(3),
      R => '0'
    );
\PixArrayVal_val_V_2_8_reg_3359_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_2_q1(20),
      Q => PixArrayVal_val_V_2_8_reg_3359(4),
      R => '0'
    );
\PixArrayVal_val_V_2_8_reg_3359_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_2_q1(21),
      Q => PixArrayVal_val_V_2_8_reg_3359(5),
      R => '0'
    );
\PixArrayVal_val_V_2_8_reg_3359_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_2_q1(22),
      Q => PixArrayVal_val_V_2_8_reg_3359(6),
      R => '0'
    );
\PixArrayVal_val_V_2_8_reg_3359_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_2_q1(23),
      Q => PixArrayVal_val_V_2_8_reg_3359(7),
      R => '0'
    );
\PixArrayVal_val_V_2_9_reg_3401_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_3_q1(16),
      Q => PixArrayVal_val_V_2_9_reg_3401(0),
      R => '0'
    );
\PixArrayVal_val_V_2_9_reg_3401_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_3_q1(17),
      Q => PixArrayVal_val_V_2_9_reg_3401(1),
      R => '0'
    );
\PixArrayVal_val_V_2_9_reg_3401_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_3_q1(18),
      Q => PixArrayVal_val_V_2_9_reg_3401(2),
      R => '0'
    );
\PixArrayVal_val_V_2_9_reg_3401_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_3_q1(19),
      Q => PixArrayVal_val_V_2_9_reg_3401(3),
      R => '0'
    );
\PixArrayVal_val_V_2_9_reg_3401_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_3_q1(20),
      Q => PixArrayVal_val_V_2_9_reg_3401(4),
      R => '0'
    );
\PixArrayVal_val_V_2_9_reg_3401_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_3_q1(21),
      Q => PixArrayVal_val_V_2_9_reg_3401(5),
      R => '0'
    );
\PixArrayVal_val_V_2_9_reg_3401_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_3_q1(22),
      Q => PixArrayVal_val_V_2_9_reg_3401(6),
      R => '0'
    );
\PixArrayVal_val_V_2_9_reg_3401_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_3_q1(23),
      Q => PixArrayVal_val_V_2_9_reg_3401(7),
      R => '0'
    );
\PixArrayVal_val_V_3_10_reg_3450_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_4_q1(24),
      Q => PixArrayVal_val_V_3_10_reg_3450(0),
      R => '0'
    );
\PixArrayVal_val_V_3_10_reg_3450_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_4_q1(25),
      Q => PixArrayVal_val_V_3_10_reg_3450(1),
      R => '0'
    );
\PixArrayVal_val_V_3_10_reg_3450_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_4_q1(26),
      Q => PixArrayVal_val_V_3_10_reg_3450(2),
      R => '0'
    );
\PixArrayVal_val_V_3_10_reg_3450_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_4_q1(27),
      Q => PixArrayVal_val_V_3_10_reg_3450(3),
      R => '0'
    );
\PixArrayVal_val_V_3_10_reg_3450_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_4_q1(28),
      Q => PixArrayVal_val_V_3_10_reg_3450(4),
      R => '0'
    );
\PixArrayVal_val_V_3_10_reg_3450_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_4_q1(29),
      Q => PixArrayVal_val_V_3_10_reg_3450(5),
      R => '0'
    );
\PixArrayVal_val_V_3_10_reg_3450_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_4_q1(30),
      Q => PixArrayVal_val_V_3_10_reg_3450(6),
      R => '0'
    );
\PixArrayVal_val_V_3_10_reg_3450_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_4_q1(31),
      Q => PixArrayVal_val_V_3_10_reg_3450(7),
      R => '0'
    );
\PixArrayVal_val_V_3_6_reg_3279_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_0_q1(24),
      Q => PixArrayVal_val_V_3_6_reg_3279(0),
      R => '0'
    );
\PixArrayVal_val_V_3_6_reg_3279_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_0_q1(25),
      Q => PixArrayVal_val_V_3_6_reg_3279(1),
      R => '0'
    );
\PixArrayVal_val_V_3_6_reg_3279_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_0_q1(26),
      Q => PixArrayVal_val_V_3_6_reg_3279(2),
      R => '0'
    );
\PixArrayVal_val_V_3_6_reg_3279_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_0_q1(27),
      Q => PixArrayVal_val_V_3_6_reg_3279(3),
      R => '0'
    );
\PixArrayVal_val_V_3_6_reg_3279_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_0_q1(28),
      Q => PixArrayVal_val_V_3_6_reg_3279(4),
      R => '0'
    );
\PixArrayVal_val_V_3_6_reg_3279_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_0_q1(29),
      Q => PixArrayVal_val_V_3_6_reg_3279(5),
      R => '0'
    );
\PixArrayVal_val_V_3_6_reg_3279_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_0_q1(30),
      Q => PixArrayVal_val_V_3_6_reg_3279(6),
      R => '0'
    );
\PixArrayVal_val_V_3_6_reg_3279_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_0_q1(31),
      Q => PixArrayVal_val_V_3_6_reg_3279(7),
      R => '0'
    );
\PixArrayVal_val_V_3_7_reg_3324_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_1_q1(24),
      Q => PixArrayVal_val_V_3_7_reg_3324(0),
      R => '0'
    );
\PixArrayVal_val_V_3_7_reg_3324_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_1_q1(25),
      Q => PixArrayVal_val_V_3_7_reg_3324(1),
      R => '0'
    );
\PixArrayVal_val_V_3_7_reg_3324_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_1_q1(26),
      Q => PixArrayVal_val_V_3_7_reg_3324(2),
      R => '0'
    );
\PixArrayVal_val_V_3_7_reg_3324_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_1_q1(27),
      Q => PixArrayVal_val_V_3_7_reg_3324(3),
      R => '0'
    );
\PixArrayVal_val_V_3_7_reg_3324_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_1_q1(28),
      Q => PixArrayVal_val_V_3_7_reg_3324(4),
      R => '0'
    );
\PixArrayVal_val_V_3_7_reg_3324_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_1_q1(29),
      Q => PixArrayVal_val_V_3_7_reg_3324(5),
      R => '0'
    );
\PixArrayVal_val_V_3_7_reg_3324_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_1_q1(30),
      Q => PixArrayVal_val_V_3_7_reg_3324(6),
      R => '0'
    );
\PixArrayVal_val_V_3_7_reg_3324_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_1_q1(31),
      Q => PixArrayVal_val_V_3_7_reg_3324(7),
      R => '0'
    );
\PixArrayVal_val_V_3_8_reg_3366_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_2_q1(24),
      Q => PixArrayVal_val_V_3_8_reg_3366(0),
      R => '0'
    );
\PixArrayVal_val_V_3_8_reg_3366_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_2_q1(25),
      Q => PixArrayVal_val_V_3_8_reg_3366(1),
      R => '0'
    );
\PixArrayVal_val_V_3_8_reg_3366_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_2_q1(26),
      Q => PixArrayVal_val_V_3_8_reg_3366(2),
      R => '0'
    );
\PixArrayVal_val_V_3_8_reg_3366_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_2_q1(27),
      Q => PixArrayVal_val_V_3_8_reg_3366(3),
      R => '0'
    );
\PixArrayVal_val_V_3_8_reg_3366_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_2_q1(28),
      Q => PixArrayVal_val_V_3_8_reg_3366(4),
      R => '0'
    );
\PixArrayVal_val_V_3_8_reg_3366_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_2_q1(29),
      Q => PixArrayVal_val_V_3_8_reg_3366(5),
      R => '0'
    );
\PixArrayVal_val_V_3_8_reg_3366_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_2_q1(30),
      Q => PixArrayVal_val_V_3_8_reg_3366(6),
      R => '0'
    );
\PixArrayVal_val_V_3_8_reg_3366_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_2_q1(31),
      Q => PixArrayVal_val_V_3_8_reg_3366(7),
      R => '0'
    );
\PixArrayVal_val_V_3_9_reg_3408_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_3_q1(24),
      Q => PixArrayVal_val_V_3_9_reg_3408(0),
      R => '0'
    );
\PixArrayVal_val_V_3_9_reg_3408_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_3_q1(25),
      Q => PixArrayVal_val_V_3_9_reg_3408(1),
      R => '0'
    );
\PixArrayVal_val_V_3_9_reg_3408_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_3_q1(26),
      Q => PixArrayVal_val_V_3_9_reg_3408(2),
      R => '0'
    );
\PixArrayVal_val_V_3_9_reg_3408_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_3_q1(27),
      Q => PixArrayVal_val_V_3_9_reg_3408(3),
      R => '0'
    );
\PixArrayVal_val_V_3_9_reg_3408_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_3_q1(28),
      Q => PixArrayVal_val_V_3_9_reg_3408(4),
      R => '0'
    );
\PixArrayVal_val_V_3_9_reg_3408_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_3_q1(29),
      Q => PixArrayVal_val_V_3_9_reg_3408(5),
      R => '0'
    );
\PixArrayVal_val_V_3_9_reg_3408_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_3_q1(30),
      Q => PixArrayVal_val_V_3_9_reg_3408(6),
      R => '0'
    );
\PixArrayVal_val_V_3_9_reg_3408_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_3_q1(31),
      Q => PixArrayVal_val_V_3_9_reg_3408(7),
      R => '0'
    );
\PixArrayVal_val_V_4_10_reg_3457_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_4_q1(32),
      Q => PixArrayVal_val_V_4_10_reg_3457(0),
      R => '0'
    );
\PixArrayVal_val_V_4_10_reg_3457_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_4_q1(33),
      Q => PixArrayVal_val_V_4_10_reg_3457(1),
      R => '0'
    );
\PixArrayVal_val_V_4_10_reg_3457_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_4_q1(34),
      Q => PixArrayVal_val_V_4_10_reg_3457(2),
      R => '0'
    );
\PixArrayVal_val_V_4_10_reg_3457_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_4_q1(35),
      Q => PixArrayVal_val_V_4_10_reg_3457(3),
      R => '0'
    );
\PixArrayVal_val_V_4_10_reg_3457_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_4_q1(36),
      Q => PixArrayVal_val_V_4_10_reg_3457(4),
      R => '0'
    );
\PixArrayVal_val_V_4_10_reg_3457_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_4_q1(37),
      Q => PixArrayVal_val_V_4_10_reg_3457(5),
      R => '0'
    );
\PixArrayVal_val_V_4_10_reg_3457_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_4_q1(38),
      Q => PixArrayVal_val_V_4_10_reg_3457(6),
      R => '0'
    );
\PixArrayVal_val_V_4_10_reg_3457_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_4_q1(39),
      Q => PixArrayVal_val_V_4_10_reg_3457(7),
      R => '0'
    );
\PixArrayVal_val_V_4_6_reg_3287_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_0_q1(32),
      Q => PixArrayVal_val_V_4_6_reg_3287(0),
      R => '0'
    );
\PixArrayVal_val_V_4_6_reg_3287_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_0_q1(33),
      Q => PixArrayVal_val_V_4_6_reg_3287(1),
      R => '0'
    );
\PixArrayVal_val_V_4_6_reg_3287_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_0_q1(34),
      Q => PixArrayVal_val_V_4_6_reg_3287(2),
      R => '0'
    );
\PixArrayVal_val_V_4_6_reg_3287_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_0_q1(35),
      Q => PixArrayVal_val_V_4_6_reg_3287(3),
      R => '0'
    );
\PixArrayVal_val_V_4_6_reg_3287_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_0_q1(36),
      Q => PixArrayVal_val_V_4_6_reg_3287(4),
      R => '0'
    );
\PixArrayVal_val_V_4_6_reg_3287_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_0_q1(37),
      Q => PixArrayVal_val_V_4_6_reg_3287(5),
      R => '0'
    );
\PixArrayVal_val_V_4_6_reg_3287_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_0_q1(38),
      Q => PixArrayVal_val_V_4_6_reg_3287(6),
      R => '0'
    );
\PixArrayVal_val_V_4_6_reg_3287_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_0_q1(39),
      Q => PixArrayVal_val_V_4_6_reg_3287(7),
      R => '0'
    );
\PixArrayVal_val_V_4_7_reg_3331_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_1_q1(32),
      Q => PixArrayVal_val_V_4_7_reg_3331(0),
      R => '0'
    );
\PixArrayVal_val_V_4_7_reg_3331_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_1_q1(33),
      Q => PixArrayVal_val_V_4_7_reg_3331(1),
      R => '0'
    );
\PixArrayVal_val_V_4_7_reg_3331_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_1_q1(34),
      Q => PixArrayVal_val_V_4_7_reg_3331(2),
      R => '0'
    );
\PixArrayVal_val_V_4_7_reg_3331_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_1_q1(35),
      Q => PixArrayVal_val_V_4_7_reg_3331(3),
      R => '0'
    );
\PixArrayVal_val_V_4_7_reg_3331_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_1_q1(36),
      Q => PixArrayVal_val_V_4_7_reg_3331(4),
      R => '0'
    );
\PixArrayVal_val_V_4_7_reg_3331_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_1_q1(37),
      Q => PixArrayVal_val_V_4_7_reg_3331(5),
      R => '0'
    );
\PixArrayVal_val_V_4_7_reg_3331_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_1_q1(38),
      Q => PixArrayVal_val_V_4_7_reg_3331(6),
      R => '0'
    );
\PixArrayVal_val_V_4_7_reg_3331_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_1_q1(39),
      Q => PixArrayVal_val_V_4_7_reg_3331(7),
      R => '0'
    );
\PixArrayVal_val_V_4_8_reg_3373_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_2_q1(32),
      Q => PixArrayVal_val_V_4_8_reg_3373(0),
      R => '0'
    );
\PixArrayVal_val_V_4_8_reg_3373_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_2_q1(33),
      Q => PixArrayVal_val_V_4_8_reg_3373(1),
      R => '0'
    );
\PixArrayVal_val_V_4_8_reg_3373_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_2_q1(34),
      Q => PixArrayVal_val_V_4_8_reg_3373(2),
      R => '0'
    );
\PixArrayVal_val_V_4_8_reg_3373_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_2_q1(35),
      Q => PixArrayVal_val_V_4_8_reg_3373(3),
      R => '0'
    );
\PixArrayVal_val_V_4_8_reg_3373_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_2_q1(36),
      Q => PixArrayVal_val_V_4_8_reg_3373(4),
      R => '0'
    );
\PixArrayVal_val_V_4_8_reg_3373_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_2_q1(37),
      Q => PixArrayVal_val_V_4_8_reg_3373(5),
      R => '0'
    );
\PixArrayVal_val_V_4_8_reg_3373_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_2_q1(38),
      Q => PixArrayVal_val_V_4_8_reg_3373(6),
      R => '0'
    );
\PixArrayVal_val_V_4_8_reg_3373_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_2_q1(39),
      Q => PixArrayVal_val_V_4_8_reg_3373(7),
      R => '0'
    );
\PixArrayVal_val_V_4_9_reg_3415_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_3_q1(32),
      Q => PixArrayVal_val_V_4_9_reg_3415(0),
      R => '0'
    );
\PixArrayVal_val_V_4_9_reg_3415_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_3_q1(33),
      Q => PixArrayVal_val_V_4_9_reg_3415(1),
      R => '0'
    );
\PixArrayVal_val_V_4_9_reg_3415_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_3_q1(34),
      Q => PixArrayVal_val_V_4_9_reg_3415(2),
      R => '0'
    );
\PixArrayVal_val_V_4_9_reg_3415_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_3_q1(35),
      Q => PixArrayVal_val_V_4_9_reg_3415(3),
      R => '0'
    );
\PixArrayVal_val_V_4_9_reg_3415_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_3_q1(36),
      Q => PixArrayVal_val_V_4_9_reg_3415(4),
      R => '0'
    );
\PixArrayVal_val_V_4_9_reg_3415_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_3_q1(37),
      Q => PixArrayVal_val_V_4_9_reg_3415(5),
      R => '0'
    );
\PixArrayVal_val_V_4_9_reg_3415_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_3_q1(38),
      Q => PixArrayVal_val_V_4_9_reg_3415(6),
      R => '0'
    );
\PixArrayVal_val_V_4_9_reg_3415_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_3_q1(39),
      Q => PixArrayVal_val_V_4_9_reg_3415(7),
      R => '0'
    );
\PixArray_val_V_1_5_reg_3464_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_4_q1(40),
      Q => PixArray_val_V_1_5_reg_3464(0),
      R => '0'
    );
\PixArray_val_V_1_5_reg_3464_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_4_q1(41),
      Q => PixArray_val_V_1_5_reg_3464(1),
      R => '0'
    );
\PixArray_val_V_1_5_reg_3464_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_4_q1(42),
      Q => PixArray_val_V_1_5_reg_3464(2),
      R => '0'
    );
\PixArray_val_V_1_5_reg_3464_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_4_q1(43),
      Q => PixArray_val_V_1_5_reg_3464(3),
      R => '0'
    );
\PixArray_val_V_1_5_reg_3464_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_4_q1(44),
      Q => PixArray_val_V_1_5_reg_3464(4),
      R => '0'
    );
\PixArray_val_V_1_5_reg_3464_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_4_q1(45),
      Q => PixArray_val_V_1_5_reg_3464(5),
      R => '0'
    );
\PixArray_val_V_1_5_reg_3464_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_4_q1(46),
      Q => PixArray_val_V_1_5_reg_3464(6),
      R => '0'
    );
\PixArray_val_V_1_5_reg_3464_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_4_q1(47),
      Q => PixArray_val_V_1_5_reg_3464(7),
      R => '0'
    );
\PixArray_val_V_2_5_reg_3422_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_3_q1(40),
      Q => PixArray_val_V_2_5_reg_3422(0),
      R => '0'
    );
\PixArray_val_V_2_5_reg_3422_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_3_q1(41),
      Q => PixArray_val_V_2_5_reg_3422(1),
      R => '0'
    );
\PixArray_val_V_2_5_reg_3422_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_3_q1(42),
      Q => PixArray_val_V_2_5_reg_3422(2),
      R => '0'
    );
\PixArray_val_V_2_5_reg_3422_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_3_q1(43),
      Q => PixArray_val_V_2_5_reg_3422(3),
      R => '0'
    );
\PixArray_val_V_2_5_reg_3422_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_3_q1(44),
      Q => PixArray_val_V_2_5_reg_3422(4),
      R => '0'
    );
\PixArray_val_V_2_5_reg_3422_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_3_q1(45),
      Q => PixArray_val_V_2_5_reg_3422(5),
      R => '0'
    );
\PixArray_val_V_2_5_reg_3422_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_3_q1(46),
      Q => PixArray_val_V_2_5_reg_3422(6),
      R => '0'
    );
\PixArray_val_V_2_5_reg_3422_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_3_q1(47),
      Q => PixArray_val_V_2_5_reg_3422(7),
      R => '0'
    );
\PixArray_val_V_3_0_0_i_reg_920_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920(0),
      Q => PixArray_val_V_3_0_0_i_reg_920(0),
      R => '0'
    );
\PixArray_val_V_3_0_0_i_reg_920_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920(1),
      Q => PixArray_val_V_3_0_0_i_reg_920(1),
      R => '0'
    );
\PixArray_val_V_3_0_0_i_reg_920_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920(2),
      Q => PixArray_val_V_3_0_0_i_reg_920(2),
      R => '0'
    );
\PixArray_val_V_3_0_0_i_reg_920_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920(3),
      Q => PixArray_val_V_3_0_0_i_reg_920(3),
      R => '0'
    );
\PixArray_val_V_3_0_0_i_reg_920_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920(4),
      Q => PixArray_val_V_3_0_0_i_reg_920(4),
      R => '0'
    );
\PixArray_val_V_3_0_0_i_reg_920_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920(5),
      Q => PixArray_val_V_3_0_0_i_reg_920(5),
      R => '0'
    );
\PixArray_val_V_3_0_0_i_reg_920_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920(6),
      Q => PixArray_val_V_3_0_0_i_reg_920(6),
      R => '0'
    );
\PixArray_val_V_3_0_0_i_reg_920_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920(7),
      Q => PixArray_val_V_3_0_0_i_reg_920(7),
      R => '0'
    );
\PixArray_val_V_3_1_0_i_reg_910_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910(0),
      Q => PixArray_val_V_3_1_0_i_reg_910(0),
      R => '0'
    );
\PixArray_val_V_3_1_0_i_reg_910_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910(1),
      Q => PixArray_val_V_3_1_0_i_reg_910(1),
      R => '0'
    );
\PixArray_val_V_3_1_0_i_reg_910_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910(2),
      Q => PixArray_val_V_3_1_0_i_reg_910(2),
      R => '0'
    );
\PixArray_val_V_3_1_0_i_reg_910_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910(3),
      Q => PixArray_val_V_3_1_0_i_reg_910(3),
      R => '0'
    );
\PixArray_val_V_3_1_0_i_reg_910_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910(4),
      Q => PixArray_val_V_3_1_0_i_reg_910(4),
      R => '0'
    );
\PixArray_val_V_3_1_0_i_reg_910_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910(5),
      Q => PixArray_val_V_3_1_0_i_reg_910(5),
      R => '0'
    );
\PixArray_val_V_3_1_0_i_reg_910_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910(6),
      Q => PixArray_val_V_3_1_0_i_reg_910(6),
      R => '0'
    );
\PixArray_val_V_3_1_0_i_reg_910_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910(7),
      Q => PixArray_val_V_3_1_0_i_reg_910(7),
      R => '0'
    );
\PixArray_val_V_3_2_0_i_reg_900_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900(0),
      Q => PixArray_val_V_3_2_0_i_reg_900(0),
      R => '0'
    );
\PixArray_val_V_3_2_0_i_reg_900_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900(1),
      Q => PixArray_val_V_3_2_0_i_reg_900(1),
      R => '0'
    );
\PixArray_val_V_3_2_0_i_reg_900_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900(2),
      Q => PixArray_val_V_3_2_0_i_reg_900(2),
      R => '0'
    );
\PixArray_val_V_3_2_0_i_reg_900_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900(3),
      Q => PixArray_val_V_3_2_0_i_reg_900(3),
      R => '0'
    );
\PixArray_val_V_3_2_0_i_reg_900_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900(4),
      Q => PixArray_val_V_3_2_0_i_reg_900(4),
      R => '0'
    );
\PixArray_val_V_3_2_0_i_reg_900_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900(5),
      Q => PixArray_val_V_3_2_0_i_reg_900(5),
      R => '0'
    );
\PixArray_val_V_3_2_0_i_reg_900_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900(6),
      Q => PixArray_val_V_3_2_0_i_reg_900(6),
      R => '0'
    );
\PixArray_val_V_3_2_0_i_reg_900_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900(7),
      Q => PixArray_val_V_3_2_0_i_reg_900(7),
      R => '0'
    );
\PixArray_val_V_3_3_0_i_reg_890_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890(0),
      Q => PixArray_val_V_3_3_0_i_reg_890(0),
      R => '0'
    );
\PixArray_val_V_3_3_0_i_reg_890_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890(1),
      Q => PixArray_val_V_3_3_0_i_reg_890(1),
      R => '0'
    );
\PixArray_val_V_3_3_0_i_reg_890_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890(2),
      Q => PixArray_val_V_3_3_0_i_reg_890(2),
      R => '0'
    );
\PixArray_val_V_3_3_0_i_reg_890_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890(3),
      Q => PixArray_val_V_3_3_0_i_reg_890(3),
      R => '0'
    );
\PixArray_val_V_3_3_0_i_reg_890_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890(4),
      Q => PixArray_val_V_3_3_0_i_reg_890(4),
      R => '0'
    );
\PixArray_val_V_3_3_0_i_reg_890_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890(5),
      Q => PixArray_val_V_3_3_0_i_reg_890(5),
      R => '0'
    );
\PixArray_val_V_3_3_0_i_reg_890_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890(6),
      Q => PixArray_val_V_3_3_0_i_reg_890(6),
      R => '0'
    );
\PixArray_val_V_3_3_0_i_reg_890_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890(7),
      Q => PixArray_val_V_3_3_0_i_reg_890(7),
      R => '0'
    );
\PixArray_val_V_3_4_0_i_reg_880_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880(0),
      Q => PixArray_val_V_3_4_0_i_reg_880(0),
      R => '0'
    );
\PixArray_val_V_3_4_0_i_reg_880_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880(1),
      Q => PixArray_val_V_3_4_0_i_reg_880(1),
      R => '0'
    );
\PixArray_val_V_3_4_0_i_reg_880_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880(2),
      Q => PixArray_val_V_3_4_0_i_reg_880(2),
      R => '0'
    );
\PixArray_val_V_3_4_0_i_reg_880_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880(3),
      Q => PixArray_val_V_3_4_0_i_reg_880(3),
      R => '0'
    );
\PixArray_val_V_3_4_0_i_reg_880_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880(4),
      Q => PixArray_val_V_3_4_0_i_reg_880(4),
      R => '0'
    );
\PixArray_val_V_3_4_0_i_reg_880_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880(5),
      Q => PixArray_val_V_3_4_0_i_reg_880(5),
      R => '0'
    );
\PixArray_val_V_3_4_0_i_reg_880_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880(6),
      Q => PixArray_val_V_3_4_0_i_reg_880(6),
      R => '0'
    );
\PixArray_val_V_3_4_0_i_reg_880_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880(7),
      Q => PixArray_val_V_3_4_0_i_reg_880(7),
      R => '0'
    );
\PixArray_val_V_3_5_0_i_reg_870_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870(0),
      Q => PixArray_val_V_3_5_0_i_reg_870(0),
      R => '0'
    );
\PixArray_val_V_3_5_0_i_reg_870_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870(1),
      Q => PixArray_val_V_3_5_0_i_reg_870(1),
      R => '0'
    );
\PixArray_val_V_3_5_0_i_reg_870_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870(2),
      Q => PixArray_val_V_3_5_0_i_reg_870(2),
      R => '0'
    );
\PixArray_val_V_3_5_0_i_reg_870_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870(3),
      Q => PixArray_val_V_3_5_0_i_reg_870(3),
      R => '0'
    );
\PixArray_val_V_3_5_0_i_reg_870_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870(4),
      Q => PixArray_val_V_3_5_0_i_reg_870(4),
      R => '0'
    );
\PixArray_val_V_3_5_0_i_reg_870_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870(5),
      Q => PixArray_val_V_3_5_0_i_reg_870(5),
      R => '0'
    );
\PixArray_val_V_3_5_0_i_reg_870_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870(6),
      Q => PixArray_val_V_3_5_0_i_reg_870(6),
      R => '0'
    );
\PixArray_val_V_3_5_0_i_reg_870_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870(7),
      Q => PixArray_val_V_3_5_0_i_reg_870(7),
      R => '0'
    );
\PixArray_val_V_3_5_reg_3380_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_2_q1(40),
      Q => PixArray_val_V_3_5_reg_3380(0),
      R => '0'
    );
\PixArray_val_V_3_5_reg_3380_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_2_q1(41),
      Q => PixArray_val_V_3_5_reg_3380(1),
      R => '0'
    );
\PixArray_val_V_3_5_reg_3380_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_2_q1(42),
      Q => PixArray_val_V_3_5_reg_3380(2),
      R => '0'
    );
\PixArray_val_V_3_5_reg_3380_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_2_q1(43),
      Q => PixArray_val_V_3_5_reg_3380(3),
      R => '0'
    );
\PixArray_val_V_3_5_reg_3380_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_2_q1(44),
      Q => PixArray_val_V_3_5_reg_3380(4),
      R => '0'
    );
\PixArray_val_V_3_5_reg_3380_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_2_q1(45),
      Q => PixArray_val_V_3_5_reg_3380(5),
      R => '0'
    );
\PixArray_val_V_3_5_reg_3380_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_2_q1(46),
      Q => PixArray_val_V_3_5_reg_3380(6),
      R => '0'
    );
\PixArray_val_V_3_5_reg_3380_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_2_q1(47),
      Q => PixArray_val_V_3_5_reg_3380(7),
      R => '0'
    );
\PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_4_0_0_i_reg_860(0),
      Q => PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg(0),
      R => '0'
    );
\PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_4_0_0_i_reg_860(1),
      Q => PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg(1),
      R => '0'
    );
\PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_4_0_0_i_reg_860(2),
      Q => PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg(2),
      R => '0'
    );
\PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_4_0_0_i_reg_860(3),
      Q => PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg(3),
      R => '0'
    );
\PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_4_0_0_i_reg_860(4),
      Q => PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg(4),
      R => '0'
    );
\PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_4_0_0_i_reg_860(5),
      Q => PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg(5),
      R => '0'
    );
\PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_4_0_0_i_reg_860(6),
      Q => PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg(6),
      R => '0'
    );
\PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_4_0_0_i_reg_860(7),
      Q => PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg(7),
      R => '0'
    );
\PixArray_val_V_4_0_0_i_reg_860_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860(0),
      Q => PixArray_val_V_4_0_0_i_reg_860(0),
      R => '0'
    );
\PixArray_val_V_4_0_0_i_reg_860_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860(1),
      Q => PixArray_val_V_4_0_0_i_reg_860(1),
      R => '0'
    );
\PixArray_val_V_4_0_0_i_reg_860_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860(2),
      Q => PixArray_val_V_4_0_0_i_reg_860(2),
      R => '0'
    );
\PixArray_val_V_4_0_0_i_reg_860_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860(3),
      Q => PixArray_val_V_4_0_0_i_reg_860(3),
      R => '0'
    );
\PixArray_val_V_4_0_0_i_reg_860_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860(4),
      Q => PixArray_val_V_4_0_0_i_reg_860(4),
      R => '0'
    );
\PixArray_val_V_4_0_0_i_reg_860_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860(5),
      Q => PixArray_val_V_4_0_0_i_reg_860(5),
      R => '0'
    );
\PixArray_val_V_4_0_0_i_reg_860_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860(6),
      Q => PixArray_val_V_4_0_0_i_reg_860(6),
      R => '0'
    );
\PixArray_val_V_4_0_0_i_reg_860_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860(7),
      Q => PixArray_val_V_4_0_0_i_reg_860(7),
      R => '0'
    );
\PixArray_val_V_4_1_0_i_reg_850_pp1_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_4_1_0_i_reg_850(0),
      Q => PixArray_val_V_4_1_0_i_reg_850_pp1_iter4_reg(0),
      R => '0'
    );
\PixArray_val_V_4_1_0_i_reg_850_pp1_iter4_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_4_1_0_i_reg_850(1),
      Q => PixArray_val_V_4_1_0_i_reg_850_pp1_iter4_reg(1),
      R => '0'
    );
\PixArray_val_V_4_1_0_i_reg_850_pp1_iter4_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_4_1_0_i_reg_850(2),
      Q => PixArray_val_V_4_1_0_i_reg_850_pp1_iter4_reg(2),
      R => '0'
    );
\PixArray_val_V_4_1_0_i_reg_850_pp1_iter4_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_4_1_0_i_reg_850(3),
      Q => PixArray_val_V_4_1_0_i_reg_850_pp1_iter4_reg(3),
      R => '0'
    );
\PixArray_val_V_4_1_0_i_reg_850_pp1_iter4_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_4_1_0_i_reg_850(4),
      Q => PixArray_val_V_4_1_0_i_reg_850_pp1_iter4_reg(4),
      R => '0'
    );
\PixArray_val_V_4_1_0_i_reg_850_pp1_iter4_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_4_1_0_i_reg_850(5),
      Q => PixArray_val_V_4_1_0_i_reg_850_pp1_iter4_reg(5),
      R => '0'
    );
\PixArray_val_V_4_1_0_i_reg_850_pp1_iter4_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_4_1_0_i_reg_850(6),
      Q => PixArray_val_V_4_1_0_i_reg_850_pp1_iter4_reg(6),
      R => '0'
    );
\PixArray_val_V_4_1_0_i_reg_850_pp1_iter4_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_4_1_0_i_reg_850(7),
      Q => PixArray_val_V_4_1_0_i_reg_850_pp1_iter4_reg(7),
      R => '0'
    );
\PixArray_val_V_4_1_0_i_reg_850_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850(0),
      Q => PixArray_val_V_4_1_0_i_reg_850(0),
      R => '0'
    );
\PixArray_val_V_4_1_0_i_reg_850_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850(1),
      Q => PixArray_val_V_4_1_0_i_reg_850(1),
      R => '0'
    );
\PixArray_val_V_4_1_0_i_reg_850_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850(2),
      Q => PixArray_val_V_4_1_0_i_reg_850(2),
      R => '0'
    );
\PixArray_val_V_4_1_0_i_reg_850_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850(3),
      Q => PixArray_val_V_4_1_0_i_reg_850(3),
      R => '0'
    );
\PixArray_val_V_4_1_0_i_reg_850_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850(4),
      Q => PixArray_val_V_4_1_0_i_reg_850(4),
      R => '0'
    );
\PixArray_val_V_4_1_0_i_reg_850_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850(5),
      Q => PixArray_val_V_4_1_0_i_reg_850(5),
      R => '0'
    );
\PixArray_val_V_4_1_0_i_reg_850_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850(6),
      Q => PixArray_val_V_4_1_0_i_reg_850(6),
      R => '0'
    );
\PixArray_val_V_4_1_0_i_reg_850_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850(7),
      Q => PixArray_val_V_4_1_0_i_reg_850(7),
      R => '0'
    );
\PixArray_val_V_4_2_0_i_reg_840_pp1_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_4_2_0_i_reg_840(0),
      Q => PixArray_val_V_4_2_0_i_reg_840_pp1_iter4_reg(0),
      R => '0'
    );
\PixArray_val_V_4_2_0_i_reg_840_pp1_iter4_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_4_2_0_i_reg_840(1),
      Q => PixArray_val_V_4_2_0_i_reg_840_pp1_iter4_reg(1),
      R => '0'
    );
\PixArray_val_V_4_2_0_i_reg_840_pp1_iter4_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_4_2_0_i_reg_840(2),
      Q => PixArray_val_V_4_2_0_i_reg_840_pp1_iter4_reg(2),
      R => '0'
    );
\PixArray_val_V_4_2_0_i_reg_840_pp1_iter4_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_4_2_0_i_reg_840(3),
      Q => PixArray_val_V_4_2_0_i_reg_840_pp1_iter4_reg(3),
      R => '0'
    );
\PixArray_val_V_4_2_0_i_reg_840_pp1_iter4_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_4_2_0_i_reg_840(4),
      Q => PixArray_val_V_4_2_0_i_reg_840_pp1_iter4_reg(4),
      R => '0'
    );
\PixArray_val_V_4_2_0_i_reg_840_pp1_iter4_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_4_2_0_i_reg_840(5),
      Q => PixArray_val_V_4_2_0_i_reg_840_pp1_iter4_reg(5),
      R => '0'
    );
\PixArray_val_V_4_2_0_i_reg_840_pp1_iter4_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_4_2_0_i_reg_840(6),
      Q => PixArray_val_V_4_2_0_i_reg_840_pp1_iter4_reg(6),
      R => '0'
    );
\PixArray_val_V_4_2_0_i_reg_840_pp1_iter4_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_4_2_0_i_reg_840(7),
      Q => PixArray_val_V_4_2_0_i_reg_840_pp1_iter4_reg(7),
      R => '0'
    );
\PixArray_val_V_4_2_0_i_reg_840_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840(0),
      Q => PixArray_val_V_4_2_0_i_reg_840(0),
      R => '0'
    );
\PixArray_val_V_4_2_0_i_reg_840_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840(1),
      Q => PixArray_val_V_4_2_0_i_reg_840(1),
      R => '0'
    );
\PixArray_val_V_4_2_0_i_reg_840_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840(2),
      Q => PixArray_val_V_4_2_0_i_reg_840(2),
      R => '0'
    );
\PixArray_val_V_4_2_0_i_reg_840_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840(3),
      Q => PixArray_val_V_4_2_0_i_reg_840(3),
      R => '0'
    );
\PixArray_val_V_4_2_0_i_reg_840_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840(4),
      Q => PixArray_val_V_4_2_0_i_reg_840(4),
      R => '0'
    );
\PixArray_val_V_4_2_0_i_reg_840_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840(5),
      Q => PixArray_val_V_4_2_0_i_reg_840(5),
      R => '0'
    );
\PixArray_val_V_4_2_0_i_reg_840_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840(6),
      Q => PixArray_val_V_4_2_0_i_reg_840(6),
      R => '0'
    );
\PixArray_val_V_4_2_0_i_reg_840_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840(7),
      Q => PixArray_val_V_4_2_0_i_reg_840(7),
      R => '0'
    );
\PixArray_val_V_4_3_0_i_reg_830_pp1_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_4_3_0_i_reg_830(0),
      Q => PixArray_val_V_4_3_0_i_reg_830_pp1_iter4_reg(0),
      R => '0'
    );
\PixArray_val_V_4_3_0_i_reg_830_pp1_iter4_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_4_3_0_i_reg_830(1),
      Q => PixArray_val_V_4_3_0_i_reg_830_pp1_iter4_reg(1),
      R => '0'
    );
\PixArray_val_V_4_3_0_i_reg_830_pp1_iter4_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_4_3_0_i_reg_830(2),
      Q => PixArray_val_V_4_3_0_i_reg_830_pp1_iter4_reg(2),
      R => '0'
    );
\PixArray_val_V_4_3_0_i_reg_830_pp1_iter4_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_4_3_0_i_reg_830(3),
      Q => PixArray_val_V_4_3_0_i_reg_830_pp1_iter4_reg(3),
      R => '0'
    );
\PixArray_val_V_4_3_0_i_reg_830_pp1_iter4_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_4_3_0_i_reg_830(4),
      Q => PixArray_val_V_4_3_0_i_reg_830_pp1_iter4_reg(4),
      R => '0'
    );
\PixArray_val_V_4_3_0_i_reg_830_pp1_iter4_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_4_3_0_i_reg_830(5),
      Q => PixArray_val_V_4_3_0_i_reg_830_pp1_iter4_reg(5),
      R => '0'
    );
\PixArray_val_V_4_3_0_i_reg_830_pp1_iter4_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_4_3_0_i_reg_830(6),
      Q => PixArray_val_V_4_3_0_i_reg_830_pp1_iter4_reg(6),
      R => '0'
    );
\PixArray_val_V_4_3_0_i_reg_830_pp1_iter4_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_4_3_0_i_reg_830(7),
      Q => PixArray_val_V_4_3_0_i_reg_830_pp1_iter4_reg(7),
      R => '0'
    );
\PixArray_val_V_4_3_0_i_reg_830_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830(0),
      Q => PixArray_val_V_4_3_0_i_reg_830(0),
      R => '0'
    );
\PixArray_val_V_4_3_0_i_reg_830_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830(1),
      Q => PixArray_val_V_4_3_0_i_reg_830(1),
      R => '0'
    );
\PixArray_val_V_4_3_0_i_reg_830_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830(2),
      Q => PixArray_val_V_4_3_0_i_reg_830(2),
      R => '0'
    );
\PixArray_val_V_4_3_0_i_reg_830_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830(3),
      Q => PixArray_val_V_4_3_0_i_reg_830(3),
      R => '0'
    );
\PixArray_val_V_4_3_0_i_reg_830_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830(4),
      Q => PixArray_val_V_4_3_0_i_reg_830(4),
      R => '0'
    );
\PixArray_val_V_4_3_0_i_reg_830_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830(5),
      Q => PixArray_val_V_4_3_0_i_reg_830(5),
      R => '0'
    );
\PixArray_val_V_4_3_0_i_reg_830_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830(6),
      Q => PixArray_val_V_4_3_0_i_reg_830(6),
      R => '0'
    );
\PixArray_val_V_4_3_0_i_reg_830_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830(7),
      Q => PixArray_val_V_4_3_0_i_reg_830(7),
      R => '0'
    );
\PixArray_val_V_4_4_0_i_reg_820_pp1_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_4_4_0_i_reg_820(0),
      Q => PixArray_val_V_4_4_0_i_reg_820_pp1_iter4_reg(0),
      R => '0'
    );
\PixArray_val_V_4_4_0_i_reg_820_pp1_iter4_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_4_4_0_i_reg_820(1),
      Q => PixArray_val_V_4_4_0_i_reg_820_pp1_iter4_reg(1),
      R => '0'
    );
\PixArray_val_V_4_4_0_i_reg_820_pp1_iter4_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_4_4_0_i_reg_820(2),
      Q => PixArray_val_V_4_4_0_i_reg_820_pp1_iter4_reg(2),
      R => '0'
    );
\PixArray_val_V_4_4_0_i_reg_820_pp1_iter4_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_4_4_0_i_reg_820(3),
      Q => PixArray_val_V_4_4_0_i_reg_820_pp1_iter4_reg(3),
      R => '0'
    );
\PixArray_val_V_4_4_0_i_reg_820_pp1_iter4_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_4_4_0_i_reg_820(4),
      Q => PixArray_val_V_4_4_0_i_reg_820_pp1_iter4_reg(4),
      R => '0'
    );
\PixArray_val_V_4_4_0_i_reg_820_pp1_iter4_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_4_4_0_i_reg_820(5),
      Q => PixArray_val_V_4_4_0_i_reg_820_pp1_iter4_reg(5),
      R => '0'
    );
\PixArray_val_V_4_4_0_i_reg_820_pp1_iter4_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_4_4_0_i_reg_820(6),
      Q => PixArray_val_V_4_4_0_i_reg_820_pp1_iter4_reg(6),
      R => '0'
    );
\PixArray_val_V_4_4_0_i_reg_820_pp1_iter4_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_4_4_0_i_reg_820(7),
      Q => PixArray_val_V_4_4_0_i_reg_820_pp1_iter4_reg(7),
      R => '0'
    );
\PixArray_val_V_4_4_0_i_reg_820_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820(0),
      Q => PixArray_val_V_4_4_0_i_reg_820(0),
      R => '0'
    );
\PixArray_val_V_4_4_0_i_reg_820_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820(1),
      Q => PixArray_val_V_4_4_0_i_reg_820(1),
      R => '0'
    );
\PixArray_val_V_4_4_0_i_reg_820_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820(2),
      Q => PixArray_val_V_4_4_0_i_reg_820(2),
      R => '0'
    );
\PixArray_val_V_4_4_0_i_reg_820_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820(3),
      Q => PixArray_val_V_4_4_0_i_reg_820(3),
      R => '0'
    );
\PixArray_val_V_4_4_0_i_reg_820_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820(4),
      Q => PixArray_val_V_4_4_0_i_reg_820(4),
      R => '0'
    );
\PixArray_val_V_4_4_0_i_reg_820_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820(5),
      Q => PixArray_val_V_4_4_0_i_reg_820(5),
      R => '0'
    );
\PixArray_val_V_4_4_0_i_reg_820_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820(6),
      Q => PixArray_val_V_4_4_0_i_reg_820(6),
      R => '0'
    );
\PixArray_val_V_4_4_0_i_reg_820_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820(7),
      Q => PixArray_val_V_4_4_0_i_reg_820(7),
      R => '0'
    );
\PixArray_val_V_4_5_0_i_reg_810_pp1_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_4_5_0_i_reg_810(0),
      Q => PixArray_val_V_4_5_0_i_reg_810_pp1_iter4_reg(0),
      R => '0'
    );
\PixArray_val_V_4_5_0_i_reg_810_pp1_iter4_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_4_5_0_i_reg_810(1),
      Q => PixArray_val_V_4_5_0_i_reg_810_pp1_iter4_reg(1),
      R => '0'
    );
\PixArray_val_V_4_5_0_i_reg_810_pp1_iter4_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_4_5_0_i_reg_810(2),
      Q => PixArray_val_V_4_5_0_i_reg_810_pp1_iter4_reg(2),
      R => '0'
    );
\PixArray_val_V_4_5_0_i_reg_810_pp1_iter4_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_4_5_0_i_reg_810(3),
      Q => PixArray_val_V_4_5_0_i_reg_810_pp1_iter4_reg(3),
      R => '0'
    );
\PixArray_val_V_4_5_0_i_reg_810_pp1_iter4_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_4_5_0_i_reg_810(4),
      Q => PixArray_val_V_4_5_0_i_reg_810_pp1_iter4_reg(4),
      R => '0'
    );
\PixArray_val_V_4_5_0_i_reg_810_pp1_iter4_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_4_5_0_i_reg_810(5),
      Q => PixArray_val_V_4_5_0_i_reg_810_pp1_iter4_reg(5),
      R => '0'
    );
\PixArray_val_V_4_5_0_i_reg_810_pp1_iter4_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_4_5_0_i_reg_810(6),
      Q => PixArray_val_V_4_5_0_i_reg_810_pp1_iter4_reg(6),
      R => '0'
    );
\PixArray_val_V_4_5_0_i_reg_810_pp1_iter4_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_4_5_0_i_reg_810(7),
      Q => PixArray_val_V_4_5_0_i_reg_810_pp1_iter4_reg(7),
      R => '0'
    );
\PixArray_val_V_4_5_0_i_reg_810_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810(0),
      Q => PixArray_val_V_4_5_0_i_reg_810(0),
      R => '0'
    );
\PixArray_val_V_4_5_0_i_reg_810_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810(1),
      Q => PixArray_val_V_4_5_0_i_reg_810(1),
      R => '0'
    );
\PixArray_val_V_4_5_0_i_reg_810_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810(2),
      Q => PixArray_val_V_4_5_0_i_reg_810(2),
      R => '0'
    );
\PixArray_val_V_4_5_0_i_reg_810_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810(3),
      Q => PixArray_val_V_4_5_0_i_reg_810(3),
      R => '0'
    );
\PixArray_val_V_4_5_0_i_reg_810_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810(4),
      Q => PixArray_val_V_4_5_0_i_reg_810(4),
      R => '0'
    );
\PixArray_val_V_4_5_0_i_reg_810_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810(5),
      Q => PixArray_val_V_4_5_0_i_reg_810(5),
      R => '0'
    );
\PixArray_val_V_4_5_0_i_reg_810_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810(6),
      Q => PixArray_val_V_4_5_0_i_reg_810(6),
      R => '0'
    );
\PixArray_val_V_4_5_0_i_reg_810_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810(7),
      Q => PixArray_val_V_4_5_0_i_reg_810(7),
      R => '0'
    );
\PixArray_val_V_4_5_reg_3338_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_1_q1(40),
      Q => PixArray_val_V_4_5_reg_3338(0),
      R => '0'
    );
\PixArray_val_V_4_5_reg_3338_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_1_q1(41),
      Q => PixArray_val_V_4_5_reg_3338(1),
      R => '0'
    );
\PixArray_val_V_4_5_reg_3338_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_1_q1(42),
      Q => PixArray_val_V_4_5_reg_3338(2),
      R => '0'
    );
\PixArray_val_V_4_5_reg_3338_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_1_q1(43),
      Q => PixArray_val_V_4_5_reg_3338(3),
      R => '0'
    );
\PixArray_val_V_4_5_reg_3338_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_1_q1(44),
      Q => PixArray_val_V_4_5_reg_3338(4),
      R => '0'
    );
\PixArray_val_V_4_5_reg_3338_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_1_q1(45),
      Q => PixArray_val_V_4_5_reg_3338(5),
      R => '0'
    );
\PixArray_val_V_4_5_reg_3338_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_1_q1(46),
      Q => PixArray_val_V_4_5_reg_3338(6),
      R => '0'
    );
\PixArray_val_V_4_5_reg_3338_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_1_q1(47),
      Q => PixArray_val_V_4_5_reg_3338(7),
      R => '0'
    );
\PixArray_val_V_5_0_1_i_reg_799_pp1_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_0_1_i_reg_799(0),
      Q => PixArray_val_V_5_0_1_i_reg_799_pp1_iter4_reg(0),
      R => '0'
    );
\PixArray_val_V_5_0_1_i_reg_799_pp1_iter4_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_0_1_i_reg_799(1),
      Q => PixArray_val_V_5_0_1_i_reg_799_pp1_iter4_reg(1),
      R => '0'
    );
\PixArray_val_V_5_0_1_i_reg_799_pp1_iter4_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_0_1_i_reg_799(2),
      Q => PixArray_val_V_5_0_1_i_reg_799_pp1_iter4_reg(2),
      R => '0'
    );
\PixArray_val_V_5_0_1_i_reg_799_pp1_iter4_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_0_1_i_reg_799(3),
      Q => PixArray_val_V_5_0_1_i_reg_799_pp1_iter4_reg(3),
      R => '0'
    );
\PixArray_val_V_5_0_1_i_reg_799_pp1_iter4_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_0_1_i_reg_799(4),
      Q => PixArray_val_V_5_0_1_i_reg_799_pp1_iter4_reg(4),
      R => '0'
    );
\PixArray_val_V_5_0_1_i_reg_799_pp1_iter4_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_0_1_i_reg_799(5),
      Q => PixArray_val_V_5_0_1_i_reg_799_pp1_iter4_reg(5),
      R => '0'
    );
\PixArray_val_V_5_0_1_i_reg_799_pp1_iter4_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_0_1_i_reg_799(6),
      Q => PixArray_val_V_5_0_1_i_reg_799_pp1_iter4_reg(6),
      R => '0'
    );
\PixArray_val_V_5_0_1_i_reg_799_pp1_iter4_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_0_1_i_reg_799(7),
      Q => PixArray_val_V_5_0_1_i_reg_799_pp1_iter4_reg(7),
      R => '0'
    );
\PixArray_val_V_5_0_1_i_reg_799_pp1_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_0_1_i_reg_799_pp1_iter4_reg(0),
      Q => PixArray_val_V_5_0_1_i_reg_799_pp1_iter5_reg(0),
      R => '0'
    );
\PixArray_val_V_5_0_1_i_reg_799_pp1_iter5_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_0_1_i_reg_799_pp1_iter4_reg(1),
      Q => PixArray_val_V_5_0_1_i_reg_799_pp1_iter5_reg(1),
      R => '0'
    );
\PixArray_val_V_5_0_1_i_reg_799_pp1_iter5_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_0_1_i_reg_799_pp1_iter4_reg(2),
      Q => PixArray_val_V_5_0_1_i_reg_799_pp1_iter5_reg(2),
      R => '0'
    );
\PixArray_val_V_5_0_1_i_reg_799_pp1_iter5_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_0_1_i_reg_799_pp1_iter4_reg(3),
      Q => PixArray_val_V_5_0_1_i_reg_799_pp1_iter5_reg(3),
      R => '0'
    );
\PixArray_val_V_5_0_1_i_reg_799_pp1_iter5_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_0_1_i_reg_799_pp1_iter4_reg(4),
      Q => PixArray_val_V_5_0_1_i_reg_799_pp1_iter5_reg(4),
      R => '0'
    );
\PixArray_val_V_5_0_1_i_reg_799_pp1_iter5_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_0_1_i_reg_799_pp1_iter4_reg(5),
      Q => PixArray_val_V_5_0_1_i_reg_799_pp1_iter5_reg(5),
      R => '0'
    );
\PixArray_val_V_5_0_1_i_reg_799_pp1_iter5_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_0_1_i_reg_799_pp1_iter4_reg(6),
      Q => PixArray_val_V_5_0_1_i_reg_799_pp1_iter5_reg(6),
      R => '0'
    );
\PixArray_val_V_5_0_1_i_reg_799_pp1_iter5_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_0_1_i_reg_799_pp1_iter4_reg(7),
      Q => PixArray_val_V_5_0_1_i_reg_799_pp1_iter5_reg(7),
      R => '0'
    );
\PixArray_val_V_5_0_1_i_reg_799_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799(0),
      Q => PixArray_val_V_5_0_1_i_reg_799(0),
      R => '0'
    );
\PixArray_val_V_5_0_1_i_reg_799_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799(1),
      Q => PixArray_val_V_5_0_1_i_reg_799(1),
      R => '0'
    );
\PixArray_val_V_5_0_1_i_reg_799_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799(2),
      Q => PixArray_val_V_5_0_1_i_reg_799(2),
      R => '0'
    );
\PixArray_val_V_5_0_1_i_reg_799_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799(3),
      Q => PixArray_val_V_5_0_1_i_reg_799(3),
      R => '0'
    );
\PixArray_val_V_5_0_1_i_reg_799_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799(4),
      Q => PixArray_val_V_5_0_1_i_reg_799(4),
      R => '0'
    );
\PixArray_val_V_5_0_1_i_reg_799_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799(5),
      Q => PixArray_val_V_5_0_1_i_reg_799(5),
      R => '0'
    );
\PixArray_val_V_5_0_1_i_reg_799_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799(6),
      Q => PixArray_val_V_5_0_1_i_reg_799(6),
      R => '0'
    );
\PixArray_val_V_5_0_1_i_reg_799_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799(7),
      Q => PixArray_val_V_5_0_1_i_reg_799(7),
      R => '0'
    );
\PixArray_val_V_5_1_1_i_reg_788_pp1_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_1_1_i_reg_788(0),
      Q => PixArray_val_V_5_1_1_i_reg_788_pp1_iter4_reg(0),
      R => '0'
    );
\PixArray_val_V_5_1_1_i_reg_788_pp1_iter4_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_1_1_i_reg_788(1),
      Q => PixArray_val_V_5_1_1_i_reg_788_pp1_iter4_reg(1),
      R => '0'
    );
\PixArray_val_V_5_1_1_i_reg_788_pp1_iter4_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_1_1_i_reg_788(2),
      Q => PixArray_val_V_5_1_1_i_reg_788_pp1_iter4_reg(2),
      R => '0'
    );
\PixArray_val_V_5_1_1_i_reg_788_pp1_iter4_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_1_1_i_reg_788(3),
      Q => PixArray_val_V_5_1_1_i_reg_788_pp1_iter4_reg(3),
      R => '0'
    );
\PixArray_val_V_5_1_1_i_reg_788_pp1_iter4_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_1_1_i_reg_788(4),
      Q => PixArray_val_V_5_1_1_i_reg_788_pp1_iter4_reg(4),
      R => '0'
    );
\PixArray_val_V_5_1_1_i_reg_788_pp1_iter4_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_1_1_i_reg_788(5),
      Q => PixArray_val_V_5_1_1_i_reg_788_pp1_iter4_reg(5),
      R => '0'
    );
\PixArray_val_V_5_1_1_i_reg_788_pp1_iter4_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_1_1_i_reg_788(6),
      Q => PixArray_val_V_5_1_1_i_reg_788_pp1_iter4_reg(6),
      R => '0'
    );
\PixArray_val_V_5_1_1_i_reg_788_pp1_iter4_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_1_1_i_reg_788(7),
      Q => PixArray_val_V_5_1_1_i_reg_788_pp1_iter4_reg(7),
      R => '0'
    );
\PixArray_val_V_5_1_1_i_reg_788_pp1_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_1_1_i_reg_788_pp1_iter4_reg(0),
      Q => PixArray_val_V_5_1_1_i_reg_788_pp1_iter5_reg(0),
      R => '0'
    );
\PixArray_val_V_5_1_1_i_reg_788_pp1_iter5_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_1_1_i_reg_788_pp1_iter4_reg(1),
      Q => PixArray_val_V_5_1_1_i_reg_788_pp1_iter5_reg(1),
      R => '0'
    );
\PixArray_val_V_5_1_1_i_reg_788_pp1_iter5_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_1_1_i_reg_788_pp1_iter4_reg(2),
      Q => PixArray_val_V_5_1_1_i_reg_788_pp1_iter5_reg(2),
      R => '0'
    );
\PixArray_val_V_5_1_1_i_reg_788_pp1_iter5_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_1_1_i_reg_788_pp1_iter4_reg(3),
      Q => PixArray_val_V_5_1_1_i_reg_788_pp1_iter5_reg(3),
      R => '0'
    );
\PixArray_val_V_5_1_1_i_reg_788_pp1_iter5_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_1_1_i_reg_788_pp1_iter4_reg(4),
      Q => PixArray_val_V_5_1_1_i_reg_788_pp1_iter5_reg(4),
      R => '0'
    );
\PixArray_val_V_5_1_1_i_reg_788_pp1_iter5_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_1_1_i_reg_788_pp1_iter4_reg(5),
      Q => PixArray_val_V_5_1_1_i_reg_788_pp1_iter5_reg(5),
      R => '0'
    );
\PixArray_val_V_5_1_1_i_reg_788_pp1_iter5_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_1_1_i_reg_788_pp1_iter4_reg(6),
      Q => PixArray_val_V_5_1_1_i_reg_788_pp1_iter5_reg(6),
      R => '0'
    );
\PixArray_val_V_5_1_1_i_reg_788_pp1_iter5_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_1_1_i_reg_788_pp1_iter4_reg(7),
      Q => PixArray_val_V_5_1_1_i_reg_788_pp1_iter5_reg(7),
      R => '0'
    );
\PixArray_val_V_5_1_1_i_reg_788_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788(0),
      Q => PixArray_val_V_5_1_1_i_reg_788(0),
      R => '0'
    );
\PixArray_val_V_5_1_1_i_reg_788_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788(1),
      Q => PixArray_val_V_5_1_1_i_reg_788(1),
      R => '0'
    );
\PixArray_val_V_5_1_1_i_reg_788_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788(2),
      Q => PixArray_val_V_5_1_1_i_reg_788(2),
      R => '0'
    );
\PixArray_val_V_5_1_1_i_reg_788_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788(3),
      Q => PixArray_val_V_5_1_1_i_reg_788(3),
      R => '0'
    );
\PixArray_val_V_5_1_1_i_reg_788_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788(4),
      Q => PixArray_val_V_5_1_1_i_reg_788(4),
      R => '0'
    );
\PixArray_val_V_5_1_1_i_reg_788_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788(5),
      Q => PixArray_val_V_5_1_1_i_reg_788(5),
      R => '0'
    );
\PixArray_val_V_5_1_1_i_reg_788_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788(6),
      Q => PixArray_val_V_5_1_1_i_reg_788(6),
      R => '0'
    );
\PixArray_val_V_5_1_1_i_reg_788_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788(7),
      Q => PixArray_val_V_5_1_1_i_reg_788(7),
      R => '0'
    );
\PixArray_val_V_5_2_1_i_reg_777_pp1_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_2_1_i_reg_777(0),
      Q => PixArray_val_V_5_2_1_i_reg_777_pp1_iter4_reg(0),
      R => '0'
    );
\PixArray_val_V_5_2_1_i_reg_777_pp1_iter4_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_2_1_i_reg_777(1),
      Q => PixArray_val_V_5_2_1_i_reg_777_pp1_iter4_reg(1),
      R => '0'
    );
\PixArray_val_V_5_2_1_i_reg_777_pp1_iter4_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_2_1_i_reg_777(2),
      Q => PixArray_val_V_5_2_1_i_reg_777_pp1_iter4_reg(2),
      R => '0'
    );
\PixArray_val_V_5_2_1_i_reg_777_pp1_iter4_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_2_1_i_reg_777(3),
      Q => PixArray_val_V_5_2_1_i_reg_777_pp1_iter4_reg(3),
      R => '0'
    );
\PixArray_val_V_5_2_1_i_reg_777_pp1_iter4_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_2_1_i_reg_777(4),
      Q => PixArray_val_V_5_2_1_i_reg_777_pp1_iter4_reg(4),
      R => '0'
    );
\PixArray_val_V_5_2_1_i_reg_777_pp1_iter4_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_2_1_i_reg_777(5),
      Q => PixArray_val_V_5_2_1_i_reg_777_pp1_iter4_reg(5),
      R => '0'
    );
\PixArray_val_V_5_2_1_i_reg_777_pp1_iter4_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_2_1_i_reg_777(6),
      Q => PixArray_val_V_5_2_1_i_reg_777_pp1_iter4_reg(6),
      R => '0'
    );
\PixArray_val_V_5_2_1_i_reg_777_pp1_iter4_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_2_1_i_reg_777(7),
      Q => PixArray_val_V_5_2_1_i_reg_777_pp1_iter4_reg(7),
      R => '0'
    );
\PixArray_val_V_5_2_1_i_reg_777_pp1_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_2_1_i_reg_777_pp1_iter4_reg(0),
      Q => PixArray_val_V_5_2_1_i_reg_777_pp1_iter5_reg(0),
      R => '0'
    );
\PixArray_val_V_5_2_1_i_reg_777_pp1_iter5_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_2_1_i_reg_777_pp1_iter4_reg(1),
      Q => PixArray_val_V_5_2_1_i_reg_777_pp1_iter5_reg(1),
      R => '0'
    );
\PixArray_val_V_5_2_1_i_reg_777_pp1_iter5_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_2_1_i_reg_777_pp1_iter4_reg(2),
      Q => PixArray_val_V_5_2_1_i_reg_777_pp1_iter5_reg(2),
      R => '0'
    );
\PixArray_val_V_5_2_1_i_reg_777_pp1_iter5_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_2_1_i_reg_777_pp1_iter4_reg(3),
      Q => PixArray_val_V_5_2_1_i_reg_777_pp1_iter5_reg(3),
      R => '0'
    );
\PixArray_val_V_5_2_1_i_reg_777_pp1_iter5_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_2_1_i_reg_777_pp1_iter4_reg(4),
      Q => PixArray_val_V_5_2_1_i_reg_777_pp1_iter5_reg(4),
      R => '0'
    );
\PixArray_val_V_5_2_1_i_reg_777_pp1_iter5_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_2_1_i_reg_777_pp1_iter4_reg(5),
      Q => PixArray_val_V_5_2_1_i_reg_777_pp1_iter5_reg(5),
      R => '0'
    );
\PixArray_val_V_5_2_1_i_reg_777_pp1_iter5_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_2_1_i_reg_777_pp1_iter4_reg(6),
      Q => PixArray_val_V_5_2_1_i_reg_777_pp1_iter5_reg(6),
      R => '0'
    );
\PixArray_val_V_5_2_1_i_reg_777_pp1_iter5_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_2_1_i_reg_777_pp1_iter4_reg(7),
      Q => PixArray_val_V_5_2_1_i_reg_777_pp1_iter5_reg(7),
      R => '0'
    );
\PixArray_val_V_5_2_1_i_reg_777_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777(0),
      Q => PixArray_val_V_5_2_1_i_reg_777(0),
      R => '0'
    );
\PixArray_val_V_5_2_1_i_reg_777_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777(1),
      Q => PixArray_val_V_5_2_1_i_reg_777(1),
      R => '0'
    );
\PixArray_val_V_5_2_1_i_reg_777_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777(2),
      Q => PixArray_val_V_5_2_1_i_reg_777(2),
      R => '0'
    );
\PixArray_val_V_5_2_1_i_reg_777_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777(3),
      Q => PixArray_val_V_5_2_1_i_reg_777(3),
      R => '0'
    );
\PixArray_val_V_5_2_1_i_reg_777_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777(4),
      Q => PixArray_val_V_5_2_1_i_reg_777(4),
      R => '0'
    );
\PixArray_val_V_5_2_1_i_reg_777_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777(5),
      Q => PixArray_val_V_5_2_1_i_reg_777(5),
      R => '0'
    );
\PixArray_val_V_5_2_1_i_reg_777_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777(6),
      Q => PixArray_val_V_5_2_1_i_reg_777(6),
      R => '0'
    );
\PixArray_val_V_5_2_1_i_reg_777_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777(7),
      Q => PixArray_val_V_5_2_1_i_reg_777(7),
      R => '0'
    );
\PixArray_val_V_5_3_1_i_reg_766_pp1_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_3_1_i_reg_766(0),
      Q => PixArray_val_V_5_3_1_i_reg_766_pp1_iter4_reg(0),
      R => '0'
    );
\PixArray_val_V_5_3_1_i_reg_766_pp1_iter4_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_3_1_i_reg_766(1),
      Q => PixArray_val_V_5_3_1_i_reg_766_pp1_iter4_reg(1),
      R => '0'
    );
\PixArray_val_V_5_3_1_i_reg_766_pp1_iter4_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_3_1_i_reg_766(2),
      Q => PixArray_val_V_5_3_1_i_reg_766_pp1_iter4_reg(2),
      R => '0'
    );
\PixArray_val_V_5_3_1_i_reg_766_pp1_iter4_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_3_1_i_reg_766(3),
      Q => PixArray_val_V_5_3_1_i_reg_766_pp1_iter4_reg(3),
      R => '0'
    );
\PixArray_val_V_5_3_1_i_reg_766_pp1_iter4_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_3_1_i_reg_766(4),
      Q => PixArray_val_V_5_3_1_i_reg_766_pp1_iter4_reg(4),
      R => '0'
    );
\PixArray_val_V_5_3_1_i_reg_766_pp1_iter4_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_3_1_i_reg_766(5),
      Q => PixArray_val_V_5_3_1_i_reg_766_pp1_iter4_reg(5),
      R => '0'
    );
\PixArray_val_V_5_3_1_i_reg_766_pp1_iter4_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_3_1_i_reg_766(6),
      Q => PixArray_val_V_5_3_1_i_reg_766_pp1_iter4_reg(6),
      R => '0'
    );
\PixArray_val_V_5_3_1_i_reg_766_pp1_iter4_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_3_1_i_reg_766(7),
      Q => PixArray_val_V_5_3_1_i_reg_766_pp1_iter4_reg(7),
      R => '0'
    );
\PixArray_val_V_5_3_1_i_reg_766_pp1_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_3_1_i_reg_766_pp1_iter4_reg(0),
      Q => PixArray_val_V_5_3_1_i_reg_766_pp1_iter5_reg(0),
      R => '0'
    );
\PixArray_val_V_5_3_1_i_reg_766_pp1_iter5_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_3_1_i_reg_766_pp1_iter4_reg(1),
      Q => PixArray_val_V_5_3_1_i_reg_766_pp1_iter5_reg(1),
      R => '0'
    );
\PixArray_val_V_5_3_1_i_reg_766_pp1_iter5_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_3_1_i_reg_766_pp1_iter4_reg(2),
      Q => PixArray_val_V_5_3_1_i_reg_766_pp1_iter5_reg(2),
      R => '0'
    );
\PixArray_val_V_5_3_1_i_reg_766_pp1_iter5_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_3_1_i_reg_766_pp1_iter4_reg(3),
      Q => PixArray_val_V_5_3_1_i_reg_766_pp1_iter5_reg(3),
      R => '0'
    );
\PixArray_val_V_5_3_1_i_reg_766_pp1_iter5_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_3_1_i_reg_766_pp1_iter4_reg(4),
      Q => PixArray_val_V_5_3_1_i_reg_766_pp1_iter5_reg(4),
      R => '0'
    );
\PixArray_val_V_5_3_1_i_reg_766_pp1_iter5_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_3_1_i_reg_766_pp1_iter4_reg(5),
      Q => PixArray_val_V_5_3_1_i_reg_766_pp1_iter5_reg(5),
      R => '0'
    );
\PixArray_val_V_5_3_1_i_reg_766_pp1_iter5_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_3_1_i_reg_766_pp1_iter4_reg(6),
      Q => PixArray_val_V_5_3_1_i_reg_766_pp1_iter5_reg(6),
      R => '0'
    );
\PixArray_val_V_5_3_1_i_reg_766_pp1_iter5_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_3_1_i_reg_766_pp1_iter4_reg(7),
      Q => PixArray_val_V_5_3_1_i_reg_766_pp1_iter5_reg(7),
      R => '0'
    );
\PixArray_val_V_5_3_1_i_reg_766_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766(0),
      Q => PixArray_val_V_5_3_1_i_reg_766(0),
      R => '0'
    );
\PixArray_val_V_5_3_1_i_reg_766_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766(1),
      Q => PixArray_val_V_5_3_1_i_reg_766(1),
      R => '0'
    );
\PixArray_val_V_5_3_1_i_reg_766_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766(2),
      Q => PixArray_val_V_5_3_1_i_reg_766(2),
      R => '0'
    );
\PixArray_val_V_5_3_1_i_reg_766_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766(3),
      Q => PixArray_val_V_5_3_1_i_reg_766(3),
      R => '0'
    );
\PixArray_val_V_5_3_1_i_reg_766_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766(4),
      Q => PixArray_val_V_5_3_1_i_reg_766(4),
      R => '0'
    );
\PixArray_val_V_5_3_1_i_reg_766_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766(5),
      Q => PixArray_val_V_5_3_1_i_reg_766(5),
      R => '0'
    );
\PixArray_val_V_5_3_1_i_reg_766_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766(6),
      Q => PixArray_val_V_5_3_1_i_reg_766(6),
      R => '0'
    );
\PixArray_val_V_5_3_1_i_reg_766_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766(7),
      Q => PixArray_val_V_5_3_1_i_reg_766(7),
      R => '0'
    );
\PixArray_val_V_5_4_1_i_reg_755_pp1_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_4_1_i_reg_755(0),
      Q => PixArray_val_V_5_4_1_i_reg_755_pp1_iter4_reg(0),
      R => '0'
    );
\PixArray_val_V_5_4_1_i_reg_755_pp1_iter4_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_4_1_i_reg_755(1),
      Q => PixArray_val_V_5_4_1_i_reg_755_pp1_iter4_reg(1),
      R => '0'
    );
\PixArray_val_V_5_4_1_i_reg_755_pp1_iter4_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_4_1_i_reg_755(2),
      Q => PixArray_val_V_5_4_1_i_reg_755_pp1_iter4_reg(2),
      R => '0'
    );
\PixArray_val_V_5_4_1_i_reg_755_pp1_iter4_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_4_1_i_reg_755(3),
      Q => PixArray_val_V_5_4_1_i_reg_755_pp1_iter4_reg(3),
      R => '0'
    );
\PixArray_val_V_5_4_1_i_reg_755_pp1_iter4_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_4_1_i_reg_755(4),
      Q => PixArray_val_V_5_4_1_i_reg_755_pp1_iter4_reg(4),
      R => '0'
    );
\PixArray_val_V_5_4_1_i_reg_755_pp1_iter4_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_4_1_i_reg_755(5),
      Q => PixArray_val_V_5_4_1_i_reg_755_pp1_iter4_reg(5),
      R => '0'
    );
\PixArray_val_V_5_4_1_i_reg_755_pp1_iter4_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_4_1_i_reg_755(6),
      Q => PixArray_val_V_5_4_1_i_reg_755_pp1_iter4_reg(6),
      R => '0'
    );
\PixArray_val_V_5_4_1_i_reg_755_pp1_iter4_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_4_1_i_reg_755(7),
      Q => PixArray_val_V_5_4_1_i_reg_755_pp1_iter4_reg(7),
      R => '0'
    );
\PixArray_val_V_5_4_1_i_reg_755_pp1_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_4_1_i_reg_755_pp1_iter4_reg(0),
      Q => PixArray_val_V_5_4_1_i_reg_755_pp1_iter5_reg(0),
      R => '0'
    );
\PixArray_val_V_5_4_1_i_reg_755_pp1_iter5_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_4_1_i_reg_755_pp1_iter4_reg(1),
      Q => PixArray_val_V_5_4_1_i_reg_755_pp1_iter5_reg(1),
      R => '0'
    );
\PixArray_val_V_5_4_1_i_reg_755_pp1_iter5_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_4_1_i_reg_755_pp1_iter4_reg(2),
      Q => PixArray_val_V_5_4_1_i_reg_755_pp1_iter5_reg(2),
      R => '0'
    );
\PixArray_val_V_5_4_1_i_reg_755_pp1_iter5_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_4_1_i_reg_755_pp1_iter4_reg(3),
      Q => PixArray_val_V_5_4_1_i_reg_755_pp1_iter5_reg(3),
      R => '0'
    );
\PixArray_val_V_5_4_1_i_reg_755_pp1_iter5_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_4_1_i_reg_755_pp1_iter4_reg(4),
      Q => PixArray_val_V_5_4_1_i_reg_755_pp1_iter5_reg(4),
      R => '0'
    );
\PixArray_val_V_5_4_1_i_reg_755_pp1_iter5_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_4_1_i_reg_755_pp1_iter4_reg(5),
      Q => PixArray_val_V_5_4_1_i_reg_755_pp1_iter5_reg(5),
      R => '0'
    );
\PixArray_val_V_5_4_1_i_reg_755_pp1_iter5_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_4_1_i_reg_755_pp1_iter4_reg(6),
      Q => PixArray_val_V_5_4_1_i_reg_755_pp1_iter5_reg(6),
      R => '0'
    );
\PixArray_val_V_5_4_1_i_reg_755_pp1_iter5_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_4_1_i_reg_755_pp1_iter4_reg(7),
      Q => PixArray_val_V_5_4_1_i_reg_755_pp1_iter5_reg(7),
      R => '0'
    );
\PixArray_val_V_5_4_1_i_reg_755_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755(0),
      Q => PixArray_val_V_5_4_1_i_reg_755(0),
      R => '0'
    );
\PixArray_val_V_5_4_1_i_reg_755_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755(1),
      Q => PixArray_val_V_5_4_1_i_reg_755(1),
      R => '0'
    );
\PixArray_val_V_5_4_1_i_reg_755_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755(2),
      Q => PixArray_val_V_5_4_1_i_reg_755(2),
      R => '0'
    );
\PixArray_val_V_5_4_1_i_reg_755_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755(3),
      Q => PixArray_val_V_5_4_1_i_reg_755(3),
      R => '0'
    );
\PixArray_val_V_5_4_1_i_reg_755_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755(4),
      Q => PixArray_val_V_5_4_1_i_reg_755(4),
      R => '0'
    );
\PixArray_val_V_5_4_1_i_reg_755_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755(5),
      Q => PixArray_val_V_5_4_1_i_reg_755(5),
      R => '0'
    );
\PixArray_val_V_5_4_1_i_reg_755_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755(6),
      Q => PixArray_val_V_5_4_1_i_reg_755(6),
      R => '0'
    );
\PixArray_val_V_5_4_1_i_reg_755_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755(7),
      Q => PixArray_val_V_5_4_1_i_reg_755(7),
      R => '0'
    );
\PixArray_val_V_5_5_1_i_reg_744_pp1_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_5_1_i_reg_744(0),
      Q => PixArray_val_V_5_5_1_i_reg_744_pp1_iter4_reg(0),
      R => '0'
    );
\PixArray_val_V_5_5_1_i_reg_744_pp1_iter4_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_5_1_i_reg_744(1),
      Q => PixArray_val_V_5_5_1_i_reg_744_pp1_iter4_reg(1),
      R => '0'
    );
\PixArray_val_V_5_5_1_i_reg_744_pp1_iter4_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_5_1_i_reg_744(2),
      Q => PixArray_val_V_5_5_1_i_reg_744_pp1_iter4_reg(2),
      R => '0'
    );
\PixArray_val_V_5_5_1_i_reg_744_pp1_iter4_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_5_1_i_reg_744(3),
      Q => PixArray_val_V_5_5_1_i_reg_744_pp1_iter4_reg(3),
      R => '0'
    );
\PixArray_val_V_5_5_1_i_reg_744_pp1_iter4_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_5_1_i_reg_744(4),
      Q => PixArray_val_V_5_5_1_i_reg_744_pp1_iter4_reg(4),
      R => '0'
    );
\PixArray_val_V_5_5_1_i_reg_744_pp1_iter4_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_5_1_i_reg_744(5),
      Q => PixArray_val_V_5_5_1_i_reg_744_pp1_iter4_reg(5),
      R => '0'
    );
\PixArray_val_V_5_5_1_i_reg_744_pp1_iter4_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_5_1_i_reg_744(6),
      Q => PixArray_val_V_5_5_1_i_reg_744_pp1_iter4_reg(6),
      R => '0'
    );
\PixArray_val_V_5_5_1_i_reg_744_pp1_iter4_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_5_1_i_reg_744(7),
      Q => PixArray_val_V_5_5_1_i_reg_744_pp1_iter4_reg(7),
      R => '0'
    );
\PixArray_val_V_5_5_1_i_reg_744_pp1_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_5_1_i_reg_744_pp1_iter4_reg(0),
      Q => PixArray_val_V_5_5_1_i_reg_744_pp1_iter5_reg(0),
      R => '0'
    );
\PixArray_val_V_5_5_1_i_reg_744_pp1_iter5_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_5_1_i_reg_744_pp1_iter4_reg(1),
      Q => PixArray_val_V_5_5_1_i_reg_744_pp1_iter5_reg(1),
      R => '0'
    );
\PixArray_val_V_5_5_1_i_reg_744_pp1_iter5_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_5_1_i_reg_744_pp1_iter4_reg(2),
      Q => PixArray_val_V_5_5_1_i_reg_744_pp1_iter5_reg(2),
      R => '0'
    );
\PixArray_val_V_5_5_1_i_reg_744_pp1_iter5_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_5_1_i_reg_744_pp1_iter4_reg(3),
      Q => PixArray_val_V_5_5_1_i_reg_744_pp1_iter5_reg(3),
      R => '0'
    );
\PixArray_val_V_5_5_1_i_reg_744_pp1_iter5_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_5_1_i_reg_744_pp1_iter4_reg(4),
      Q => PixArray_val_V_5_5_1_i_reg_744_pp1_iter5_reg(4),
      R => '0'
    );
\PixArray_val_V_5_5_1_i_reg_744_pp1_iter5_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_5_1_i_reg_744_pp1_iter4_reg(5),
      Q => PixArray_val_V_5_5_1_i_reg_744_pp1_iter5_reg(5),
      R => '0'
    );
\PixArray_val_V_5_5_1_i_reg_744_pp1_iter5_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_5_1_i_reg_744_pp1_iter4_reg(6),
      Q => PixArray_val_V_5_5_1_i_reg_744_pp1_iter5_reg(6),
      R => '0'
    );
\PixArray_val_V_5_5_1_i_reg_744_pp1_iter5_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => PixArray_val_V_5_5_1_i_reg_744_pp1_iter4_reg(7),
      Q => PixArray_val_V_5_5_1_i_reg_744_pp1_iter5_reg(7),
      R => '0'
    );
\PixArray_val_V_5_5_1_i_reg_744_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744(0),
      Q => PixArray_val_V_5_5_1_i_reg_744(0),
      R => '0'
    );
\PixArray_val_V_5_5_1_i_reg_744_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744(1),
      Q => PixArray_val_V_5_5_1_i_reg_744(1),
      R => '0'
    );
\PixArray_val_V_5_5_1_i_reg_744_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744(2),
      Q => PixArray_val_V_5_5_1_i_reg_744(2),
      R => '0'
    );
\PixArray_val_V_5_5_1_i_reg_744_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744(3),
      Q => PixArray_val_V_5_5_1_i_reg_744(3),
      R => '0'
    );
\PixArray_val_V_5_5_1_i_reg_744_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744(4),
      Q => PixArray_val_V_5_5_1_i_reg_744(4),
      R => '0'
    );
\PixArray_val_V_5_5_1_i_reg_744_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744(5),
      Q => PixArray_val_V_5_5_1_i_reg_744(5),
      R => '0'
    );
\PixArray_val_V_5_5_1_i_reg_744_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744(6),
      Q => PixArray_val_V_5_5_1_i_reg_744(6),
      R => '0'
    );
\PixArray_val_V_5_5_1_i_reg_744_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArray_val_V_2_0_0_i_reg_9800,
      D => ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744(7),
      Q => PixArray_val_V_5_5_1_i_reg_744(7),
      R => '0'
    );
\PixArray_val_V_5_5_2_reg_3295_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_0_q1(40),
      Q => PixArray_val_V_5_5_2_reg_3295(0),
      R => '0'
    );
\PixArray_val_V_5_5_2_reg_3295_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_0_q1(41),
      Q => PixArray_val_V_5_5_2_reg_3295(1),
      R => '0'
    );
\PixArray_val_V_5_5_2_reg_3295_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_0_q1(42),
      Q => PixArray_val_V_5_5_2_reg_3295(2),
      R => '0'
    );
\PixArray_val_V_5_5_2_reg_3295_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_0_q1(43),
      Q => PixArray_val_V_5_5_2_reg_3295(3),
      R => '0'
    );
\PixArray_val_V_5_5_2_reg_3295_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_0_q1(44),
      Q => PixArray_val_V_5_5_2_reg_3295(4),
      R => '0'
    );
\PixArray_val_V_5_5_2_reg_3295_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_0_q1(45),
      Q => PixArray_val_V_5_5_2_reg_3295(5),
      R => '0'
    );
\PixArray_val_V_5_5_2_reg_3295_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_0_q1(46),
      Q => PixArray_val_V_5_5_2_reg_3295(6),
      R => '0'
    );
\PixArray_val_V_5_5_2_reg_3295_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => PixArrayVal_val_V_0_10_reg_34290,
      D => LineBuf_val_V_0_q1(47),
      Q => PixArray_val_V_5_5_2_reg_3295(7),
      R => '0'
    );
\Rate_reg_2999_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Rate_reg_2999_reg[31]_0\(0),
      Q => Rate_reg_2999(0),
      R => '0'
    );
\Rate_reg_2999_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Rate_reg_2999_reg[31]_0\(10),
      Q => Rate_reg_2999(10),
      R => '0'
    );
\Rate_reg_2999_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Rate_reg_2999_reg[31]_0\(11),
      Q => Rate_reg_2999(11),
      R => '0'
    );
\Rate_reg_2999_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Rate_reg_2999_reg[31]_0\(12),
      Q => Rate_reg_2999(12),
      R => '0'
    );
\Rate_reg_2999_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Rate_reg_2999_reg[31]_0\(13),
      Q => Rate_reg_2999(13),
      R => '0'
    );
\Rate_reg_2999_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Rate_reg_2999_reg[31]_0\(14),
      Q => Rate_reg_2999(14),
      R => '0'
    );
\Rate_reg_2999_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Rate_reg_2999_reg[31]_0\(15),
      Q => Rate_reg_2999(15),
      R => '0'
    );
\Rate_reg_2999_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Rate_reg_2999_reg[31]_0\(16),
      Q => Rate_reg_2999(16),
      R => '0'
    );
\Rate_reg_2999_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Rate_reg_2999_reg[31]_0\(17),
      Q => Rate_reg_2999(17),
      R => '0'
    );
\Rate_reg_2999_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Rate_reg_2999_reg[31]_0\(18),
      Q => Rate_reg_2999(18),
      R => '0'
    );
\Rate_reg_2999_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Rate_reg_2999_reg[31]_0\(19),
      Q => Rate_reg_2999(19),
      R => '0'
    );
\Rate_reg_2999_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Rate_reg_2999_reg[31]_0\(1),
      Q => Rate_reg_2999(1),
      R => '0'
    );
\Rate_reg_2999_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Rate_reg_2999_reg[31]_0\(20),
      Q => Rate_reg_2999(20),
      R => '0'
    );
\Rate_reg_2999_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Rate_reg_2999_reg[31]_0\(21),
      Q => Rate_reg_2999(21),
      R => '0'
    );
\Rate_reg_2999_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Rate_reg_2999_reg[31]_0\(22),
      Q => Rate_reg_2999(22),
      R => '0'
    );
\Rate_reg_2999_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Rate_reg_2999_reg[31]_0\(23),
      Q => Rate_reg_2999(23),
      R => '0'
    );
\Rate_reg_2999_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Rate_reg_2999_reg[31]_0\(24),
      Q => Rate_reg_2999(24),
      R => '0'
    );
\Rate_reg_2999_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Rate_reg_2999_reg[31]_0\(25),
      Q => Rate_reg_2999(25),
      R => '0'
    );
\Rate_reg_2999_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Rate_reg_2999_reg[31]_0\(26),
      Q => Rate_reg_2999(26),
      R => '0'
    );
\Rate_reg_2999_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Rate_reg_2999_reg[31]_0\(27),
      Q => Rate_reg_2999(27),
      R => '0'
    );
\Rate_reg_2999_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Rate_reg_2999_reg[31]_0\(28),
      Q => Rate_reg_2999(28),
      R => '0'
    );
\Rate_reg_2999_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Rate_reg_2999_reg[31]_0\(29),
      Q => Rate_reg_2999(29),
      R => '0'
    );
\Rate_reg_2999_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Rate_reg_2999_reg[31]_0\(2),
      Q => Rate_reg_2999(2),
      R => '0'
    );
\Rate_reg_2999_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Rate_reg_2999_reg[31]_0\(30),
      Q => Rate_reg_2999(30),
      R => '0'
    );
\Rate_reg_2999_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Rate_reg_2999_reg[31]_0\(31),
      Q => Rate_reg_2999(31),
      R => '0'
    );
\Rate_reg_2999_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Rate_reg_2999_reg[31]_0\(3),
      Q => Rate_reg_2999(3),
      R => '0'
    );
\Rate_reg_2999_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Rate_reg_2999_reg[31]_0\(4),
      Q => Rate_reg_2999(4),
      R => '0'
    );
\Rate_reg_2999_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Rate_reg_2999_reg[31]_0\(5),
      Q => Rate_reg_2999(5),
      R => '0'
    );
\Rate_reg_2999_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Rate_reg_2999_reg[31]_0\(6),
      Q => Rate_reg_2999(6),
      R => '0'
    );
\Rate_reg_2999_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Rate_reg_2999_reg[31]_0\(7),
      Q => Rate_reg_2999(7),
      R => '0'
    );
\Rate_reg_2999_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Rate_reg_2999_reg[31]_0\(8),
      Q => Rate_reg_2999(8),
      R => '0'
    );
\Rate_reg_2999_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \Rate_reg_2999_reg[31]_0\(9),
      Q => Rate_reg_2999(9),
      R => '0'
    );
\SRL_SIG_reg[15][0]_srl16_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2A000000000000"
    )
        port map (
      I0 => OutYUV_full_n,
      I1 => \^cmp81_i_reg_3172_reg[0]_0\,
      I2 => ap_enable_reg_pp1_iter1_reg_n_3,
      I3 => SrcYUV422_empty_n,
      I4 => ap_enable_reg_pp1_iter11_reg_n_3,
      I5 => OutputWriteEn_reg_3163,
      O => shiftReg_ce
    );
\SrcYUV422_read_reg_3501[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => p_27_in,
      I1 => \icmp_ln299_reg_3215_reg_n_3_[0]\,
      I2 => \brmerge_i_reg_3176_reg[0]_rep__1_n_3\,
      I3 => cmp81_i_reg_3172,
      O => \SrcYUV422_read_reg_3501[47]_i_1_n_3\
    );
\SrcYUV422_read_reg_3501_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SrcYUV422_read_reg_3501[47]_i_1_n_3\,
      D => D(0),
      Q => SrcYUV422_read_reg_3501(0),
      R => '0'
    );
\SrcYUV422_read_reg_3501_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SrcYUV422_read_reg_3501[47]_i_1_n_3\,
      D => D(10),
      Q => SrcYUV422_read_reg_3501(10),
      R => '0'
    );
\SrcYUV422_read_reg_3501_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SrcYUV422_read_reg_3501[47]_i_1_n_3\,
      D => D(11),
      Q => SrcYUV422_read_reg_3501(11),
      R => '0'
    );
\SrcYUV422_read_reg_3501_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SrcYUV422_read_reg_3501[47]_i_1_n_3\,
      D => D(12),
      Q => SrcYUV422_read_reg_3501(12),
      R => '0'
    );
\SrcYUV422_read_reg_3501_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SrcYUV422_read_reg_3501[47]_i_1_n_3\,
      D => D(13),
      Q => SrcYUV422_read_reg_3501(13),
      R => '0'
    );
\SrcYUV422_read_reg_3501_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SrcYUV422_read_reg_3501[47]_i_1_n_3\,
      D => D(14),
      Q => SrcYUV422_read_reg_3501(14),
      R => '0'
    );
\SrcYUV422_read_reg_3501_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SrcYUV422_read_reg_3501[47]_i_1_n_3\,
      D => D(15),
      Q => SrcYUV422_read_reg_3501(15),
      R => '0'
    );
\SrcYUV422_read_reg_3501_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SrcYUV422_read_reg_3501[47]_i_1_n_3\,
      D => D(16),
      Q => SrcYUV422_read_reg_3501(16),
      R => '0'
    );
\SrcYUV422_read_reg_3501_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SrcYUV422_read_reg_3501[47]_i_1_n_3\,
      D => D(17),
      Q => SrcYUV422_read_reg_3501(17),
      R => '0'
    );
\SrcYUV422_read_reg_3501_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SrcYUV422_read_reg_3501[47]_i_1_n_3\,
      D => D(18),
      Q => SrcYUV422_read_reg_3501(18),
      R => '0'
    );
\SrcYUV422_read_reg_3501_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SrcYUV422_read_reg_3501[47]_i_1_n_3\,
      D => D(19),
      Q => SrcYUV422_read_reg_3501(19),
      R => '0'
    );
\SrcYUV422_read_reg_3501_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SrcYUV422_read_reg_3501[47]_i_1_n_3\,
      D => D(1),
      Q => SrcYUV422_read_reg_3501(1),
      R => '0'
    );
\SrcYUV422_read_reg_3501_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SrcYUV422_read_reg_3501[47]_i_1_n_3\,
      D => D(20),
      Q => SrcYUV422_read_reg_3501(20),
      R => '0'
    );
\SrcYUV422_read_reg_3501_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SrcYUV422_read_reg_3501[47]_i_1_n_3\,
      D => D(21),
      Q => SrcYUV422_read_reg_3501(21),
      R => '0'
    );
\SrcYUV422_read_reg_3501_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SrcYUV422_read_reg_3501[47]_i_1_n_3\,
      D => D(22),
      Q => SrcYUV422_read_reg_3501(22),
      R => '0'
    );
\SrcYUV422_read_reg_3501_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SrcYUV422_read_reg_3501[47]_i_1_n_3\,
      D => D(23),
      Q => SrcYUV422_read_reg_3501(23),
      R => '0'
    );
\SrcYUV422_read_reg_3501_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SrcYUV422_read_reg_3501[47]_i_1_n_3\,
      D => D(24),
      Q => SrcYUV422_read_reg_3501(24),
      R => '0'
    );
\SrcYUV422_read_reg_3501_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SrcYUV422_read_reg_3501[47]_i_1_n_3\,
      D => D(25),
      Q => SrcYUV422_read_reg_3501(25),
      R => '0'
    );
\SrcYUV422_read_reg_3501_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SrcYUV422_read_reg_3501[47]_i_1_n_3\,
      D => D(26),
      Q => SrcYUV422_read_reg_3501(26),
      R => '0'
    );
\SrcYUV422_read_reg_3501_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SrcYUV422_read_reg_3501[47]_i_1_n_3\,
      D => D(27),
      Q => SrcYUV422_read_reg_3501(27),
      R => '0'
    );
\SrcYUV422_read_reg_3501_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SrcYUV422_read_reg_3501[47]_i_1_n_3\,
      D => D(28),
      Q => SrcYUV422_read_reg_3501(28),
      R => '0'
    );
\SrcYUV422_read_reg_3501_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SrcYUV422_read_reg_3501[47]_i_1_n_3\,
      D => D(29),
      Q => SrcYUV422_read_reg_3501(29),
      R => '0'
    );
\SrcYUV422_read_reg_3501_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SrcYUV422_read_reg_3501[47]_i_1_n_3\,
      D => D(2),
      Q => SrcYUV422_read_reg_3501(2),
      R => '0'
    );
\SrcYUV422_read_reg_3501_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SrcYUV422_read_reg_3501[47]_i_1_n_3\,
      D => D(30),
      Q => SrcYUV422_read_reg_3501(30),
      R => '0'
    );
\SrcYUV422_read_reg_3501_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SrcYUV422_read_reg_3501[47]_i_1_n_3\,
      D => D(31),
      Q => SrcYUV422_read_reg_3501(31),
      R => '0'
    );
\SrcYUV422_read_reg_3501_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SrcYUV422_read_reg_3501[47]_i_1_n_3\,
      D => D(32),
      Q => SrcYUV422_read_reg_3501(32),
      R => '0'
    );
\SrcYUV422_read_reg_3501_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SrcYUV422_read_reg_3501[47]_i_1_n_3\,
      D => D(33),
      Q => SrcYUV422_read_reg_3501(33),
      R => '0'
    );
\SrcYUV422_read_reg_3501_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SrcYUV422_read_reg_3501[47]_i_1_n_3\,
      D => D(34),
      Q => SrcYUV422_read_reg_3501(34),
      R => '0'
    );
\SrcYUV422_read_reg_3501_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SrcYUV422_read_reg_3501[47]_i_1_n_3\,
      D => D(35),
      Q => SrcYUV422_read_reg_3501(35),
      R => '0'
    );
\SrcYUV422_read_reg_3501_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SrcYUV422_read_reg_3501[47]_i_1_n_3\,
      D => D(36),
      Q => SrcYUV422_read_reg_3501(36),
      R => '0'
    );
\SrcYUV422_read_reg_3501_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SrcYUV422_read_reg_3501[47]_i_1_n_3\,
      D => D(37),
      Q => SrcYUV422_read_reg_3501(37),
      R => '0'
    );
\SrcYUV422_read_reg_3501_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SrcYUV422_read_reg_3501[47]_i_1_n_3\,
      D => D(38),
      Q => SrcYUV422_read_reg_3501(38),
      R => '0'
    );
\SrcYUV422_read_reg_3501_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SrcYUV422_read_reg_3501[47]_i_1_n_3\,
      D => D(39),
      Q => SrcYUV422_read_reg_3501(39),
      R => '0'
    );
\SrcYUV422_read_reg_3501_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SrcYUV422_read_reg_3501[47]_i_1_n_3\,
      D => D(3),
      Q => SrcYUV422_read_reg_3501(3),
      R => '0'
    );
\SrcYUV422_read_reg_3501_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SrcYUV422_read_reg_3501[47]_i_1_n_3\,
      D => D(40),
      Q => SrcYUV422_read_reg_3501(40),
      R => '0'
    );
\SrcYUV422_read_reg_3501_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SrcYUV422_read_reg_3501[47]_i_1_n_3\,
      D => D(41),
      Q => SrcYUV422_read_reg_3501(41),
      R => '0'
    );
\SrcYUV422_read_reg_3501_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SrcYUV422_read_reg_3501[47]_i_1_n_3\,
      D => D(42),
      Q => SrcYUV422_read_reg_3501(42),
      R => '0'
    );
\SrcYUV422_read_reg_3501_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SrcYUV422_read_reg_3501[47]_i_1_n_3\,
      D => D(43),
      Q => SrcYUV422_read_reg_3501(43),
      R => '0'
    );
\SrcYUV422_read_reg_3501_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SrcYUV422_read_reg_3501[47]_i_1_n_3\,
      D => D(44),
      Q => SrcYUV422_read_reg_3501(44),
      R => '0'
    );
\SrcYUV422_read_reg_3501_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SrcYUV422_read_reg_3501[47]_i_1_n_3\,
      D => D(45),
      Q => SrcYUV422_read_reg_3501(45),
      R => '0'
    );
\SrcYUV422_read_reg_3501_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SrcYUV422_read_reg_3501[47]_i_1_n_3\,
      D => D(46),
      Q => SrcYUV422_read_reg_3501(46),
      R => '0'
    );
\SrcYUV422_read_reg_3501_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SrcYUV422_read_reg_3501[47]_i_1_n_3\,
      D => D(47),
      Q => SrcYUV422_read_reg_3501(47),
      R => '0'
    );
\SrcYUV422_read_reg_3501_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SrcYUV422_read_reg_3501[47]_i_1_n_3\,
      D => D(4),
      Q => SrcYUV422_read_reg_3501(4),
      R => '0'
    );
\SrcYUV422_read_reg_3501_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SrcYUV422_read_reg_3501[47]_i_1_n_3\,
      D => D(5),
      Q => SrcYUV422_read_reg_3501(5),
      R => '0'
    );
\SrcYUV422_read_reg_3501_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SrcYUV422_read_reg_3501[47]_i_1_n_3\,
      D => D(6),
      Q => SrcYUV422_read_reg_3501(6),
      R => '0'
    );
\SrcYUV422_read_reg_3501_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SrcYUV422_read_reg_3501[47]_i_1_n_3\,
      D => D(7),
      Q => SrcYUV422_read_reg_3501(7),
      R => '0'
    );
\SrcYUV422_read_reg_3501_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SrcYUV422_read_reg_3501[47]_i_1_n_3\,
      D => D(8),
      Q => SrcYUV422_read_reg_3501(8),
      R => '0'
    );
\SrcYUV422_read_reg_3501_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SrcYUV422_read_reg_3501[47]_i_1_n_3\,
      D => D(9),
      Q => SrcYUV422_read_reg_3501(9),
      R => '0'
    );
\WriteLocNext_2_reg_3158[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => WriteLocNext_3_reg_583(0),
      I1 => \OutputWriteEn_reg_3163[0]_i_2_n_3\,
      I2 => icmp_ln269_reg_3078,
      O => \WriteLocNext_2_reg_3158[7]_i_2_n_3\
    );
\WriteLocNext_2_reg_3158_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => WriteLocNext_2_fu_1363_p3(0),
      Q => WriteLocNext_2_reg_3158(0),
      R => '0'
    );
\WriteLocNext_2_reg_3158_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => WriteLocNext_2_fu_1363_p3(10),
      Q => WriteLocNext_2_reg_3158(10),
      R => '0'
    );
\WriteLocNext_2_reg_3158_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => WriteLocNext_2_fu_1363_p3(11),
      Q => WriteLocNext_2_reg_3158(11),
      R => '0'
    );
\WriteLocNext_2_reg_3158_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => WriteLocNext_2_fu_1363_p3(12),
      Q => WriteLocNext_2_reg_3158(12),
      R => '0'
    );
\WriteLocNext_2_reg_3158_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => WriteLocNext_2_fu_1363_p3(13),
      Q => WriteLocNext_2_reg_3158(13),
      R => '0'
    );
\WriteLocNext_2_reg_3158_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => WriteLocNext_2_fu_1363_p3(14),
      Q => WriteLocNext_2_reg_3158(14),
      R => '0'
    );
\WriteLocNext_2_reg_3158_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => WriteLocNext_2_fu_1363_p3(15),
      Q => WriteLocNext_2_reg_3158(15),
      R => '0'
    );
\WriteLocNext_2_reg_3158_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \WriteLocNext_2_reg_3158_reg[7]_i_1_n_3\,
      CI_TOP => '0',
      CO(7) => \WriteLocNext_2_reg_3158_reg[15]_i_1_n_3\,
      CO(6) => \WriteLocNext_2_reg_3158_reg[15]_i_1_n_4\,
      CO(5) => \WriteLocNext_2_reg_3158_reg[15]_i_1_n_5\,
      CO(4) => \WriteLocNext_2_reg_3158_reg[15]_i_1_n_6\,
      CO(3) => \WriteLocNext_2_reg_3158_reg[15]_i_1_n_7\,
      CO(2) => \WriteLocNext_2_reg_3158_reg[15]_i_1_n_8\,
      CO(1) => \WriteLocNext_2_reg_3158_reg[15]_i_1_n_9\,
      CO(0) => \WriteLocNext_2_reg_3158_reg[15]_i_1_n_10\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => WriteLocNext_2_fu_1363_p3(15 downto 8),
      S(7 downto 0) => WriteLocNext_3_reg_583(15 downto 8)
    );
\WriteLocNext_2_reg_3158_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => WriteLocNext_2_fu_1363_p3(16),
      Q => WriteLocNext_2_reg_3158(16),
      R => '0'
    );
\WriteLocNext_2_reg_3158_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => WriteLocNext_2_fu_1363_p3(17),
      Q => WriteLocNext_2_reg_3158(17),
      R => '0'
    );
\WriteLocNext_2_reg_3158_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => WriteLocNext_2_fu_1363_p3(18),
      Q => WriteLocNext_2_reg_3158(18),
      R => '0'
    );
\WriteLocNext_2_reg_3158_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => WriteLocNext_2_fu_1363_p3(19),
      Q => WriteLocNext_2_reg_3158(19),
      R => '0'
    );
\WriteLocNext_2_reg_3158_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => WriteLocNext_2_fu_1363_p3(1),
      Q => WriteLocNext_2_reg_3158(1),
      R => '0'
    );
\WriteLocNext_2_reg_3158_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => WriteLocNext_2_fu_1363_p3(20),
      Q => WriteLocNext_2_reg_3158(20),
      R => '0'
    );
\WriteLocNext_2_reg_3158_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => WriteLocNext_2_fu_1363_p3(21),
      Q => WriteLocNext_2_reg_3158(21),
      R => '0'
    );
\WriteLocNext_2_reg_3158_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => WriteLocNext_2_fu_1363_p3(22),
      Q => WriteLocNext_2_reg_3158(22),
      R => '0'
    );
\WriteLocNext_2_reg_3158_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => WriteLocNext_2_fu_1363_p3(23),
      Q => WriteLocNext_2_reg_3158(23),
      R => '0'
    );
\WriteLocNext_2_reg_3158_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \WriteLocNext_2_reg_3158_reg[15]_i_1_n_3\,
      CI_TOP => '0',
      CO(7) => \WriteLocNext_2_reg_3158_reg[23]_i_1_n_3\,
      CO(6) => \WriteLocNext_2_reg_3158_reg[23]_i_1_n_4\,
      CO(5) => \WriteLocNext_2_reg_3158_reg[23]_i_1_n_5\,
      CO(4) => \WriteLocNext_2_reg_3158_reg[23]_i_1_n_6\,
      CO(3) => \WriteLocNext_2_reg_3158_reg[23]_i_1_n_7\,
      CO(2) => \WriteLocNext_2_reg_3158_reg[23]_i_1_n_8\,
      CO(1) => \WriteLocNext_2_reg_3158_reg[23]_i_1_n_9\,
      CO(0) => \WriteLocNext_2_reg_3158_reg[23]_i_1_n_10\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => WriteLocNext_2_fu_1363_p3(23 downto 16),
      S(7 downto 0) => WriteLocNext_3_reg_583(23 downto 16)
    );
\WriteLocNext_2_reg_3158_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => WriteLocNext_2_fu_1363_p3(24),
      Q => WriteLocNext_2_reg_3158(24),
      R => '0'
    );
\WriteLocNext_2_reg_3158_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => WriteLocNext_2_fu_1363_p3(25),
      Q => WriteLocNext_2_reg_3158(25),
      R => '0'
    );
\WriteLocNext_2_reg_3158_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => WriteLocNext_2_fu_1363_p3(26),
      Q => WriteLocNext_2_reg_3158(26),
      R => '0'
    );
\WriteLocNext_2_reg_3158_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => WriteLocNext_2_fu_1363_p3(27),
      Q => WriteLocNext_2_reg_3158(27),
      R => '0'
    );
\WriteLocNext_2_reg_3158_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => WriteLocNext_2_fu_1363_p3(28),
      Q => WriteLocNext_2_reg_3158(28),
      R => '0'
    );
\WriteLocNext_2_reg_3158_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => WriteLocNext_2_fu_1363_p3(29),
      Q => WriteLocNext_2_reg_3158(29),
      R => '0'
    );
\WriteLocNext_2_reg_3158_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => WriteLocNext_2_fu_1363_p3(2),
      Q => WriteLocNext_2_reg_3158(2),
      R => '0'
    );
\WriteLocNext_2_reg_3158_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => WriteLocNext_2_fu_1363_p3(30),
      Q => WriteLocNext_2_reg_3158(30),
      R => '0'
    );
\WriteLocNext_2_reg_3158_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => WriteLocNext_2_fu_1363_p3(31),
      Q => WriteLocNext_2_reg_3158(31),
      R => '0'
    );
\WriteLocNext_2_reg_3158_reg[31]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \WriteLocNext_2_reg_3158_reg[23]_i_1_n_3\,
      CI_TOP => '0',
      CO(7) => \NLW_WriteLocNext_2_reg_3158_reg[31]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \WriteLocNext_2_reg_3158_reg[31]_i_1_n_4\,
      CO(5) => \WriteLocNext_2_reg_3158_reg[31]_i_1_n_5\,
      CO(4) => \WriteLocNext_2_reg_3158_reg[31]_i_1_n_6\,
      CO(3) => \WriteLocNext_2_reg_3158_reg[31]_i_1_n_7\,
      CO(2) => \WriteLocNext_2_reg_3158_reg[31]_i_1_n_8\,
      CO(1) => \WriteLocNext_2_reg_3158_reg[31]_i_1_n_9\,
      CO(0) => \WriteLocNext_2_reg_3158_reg[31]_i_1_n_10\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => WriteLocNext_2_fu_1363_p3(31 downto 24),
      S(7 downto 0) => WriteLocNext_3_reg_583(31 downto 24)
    );
\WriteLocNext_2_reg_3158_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => WriteLocNext_2_fu_1363_p3(3),
      Q => WriteLocNext_2_reg_3158(3),
      R => '0'
    );
\WriteLocNext_2_reg_3158_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => WriteLocNext_2_fu_1363_p3(4),
      Q => WriteLocNext_2_reg_3158(4),
      R => '0'
    );
\WriteLocNext_2_reg_3158_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => WriteLocNext_2_fu_1363_p3(5),
      Q => WriteLocNext_2_reg_3158(5),
      R => '0'
    );
\WriteLocNext_2_reg_3158_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => WriteLocNext_2_fu_1363_p3(6),
      Q => WriteLocNext_2_reg_3158(6),
      R => '0'
    );
\WriteLocNext_2_reg_3158_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => WriteLocNext_2_fu_1363_p3(7),
      Q => WriteLocNext_2_reg_3158(7),
      R => '0'
    );
\WriteLocNext_2_reg_3158_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \WriteLocNext_2_reg_3158_reg[7]_i_1_n_3\,
      CO(6) => \WriteLocNext_2_reg_3158_reg[7]_i_1_n_4\,
      CO(5) => \WriteLocNext_2_reg_3158_reg[7]_i_1_n_5\,
      CO(4) => \WriteLocNext_2_reg_3158_reg[7]_i_1_n_6\,
      CO(3) => \WriteLocNext_2_reg_3158_reg[7]_i_1_n_7\,
      CO(2) => \WriteLocNext_2_reg_3158_reg[7]_i_1_n_8\,
      CO(1) => \WriteLocNext_2_reg_3158_reg[7]_i_1_n_9\,
      CO(0) => \WriteLocNext_2_reg_3158_reg[7]_i_1_n_10\,
      DI(7 downto 1) => B"0000000",
      DI(0) => WriteLocNext_3_reg_583(0),
      O(7 downto 0) => WriteLocNext_2_fu_1363_p3(7 downto 0),
      S(7 downto 1) => WriteLocNext_3_reg_583(7 downto 1),
      S(0) => \WriteLocNext_2_reg_3158[7]_i_2_n_3\
    );
\WriteLocNext_2_reg_3158_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => WriteLocNext_2_fu_1363_p3(8),
      Q => WriteLocNext_2_reg_3158(8),
      R => '0'
    );
\WriteLocNext_2_reg_3158_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => WriteLocNext_2_fu_1363_p3(9),
      Q => WriteLocNext_2_reg_3158(9),
      R => '0'
    );
\WriteLocNext_3_reg_583_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => WriteLocNext_2_reg_3158(0),
      Q => WriteLocNext_3_reg_583(0),
      R => PhaseV_reg_595
    );
\WriteLocNext_3_reg_583_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => WriteLocNext_2_reg_3158(10),
      Q => WriteLocNext_3_reg_583(10),
      R => PhaseV_reg_595
    );
\WriteLocNext_3_reg_583_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => WriteLocNext_2_reg_3158(11),
      Q => WriteLocNext_3_reg_583(11),
      R => PhaseV_reg_595
    );
\WriteLocNext_3_reg_583_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => WriteLocNext_2_reg_3158(12),
      Q => WriteLocNext_3_reg_583(12),
      R => PhaseV_reg_595
    );
\WriteLocNext_3_reg_583_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => WriteLocNext_2_reg_3158(13),
      Q => WriteLocNext_3_reg_583(13),
      R => PhaseV_reg_595
    );
\WriteLocNext_3_reg_583_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => WriteLocNext_2_reg_3158(14),
      Q => WriteLocNext_3_reg_583(14),
      R => PhaseV_reg_595
    );
\WriteLocNext_3_reg_583_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => WriteLocNext_2_reg_3158(15),
      Q => WriteLocNext_3_reg_583(15),
      R => PhaseV_reg_595
    );
\WriteLocNext_3_reg_583_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => WriteLocNext_2_reg_3158(16),
      Q => WriteLocNext_3_reg_583(16),
      R => PhaseV_reg_595
    );
\WriteLocNext_3_reg_583_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => WriteLocNext_2_reg_3158(17),
      Q => WriteLocNext_3_reg_583(17),
      R => PhaseV_reg_595
    );
\WriteLocNext_3_reg_583_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => WriteLocNext_2_reg_3158(18),
      Q => WriteLocNext_3_reg_583(18),
      R => PhaseV_reg_595
    );
\WriteLocNext_3_reg_583_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => WriteLocNext_2_reg_3158(19),
      Q => WriteLocNext_3_reg_583(19),
      R => PhaseV_reg_595
    );
\WriteLocNext_3_reg_583_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => WriteLocNext_2_reg_3158(1),
      Q => WriteLocNext_3_reg_583(1),
      R => PhaseV_reg_595
    );
\WriteLocNext_3_reg_583_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => WriteLocNext_2_reg_3158(20),
      Q => WriteLocNext_3_reg_583(20),
      R => PhaseV_reg_595
    );
\WriteLocNext_3_reg_583_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => WriteLocNext_2_reg_3158(21),
      Q => WriteLocNext_3_reg_583(21),
      R => PhaseV_reg_595
    );
\WriteLocNext_3_reg_583_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => WriteLocNext_2_reg_3158(22),
      Q => WriteLocNext_3_reg_583(22),
      R => PhaseV_reg_595
    );
\WriteLocNext_3_reg_583_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => WriteLocNext_2_reg_3158(23),
      Q => WriteLocNext_3_reg_583(23),
      R => PhaseV_reg_595
    );
\WriteLocNext_3_reg_583_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => WriteLocNext_2_reg_3158(24),
      Q => WriteLocNext_3_reg_583(24),
      R => PhaseV_reg_595
    );
\WriteLocNext_3_reg_583_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => WriteLocNext_2_reg_3158(25),
      Q => WriteLocNext_3_reg_583(25),
      R => PhaseV_reg_595
    );
\WriteLocNext_3_reg_583_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => WriteLocNext_2_reg_3158(26),
      Q => WriteLocNext_3_reg_583(26),
      R => PhaseV_reg_595
    );
\WriteLocNext_3_reg_583_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => WriteLocNext_2_reg_3158(27),
      Q => WriteLocNext_3_reg_583(27),
      R => PhaseV_reg_595
    );
\WriteLocNext_3_reg_583_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => WriteLocNext_2_reg_3158(28),
      Q => WriteLocNext_3_reg_583(28),
      R => PhaseV_reg_595
    );
\WriteLocNext_3_reg_583_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => WriteLocNext_2_reg_3158(29),
      Q => WriteLocNext_3_reg_583(29),
      R => PhaseV_reg_595
    );
\WriteLocNext_3_reg_583_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => WriteLocNext_2_reg_3158(2),
      Q => WriteLocNext_3_reg_583(2),
      R => PhaseV_reg_595
    );
\WriteLocNext_3_reg_583_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => WriteLocNext_2_reg_3158(30),
      Q => WriteLocNext_3_reg_583(30),
      R => PhaseV_reg_595
    );
\WriteLocNext_3_reg_583_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => WriteLocNext_2_reg_3158(31),
      Q => WriteLocNext_3_reg_583(31),
      R => PhaseV_reg_595
    );
\WriteLocNext_3_reg_583_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => WriteLocNext_2_reg_3158(3),
      Q => WriteLocNext_3_reg_583(3),
      R => PhaseV_reg_595
    );
\WriteLocNext_3_reg_583_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => WriteLocNext_2_reg_3158(4),
      Q => WriteLocNext_3_reg_583(4),
      R => PhaseV_reg_595
    );
\WriteLocNext_3_reg_583_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => WriteLocNext_2_reg_3158(5),
      Q => WriteLocNext_3_reg_583(5),
      R => PhaseV_reg_595
    );
\WriteLocNext_3_reg_583_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => WriteLocNext_2_reg_3158(6),
      Q => WriteLocNext_3_reg_583(6),
      R => PhaseV_reg_595
    );
\WriteLocNext_3_reg_583_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => WriteLocNext_2_reg_3158(7),
      Q => WriteLocNext_3_reg_583(7),
      R => PhaseV_reg_595
    );
\WriteLocNext_3_reg_583_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => WriteLocNext_2_reg_3158(8),
      Q => WriteLocNext_3_reg_583(8),
      R => PhaseV_reg_595
    );
\WriteLocNext_3_reg_583_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => WriteLocNext_2_reg_3158(9),
      Q => WriteLocNext_3_reg_583(9),
      R => PhaseV_reg_595
    );
\XLoopSize_reg_3004[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5355A3AA5C55ACAA"
    )
        port map (
      I0 => \XLoopSize_reg_3004_reg[7]_0\(0),
      I1 => \XLoopSize_reg_3004_reg[7]_1\(0),
      I2 => \XLoopSize_reg_3004_reg[0]_0\(1),
      I3 => \XLoopSize_reg_3004_reg[0]_0\(0),
      I4 => \XLoopSize_reg_3004_reg[7]_0\(1),
      I5 => \XLoopSize_reg_3004_reg[7]_1\(1),
      O => add_ln227_fu_1048_p2(1)
    );
\XLoopSize_reg_3004[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \XLoopSize_reg_3004_reg[11]_0\(3),
      I1 => \XLoopSize_reg_3004[11]_i_2_n_3\,
      I2 => \XLoopSize_reg_3004_reg[11]_0\(4),
      I3 => \XLoopSize_reg_3004_reg[11]_0\(5),
      I4 => \XLoopSize_reg_3004_reg[11]_0\(6),
      I5 => \XLoopSize_reg_3004_reg[11]_0\(7),
      O => add_ln227_fu_1048_p2(11)
    );
\XLoopSize_reg_3004[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \XLoopSize_reg_3004_reg[11]_0\(5),
      I1 => \XLoopSize_reg_3004_reg[11]_0\(6),
      I2 => \XLoopSize_reg_3004_reg[11]_0\(7),
      I3 => \XLoopSize_reg_3004_reg[11]_0\(4),
      I4 => \XLoopSize_reg_3004[11]_i_2_n_3\,
      I5 => \XLoopSize_reg_3004_reg[11]_0\(3),
      O => add_ln227_fu_1048_p2(12)
    );
\XLoopSize_reg_3004[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880080000000000"
    )
        port map (
      I0 => \XLoopSize_reg_3004_reg[11]_0\(1),
      I1 => \XLoopSize_reg_3004[4]_i_2_n_3\,
      I2 => shiftReg_addr,
      I3 => \XLoopSize_reg_3004_reg[7]_0\(4),
      I4 => \XLoopSize_reg_3004_reg[7]_1\(4),
      I5 => \XLoopSize_reg_3004_reg[11]_0\(2),
      O => \XLoopSize_reg_3004[11]_i_2_n_3\
    );
\XLoopSize_reg_3004[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"53F35FFFAC0CA000"
    )
        port map (
      I0 => \XLoopSize_reg_3004_reg[7]_1\(1),
      I1 => \XLoopSize_reg_3004_reg[7]_0\(1),
      I2 => shiftReg_addr,
      I3 => \XLoopSize_reg_3004_reg[7]_1\(0),
      I4 => \XLoopSize_reg_3004_reg[7]_0\(0),
      I5 => \XLoopSize_reg_3004_reg[11]_0\(0),
      O => add_ln227_fu_1048_p2(2)
    );
\XLoopSize_reg_3004[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F3F5FC0A03FA0C0"
    )
        port map (
      I0 => \XLoopSize_reg_3004_reg[7]_1\(2),
      I1 => \XLoopSize_reg_3004_reg[7]_0\(2),
      I2 => \XLoopSize_reg_3004[2]_i_2_n_3\,
      I3 => shiftReg_addr,
      I4 => \XLoopSize_reg_3004_reg[7]_0\(3),
      I5 => \XLoopSize_reg_3004_reg[7]_1\(3),
      O => add_ln227_fu_1048_p2(3)
    );
\XLoopSize_reg_3004[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACAA0C00A0AA0000"
    )
        port map (
      I0 => \XLoopSize_reg_3004_reg[7]_0\(0),
      I1 => \XLoopSize_reg_3004_reg[7]_1\(0),
      I2 => \XLoopSize_reg_3004_reg[0]_0\(1),
      I3 => \XLoopSize_reg_3004_reg[0]_0\(0),
      I4 => \XLoopSize_reg_3004_reg[7]_0\(1),
      I5 => \XLoopSize_reg_3004_reg[7]_1\(1),
      O => \XLoopSize_reg_3004[2]_i_2_n_3\
    );
\XLoopSize_reg_3004[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F3F5FC0A03FA0C0"
    )
        port map (
      I0 => \XLoopSize_reg_3004_reg[7]_1\(3),
      I1 => \XLoopSize_reg_3004_reg[7]_0\(3),
      I2 => \XLoopSize_reg_3004[3]_i_2_n_3\,
      I3 => shiftReg_addr,
      I4 => \XLoopSize_reg_3004_reg[7]_0\(4),
      I5 => \XLoopSize_reg_3004_reg[7]_1\(4),
      O => add_ln227_fu_1048_p2(4)
    );
\XLoopSize_reg_3004[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC0CA00000000000"
    )
        port map (
      I0 => \XLoopSize_reg_3004_reg[7]_1\(1),
      I1 => \XLoopSize_reg_3004_reg[7]_0\(1),
      I2 => shiftReg_addr,
      I3 => \XLoopSize_reg_3004_reg[7]_1\(0),
      I4 => \XLoopSize_reg_3004_reg[7]_0\(0),
      I5 => \XLoopSize_reg_3004_reg[11]_0\(0),
      O => \XLoopSize_reg_3004[3]_i_2_n_3\
    );
\XLoopSize_reg_3004[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F3F5FC0A03FA0C0"
    )
        port map (
      I0 => \XLoopSize_reg_3004_reg[7]_1\(4),
      I1 => \XLoopSize_reg_3004_reg[7]_0\(4),
      I2 => \XLoopSize_reg_3004[4]_i_2_n_3\,
      I3 => shiftReg_addr,
      I4 => \XLoopSize_reg_3004_reg[7]_0\(5),
      I5 => \XLoopSize_reg_3004_reg[7]_1\(5),
      O => add_ln227_fu_1048_p2(5)
    );
\XLoopSize_reg_3004[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0A00000C00000"
    )
        port map (
      I0 => \XLoopSize_reg_3004_reg[7]_1\(2),
      I1 => \XLoopSize_reg_3004_reg[7]_0\(2),
      I2 => \XLoopSize_reg_3004[2]_i_2_n_3\,
      I3 => shiftReg_addr,
      I4 => \XLoopSize_reg_3004_reg[7]_0\(3),
      I5 => \XLoopSize_reg_3004_reg[7]_1\(3),
      O => \XLoopSize_reg_3004[4]_i_2_n_3\
    );
\XLoopSize_reg_3004[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F3F5FC0A03FA0C0"
    )
        port map (
      I0 => \XLoopSize_reg_3004_reg[7]_1\(5),
      I1 => \XLoopSize_reg_3004_reg[7]_0\(5),
      I2 => \XLoopSize_reg_3004[5]_i_2_n_3\,
      I3 => shiftReg_addr,
      I4 => \XLoopSize_reg_3004_reg[7]_0\(6),
      I5 => \XLoopSize_reg_3004_reg[7]_1\(6),
      O => add_ln227_fu_1048_p2(6)
    );
\XLoopSize_reg_3004[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0A00000C00000"
    )
        port map (
      I0 => \XLoopSize_reg_3004_reg[7]_1\(3),
      I1 => \XLoopSize_reg_3004_reg[7]_0\(3),
      I2 => \XLoopSize_reg_3004[3]_i_2_n_3\,
      I3 => shiftReg_addr,
      I4 => \XLoopSize_reg_3004_reg[7]_0\(4),
      I5 => \XLoopSize_reg_3004_reg[7]_1\(4),
      O => \XLoopSize_reg_3004[5]_i_2_n_3\
    );
\XLoopSize_reg_3004[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F3F5FC0A03FA0C0"
    )
        port map (
      I0 => \XLoopSize_reg_3004_reg[7]_1\(6),
      I1 => \XLoopSize_reg_3004_reg[7]_0\(6),
      I2 => \XLoopSize_reg_3004[6]_i_2_n_3\,
      I3 => shiftReg_addr,
      I4 => \XLoopSize_reg_3004_reg[7]_0\(7),
      I5 => \XLoopSize_reg_3004_reg[7]_1\(7),
      O => add_ln227_fu_1048_p2(7)
    );
\XLoopSize_reg_3004[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0C0A00000C00000"
    )
        port map (
      I0 => \XLoopSize_reg_3004_reg[7]_1\(4),
      I1 => \XLoopSize_reg_3004_reg[7]_0\(4),
      I2 => \XLoopSize_reg_3004[4]_i_2_n_3\,
      I3 => shiftReg_addr,
      I4 => \XLoopSize_reg_3004_reg[7]_0\(5),
      I5 => \XLoopSize_reg_3004_reg[7]_1\(5),
      O => \XLoopSize_reg_3004[6]_i_2_n_3\
    );
\XLoopSize_reg_3004[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F3F5FC0A03FA0C0"
    )
        port map (
      I0 => \XLoopSize_reg_3004_reg[7]_1\(7),
      I1 => \XLoopSize_reg_3004_reg[7]_0\(7),
      I2 => \XLoopSize_reg_3004[11]_i_2_n_3\,
      I3 => shiftReg_addr,
      I4 => \XLoopSize_reg_3004_reg[7]_0\(8),
      I5 => \XLoopSize_reg_3004_reg[7]_1\(8),
      O => add_ln227_fu_1048_p2(8)
    );
\XLoopSize_reg_3004[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777FF7FF88800800"
    )
        port map (
      I0 => \XLoopSize_reg_3004_reg[11]_0\(4),
      I1 => \XLoopSize_reg_3004[11]_i_2_n_3\,
      I2 => shiftReg_addr,
      I3 => \XLoopSize_reg_3004_reg[7]_0\(7),
      I4 => \XLoopSize_reg_3004_reg[7]_1\(7),
      I5 => \XLoopSize_reg_3004_reg[11]_0\(5),
      O => add_ln227_fu_1048_p2(9)
    );
\XLoopSize_reg_3004[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \XLoopSize_reg_3004_reg[11]_0\(5),
      I1 => \XLoopSize_reg_3004_reg[11]_0\(3),
      I2 => \XLoopSize_reg_3004[11]_i_2_n_3\,
      I3 => \XLoopSize_reg_3004_reg[11]_0\(4),
      I4 => \XLoopSize_reg_3004_reg[11]_0\(6),
      O => add_ln227_fu_1048_p2(10)
    );
\XLoopSize_reg_3004_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => add_ln227_fu_1048_p2(1),
      Q => XLoopSize_reg_3004(0),
      R => '0'
    );
\XLoopSize_reg_3004_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => add_ln227_fu_1048_p2(11),
      Q => XLoopSize_reg_3004(10),
      R => '0'
    );
\XLoopSize_reg_3004_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => add_ln227_fu_1048_p2(12),
      Q => XLoopSize_reg_3004(11),
      R => '0'
    );
\XLoopSize_reg_3004_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => add_ln227_fu_1048_p2(2),
      Q => XLoopSize_reg_3004(1),
      R => '0'
    );
\XLoopSize_reg_3004_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => add_ln227_fu_1048_p2(3),
      Q => XLoopSize_reg_3004(2),
      R => '0'
    );
\XLoopSize_reg_3004_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => add_ln227_fu_1048_p2(4),
      Q => XLoopSize_reg_3004(3),
      R => '0'
    );
\XLoopSize_reg_3004_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => add_ln227_fu_1048_p2(5),
      Q => XLoopSize_reg_3004(4),
      R => '0'
    );
\XLoopSize_reg_3004_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => add_ln227_fu_1048_p2(6),
      Q => XLoopSize_reg_3004(5),
      R => '0'
    );
\XLoopSize_reg_3004_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => add_ln227_fu_1048_p2(7),
      Q => XLoopSize_reg_3004(6),
      R => '0'
    );
\XLoopSize_reg_3004_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => add_ln227_fu_1048_p2(8),
      Q => XLoopSize_reg_3004(7),
      R => '0'
    );
\XLoopSize_reg_3004_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => add_ln227_fu_1048_p2(9),
      Q => XLoopSize_reg_3004(8),
      R => '0'
    );
\XLoopSize_reg_3004_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => add_ln227_fu_1048_p2(10),
      Q => XLoopSize_reg_3004(9),
      R => '0'
    );
\YLoopSize_reg_3020[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => \YLoopSize_reg_3020_reg[0]_i_2_n_5\,
      I1 => InLines_reg_2992(0),
      I2 => OutLines_reg_2985(0),
      O => YLoopSize_fu_1080_p2(0)
    );
\YLoopSize_reg_3020[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => OutLines_reg_2985(8),
      I1 => InLines_reg_2992(8),
      I2 => OutLines_reg_2985(9),
      I3 => InLines_reg_2992(9),
      O => \YLoopSize_reg_3020[0]_i_10_n_3\
    );
\YLoopSize_reg_3020[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => OutLines_reg_2985(6),
      I1 => InLines_reg_2992(6),
      I2 => OutLines_reg_2985(7),
      I3 => InLines_reg_2992(7),
      O => \YLoopSize_reg_3020[0]_i_11_n_3\
    );
\YLoopSize_reg_3020[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => OutLines_reg_2985(4),
      I1 => InLines_reg_2992(4),
      I2 => OutLines_reg_2985(5),
      I3 => InLines_reg_2992(5),
      O => \YLoopSize_reg_3020[0]_i_12_n_3\
    );
\YLoopSize_reg_3020[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => OutLines_reg_2985(2),
      I1 => InLines_reg_2992(2),
      I2 => OutLines_reg_2985(3),
      I3 => InLines_reg_2992(3),
      O => \YLoopSize_reg_3020[0]_i_13_n_3\
    );
\YLoopSize_reg_3020[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => OutLines_reg_2985(0),
      I1 => InLines_reg_2992(0),
      I2 => OutLines_reg_2985(1),
      I3 => InLines_reg_2992(1),
      O => \YLoopSize_reg_3020[0]_i_14_n_3\
    );
\YLoopSize_reg_3020[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => OutLines_reg_2985(10),
      I1 => InLines_reg_2992(10),
      I2 => InLines_reg_2992(11),
      I3 => OutLines_reg_2985(11),
      O => \YLoopSize_reg_3020[0]_i_3_n_3\
    );
\YLoopSize_reg_3020[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => OutLines_reg_2985(8),
      I1 => InLines_reg_2992(8),
      I2 => InLines_reg_2992(9),
      I3 => OutLines_reg_2985(9),
      O => \YLoopSize_reg_3020[0]_i_4_n_3\
    );
\YLoopSize_reg_3020[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => OutLines_reg_2985(6),
      I1 => InLines_reg_2992(6),
      I2 => InLines_reg_2992(7),
      I3 => OutLines_reg_2985(7),
      O => \YLoopSize_reg_3020[0]_i_5_n_3\
    );
\YLoopSize_reg_3020[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => OutLines_reg_2985(4),
      I1 => InLines_reg_2992(4),
      I2 => InLines_reg_2992(5),
      I3 => OutLines_reg_2985(5),
      O => \YLoopSize_reg_3020[0]_i_6_n_3\
    );
\YLoopSize_reg_3020[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => OutLines_reg_2985(2),
      I1 => InLines_reg_2992(2),
      I2 => InLines_reg_2992(3),
      I3 => OutLines_reg_2985(3),
      O => \YLoopSize_reg_3020[0]_i_7_n_3\
    );
\YLoopSize_reg_3020[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => OutLines_reg_2985(0),
      I1 => InLines_reg_2992(0),
      I2 => InLines_reg_2992(1),
      I3 => OutLines_reg_2985(1),
      O => \YLoopSize_reg_3020[0]_i_8_n_3\
    );
\YLoopSize_reg_3020[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => OutLines_reg_2985(10),
      I1 => InLines_reg_2992(10),
      I2 => OutLines_reg_2985(11),
      I3 => InLines_reg_2992(11),
      O => \YLoopSize_reg_3020[0]_i_9_n_3\
    );
\YLoopSize_reg_3020[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => OutLines_reg_2985(11),
      I1 => InLines_reg_2992(11),
      I2 => \YLoopSize_reg_3020_reg[0]_i_2_n_5\,
      O => TotalLines_fu_1074_p3(11)
    );
\YLoopSize_reg_3020[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => OutLines_reg_2985(10),
      I1 => InLines_reg_2992(10),
      I2 => \YLoopSize_reg_3020_reg[0]_i_2_n_5\,
      O => TotalLines_fu_1074_p3(10)
    );
\YLoopSize_reg_3020[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => OutLines_reg_2985(9),
      I1 => InLines_reg_2992(9),
      I2 => \YLoopSize_reg_3020_reg[0]_i_2_n_5\,
      O => TotalLines_fu_1074_p3(9)
    );
\YLoopSize_reg_3020[8]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"53"
    )
        port map (
      I0 => OutLines_reg_2985(1),
      I1 => InLines_reg_2992(1),
      I2 => \YLoopSize_reg_3020_reg[0]_i_2_n_5\,
      O => \YLoopSize_reg_3020[8]_i_10_n_3\
    );
\YLoopSize_reg_3020[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => OutLines_reg_2985(0),
      I1 => InLines_reg_2992(0),
      I2 => \YLoopSize_reg_3020_reg[0]_i_2_n_5\,
      O => TotalLines_fu_1074_p3(0)
    );
\YLoopSize_reg_3020[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => OutLines_reg_2985(8),
      I1 => InLines_reg_2992(8),
      I2 => \YLoopSize_reg_3020_reg[0]_i_2_n_5\,
      O => TotalLines_fu_1074_p3(8)
    );
\YLoopSize_reg_3020[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => OutLines_reg_2985(7),
      I1 => InLines_reg_2992(7),
      I2 => \YLoopSize_reg_3020_reg[0]_i_2_n_5\,
      O => TotalLines_fu_1074_p3(7)
    );
\YLoopSize_reg_3020[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => OutLines_reg_2985(6),
      I1 => InLines_reg_2992(6),
      I2 => \YLoopSize_reg_3020_reg[0]_i_2_n_5\,
      O => TotalLines_fu_1074_p3(6)
    );
\YLoopSize_reg_3020[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => OutLines_reg_2985(5),
      I1 => InLines_reg_2992(5),
      I2 => \YLoopSize_reg_3020_reg[0]_i_2_n_5\,
      O => TotalLines_fu_1074_p3(5)
    );
\YLoopSize_reg_3020[8]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => OutLines_reg_2985(4),
      I1 => InLines_reg_2992(4),
      I2 => \YLoopSize_reg_3020_reg[0]_i_2_n_5\,
      O => TotalLines_fu_1074_p3(4)
    );
\YLoopSize_reg_3020[8]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => OutLines_reg_2985(3),
      I1 => InLines_reg_2992(3),
      I2 => \YLoopSize_reg_3020_reg[0]_i_2_n_5\,
      O => TotalLines_fu_1074_p3(3)
    );
\YLoopSize_reg_3020[8]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => OutLines_reg_2985(2),
      I1 => InLines_reg_2992(2),
      I2 => \YLoopSize_reg_3020_reg[0]_i_2_n_5\,
      O => TotalLines_fu_1074_p3(2)
    );
\YLoopSize_reg_3020_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => YLoopSize_fu_1080_p2(0),
      Q => YLoopSize_reg_3020(0),
      R => '0'
    );
\YLoopSize_reg_3020_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_YLoopSize_reg_3020_reg[0]_i_2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \YLoopSize_reg_3020_reg[0]_i_2_n_5\,
      CO(4) => \YLoopSize_reg_3020_reg[0]_i_2_n_6\,
      CO(3) => \YLoopSize_reg_3020_reg[0]_i_2_n_7\,
      CO(2) => \YLoopSize_reg_3020_reg[0]_i_2_n_8\,
      CO(1) => \YLoopSize_reg_3020_reg[0]_i_2_n_9\,
      CO(0) => \YLoopSize_reg_3020_reg[0]_i_2_n_10\,
      DI(7 downto 6) => B"00",
      DI(5) => \YLoopSize_reg_3020[0]_i_3_n_3\,
      DI(4) => \YLoopSize_reg_3020[0]_i_4_n_3\,
      DI(3) => \YLoopSize_reg_3020[0]_i_5_n_3\,
      DI(2) => \YLoopSize_reg_3020[0]_i_6_n_3\,
      DI(1) => \YLoopSize_reg_3020[0]_i_7_n_3\,
      DI(0) => \YLoopSize_reg_3020[0]_i_8_n_3\,
      O(7 downto 0) => \NLW_YLoopSize_reg_3020_reg[0]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7 downto 6) => B"00",
      S(5) => \YLoopSize_reg_3020[0]_i_9_n_3\,
      S(4) => \YLoopSize_reg_3020[0]_i_10_n_3\,
      S(3) => \YLoopSize_reg_3020[0]_i_11_n_3\,
      S(2) => \YLoopSize_reg_3020[0]_i_12_n_3\,
      S(1) => \YLoopSize_reg_3020[0]_i_13_n_3\,
      S(0) => \YLoopSize_reg_3020[0]_i_14_n_3\
    );
\YLoopSize_reg_3020_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => YLoopSize_fu_1080_p2(10),
      Q => YLoopSize_reg_3020(10),
      R => '0'
    );
\YLoopSize_reg_3020_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => YLoopSize_fu_1080_p2(11),
      Q => YLoopSize_reg_3020(11),
      R => '0'
    );
\YLoopSize_reg_3020_reg[11]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \YLoopSize_reg_3020_reg[8]_i_1_n_3\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_YLoopSize_reg_3020_reg[11]_i_1_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \YLoopSize_reg_3020_reg[11]_i_1_n_9\,
      CO(0) => \YLoopSize_reg_3020_reg[11]_i_1_n_10\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \NLW_YLoopSize_reg_3020_reg[11]_i_1_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => YLoopSize_fu_1080_p2(11 downto 9),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => TotalLines_fu_1074_p3(11 downto 9)
    );
\YLoopSize_reg_3020_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => YLoopSize_fu_1080_p2(1),
      Q => YLoopSize_reg_3020(1),
      R => '0'
    );
\YLoopSize_reg_3020_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => YLoopSize_fu_1080_p2(2),
      Q => YLoopSize_reg_3020(2),
      R => '0'
    );
\YLoopSize_reg_3020_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => YLoopSize_fu_1080_p2(3),
      Q => YLoopSize_reg_3020(3),
      R => '0'
    );
\YLoopSize_reg_3020_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => YLoopSize_fu_1080_p2(4),
      Q => YLoopSize_reg_3020(4),
      R => '0'
    );
\YLoopSize_reg_3020_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => YLoopSize_fu_1080_p2(5),
      Q => YLoopSize_reg_3020(5),
      R => '0'
    );
\YLoopSize_reg_3020_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => YLoopSize_fu_1080_p2(6),
      Q => YLoopSize_reg_3020(6),
      R => '0'
    );
\YLoopSize_reg_3020_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => YLoopSize_fu_1080_p2(7),
      Q => YLoopSize_reg_3020(7),
      R => '0'
    );
\YLoopSize_reg_3020_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => YLoopSize_fu_1080_p2(8),
      Q => YLoopSize_reg_3020(8),
      R => '0'
    );
\YLoopSize_reg_3020_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => TotalLines_fu_1074_p3(0),
      CI_TOP => '0',
      CO(7) => \YLoopSize_reg_3020_reg[8]_i_1_n_3\,
      CO(6) => \YLoopSize_reg_3020_reg[8]_i_1_n_4\,
      CO(5) => \YLoopSize_reg_3020_reg[8]_i_1_n_5\,
      CO(4) => \YLoopSize_reg_3020_reg[8]_i_1_n_6\,
      CO(3) => \YLoopSize_reg_3020_reg[8]_i_1_n_7\,
      CO(2) => \YLoopSize_reg_3020_reg[8]_i_1_n_8\,
      CO(1) => \YLoopSize_reg_3020_reg[8]_i_1_n_9\,
      CO(0) => \YLoopSize_reg_3020_reg[8]_i_1_n_10\,
      DI(7 downto 0) => B"00000001",
      O(7 downto 0) => YLoopSize_fu_1080_p2(8 downto 1),
      S(7 downto 1) => TotalLines_fu_1074_p3(8 downto 2),
      S(0) => \YLoopSize_reg_3020[8]_i_10_n_3\
    );
\YLoopSize_reg_3020_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => YLoopSize_fu_1080_p2(9),
      Q => YLoopSize_reg_3020(9),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0FFD0D0"
    )
        port map (
      I0 => int_ap_ready_reg_i_2_n_5,
      I1 => icmp_ln260_reg_3062,
      I2 => ap_CS_fsm_state7,
      I3 => \ap_CS_fsm_reg[1]_0\(0),
      I4 => \^q\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEFEFAAAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => \ap_CS_fsm[3]_i_2_n_3\,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F20000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \ap_CS_fsm[3]_i_2_n_3\,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => ap_CS_fsm_pp0_stage0,
      O => \ap_CS_fsm[3]_i_1__2_n_3\
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => indvar_flatten_reg_516_reg(2),
      I1 => indvar_flatten_reg_516_reg(4),
      I2 => indvar_flatten_reg_516_reg(3),
      I3 => \ap_CS_fsm[3]_i_3_n_3\,
      O => \ap_CS_fsm[3]_i_2_n_3\
    );
\ap_CS_fsm[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEFFF"
    )
        port map (
      I0 => indvar_flatten_reg_516_reg(1),
      I1 => indvar_flatten_reg_516_reg(0),
      I2 => indvar_flatten_reg_516_reg(7),
      I3 => indvar_flatten_reg_516_reg(8),
      I4 => indvar_flatten_reg_516_reg(5),
      I5 => indvar_flatten_reg_516_reg(6),
      O => \ap_CS_fsm[3]_i_3_n_3\
    );
\ap_CS_fsm[4]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state21,
      I1 => ap_CS_fsm_state6,
      O => ap_NS_fsm(4)
    );
\ap_CS_fsm[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => icmp_ln260_reg_3062,
      I2 => int_ap_ready_reg_i_2_n_5,
      O => ap_NS_fsm(5)
    );
\ap_CS_fsm[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFAAAAAAAAAAAA"
    )
        port map (
      I0 => p_1_in9_in,
      I1 => ap_enable_reg_pp1_iter1_reg_n_3,
      I2 => ap_enable_reg_pp1_iter0,
      I3 => \ap_CS_fsm[7]_i_2_n_3\,
      I4 => \ap_CS_fsm[7]_i_3_n_3\,
      I5 => ap_CS_fsm_pp1_stage0,
      O => ap_NS_fsm(6)
    );
\ap_CS_fsm[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF40FF0000"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter1_reg_n_3,
      I1 => ap_enable_reg_pp1_iter0,
      I2 => \ap_CS_fsm[7]_i_2_n_3\,
      I3 => \ap_CS_fsm[7]_i_3_n_3\,
      I4 => ap_CS_fsm_pp1_stage0,
      I5 => \ap_CS_fsm[7]_i_4_n_3\,
      O => ap_NS_fsm(7)
    );
\ap_CS_fsm[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_condition_pp1_exit_iter0_state9,
      I1 => LineBuf_val_V_0_U_n_51,
      O => \ap_CS_fsm[7]_i_2_n_3\
    );
\ap_CS_fsm[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => LineBuf_val_V_0_U_n_51,
      I1 => ap_enable_reg_pp1_iter11_reg_n_3,
      I2 => ap_enable_reg_pp1_iter10,
      O => \ap_CS_fsm[7]_i_3_n_3\
    );
\ap_CS_fsm[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \cmp40233_i_reg_3066_reg_n_3_[0]\,
      O => \ap_CS_fsm[7]_i_4_n_3\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => SS(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg[1]_0\(0),
      Q => ap_CS_fsm_state2,
      R => SS(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => SS(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[3]_i_1__2_n_3\,
      Q => ap_CS_fsm_state6,
      R => SS(0)
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state7,
      R => SS(0)
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state8,
      R => SS(0)
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_pp1_stage0,
      R => SS(0)
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state21,
      R => SS(0)
    );
\ap_enable_reg_pp0_iter0_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD00000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \ap_CS_fsm[3]_i_2_n_3\,
      I2 => ap_CS_fsm_state2,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter0_i_1__0_n_3\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__0_n_3\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2_n_3\,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter1_i_1__0_n_3\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__0_n_3\,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1,
      Q => ap_enable_reg_pp0_iter2,
      R => SS(0)
    );
\ap_enable_reg_pp1_iter0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777070000000000"
    )
        port map (
      I0 => ap_condition_pp1_exit_iter0_state9,
      I1 => p_27_in,
      I2 => \cmp40233_i_reg_3066_reg_n_3_[0]\,
      I3 => ap_CS_fsm_state8,
      I4 => ap_enable_reg_pp1_iter0,
      I5 => ap_rst_n,
      O => \ap_enable_reg_pp1_iter0_i_1__0_n_3\
    );
ap_enable_reg_pp1_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp1_iter0_i_1__0_n_3\,
      Q => ap_enable_reg_pp1_iter0,
      R => '0'
    );
ap_enable_reg_pp1_iter10_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => ap_enable_reg_pp1_iter9,
      Q => ap_enable_reg_pp1_iter10,
      R => SS(0)
    );
ap_enable_reg_pp1_iter11_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0FFD00000000000"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \cmp40233_i_reg_3066_reg_n_3_[0]\,
      I2 => ap_enable_reg_pp1_iter11_reg_n_3,
      I3 => LineBuf_val_V_0_U_n_51,
      I4 => ap_enable_reg_pp1_iter10,
      I5 => ap_rst_n,
      O => ap_enable_reg_pp1_iter11_i_1_n_3
    );
ap_enable_reg_pp1_iter11_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp1_iter11_i_1_n_3,
      Q => ap_enable_reg_pp1_iter11_reg_n_3,
      R => '0'
    );
\ap_enable_reg_pp1_iter1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp1_iter1_reg_n_3,
      I2 => LineBuf_val_V_0_U_n_51,
      I3 => ap_enable_reg_pp1_iter0,
      I4 => \ap_CS_fsm[7]_i_2_n_3\,
      O => \ap_enable_reg_pp1_iter1_i_1__0_n_3\
    );
ap_enable_reg_pp1_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp1_iter1_i_1__0_n_3\,
      Q => ap_enable_reg_pp1_iter1_reg_n_3,
      R => '0'
    );
ap_enable_reg_pp1_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => ap_enable_reg_pp1_iter1_reg_n_3,
      Q => ap_enable_reg_pp1_iter2,
      R => SS(0)
    );
ap_enable_reg_pp1_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => ap_enable_reg_pp1_iter2,
      Q => ap_enable_reg_pp1_iter3,
      R => SS(0)
    );
ap_enable_reg_pp1_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => ap_enable_reg_pp1_iter3,
      Q => ap_enable_reg_pp1_iter4,
      R => SS(0)
    );
ap_enable_reg_pp1_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => ap_enable_reg_pp1_iter4,
      Q => ap_enable_reg_pp1_iter5,
      R => SS(0)
    );
ap_enable_reg_pp1_iter6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => ap_enable_reg_pp1_iter5,
      Q => ap_enable_reg_pp1_iter6,
      R => SS(0)
    );
ap_enable_reg_pp1_iter7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => ap_enable_reg_pp1_iter6,
      Q => ap_enable_reg_pp1_iter7,
      R => SS(0)
    );
ap_enable_reg_pp1_iter8_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => ap_enable_reg_pp1_iter7,
      Q => ap_enable_reg_pp1_iter8,
      R => SS(0)
    );
ap_enable_reg_pp1_iter9_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp1_stage0_subdone,
      D => ap_enable_reg_pp1_iter8,
      Q => ap_enable_reg_pp1_iter9,
      R => SS(0)
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_U_n_100,
      Q => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680(0),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_U_n_99,
      Q => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680(1),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_U_n_98,
      Q => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680(2),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_U_n_97,
      Q => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680(3),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_U_n_96,
      Q => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680(4),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_U_n_95,
      Q => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680(5),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_U_n_94,
      Q => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680(6),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_U_n_93,
      Q => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680(7),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_U_n_92,
      Q => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670(0),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_U_n_91,
      Q => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670(1),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_U_n_90,
      Q => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670(2),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_U_n_89,
      Q => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670(3),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_U_n_88,
      Q => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670(4),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_U_n_87,
      Q => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670(5),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_U_n_86,
      Q => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670(6),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_U_n_85,
      Q => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670(7),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_U_n_84,
      Q => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660(0),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_U_n_83,
      Q => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660(1),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_U_n_82,
      Q => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660(2),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_U_n_81,
      Q => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660(3),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_U_n_80,
      Q => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660(4),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_U_n_79,
      Q => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660(5),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_U_n_78,
      Q => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660(6),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_U_n_77,
      Q => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660(7),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_U_n_76,
      Q => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650(0),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_U_n_75,
      Q => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650(1),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_U_n_74,
      Q => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650(2),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_U_n_73,
      Q => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650(3),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_U_n_72,
      Q => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650(4),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_U_n_71,
      Q => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650(5),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_U_n_70,
      Q => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650(6),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_U_n_69,
      Q => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650(7),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_U_n_68,
      Q => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640(0),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_U_n_67,
      Q => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640(1),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_U_n_66,
      Q => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640(2),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_U_n_65,
      Q => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640(3),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_U_n_64,
      Q => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640(4),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_U_n_63,
      Q => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640(5),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_U_n_62,
      Q => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640(6),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_U_n_61,
      Q => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640(7),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_1035_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_4_q1(0),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_1035(0),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_1035_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_4_q1(1),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_1035(1),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_1035_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_4_q1(2),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_1035(2),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_1035_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_4_q1(3),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_1035(3),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_1035_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_4_q1(4),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_1035(4),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_1035_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_4_q1(5),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_1035(5),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_1035_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_4_q1(6),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_1035(6),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_1035_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_4_q1(7),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_1035(7),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_1026_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_4_q1(8),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_1026(0),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_1026_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_4_q1(9),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_1026(1),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_1026_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_4_q1(10),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_1026(2),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_1026_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_4_q1(11),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_1026(3),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_1026_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_4_q1(12),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_1026(4),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_1026_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_4_q1(13),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_1026(5),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_1026_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_4_q1(14),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_1026(6),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_1026_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_4_q1(15),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_1026(7),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_1017_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_4_q1(16),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_1017(0),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_1017_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_4_q1(17),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_1017(1),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_1017_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_4_q1(18),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_1017(2),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_1017_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_4_q1(19),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_1017(3),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_1017_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_4_q1(20),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_1017(4),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_1017_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_4_q1(21),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_1017(5),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_1017_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_4_q1(22),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_1017(6),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_1017_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_4_q1(23),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_1017(7),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_1_3_0_i_reg_1008_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_4_q1(24),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_1_3_0_i_reg_1008(0),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_1_3_0_i_reg_1008_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_4_q1(25),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_1_3_0_i_reg_1008(1),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_1_3_0_i_reg_1008_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_4_q1(26),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_1_3_0_i_reg_1008(2),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_1_3_0_i_reg_1008_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_4_q1(27),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_1_3_0_i_reg_1008(3),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_1_3_0_i_reg_1008_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_4_q1(28),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_1_3_0_i_reg_1008(4),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_1_3_0_i_reg_1008_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_4_q1(29),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_1_3_0_i_reg_1008(5),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_1_3_0_i_reg_1008_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_4_q1(30),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_1_3_0_i_reg_1008(6),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_1_3_0_i_reg_1008_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_4_q1(31),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_1_3_0_i_reg_1008(7),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_1_4_0_i_reg_999_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_4_q1(32),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_1_4_0_i_reg_999(0),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_1_4_0_i_reg_999_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_4_q1(33),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_1_4_0_i_reg_999(1),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_1_4_0_i_reg_999_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_4_q1(34),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_1_4_0_i_reg_999(2),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_1_4_0_i_reg_999_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_4_q1(35),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_1_4_0_i_reg_999(3),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_1_4_0_i_reg_999_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_4_q1(36),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_1_4_0_i_reg_999(4),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_1_4_0_i_reg_999_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_4_q1(37),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_1_4_0_i_reg_999(5),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_1_4_0_i_reg_999_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_4_q1(38),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_1_4_0_i_reg_999(6),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_1_4_0_i_reg_999_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_4_q1(39),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_1_4_0_i_reg_999(7),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_1_5_0_i_reg_990_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_4_q1(40),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_1_5_0_i_reg_990(0),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_1_5_0_i_reg_990_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_4_q1(41),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_1_5_0_i_reg_990(1),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_1_5_0_i_reg_990_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_4_q1(42),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_1_5_0_i_reg_990(2),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_1_5_0_i_reg_990_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_4_q1(43),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_1_5_0_i_reg_990(3),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_1_5_0_i_reg_990_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_4_q1(44),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_1_5_0_i_reg_990(4),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_1_5_0_i_reg_990_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_4_q1(45),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_1_5_0_i_reg_990(5),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_1_5_0_i_reg_990_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_4_q1(46),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_1_5_0_i_reg_990(6),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_1_5_0_i_reg_990_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_4_q1(47),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_1_5_0_i_reg_990(7),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_980_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_3_q1(0),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_980(0),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_980_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_3_q1(1),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_980(1),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_980_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_3_q1(2),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_980(2),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_980_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_3_q1(3),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_980(3),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_980_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_3_q1(4),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_980(4),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_980_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_3_q1(5),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_980(5),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_980_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_3_q1(6),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_980(6),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_980_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_3_q1(7),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_980(7),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_970_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_3_q1(8),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_970(0),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_970_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_3_q1(9),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_970(1),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_970_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_3_q1(10),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_970(2),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_970_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_3_q1(11),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_970(3),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_970_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_3_q1(12),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_970(4),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_970_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_3_q1(13),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_970(5),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_970_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_3_q1(14),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_970(6),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_970_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_3_q1(15),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_970(7),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_960_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_3_q1(16),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_960(0),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_960_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_3_q1(17),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_960(1),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_960_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_3_q1(18),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_960(2),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_960_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_3_q1(19),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_960(3),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_960_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_3_q1(20),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_960(4),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_960_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_3_q1(21),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_960(5),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_960_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_3_q1(22),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_960(6),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_960_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_3_q1(23),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_960(7),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_3_0_i_reg_950_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_3_q1(24),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_2_3_0_i_reg_950(0),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_3_0_i_reg_950_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_3_q1(25),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_2_3_0_i_reg_950(1),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_3_0_i_reg_950_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_3_q1(26),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_2_3_0_i_reg_950(2),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_3_0_i_reg_950_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_3_q1(27),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_2_3_0_i_reg_950(3),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_3_0_i_reg_950_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_3_q1(28),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_2_3_0_i_reg_950(4),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_3_0_i_reg_950_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_3_q1(29),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_2_3_0_i_reg_950(5),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_3_0_i_reg_950_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_3_q1(30),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_2_3_0_i_reg_950(6),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_3_0_i_reg_950_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_3_q1(31),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_2_3_0_i_reg_950(7),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_4_0_i_reg_940_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_3_q1(32),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_2_4_0_i_reg_940(0),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_4_0_i_reg_940_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_3_q1(33),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_2_4_0_i_reg_940(1),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_4_0_i_reg_940_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_3_q1(34),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_2_4_0_i_reg_940(2),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_4_0_i_reg_940_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_3_q1(35),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_2_4_0_i_reg_940(3),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_4_0_i_reg_940_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_3_q1(36),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_2_4_0_i_reg_940(4),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_4_0_i_reg_940_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_3_q1(37),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_2_4_0_i_reg_940(5),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_4_0_i_reg_940_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_3_q1(38),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_2_4_0_i_reg_940(6),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_4_0_i_reg_940_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_3_q1(39),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_2_4_0_i_reg_940(7),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_5_0_i_reg_930_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_3_q1(40),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_2_5_0_i_reg_930(0),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_5_0_i_reg_930_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_3_q1(41),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_2_5_0_i_reg_930(1),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_5_0_i_reg_930_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_3_q1(42),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_2_5_0_i_reg_930(2),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_5_0_i_reg_930_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_3_q1(43),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_2_5_0_i_reg_930(3),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_5_0_i_reg_930_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_3_q1(44),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_2_5_0_i_reg_930(4),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_5_0_i_reg_930_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_3_q1(45),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_2_5_0_i_reg_930(5),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_5_0_i_reg_930_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_3_q1(46),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_2_5_0_i_reg_930(6),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_2_5_0_i_reg_930_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_3_q1(47),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_2_5_0_i_reg_930(7),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_920_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_2_q1(0),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_920(0),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_920_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_2_q1(1),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_920(1),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_920_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_2_q1(2),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_920(2),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_920_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_2_q1(3),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_920(3),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_920_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_2_q1(4),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_920(4),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_920_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_2_q1(5),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_920(5),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_920_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_2_q1(6),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_920(6),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_920_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_2_q1(7),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_920(7),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_910_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_2_q1(8),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_910(0),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_910_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_2_q1(9),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_910(1),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_910_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_2_q1(10),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_910(2),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_910_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_2_q1(11),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_910(3),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_910_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_2_q1(12),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_910(4),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_910_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_2_q1(13),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_910(5),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_910_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_2_q1(14),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_910(6),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_910_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_2_q1(15),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_910(7),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_900_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_2_q1(16),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_900(0),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_900_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_2_q1(17),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_900(1),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_900_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_2_q1(18),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_900(2),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_900_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_2_q1(19),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_900(3),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_900_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_2_q1(20),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_900(4),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_900_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_2_q1(21),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_900(5),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_900_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_2_q1(22),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_900(6),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_900_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_2_q1(23),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_900(7),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_3_0_i_reg_890_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_2_q1(24),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_3_3_0_i_reg_890(0),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_3_0_i_reg_890_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_2_q1(25),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_3_3_0_i_reg_890(1),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_3_0_i_reg_890_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_2_q1(26),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_3_3_0_i_reg_890(2),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_3_0_i_reg_890_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_2_q1(27),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_3_3_0_i_reg_890(3),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_3_0_i_reg_890_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_2_q1(28),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_3_3_0_i_reg_890(4),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_3_0_i_reg_890_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_2_q1(29),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_3_3_0_i_reg_890(5),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_3_0_i_reg_890_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_2_q1(30),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_3_3_0_i_reg_890(6),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_3_0_i_reg_890_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_2_q1(31),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_3_3_0_i_reg_890(7),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_4_0_i_reg_880_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_2_q1(32),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_3_4_0_i_reg_880(0),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_4_0_i_reg_880_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_2_q1(33),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_3_4_0_i_reg_880(1),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_4_0_i_reg_880_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_2_q1(34),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_3_4_0_i_reg_880(2),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_4_0_i_reg_880_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_2_q1(35),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_3_4_0_i_reg_880(3),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_4_0_i_reg_880_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_2_q1(36),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_3_4_0_i_reg_880(4),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_4_0_i_reg_880_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_2_q1(37),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_3_4_0_i_reg_880(5),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_4_0_i_reg_880_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_2_q1(38),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_3_4_0_i_reg_880(6),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_4_0_i_reg_880_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_2_q1(39),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_3_4_0_i_reg_880(7),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_5_0_i_reg_870_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_2_q1(40),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_3_5_0_i_reg_870(0),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_5_0_i_reg_870_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_2_q1(41),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_3_5_0_i_reg_870(1),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_5_0_i_reg_870_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_2_q1(42),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_3_5_0_i_reg_870(2),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_5_0_i_reg_870_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_2_q1(43),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_3_5_0_i_reg_870(3),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_5_0_i_reg_870_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_2_q1(44),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_3_5_0_i_reg_870(4),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_5_0_i_reg_870_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_2_q1(45),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_3_5_0_i_reg_870(5),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_5_0_i_reg_870_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_2_q1(46),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_3_5_0_i_reg_870(6),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_3_5_0_i_reg_870_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_2_q1(47),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_3_5_0_i_reg_870(7),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_860_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_1_q1(0),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_860(0),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_860_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_1_q1(1),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_860(1),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_860_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_1_q1(2),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_860(2),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_860_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_1_q1(3),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_860(3),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_860_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_1_q1(4),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_860(4),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_860_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_1_q1(5),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_860(5),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_860_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_1_q1(6),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_860(6),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_860_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_1_q1(7),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_860(7),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_850_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_1_q1(8),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_850(0),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_850_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_1_q1(9),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_850(1),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_850_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_1_q1(10),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_850(2),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_850_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_1_q1(11),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_850(3),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_850_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_1_q1(12),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_850(4),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_850_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_1_q1(13),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_850(5),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_850_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_1_q1(14),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_850(6),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_850_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_1_q1(15),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_850(7),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_840_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_1_q1(16),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_840(0),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_840_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_1_q1(17),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_840(1),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_840_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_1_q1(18),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_840(2),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_840_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_1_q1(19),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_840(3),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_840_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_1_q1(20),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_840(4),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_840_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_1_q1(21),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_840(5),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_840_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_1_q1(22),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_840(6),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_840_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_1_q1(23),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_840(7),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_3_0_i_reg_830_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_1_q1(24),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_4_3_0_i_reg_830(0),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_3_0_i_reg_830_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_1_q1(25),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_4_3_0_i_reg_830(1),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_3_0_i_reg_830_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_1_q1(26),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_4_3_0_i_reg_830(2),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_3_0_i_reg_830_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_1_q1(27),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_4_3_0_i_reg_830(3),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_3_0_i_reg_830_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_1_q1(28),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_4_3_0_i_reg_830(4),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_3_0_i_reg_830_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_1_q1(29),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_4_3_0_i_reg_830(5),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_3_0_i_reg_830_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_1_q1(30),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_4_3_0_i_reg_830(6),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_3_0_i_reg_830_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_1_q1(31),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_4_3_0_i_reg_830(7),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_4_0_i_reg_820_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_1_q1(32),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_4_4_0_i_reg_820(0),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_4_0_i_reg_820_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_1_q1(33),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_4_4_0_i_reg_820(1),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_4_0_i_reg_820_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_1_q1(34),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_4_4_0_i_reg_820(2),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_4_0_i_reg_820_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_1_q1(35),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_4_4_0_i_reg_820(3),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_4_0_i_reg_820_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_1_q1(36),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_4_4_0_i_reg_820(4),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_4_0_i_reg_820_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_1_q1(37),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_4_4_0_i_reg_820(5),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_4_0_i_reg_820_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_1_q1(38),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_4_4_0_i_reg_820(6),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_4_0_i_reg_820_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_1_q1(39),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_4_4_0_i_reg_820(7),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_5_0_i_reg_810_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_1_q1(40),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_4_5_0_i_reg_810(0),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_5_0_i_reg_810_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_1_q1(41),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_4_5_0_i_reg_810(1),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_5_0_i_reg_810_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_1_q1(42),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_4_5_0_i_reg_810(2),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_5_0_i_reg_810_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_1_q1(43),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_4_5_0_i_reg_810(3),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_5_0_i_reg_810_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_1_q1(44),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_4_5_0_i_reg_810(4),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_5_0_i_reg_810_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_1_q1(45),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_4_5_0_i_reg_810(5),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_5_0_i_reg_810_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_1_q1(46),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_4_5_0_i_reg_810(6),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_4_5_0_i_reg_810_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_1_q1(47),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_4_5_0_i_reg_810(7),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_799_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_q1(0),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_799(0),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_799_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_q1(1),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_799(1),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_799_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_q1(2),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_799(2),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_799_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_q1(3),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_799(3),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_799_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_q1(4),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_799(4),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_799_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_q1(5),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_799(5),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_799_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_q1(6),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_799(6),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_799_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_q1(7),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_799(7),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_788_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_q1(8),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_788(0),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_788_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_q1(9),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_788(1),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_788_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_q1(10),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_788(2),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_788_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_q1(11),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_788(3),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_788_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_q1(12),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_788(4),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_788_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_q1(13),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_788(5),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_788_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_q1(14),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_788(6),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_788_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_q1(15),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_788(7),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_777_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_q1(16),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_777(0),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_777_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_q1(17),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_777(1),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_777_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_q1(18),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_777(2),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_777_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_q1(19),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_777(3),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_777_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_q1(20),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_777(4),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_777_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_q1(21),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_777(5),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_777_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_q1(22),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_777(6),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_777_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_q1(23),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_777(7),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_3_1_i_reg_766_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_q1(24),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_3_1_i_reg_766(0),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_3_1_i_reg_766_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_q1(25),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_3_1_i_reg_766(1),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_3_1_i_reg_766_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_q1(26),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_3_1_i_reg_766(2),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_3_1_i_reg_766_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_q1(27),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_3_1_i_reg_766(3),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_3_1_i_reg_766_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_q1(28),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_3_1_i_reg_766(4),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_3_1_i_reg_766_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_q1(29),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_3_1_i_reg_766(5),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_3_1_i_reg_766_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_q1(30),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_3_1_i_reg_766(6),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_3_1_i_reg_766_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_q1(31),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_3_1_i_reg_766(7),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_4_1_i_reg_755_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_q1(32),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_4_1_i_reg_755(0),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_4_1_i_reg_755_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_q1(33),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_4_1_i_reg_755(1),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_4_1_i_reg_755_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_q1(34),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_4_1_i_reg_755(2),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_4_1_i_reg_755_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_q1(35),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_4_1_i_reg_755(3),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_4_1_i_reg_755_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_q1(36),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_4_1_i_reg_755(4),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_4_1_i_reg_755_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_q1(37),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_4_1_i_reg_755(5),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_4_1_i_reg_755_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_q1(38),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_4_1_i_reg_755(6),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_4_1_i_reg_755_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_q1(39),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_4_1_i_reg_755(7),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_U_n_60,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630(0),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_U_n_59,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630(1),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_U_n_58,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630(2),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_U_n_57,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630(3),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_U_n_56,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630(4),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_U_n_55,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630(5),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_U_n_54,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630(6),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_U_n_53,
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630(7),
      R => '0'
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_1_i_reg_744_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_q1(40),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_1_i_reg_744(0),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_1_i_reg_744_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_q1(41),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_1_i_reg_744(1),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_1_i_reg_744_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_q1(42),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_1_i_reg_744(2),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_1_i_reg_744_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_q1(43),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_1_i_reg_744(3),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_1_i_reg_744_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_q1(44),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_1_i_reg_744(4),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_1_i_reg_744_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_q1(45),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_1_i_reg_744(5),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_1_i_reg_744_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_q1(46),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_1_i_reg_744(6),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_1_i_reg_744_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_40_in\,
      D => LineBuf_val_V_0_q1(47),
      Q => ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_1_i_reg_744(7),
      R => LineBuf_val_V_5_U_n_3
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_0_8_reg_3345(0),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_980(0),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980[0]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_0_8_reg_3345(1),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_980(1),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980[1]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_0_8_reg_3345(2),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_980(2),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980[2]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_0_8_reg_3345(3),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_980(3),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980[3]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_0_8_reg_3345(4),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_980(4),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980[4]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_0_8_reg_3345(5),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_980(5),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980[5]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_0_8_reg_3345(6),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_980(6),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980[6]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_0_8_reg_3345(7),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_2_0_0_i_reg_980(7),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980[7]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980[0]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980(0),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980[1]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980(1),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980[2]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980(2),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980[3]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980(3),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980[4]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980(4),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980[5]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980(5),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980[6]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980(6),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980[7]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980(7),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_1_8_reg_3352(0),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_970(0),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970[0]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_1_8_reg_3352(1),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_970(1),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970[1]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_1_8_reg_3352(2),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_970(2),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970[2]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_1_8_reg_3352(3),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_970(3),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970[3]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_1_8_reg_3352(4),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_970(4),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970[4]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_1_8_reg_3352(5),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_970(5),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970[5]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_1_8_reg_3352(6),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_970(6),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970[6]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_1_8_reg_3352(7),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_2_1_0_i_reg_970(7),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970[7]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970[0]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970(0),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970[1]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970(1),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970[2]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970(2),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970[3]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970(3),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970[4]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970(4),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970[5]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970(5),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970[6]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970(6),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970[7]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970(7),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_2_8_reg_3359(0),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_960(0),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960[0]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_2_8_reg_3359(1),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_960(1),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960[1]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_2_8_reg_3359(2),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_960(2),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960[2]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_2_8_reg_3359(3),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_960(3),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960[3]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_2_8_reg_3359(4),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_960(4),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960[4]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_2_8_reg_3359(5),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_960(5),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960[5]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_2_8_reg_3359(6),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_960(6),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960[6]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_2_8_reg_3359(7),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_2_2_0_i_reg_960(7),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960[7]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960[0]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960(0),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960[1]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960(1),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960[2]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960(2),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960[3]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960(3),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960[4]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960(4),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960[5]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960(5),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960[6]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960(6),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960[7]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960(7),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_3_8_reg_3366(0),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_2_3_0_i_reg_950(0),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950[0]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_3_8_reg_3366(1),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_2_3_0_i_reg_950(1),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950[1]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_3_8_reg_3366(2),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_2_3_0_i_reg_950(2),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950[2]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_3_8_reg_3366(3),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_2_3_0_i_reg_950(3),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950[3]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_3_8_reg_3366(4),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_2_3_0_i_reg_950(4),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950[4]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_3_8_reg_3366(5),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_2_3_0_i_reg_950(5),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950[5]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_3_8_reg_3366(6),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_2_3_0_i_reg_950(6),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950[6]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_3_8_reg_3366(7),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_2_3_0_i_reg_950(7),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950[7]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950[0]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950(0),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950[1]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950(1),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950[2]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950(2),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950[3]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950(3),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950[4]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950(4),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950[5]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950(5),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950[6]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950(6),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950[7]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950(7),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_4_8_reg_3373(0),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_2_4_0_i_reg_940(0),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940[0]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_4_8_reg_3373(1),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_2_4_0_i_reg_940(1),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940[1]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_4_8_reg_3373(2),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_2_4_0_i_reg_940(2),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940[2]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_4_8_reg_3373(3),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_2_4_0_i_reg_940(3),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940[3]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_4_8_reg_3373(4),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_2_4_0_i_reg_940(4),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940[4]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_4_8_reg_3373(5),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_2_4_0_i_reg_940(5),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940[5]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_4_8_reg_3373(6),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_2_4_0_i_reg_940(6),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940[6]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_4_8_reg_3373(7),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_2_4_0_i_reg_940(7),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940[7]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940[0]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940(0),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940[1]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940(1),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940[2]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940(2),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940[3]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940(3),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940[4]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940(4),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940[5]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940(5),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940[6]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940(6),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940[7]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940(7),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArray_val_V_3_5_reg_3380(0),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_2_5_0_i_reg_930(0),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930[0]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArray_val_V_3_5_reg_3380(1),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_2_5_0_i_reg_930(1),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930[1]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArray_val_V_3_5_reg_3380(2),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_2_5_0_i_reg_930(2),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930[2]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArray_val_V_3_5_reg_3380(3),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_2_5_0_i_reg_930(3),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930[3]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArray_val_V_3_5_reg_3380(4),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_2_5_0_i_reg_930(4),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930[4]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArray_val_V_3_5_reg_3380(5),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_2_5_0_i_reg_930(5),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930[5]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArray_val_V_3_5_reg_3380(6),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_2_5_0_i_reg_930(6),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930[6]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => brmerge_i_reg_3176,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArray_val_V_3_5_reg_3380(7),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_2_5_0_i_reg_930(7),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930[7]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930[0]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930(0),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930[1]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930(1),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930[2]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930(2),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930[3]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930(3),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930[4]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930(4),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930[5]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930(5),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930[6]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930(6),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930[7]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930(7),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_0_7_reg_3303(0),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_920(0),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[0]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_0_7_reg_3303(1),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_920(1),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[1]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_0_7_reg_3303(2),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_920(2),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[2]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_0_7_reg_3303(3),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_920(3),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[3]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_0_7_reg_3303(4),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_920(4),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[4]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_0_7_reg_3303(5),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_920(5),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[5]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_0_7_reg_3303(6),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_920(6),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[6]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_0_7_reg_3303(7),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_3_0_0_i_reg_920(7),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[7]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[0]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920(0),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[1]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920(1),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[2]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920(2),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[3]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920(3),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[4]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920(4),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[5]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920(5),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[6]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920(6),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920[7]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_3_0_0_i_reg_920(7),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_1_7_reg_3310(0),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_910(0),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[0]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_1_7_reg_3310(1),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_910(1),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[1]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_1_7_reg_3310(2),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_910(2),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[2]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_1_7_reg_3310(3),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_910(3),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[3]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_1_7_reg_3310(4),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_910(4),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[4]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_1_7_reg_3310(5),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_910(5),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[5]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_1_7_reg_3310(6),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_910(6),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[6]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_1_7_reg_3310(7),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_3_1_0_i_reg_910(7),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[7]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[0]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910(0),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[1]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910(1),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[2]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910(2),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[3]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910(3),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[4]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910(4),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[5]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910(5),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[6]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910(6),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910[7]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_3_1_0_i_reg_910(7),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_2_7_reg_3317(0),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_900(0),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[0]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_2_7_reg_3317(1),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_900(1),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[1]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_2_7_reg_3317(2),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_900(2),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[2]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_2_7_reg_3317(3),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_900(3),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[3]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_2_7_reg_3317(4),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_900(4),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[4]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_2_7_reg_3317(5),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_900(5),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[5]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_2_7_reg_3317(6),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_900(6),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[6]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_2_7_reg_3317(7),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_3_2_0_i_reg_900(7),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[7]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[0]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900(0),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[1]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900(1),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[2]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900(2),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[3]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900(3),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[4]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900(4),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[5]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900(5),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[6]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900(6),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900[7]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_3_2_0_i_reg_900(7),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_3_7_reg_3324(0),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_3_3_0_i_reg_890(0),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[0]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_3_7_reg_3324(1),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_3_3_0_i_reg_890(1),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[1]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_3_7_reg_3324(2),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_3_3_0_i_reg_890(2),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[2]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_3_7_reg_3324(3),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_3_3_0_i_reg_890(3),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[3]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_3_7_reg_3324(4),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_3_3_0_i_reg_890(4),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[4]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_3_7_reg_3324(5),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_3_3_0_i_reg_890(5),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[5]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_3_7_reg_3324(6),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_3_3_0_i_reg_890(6),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[6]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_3_7_reg_3324(7),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_3_3_0_i_reg_890(7),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[7]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[0]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890(0),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[1]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890(1),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[2]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890(2),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[3]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890(3),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[4]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890(4),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[5]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890(5),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[6]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890(6),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890[7]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_3_3_0_i_reg_890(7),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__1_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_4_7_reg_3331(0),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_3_4_0_i_reg_880(0),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[0]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__1_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_4_7_reg_3331(1),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_3_4_0_i_reg_880(1),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[1]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_4_7_reg_3331(2),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_3_4_0_i_reg_880(2),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[2]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_4_7_reg_3331(3),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_3_4_0_i_reg_880(3),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[3]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_4_7_reg_3331(4),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_3_4_0_i_reg_880(4),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[4]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_4_7_reg_3331(5),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_3_4_0_i_reg_880(5),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[5]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_4_7_reg_3331(6),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_3_4_0_i_reg_880(6),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[6]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_4_7_reg_3331(7),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_3_4_0_i_reg_880(7),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[7]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[0]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880(0),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[1]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880(1),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[2]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880(2),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[3]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880(3),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[4]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880(4),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[5]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880(5),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[6]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880(6),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880[7]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_3_4_0_i_reg_880(7),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__1_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArray_val_V_4_5_reg_3338(0),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_3_5_0_i_reg_870(0),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[0]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__1_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArray_val_V_4_5_reg_3338(1),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_3_5_0_i_reg_870(1),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[1]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__1_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArray_val_V_4_5_reg_3338(2),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_3_5_0_i_reg_870(2),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[2]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__1_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArray_val_V_4_5_reg_3338(3),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_3_5_0_i_reg_870(3),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[3]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__1_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArray_val_V_4_5_reg_3338(4),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_3_5_0_i_reg_870(4),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[4]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__1_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArray_val_V_4_5_reg_3338(5),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_3_5_0_i_reg_870(5),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[5]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__1_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArray_val_V_4_5_reg_3338(6),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_3_5_0_i_reg_870(6),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[6]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__1_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArray_val_V_4_5_reg_3338(7),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_3_5_0_i_reg_870(7),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[7]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[0]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870(0),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[1]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870(1),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[2]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870(2),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[3]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870(3),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[4]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870(4),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[5]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870(5),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[6]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870(6),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870[7]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_3_5_0_i_reg_870(7),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_0_6_reg_3255(0),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_860(0),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[0]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_0_6_reg_3255(1),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_860(1),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[1]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_0_6_reg_3255(2),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_860(2),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[2]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_0_6_reg_3255(3),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_860(3),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[3]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_0_6_reg_3255(4),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_860(4),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[4]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_0_6_reg_3255(5),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_860(5),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[5]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_0_6_reg_3255(6),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_860(6),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[6]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_0_6_reg_3255(7),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_4_0_0_i_reg_860(7),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[7]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[0]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860(0),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[1]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860(1),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[2]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860(2),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[3]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860(3),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[4]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860(4),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[5]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860(5),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[6]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860(6),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860[7]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_4_0_0_i_reg_860(7),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_1_6_reg_3263(0),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_850(0),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[0]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_1_6_reg_3263(1),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_850(1),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[1]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_1_6_reg_3263(2),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_850(2),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[2]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_1_6_reg_3263(3),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_850(3),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[3]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_1_6_reg_3263(4),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_850(4),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[4]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_1_6_reg_3263(5),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_850(5),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[5]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_1_6_reg_3263(6),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_850(6),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[6]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_1_6_reg_3263(7),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_4_1_0_i_reg_850(7),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[7]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[0]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850(0),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[1]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850(1),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[2]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850(2),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[3]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850(3),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[4]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850(4),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[5]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850(5),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[6]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850(6),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850[7]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_4_1_0_i_reg_850(7),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_2_6_reg_3271(0),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_840(0),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[0]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_2_6_reg_3271(1),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_840(1),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[1]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_2_6_reg_3271(2),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_840(2),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[2]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_2_6_reg_3271(3),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_840(3),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[3]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_2_6_reg_3271(4),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_840(4),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[4]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_2_6_reg_3271(5),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_840(5),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[5]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_2_6_reg_3271(6),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_840(6),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[6]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_2_6_reg_3271(7),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_4_2_0_i_reg_840(7),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[7]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[0]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840(0),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[1]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840(1),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[2]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840(2),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[3]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840(3),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[4]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840(4),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[5]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840(5),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[6]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840(6),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840[7]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_4_2_0_i_reg_840(7),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_3_6_reg_3279(0),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_4_3_0_i_reg_830(0),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[0]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_3_6_reg_3279(1),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_4_3_0_i_reg_830(1),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[1]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_3_6_reg_3279(2),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_4_3_0_i_reg_830(2),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[2]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_3_6_reg_3279(3),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_4_3_0_i_reg_830(3),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[3]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_3_6_reg_3279(4),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_4_3_0_i_reg_830(4),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[4]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_3_6_reg_3279(5),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_4_3_0_i_reg_830(5),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[5]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_3_6_reg_3279(6),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_4_3_0_i_reg_830(6),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[6]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_3_6_reg_3279(7),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_4_3_0_i_reg_830(7),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[7]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[0]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830(0),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[1]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830(1),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[2]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830(2),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[3]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830(3),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[4]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830(4),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[5]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830(5),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[6]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830(6),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830[7]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_4_3_0_i_reg_830(7),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__1_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_4_6_reg_3287(0),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_4_4_0_i_reg_820(0),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[0]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__1_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_4_6_reg_3287(1),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_4_4_0_i_reg_820(1),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[1]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__1_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_4_6_reg_3287(2),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_4_4_0_i_reg_820(2),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[2]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__1_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_4_6_reg_3287(3),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_4_4_0_i_reg_820(3),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[3]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__1_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_4_6_reg_3287(4),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_4_4_0_i_reg_820(4),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[4]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__1_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_4_6_reg_3287(5),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_4_4_0_i_reg_820(5),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[5]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__1_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_4_6_reg_3287(6),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_4_4_0_i_reg_820(6),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[6]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__1_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArrayVal_val_V_4_6_reg_3287(7),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_4_4_0_i_reg_820(7),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[7]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[0]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820(0),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[1]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820(1),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[2]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820(2),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[3]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820(3),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[4]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820(4),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[5]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820(5),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[6]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820(6),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820[7]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_4_4_0_i_reg_820(7),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__1_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArray_val_V_5_5_2_reg_3295(0),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_4_5_0_i_reg_810(0),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[0]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__1_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArray_val_V_5_5_2_reg_3295(1),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_4_5_0_i_reg_810(1),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[1]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__1_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArray_val_V_5_5_2_reg_3295(2),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_4_5_0_i_reg_810(2),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[2]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__1_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArray_val_V_5_5_2_reg_3295(3),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_4_5_0_i_reg_810(3),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[3]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__1_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArray_val_V_5_5_2_reg_3295(4),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_4_5_0_i_reg_810(4),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[4]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__1_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArray_val_V_5_5_2_reg_3295(5),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_4_5_0_i_reg_810(5),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[5]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__1_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArray_val_V_5_5_2_reg_3295(6),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_4_5_0_i_reg_810(6),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[6]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__1_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => PixArray_val_V_5_5_2_reg_3295(7),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_4_5_0_i_reg_810(7),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[7]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[0]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810(0),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[1]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810(1),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[2]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810(2),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[3]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810(3),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[4]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810(4),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[5]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810(5),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[6]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810(6),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810[7]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_4_5_0_i_reg_810(7),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680(0),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_799(0),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[0]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680(1),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_799(1),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[1]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680(2),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_799(2),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[2]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680(3),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_799(3),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[3]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680(4),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_799(4),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[4]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680(5),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_799(5),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[5]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680(6),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_799(6),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[6]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_0_reg_680(7),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_5_0_1_i_reg_799(7),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[7]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[0]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799(0),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[1]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799(1),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[2]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799(2),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[3]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799(3),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[4]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799(4),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[5]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799(5),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[6]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799(6),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799[7]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_5_0_1_i_reg_799(7),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670(0),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_788(0),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[0]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670(1),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_788(1),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[1]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670(2),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_788(2),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[2]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670(3),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_788(3),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[3]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670(4),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_788(4),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[4]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670(5),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_788(5),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[5]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670(6),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_788(6),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[6]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_1_reg_670(7),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_5_1_1_i_reg_788(7),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[7]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[0]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788(0),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[1]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788(1),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[2]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788(2),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[3]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788(3),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[4]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788(4),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[5]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788(5),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[6]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788(6),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788[7]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_5_1_1_i_reg_788(7),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660(0),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_777(0),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[0]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660(1),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_777(1),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[1]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660(2),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_777(2),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[2]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660(3),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_777(3),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[3]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660(4),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_777(4),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[4]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660(5),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_777(5),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[5]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660(6),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_777(6),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[6]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_2_reg_660(7),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_5_2_1_i_reg_777(7),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[7]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[0]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777(0),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[1]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777(1),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[2]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777(2),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[3]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777(3),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[4]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777(4),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[5]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777(5),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[6]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777(6),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777[7]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_5_2_1_i_reg_777(7),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650(0),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_5_3_1_i_reg_766(0),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[0]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650(1),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_5_3_1_i_reg_766(1),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[1]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650(2),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_5_3_1_i_reg_766(2),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[2]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650(3),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_5_3_1_i_reg_766(3),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[3]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650(4),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_5_3_1_i_reg_766(4),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[4]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650(5),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_5_3_1_i_reg_766(5),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[5]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650(6),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_5_3_1_i_reg_766(6),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[6]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_3_reg_650(7),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_5_3_1_i_reg_766(7),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[7]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[0]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766(0),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[1]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766(1),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[2]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766(2),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[3]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766(3),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[4]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766(4),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[5]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766(5),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[6]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766(6),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766[7]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_5_3_1_i_reg_766(7),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__1_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640(0),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_5_4_1_i_reg_755(0),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[0]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__1_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640(1),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_5_4_1_i_reg_755(1),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[1]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__1_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640(2),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_5_4_1_i_reg_755(2),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[2]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__1_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640(3),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_5_4_1_i_reg_755(3),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[3]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__1_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640(4),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_5_4_1_i_reg_755(4),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[4]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__1_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640(5),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_5_4_1_i_reg_755(5),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[5]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__1_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640(6),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_5_4_1_i_reg_755(6),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[6]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__1_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => ap_phi_reg_pp1_iter2_PixArrayVal_val_V_4_reg_640(7),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_5_4_1_i_reg_755(7),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[7]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[0]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755(0),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[1]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755(1),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[2]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755(2),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[3]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755(3),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[4]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755(4),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[5]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755(5),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[6]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755(6),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755[7]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_5_4_1_i_reg_755(7),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__1_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630(0),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_1_i_reg_744(0),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[0]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__1_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630(1),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_1_i_reg_744(1),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[1]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__1_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630(2),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_1_i_reg_744(2),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[2]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__1_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630(3),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_1_i_reg_744(3),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[3]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__1_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630(4),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_1_i_reg_744(4),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[4]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__1_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630(5),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_1_i_reg_744(5),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[5]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__1_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630(6),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_1_i_reg_744(6),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[6]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \brmerge_i_reg_3176_reg[0]_rep__1_n_3\,
      I1 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      I2 => ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_0_i_reg_630(7),
      I3 => ap_phi_reg_pp1_iter2_PixArray_val_V_5_5_1_i_reg_744(7),
      O => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[7]_i_1_n_3\
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[0]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744(0),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[1]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744(1),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[2]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744(2),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[3]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744(3),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[4]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744(4),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[5]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744(5),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[6]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744(6),
      R => '0'
    );
\ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => LineBuf_val_V_0_ce0,
      D => \ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744[7]_i_1_n_3\,
      Q => ap_phi_reg_pp1_iter3_PixArray_val_V_5_5_1_i_reg_744(7),
      R => '0'
    );
ap_sync_reg_vscale_core_polyphase_U0_ap_ready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFD0"
    )
        port map (
      I0 => int_ap_ready_reg_i_2_n_5,
      I1 => icmp_ln260_reg_3062,
      I2 => ap_CS_fsm_state7,
      I3 => int_ap_ready_reg,
      O => ap_sync_vscale_core_polyphase_U0_ap_ready
    );
\brmerge_i_reg_3176[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \cmp40233_i_reg_3066_reg_n_3_[0]\,
      O => p_1_in9_in
    );
\brmerge_i_reg_3176[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \icmp124_reg_3109_reg_n_3_[0]\,
      I1 => \GetNewLine_reg_560_reg_n_3_[0]\,
      I2 => icmp_ln269_reg_3078,
      I3 => GetNewLine_1_reg_3087,
      O => brmerge_i_fu_1405_p2
    );
\brmerge_i_reg_3176[0]_rep_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \icmp124_reg_3109_reg_n_3_[0]\,
      I1 => \GetNewLine_reg_560_reg_n_3_[0]\,
      I2 => icmp_ln269_reg_3078,
      I3 => GetNewLine_1_reg_3087,
      O => \brmerge_i_reg_3176[0]_rep_i_1_n_3\
    );
\brmerge_i_reg_3176[0]_rep_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \icmp124_reg_3109_reg_n_3_[0]\,
      I1 => \GetNewLine_reg_560_reg_n_3_[0]\,
      I2 => icmp_ln269_reg_3078,
      I3 => GetNewLine_1_reg_3087,
      O => \brmerge_i_reg_3176[0]_rep_i_1__0_n_3\
    );
\brmerge_i_reg_3176[0]_rep_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAE"
    )
        port map (
      I0 => \icmp124_reg_3109_reg_n_3_[0]\,
      I1 => \GetNewLine_reg_560_reg_n_3_[0]\,
      I2 => icmp_ln269_reg_3078,
      I3 => GetNewLine_1_reg_3087,
      O => \brmerge_i_reg_3176[0]_rep_i_1__1_n_3\
    );
\brmerge_i_reg_3176_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in9_in,
      D => brmerge_i_fu_1405_p2,
      Q => brmerge_i_reg_3176,
      R => '0'
    );
\brmerge_i_reg_3176_reg[0]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in9_in,
      D => \brmerge_i_reg_3176[0]_rep_i_1_n_3\,
      Q => \brmerge_i_reg_3176_reg[0]_rep_n_3\,
      R => '0'
    );
\brmerge_i_reg_3176_reg[0]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in9_in,
      D => \brmerge_i_reg_3176[0]_rep_i_1__0_n_3\,
      Q => \brmerge_i_reg_3176_reg[0]_rep__0_n_3\,
      R => '0'
    );
\brmerge_i_reg_3176_reg[0]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_1_in9_in,
      D => \brmerge_i_reg_3176[0]_rep_i_1__1_n_3\,
      Q => \brmerge_i_reg_3176_reg[0]_rep__1_n_3\,
      R => '0'
    );
\cmp106_i_reg_3114[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0AAAAAAA3AAAAA"
    )
        port map (
      I0 => \cmp106_i_reg_3114_reg_n_3_[0]\,
      I1 => \cmp106_i_reg_3114[0]_i_2_n_3\,
      I2 => int_ap_ready_reg_i_2_n_5,
      I3 => icmp_ln260_reg_3062,
      I4 => ap_CS_fsm_state7,
      I5 => \icmp124_reg_3109[0]_i_3_n_3\,
      O => \cmp106_i_reg_3114[0]_i_1_n_3\
    );
\cmp106_i_reg_3114[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sel0(7),
      I1 => sel0(8),
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => \cmp106_i_reg_3114[0]_i_3_n_3\,
      O => \cmp106_i_reg_3114[0]_i_2_n_3\
    );
\cmp106_i_reg_3114[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \y_reg_549_reg_n_3_[1]\,
      I1 => \y_reg_549_reg_n_3_[0]\,
      I2 => sel0(4),
      I3 => sel0(0),
      O => \cmp106_i_reg_3114[0]_i_3_n_3\
    );
\cmp106_i_reg_3114[0]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0AAAAAAA3AAAAA"
    )
        port map (
      I0 => \cmp106_i_reg_3114_reg_n_3_[0]\,
      I1 => \cmp106_i_reg_3114[0]_i_2_n_3\,
      I2 => int_ap_ready_reg_i_2_n_5,
      I3 => icmp_ln260_reg_3062,
      I4 => ap_CS_fsm_state7,
      I5 => \icmp124_reg_3109[0]_i_3_n_3\,
      O => \cmp106_i_reg_3114[0]_rep_i_1_n_3\
    );
\cmp106_i_reg_3114_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \cmp106_i_reg_3114[0]_i_1_n_3\,
      Q => \cmp106_i_reg_3114_reg_n_3_[0]\,
      R => '0'
    );
\cmp106_i_reg_3114_reg[0]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \cmp106_i_reg_3114[0]_rep_i_1_n_3\,
      Q => \cmp106_i_reg_3114_reg[0]_rep_n_3\,
      R => '0'
    );
\cmp40233_i_reg_3066[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0F2"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => icmp_ln260_fu_1183_p2,
      I2 => \cmp40233_i_reg_3066_reg_n_3_[0]\,
      I3 => \cmp40233_i_reg_3066[0]_i_2_n_3\,
      O => \cmp40233_i_reg_3066[0]_i_1_n_3\
    );
\cmp40233_i_reg_3066[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => XLoopSize_reg_3004(0),
      I1 => XLoopSize_reg_3004(6),
      I2 => XLoopSize_reg_3004(2),
      I3 => XLoopSize_reg_3004(7),
      I4 => \cmp40233_i_reg_3066[0]_i_3_n_3\,
      I5 => \cmp40233_i_reg_3066[0]_i_4_n_3\,
      O => \cmp40233_i_reg_3066[0]_i_2_n_3\
    );
\cmp40233_i_reg_3066[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => XLoopSize_reg_3004(8),
      I1 => XLoopSize_reg_3004(3),
      I2 => XLoopSize_reg_3004(9),
      I3 => XLoopSize_reg_3004(4),
      O => \cmp40233_i_reg_3066[0]_i_3_n_3\
    );
\cmp40233_i_reg_3066[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => XLoopSize_reg_3004(10),
      I1 => XLoopSize_reg_3004(11),
      I2 => XLoopSize_reg_3004(5),
      I3 => XLoopSize_reg_3004(1),
      O => \cmp40233_i_reg_3066[0]_i_4_n_3\
    );
\cmp40233_i_reg_3066_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \cmp40233_i_reg_3066[0]_i_1_n_3\,
      Q => \cmp40233_i_reg_3066_reg_n_3_[0]\,
      R => '0'
    );
\cmp81_i_reg_3172[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => PixArrayLoc_3_reg_3103(14),
      I1 => PixArrayLoc_3_reg_3103(15),
      O => \cmp81_i_reg_3172[0]_i_10_n_3\
    );
\cmp81_i_reg_3172[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => PixArrayLoc_3_reg_3103(13),
      I1 => PixArrayLoc_3_reg_3103(14),
      O => \cmp81_i_reg_3172[0]_i_11_n_3\
    );
\cmp81_i_reg_3172[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => PixArrayLoc_3_reg_3103(12),
      I1 => PixArrayLoc_3_reg_3103(13),
      O => \cmp81_i_reg_3172[0]_i_12_n_3\
    );
\cmp81_i_reg_3172[0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => zext_ln225_reg_3015_reg(11),
      I1 => PixArrayLoc_3_reg_3103(11),
      I2 => PixArrayLoc_3_reg_3103(12),
      O => \cmp81_i_reg_3172[0]_i_13_n_3\
    );
\cmp81_i_reg_3172[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => zext_ln225_reg_3015_reg(10),
      I1 => PixArrayLoc_3_reg_3103(10),
      I2 => zext_ln225_reg_3015_reg(11),
      I3 => PixArrayLoc_3_reg_3103(11),
      O => \cmp81_i_reg_3172[0]_i_14_n_3\
    );
\cmp81_i_reg_3172[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => zext_ln225_reg_3015_reg(9),
      I1 => PixArrayLoc_3_reg_3103(9),
      I2 => zext_ln225_reg_3015_reg(10),
      I3 => PixArrayLoc_3_reg_3103(10),
      O => \cmp81_i_reg_3172[0]_i_15_n_3\
    );
\cmp81_i_reg_3172[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => zext_ln225_reg_3015_reg(8),
      I1 => PixArrayLoc_3_reg_3103(8),
      I2 => zext_ln225_reg_3015_reg(9),
      I3 => PixArrayLoc_3_reg_3103(9),
      O => \cmp81_i_reg_3172[0]_i_16_n_3\
    );
\cmp81_i_reg_3172[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => zext_ln225_reg_3015_reg(7),
      I1 => PixArrayLoc_3_reg_3103(7),
      I2 => zext_ln225_reg_3015_reg(8),
      I3 => PixArrayLoc_3_reg_3103(8),
      O => \cmp81_i_reg_3172[0]_i_17_n_3\
    );
\cmp81_i_reg_3172[0]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => PixArrayLoc_3_reg_3103(6),
      I1 => zext_ln225_reg_3015_reg(6),
      O => \cmp81_i_reg_3172[0]_i_18_n_3\
    );
\cmp81_i_reg_3172[0]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => PixArrayLoc_3_reg_3103(5),
      I1 => zext_ln225_reg_3015_reg(5),
      O => \cmp81_i_reg_3172[0]_i_19_n_3\
    );
\cmp81_i_reg_3172[0]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => PixArrayLoc_3_reg_3103(4),
      I1 => zext_ln225_reg_3015_reg(4),
      O => \cmp81_i_reg_3172[0]_i_20_n_3\
    );
\cmp81_i_reg_3172[0]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => PixArrayLoc_3_reg_3103(3),
      I1 => zext_ln225_reg_3015_reg(3),
      O => \cmp81_i_reg_3172[0]_i_21_n_3\
    );
\cmp81_i_reg_3172[0]_i_22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => zext_ln225_reg_3015_reg(2),
      O => \cmp81_i_reg_3172[0]_i_22_n_3\
    );
\cmp81_i_reg_3172[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => zext_ln225_reg_3015_reg(6),
      I1 => PixArrayLoc_3_reg_3103(6),
      I2 => zext_ln225_reg_3015_reg(7),
      I3 => PixArrayLoc_3_reg_3103(7),
      O => \cmp81_i_reg_3172[0]_i_23_n_3\
    );
\cmp81_i_reg_3172[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => zext_ln225_reg_3015_reg(5),
      I1 => PixArrayLoc_3_reg_3103(5),
      I2 => zext_ln225_reg_3015_reg(6),
      I3 => PixArrayLoc_3_reg_3103(6),
      O => \cmp81_i_reg_3172[0]_i_24_n_3\
    );
\cmp81_i_reg_3172[0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => zext_ln225_reg_3015_reg(4),
      I1 => PixArrayLoc_3_reg_3103(4),
      I2 => zext_ln225_reg_3015_reg(5),
      I3 => PixArrayLoc_3_reg_3103(5),
      O => \cmp81_i_reg_3172[0]_i_25_n_3\
    );
\cmp81_i_reg_3172[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B44B"
    )
        port map (
      I0 => zext_ln225_reg_3015_reg(3),
      I1 => PixArrayLoc_3_reg_3103(3),
      I2 => zext_ln225_reg_3015_reg(4),
      I3 => PixArrayLoc_3_reg_3103(4),
      O => \cmp81_i_reg_3172[0]_i_26_n_3\
    );
\cmp81_i_reg_3172[0]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => zext_ln225_reg_3015_reg(2),
      I1 => zext_ln225_reg_3015_reg(3),
      I2 => PixArrayLoc_3_reg_3103(3),
      O => \cmp81_i_reg_3172[0]_i_27_n_3\
    );
\cmp81_i_reg_3172[0]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => zext_ln225_reg_3015_reg(2),
      I1 => PixArrayLoc_3_reg_3103(2),
      O => \cmp81_i_reg_3172[0]_i_28_n_3\
    );
\cmp81_i_reg_3172[0]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => PixArrayLoc_3_reg_3103(1),
      I1 => zext_ln225_reg_3015_reg(1),
      O => \cmp81_i_reg_3172[0]_i_29_n_3\
    );
\cmp81_i_reg_3172[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => PixArrayLoc_3_reg_3103(15),
      O => \cmp81_i_reg_3172[0]_i_3_n_3\
    );
\cmp81_i_reg_3172[0]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => PixArrayLoc_3_reg_3103(0),
      I1 => zext_ln225_reg_3015_reg(0),
      O => \cmp81_i_reg_3172[0]_i_30_n_3\
    );
\cmp81_i_reg_3172[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => PixArrayLoc_3_reg_3103(11),
      I1 => zext_ln225_reg_3015_reg(11),
      O => \cmp81_i_reg_3172[0]_i_5_n_3\
    );
\cmp81_i_reg_3172[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => PixArrayLoc_3_reg_3103(10),
      I1 => zext_ln225_reg_3015_reg(10),
      O => \cmp81_i_reg_3172[0]_i_6_n_3\
    );
\cmp81_i_reg_3172[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => PixArrayLoc_3_reg_3103(9),
      I1 => zext_ln225_reg_3015_reg(9),
      O => \cmp81_i_reg_3172[0]_i_7_n_3\
    );
\cmp81_i_reg_3172[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => PixArrayLoc_3_reg_3103(8),
      I1 => zext_ln225_reg_3015_reg(8),
      O => \cmp81_i_reg_3172[0]_i_8_n_3\
    );
\cmp81_i_reg_3172[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => PixArrayLoc_3_reg_3103(7),
      I1 => zext_ln225_reg_3015_reg(7),
      O => \cmp81_i_reg_3172[0]_i_9_n_3\
    );
\cmp81_i_reg_3172_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => cmp81_i_fu_1400_p2,
      Q => cmp81_i_reg_3172,
      R => '0'
    );
\cmp81_i_reg_3172_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \cmp81_i_reg_3172_reg[0]_i_2_n_3\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_cmp81_i_reg_3172_reg[0]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \cmp81_i_reg_3172_reg[0]_i_1_n_10\,
      DI(7 downto 1) => B"0000000",
      DI(0) => PixArrayLoc_3_reg_3103(15),
      O(7 downto 2) => \NLW_cmp81_i_reg_3172_reg[0]_i_1_O_UNCONNECTED\(7 downto 2),
      O(1) => cmp81_i_fu_1400_p2,
      O(0) => \NLW_cmp81_i_reg_3172_reg[0]_i_1_O_UNCONNECTED\(0),
      S(7 downto 1) => B"0000001",
      S(0) => \cmp81_i_reg_3172[0]_i_3_n_3\
    );
\cmp81_i_reg_3172_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \cmp81_i_reg_3172_reg[0]_i_4_n_3\,
      CI_TOP => '0',
      CO(7) => \cmp81_i_reg_3172_reg[0]_i_2_n_3\,
      CO(6) => \cmp81_i_reg_3172_reg[0]_i_2_n_4\,
      CO(5) => \cmp81_i_reg_3172_reg[0]_i_2_n_5\,
      CO(4) => \cmp81_i_reg_3172_reg[0]_i_2_n_6\,
      CO(3) => \cmp81_i_reg_3172_reg[0]_i_2_n_7\,
      CO(2) => \cmp81_i_reg_3172_reg[0]_i_2_n_8\,
      CO(1) => \cmp81_i_reg_3172_reg[0]_i_2_n_9\,
      CO(0) => \cmp81_i_reg_3172_reg[0]_i_2_n_10\,
      DI(7 downto 5) => PixArrayLoc_3_reg_3103(14 downto 12),
      DI(4) => \cmp81_i_reg_3172[0]_i_5_n_3\,
      DI(3) => \cmp81_i_reg_3172[0]_i_6_n_3\,
      DI(2) => \cmp81_i_reg_3172[0]_i_7_n_3\,
      DI(1) => \cmp81_i_reg_3172[0]_i_8_n_3\,
      DI(0) => \cmp81_i_reg_3172[0]_i_9_n_3\,
      O(7 downto 0) => \NLW_cmp81_i_reg_3172_reg[0]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7) => \cmp81_i_reg_3172[0]_i_10_n_3\,
      S(6) => \cmp81_i_reg_3172[0]_i_11_n_3\,
      S(5) => \cmp81_i_reg_3172[0]_i_12_n_3\,
      S(4) => \cmp81_i_reg_3172[0]_i_13_n_3\,
      S(3) => \cmp81_i_reg_3172[0]_i_14_n_3\,
      S(2) => \cmp81_i_reg_3172[0]_i_15_n_3\,
      S(1) => \cmp81_i_reg_3172[0]_i_16_n_3\,
      S(0) => \cmp81_i_reg_3172[0]_i_17_n_3\
    );
\cmp81_i_reg_3172_reg[0]_i_4\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \cmp81_i_reg_3172_reg[0]_i_4_n_3\,
      CO(6) => \cmp81_i_reg_3172_reg[0]_i_4_n_4\,
      CO(5) => \cmp81_i_reg_3172_reg[0]_i_4_n_5\,
      CO(4) => \cmp81_i_reg_3172_reg[0]_i_4_n_6\,
      CO(3) => \cmp81_i_reg_3172_reg[0]_i_4_n_7\,
      CO(2) => \cmp81_i_reg_3172_reg[0]_i_4_n_8\,
      CO(1) => \cmp81_i_reg_3172_reg[0]_i_4_n_9\,
      CO(0) => \cmp81_i_reg_3172_reg[0]_i_4_n_10\,
      DI(7) => \cmp81_i_reg_3172[0]_i_18_n_3\,
      DI(6) => \cmp81_i_reg_3172[0]_i_19_n_3\,
      DI(5) => \cmp81_i_reg_3172[0]_i_20_n_3\,
      DI(4) => \cmp81_i_reg_3172[0]_i_21_n_3\,
      DI(3) => \cmp81_i_reg_3172[0]_i_22_n_3\,
      DI(2) => zext_ln225_reg_3015_reg(2),
      DI(1 downto 0) => PixArrayLoc_3_reg_3103(1 downto 0),
      O(7 downto 0) => \NLW_cmp81_i_reg_3172_reg[0]_i_4_O_UNCONNECTED\(7 downto 0),
      S(7) => \cmp81_i_reg_3172[0]_i_23_n_3\,
      S(6) => \cmp81_i_reg_3172[0]_i_24_n_3\,
      S(5) => \cmp81_i_reg_3172[0]_i_25_n_3\,
      S(4) => \cmp81_i_reg_3172[0]_i_26_n_3\,
      S(3) => \cmp81_i_reg_3172[0]_i_27_n_3\,
      S(2) => \cmp81_i_reg_3172[0]_i_28_n_3\,
      S(1) => \cmp81_i_reg_3172[0]_i_29_n_3\,
      S(0) => \cmp81_i_reg_3172[0]_i_30_n_3\
    );
\gen_write[1].mem_reg_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \gen_write[1].mem_reg_i_21_n_3\,
      I1 => tmp_cast_fu_1136_p3(7),
      I2 => select_ln250_1_reg_3040_reg(6),
      O => ADDRBWRADDR(6)
    );
\gen_write[1].mem_reg_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96966996"
    )
        port map (
      I0 => \gen_write[1].mem_reg_i_22_n_3\,
      I1 => select_ln250_1_reg_3040_reg(5),
      I2 => tmp_cast_fu_1136_p3(6),
      I3 => tmp_cast_fu_1136_p3(5),
      I4 => select_ln250_1_reg_3040_reg(4),
      O => ADDRBWRADDR(5)
    );
\gen_write[1].mem_reg_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996696"
    )
        port map (
      I0 => tmp_cast_fu_1136_p3(5),
      I1 => select_ln250_1_reg_3040_reg(4),
      I2 => select_ln250_1_reg_3040_reg(3),
      I3 => tmp_cast_fu_1136_p3(4),
      I4 => \gen_write[1].mem_reg_i_23_n_3\,
      O => ADDRBWRADDR(4)
    );
\gen_write[1].mem_reg_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => tmp_cast_fu_1136_p3(4),
      I1 => select_ln250_1_reg_3040_reg(3),
      I2 => \gen_write[1].mem_reg_i_23_n_3\,
      O => ADDRBWRADDR(3)
    );
\gen_write[1].mem_reg_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6696969966966696"
    )
        port map (
      I0 => tmp_cast_fu_1136_p3(3),
      I1 => select_ln250_1_reg_3040_reg(2),
      I2 => select_ln250_1_reg_3040_reg(1),
      I3 => select_ln250_reg_3035(2),
      I4 => select_ln250_reg_3035(1),
      I5 => select_ln250_1_reg_3040_reg(0),
      O => ADDRBWRADDR(2)
    );
\gen_write[1].mem_reg_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6966"
    )
        port map (
      I0 => select_ln250_1_reg_3040_reg(1),
      I1 => select_ln250_reg_3035(2),
      I2 => select_ln250_reg_3035(1),
      I3 => select_ln250_1_reg_3040_reg(0),
      O => ADDRBWRADDR(1)
    );
\gen_write[1].mem_reg_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => select_ln250_1_reg_3040_reg(0),
      I1 => select_ln250_reg_3035(1),
      O => ADDRBWRADDR(0)
    );
\gen_write[1].mem_reg_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F04FF0F"
    )
        port map (
      I0 => select_ln250_1_reg_3040_reg(4),
      I1 => tmp_cast_fu_1136_p3(5),
      I2 => select_ln250_1_reg_3040_reg(5),
      I3 => tmp_cast_fu_1136_p3(6),
      I4 => \gen_write[1].mem_reg_i_22_n_3\,
      O => \gen_write[1].mem_reg_i_21_n_3\
    );
\gen_write[1].mem_reg_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F6FF66F6"
    )
        port map (
      I0 => tmp_cast_fu_1136_p3(5),
      I1 => select_ln250_1_reg_3040_reg(4),
      I2 => select_ln250_1_reg_3040_reg(3),
      I3 => tmp_cast_fu_1136_p3(4),
      I4 => \gen_write[1].mem_reg_i_23_n_3\,
      O => \gen_write[1].mem_reg_i_22_n_3\
    );
\gen_write[1].mem_reg_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22FFFF00002B22"
    )
        port map (
      I0 => select_ln250_1_reg_3040_reg(1),
      I1 => select_ln250_reg_3035(2),
      I2 => select_ln250_reg_3035(1),
      I3 => select_ln250_1_reg_3040_reg(0),
      I4 => tmp_cast_fu_1136_p3(3),
      I5 => select_ln250_1_reg_3040_reg(2),
      O => \gen_write[1].mem_reg_i_23_n_3\
    );
\gen_write[1].mem_reg_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9A59"
    )
        port map (
      I0 => tmp_cast_fu_1136_p3(8),
      I1 => \gen_write[1].mem_reg_i_21_n_3\,
      I2 => select_ln250_1_reg_3040_reg(6),
      I3 => tmp_cast_fu_1136_p3(7),
      O => ADDRBWRADDR(7)
    );
\i_reg_527[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA2A"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => icmp_ln250_reg_3031,
      O => i_reg_527
    );
\i_reg_527[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => icmp_ln250_reg_3031,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      O => i_reg_5270
    );
\i_reg_527_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_5270,
      D => select_ln250_1_reg_3040_reg(0),
      Q => \i_reg_527_reg_n_3_[0]\,
      R => i_reg_527
    );
\i_reg_527_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_5270,
      D => select_ln250_1_reg_3040_reg(1),
      Q => \i_reg_527_reg_n_3_[1]\,
      R => i_reg_527
    );
\i_reg_527_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_5270,
      D => select_ln250_1_reg_3040_reg(2),
      Q => \i_reg_527_reg_n_3_[2]\,
      R => i_reg_527
    );
\i_reg_527_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_5270,
      D => select_ln250_1_reg_3040_reg(3),
      Q => \i_reg_527_reg_n_3_[3]\,
      R => i_reg_527
    );
\i_reg_527_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_5270,
      D => select_ln250_1_reg_3040_reg(4),
      Q => \i_reg_527_reg_n_3_[4]\,
      R => i_reg_527
    );
\i_reg_527_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_5270,
      D => select_ln250_1_reg_3040_reg(5),
      Q => \i_reg_527_reg_n_3_[5]\,
      R => i_reg_527
    );
\i_reg_527_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_5270,
      D => select_ln250_1_reg_3040_reg(6),
      Q => \i_reg_527_reg_n_3_[6]\,
      R => i_reg_527
    );
\icmp124_reg_3109[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0AAAAAAA3AAAAA"
    )
        port map (
      I0 => \icmp124_reg_3109_reg_n_3_[0]\,
      I1 => \icmp124_reg_3109[0]_i_2_n_3\,
      I2 => int_ap_ready_reg_i_2_n_5,
      I3 => icmp_ln260_reg_3062,
      I4 => ap_CS_fsm_state7,
      I5 => \icmp124_reg_3109[0]_i_3_n_3\,
      O => \icmp124_reg_3109[0]_i_1_n_3\
    );
\icmp124_reg_3109[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => sel0(7),
      I1 => sel0(8),
      I2 => sel0(4),
      I3 => sel0(1),
      I4 => sel0(2),
      I5 => sel0(0),
      O => \icmp124_reg_3109[0]_i_2_n_3\
    );
\icmp124_reg_3109[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(6),
      I1 => sel0(5),
      I2 => sel0(9),
      I3 => sel0(3),
      O => \icmp124_reg_3109[0]_i_3_n_3\
    );
\icmp124_reg_3109_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp124_reg_3109[0]_i_1_n_3\,
      Q => \icmp124_reg_3109_reg_n_3_[0]\,
      R => '0'
    );
\icmp_ln250_reg_3031[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2_n_3\,
      O => icmp_ln250_fu_1092_p2
    );
\icmp_ln250_reg_3031_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => icmp_ln250_fu_1092_p2,
      Q => icmp_ln250_reg_3031,
      R => '0'
    );
\icmp_ln260_reg_3062[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => icmp_ln260_fu_1183_p2,
      I1 => ap_CS_fsm_state6,
      I2 => icmp_ln260_reg_3062,
      O => \icmp_ln260_reg_3062[0]_i_1_n_3\
    );
\icmp_ln260_reg_3062_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln260_reg_3062[0]_i_1_n_3\,
      Q => icmp_ln260_reg_3062,
      R => '0'
    );
\icmp_ln269_reg_3078[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \icmp_ln269_reg_3078[0]_i_2_n_3\,
      O => p_1_in7_in
    );
\icmp_ln269_reg_3078[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000070"
    )
        port map (
      I0 => \y_reg_549_reg_n_3_[0]\,
      I1 => \y_reg_549_reg_n_3_[1]\,
      I2 => \icmp_ln269_reg_3078[0]_i_3_n_3\,
      I3 => \icmp_ln269_reg_3078[0]_i_4_n_3\,
      I4 => \icmp124_reg_3109[0]_i_3_n_3\,
      O => \icmp_ln269_reg_3078[0]_i_2_n_3\
    );
\icmp_ln269_reg_3078[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(2),
      I2 => sel0(1),
      O => \icmp_ln269_reg_3078[0]_i_3_n_3\
    );
\icmp_ln269_reg_3078[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => sel0(4),
      I1 => sel0(8),
      I2 => sel0(7),
      O => \icmp_ln269_reg_3078[0]_i_4_n_3\
    );
\icmp_ln269_reg_3078_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => p_1_in7_in,
      Q => icmp_ln269_reg_3078,
      R => '0'
    );
\icmp_ln288_1_reg_3098[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => WriteLocNext_3_reg_583(17),
      I1 => WriteLocNext_3_reg_583(16),
      O => \icmp_ln288_1_reg_3098[0]_i_10_n_3\
    );
\icmp_ln288_1_reg_3098[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => zext_ln222_reg_3010(11),
      I1 => WriteLocNext_3_reg_583(11),
      I2 => zext_ln222_reg_3010(10),
      I3 => WriteLocNext_3_reg_583(10),
      O => \icmp_ln288_1_reg_3098[0]_i_11_n_3\
    );
\icmp_ln288_1_reg_3098[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => zext_ln222_reg_3010(9),
      I1 => WriteLocNext_3_reg_583(9),
      I2 => zext_ln222_reg_3010(8),
      I3 => WriteLocNext_3_reg_583(8),
      O => \icmp_ln288_1_reg_3098[0]_i_12_n_3\
    );
\icmp_ln288_1_reg_3098[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => zext_ln222_reg_3010(7),
      I1 => WriteLocNext_3_reg_583(7),
      I2 => zext_ln222_reg_3010(6),
      I3 => WriteLocNext_3_reg_583(6),
      O => \icmp_ln288_1_reg_3098[0]_i_13_n_3\
    );
\icmp_ln288_1_reg_3098[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => zext_ln222_reg_3010(5),
      I1 => WriteLocNext_3_reg_583(5),
      I2 => zext_ln222_reg_3010(4),
      I3 => WriteLocNext_3_reg_583(4),
      O => \icmp_ln288_1_reg_3098[0]_i_14_n_3\
    );
\icmp_ln288_1_reg_3098[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => zext_ln222_reg_3010(3),
      I1 => WriteLocNext_3_reg_583(3),
      I2 => zext_ln222_reg_3010(2),
      I3 => WriteLocNext_3_reg_583(2),
      O => \icmp_ln288_1_reg_3098[0]_i_15_n_3\
    );
\icmp_ln288_1_reg_3098[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => zext_ln222_reg_3010(1),
      I1 => WriteLocNext_3_reg_583(1),
      I2 => zext_ln222_reg_3010(0),
      I3 => WriteLocNext_3_reg_583(0),
      O => \icmp_ln288_1_reg_3098[0]_i_16_n_3\
    );
\icmp_ln288_1_reg_3098[0]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => WriteLocNext_3_reg_583(15),
      I1 => WriteLocNext_3_reg_583(14),
      O => \icmp_ln288_1_reg_3098[0]_i_17_n_3\
    );
\icmp_ln288_1_reg_3098[0]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => WriteLocNext_3_reg_583(13),
      I1 => WriteLocNext_3_reg_583(12),
      O => \icmp_ln288_1_reg_3098[0]_i_18_n_3\
    );
\icmp_ln288_1_reg_3098[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => WriteLocNext_3_reg_583(11),
      I1 => zext_ln222_reg_3010(11),
      I2 => WriteLocNext_3_reg_583(10),
      I3 => zext_ln222_reg_3010(10),
      O => \icmp_ln288_1_reg_3098[0]_i_19_n_3\
    );
\icmp_ln288_1_reg_3098[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => WriteLocNext_3_reg_583(9),
      I1 => zext_ln222_reg_3010(9),
      I2 => WriteLocNext_3_reg_583(8),
      I3 => zext_ln222_reg_3010(8),
      O => \icmp_ln288_1_reg_3098[0]_i_20_n_3\
    );
\icmp_ln288_1_reg_3098[0]_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => WriteLocNext_3_reg_583(7),
      I1 => zext_ln222_reg_3010(7),
      I2 => WriteLocNext_3_reg_583(6),
      I3 => zext_ln222_reg_3010(6),
      O => \icmp_ln288_1_reg_3098[0]_i_21_n_3\
    );
\icmp_ln288_1_reg_3098[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => WriteLocNext_3_reg_583(5),
      I1 => zext_ln222_reg_3010(5),
      I2 => WriteLocNext_3_reg_583(4),
      I3 => zext_ln222_reg_3010(4),
      O => \icmp_ln288_1_reg_3098[0]_i_22_n_3\
    );
\icmp_ln288_1_reg_3098[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => WriteLocNext_3_reg_583(3),
      I1 => zext_ln222_reg_3010(3),
      I2 => WriteLocNext_3_reg_583(2),
      I3 => zext_ln222_reg_3010(2),
      O => \icmp_ln288_1_reg_3098[0]_i_23_n_3\
    );
\icmp_ln288_1_reg_3098[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => WriteLocNext_3_reg_583(1),
      I1 => zext_ln222_reg_3010(1),
      I2 => WriteLocNext_3_reg_583(0),
      I3 => zext_ln222_reg_3010(0),
      O => \icmp_ln288_1_reg_3098[0]_i_24_n_3\
    );
\icmp_ln288_1_reg_3098[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => WriteLocNext_3_reg_583(31),
      I1 => WriteLocNext_3_reg_583(30),
      O => \icmp_ln288_1_reg_3098[0]_i_3_n_3\
    );
\icmp_ln288_1_reg_3098[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => WriteLocNext_3_reg_583(29),
      I1 => WriteLocNext_3_reg_583(28),
      O => \icmp_ln288_1_reg_3098[0]_i_4_n_3\
    );
\icmp_ln288_1_reg_3098[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => WriteLocNext_3_reg_583(27),
      I1 => WriteLocNext_3_reg_583(26),
      O => \icmp_ln288_1_reg_3098[0]_i_5_n_3\
    );
\icmp_ln288_1_reg_3098[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => WriteLocNext_3_reg_583(25),
      I1 => WriteLocNext_3_reg_583(24),
      O => \icmp_ln288_1_reg_3098[0]_i_6_n_3\
    );
\icmp_ln288_1_reg_3098[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => WriteLocNext_3_reg_583(23),
      I1 => WriteLocNext_3_reg_583(22),
      O => \icmp_ln288_1_reg_3098[0]_i_7_n_3\
    );
\icmp_ln288_1_reg_3098[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => WriteLocNext_3_reg_583(21),
      I1 => WriteLocNext_3_reg_583(20),
      O => \icmp_ln288_1_reg_3098[0]_i_8_n_3\
    );
\icmp_ln288_1_reg_3098[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => WriteLocNext_3_reg_583(19),
      I1 => WriteLocNext_3_reg_583(18),
      O => \icmp_ln288_1_reg_3098[0]_i_9_n_3\
    );
\icmp_ln288_1_reg_3098_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => icmp_ln288_1_fu_1246_p2,
      Q => icmp_ln288_1_reg_3098,
      R => '0'
    );
\icmp_ln288_1_reg_3098_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \icmp_ln288_1_reg_3098_reg[0]_i_2_n_3\,
      CI_TOP => '0',
      CO(7) => icmp_ln288_1_fu_1246_p2,
      CO(6) => \icmp_ln288_1_reg_3098_reg[0]_i_1_n_4\,
      CO(5) => \icmp_ln288_1_reg_3098_reg[0]_i_1_n_5\,
      CO(4) => \icmp_ln288_1_reg_3098_reg[0]_i_1_n_6\,
      CO(3) => \icmp_ln288_1_reg_3098_reg[0]_i_1_n_7\,
      CO(2) => \icmp_ln288_1_reg_3098_reg[0]_i_1_n_8\,
      CO(1) => \icmp_ln288_1_reg_3098_reg[0]_i_1_n_9\,
      CO(0) => \icmp_ln288_1_reg_3098_reg[0]_i_1_n_10\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_icmp_ln288_1_reg_3098_reg[0]_i_1_O_UNCONNECTED\(7 downto 0),
      S(7) => \icmp_ln288_1_reg_3098[0]_i_3_n_3\,
      S(6) => \icmp_ln288_1_reg_3098[0]_i_4_n_3\,
      S(5) => \icmp_ln288_1_reg_3098[0]_i_5_n_3\,
      S(4) => \icmp_ln288_1_reg_3098[0]_i_6_n_3\,
      S(3) => \icmp_ln288_1_reg_3098[0]_i_7_n_3\,
      S(2) => \icmp_ln288_1_reg_3098[0]_i_8_n_3\,
      S(1) => \icmp_ln288_1_reg_3098[0]_i_9_n_3\,
      S(0) => \icmp_ln288_1_reg_3098[0]_i_10_n_3\
    );
\icmp_ln288_1_reg_3098_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \icmp_ln288_1_reg_3098_reg[0]_i_2_n_3\,
      CO(6) => \icmp_ln288_1_reg_3098_reg[0]_i_2_n_4\,
      CO(5) => \icmp_ln288_1_reg_3098_reg[0]_i_2_n_5\,
      CO(4) => \icmp_ln288_1_reg_3098_reg[0]_i_2_n_6\,
      CO(3) => \icmp_ln288_1_reg_3098_reg[0]_i_2_n_7\,
      CO(2) => \icmp_ln288_1_reg_3098_reg[0]_i_2_n_8\,
      CO(1) => \icmp_ln288_1_reg_3098_reg[0]_i_2_n_9\,
      CO(0) => \icmp_ln288_1_reg_3098_reg[0]_i_2_n_10\,
      DI(7 downto 6) => B"00",
      DI(5) => \icmp_ln288_1_reg_3098[0]_i_11_n_3\,
      DI(4) => \icmp_ln288_1_reg_3098[0]_i_12_n_3\,
      DI(3) => \icmp_ln288_1_reg_3098[0]_i_13_n_3\,
      DI(2) => \icmp_ln288_1_reg_3098[0]_i_14_n_3\,
      DI(1) => \icmp_ln288_1_reg_3098[0]_i_15_n_3\,
      DI(0) => \icmp_ln288_1_reg_3098[0]_i_16_n_3\,
      O(7 downto 0) => \NLW_icmp_ln288_1_reg_3098_reg[0]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7) => \icmp_ln288_1_reg_3098[0]_i_17_n_3\,
      S(6) => \icmp_ln288_1_reg_3098[0]_i_18_n_3\,
      S(5) => \icmp_ln288_1_reg_3098[0]_i_19_n_3\,
      S(4) => \icmp_ln288_1_reg_3098[0]_i_20_n_3\,
      S(3) => \icmp_ln288_1_reg_3098[0]_i_21_n_3\,
      S(2) => \icmp_ln288_1_reg_3098[0]_i_22_n_3\,
      S(1) => \icmp_ln288_1_reg_3098[0]_i_23_n_3\,
      S(0) => \icmp_ln288_1_reg_3098[0]_i_24_n_3\
    );
\icmp_ln299_reg_3215[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \icmp_ln299_reg_3215[0]_i_2_n_3\,
      I1 => \icmp_ln299_reg_3215[0]_i_3_n_3\,
      I2 => \icmp_ln299_reg_3215[0]_i_4_n_3\,
      I3 => \icmp_ln299_reg_3215[0]_i_5_n_3\,
      O => ap_condition_pp1_exit_iter0_state9
    );
\icmp_ln299_reg_3215[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => x_reg_619_reg(6),
      I1 => XLoopSize_reg_3004(6),
      I2 => XLoopSize_reg_3004(7),
      I3 => x_reg_619_reg(7),
      I4 => XLoopSize_reg_3004(8),
      I5 => x_reg_619_reg(8),
      O => \icmp_ln299_reg_3215[0]_i_2_n_3\
    );
\icmp_ln299_reg_3215[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => XLoopSize_reg_3004(11),
      I1 => \x_reg_619_reg__0\(11),
      I2 => XLoopSize_reg_3004(10),
      I3 => x_reg_619_reg(10),
      I4 => x_reg_619_reg(9),
      I5 => XLoopSize_reg_3004(9),
      O => \icmp_ln299_reg_3215[0]_i_3_n_3\
    );
\icmp_ln299_reg_3215[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => XLoopSize_reg_3004(0),
      I1 => x_reg_619_reg(0),
      I2 => XLoopSize_reg_3004(2),
      I3 => x_reg_619_reg(2),
      I4 => XLoopSize_reg_3004(1),
      I5 => x_reg_619_reg(1),
      O => \icmp_ln299_reg_3215[0]_i_4_n_3\
    );
\icmp_ln299_reg_3215[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => x_reg_619_reg(3),
      I1 => XLoopSize_reg_3004(3),
      I2 => XLoopSize_reg_3004(4),
      I3 => x_reg_619_reg(4),
      I4 => XLoopSize_reg_3004(5),
      I5 => x_reg_619_reg(5),
      O => \icmp_ln299_reg_3215[0]_i_5_n_3\
    );
\icmp_ln299_reg_3215_pp1_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_27_in,
      D => \icmp_ln299_reg_3215_reg_n_3_[0]\,
      Q => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      R => '0'
    );
\icmp_ln299_reg_3215_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_27_in,
      D => ap_condition_pp1_exit_iter0_state9,
      Q => \icmp_ln299_reg_3215_reg_n_3_[0]\,
      R => '0'
    );
\indvar_flatten_reg_516[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => indvar_flatten_reg_516_reg(0),
      O => add_ln250_1_fu_1086_p2(0)
    );
\indvar_flatten_reg_516[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => indvar_flatten_reg_516_reg(0),
      I1 => indvar_flatten_reg_516_reg(1),
      O => add_ln250_1_fu_1086_p2(1)
    );
\indvar_flatten_reg_516[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => indvar_flatten_reg_516_reg(2),
      I1 => indvar_flatten_reg_516_reg(0),
      I2 => indvar_flatten_reg_516_reg(1),
      O => add_ln250_1_fu_1086_p2(2)
    );
\indvar_flatten_reg_516[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => indvar_flatten_reg_516_reg(3),
      I1 => indvar_flatten_reg_516_reg(1),
      I2 => indvar_flatten_reg_516_reg(0),
      I3 => indvar_flatten_reg_516_reg(2),
      O => add_ln250_1_fu_1086_p2(3)
    );
\indvar_flatten_reg_516[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => indvar_flatten_reg_516_reg(4),
      I1 => indvar_flatten_reg_516_reg(2),
      I2 => indvar_flatten_reg_516_reg(0),
      I3 => indvar_flatten_reg_516_reg(1),
      I4 => indvar_flatten_reg_516_reg(3),
      O => add_ln250_1_fu_1086_p2(4)
    );
\indvar_flatten_reg_516[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => indvar_flatten_reg_516_reg(5),
      I1 => indvar_flatten_reg_516_reg(3),
      I2 => indvar_flatten_reg_516_reg(1),
      I3 => indvar_flatten_reg_516_reg(0),
      I4 => indvar_flatten_reg_516_reg(2),
      I5 => indvar_flatten_reg_516_reg(4),
      O => add_ln250_1_fu_1086_p2(5)
    );
\indvar_flatten_reg_516[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => indvar_flatten_reg_516_reg(6),
      I1 => \indvar_flatten_reg_516[8]_i_2_n_3\,
      O => add_ln250_1_fu_1086_p2(6)
    );
\indvar_flatten_reg_516[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \indvar_flatten_reg_516[8]_i_2_n_3\,
      I1 => indvar_flatten_reg_516_reg(6),
      I2 => indvar_flatten_reg_516_reg(7),
      O => add_ln250_1_fu_1086_p2(7)
    );
\indvar_flatten_reg_516[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9AAA"
    )
        port map (
      I0 => indvar_flatten_reg_516_reg(8),
      I1 => \indvar_flatten_reg_516[8]_i_2_n_3\,
      I2 => indvar_flatten_reg_516_reg(6),
      I3 => indvar_flatten_reg_516_reg(7),
      O => add_ln250_1_fu_1086_p2(8)
    );
\indvar_flatten_reg_516[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => indvar_flatten_reg_516_reg(4),
      I1 => indvar_flatten_reg_516_reg(2),
      I2 => indvar_flatten_reg_516_reg(0),
      I3 => indvar_flatten_reg_516_reg(1),
      I4 => indvar_flatten_reg_516_reg(3),
      I5 => indvar_flatten_reg_516_reg(5),
      O => \indvar_flatten_reg_516[8]_i_2_n_3\
    );
\indvar_flatten_reg_516_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_5160,
      D => add_ln250_1_fu_1086_p2(0),
      Q => indvar_flatten_reg_516_reg(0),
      R => indvar_flatten_reg_516
    );
\indvar_flatten_reg_516_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_5160,
      D => add_ln250_1_fu_1086_p2(1),
      Q => indvar_flatten_reg_516_reg(1),
      R => indvar_flatten_reg_516
    );
\indvar_flatten_reg_516_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_5160,
      D => add_ln250_1_fu_1086_p2(2),
      Q => indvar_flatten_reg_516_reg(2),
      R => indvar_flatten_reg_516
    );
\indvar_flatten_reg_516_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_5160,
      D => add_ln250_1_fu_1086_p2(3),
      Q => indvar_flatten_reg_516_reg(3),
      R => indvar_flatten_reg_516
    );
\indvar_flatten_reg_516_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_5160,
      D => add_ln250_1_fu_1086_p2(4),
      Q => indvar_flatten_reg_516_reg(4),
      R => indvar_flatten_reg_516
    );
\indvar_flatten_reg_516_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_5160,
      D => add_ln250_1_fu_1086_p2(5),
      Q => indvar_flatten_reg_516_reg(5),
      R => indvar_flatten_reg_516
    );
\indvar_flatten_reg_516_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_5160,
      D => add_ln250_1_fu_1086_p2(6),
      Q => indvar_flatten_reg_516_reg(6),
      R => indvar_flatten_reg_516
    );
\indvar_flatten_reg_516_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_5160,
      D => add_ln250_1_fu_1086_p2(7),
      Q => indvar_flatten_reg_516_reg(7),
      R => indvar_flatten_reg_516
    );
\indvar_flatten_reg_516_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_5160,
      D => add_ln250_1_fu_1086_p2(8),
      Q => indvar_flatten_reg_516_reg(8),
      R => indvar_flatten_reg_516
    );
int_ap_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEEEAEEEAEE0000"
    )
        port map (
      I0 => int_ap_ready_reg,
      I1 => ap_CS_fsm_state7,
      I2 => icmp_ln260_reg_3062,
      I3 => int_ap_ready_reg_i_2_n_5,
      I4 => Block_split4_proc_U0_ap_ready,
      I5 => ap_sync_reg_Block_split4_proc_U0_ap_ready,
      O => ap_sync_ready
    );
int_ap_ready_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sel0(9),
      I1 => YLoopSize_reg_3020(11),
      I2 => sel0(8),
      I3 => YLoopSize_reg_3020(10),
      O => int_ap_ready_i_10_n_3
    );
int_ap_ready_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sel0(7),
      I1 => YLoopSize_reg_3020(9),
      I2 => sel0(6),
      I3 => YLoopSize_reg_3020(8),
      O => int_ap_ready_i_11_n_3
    );
int_ap_ready_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sel0(5),
      I1 => YLoopSize_reg_3020(7),
      I2 => sel0(4),
      I3 => YLoopSize_reg_3020(6),
      O => int_ap_ready_i_12_n_3
    );
int_ap_ready_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sel0(3),
      I1 => YLoopSize_reg_3020(5),
      I2 => sel0(2),
      I3 => YLoopSize_reg_3020(4),
      O => int_ap_ready_i_13_n_3
    );
int_ap_ready_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sel0(1),
      I1 => YLoopSize_reg_3020(3),
      I2 => sel0(0),
      I3 => YLoopSize_reg_3020(2),
      O => int_ap_ready_i_14_n_3
    );
int_ap_ready_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \y_reg_549_reg_n_3_[1]\,
      I1 => YLoopSize_reg_3020(1),
      I2 => \y_reg_549_reg_n_3_[0]\,
      I3 => YLoopSize_reg_3020(0),
      O => int_ap_ready_i_15_n_3
    );
int_ap_ready_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => YLoopSize_reg_3020(11),
      I1 => sel0(9),
      I2 => YLoopSize_reg_3020(10),
      I3 => sel0(8),
      O => int_ap_ready_i_4_n_3
    );
int_ap_ready_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => YLoopSize_reg_3020(9),
      I1 => sel0(7),
      I2 => YLoopSize_reg_3020(8),
      I3 => sel0(6),
      O => int_ap_ready_i_5_n_3
    );
int_ap_ready_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => YLoopSize_reg_3020(7),
      I1 => sel0(5),
      I2 => YLoopSize_reg_3020(6),
      I3 => sel0(4),
      O => int_ap_ready_i_6_n_3
    );
int_ap_ready_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => YLoopSize_reg_3020(5),
      I1 => sel0(3),
      I2 => YLoopSize_reg_3020(4),
      I3 => sel0(2),
      O => int_ap_ready_i_7_n_3
    );
int_ap_ready_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => YLoopSize_reg_3020(3),
      I1 => sel0(1),
      I2 => YLoopSize_reg_3020(2),
      I3 => sel0(0),
      O => int_ap_ready_i_8_n_3
    );
int_ap_ready_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => YLoopSize_reg_3020(1),
      I1 => \y_reg_549_reg_n_3_[1]\,
      I2 => YLoopSize_reg_3020(0),
      I3 => \y_reg_549_reg_n_3_[0]\,
      O => int_ap_ready_i_9_n_3
    );
int_ap_ready_reg_i_2: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 6) => NLW_int_ap_ready_reg_i_2_CO_UNCONNECTED(7 downto 6),
      CO(5) => int_ap_ready_reg_i_2_n_5,
      CO(4) => int_ap_ready_reg_i_2_n_6,
      CO(3) => int_ap_ready_reg_i_2_n_7,
      CO(2) => int_ap_ready_reg_i_2_n_8,
      CO(1) => int_ap_ready_reg_i_2_n_9,
      CO(0) => int_ap_ready_reg_i_2_n_10,
      DI(7 downto 6) => B"00",
      DI(5) => int_ap_ready_i_4_n_3,
      DI(4) => int_ap_ready_i_5_n_3,
      DI(3) => int_ap_ready_i_6_n_3,
      DI(2) => int_ap_ready_i_7_n_3,
      DI(1) => int_ap_ready_i_8_n_3,
      DI(0) => int_ap_ready_i_9_n_3,
      O(7 downto 0) => NLW_int_ap_ready_reg_i_2_O_UNCONNECTED(7 downto 0),
      S(7 downto 6) => B"00",
      S(5) => int_ap_ready_i_10_n_3,
      S(4) => int_ap_ready_i_11_n_3,
      S(3) => int_ap_ready_i_12_n_3,
      S(2) => int_ap_ready_i_13_n_3,
      S(1) => int_ap_ready_i_14_n_3,
      S(0) => int_ap_ready_i_15_n_3
    );
\int_vfltCoeff_shift[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => \int_vfltCoeff_shift_reg[0]_0\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => vscale_core_polyphase_U0_vfltCoeff_address0(0),
      O => \int_vfltCoeff_shift_reg[0]\
    );
\internal_full_n_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF70FF"
    )
        port map (
      I0 => \internal_full_n_i_2__15_n_3\,
      I1 => internal_full_n,
      I2 => SrcYUV422_full_n,
      I3 => ap_rst_n,
      I4 => \^moutptr110_out\,
      O => internal_full_n_reg
    );
\internal_full_n_i_2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F7FFFFFF"
    )
        port map (
      I0 => SrcYUV422_empty_n,
      I1 => \^p_40_in\,
      I2 => \icmp_ln299_reg_3215_reg_n_3_[0]\,
      I3 => \brmerge_i_reg_3176_reg[0]_rep__1_n_3\,
      I4 => cmp81_i_reg_3172,
      I5 => \mOutPtr_reg[4]\,
      O => \internal_full_n_i_2__15_n_3\
    );
\internal_full_n_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \^start_once_reg\,
      I1 => int_ap_ready_reg,
      I2 => ap_start,
      I3 => start_for_MultiPixStream2AXIvideo_U0_full_n,
      O => start_once_reg_reg_0
    );
\j_reg_538[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => j_reg_538(0),
      O => add_ln253_fu_1130_p2(0)
    );
\j_reg_538[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"26"
    )
        port map (
      I0 => j_reg_538(0),
      I1 => j_reg_538(1),
      I2 => j_reg_538(2),
      O => add_ln253_fu_1130_p2(1)
    );
\j_reg_538[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"70F0"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2_n_3\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_CS_fsm_state2,
      I3 => ap_enable_reg_pp0_iter0,
      O => indvar_flatten_reg_516
    );
\j_reg_538[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2_n_3\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter0,
      O => indvar_flatten_reg_5160
    );
\j_reg_538[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4A"
    )
        port map (
      I0 => j_reg_538(2),
      I1 => j_reg_538(0),
      I2 => j_reg_538(1),
      O => add_ln253_fu_1130_p2(2)
    );
\j_reg_538_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_5160,
      D => add_ln253_fu_1130_p2(0),
      Q => j_reg_538(0),
      R => indvar_flatten_reg_516
    );
\j_reg_538_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_5160,
      D => add_ln253_fu_1130_p2(1),
      Q => j_reg_538(1),
      R => indvar_flatten_reg_516
    );
\j_reg_538_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_5160,
      D => add_ln253_fu_1130_p2(2),
      Q => j_reg_538(2),
      R => indvar_flatten_reg_516
    );
\mOutPtr[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5595555555555555"
    )
        port map (
      I0 => \mOutPtr_reg[4]\,
      I1 => cmp81_i_reg_3172,
      I2 => \brmerge_i_reg_3176_reg[0]_rep__1_n_3\,
      I3 => \icmp_ln299_reg_3215_reg_n_3_[0]\,
      I4 => \^p_40_in\,
      I5 => SrcYUV422_empty_n,
      O => E(0)
    );
\mOutPtr[4]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F777777FFFFFFFF"
    )
        port map (
      I0 => OutputWriteEn_reg_3163,
      I1 => ap_enable_reg_pp1_iter11_reg_n_3,
      I2 => SrcYUV422_empty_n,
      I3 => ap_enable_reg_pp1_iter1_reg_n_3,
      I4 => \^cmp81_i_reg_3172_reg[0]_0\,
      I5 => OutYUV_full_n,
      O => \OutputWriteEn_reg_3163_reg[0]_0\
    );
\mOutPtr[4]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => cmp81_i_reg_3172,
      I1 => \brmerge_i_reg_3176_reg[0]_rep__1_n_3\,
      I2 => \icmp_ln299_reg_3215_reg_n_3_[0]\,
      I3 => \^p_40_in\,
      I4 => SrcYUV422_empty_n,
      I5 => \mOutPtr_reg[4]\,
      O => \^moutptr110_out\
    );
mac_muladd_8ns_16s_13ns_24_4_1_U46: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1
     port map (
      A(7 downto 0) => grp_fu_2661_p0(7 downto 0),
      CEB1 => FiltCoeff_0_ce0,
      P(23) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_3,
      P(22) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_4,
      P(21) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_5,
      P(20) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_6,
      P(19) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_7,
      P(18) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_8,
      P(17) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_9,
      P(16) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_10,
      P(15) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_11,
      P(14) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_12,
      P(13) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_13,
      P(12) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_14,
      P(11) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_15,
      P(10) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_16,
      P(9) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_17,
      P(8) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_18,
      P(7) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_19,
      P(6) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_20,
      P(5) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_21,
      P(4) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_22,
      P(3) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_23,
      P(2) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_24,
      P(1) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_25,
      P(0) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_26,
      ap_clk => ap_clk,
      p_27_in => p_27_in,
      q00(15 downto 0) => q00(15 downto 0)
    );
mac_muladd_8ns_16s_13ns_24_4_1_U47: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_21
     port map (
      CEB1 => FiltCoeff_0_ce0,
      DSP_ALU_INST(7 downto 0) => grp_fu_2670_p0(7 downto 0),
      P(23) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_3,
      P(22) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_4,
      P(21) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_5,
      P(20) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_6,
      P(19) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_7,
      P(18) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_8,
      P(17) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_9,
      P(16) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_10,
      P(15) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_11,
      P(14) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_12,
      P(13) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_13,
      P(12) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_14,
      P(11) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_15,
      P(10) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_16,
      P(9) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_17,
      P(8) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_18,
      P(7) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_19,
      P(6) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_20,
      P(5) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_21,
      P(4) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_22,
      P(3) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_23,
      P(2) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_24,
      P(1) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_25,
      P(0) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_26,
      ap_clk => ap_clk,
      p_27_in => p_27_in,
      q00(15 downto 0) => q00(15 downto 0)
    );
mac_muladd_8ns_16s_13ns_24_4_1_U48: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_22
     port map (
      CEB1 => FiltCoeff_0_ce0,
      DSP_ALU_INST(7 downto 0) => grp_fu_2679_p0(7 downto 0),
      P(23) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_3,
      P(22) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_4,
      P(21) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_5,
      P(20) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_6,
      P(19) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_7,
      P(18) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_8,
      P(17) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_9,
      P(16) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_10,
      P(15) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_11,
      P(14) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_12,
      P(13) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_13,
      P(12) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_14,
      P(11) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_15,
      P(10) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_16,
      P(9) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_17,
      P(8) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_18,
      P(7) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_19,
      P(6) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_20,
      P(5) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_21,
      P(4) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_22,
      P(3) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_23,
      P(2) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_24,
      P(1) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_25,
      P(0) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_26,
      ap_clk => ap_clk,
      p_27_in => p_27_in,
      q00(15 downto 0) => q00(15 downto 0)
    );
mac_muladd_8ns_16s_13ns_24_4_1_U49: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_23
     port map (
      CEB1 => FiltCoeff_0_ce0,
      DSP_ALU_INST(7 downto 0) => grp_fu_2688_p0(7 downto 0),
      P(23) => mac_muladd_8ns_16s_13ns_24_4_1_U49_n_3,
      P(22) => mac_muladd_8ns_16s_13ns_24_4_1_U49_n_4,
      P(21) => mac_muladd_8ns_16s_13ns_24_4_1_U49_n_5,
      P(20) => mac_muladd_8ns_16s_13ns_24_4_1_U49_n_6,
      P(19) => mac_muladd_8ns_16s_13ns_24_4_1_U49_n_7,
      P(18) => mac_muladd_8ns_16s_13ns_24_4_1_U49_n_8,
      P(17) => mac_muladd_8ns_16s_13ns_24_4_1_U49_n_9,
      P(16) => mac_muladd_8ns_16s_13ns_24_4_1_U49_n_10,
      P(15) => mac_muladd_8ns_16s_13ns_24_4_1_U49_n_11,
      P(14) => mac_muladd_8ns_16s_13ns_24_4_1_U49_n_12,
      P(13) => mac_muladd_8ns_16s_13ns_24_4_1_U49_n_13,
      P(12) => mac_muladd_8ns_16s_13ns_24_4_1_U49_n_14,
      P(11) => mac_muladd_8ns_16s_13ns_24_4_1_U49_n_15,
      P(10) => mac_muladd_8ns_16s_13ns_24_4_1_U49_n_16,
      P(9) => mac_muladd_8ns_16s_13ns_24_4_1_U49_n_17,
      P(8) => mac_muladd_8ns_16s_13ns_24_4_1_U49_n_18,
      P(7) => mac_muladd_8ns_16s_13ns_24_4_1_U49_n_19,
      P(6) => mac_muladd_8ns_16s_13ns_24_4_1_U49_n_20,
      P(5) => mac_muladd_8ns_16s_13ns_24_4_1_U49_n_21,
      P(4) => mac_muladd_8ns_16s_13ns_24_4_1_U49_n_22,
      P(3) => mac_muladd_8ns_16s_13ns_24_4_1_U49_n_23,
      P(2) => mac_muladd_8ns_16s_13ns_24_4_1_U49_n_24,
      P(1) => mac_muladd_8ns_16s_13ns_24_4_1_U49_n_25,
      P(0) => mac_muladd_8ns_16s_13ns_24_4_1_U49_n_26,
      ap_clk => ap_clk,
      p_27_in => p_27_in,
      q00(15 downto 0) => q00(15 downto 0)
    );
mac_muladd_8ns_16s_13ns_24_4_1_U50: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_24
     port map (
      CEB1 => FiltCoeff_0_ce0,
      DSP_ALU_INST(7 downto 0) => grp_fu_2697_p0(7 downto 0),
      P(23) => mac_muladd_8ns_16s_13ns_24_4_1_U50_n_3,
      P(22) => mac_muladd_8ns_16s_13ns_24_4_1_U50_n_4,
      P(21) => mac_muladd_8ns_16s_13ns_24_4_1_U50_n_5,
      P(20) => mac_muladd_8ns_16s_13ns_24_4_1_U50_n_6,
      P(19) => mac_muladd_8ns_16s_13ns_24_4_1_U50_n_7,
      P(18) => mac_muladd_8ns_16s_13ns_24_4_1_U50_n_8,
      P(17) => mac_muladd_8ns_16s_13ns_24_4_1_U50_n_9,
      P(16) => mac_muladd_8ns_16s_13ns_24_4_1_U50_n_10,
      P(15) => mac_muladd_8ns_16s_13ns_24_4_1_U50_n_11,
      P(14) => mac_muladd_8ns_16s_13ns_24_4_1_U50_n_12,
      P(13) => mac_muladd_8ns_16s_13ns_24_4_1_U50_n_13,
      P(12) => mac_muladd_8ns_16s_13ns_24_4_1_U50_n_14,
      P(11) => mac_muladd_8ns_16s_13ns_24_4_1_U50_n_15,
      P(10) => mac_muladd_8ns_16s_13ns_24_4_1_U50_n_16,
      P(9) => mac_muladd_8ns_16s_13ns_24_4_1_U50_n_17,
      P(8) => mac_muladd_8ns_16s_13ns_24_4_1_U50_n_18,
      P(7) => mac_muladd_8ns_16s_13ns_24_4_1_U50_n_19,
      P(6) => mac_muladd_8ns_16s_13ns_24_4_1_U50_n_20,
      P(5) => mac_muladd_8ns_16s_13ns_24_4_1_U50_n_21,
      P(4) => mac_muladd_8ns_16s_13ns_24_4_1_U50_n_22,
      P(3) => mac_muladd_8ns_16s_13ns_24_4_1_U50_n_23,
      P(2) => mac_muladd_8ns_16s_13ns_24_4_1_U50_n_24,
      P(1) => mac_muladd_8ns_16s_13ns_24_4_1_U50_n_25,
      P(0) => mac_muladd_8ns_16s_13ns_24_4_1_U50_n_26,
      ap_clk => ap_clk,
      p_27_in => p_27_in,
      q00(15 downto 0) => q00(15 downto 0)
    );
mac_muladd_8ns_16s_13ns_24_4_1_U51: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_13ns_24_4_1_25
     port map (
      CEB1 => FiltCoeff_0_ce0,
      DSP_ALU_INST(7 downto 0) => grp_fu_2706_p0(7 downto 0),
      E(0) => \^p_40_in\,
      P(23) => mac_muladd_8ns_16s_13ns_24_4_1_U51_n_3,
      P(22) => mac_muladd_8ns_16s_13ns_24_4_1_U51_n_4,
      P(21) => mac_muladd_8ns_16s_13ns_24_4_1_U51_n_5,
      P(20) => mac_muladd_8ns_16s_13ns_24_4_1_U51_n_6,
      P(19) => mac_muladd_8ns_16s_13ns_24_4_1_U51_n_7,
      P(18) => mac_muladd_8ns_16s_13ns_24_4_1_U51_n_8,
      P(17) => mac_muladd_8ns_16s_13ns_24_4_1_U51_n_9,
      P(16) => mac_muladd_8ns_16s_13ns_24_4_1_U51_n_10,
      P(15) => mac_muladd_8ns_16s_13ns_24_4_1_U51_n_11,
      P(14) => mac_muladd_8ns_16s_13ns_24_4_1_U51_n_12,
      P(13) => mac_muladd_8ns_16s_13ns_24_4_1_U51_n_13,
      P(12) => mac_muladd_8ns_16s_13ns_24_4_1_U51_n_14,
      P(11) => mac_muladd_8ns_16s_13ns_24_4_1_U51_n_15,
      P(10) => mac_muladd_8ns_16s_13ns_24_4_1_U51_n_16,
      P(9) => mac_muladd_8ns_16s_13ns_24_4_1_U51_n_17,
      P(8) => mac_muladd_8ns_16s_13ns_24_4_1_U51_n_18,
      P(7) => mac_muladd_8ns_16s_13ns_24_4_1_U51_n_19,
      P(6) => mac_muladd_8ns_16s_13ns_24_4_1_U51_n_20,
      P(5) => mac_muladd_8ns_16s_13ns_24_4_1_U51_n_21,
      P(4) => mac_muladd_8ns_16s_13ns_24_4_1_U51_n_22,
      P(3) => mac_muladd_8ns_16s_13ns_24_4_1_U51_n_23,
      P(2) => mac_muladd_8ns_16s_13ns_24_4_1_U51_n_24,
      P(1) => mac_muladd_8ns_16s_13ns_24_4_1_U51_n_25,
      P(0) => mac_muladd_8ns_16s_13ns_24_4_1_U51_n_26,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      p_27_in => p_27_in,
      q00(15 downto 0) => q00(15 downto 0)
    );
mac_muladd_8ns_16s_24s_25_4_1_U52: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1
     port map (
      CEB1 => FiltCoeff_1_ce0,
      DSP_ALU_INST(0) => LineBuf_val_V_0_ce0,
      DSP_ALU_INST_0(23) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_3,
      DSP_ALU_INST_0(22) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_4,
      DSP_ALU_INST_0(21) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_5,
      DSP_ALU_INST_0(20) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_6,
      DSP_ALU_INST_0(19) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_7,
      DSP_ALU_INST_0(18) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_8,
      DSP_ALU_INST_0(17) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_9,
      DSP_ALU_INST_0(16) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_10,
      DSP_ALU_INST_0(15) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_11,
      DSP_ALU_INST_0(14) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_12,
      DSP_ALU_INST_0(13) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_13,
      DSP_ALU_INST_0(12) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_14,
      DSP_ALU_INST_0(11) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_15,
      DSP_ALU_INST_0(10) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_16,
      DSP_ALU_INST_0(9) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_17,
      DSP_ALU_INST_0(8) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_18,
      DSP_ALU_INST_0(7) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_19,
      DSP_ALU_INST_0(6) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_20,
      DSP_ALU_INST_0(5) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_21,
      DSP_ALU_INST_0(4) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_22,
      DSP_ALU_INST_0(3) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_23,
      DSP_ALU_INST_0(2) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_24,
      DSP_ALU_INST_0(1) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_25,
      DSP_ALU_INST_0(0) => mac_muladd_8ns_16s_13ns_24_4_1_U46_n_26,
      DSP_A_B_DATA_INST => \brmerge_i_reg_3176_reg[0]_rep_n_3\,
      DSP_A_B_DATA_INST_0 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      P(24) => mac_muladd_8ns_16s_24s_25_4_1_U52_n_3,
      P(23) => mac_muladd_8ns_16s_24s_25_4_1_U52_n_4,
      P(22) => mac_muladd_8ns_16s_24s_25_4_1_U52_n_5,
      P(21) => mac_muladd_8ns_16s_24s_25_4_1_U52_n_6,
      P(20) => mac_muladd_8ns_16s_24s_25_4_1_U52_n_7,
      P(19) => mac_muladd_8ns_16s_24s_25_4_1_U52_n_8,
      P(18) => mac_muladd_8ns_16s_24s_25_4_1_U52_n_9,
      P(17) => mac_muladd_8ns_16s_24s_25_4_1_U52_n_10,
      P(16) => mac_muladd_8ns_16s_24s_25_4_1_U52_n_11,
      P(15) => mac_muladd_8ns_16s_24s_25_4_1_U52_n_12,
      P(14) => mac_muladd_8ns_16s_24s_25_4_1_U52_n_13,
      P(13) => mac_muladd_8ns_16s_24s_25_4_1_U52_n_14,
      P(12) => mac_muladd_8ns_16s_24s_25_4_1_U52_n_15,
      P(11) => mac_muladd_8ns_16s_24s_25_4_1_U52_n_16,
      P(10) => mac_muladd_8ns_16s_24s_25_4_1_U52_n_17,
      P(9) => mac_muladd_8ns_16s_24s_25_4_1_U52_n_18,
      P(8) => mac_muladd_8ns_16s_24s_25_4_1_U52_n_19,
      P(7) => mac_muladd_8ns_16s_24s_25_4_1_U52_n_20,
      P(6) => mac_muladd_8ns_16s_24s_25_4_1_U52_n_21,
      P(5) => mac_muladd_8ns_16s_24s_25_4_1_U52_n_22,
      P(4) => mac_muladd_8ns_16s_24s_25_4_1_U52_n_23,
      P(3) => mac_muladd_8ns_16s_24s_25_4_1_U52_n_24,
      P(2) => mac_muladd_8ns_16s_24s_25_4_1_U52_n_25,
      P(1) => mac_muladd_8ns_16s_24s_25_4_1_U52_n_26,
      P(0) => mac_muladd_8ns_16s_24s_25_4_1_U52_n_27,
      Q(7 downto 0) => PixArrayVal_val_V_0_9_reg_3387(7 downto 0),
      ap_clk => ap_clk,
      ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_1035(7 downto 0) => ap_phi_reg_pp1_iter2_PixArray_val_V_1_0_0_i_reg_1035(7 downto 0),
      p_27_in => p_27_in,
      q00(15) => FiltCoeff_1_U_n_3,
      q00(14) => FiltCoeff_1_U_n_4,
      q00(13) => FiltCoeff_1_U_n_5,
      q00(12) => FiltCoeff_1_U_n_6,
      q00(11) => FiltCoeff_1_U_n_7,
      q00(10) => FiltCoeff_1_U_n_8,
      q00(9) => FiltCoeff_1_U_n_9,
      q00(8) => FiltCoeff_1_U_n_10,
      q00(7) => FiltCoeff_1_U_n_11,
      q00(6) => FiltCoeff_1_U_n_12,
      q00(5) => FiltCoeff_1_U_n_13,
      q00(4) => FiltCoeff_1_U_n_14,
      q00(3) => FiltCoeff_1_U_n_15,
      q00(2) => FiltCoeff_1_U_n_16,
      q00(1) => FiltCoeff_1_U_n_17,
      q00(0) => FiltCoeff_1_U_n_18
    );
mac_muladd_8ns_16s_24s_25_4_1_U53: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_26
     port map (
      CEB1 => FiltCoeff_1_ce0,
      DSP_ALU_INST(0) => LineBuf_val_V_0_ce0,
      DSP_ALU_INST_0(23) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_3,
      DSP_ALU_INST_0(22) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_4,
      DSP_ALU_INST_0(21) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_5,
      DSP_ALU_INST_0(20) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_6,
      DSP_ALU_INST_0(19) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_7,
      DSP_ALU_INST_0(18) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_8,
      DSP_ALU_INST_0(17) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_9,
      DSP_ALU_INST_0(16) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_10,
      DSP_ALU_INST_0(15) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_11,
      DSP_ALU_INST_0(14) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_12,
      DSP_ALU_INST_0(13) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_13,
      DSP_ALU_INST_0(12) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_14,
      DSP_ALU_INST_0(11) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_15,
      DSP_ALU_INST_0(10) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_16,
      DSP_ALU_INST_0(9) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_17,
      DSP_ALU_INST_0(8) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_18,
      DSP_ALU_INST_0(7) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_19,
      DSP_ALU_INST_0(6) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_20,
      DSP_ALU_INST_0(5) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_21,
      DSP_ALU_INST_0(4) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_22,
      DSP_ALU_INST_0(3) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_23,
      DSP_ALU_INST_0(2) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_24,
      DSP_ALU_INST_0(1) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_25,
      DSP_ALU_INST_0(0) => mac_muladd_8ns_16s_13ns_24_4_1_U47_n_26,
      DSP_A_B_DATA_INST => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      P(24) => mac_muladd_8ns_16s_24s_25_4_1_U53_n_3,
      P(23) => mac_muladd_8ns_16s_24s_25_4_1_U53_n_4,
      P(22) => mac_muladd_8ns_16s_24s_25_4_1_U53_n_5,
      P(21) => mac_muladd_8ns_16s_24s_25_4_1_U53_n_6,
      P(20) => mac_muladd_8ns_16s_24s_25_4_1_U53_n_7,
      P(19) => mac_muladd_8ns_16s_24s_25_4_1_U53_n_8,
      P(18) => mac_muladd_8ns_16s_24s_25_4_1_U53_n_9,
      P(17) => mac_muladd_8ns_16s_24s_25_4_1_U53_n_10,
      P(16) => mac_muladd_8ns_16s_24s_25_4_1_U53_n_11,
      P(15) => mac_muladd_8ns_16s_24s_25_4_1_U53_n_12,
      P(14) => mac_muladd_8ns_16s_24s_25_4_1_U53_n_13,
      P(13) => mac_muladd_8ns_16s_24s_25_4_1_U53_n_14,
      P(12) => mac_muladd_8ns_16s_24s_25_4_1_U53_n_15,
      P(11) => mac_muladd_8ns_16s_24s_25_4_1_U53_n_16,
      P(10) => mac_muladd_8ns_16s_24s_25_4_1_U53_n_17,
      P(9) => mac_muladd_8ns_16s_24s_25_4_1_U53_n_18,
      P(8) => mac_muladd_8ns_16s_24s_25_4_1_U53_n_19,
      P(7) => mac_muladd_8ns_16s_24s_25_4_1_U53_n_20,
      P(6) => mac_muladd_8ns_16s_24s_25_4_1_U53_n_21,
      P(5) => mac_muladd_8ns_16s_24s_25_4_1_U53_n_22,
      P(4) => mac_muladd_8ns_16s_24s_25_4_1_U53_n_23,
      P(3) => mac_muladd_8ns_16s_24s_25_4_1_U53_n_24,
      P(2) => mac_muladd_8ns_16s_24s_25_4_1_U53_n_25,
      P(1) => mac_muladd_8ns_16s_24s_25_4_1_U53_n_26,
      P(0) => mac_muladd_8ns_16s_24s_25_4_1_U53_n_27,
      Q(7 downto 0) => PixArrayVal_val_V_1_9_reg_3394(7 downto 0),
      ap_clk => ap_clk,
      ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_1026(7 downto 0) => ap_phi_reg_pp1_iter2_PixArray_val_V_1_1_0_i_reg_1026(7 downto 0),
      brmerge_i_reg_3176 => brmerge_i_reg_3176,
      p_27_in => p_27_in,
      q00(15) => FiltCoeff_1_U_n_3,
      q00(14) => FiltCoeff_1_U_n_4,
      q00(13) => FiltCoeff_1_U_n_5,
      q00(12) => FiltCoeff_1_U_n_6,
      q00(11) => FiltCoeff_1_U_n_7,
      q00(10) => FiltCoeff_1_U_n_8,
      q00(9) => FiltCoeff_1_U_n_9,
      q00(8) => FiltCoeff_1_U_n_10,
      q00(7) => FiltCoeff_1_U_n_11,
      q00(6) => FiltCoeff_1_U_n_12,
      q00(5) => FiltCoeff_1_U_n_13,
      q00(4) => FiltCoeff_1_U_n_14,
      q00(3) => FiltCoeff_1_U_n_15,
      q00(2) => FiltCoeff_1_U_n_16,
      q00(1) => FiltCoeff_1_U_n_17,
      q00(0) => FiltCoeff_1_U_n_18
    );
mac_muladd_8ns_16s_24s_25_4_1_U54: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_27
     port map (
      CEB1 => FiltCoeff_1_ce0,
      DSP_ALU_INST(0) => LineBuf_val_V_0_ce0,
      DSP_ALU_INST_0(23) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_3,
      DSP_ALU_INST_0(22) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_4,
      DSP_ALU_INST_0(21) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_5,
      DSP_ALU_INST_0(20) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_6,
      DSP_ALU_INST_0(19) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_7,
      DSP_ALU_INST_0(18) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_8,
      DSP_ALU_INST_0(17) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_9,
      DSP_ALU_INST_0(16) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_10,
      DSP_ALU_INST_0(15) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_11,
      DSP_ALU_INST_0(14) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_12,
      DSP_ALU_INST_0(13) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_13,
      DSP_ALU_INST_0(12) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_14,
      DSP_ALU_INST_0(11) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_15,
      DSP_ALU_INST_0(10) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_16,
      DSP_ALU_INST_0(9) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_17,
      DSP_ALU_INST_0(8) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_18,
      DSP_ALU_INST_0(7) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_19,
      DSP_ALU_INST_0(6) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_20,
      DSP_ALU_INST_0(5) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_21,
      DSP_ALU_INST_0(4) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_22,
      DSP_ALU_INST_0(3) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_23,
      DSP_ALU_INST_0(2) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_24,
      DSP_ALU_INST_0(1) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_25,
      DSP_ALU_INST_0(0) => mac_muladd_8ns_16s_13ns_24_4_1_U48_n_26,
      DSP_A_B_DATA_INST => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      P(24) => mac_muladd_8ns_16s_24s_25_4_1_U54_n_3,
      P(23) => mac_muladd_8ns_16s_24s_25_4_1_U54_n_4,
      P(22) => mac_muladd_8ns_16s_24s_25_4_1_U54_n_5,
      P(21) => mac_muladd_8ns_16s_24s_25_4_1_U54_n_6,
      P(20) => mac_muladd_8ns_16s_24s_25_4_1_U54_n_7,
      P(19) => mac_muladd_8ns_16s_24s_25_4_1_U54_n_8,
      P(18) => mac_muladd_8ns_16s_24s_25_4_1_U54_n_9,
      P(17) => mac_muladd_8ns_16s_24s_25_4_1_U54_n_10,
      P(16) => mac_muladd_8ns_16s_24s_25_4_1_U54_n_11,
      P(15) => mac_muladd_8ns_16s_24s_25_4_1_U54_n_12,
      P(14) => mac_muladd_8ns_16s_24s_25_4_1_U54_n_13,
      P(13) => mac_muladd_8ns_16s_24s_25_4_1_U54_n_14,
      P(12) => mac_muladd_8ns_16s_24s_25_4_1_U54_n_15,
      P(11) => mac_muladd_8ns_16s_24s_25_4_1_U54_n_16,
      P(10) => mac_muladd_8ns_16s_24s_25_4_1_U54_n_17,
      P(9) => mac_muladd_8ns_16s_24s_25_4_1_U54_n_18,
      P(8) => mac_muladd_8ns_16s_24s_25_4_1_U54_n_19,
      P(7) => mac_muladd_8ns_16s_24s_25_4_1_U54_n_20,
      P(6) => mac_muladd_8ns_16s_24s_25_4_1_U54_n_21,
      P(5) => mac_muladd_8ns_16s_24s_25_4_1_U54_n_22,
      P(4) => mac_muladd_8ns_16s_24s_25_4_1_U54_n_23,
      P(3) => mac_muladd_8ns_16s_24s_25_4_1_U54_n_24,
      P(2) => mac_muladd_8ns_16s_24s_25_4_1_U54_n_25,
      P(1) => mac_muladd_8ns_16s_24s_25_4_1_U54_n_26,
      P(0) => mac_muladd_8ns_16s_24s_25_4_1_U54_n_27,
      Q(7 downto 0) => PixArrayVal_val_V_2_9_reg_3401(7 downto 0),
      ap_clk => ap_clk,
      ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_1017(7 downto 0) => ap_phi_reg_pp1_iter2_PixArray_val_V_1_2_0_i_reg_1017(7 downto 0),
      brmerge_i_reg_3176 => brmerge_i_reg_3176,
      p_27_in => p_27_in,
      q00(15) => FiltCoeff_1_U_n_3,
      q00(14) => FiltCoeff_1_U_n_4,
      q00(13) => FiltCoeff_1_U_n_5,
      q00(12) => FiltCoeff_1_U_n_6,
      q00(11) => FiltCoeff_1_U_n_7,
      q00(10) => FiltCoeff_1_U_n_8,
      q00(9) => FiltCoeff_1_U_n_9,
      q00(8) => FiltCoeff_1_U_n_10,
      q00(7) => FiltCoeff_1_U_n_11,
      q00(6) => FiltCoeff_1_U_n_12,
      q00(5) => FiltCoeff_1_U_n_13,
      q00(4) => FiltCoeff_1_U_n_14,
      q00(3) => FiltCoeff_1_U_n_15,
      q00(2) => FiltCoeff_1_U_n_16,
      q00(1) => FiltCoeff_1_U_n_17,
      q00(0) => FiltCoeff_1_U_n_18
    );
mac_muladd_8ns_16s_24s_25_4_1_U55: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_28
     port map (
      CEB1 => FiltCoeff_1_ce0,
      DSP_ALU_INST(0) => LineBuf_val_V_0_ce0,
      DSP_ALU_INST_0(23) => mac_muladd_8ns_16s_13ns_24_4_1_U49_n_3,
      DSP_ALU_INST_0(22) => mac_muladd_8ns_16s_13ns_24_4_1_U49_n_4,
      DSP_ALU_INST_0(21) => mac_muladd_8ns_16s_13ns_24_4_1_U49_n_5,
      DSP_ALU_INST_0(20) => mac_muladd_8ns_16s_13ns_24_4_1_U49_n_6,
      DSP_ALU_INST_0(19) => mac_muladd_8ns_16s_13ns_24_4_1_U49_n_7,
      DSP_ALU_INST_0(18) => mac_muladd_8ns_16s_13ns_24_4_1_U49_n_8,
      DSP_ALU_INST_0(17) => mac_muladd_8ns_16s_13ns_24_4_1_U49_n_9,
      DSP_ALU_INST_0(16) => mac_muladd_8ns_16s_13ns_24_4_1_U49_n_10,
      DSP_ALU_INST_0(15) => mac_muladd_8ns_16s_13ns_24_4_1_U49_n_11,
      DSP_ALU_INST_0(14) => mac_muladd_8ns_16s_13ns_24_4_1_U49_n_12,
      DSP_ALU_INST_0(13) => mac_muladd_8ns_16s_13ns_24_4_1_U49_n_13,
      DSP_ALU_INST_0(12) => mac_muladd_8ns_16s_13ns_24_4_1_U49_n_14,
      DSP_ALU_INST_0(11) => mac_muladd_8ns_16s_13ns_24_4_1_U49_n_15,
      DSP_ALU_INST_0(10) => mac_muladd_8ns_16s_13ns_24_4_1_U49_n_16,
      DSP_ALU_INST_0(9) => mac_muladd_8ns_16s_13ns_24_4_1_U49_n_17,
      DSP_ALU_INST_0(8) => mac_muladd_8ns_16s_13ns_24_4_1_U49_n_18,
      DSP_ALU_INST_0(7) => mac_muladd_8ns_16s_13ns_24_4_1_U49_n_19,
      DSP_ALU_INST_0(6) => mac_muladd_8ns_16s_13ns_24_4_1_U49_n_20,
      DSP_ALU_INST_0(5) => mac_muladd_8ns_16s_13ns_24_4_1_U49_n_21,
      DSP_ALU_INST_0(4) => mac_muladd_8ns_16s_13ns_24_4_1_U49_n_22,
      DSP_ALU_INST_0(3) => mac_muladd_8ns_16s_13ns_24_4_1_U49_n_23,
      DSP_ALU_INST_0(2) => mac_muladd_8ns_16s_13ns_24_4_1_U49_n_24,
      DSP_ALU_INST_0(1) => mac_muladd_8ns_16s_13ns_24_4_1_U49_n_25,
      DSP_ALU_INST_0(0) => mac_muladd_8ns_16s_13ns_24_4_1_U49_n_26,
      DSP_A_B_DATA_INST => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      P(24) => mac_muladd_8ns_16s_24s_25_4_1_U55_n_3,
      P(23) => mac_muladd_8ns_16s_24s_25_4_1_U55_n_4,
      P(22) => mac_muladd_8ns_16s_24s_25_4_1_U55_n_5,
      P(21) => mac_muladd_8ns_16s_24s_25_4_1_U55_n_6,
      P(20) => mac_muladd_8ns_16s_24s_25_4_1_U55_n_7,
      P(19) => mac_muladd_8ns_16s_24s_25_4_1_U55_n_8,
      P(18) => mac_muladd_8ns_16s_24s_25_4_1_U55_n_9,
      P(17) => mac_muladd_8ns_16s_24s_25_4_1_U55_n_10,
      P(16) => mac_muladd_8ns_16s_24s_25_4_1_U55_n_11,
      P(15) => mac_muladd_8ns_16s_24s_25_4_1_U55_n_12,
      P(14) => mac_muladd_8ns_16s_24s_25_4_1_U55_n_13,
      P(13) => mac_muladd_8ns_16s_24s_25_4_1_U55_n_14,
      P(12) => mac_muladd_8ns_16s_24s_25_4_1_U55_n_15,
      P(11) => mac_muladd_8ns_16s_24s_25_4_1_U55_n_16,
      P(10) => mac_muladd_8ns_16s_24s_25_4_1_U55_n_17,
      P(9) => mac_muladd_8ns_16s_24s_25_4_1_U55_n_18,
      P(8) => mac_muladd_8ns_16s_24s_25_4_1_U55_n_19,
      P(7) => mac_muladd_8ns_16s_24s_25_4_1_U55_n_20,
      P(6) => mac_muladd_8ns_16s_24s_25_4_1_U55_n_21,
      P(5) => mac_muladd_8ns_16s_24s_25_4_1_U55_n_22,
      P(4) => mac_muladd_8ns_16s_24s_25_4_1_U55_n_23,
      P(3) => mac_muladd_8ns_16s_24s_25_4_1_U55_n_24,
      P(2) => mac_muladd_8ns_16s_24s_25_4_1_U55_n_25,
      P(1) => mac_muladd_8ns_16s_24s_25_4_1_U55_n_26,
      P(0) => mac_muladd_8ns_16s_24s_25_4_1_U55_n_27,
      Q(7 downto 0) => PixArrayVal_val_V_3_9_reg_3408(7 downto 0),
      ap_clk => ap_clk,
      ap_phi_reg_pp1_iter2_PixArray_val_V_1_3_0_i_reg_1008(7 downto 0) => ap_phi_reg_pp1_iter2_PixArray_val_V_1_3_0_i_reg_1008(7 downto 0),
      brmerge_i_reg_3176 => brmerge_i_reg_3176,
      p_27_in => p_27_in,
      q00(15) => FiltCoeff_1_U_n_3,
      q00(14) => FiltCoeff_1_U_n_4,
      q00(13) => FiltCoeff_1_U_n_5,
      q00(12) => FiltCoeff_1_U_n_6,
      q00(11) => FiltCoeff_1_U_n_7,
      q00(10) => FiltCoeff_1_U_n_8,
      q00(9) => FiltCoeff_1_U_n_9,
      q00(8) => FiltCoeff_1_U_n_10,
      q00(7) => FiltCoeff_1_U_n_11,
      q00(6) => FiltCoeff_1_U_n_12,
      q00(5) => FiltCoeff_1_U_n_13,
      q00(4) => FiltCoeff_1_U_n_14,
      q00(3) => FiltCoeff_1_U_n_15,
      q00(2) => FiltCoeff_1_U_n_16,
      q00(1) => FiltCoeff_1_U_n_17,
      q00(0) => FiltCoeff_1_U_n_18
    );
mac_muladd_8ns_16s_24s_25_4_1_U56: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_29
     port map (
      CEB1 => FiltCoeff_1_ce0,
      DSP_ALU_INST(0) => LineBuf_val_V_0_ce0,
      DSP_ALU_INST_0(23) => mac_muladd_8ns_16s_13ns_24_4_1_U50_n_3,
      DSP_ALU_INST_0(22) => mac_muladd_8ns_16s_13ns_24_4_1_U50_n_4,
      DSP_ALU_INST_0(21) => mac_muladd_8ns_16s_13ns_24_4_1_U50_n_5,
      DSP_ALU_INST_0(20) => mac_muladd_8ns_16s_13ns_24_4_1_U50_n_6,
      DSP_ALU_INST_0(19) => mac_muladd_8ns_16s_13ns_24_4_1_U50_n_7,
      DSP_ALU_INST_0(18) => mac_muladd_8ns_16s_13ns_24_4_1_U50_n_8,
      DSP_ALU_INST_0(17) => mac_muladd_8ns_16s_13ns_24_4_1_U50_n_9,
      DSP_ALU_INST_0(16) => mac_muladd_8ns_16s_13ns_24_4_1_U50_n_10,
      DSP_ALU_INST_0(15) => mac_muladd_8ns_16s_13ns_24_4_1_U50_n_11,
      DSP_ALU_INST_0(14) => mac_muladd_8ns_16s_13ns_24_4_1_U50_n_12,
      DSP_ALU_INST_0(13) => mac_muladd_8ns_16s_13ns_24_4_1_U50_n_13,
      DSP_ALU_INST_0(12) => mac_muladd_8ns_16s_13ns_24_4_1_U50_n_14,
      DSP_ALU_INST_0(11) => mac_muladd_8ns_16s_13ns_24_4_1_U50_n_15,
      DSP_ALU_INST_0(10) => mac_muladd_8ns_16s_13ns_24_4_1_U50_n_16,
      DSP_ALU_INST_0(9) => mac_muladd_8ns_16s_13ns_24_4_1_U50_n_17,
      DSP_ALU_INST_0(8) => mac_muladd_8ns_16s_13ns_24_4_1_U50_n_18,
      DSP_ALU_INST_0(7) => mac_muladd_8ns_16s_13ns_24_4_1_U50_n_19,
      DSP_ALU_INST_0(6) => mac_muladd_8ns_16s_13ns_24_4_1_U50_n_20,
      DSP_ALU_INST_0(5) => mac_muladd_8ns_16s_13ns_24_4_1_U50_n_21,
      DSP_ALU_INST_0(4) => mac_muladd_8ns_16s_13ns_24_4_1_U50_n_22,
      DSP_ALU_INST_0(3) => mac_muladd_8ns_16s_13ns_24_4_1_U50_n_23,
      DSP_ALU_INST_0(2) => mac_muladd_8ns_16s_13ns_24_4_1_U50_n_24,
      DSP_ALU_INST_0(1) => mac_muladd_8ns_16s_13ns_24_4_1_U50_n_25,
      DSP_ALU_INST_0(0) => mac_muladd_8ns_16s_13ns_24_4_1_U50_n_26,
      DSP_A_B_DATA_INST => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      P(24) => mac_muladd_8ns_16s_24s_25_4_1_U56_n_3,
      P(23) => mac_muladd_8ns_16s_24s_25_4_1_U56_n_4,
      P(22) => mac_muladd_8ns_16s_24s_25_4_1_U56_n_5,
      P(21) => mac_muladd_8ns_16s_24s_25_4_1_U56_n_6,
      P(20) => mac_muladd_8ns_16s_24s_25_4_1_U56_n_7,
      P(19) => mac_muladd_8ns_16s_24s_25_4_1_U56_n_8,
      P(18) => mac_muladd_8ns_16s_24s_25_4_1_U56_n_9,
      P(17) => mac_muladd_8ns_16s_24s_25_4_1_U56_n_10,
      P(16) => mac_muladd_8ns_16s_24s_25_4_1_U56_n_11,
      P(15) => mac_muladd_8ns_16s_24s_25_4_1_U56_n_12,
      P(14) => mac_muladd_8ns_16s_24s_25_4_1_U56_n_13,
      P(13) => mac_muladd_8ns_16s_24s_25_4_1_U56_n_14,
      P(12) => mac_muladd_8ns_16s_24s_25_4_1_U56_n_15,
      P(11) => mac_muladd_8ns_16s_24s_25_4_1_U56_n_16,
      P(10) => mac_muladd_8ns_16s_24s_25_4_1_U56_n_17,
      P(9) => mac_muladd_8ns_16s_24s_25_4_1_U56_n_18,
      P(8) => mac_muladd_8ns_16s_24s_25_4_1_U56_n_19,
      P(7) => mac_muladd_8ns_16s_24s_25_4_1_U56_n_20,
      P(6) => mac_muladd_8ns_16s_24s_25_4_1_U56_n_21,
      P(5) => mac_muladd_8ns_16s_24s_25_4_1_U56_n_22,
      P(4) => mac_muladd_8ns_16s_24s_25_4_1_U56_n_23,
      P(3) => mac_muladd_8ns_16s_24s_25_4_1_U56_n_24,
      P(2) => mac_muladd_8ns_16s_24s_25_4_1_U56_n_25,
      P(1) => mac_muladd_8ns_16s_24s_25_4_1_U56_n_26,
      P(0) => mac_muladd_8ns_16s_24s_25_4_1_U56_n_27,
      Q(7 downto 0) => PixArrayVal_val_V_4_9_reg_3415(7 downto 0),
      ap_clk => ap_clk,
      ap_phi_reg_pp1_iter2_PixArray_val_V_1_4_0_i_reg_999(7 downto 0) => ap_phi_reg_pp1_iter2_PixArray_val_V_1_4_0_i_reg_999(7 downto 0),
      brmerge_i_reg_3176 => brmerge_i_reg_3176,
      p_27_in => p_27_in,
      q00(15) => FiltCoeff_1_U_n_3,
      q00(14) => FiltCoeff_1_U_n_4,
      q00(13) => FiltCoeff_1_U_n_5,
      q00(12) => FiltCoeff_1_U_n_6,
      q00(11) => FiltCoeff_1_U_n_7,
      q00(10) => FiltCoeff_1_U_n_8,
      q00(9) => FiltCoeff_1_U_n_9,
      q00(8) => FiltCoeff_1_U_n_10,
      q00(7) => FiltCoeff_1_U_n_11,
      q00(6) => FiltCoeff_1_U_n_12,
      q00(5) => FiltCoeff_1_U_n_13,
      q00(4) => FiltCoeff_1_U_n_14,
      q00(3) => FiltCoeff_1_U_n_15,
      q00(2) => FiltCoeff_1_U_n_16,
      q00(1) => FiltCoeff_1_U_n_17,
      q00(0) => FiltCoeff_1_U_n_18
    );
mac_muladd_8ns_16s_24s_25_4_1_U57: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_24s_25_4_1_30
     port map (
      CEB1 => FiltCoeff_1_ce0,
      DSP_ALU_INST(0) => LineBuf_val_V_0_ce0,
      DSP_ALU_INST_0(23) => mac_muladd_8ns_16s_13ns_24_4_1_U51_n_3,
      DSP_ALU_INST_0(22) => mac_muladd_8ns_16s_13ns_24_4_1_U51_n_4,
      DSP_ALU_INST_0(21) => mac_muladd_8ns_16s_13ns_24_4_1_U51_n_5,
      DSP_ALU_INST_0(20) => mac_muladd_8ns_16s_13ns_24_4_1_U51_n_6,
      DSP_ALU_INST_0(19) => mac_muladd_8ns_16s_13ns_24_4_1_U51_n_7,
      DSP_ALU_INST_0(18) => mac_muladd_8ns_16s_13ns_24_4_1_U51_n_8,
      DSP_ALU_INST_0(17) => mac_muladd_8ns_16s_13ns_24_4_1_U51_n_9,
      DSP_ALU_INST_0(16) => mac_muladd_8ns_16s_13ns_24_4_1_U51_n_10,
      DSP_ALU_INST_0(15) => mac_muladd_8ns_16s_13ns_24_4_1_U51_n_11,
      DSP_ALU_INST_0(14) => mac_muladd_8ns_16s_13ns_24_4_1_U51_n_12,
      DSP_ALU_INST_0(13) => mac_muladd_8ns_16s_13ns_24_4_1_U51_n_13,
      DSP_ALU_INST_0(12) => mac_muladd_8ns_16s_13ns_24_4_1_U51_n_14,
      DSP_ALU_INST_0(11) => mac_muladd_8ns_16s_13ns_24_4_1_U51_n_15,
      DSP_ALU_INST_0(10) => mac_muladd_8ns_16s_13ns_24_4_1_U51_n_16,
      DSP_ALU_INST_0(9) => mac_muladd_8ns_16s_13ns_24_4_1_U51_n_17,
      DSP_ALU_INST_0(8) => mac_muladd_8ns_16s_13ns_24_4_1_U51_n_18,
      DSP_ALU_INST_0(7) => mac_muladd_8ns_16s_13ns_24_4_1_U51_n_19,
      DSP_ALU_INST_0(6) => mac_muladd_8ns_16s_13ns_24_4_1_U51_n_20,
      DSP_ALU_INST_0(5) => mac_muladd_8ns_16s_13ns_24_4_1_U51_n_21,
      DSP_ALU_INST_0(4) => mac_muladd_8ns_16s_13ns_24_4_1_U51_n_22,
      DSP_ALU_INST_0(3) => mac_muladd_8ns_16s_13ns_24_4_1_U51_n_23,
      DSP_ALU_INST_0(2) => mac_muladd_8ns_16s_13ns_24_4_1_U51_n_24,
      DSP_ALU_INST_0(1) => mac_muladd_8ns_16s_13ns_24_4_1_U51_n_25,
      DSP_ALU_INST_0(0) => mac_muladd_8ns_16s_13ns_24_4_1_U51_n_26,
      DSP_A_B_DATA_INST => LineBuf_val_V_0_U_n_51,
      DSP_A_B_DATA_INST_0 => \icmp_ln299_reg_3215_pp1_iter1_reg_reg_n_3_[0]\,
      P(24) => mac_muladd_8ns_16s_24s_25_4_1_U57_n_3,
      P(23) => mac_muladd_8ns_16s_24s_25_4_1_U57_n_4,
      P(22) => mac_muladd_8ns_16s_24s_25_4_1_U57_n_5,
      P(21) => mac_muladd_8ns_16s_24s_25_4_1_U57_n_6,
      P(20) => mac_muladd_8ns_16s_24s_25_4_1_U57_n_7,
      P(19) => mac_muladd_8ns_16s_24s_25_4_1_U57_n_8,
      P(18) => mac_muladd_8ns_16s_24s_25_4_1_U57_n_9,
      P(17) => mac_muladd_8ns_16s_24s_25_4_1_U57_n_10,
      P(16) => mac_muladd_8ns_16s_24s_25_4_1_U57_n_11,
      P(15) => mac_muladd_8ns_16s_24s_25_4_1_U57_n_12,
      P(14) => mac_muladd_8ns_16s_24s_25_4_1_U57_n_13,
      P(13) => mac_muladd_8ns_16s_24s_25_4_1_U57_n_14,
      P(12) => mac_muladd_8ns_16s_24s_25_4_1_U57_n_15,
      P(11) => mac_muladd_8ns_16s_24s_25_4_1_U57_n_16,
      P(10) => mac_muladd_8ns_16s_24s_25_4_1_U57_n_17,
      P(9) => mac_muladd_8ns_16s_24s_25_4_1_U57_n_18,
      P(8) => mac_muladd_8ns_16s_24s_25_4_1_U57_n_19,
      P(7) => mac_muladd_8ns_16s_24s_25_4_1_U57_n_20,
      P(6) => mac_muladd_8ns_16s_24s_25_4_1_U57_n_21,
      P(5) => mac_muladd_8ns_16s_24s_25_4_1_U57_n_22,
      P(4) => mac_muladd_8ns_16s_24s_25_4_1_U57_n_23,
      P(3) => mac_muladd_8ns_16s_24s_25_4_1_U57_n_24,
      P(2) => mac_muladd_8ns_16s_24s_25_4_1_U57_n_25,
      P(1) => mac_muladd_8ns_16s_24s_25_4_1_U57_n_26,
      P(0) => mac_muladd_8ns_16s_24s_25_4_1_U57_n_27,
      Q(7 downto 0) => PixArray_val_V_2_5_reg_3422(7 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp1_iter2 => ap_enable_reg_pp1_iter2,
      ap_phi_reg_pp1_iter2_PixArray_val_V_1_5_0_i_reg_990(7 downto 0) => ap_phi_reg_pp1_iter2_PixArray_val_V_1_5_0_i_reg_990(7 downto 0),
      brmerge_i_reg_3176 => brmerge_i_reg_3176,
      p_27_in => p_27_in,
      q00(15) => FiltCoeff_1_U_n_3,
      q00(14) => FiltCoeff_1_U_n_4,
      q00(13) => FiltCoeff_1_U_n_5,
      q00(12) => FiltCoeff_1_U_n_6,
      q00(11) => FiltCoeff_1_U_n_7,
      q00(10) => FiltCoeff_1_U_n_8,
      q00(9) => FiltCoeff_1_U_n_9,
      q00(8) => FiltCoeff_1_U_n_10,
      q00(7) => FiltCoeff_1_U_n_11,
      q00(6) => FiltCoeff_1_U_n_12,
      q00(5) => FiltCoeff_1_U_n_13,
      q00(4) => FiltCoeff_1_U_n_14,
      q00(3) => FiltCoeff_1_U_n_15,
      q00(2) => FiltCoeff_1_U_n_16,
      q00(1) => FiltCoeff_1_U_n_17,
      q00(0) => FiltCoeff_1_U_n_18
    );
mac_muladd_8ns_16s_25s_26_4_1_U58: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1
     port map (
      CEA1 => PixArray_val_V_2_0_0_i_reg_9800,
      CEB1 => FiltCoeff_2_ce0,
      P(24) => mac_muladd_8ns_16s_24s_25_4_1_U52_n_3,
      P(23) => mac_muladd_8ns_16s_24s_25_4_1_U52_n_4,
      P(22) => mac_muladd_8ns_16s_24s_25_4_1_U52_n_5,
      P(21) => mac_muladd_8ns_16s_24s_25_4_1_U52_n_6,
      P(20) => mac_muladd_8ns_16s_24s_25_4_1_U52_n_7,
      P(19) => mac_muladd_8ns_16s_24s_25_4_1_U52_n_8,
      P(18) => mac_muladd_8ns_16s_24s_25_4_1_U52_n_9,
      P(17) => mac_muladd_8ns_16s_24s_25_4_1_U52_n_10,
      P(16) => mac_muladd_8ns_16s_24s_25_4_1_U52_n_11,
      P(15) => mac_muladd_8ns_16s_24s_25_4_1_U52_n_12,
      P(14) => mac_muladd_8ns_16s_24s_25_4_1_U52_n_13,
      P(13) => mac_muladd_8ns_16s_24s_25_4_1_U52_n_14,
      P(12) => mac_muladd_8ns_16s_24s_25_4_1_U52_n_15,
      P(11) => mac_muladd_8ns_16s_24s_25_4_1_U52_n_16,
      P(10) => mac_muladd_8ns_16s_24s_25_4_1_U52_n_17,
      P(9) => mac_muladd_8ns_16s_24s_25_4_1_U52_n_18,
      P(8) => mac_muladd_8ns_16s_24s_25_4_1_U52_n_19,
      P(7) => mac_muladd_8ns_16s_24s_25_4_1_U52_n_20,
      P(6) => mac_muladd_8ns_16s_24s_25_4_1_U52_n_21,
      P(5) => mac_muladd_8ns_16s_24s_25_4_1_U52_n_22,
      P(4) => mac_muladd_8ns_16s_24s_25_4_1_U52_n_23,
      P(3) => mac_muladd_8ns_16s_24s_25_4_1_U52_n_24,
      P(2) => mac_muladd_8ns_16s_24s_25_4_1_U52_n_25,
      P(1) => mac_muladd_8ns_16s_24s_25_4_1_U52_n_26,
      P(0) => mac_muladd_8ns_16s_24s_25_4_1_U52_n_27,
      PCOUT(47) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_3,
      PCOUT(46) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_4,
      PCOUT(45) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_5,
      PCOUT(44) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_6,
      PCOUT(43) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_7,
      PCOUT(42) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_8,
      PCOUT(41) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_9,
      PCOUT(40) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_10,
      PCOUT(39) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_11,
      PCOUT(38) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_12,
      PCOUT(37) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_13,
      PCOUT(36) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_14,
      PCOUT(35) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_15,
      PCOUT(34) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_16,
      PCOUT(33) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_17,
      PCOUT(32) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_18,
      PCOUT(31) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_19,
      PCOUT(30) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_20,
      PCOUT(29) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_21,
      PCOUT(28) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_22,
      PCOUT(27) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_23,
      PCOUT(26) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_24,
      PCOUT(25) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_25,
      PCOUT(24) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_26,
      PCOUT(23) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_27,
      PCOUT(22) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_28,
      PCOUT(21) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_29,
      PCOUT(20) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_30,
      PCOUT(19) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_31,
      PCOUT(18) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_32,
      PCOUT(17) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_33,
      PCOUT(16) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_34,
      PCOUT(15) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_35,
      PCOUT(14) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_36,
      PCOUT(13) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_37,
      PCOUT(12) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_38,
      PCOUT(11) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_39,
      PCOUT(10) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_40,
      PCOUT(9) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_41,
      PCOUT(8) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_42,
      PCOUT(7) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_43,
      PCOUT(6) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_44,
      PCOUT(5) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_45,
      PCOUT(4) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_46,
      PCOUT(3) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_47,
      PCOUT(2) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_48,
      PCOUT(1) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_49,
      PCOUT(0) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_50,
      Q(7 downto 0) => ap_phi_reg_pp1_iter3_PixArray_val_V_2_0_0_i_reg_980(7 downto 0),
      ap_clk => ap_clk,
      p_27_in => p_27_in,
      q00(15) => FiltCoeff_2_U_n_3,
      q00(14) => FiltCoeff_2_U_n_4,
      q00(13) => FiltCoeff_2_U_n_5,
      q00(12) => FiltCoeff_2_U_n_6,
      q00(11) => FiltCoeff_2_U_n_7,
      q00(10) => FiltCoeff_2_U_n_8,
      q00(9) => FiltCoeff_2_U_n_9,
      q00(8) => FiltCoeff_2_U_n_10,
      q00(7) => FiltCoeff_2_U_n_11,
      q00(6) => FiltCoeff_2_U_n_12,
      q00(5) => FiltCoeff_2_U_n_13,
      q00(4) => FiltCoeff_2_U_n_14,
      q00(3) => FiltCoeff_2_U_n_15,
      q00(2) => FiltCoeff_2_U_n_16,
      q00(1) => FiltCoeff_2_U_n_17,
      q00(0) => FiltCoeff_2_U_n_18
    );
mac_muladd_8ns_16s_25s_26_4_1_U59: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_31
     port map (
      CEA1 => PixArray_val_V_2_0_0_i_reg_9800,
      CEB1 => FiltCoeff_2_ce0,
      P(24) => mac_muladd_8ns_16s_24s_25_4_1_U53_n_3,
      P(23) => mac_muladd_8ns_16s_24s_25_4_1_U53_n_4,
      P(22) => mac_muladd_8ns_16s_24s_25_4_1_U53_n_5,
      P(21) => mac_muladd_8ns_16s_24s_25_4_1_U53_n_6,
      P(20) => mac_muladd_8ns_16s_24s_25_4_1_U53_n_7,
      P(19) => mac_muladd_8ns_16s_24s_25_4_1_U53_n_8,
      P(18) => mac_muladd_8ns_16s_24s_25_4_1_U53_n_9,
      P(17) => mac_muladd_8ns_16s_24s_25_4_1_U53_n_10,
      P(16) => mac_muladd_8ns_16s_24s_25_4_1_U53_n_11,
      P(15) => mac_muladd_8ns_16s_24s_25_4_1_U53_n_12,
      P(14) => mac_muladd_8ns_16s_24s_25_4_1_U53_n_13,
      P(13) => mac_muladd_8ns_16s_24s_25_4_1_U53_n_14,
      P(12) => mac_muladd_8ns_16s_24s_25_4_1_U53_n_15,
      P(11) => mac_muladd_8ns_16s_24s_25_4_1_U53_n_16,
      P(10) => mac_muladd_8ns_16s_24s_25_4_1_U53_n_17,
      P(9) => mac_muladd_8ns_16s_24s_25_4_1_U53_n_18,
      P(8) => mac_muladd_8ns_16s_24s_25_4_1_U53_n_19,
      P(7) => mac_muladd_8ns_16s_24s_25_4_1_U53_n_20,
      P(6) => mac_muladd_8ns_16s_24s_25_4_1_U53_n_21,
      P(5) => mac_muladd_8ns_16s_24s_25_4_1_U53_n_22,
      P(4) => mac_muladd_8ns_16s_24s_25_4_1_U53_n_23,
      P(3) => mac_muladd_8ns_16s_24s_25_4_1_U53_n_24,
      P(2) => mac_muladd_8ns_16s_24s_25_4_1_U53_n_25,
      P(1) => mac_muladd_8ns_16s_24s_25_4_1_U53_n_26,
      P(0) => mac_muladd_8ns_16s_24s_25_4_1_U53_n_27,
      PCOUT(47) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_3,
      PCOUT(46) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_4,
      PCOUT(45) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_5,
      PCOUT(44) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_6,
      PCOUT(43) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_7,
      PCOUT(42) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_8,
      PCOUT(41) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_9,
      PCOUT(40) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_10,
      PCOUT(39) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_11,
      PCOUT(38) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_12,
      PCOUT(37) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_13,
      PCOUT(36) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_14,
      PCOUT(35) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_15,
      PCOUT(34) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_16,
      PCOUT(33) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_17,
      PCOUT(32) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_18,
      PCOUT(31) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_19,
      PCOUT(30) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_20,
      PCOUT(29) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_21,
      PCOUT(28) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_22,
      PCOUT(27) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_23,
      PCOUT(26) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_24,
      PCOUT(25) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_25,
      PCOUT(24) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_26,
      PCOUT(23) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_27,
      PCOUT(22) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_28,
      PCOUT(21) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_29,
      PCOUT(20) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_30,
      PCOUT(19) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_31,
      PCOUT(18) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_32,
      PCOUT(17) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_33,
      PCOUT(16) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_34,
      PCOUT(15) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_35,
      PCOUT(14) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_36,
      PCOUT(13) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_37,
      PCOUT(12) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_38,
      PCOUT(11) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_39,
      PCOUT(10) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_40,
      PCOUT(9) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_41,
      PCOUT(8) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_42,
      PCOUT(7) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_43,
      PCOUT(6) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_44,
      PCOUT(5) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_45,
      PCOUT(4) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_46,
      PCOUT(3) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_47,
      PCOUT(2) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_48,
      PCOUT(1) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_49,
      PCOUT(0) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_50,
      Q(7 downto 0) => ap_phi_reg_pp1_iter3_PixArray_val_V_2_1_0_i_reg_970(7 downto 0),
      ap_clk => ap_clk,
      p_27_in => p_27_in,
      q00(15) => FiltCoeff_2_U_n_3,
      q00(14) => FiltCoeff_2_U_n_4,
      q00(13) => FiltCoeff_2_U_n_5,
      q00(12) => FiltCoeff_2_U_n_6,
      q00(11) => FiltCoeff_2_U_n_7,
      q00(10) => FiltCoeff_2_U_n_8,
      q00(9) => FiltCoeff_2_U_n_9,
      q00(8) => FiltCoeff_2_U_n_10,
      q00(7) => FiltCoeff_2_U_n_11,
      q00(6) => FiltCoeff_2_U_n_12,
      q00(5) => FiltCoeff_2_U_n_13,
      q00(4) => FiltCoeff_2_U_n_14,
      q00(3) => FiltCoeff_2_U_n_15,
      q00(2) => FiltCoeff_2_U_n_16,
      q00(1) => FiltCoeff_2_U_n_17,
      q00(0) => FiltCoeff_2_U_n_18
    );
mac_muladd_8ns_16s_25s_26_4_1_U60: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_32
     port map (
      CEA1 => PixArray_val_V_2_0_0_i_reg_9800,
      CEB1 => FiltCoeff_2_ce0,
      P(24) => mac_muladd_8ns_16s_24s_25_4_1_U54_n_3,
      P(23) => mac_muladd_8ns_16s_24s_25_4_1_U54_n_4,
      P(22) => mac_muladd_8ns_16s_24s_25_4_1_U54_n_5,
      P(21) => mac_muladd_8ns_16s_24s_25_4_1_U54_n_6,
      P(20) => mac_muladd_8ns_16s_24s_25_4_1_U54_n_7,
      P(19) => mac_muladd_8ns_16s_24s_25_4_1_U54_n_8,
      P(18) => mac_muladd_8ns_16s_24s_25_4_1_U54_n_9,
      P(17) => mac_muladd_8ns_16s_24s_25_4_1_U54_n_10,
      P(16) => mac_muladd_8ns_16s_24s_25_4_1_U54_n_11,
      P(15) => mac_muladd_8ns_16s_24s_25_4_1_U54_n_12,
      P(14) => mac_muladd_8ns_16s_24s_25_4_1_U54_n_13,
      P(13) => mac_muladd_8ns_16s_24s_25_4_1_U54_n_14,
      P(12) => mac_muladd_8ns_16s_24s_25_4_1_U54_n_15,
      P(11) => mac_muladd_8ns_16s_24s_25_4_1_U54_n_16,
      P(10) => mac_muladd_8ns_16s_24s_25_4_1_U54_n_17,
      P(9) => mac_muladd_8ns_16s_24s_25_4_1_U54_n_18,
      P(8) => mac_muladd_8ns_16s_24s_25_4_1_U54_n_19,
      P(7) => mac_muladd_8ns_16s_24s_25_4_1_U54_n_20,
      P(6) => mac_muladd_8ns_16s_24s_25_4_1_U54_n_21,
      P(5) => mac_muladd_8ns_16s_24s_25_4_1_U54_n_22,
      P(4) => mac_muladd_8ns_16s_24s_25_4_1_U54_n_23,
      P(3) => mac_muladd_8ns_16s_24s_25_4_1_U54_n_24,
      P(2) => mac_muladd_8ns_16s_24s_25_4_1_U54_n_25,
      P(1) => mac_muladd_8ns_16s_24s_25_4_1_U54_n_26,
      P(0) => mac_muladd_8ns_16s_24s_25_4_1_U54_n_27,
      PCOUT(47) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_3,
      PCOUT(46) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_4,
      PCOUT(45) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_5,
      PCOUT(44) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_6,
      PCOUT(43) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_7,
      PCOUT(42) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_8,
      PCOUT(41) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_9,
      PCOUT(40) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_10,
      PCOUT(39) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_11,
      PCOUT(38) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_12,
      PCOUT(37) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_13,
      PCOUT(36) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_14,
      PCOUT(35) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_15,
      PCOUT(34) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_16,
      PCOUT(33) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_17,
      PCOUT(32) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_18,
      PCOUT(31) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_19,
      PCOUT(30) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_20,
      PCOUT(29) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_21,
      PCOUT(28) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_22,
      PCOUT(27) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_23,
      PCOUT(26) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_24,
      PCOUT(25) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_25,
      PCOUT(24) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_26,
      PCOUT(23) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_27,
      PCOUT(22) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_28,
      PCOUT(21) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_29,
      PCOUT(20) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_30,
      PCOUT(19) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_31,
      PCOUT(18) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_32,
      PCOUT(17) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_33,
      PCOUT(16) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_34,
      PCOUT(15) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_35,
      PCOUT(14) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_36,
      PCOUT(13) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_37,
      PCOUT(12) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_38,
      PCOUT(11) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_39,
      PCOUT(10) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_40,
      PCOUT(9) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_41,
      PCOUT(8) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_42,
      PCOUT(7) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_43,
      PCOUT(6) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_44,
      PCOUT(5) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_45,
      PCOUT(4) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_46,
      PCOUT(3) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_47,
      PCOUT(2) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_48,
      PCOUT(1) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_49,
      PCOUT(0) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_50,
      Q(7 downto 0) => ap_phi_reg_pp1_iter3_PixArray_val_V_2_2_0_i_reg_960(7 downto 0),
      ap_clk => ap_clk,
      p_27_in => p_27_in,
      q00(15) => FiltCoeff_2_U_n_3,
      q00(14) => FiltCoeff_2_U_n_4,
      q00(13) => FiltCoeff_2_U_n_5,
      q00(12) => FiltCoeff_2_U_n_6,
      q00(11) => FiltCoeff_2_U_n_7,
      q00(10) => FiltCoeff_2_U_n_8,
      q00(9) => FiltCoeff_2_U_n_9,
      q00(8) => FiltCoeff_2_U_n_10,
      q00(7) => FiltCoeff_2_U_n_11,
      q00(6) => FiltCoeff_2_U_n_12,
      q00(5) => FiltCoeff_2_U_n_13,
      q00(4) => FiltCoeff_2_U_n_14,
      q00(3) => FiltCoeff_2_U_n_15,
      q00(2) => FiltCoeff_2_U_n_16,
      q00(1) => FiltCoeff_2_U_n_17,
      q00(0) => FiltCoeff_2_U_n_18
    );
mac_muladd_8ns_16s_25s_26_4_1_U61: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_33
     port map (
      CEA1 => PixArray_val_V_2_0_0_i_reg_9800,
      CEB1 => FiltCoeff_2_ce0,
      P(24) => mac_muladd_8ns_16s_24s_25_4_1_U55_n_3,
      P(23) => mac_muladd_8ns_16s_24s_25_4_1_U55_n_4,
      P(22) => mac_muladd_8ns_16s_24s_25_4_1_U55_n_5,
      P(21) => mac_muladd_8ns_16s_24s_25_4_1_U55_n_6,
      P(20) => mac_muladd_8ns_16s_24s_25_4_1_U55_n_7,
      P(19) => mac_muladd_8ns_16s_24s_25_4_1_U55_n_8,
      P(18) => mac_muladd_8ns_16s_24s_25_4_1_U55_n_9,
      P(17) => mac_muladd_8ns_16s_24s_25_4_1_U55_n_10,
      P(16) => mac_muladd_8ns_16s_24s_25_4_1_U55_n_11,
      P(15) => mac_muladd_8ns_16s_24s_25_4_1_U55_n_12,
      P(14) => mac_muladd_8ns_16s_24s_25_4_1_U55_n_13,
      P(13) => mac_muladd_8ns_16s_24s_25_4_1_U55_n_14,
      P(12) => mac_muladd_8ns_16s_24s_25_4_1_U55_n_15,
      P(11) => mac_muladd_8ns_16s_24s_25_4_1_U55_n_16,
      P(10) => mac_muladd_8ns_16s_24s_25_4_1_U55_n_17,
      P(9) => mac_muladd_8ns_16s_24s_25_4_1_U55_n_18,
      P(8) => mac_muladd_8ns_16s_24s_25_4_1_U55_n_19,
      P(7) => mac_muladd_8ns_16s_24s_25_4_1_U55_n_20,
      P(6) => mac_muladd_8ns_16s_24s_25_4_1_U55_n_21,
      P(5) => mac_muladd_8ns_16s_24s_25_4_1_U55_n_22,
      P(4) => mac_muladd_8ns_16s_24s_25_4_1_U55_n_23,
      P(3) => mac_muladd_8ns_16s_24s_25_4_1_U55_n_24,
      P(2) => mac_muladd_8ns_16s_24s_25_4_1_U55_n_25,
      P(1) => mac_muladd_8ns_16s_24s_25_4_1_U55_n_26,
      P(0) => mac_muladd_8ns_16s_24s_25_4_1_U55_n_27,
      PCOUT(47) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_3,
      PCOUT(46) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_4,
      PCOUT(45) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_5,
      PCOUT(44) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_6,
      PCOUT(43) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_7,
      PCOUT(42) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_8,
      PCOUT(41) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_9,
      PCOUT(40) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_10,
      PCOUT(39) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_11,
      PCOUT(38) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_12,
      PCOUT(37) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_13,
      PCOUT(36) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_14,
      PCOUT(35) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_15,
      PCOUT(34) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_16,
      PCOUT(33) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_17,
      PCOUT(32) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_18,
      PCOUT(31) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_19,
      PCOUT(30) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_20,
      PCOUT(29) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_21,
      PCOUT(28) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_22,
      PCOUT(27) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_23,
      PCOUT(26) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_24,
      PCOUT(25) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_25,
      PCOUT(24) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_26,
      PCOUT(23) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_27,
      PCOUT(22) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_28,
      PCOUT(21) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_29,
      PCOUT(20) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_30,
      PCOUT(19) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_31,
      PCOUT(18) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_32,
      PCOUT(17) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_33,
      PCOUT(16) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_34,
      PCOUT(15) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_35,
      PCOUT(14) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_36,
      PCOUT(13) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_37,
      PCOUT(12) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_38,
      PCOUT(11) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_39,
      PCOUT(10) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_40,
      PCOUT(9) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_41,
      PCOUT(8) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_42,
      PCOUT(7) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_43,
      PCOUT(6) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_44,
      PCOUT(5) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_45,
      PCOUT(4) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_46,
      PCOUT(3) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_47,
      PCOUT(2) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_48,
      PCOUT(1) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_49,
      PCOUT(0) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_50,
      Q(7 downto 0) => ap_phi_reg_pp1_iter3_PixArray_val_V_2_3_0_i_reg_950(7 downto 0),
      ap_clk => ap_clk,
      p_27_in => p_27_in,
      q00(15) => FiltCoeff_2_U_n_3,
      q00(14) => FiltCoeff_2_U_n_4,
      q00(13) => FiltCoeff_2_U_n_5,
      q00(12) => FiltCoeff_2_U_n_6,
      q00(11) => FiltCoeff_2_U_n_7,
      q00(10) => FiltCoeff_2_U_n_8,
      q00(9) => FiltCoeff_2_U_n_9,
      q00(8) => FiltCoeff_2_U_n_10,
      q00(7) => FiltCoeff_2_U_n_11,
      q00(6) => FiltCoeff_2_U_n_12,
      q00(5) => FiltCoeff_2_U_n_13,
      q00(4) => FiltCoeff_2_U_n_14,
      q00(3) => FiltCoeff_2_U_n_15,
      q00(2) => FiltCoeff_2_U_n_16,
      q00(1) => FiltCoeff_2_U_n_17,
      q00(0) => FiltCoeff_2_U_n_18
    );
mac_muladd_8ns_16s_25s_26_4_1_U62: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_34
     port map (
      CEA1 => PixArray_val_V_2_0_0_i_reg_9800,
      CEB1 => FiltCoeff_2_ce0,
      P(24) => mac_muladd_8ns_16s_24s_25_4_1_U56_n_3,
      P(23) => mac_muladd_8ns_16s_24s_25_4_1_U56_n_4,
      P(22) => mac_muladd_8ns_16s_24s_25_4_1_U56_n_5,
      P(21) => mac_muladd_8ns_16s_24s_25_4_1_U56_n_6,
      P(20) => mac_muladd_8ns_16s_24s_25_4_1_U56_n_7,
      P(19) => mac_muladd_8ns_16s_24s_25_4_1_U56_n_8,
      P(18) => mac_muladd_8ns_16s_24s_25_4_1_U56_n_9,
      P(17) => mac_muladd_8ns_16s_24s_25_4_1_U56_n_10,
      P(16) => mac_muladd_8ns_16s_24s_25_4_1_U56_n_11,
      P(15) => mac_muladd_8ns_16s_24s_25_4_1_U56_n_12,
      P(14) => mac_muladd_8ns_16s_24s_25_4_1_U56_n_13,
      P(13) => mac_muladd_8ns_16s_24s_25_4_1_U56_n_14,
      P(12) => mac_muladd_8ns_16s_24s_25_4_1_U56_n_15,
      P(11) => mac_muladd_8ns_16s_24s_25_4_1_U56_n_16,
      P(10) => mac_muladd_8ns_16s_24s_25_4_1_U56_n_17,
      P(9) => mac_muladd_8ns_16s_24s_25_4_1_U56_n_18,
      P(8) => mac_muladd_8ns_16s_24s_25_4_1_U56_n_19,
      P(7) => mac_muladd_8ns_16s_24s_25_4_1_U56_n_20,
      P(6) => mac_muladd_8ns_16s_24s_25_4_1_U56_n_21,
      P(5) => mac_muladd_8ns_16s_24s_25_4_1_U56_n_22,
      P(4) => mac_muladd_8ns_16s_24s_25_4_1_U56_n_23,
      P(3) => mac_muladd_8ns_16s_24s_25_4_1_U56_n_24,
      P(2) => mac_muladd_8ns_16s_24s_25_4_1_U56_n_25,
      P(1) => mac_muladd_8ns_16s_24s_25_4_1_U56_n_26,
      P(0) => mac_muladd_8ns_16s_24s_25_4_1_U56_n_27,
      PCOUT(47) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_3,
      PCOUT(46) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_4,
      PCOUT(45) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_5,
      PCOUT(44) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_6,
      PCOUT(43) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_7,
      PCOUT(42) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_8,
      PCOUT(41) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_9,
      PCOUT(40) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_10,
      PCOUT(39) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_11,
      PCOUT(38) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_12,
      PCOUT(37) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_13,
      PCOUT(36) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_14,
      PCOUT(35) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_15,
      PCOUT(34) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_16,
      PCOUT(33) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_17,
      PCOUT(32) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_18,
      PCOUT(31) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_19,
      PCOUT(30) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_20,
      PCOUT(29) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_21,
      PCOUT(28) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_22,
      PCOUT(27) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_23,
      PCOUT(26) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_24,
      PCOUT(25) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_25,
      PCOUT(24) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_26,
      PCOUT(23) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_27,
      PCOUT(22) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_28,
      PCOUT(21) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_29,
      PCOUT(20) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_30,
      PCOUT(19) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_31,
      PCOUT(18) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_32,
      PCOUT(17) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_33,
      PCOUT(16) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_34,
      PCOUT(15) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_35,
      PCOUT(14) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_36,
      PCOUT(13) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_37,
      PCOUT(12) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_38,
      PCOUT(11) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_39,
      PCOUT(10) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_40,
      PCOUT(9) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_41,
      PCOUT(8) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_42,
      PCOUT(7) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_43,
      PCOUT(6) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_44,
      PCOUT(5) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_45,
      PCOUT(4) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_46,
      PCOUT(3) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_47,
      PCOUT(2) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_48,
      PCOUT(1) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_49,
      PCOUT(0) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_50,
      Q(7 downto 0) => ap_phi_reg_pp1_iter3_PixArray_val_V_2_4_0_i_reg_940(7 downto 0),
      ap_clk => ap_clk,
      p_27_in => p_27_in,
      q00(15) => FiltCoeff_2_U_n_3,
      q00(14) => FiltCoeff_2_U_n_4,
      q00(13) => FiltCoeff_2_U_n_5,
      q00(12) => FiltCoeff_2_U_n_6,
      q00(11) => FiltCoeff_2_U_n_7,
      q00(10) => FiltCoeff_2_U_n_8,
      q00(9) => FiltCoeff_2_U_n_9,
      q00(8) => FiltCoeff_2_U_n_10,
      q00(7) => FiltCoeff_2_U_n_11,
      q00(6) => FiltCoeff_2_U_n_12,
      q00(5) => FiltCoeff_2_U_n_13,
      q00(4) => FiltCoeff_2_U_n_14,
      q00(3) => FiltCoeff_2_U_n_15,
      q00(2) => FiltCoeff_2_U_n_16,
      q00(1) => FiltCoeff_2_U_n_17,
      q00(0) => FiltCoeff_2_U_n_18
    );
mac_muladd_8ns_16s_25s_26_4_1_U63: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_25s_26_4_1_35
     port map (
      CEA1 => PixArray_val_V_2_0_0_i_reg_9800,
      CEB1 => FiltCoeff_2_ce0,
      P(24) => mac_muladd_8ns_16s_24s_25_4_1_U57_n_3,
      P(23) => mac_muladd_8ns_16s_24s_25_4_1_U57_n_4,
      P(22) => mac_muladd_8ns_16s_24s_25_4_1_U57_n_5,
      P(21) => mac_muladd_8ns_16s_24s_25_4_1_U57_n_6,
      P(20) => mac_muladd_8ns_16s_24s_25_4_1_U57_n_7,
      P(19) => mac_muladd_8ns_16s_24s_25_4_1_U57_n_8,
      P(18) => mac_muladd_8ns_16s_24s_25_4_1_U57_n_9,
      P(17) => mac_muladd_8ns_16s_24s_25_4_1_U57_n_10,
      P(16) => mac_muladd_8ns_16s_24s_25_4_1_U57_n_11,
      P(15) => mac_muladd_8ns_16s_24s_25_4_1_U57_n_12,
      P(14) => mac_muladd_8ns_16s_24s_25_4_1_U57_n_13,
      P(13) => mac_muladd_8ns_16s_24s_25_4_1_U57_n_14,
      P(12) => mac_muladd_8ns_16s_24s_25_4_1_U57_n_15,
      P(11) => mac_muladd_8ns_16s_24s_25_4_1_U57_n_16,
      P(10) => mac_muladd_8ns_16s_24s_25_4_1_U57_n_17,
      P(9) => mac_muladd_8ns_16s_24s_25_4_1_U57_n_18,
      P(8) => mac_muladd_8ns_16s_24s_25_4_1_U57_n_19,
      P(7) => mac_muladd_8ns_16s_24s_25_4_1_U57_n_20,
      P(6) => mac_muladd_8ns_16s_24s_25_4_1_U57_n_21,
      P(5) => mac_muladd_8ns_16s_24s_25_4_1_U57_n_22,
      P(4) => mac_muladd_8ns_16s_24s_25_4_1_U57_n_23,
      P(3) => mac_muladd_8ns_16s_24s_25_4_1_U57_n_24,
      P(2) => mac_muladd_8ns_16s_24s_25_4_1_U57_n_25,
      P(1) => mac_muladd_8ns_16s_24s_25_4_1_U57_n_26,
      P(0) => mac_muladd_8ns_16s_24s_25_4_1_U57_n_27,
      PCOUT(47) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_3,
      PCOUT(46) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_4,
      PCOUT(45) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_5,
      PCOUT(44) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_6,
      PCOUT(43) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_7,
      PCOUT(42) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_8,
      PCOUT(41) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_9,
      PCOUT(40) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_10,
      PCOUT(39) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_11,
      PCOUT(38) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_12,
      PCOUT(37) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_13,
      PCOUT(36) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_14,
      PCOUT(35) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_15,
      PCOUT(34) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_16,
      PCOUT(33) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_17,
      PCOUT(32) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_18,
      PCOUT(31) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_19,
      PCOUT(30) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_20,
      PCOUT(29) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_21,
      PCOUT(28) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_22,
      PCOUT(27) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_23,
      PCOUT(26) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_24,
      PCOUT(25) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_25,
      PCOUT(24) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_26,
      PCOUT(23) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_27,
      PCOUT(22) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_28,
      PCOUT(21) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_29,
      PCOUT(20) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_30,
      PCOUT(19) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_31,
      PCOUT(18) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_32,
      PCOUT(17) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_33,
      PCOUT(16) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_34,
      PCOUT(15) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_35,
      PCOUT(14) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_36,
      PCOUT(13) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_37,
      PCOUT(12) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_38,
      PCOUT(11) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_39,
      PCOUT(10) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_40,
      PCOUT(9) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_41,
      PCOUT(8) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_42,
      PCOUT(7) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_43,
      PCOUT(6) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_44,
      PCOUT(5) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_45,
      PCOUT(4) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_46,
      PCOUT(3) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_47,
      PCOUT(2) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_48,
      PCOUT(1) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_49,
      PCOUT(0) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_50,
      \PixArray_val_V_5_5_1_i_reg_744_reg[0]\ => LineBuf_val_V_0_U_n_51,
      Q(7 downto 0) => ap_phi_reg_pp1_iter3_PixArray_val_V_2_5_0_i_reg_930(7 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp1_iter3 => ap_enable_reg_pp1_iter3,
      p_27_in => p_27_in,
      q00(15) => FiltCoeff_2_U_n_3,
      q00(14) => FiltCoeff_2_U_n_4,
      q00(13) => FiltCoeff_2_U_n_5,
      q00(12) => FiltCoeff_2_U_n_6,
      q00(11) => FiltCoeff_2_U_n_7,
      q00(10) => FiltCoeff_2_U_n_8,
      q00(9) => FiltCoeff_2_U_n_9,
      q00(8) => FiltCoeff_2_U_n_10,
      q00(7) => FiltCoeff_2_U_n_11,
      q00(6) => FiltCoeff_2_U_n_12,
      q00(5) => FiltCoeff_2_U_n_13,
      q00(4) => FiltCoeff_2_U_n_14,
      q00(3) => FiltCoeff_2_U_n_15,
      q00(2) => FiltCoeff_2_U_n_16,
      q00(1) => FiltCoeff_2_U_n_17,
      q00(0) => FiltCoeff_2_U_n_18
    );
mac_muladd_8ns_16s_26s_26_4_1_U64: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1
     port map (
      CEA1 => ap_block_pp1_stage0_subdone,
      CEB1 => FiltCoeff_3_ce0,
      P(25) => mac_muladd_8ns_16s_26s_26_4_1_U64_n_3,
      P(24) => mac_muladd_8ns_16s_26s_26_4_1_U64_n_4,
      P(23) => mac_muladd_8ns_16s_26s_26_4_1_U64_n_5,
      P(22) => mac_muladd_8ns_16s_26s_26_4_1_U64_n_6,
      P(21) => mac_muladd_8ns_16s_26s_26_4_1_U64_n_7,
      P(20) => mac_muladd_8ns_16s_26s_26_4_1_U64_n_8,
      P(19) => mac_muladd_8ns_16s_26s_26_4_1_U64_n_9,
      P(18) => mac_muladd_8ns_16s_26s_26_4_1_U64_n_10,
      P(17) => mac_muladd_8ns_16s_26s_26_4_1_U64_n_11,
      P(16) => mac_muladd_8ns_16s_26s_26_4_1_U64_n_12,
      P(15) => mac_muladd_8ns_16s_26s_26_4_1_U64_n_13,
      P(14) => mac_muladd_8ns_16s_26s_26_4_1_U64_n_14,
      P(13) => mac_muladd_8ns_16s_26s_26_4_1_U64_n_15,
      P(12) => mac_muladd_8ns_16s_26s_26_4_1_U64_n_16,
      P(11) => mac_muladd_8ns_16s_26s_26_4_1_U64_n_17,
      P(10) => mac_muladd_8ns_16s_26s_26_4_1_U64_n_18,
      P(9) => mac_muladd_8ns_16s_26s_26_4_1_U64_n_19,
      P(8) => mac_muladd_8ns_16s_26s_26_4_1_U64_n_20,
      P(7) => mac_muladd_8ns_16s_26s_26_4_1_U64_n_21,
      P(6) => mac_muladd_8ns_16s_26s_26_4_1_U64_n_22,
      P(5) => mac_muladd_8ns_16s_26s_26_4_1_U64_n_23,
      P(4) => mac_muladd_8ns_16s_26s_26_4_1_U64_n_24,
      P(3) => mac_muladd_8ns_16s_26s_26_4_1_U64_n_25,
      P(2) => mac_muladd_8ns_16s_26s_26_4_1_U64_n_26,
      P(1) => mac_muladd_8ns_16s_26s_26_4_1_U64_n_27,
      P(0) => mac_muladd_8ns_16s_26s_26_4_1_U64_n_28,
      PCOUT(47) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_3,
      PCOUT(46) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_4,
      PCOUT(45) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_5,
      PCOUT(44) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_6,
      PCOUT(43) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_7,
      PCOUT(42) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_8,
      PCOUT(41) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_9,
      PCOUT(40) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_10,
      PCOUT(39) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_11,
      PCOUT(38) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_12,
      PCOUT(37) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_13,
      PCOUT(36) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_14,
      PCOUT(35) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_15,
      PCOUT(34) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_16,
      PCOUT(33) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_17,
      PCOUT(32) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_18,
      PCOUT(31) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_19,
      PCOUT(30) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_20,
      PCOUT(29) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_21,
      PCOUT(28) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_22,
      PCOUT(27) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_23,
      PCOUT(26) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_24,
      PCOUT(25) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_25,
      PCOUT(24) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_26,
      PCOUT(23) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_27,
      PCOUT(22) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_28,
      PCOUT(21) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_29,
      PCOUT(20) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_30,
      PCOUT(19) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_31,
      PCOUT(18) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_32,
      PCOUT(17) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_33,
      PCOUT(16) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_34,
      PCOUT(15) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_35,
      PCOUT(14) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_36,
      PCOUT(13) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_37,
      PCOUT(12) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_38,
      PCOUT(11) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_39,
      PCOUT(10) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_40,
      PCOUT(9) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_41,
      PCOUT(8) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_42,
      PCOUT(7) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_43,
      PCOUT(6) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_44,
      PCOUT(5) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_45,
      PCOUT(4) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_46,
      PCOUT(3) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_47,
      PCOUT(2) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_48,
      PCOUT(1) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_49,
      PCOUT(0) => mac_muladd_8ns_16s_25s_26_4_1_U58_n_50,
      Q(7 downto 0) => PixArray_val_V_3_0_0_i_reg_920(7 downto 0),
      ap_clk => ap_clk,
      p_27_in => p_27_in,
      q00(15) => FiltCoeff_3_U_n_3,
      q00(14) => FiltCoeff_3_U_n_4,
      q00(13) => FiltCoeff_3_U_n_5,
      q00(12) => FiltCoeff_3_U_n_6,
      q00(11) => FiltCoeff_3_U_n_7,
      q00(10) => FiltCoeff_3_U_n_8,
      q00(9) => FiltCoeff_3_U_n_9,
      q00(8) => FiltCoeff_3_U_n_10,
      q00(7) => FiltCoeff_3_U_n_11,
      q00(6) => FiltCoeff_3_U_n_12,
      q00(5) => FiltCoeff_3_U_n_13,
      q00(4) => FiltCoeff_3_U_n_14,
      q00(3) => FiltCoeff_3_U_n_15,
      q00(2) => FiltCoeff_3_U_n_16,
      q00(1) => FiltCoeff_3_U_n_17,
      q00(0) => FiltCoeff_3_U_n_18
    );
mac_muladd_8ns_16s_26s_26_4_1_U65: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_36
     port map (
      CEA1 => ap_block_pp1_stage0_subdone,
      CEB1 => FiltCoeff_3_ce0,
      P(25) => mac_muladd_8ns_16s_26s_26_4_1_U65_n_3,
      P(24) => mac_muladd_8ns_16s_26s_26_4_1_U65_n_4,
      P(23) => mac_muladd_8ns_16s_26s_26_4_1_U65_n_5,
      P(22) => mac_muladd_8ns_16s_26s_26_4_1_U65_n_6,
      P(21) => mac_muladd_8ns_16s_26s_26_4_1_U65_n_7,
      P(20) => mac_muladd_8ns_16s_26s_26_4_1_U65_n_8,
      P(19) => mac_muladd_8ns_16s_26s_26_4_1_U65_n_9,
      P(18) => mac_muladd_8ns_16s_26s_26_4_1_U65_n_10,
      P(17) => mac_muladd_8ns_16s_26s_26_4_1_U65_n_11,
      P(16) => mac_muladd_8ns_16s_26s_26_4_1_U65_n_12,
      P(15) => mac_muladd_8ns_16s_26s_26_4_1_U65_n_13,
      P(14) => mac_muladd_8ns_16s_26s_26_4_1_U65_n_14,
      P(13) => mac_muladd_8ns_16s_26s_26_4_1_U65_n_15,
      P(12) => mac_muladd_8ns_16s_26s_26_4_1_U65_n_16,
      P(11) => mac_muladd_8ns_16s_26s_26_4_1_U65_n_17,
      P(10) => mac_muladd_8ns_16s_26s_26_4_1_U65_n_18,
      P(9) => mac_muladd_8ns_16s_26s_26_4_1_U65_n_19,
      P(8) => mac_muladd_8ns_16s_26s_26_4_1_U65_n_20,
      P(7) => mac_muladd_8ns_16s_26s_26_4_1_U65_n_21,
      P(6) => mac_muladd_8ns_16s_26s_26_4_1_U65_n_22,
      P(5) => mac_muladd_8ns_16s_26s_26_4_1_U65_n_23,
      P(4) => mac_muladd_8ns_16s_26s_26_4_1_U65_n_24,
      P(3) => mac_muladd_8ns_16s_26s_26_4_1_U65_n_25,
      P(2) => mac_muladd_8ns_16s_26s_26_4_1_U65_n_26,
      P(1) => mac_muladd_8ns_16s_26s_26_4_1_U65_n_27,
      P(0) => mac_muladd_8ns_16s_26s_26_4_1_U65_n_28,
      PCOUT(47) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_3,
      PCOUT(46) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_4,
      PCOUT(45) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_5,
      PCOUT(44) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_6,
      PCOUT(43) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_7,
      PCOUT(42) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_8,
      PCOUT(41) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_9,
      PCOUT(40) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_10,
      PCOUT(39) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_11,
      PCOUT(38) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_12,
      PCOUT(37) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_13,
      PCOUT(36) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_14,
      PCOUT(35) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_15,
      PCOUT(34) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_16,
      PCOUT(33) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_17,
      PCOUT(32) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_18,
      PCOUT(31) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_19,
      PCOUT(30) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_20,
      PCOUT(29) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_21,
      PCOUT(28) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_22,
      PCOUT(27) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_23,
      PCOUT(26) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_24,
      PCOUT(25) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_25,
      PCOUT(24) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_26,
      PCOUT(23) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_27,
      PCOUT(22) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_28,
      PCOUT(21) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_29,
      PCOUT(20) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_30,
      PCOUT(19) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_31,
      PCOUT(18) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_32,
      PCOUT(17) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_33,
      PCOUT(16) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_34,
      PCOUT(15) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_35,
      PCOUT(14) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_36,
      PCOUT(13) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_37,
      PCOUT(12) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_38,
      PCOUT(11) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_39,
      PCOUT(10) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_40,
      PCOUT(9) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_41,
      PCOUT(8) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_42,
      PCOUT(7) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_43,
      PCOUT(6) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_44,
      PCOUT(5) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_45,
      PCOUT(4) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_46,
      PCOUT(3) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_47,
      PCOUT(2) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_48,
      PCOUT(1) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_49,
      PCOUT(0) => mac_muladd_8ns_16s_25s_26_4_1_U59_n_50,
      Q(7 downto 0) => PixArray_val_V_3_1_0_i_reg_910(7 downto 0),
      ap_clk => ap_clk,
      p_27_in => p_27_in,
      q00(15) => FiltCoeff_3_U_n_3,
      q00(14) => FiltCoeff_3_U_n_4,
      q00(13) => FiltCoeff_3_U_n_5,
      q00(12) => FiltCoeff_3_U_n_6,
      q00(11) => FiltCoeff_3_U_n_7,
      q00(10) => FiltCoeff_3_U_n_8,
      q00(9) => FiltCoeff_3_U_n_9,
      q00(8) => FiltCoeff_3_U_n_10,
      q00(7) => FiltCoeff_3_U_n_11,
      q00(6) => FiltCoeff_3_U_n_12,
      q00(5) => FiltCoeff_3_U_n_13,
      q00(4) => FiltCoeff_3_U_n_14,
      q00(3) => FiltCoeff_3_U_n_15,
      q00(2) => FiltCoeff_3_U_n_16,
      q00(1) => FiltCoeff_3_U_n_17,
      q00(0) => FiltCoeff_3_U_n_18
    );
mac_muladd_8ns_16s_26s_26_4_1_U66: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_37
     port map (
      CEA1 => ap_block_pp1_stage0_subdone,
      CEB1 => FiltCoeff_3_ce0,
      P(25) => mac_muladd_8ns_16s_26s_26_4_1_U66_n_3,
      P(24) => mac_muladd_8ns_16s_26s_26_4_1_U66_n_4,
      P(23) => mac_muladd_8ns_16s_26s_26_4_1_U66_n_5,
      P(22) => mac_muladd_8ns_16s_26s_26_4_1_U66_n_6,
      P(21) => mac_muladd_8ns_16s_26s_26_4_1_U66_n_7,
      P(20) => mac_muladd_8ns_16s_26s_26_4_1_U66_n_8,
      P(19) => mac_muladd_8ns_16s_26s_26_4_1_U66_n_9,
      P(18) => mac_muladd_8ns_16s_26s_26_4_1_U66_n_10,
      P(17) => mac_muladd_8ns_16s_26s_26_4_1_U66_n_11,
      P(16) => mac_muladd_8ns_16s_26s_26_4_1_U66_n_12,
      P(15) => mac_muladd_8ns_16s_26s_26_4_1_U66_n_13,
      P(14) => mac_muladd_8ns_16s_26s_26_4_1_U66_n_14,
      P(13) => mac_muladd_8ns_16s_26s_26_4_1_U66_n_15,
      P(12) => mac_muladd_8ns_16s_26s_26_4_1_U66_n_16,
      P(11) => mac_muladd_8ns_16s_26s_26_4_1_U66_n_17,
      P(10) => mac_muladd_8ns_16s_26s_26_4_1_U66_n_18,
      P(9) => mac_muladd_8ns_16s_26s_26_4_1_U66_n_19,
      P(8) => mac_muladd_8ns_16s_26s_26_4_1_U66_n_20,
      P(7) => mac_muladd_8ns_16s_26s_26_4_1_U66_n_21,
      P(6) => mac_muladd_8ns_16s_26s_26_4_1_U66_n_22,
      P(5) => mac_muladd_8ns_16s_26s_26_4_1_U66_n_23,
      P(4) => mac_muladd_8ns_16s_26s_26_4_1_U66_n_24,
      P(3) => mac_muladd_8ns_16s_26s_26_4_1_U66_n_25,
      P(2) => mac_muladd_8ns_16s_26s_26_4_1_U66_n_26,
      P(1) => mac_muladd_8ns_16s_26s_26_4_1_U66_n_27,
      P(0) => mac_muladd_8ns_16s_26s_26_4_1_U66_n_28,
      PCOUT(47) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_3,
      PCOUT(46) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_4,
      PCOUT(45) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_5,
      PCOUT(44) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_6,
      PCOUT(43) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_7,
      PCOUT(42) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_8,
      PCOUT(41) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_9,
      PCOUT(40) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_10,
      PCOUT(39) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_11,
      PCOUT(38) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_12,
      PCOUT(37) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_13,
      PCOUT(36) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_14,
      PCOUT(35) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_15,
      PCOUT(34) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_16,
      PCOUT(33) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_17,
      PCOUT(32) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_18,
      PCOUT(31) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_19,
      PCOUT(30) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_20,
      PCOUT(29) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_21,
      PCOUT(28) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_22,
      PCOUT(27) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_23,
      PCOUT(26) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_24,
      PCOUT(25) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_25,
      PCOUT(24) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_26,
      PCOUT(23) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_27,
      PCOUT(22) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_28,
      PCOUT(21) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_29,
      PCOUT(20) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_30,
      PCOUT(19) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_31,
      PCOUT(18) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_32,
      PCOUT(17) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_33,
      PCOUT(16) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_34,
      PCOUT(15) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_35,
      PCOUT(14) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_36,
      PCOUT(13) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_37,
      PCOUT(12) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_38,
      PCOUT(11) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_39,
      PCOUT(10) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_40,
      PCOUT(9) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_41,
      PCOUT(8) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_42,
      PCOUT(7) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_43,
      PCOUT(6) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_44,
      PCOUT(5) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_45,
      PCOUT(4) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_46,
      PCOUT(3) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_47,
      PCOUT(2) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_48,
      PCOUT(1) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_49,
      PCOUT(0) => mac_muladd_8ns_16s_25s_26_4_1_U60_n_50,
      Q(7 downto 0) => PixArray_val_V_3_2_0_i_reg_900(7 downto 0),
      ap_clk => ap_clk,
      p_27_in => p_27_in,
      q00(15) => FiltCoeff_3_U_n_3,
      q00(14) => FiltCoeff_3_U_n_4,
      q00(13) => FiltCoeff_3_U_n_5,
      q00(12) => FiltCoeff_3_U_n_6,
      q00(11) => FiltCoeff_3_U_n_7,
      q00(10) => FiltCoeff_3_U_n_8,
      q00(9) => FiltCoeff_3_U_n_9,
      q00(8) => FiltCoeff_3_U_n_10,
      q00(7) => FiltCoeff_3_U_n_11,
      q00(6) => FiltCoeff_3_U_n_12,
      q00(5) => FiltCoeff_3_U_n_13,
      q00(4) => FiltCoeff_3_U_n_14,
      q00(3) => FiltCoeff_3_U_n_15,
      q00(2) => FiltCoeff_3_U_n_16,
      q00(1) => FiltCoeff_3_U_n_17,
      q00(0) => FiltCoeff_3_U_n_18
    );
mac_muladd_8ns_16s_26s_26_4_1_U67: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_38
     port map (
      CEA1 => ap_block_pp1_stage0_subdone,
      CEB1 => FiltCoeff_3_ce0,
      P(25) => mac_muladd_8ns_16s_26s_26_4_1_U67_n_3,
      P(24) => mac_muladd_8ns_16s_26s_26_4_1_U67_n_4,
      P(23) => mac_muladd_8ns_16s_26s_26_4_1_U67_n_5,
      P(22) => mac_muladd_8ns_16s_26s_26_4_1_U67_n_6,
      P(21) => mac_muladd_8ns_16s_26s_26_4_1_U67_n_7,
      P(20) => mac_muladd_8ns_16s_26s_26_4_1_U67_n_8,
      P(19) => mac_muladd_8ns_16s_26s_26_4_1_U67_n_9,
      P(18) => mac_muladd_8ns_16s_26s_26_4_1_U67_n_10,
      P(17) => mac_muladd_8ns_16s_26s_26_4_1_U67_n_11,
      P(16) => mac_muladd_8ns_16s_26s_26_4_1_U67_n_12,
      P(15) => mac_muladd_8ns_16s_26s_26_4_1_U67_n_13,
      P(14) => mac_muladd_8ns_16s_26s_26_4_1_U67_n_14,
      P(13) => mac_muladd_8ns_16s_26s_26_4_1_U67_n_15,
      P(12) => mac_muladd_8ns_16s_26s_26_4_1_U67_n_16,
      P(11) => mac_muladd_8ns_16s_26s_26_4_1_U67_n_17,
      P(10) => mac_muladd_8ns_16s_26s_26_4_1_U67_n_18,
      P(9) => mac_muladd_8ns_16s_26s_26_4_1_U67_n_19,
      P(8) => mac_muladd_8ns_16s_26s_26_4_1_U67_n_20,
      P(7) => mac_muladd_8ns_16s_26s_26_4_1_U67_n_21,
      P(6) => mac_muladd_8ns_16s_26s_26_4_1_U67_n_22,
      P(5) => mac_muladd_8ns_16s_26s_26_4_1_U67_n_23,
      P(4) => mac_muladd_8ns_16s_26s_26_4_1_U67_n_24,
      P(3) => mac_muladd_8ns_16s_26s_26_4_1_U67_n_25,
      P(2) => mac_muladd_8ns_16s_26s_26_4_1_U67_n_26,
      P(1) => mac_muladd_8ns_16s_26s_26_4_1_U67_n_27,
      P(0) => mac_muladd_8ns_16s_26s_26_4_1_U67_n_28,
      PCOUT(47) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_3,
      PCOUT(46) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_4,
      PCOUT(45) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_5,
      PCOUT(44) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_6,
      PCOUT(43) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_7,
      PCOUT(42) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_8,
      PCOUT(41) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_9,
      PCOUT(40) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_10,
      PCOUT(39) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_11,
      PCOUT(38) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_12,
      PCOUT(37) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_13,
      PCOUT(36) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_14,
      PCOUT(35) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_15,
      PCOUT(34) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_16,
      PCOUT(33) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_17,
      PCOUT(32) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_18,
      PCOUT(31) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_19,
      PCOUT(30) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_20,
      PCOUT(29) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_21,
      PCOUT(28) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_22,
      PCOUT(27) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_23,
      PCOUT(26) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_24,
      PCOUT(25) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_25,
      PCOUT(24) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_26,
      PCOUT(23) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_27,
      PCOUT(22) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_28,
      PCOUT(21) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_29,
      PCOUT(20) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_30,
      PCOUT(19) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_31,
      PCOUT(18) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_32,
      PCOUT(17) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_33,
      PCOUT(16) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_34,
      PCOUT(15) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_35,
      PCOUT(14) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_36,
      PCOUT(13) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_37,
      PCOUT(12) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_38,
      PCOUT(11) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_39,
      PCOUT(10) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_40,
      PCOUT(9) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_41,
      PCOUT(8) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_42,
      PCOUT(7) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_43,
      PCOUT(6) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_44,
      PCOUT(5) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_45,
      PCOUT(4) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_46,
      PCOUT(3) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_47,
      PCOUT(2) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_48,
      PCOUT(1) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_49,
      PCOUT(0) => mac_muladd_8ns_16s_25s_26_4_1_U61_n_50,
      Q(7 downto 0) => PixArray_val_V_3_3_0_i_reg_890(7 downto 0),
      ap_clk => ap_clk,
      p_27_in => p_27_in,
      q00(15) => FiltCoeff_3_U_n_3,
      q00(14) => FiltCoeff_3_U_n_4,
      q00(13) => FiltCoeff_3_U_n_5,
      q00(12) => FiltCoeff_3_U_n_6,
      q00(11) => FiltCoeff_3_U_n_7,
      q00(10) => FiltCoeff_3_U_n_8,
      q00(9) => FiltCoeff_3_U_n_9,
      q00(8) => FiltCoeff_3_U_n_10,
      q00(7) => FiltCoeff_3_U_n_11,
      q00(6) => FiltCoeff_3_U_n_12,
      q00(5) => FiltCoeff_3_U_n_13,
      q00(4) => FiltCoeff_3_U_n_14,
      q00(3) => FiltCoeff_3_U_n_15,
      q00(2) => FiltCoeff_3_U_n_16,
      q00(1) => FiltCoeff_3_U_n_17,
      q00(0) => FiltCoeff_3_U_n_18
    );
mac_muladd_8ns_16s_26s_26_4_1_U68: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_39
     port map (
      CEA1 => ap_block_pp1_stage0_subdone,
      CEB1 => FiltCoeff_3_ce0,
      P(25) => mac_muladd_8ns_16s_26s_26_4_1_U68_n_3,
      P(24) => mac_muladd_8ns_16s_26s_26_4_1_U68_n_4,
      P(23) => mac_muladd_8ns_16s_26s_26_4_1_U68_n_5,
      P(22) => mac_muladd_8ns_16s_26s_26_4_1_U68_n_6,
      P(21) => mac_muladd_8ns_16s_26s_26_4_1_U68_n_7,
      P(20) => mac_muladd_8ns_16s_26s_26_4_1_U68_n_8,
      P(19) => mac_muladd_8ns_16s_26s_26_4_1_U68_n_9,
      P(18) => mac_muladd_8ns_16s_26s_26_4_1_U68_n_10,
      P(17) => mac_muladd_8ns_16s_26s_26_4_1_U68_n_11,
      P(16) => mac_muladd_8ns_16s_26s_26_4_1_U68_n_12,
      P(15) => mac_muladd_8ns_16s_26s_26_4_1_U68_n_13,
      P(14) => mac_muladd_8ns_16s_26s_26_4_1_U68_n_14,
      P(13) => mac_muladd_8ns_16s_26s_26_4_1_U68_n_15,
      P(12) => mac_muladd_8ns_16s_26s_26_4_1_U68_n_16,
      P(11) => mac_muladd_8ns_16s_26s_26_4_1_U68_n_17,
      P(10) => mac_muladd_8ns_16s_26s_26_4_1_U68_n_18,
      P(9) => mac_muladd_8ns_16s_26s_26_4_1_U68_n_19,
      P(8) => mac_muladd_8ns_16s_26s_26_4_1_U68_n_20,
      P(7) => mac_muladd_8ns_16s_26s_26_4_1_U68_n_21,
      P(6) => mac_muladd_8ns_16s_26s_26_4_1_U68_n_22,
      P(5) => mac_muladd_8ns_16s_26s_26_4_1_U68_n_23,
      P(4) => mac_muladd_8ns_16s_26s_26_4_1_U68_n_24,
      P(3) => mac_muladd_8ns_16s_26s_26_4_1_U68_n_25,
      P(2) => mac_muladd_8ns_16s_26s_26_4_1_U68_n_26,
      P(1) => mac_muladd_8ns_16s_26s_26_4_1_U68_n_27,
      P(0) => mac_muladd_8ns_16s_26s_26_4_1_U68_n_28,
      PCOUT(47) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_3,
      PCOUT(46) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_4,
      PCOUT(45) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_5,
      PCOUT(44) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_6,
      PCOUT(43) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_7,
      PCOUT(42) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_8,
      PCOUT(41) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_9,
      PCOUT(40) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_10,
      PCOUT(39) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_11,
      PCOUT(38) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_12,
      PCOUT(37) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_13,
      PCOUT(36) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_14,
      PCOUT(35) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_15,
      PCOUT(34) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_16,
      PCOUT(33) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_17,
      PCOUT(32) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_18,
      PCOUT(31) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_19,
      PCOUT(30) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_20,
      PCOUT(29) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_21,
      PCOUT(28) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_22,
      PCOUT(27) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_23,
      PCOUT(26) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_24,
      PCOUT(25) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_25,
      PCOUT(24) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_26,
      PCOUT(23) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_27,
      PCOUT(22) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_28,
      PCOUT(21) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_29,
      PCOUT(20) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_30,
      PCOUT(19) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_31,
      PCOUT(18) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_32,
      PCOUT(17) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_33,
      PCOUT(16) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_34,
      PCOUT(15) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_35,
      PCOUT(14) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_36,
      PCOUT(13) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_37,
      PCOUT(12) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_38,
      PCOUT(11) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_39,
      PCOUT(10) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_40,
      PCOUT(9) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_41,
      PCOUT(8) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_42,
      PCOUT(7) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_43,
      PCOUT(6) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_44,
      PCOUT(5) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_45,
      PCOUT(4) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_46,
      PCOUT(3) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_47,
      PCOUT(2) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_48,
      PCOUT(1) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_49,
      PCOUT(0) => mac_muladd_8ns_16s_25s_26_4_1_U62_n_50,
      Q(7 downto 0) => PixArray_val_V_3_4_0_i_reg_880(7 downto 0),
      ap_clk => ap_clk,
      p_27_in => p_27_in,
      q00(15) => FiltCoeff_3_U_n_3,
      q00(14) => FiltCoeff_3_U_n_4,
      q00(13) => FiltCoeff_3_U_n_5,
      q00(12) => FiltCoeff_3_U_n_6,
      q00(11) => FiltCoeff_3_U_n_7,
      q00(10) => FiltCoeff_3_U_n_8,
      q00(9) => FiltCoeff_3_U_n_9,
      q00(8) => FiltCoeff_3_U_n_10,
      q00(7) => FiltCoeff_3_U_n_11,
      q00(6) => FiltCoeff_3_U_n_12,
      q00(5) => FiltCoeff_3_U_n_13,
      q00(4) => FiltCoeff_3_U_n_14,
      q00(3) => FiltCoeff_3_U_n_15,
      q00(2) => FiltCoeff_3_U_n_16,
      q00(1) => FiltCoeff_3_U_n_17,
      q00(0) => FiltCoeff_3_U_n_18
    );
mac_muladd_8ns_16s_26s_26_4_1_U69: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_26_4_1_40
     port map (
      CEA1 => ap_block_pp1_stage0_subdone,
      CEB1 => FiltCoeff_3_ce0,
      DSP_A_B_DATA_INST => LineBuf_val_V_0_U_n_51,
      P(25) => mac_muladd_8ns_16s_26s_26_4_1_U69_n_3,
      P(24) => mac_muladd_8ns_16s_26s_26_4_1_U69_n_4,
      P(23) => mac_muladd_8ns_16s_26s_26_4_1_U69_n_5,
      P(22) => mac_muladd_8ns_16s_26s_26_4_1_U69_n_6,
      P(21) => mac_muladd_8ns_16s_26s_26_4_1_U69_n_7,
      P(20) => mac_muladd_8ns_16s_26s_26_4_1_U69_n_8,
      P(19) => mac_muladd_8ns_16s_26s_26_4_1_U69_n_9,
      P(18) => mac_muladd_8ns_16s_26s_26_4_1_U69_n_10,
      P(17) => mac_muladd_8ns_16s_26s_26_4_1_U69_n_11,
      P(16) => mac_muladd_8ns_16s_26s_26_4_1_U69_n_12,
      P(15) => mac_muladd_8ns_16s_26s_26_4_1_U69_n_13,
      P(14) => mac_muladd_8ns_16s_26s_26_4_1_U69_n_14,
      P(13) => mac_muladd_8ns_16s_26s_26_4_1_U69_n_15,
      P(12) => mac_muladd_8ns_16s_26s_26_4_1_U69_n_16,
      P(11) => mac_muladd_8ns_16s_26s_26_4_1_U69_n_17,
      P(10) => mac_muladd_8ns_16s_26s_26_4_1_U69_n_18,
      P(9) => mac_muladd_8ns_16s_26s_26_4_1_U69_n_19,
      P(8) => mac_muladd_8ns_16s_26s_26_4_1_U69_n_20,
      P(7) => mac_muladd_8ns_16s_26s_26_4_1_U69_n_21,
      P(6) => mac_muladd_8ns_16s_26s_26_4_1_U69_n_22,
      P(5) => mac_muladd_8ns_16s_26s_26_4_1_U69_n_23,
      P(4) => mac_muladd_8ns_16s_26s_26_4_1_U69_n_24,
      P(3) => mac_muladd_8ns_16s_26s_26_4_1_U69_n_25,
      P(2) => mac_muladd_8ns_16s_26s_26_4_1_U69_n_26,
      P(1) => mac_muladd_8ns_16s_26s_26_4_1_U69_n_27,
      P(0) => mac_muladd_8ns_16s_26s_26_4_1_U69_n_28,
      PCOUT(47) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_3,
      PCOUT(46) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_4,
      PCOUT(45) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_5,
      PCOUT(44) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_6,
      PCOUT(43) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_7,
      PCOUT(42) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_8,
      PCOUT(41) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_9,
      PCOUT(40) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_10,
      PCOUT(39) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_11,
      PCOUT(38) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_12,
      PCOUT(37) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_13,
      PCOUT(36) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_14,
      PCOUT(35) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_15,
      PCOUT(34) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_16,
      PCOUT(33) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_17,
      PCOUT(32) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_18,
      PCOUT(31) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_19,
      PCOUT(30) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_20,
      PCOUT(29) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_21,
      PCOUT(28) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_22,
      PCOUT(27) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_23,
      PCOUT(26) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_24,
      PCOUT(25) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_25,
      PCOUT(24) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_26,
      PCOUT(23) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_27,
      PCOUT(22) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_28,
      PCOUT(21) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_29,
      PCOUT(20) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_30,
      PCOUT(19) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_31,
      PCOUT(18) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_32,
      PCOUT(17) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_33,
      PCOUT(16) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_34,
      PCOUT(15) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_35,
      PCOUT(14) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_36,
      PCOUT(13) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_37,
      PCOUT(12) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_38,
      PCOUT(11) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_39,
      PCOUT(10) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_40,
      PCOUT(9) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_41,
      PCOUT(8) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_42,
      PCOUT(7) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_43,
      PCOUT(6) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_44,
      PCOUT(5) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_45,
      PCOUT(4) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_46,
      PCOUT(3) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_47,
      PCOUT(2) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_48,
      PCOUT(1) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_49,
      PCOUT(0) => mac_muladd_8ns_16s_25s_26_4_1_U63_n_50,
      Q(7 downto 0) => PixArray_val_V_3_5_0_i_reg_870(7 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp1_iter4 => ap_enable_reg_pp1_iter4,
      p_27_in => p_27_in,
      q00(15) => FiltCoeff_3_U_n_3,
      q00(14) => FiltCoeff_3_U_n_4,
      q00(13) => FiltCoeff_3_U_n_5,
      q00(12) => FiltCoeff_3_U_n_6,
      q00(11) => FiltCoeff_3_U_n_7,
      q00(10) => FiltCoeff_3_U_n_8,
      q00(9) => FiltCoeff_3_U_n_9,
      q00(8) => FiltCoeff_3_U_n_10,
      q00(7) => FiltCoeff_3_U_n_11,
      q00(6) => FiltCoeff_3_U_n_12,
      q00(5) => FiltCoeff_3_U_n_13,
      q00(4) => FiltCoeff_3_U_n_14,
      q00(3) => FiltCoeff_3_U_n_15,
      q00(2) => FiltCoeff_3_U_n_16,
      q00(1) => FiltCoeff_3_U_n_17,
      q00(0) => FiltCoeff_3_U_n_18
    );
mac_muladd_8ns_16s_26s_27_4_1_U70: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1
     port map (
      CEA1 => ap_block_pp1_stage0_subdone,
      CEB1 => FiltCoeff_4_ce0,
      P(25) => mac_muladd_8ns_16s_26s_26_4_1_U64_n_3,
      P(24) => mac_muladd_8ns_16s_26s_26_4_1_U64_n_4,
      P(23) => mac_muladd_8ns_16s_26s_26_4_1_U64_n_5,
      P(22) => mac_muladd_8ns_16s_26s_26_4_1_U64_n_6,
      P(21) => mac_muladd_8ns_16s_26s_26_4_1_U64_n_7,
      P(20) => mac_muladd_8ns_16s_26s_26_4_1_U64_n_8,
      P(19) => mac_muladd_8ns_16s_26s_26_4_1_U64_n_9,
      P(18) => mac_muladd_8ns_16s_26s_26_4_1_U64_n_10,
      P(17) => mac_muladd_8ns_16s_26s_26_4_1_U64_n_11,
      P(16) => mac_muladd_8ns_16s_26s_26_4_1_U64_n_12,
      P(15) => mac_muladd_8ns_16s_26s_26_4_1_U64_n_13,
      P(14) => mac_muladd_8ns_16s_26s_26_4_1_U64_n_14,
      P(13) => mac_muladd_8ns_16s_26s_26_4_1_U64_n_15,
      P(12) => mac_muladd_8ns_16s_26s_26_4_1_U64_n_16,
      P(11) => mac_muladd_8ns_16s_26s_26_4_1_U64_n_17,
      P(10) => mac_muladd_8ns_16s_26s_26_4_1_U64_n_18,
      P(9) => mac_muladd_8ns_16s_26s_26_4_1_U64_n_19,
      P(8) => mac_muladd_8ns_16s_26s_26_4_1_U64_n_20,
      P(7) => mac_muladd_8ns_16s_26s_26_4_1_U64_n_21,
      P(6) => mac_muladd_8ns_16s_26s_26_4_1_U64_n_22,
      P(5) => mac_muladd_8ns_16s_26s_26_4_1_U64_n_23,
      P(4) => mac_muladd_8ns_16s_26s_26_4_1_U64_n_24,
      P(3) => mac_muladd_8ns_16s_26s_26_4_1_U64_n_25,
      P(2) => mac_muladd_8ns_16s_26s_26_4_1_U64_n_26,
      P(1) => mac_muladd_8ns_16s_26s_26_4_1_U64_n_27,
      P(0) => mac_muladd_8ns_16s_26s_26_4_1_U64_n_28,
      PCOUT(47) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_3,
      PCOUT(46) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_4,
      PCOUT(45) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_5,
      PCOUT(44) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_6,
      PCOUT(43) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_7,
      PCOUT(42) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_8,
      PCOUT(41) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_9,
      PCOUT(40) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_10,
      PCOUT(39) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_11,
      PCOUT(38) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_12,
      PCOUT(37) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_13,
      PCOUT(36) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_14,
      PCOUT(35) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_15,
      PCOUT(34) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_16,
      PCOUT(33) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_17,
      PCOUT(32) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_18,
      PCOUT(31) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_19,
      PCOUT(30) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_20,
      PCOUT(29) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_21,
      PCOUT(28) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_22,
      PCOUT(27) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_23,
      PCOUT(26) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_24,
      PCOUT(25) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_25,
      PCOUT(24) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_26,
      PCOUT(23) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_27,
      PCOUT(22) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_28,
      PCOUT(21) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_29,
      PCOUT(20) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_30,
      PCOUT(19) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_31,
      PCOUT(18) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_32,
      PCOUT(17) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_33,
      PCOUT(16) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_34,
      PCOUT(15) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_35,
      PCOUT(14) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_36,
      PCOUT(13) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_37,
      PCOUT(12) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_38,
      PCOUT(11) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_39,
      PCOUT(10) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_40,
      PCOUT(9) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_41,
      PCOUT(8) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_42,
      PCOUT(7) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_43,
      PCOUT(6) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_44,
      PCOUT(5) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_45,
      PCOUT(4) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_46,
      PCOUT(3) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_47,
      PCOUT(2) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_48,
      PCOUT(1) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_49,
      PCOUT(0) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_50,
      Q(7 downto 0) => PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg(7 downto 0),
      ap_clk => ap_clk,
      p_27_in => p_27_in,
      q00(15) => FiltCoeff_4_U_n_3,
      q00(14) => FiltCoeff_4_U_n_4,
      q00(13) => FiltCoeff_4_U_n_5,
      q00(12) => FiltCoeff_4_U_n_6,
      q00(11) => FiltCoeff_4_U_n_7,
      q00(10) => FiltCoeff_4_U_n_8,
      q00(9) => FiltCoeff_4_U_n_9,
      q00(8) => FiltCoeff_4_U_n_10,
      q00(7) => FiltCoeff_4_U_n_11,
      q00(6) => FiltCoeff_4_U_n_12,
      q00(5) => FiltCoeff_4_U_n_13,
      q00(4) => FiltCoeff_4_U_n_14,
      q00(3) => FiltCoeff_4_U_n_15,
      q00(2) => FiltCoeff_4_U_n_16,
      q00(1) => FiltCoeff_4_U_n_17,
      q00(0) => FiltCoeff_4_U_n_18
    );
mac_muladd_8ns_16s_26s_27_4_1_U71: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_41
     port map (
      CEA1 => ap_block_pp1_stage0_subdone,
      CEB1 => FiltCoeff_4_ce0,
      P(25) => mac_muladd_8ns_16s_26s_26_4_1_U65_n_3,
      P(24) => mac_muladd_8ns_16s_26s_26_4_1_U65_n_4,
      P(23) => mac_muladd_8ns_16s_26s_26_4_1_U65_n_5,
      P(22) => mac_muladd_8ns_16s_26s_26_4_1_U65_n_6,
      P(21) => mac_muladd_8ns_16s_26s_26_4_1_U65_n_7,
      P(20) => mac_muladd_8ns_16s_26s_26_4_1_U65_n_8,
      P(19) => mac_muladd_8ns_16s_26s_26_4_1_U65_n_9,
      P(18) => mac_muladd_8ns_16s_26s_26_4_1_U65_n_10,
      P(17) => mac_muladd_8ns_16s_26s_26_4_1_U65_n_11,
      P(16) => mac_muladd_8ns_16s_26s_26_4_1_U65_n_12,
      P(15) => mac_muladd_8ns_16s_26s_26_4_1_U65_n_13,
      P(14) => mac_muladd_8ns_16s_26s_26_4_1_U65_n_14,
      P(13) => mac_muladd_8ns_16s_26s_26_4_1_U65_n_15,
      P(12) => mac_muladd_8ns_16s_26s_26_4_1_U65_n_16,
      P(11) => mac_muladd_8ns_16s_26s_26_4_1_U65_n_17,
      P(10) => mac_muladd_8ns_16s_26s_26_4_1_U65_n_18,
      P(9) => mac_muladd_8ns_16s_26s_26_4_1_U65_n_19,
      P(8) => mac_muladd_8ns_16s_26s_26_4_1_U65_n_20,
      P(7) => mac_muladd_8ns_16s_26s_26_4_1_U65_n_21,
      P(6) => mac_muladd_8ns_16s_26s_26_4_1_U65_n_22,
      P(5) => mac_muladd_8ns_16s_26s_26_4_1_U65_n_23,
      P(4) => mac_muladd_8ns_16s_26s_26_4_1_U65_n_24,
      P(3) => mac_muladd_8ns_16s_26s_26_4_1_U65_n_25,
      P(2) => mac_muladd_8ns_16s_26s_26_4_1_U65_n_26,
      P(1) => mac_muladd_8ns_16s_26s_26_4_1_U65_n_27,
      P(0) => mac_muladd_8ns_16s_26s_26_4_1_U65_n_28,
      PCOUT(47) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_3,
      PCOUT(46) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_4,
      PCOUT(45) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_5,
      PCOUT(44) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_6,
      PCOUT(43) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_7,
      PCOUT(42) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_8,
      PCOUT(41) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_9,
      PCOUT(40) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_10,
      PCOUT(39) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_11,
      PCOUT(38) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_12,
      PCOUT(37) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_13,
      PCOUT(36) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_14,
      PCOUT(35) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_15,
      PCOUT(34) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_16,
      PCOUT(33) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_17,
      PCOUT(32) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_18,
      PCOUT(31) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_19,
      PCOUT(30) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_20,
      PCOUT(29) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_21,
      PCOUT(28) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_22,
      PCOUT(27) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_23,
      PCOUT(26) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_24,
      PCOUT(25) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_25,
      PCOUT(24) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_26,
      PCOUT(23) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_27,
      PCOUT(22) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_28,
      PCOUT(21) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_29,
      PCOUT(20) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_30,
      PCOUT(19) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_31,
      PCOUT(18) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_32,
      PCOUT(17) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_33,
      PCOUT(16) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_34,
      PCOUT(15) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_35,
      PCOUT(14) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_36,
      PCOUT(13) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_37,
      PCOUT(12) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_38,
      PCOUT(11) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_39,
      PCOUT(10) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_40,
      PCOUT(9) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_41,
      PCOUT(8) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_42,
      PCOUT(7) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_43,
      PCOUT(6) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_44,
      PCOUT(5) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_45,
      PCOUT(4) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_46,
      PCOUT(3) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_47,
      PCOUT(2) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_48,
      PCOUT(1) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_49,
      PCOUT(0) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_50,
      Q(7 downto 0) => PixArray_val_V_4_1_0_i_reg_850_pp1_iter4_reg(7 downto 0),
      ap_clk => ap_clk,
      p_27_in => p_27_in,
      q00(15) => FiltCoeff_4_U_n_3,
      q00(14) => FiltCoeff_4_U_n_4,
      q00(13) => FiltCoeff_4_U_n_5,
      q00(12) => FiltCoeff_4_U_n_6,
      q00(11) => FiltCoeff_4_U_n_7,
      q00(10) => FiltCoeff_4_U_n_8,
      q00(9) => FiltCoeff_4_U_n_9,
      q00(8) => FiltCoeff_4_U_n_10,
      q00(7) => FiltCoeff_4_U_n_11,
      q00(6) => FiltCoeff_4_U_n_12,
      q00(5) => FiltCoeff_4_U_n_13,
      q00(4) => FiltCoeff_4_U_n_14,
      q00(3) => FiltCoeff_4_U_n_15,
      q00(2) => FiltCoeff_4_U_n_16,
      q00(1) => FiltCoeff_4_U_n_17,
      q00(0) => FiltCoeff_4_U_n_18
    );
mac_muladd_8ns_16s_26s_27_4_1_U72: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_42
     port map (
      CEA1 => ap_block_pp1_stage0_subdone,
      CEB1 => FiltCoeff_4_ce0,
      P(25) => mac_muladd_8ns_16s_26s_26_4_1_U66_n_3,
      P(24) => mac_muladd_8ns_16s_26s_26_4_1_U66_n_4,
      P(23) => mac_muladd_8ns_16s_26s_26_4_1_U66_n_5,
      P(22) => mac_muladd_8ns_16s_26s_26_4_1_U66_n_6,
      P(21) => mac_muladd_8ns_16s_26s_26_4_1_U66_n_7,
      P(20) => mac_muladd_8ns_16s_26s_26_4_1_U66_n_8,
      P(19) => mac_muladd_8ns_16s_26s_26_4_1_U66_n_9,
      P(18) => mac_muladd_8ns_16s_26s_26_4_1_U66_n_10,
      P(17) => mac_muladd_8ns_16s_26s_26_4_1_U66_n_11,
      P(16) => mac_muladd_8ns_16s_26s_26_4_1_U66_n_12,
      P(15) => mac_muladd_8ns_16s_26s_26_4_1_U66_n_13,
      P(14) => mac_muladd_8ns_16s_26s_26_4_1_U66_n_14,
      P(13) => mac_muladd_8ns_16s_26s_26_4_1_U66_n_15,
      P(12) => mac_muladd_8ns_16s_26s_26_4_1_U66_n_16,
      P(11) => mac_muladd_8ns_16s_26s_26_4_1_U66_n_17,
      P(10) => mac_muladd_8ns_16s_26s_26_4_1_U66_n_18,
      P(9) => mac_muladd_8ns_16s_26s_26_4_1_U66_n_19,
      P(8) => mac_muladd_8ns_16s_26s_26_4_1_U66_n_20,
      P(7) => mac_muladd_8ns_16s_26s_26_4_1_U66_n_21,
      P(6) => mac_muladd_8ns_16s_26s_26_4_1_U66_n_22,
      P(5) => mac_muladd_8ns_16s_26s_26_4_1_U66_n_23,
      P(4) => mac_muladd_8ns_16s_26s_26_4_1_U66_n_24,
      P(3) => mac_muladd_8ns_16s_26s_26_4_1_U66_n_25,
      P(2) => mac_muladd_8ns_16s_26s_26_4_1_U66_n_26,
      P(1) => mac_muladd_8ns_16s_26s_26_4_1_U66_n_27,
      P(0) => mac_muladd_8ns_16s_26s_26_4_1_U66_n_28,
      PCOUT(47) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_3,
      PCOUT(46) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_4,
      PCOUT(45) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_5,
      PCOUT(44) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_6,
      PCOUT(43) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_7,
      PCOUT(42) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_8,
      PCOUT(41) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_9,
      PCOUT(40) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_10,
      PCOUT(39) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_11,
      PCOUT(38) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_12,
      PCOUT(37) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_13,
      PCOUT(36) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_14,
      PCOUT(35) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_15,
      PCOUT(34) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_16,
      PCOUT(33) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_17,
      PCOUT(32) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_18,
      PCOUT(31) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_19,
      PCOUT(30) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_20,
      PCOUT(29) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_21,
      PCOUT(28) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_22,
      PCOUT(27) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_23,
      PCOUT(26) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_24,
      PCOUT(25) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_25,
      PCOUT(24) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_26,
      PCOUT(23) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_27,
      PCOUT(22) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_28,
      PCOUT(21) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_29,
      PCOUT(20) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_30,
      PCOUT(19) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_31,
      PCOUT(18) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_32,
      PCOUT(17) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_33,
      PCOUT(16) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_34,
      PCOUT(15) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_35,
      PCOUT(14) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_36,
      PCOUT(13) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_37,
      PCOUT(12) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_38,
      PCOUT(11) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_39,
      PCOUT(10) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_40,
      PCOUT(9) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_41,
      PCOUT(8) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_42,
      PCOUT(7) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_43,
      PCOUT(6) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_44,
      PCOUT(5) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_45,
      PCOUT(4) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_46,
      PCOUT(3) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_47,
      PCOUT(2) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_48,
      PCOUT(1) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_49,
      PCOUT(0) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_50,
      Q(7 downto 0) => PixArray_val_V_4_2_0_i_reg_840_pp1_iter4_reg(7 downto 0),
      ap_clk => ap_clk,
      p_27_in => p_27_in,
      q00(15) => FiltCoeff_4_U_n_3,
      q00(14) => FiltCoeff_4_U_n_4,
      q00(13) => FiltCoeff_4_U_n_5,
      q00(12) => FiltCoeff_4_U_n_6,
      q00(11) => FiltCoeff_4_U_n_7,
      q00(10) => FiltCoeff_4_U_n_8,
      q00(9) => FiltCoeff_4_U_n_9,
      q00(8) => FiltCoeff_4_U_n_10,
      q00(7) => FiltCoeff_4_U_n_11,
      q00(6) => FiltCoeff_4_U_n_12,
      q00(5) => FiltCoeff_4_U_n_13,
      q00(4) => FiltCoeff_4_U_n_14,
      q00(3) => FiltCoeff_4_U_n_15,
      q00(2) => FiltCoeff_4_U_n_16,
      q00(1) => FiltCoeff_4_U_n_17,
      q00(0) => FiltCoeff_4_U_n_18
    );
mac_muladd_8ns_16s_26s_27_4_1_U73: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_43
     port map (
      CEA1 => ap_block_pp1_stage0_subdone,
      CEB1 => FiltCoeff_4_ce0,
      P(25) => mac_muladd_8ns_16s_26s_26_4_1_U67_n_3,
      P(24) => mac_muladd_8ns_16s_26s_26_4_1_U67_n_4,
      P(23) => mac_muladd_8ns_16s_26s_26_4_1_U67_n_5,
      P(22) => mac_muladd_8ns_16s_26s_26_4_1_U67_n_6,
      P(21) => mac_muladd_8ns_16s_26s_26_4_1_U67_n_7,
      P(20) => mac_muladd_8ns_16s_26s_26_4_1_U67_n_8,
      P(19) => mac_muladd_8ns_16s_26s_26_4_1_U67_n_9,
      P(18) => mac_muladd_8ns_16s_26s_26_4_1_U67_n_10,
      P(17) => mac_muladd_8ns_16s_26s_26_4_1_U67_n_11,
      P(16) => mac_muladd_8ns_16s_26s_26_4_1_U67_n_12,
      P(15) => mac_muladd_8ns_16s_26s_26_4_1_U67_n_13,
      P(14) => mac_muladd_8ns_16s_26s_26_4_1_U67_n_14,
      P(13) => mac_muladd_8ns_16s_26s_26_4_1_U67_n_15,
      P(12) => mac_muladd_8ns_16s_26s_26_4_1_U67_n_16,
      P(11) => mac_muladd_8ns_16s_26s_26_4_1_U67_n_17,
      P(10) => mac_muladd_8ns_16s_26s_26_4_1_U67_n_18,
      P(9) => mac_muladd_8ns_16s_26s_26_4_1_U67_n_19,
      P(8) => mac_muladd_8ns_16s_26s_26_4_1_U67_n_20,
      P(7) => mac_muladd_8ns_16s_26s_26_4_1_U67_n_21,
      P(6) => mac_muladd_8ns_16s_26s_26_4_1_U67_n_22,
      P(5) => mac_muladd_8ns_16s_26s_26_4_1_U67_n_23,
      P(4) => mac_muladd_8ns_16s_26s_26_4_1_U67_n_24,
      P(3) => mac_muladd_8ns_16s_26s_26_4_1_U67_n_25,
      P(2) => mac_muladd_8ns_16s_26s_26_4_1_U67_n_26,
      P(1) => mac_muladd_8ns_16s_26s_26_4_1_U67_n_27,
      P(0) => mac_muladd_8ns_16s_26s_26_4_1_U67_n_28,
      PCOUT(47) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_3,
      PCOUT(46) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_4,
      PCOUT(45) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_5,
      PCOUT(44) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_6,
      PCOUT(43) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_7,
      PCOUT(42) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_8,
      PCOUT(41) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_9,
      PCOUT(40) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_10,
      PCOUT(39) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_11,
      PCOUT(38) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_12,
      PCOUT(37) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_13,
      PCOUT(36) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_14,
      PCOUT(35) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_15,
      PCOUT(34) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_16,
      PCOUT(33) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_17,
      PCOUT(32) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_18,
      PCOUT(31) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_19,
      PCOUT(30) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_20,
      PCOUT(29) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_21,
      PCOUT(28) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_22,
      PCOUT(27) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_23,
      PCOUT(26) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_24,
      PCOUT(25) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_25,
      PCOUT(24) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_26,
      PCOUT(23) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_27,
      PCOUT(22) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_28,
      PCOUT(21) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_29,
      PCOUT(20) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_30,
      PCOUT(19) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_31,
      PCOUT(18) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_32,
      PCOUT(17) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_33,
      PCOUT(16) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_34,
      PCOUT(15) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_35,
      PCOUT(14) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_36,
      PCOUT(13) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_37,
      PCOUT(12) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_38,
      PCOUT(11) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_39,
      PCOUT(10) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_40,
      PCOUT(9) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_41,
      PCOUT(8) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_42,
      PCOUT(7) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_43,
      PCOUT(6) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_44,
      PCOUT(5) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_45,
      PCOUT(4) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_46,
      PCOUT(3) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_47,
      PCOUT(2) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_48,
      PCOUT(1) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_49,
      PCOUT(0) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_50,
      Q(7 downto 0) => PixArray_val_V_4_3_0_i_reg_830_pp1_iter4_reg(7 downto 0),
      ap_clk => ap_clk,
      p_27_in => p_27_in,
      q00(15) => FiltCoeff_4_U_n_3,
      q00(14) => FiltCoeff_4_U_n_4,
      q00(13) => FiltCoeff_4_U_n_5,
      q00(12) => FiltCoeff_4_U_n_6,
      q00(11) => FiltCoeff_4_U_n_7,
      q00(10) => FiltCoeff_4_U_n_8,
      q00(9) => FiltCoeff_4_U_n_9,
      q00(8) => FiltCoeff_4_U_n_10,
      q00(7) => FiltCoeff_4_U_n_11,
      q00(6) => FiltCoeff_4_U_n_12,
      q00(5) => FiltCoeff_4_U_n_13,
      q00(4) => FiltCoeff_4_U_n_14,
      q00(3) => FiltCoeff_4_U_n_15,
      q00(2) => FiltCoeff_4_U_n_16,
      q00(1) => FiltCoeff_4_U_n_17,
      q00(0) => FiltCoeff_4_U_n_18
    );
mac_muladd_8ns_16s_26s_27_4_1_U74: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_44
     port map (
      CEA1 => ap_block_pp1_stage0_subdone,
      CEB1 => FiltCoeff_4_ce0,
      P(25) => mac_muladd_8ns_16s_26s_26_4_1_U68_n_3,
      P(24) => mac_muladd_8ns_16s_26s_26_4_1_U68_n_4,
      P(23) => mac_muladd_8ns_16s_26s_26_4_1_U68_n_5,
      P(22) => mac_muladd_8ns_16s_26s_26_4_1_U68_n_6,
      P(21) => mac_muladd_8ns_16s_26s_26_4_1_U68_n_7,
      P(20) => mac_muladd_8ns_16s_26s_26_4_1_U68_n_8,
      P(19) => mac_muladd_8ns_16s_26s_26_4_1_U68_n_9,
      P(18) => mac_muladd_8ns_16s_26s_26_4_1_U68_n_10,
      P(17) => mac_muladd_8ns_16s_26s_26_4_1_U68_n_11,
      P(16) => mac_muladd_8ns_16s_26s_26_4_1_U68_n_12,
      P(15) => mac_muladd_8ns_16s_26s_26_4_1_U68_n_13,
      P(14) => mac_muladd_8ns_16s_26s_26_4_1_U68_n_14,
      P(13) => mac_muladd_8ns_16s_26s_26_4_1_U68_n_15,
      P(12) => mac_muladd_8ns_16s_26s_26_4_1_U68_n_16,
      P(11) => mac_muladd_8ns_16s_26s_26_4_1_U68_n_17,
      P(10) => mac_muladd_8ns_16s_26s_26_4_1_U68_n_18,
      P(9) => mac_muladd_8ns_16s_26s_26_4_1_U68_n_19,
      P(8) => mac_muladd_8ns_16s_26s_26_4_1_U68_n_20,
      P(7) => mac_muladd_8ns_16s_26s_26_4_1_U68_n_21,
      P(6) => mac_muladd_8ns_16s_26s_26_4_1_U68_n_22,
      P(5) => mac_muladd_8ns_16s_26s_26_4_1_U68_n_23,
      P(4) => mac_muladd_8ns_16s_26s_26_4_1_U68_n_24,
      P(3) => mac_muladd_8ns_16s_26s_26_4_1_U68_n_25,
      P(2) => mac_muladd_8ns_16s_26s_26_4_1_U68_n_26,
      P(1) => mac_muladd_8ns_16s_26s_26_4_1_U68_n_27,
      P(0) => mac_muladd_8ns_16s_26s_26_4_1_U68_n_28,
      PCOUT(47) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_3,
      PCOUT(46) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_4,
      PCOUT(45) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_5,
      PCOUT(44) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_6,
      PCOUT(43) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_7,
      PCOUT(42) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_8,
      PCOUT(41) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_9,
      PCOUT(40) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_10,
      PCOUT(39) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_11,
      PCOUT(38) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_12,
      PCOUT(37) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_13,
      PCOUT(36) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_14,
      PCOUT(35) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_15,
      PCOUT(34) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_16,
      PCOUT(33) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_17,
      PCOUT(32) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_18,
      PCOUT(31) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_19,
      PCOUT(30) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_20,
      PCOUT(29) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_21,
      PCOUT(28) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_22,
      PCOUT(27) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_23,
      PCOUT(26) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_24,
      PCOUT(25) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_25,
      PCOUT(24) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_26,
      PCOUT(23) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_27,
      PCOUT(22) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_28,
      PCOUT(21) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_29,
      PCOUT(20) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_30,
      PCOUT(19) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_31,
      PCOUT(18) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_32,
      PCOUT(17) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_33,
      PCOUT(16) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_34,
      PCOUT(15) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_35,
      PCOUT(14) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_36,
      PCOUT(13) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_37,
      PCOUT(12) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_38,
      PCOUT(11) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_39,
      PCOUT(10) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_40,
      PCOUT(9) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_41,
      PCOUT(8) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_42,
      PCOUT(7) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_43,
      PCOUT(6) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_44,
      PCOUT(5) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_45,
      PCOUT(4) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_46,
      PCOUT(3) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_47,
      PCOUT(2) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_48,
      PCOUT(1) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_49,
      PCOUT(0) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_50,
      Q(7 downto 0) => PixArray_val_V_4_4_0_i_reg_820_pp1_iter4_reg(7 downto 0),
      ap_clk => ap_clk,
      p_27_in => p_27_in,
      q00(15) => FiltCoeff_4_U_n_3,
      q00(14) => FiltCoeff_4_U_n_4,
      q00(13) => FiltCoeff_4_U_n_5,
      q00(12) => FiltCoeff_4_U_n_6,
      q00(11) => FiltCoeff_4_U_n_7,
      q00(10) => FiltCoeff_4_U_n_8,
      q00(9) => FiltCoeff_4_U_n_9,
      q00(8) => FiltCoeff_4_U_n_10,
      q00(7) => FiltCoeff_4_U_n_11,
      q00(6) => FiltCoeff_4_U_n_12,
      q00(5) => FiltCoeff_4_U_n_13,
      q00(4) => FiltCoeff_4_U_n_14,
      q00(3) => FiltCoeff_4_U_n_15,
      q00(2) => FiltCoeff_4_U_n_16,
      q00(1) => FiltCoeff_4_U_n_17,
      q00(0) => FiltCoeff_4_U_n_18
    );
mac_muladd_8ns_16s_26s_27_4_1_U75: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_26s_27_4_1_45
     port map (
      CEA1 => ap_block_pp1_stage0_subdone,
      CEB1 => FiltCoeff_4_ce0,
      DSP_A_B_DATA_INST => LineBuf_val_V_0_U_n_51,
      P(25) => mac_muladd_8ns_16s_26s_26_4_1_U69_n_3,
      P(24) => mac_muladd_8ns_16s_26s_26_4_1_U69_n_4,
      P(23) => mac_muladd_8ns_16s_26s_26_4_1_U69_n_5,
      P(22) => mac_muladd_8ns_16s_26s_26_4_1_U69_n_6,
      P(21) => mac_muladd_8ns_16s_26s_26_4_1_U69_n_7,
      P(20) => mac_muladd_8ns_16s_26s_26_4_1_U69_n_8,
      P(19) => mac_muladd_8ns_16s_26s_26_4_1_U69_n_9,
      P(18) => mac_muladd_8ns_16s_26s_26_4_1_U69_n_10,
      P(17) => mac_muladd_8ns_16s_26s_26_4_1_U69_n_11,
      P(16) => mac_muladd_8ns_16s_26s_26_4_1_U69_n_12,
      P(15) => mac_muladd_8ns_16s_26s_26_4_1_U69_n_13,
      P(14) => mac_muladd_8ns_16s_26s_26_4_1_U69_n_14,
      P(13) => mac_muladd_8ns_16s_26s_26_4_1_U69_n_15,
      P(12) => mac_muladd_8ns_16s_26s_26_4_1_U69_n_16,
      P(11) => mac_muladd_8ns_16s_26s_26_4_1_U69_n_17,
      P(10) => mac_muladd_8ns_16s_26s_26_4_1_U69_n_18,
      P(9) => mac_muladd_8ns_16s_26s_26_4_1_U69_n_19,
      P(8) => mac_muladd_8ns_16s_26s_26_4_1_U69_n_20,
      P(7) => mac_muladd_8ns_16s_26s_26_4_1_U69_n_21,
      P(6) => mac_muladd_8ns_16s_26s_26_4_1_U69_n_22,
      P(5) => mac_muladd_8ns_16s_26s_26_4_1_U69_n_23,
      P(4) => mac_muladd_8ns_16s_26s_26_4_1_U69_n_24,
      P(3) => mac_muladd_8ns_16s_26s_26_4_1_U69_n_25,
      P(2) => mac_muladd_8ns_16s_26s_26_4_1_U69_n_26,
      P(1) => mac_muladd_8ns_16s_26s_26_4_1_U69_n_27,
      P(0) => mac_muladd_8ns_16s_26s_26_4_1_U69_n_28,
      PCOUT(47) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_3,
      PCOUT(46) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_4,
      PCOUT(45) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_5,
      PCOUT(44) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_6,
      PCOUT(43) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_7,
      PCOUT(42) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_8,
      PCOUT(41) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_9,
      PCOUT(40) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_10,
      PCOUT(39) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_11,
      PCOUT(38) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_12,
      PCOUT(37) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_13,
      PCOUT(36) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_14,
      PCOUT(35) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_15,
      PCOUT(34) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_16,
      PCOUT(33) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_17,
      PCOUT(32) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_18,
      PCOUT(31) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_19,
      PCOUT(30) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_20,
      PCOUT(29) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_21,
      PCOUT(28) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_22,
      PCOUT(27) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_23,
      PCOUT(26) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_24,
      PCOUT(25) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_25,
      PCOUT(24) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_26,
      PCOUT(23) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_27,
      PCOUT(22) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_28,
      PCOUT(21) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_29,
      PCOUT(20) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_30,
      PCOUT(19) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_31,
      PCOUT(18) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_32,
      PCOUT(17) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_33,
      PCOUT(16) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_34,
      PCOUT(15) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_35,
      PCOUT(14) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_36,
      PCOUT(13) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_37,
      PCOUT(12) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_38,
      PCOUT(11) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_39,
      PCOUT(10) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_40,
      PCOUT(9) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_41,
      PCOUT(8) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_42,
      PCOUT(7) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_43,
      PCOUT(6) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_44,
      PCOUT(5) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_45,
      PCOUT(4) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_46,
      PCOUT(3) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_47,
      PCOUT(2) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_48,
      PCOUT(1) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_49,
      PCOUT(0) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_50,
      Q(7 downto 0) => PixArray_val_V_4_5_0_i_reg_810_pp1_iter4_reg(7 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp1_iter5 => ap_enable_reg_pp1_iter5,
      p_27_in => p_27_in,
      q00(15) => FiltCoeff_4_U_n_3,
      q00(14) => FiltCoeff_4_U_n_4,
      q00(13) => FiltCoeff_4_U_n_5,
      q00(12) => FiltCoeff_4_U_n_6,
      q00(11) => FiltCoeff_4_U_n_7,
      q00(10) => FiltCoeff_4_U_n_8,
      q00(9) => FiltCoeff_4_U_n_9,
      q00(8) => FiltCoeff_4_U_n_10,
      q00(7) => FiltCoeff_4_U_n_11,
      q00(6) => FiltCoeff_4_U_n_12,
      q00(5) => FiltCoeff_4_U_n_13,
      q00(4) => FiltCoeff_4_U_n_14,
      q00(3) => FiltCoeff_4_U_n_15,
      q00(2) => FiltCoeff_4_U_n_16,
      q00(1) => FiltCoeff_4_U_n_17,
      q00(0) => FiltCoeff_4_U_n_18
    );
mac_muladd_8ns_16s_27s_27_4_1_U76: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1
     port map (
      CEA1 => ap_block_pp1_stage0_subdone,
      CEB1 => FiltCoeff_5_ce0,
      D(7 downto 0) => select_ln301_fu_2347_p3(7 downto 0),
      PCOUT(47) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_3,
      PCOUT(46) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_4,
      PCOUT(45) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_5,
      PCOUT(44) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_6,
      PCOUT(43) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_7,
      PCOUT(42) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_8,
      PCOUT(41) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_9,
      PCOUT(40) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_10,
      PCOUT(39) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_11,
      PCOUT(38) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_12,
      PCOUT(37) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_13,
      PCOUT(36) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_14,
      PCOUT(35) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_15,
      PCOUT(34) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_16,
      PCOUT(33) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_17,
      PCOUT(32) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_18,
      PCOUT(31) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_19,
      PCOUT(30) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_20,
      PCOUT(29) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_21,
      PCOUT(28) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_22,
      PCOUT(27) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_23,
      PCOUT(26) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_24,
      PCOUT(25) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_25,
      PCOUT(24) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_26,
      PCOUT(23) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_27,
      PCOUT(22) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_28,
      PCOUT(21) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_29,
      PCOUT(20) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_30,
      PCOUT(19) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_31,
      PCOUT(18) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_32,
      PCOUT(17) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_33,
      PCOUT(16) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_34,
      PCOUT(15) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_35,
      PCOUT(14) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_36,
      PCOUT(13) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_37,
      PCOUT(12) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_38,
      PCOUT(11) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_39,
      PCOUT(10) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_40,
      PCOUT(9) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_41,
      PCOUT(8) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_42,
      PCOUT(7) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_43,
      PCOUT(6) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_44,
      PCOUT(5) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_45,
      PCOUT(4) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_46,
      PCOUT(3) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_47,
      PCOUT(2) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_48,
      PCOUT(1) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_49,
      PCOUT(0) => mac_muladd_8ns_16s_26s_27_4_1_U70_n_50,
      Q(7 downto 0) => PixArray_val_V_5_0_1_i_reg_799_pp1_iter5_reg(7 downto 0),
      ap_clk => ap_clk,
      p_27_in => p_27_in,
      q00(15) => FiltCoeff_5_U_n_3,
      q00(14) => FiltCoeff_5_U_n_4,
      q00(13) => FiltCoeff_5_U_n_5,
      q00(12) => FiltCoeff_5_U_n_6,
      q00(11) => FiltCoeff_5_U_n_7,
      q00(10) => FiltCoeff_5_U_n_8,
      q00(9) => FiltCoeff_5_U_n_9,
      q00(8) => FiltCoeff_5_U_n_10,
      q00(7) => FiltCoeff_5_U_n_11,
      q00(6) => FiltCoeff_5_U_n_12,
      q00(5) => FiltCoeff_5_U_n_13,
      q00(4) => FiltCoeff_5_U_n_14,
      q00(3) => FiltCoeff_5_U_n_15,
      q00(2) => FiltCoeff_5_U_n_16,
      q00(1) => FiltCoeff_5_U_n_17,
      q00(0) => FiltCoeff_5_U_n_18
    );
mac_muladd_8ns_16s_27s_27_4_1_U77: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_46
     port map (
      CEA1 => ap_block_pp1_stage0_subdone,
      CEB1 => FiltCoeff_5_ce0,
      D(7 downto 0) => select_ln301_1_fu_2406_p3(7 downto 0),
      PCOUT(47) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_3,
      PCOUT(46) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_4,
      PCOUT(45) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_5,
      PCOUT(44) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_6,
      PCOUT(43) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_7,
      PCOUT(42) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_8,
      PCOUT(41) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_9,
      PCOUT(40) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_10,
      PCOUT(39) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_11,
      PCOUT(38) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_12,
      PCOUT(37) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_13,
      PCOUT(36) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_14,
      PCOUT(35) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_15,
      PCOUT(34) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_16,
      PCOUT(33) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_17,
      PCOUT(32) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_18,
      PCOUT(31) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_19,
      PCOUT(30) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_20,
      PCOUT(29) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_21,
      PCOUT(28) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_22,
      PCOUT(27) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_23,
      PCOUT(26) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_24,
      PCOUT(25) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_25,
      PCOUT(24) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_26,
      PCOUT(23) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_27,
      PCOUT(22) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_28,
      PCOUT(21) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_29,
      PCOUT(20) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_30,
      PCOUT(19) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_31,
      PCOUT(18) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_32,
      PCOUT(17) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_33,
      PCOUT(16) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_34,
      PCOUT(15) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_35,
      PCOUT(14) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_36,
      PCOUT(13) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_37,
      PCOUT(12) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_38,
      PCOUT(11) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_39,
      PCOUT(10) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_40,
      PCOUT(9) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_41,
      PCOUT(8) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_42,
      PCOUT(7) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_43,
      PCOUT(6) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_44,
      PCOUT(5) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_45,
      PCOUT(4) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_46,
      PCOUT(3) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_47,
      PCOUT(2) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_48,
      PCOUT(1) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_49,
      PCOUT(0) => mac_muladd_8ns_16s_26s_27_4_1_U71_n_50,
      Q(7 downto 0) => PixArray_val_V_5_1_1_i_reg_788_pp1_iter5_reg(7 downto 0),
      ap_clk => ap_clk,
      p_27_in => p_27_in,
      q00(15) => FiltCoeff_5_U_n_3,
      q00(14) => FiltCoeff_5_U_n_4,
      q00(13) => FiltCoeff_5_U_n_5,
      q00(12) => FiltCoeff_5_U_n_6,
      q00(11) => FiltCoeff_5_U_n_7,
      q00(10) => FiltCoeff_5_U_n_8,
      q00(9) => FiltCoeff_5_U_n_9,
      q00(8) => FiltCoeff_5_U_n_10,
      q00(7) => FiltCoeff_5_U_n_11,
      q00(6) => FiltCoeff_5_U_n_12,
      q00(5) => FiltCoeff_5_U_n_13,
      q00(4) => FiltCoeff_5_U_n_14,
      q00(3) => FiltCoeff_5_U_n_15,
      q00(2) => FiltCoeff_5_U_n_16,
      q00(1) => FiltCoeff_5_U_n_17,
      q00(0) => FiltCoeff_5_U_n_18
    );
mac_muladd_8ns_16s_27s_27_4_1_U78: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_47
     port map (
      CEA1 => ap_block_pp1_stage0_subdone,
      CEB1 => FiltCoeff_5_ce0,
      D(7 downto 0) => select_ln301_2_fu_2465_p3(7 downto 0),
      PCOUT(47) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_3,
      PCOUT(46) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_4,
      PCOUT(45) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_5,
      PCOUT(44) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_6,
      PCOUT(43) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_7,
      PCOUT(42) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_8,
      PCOUT(41) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_9,
      PCOUT(40) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_10,
      PCOUT(39) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_11,
      PCOUT(38) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_12,
      PCOUT(37) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_13,
      PCOUT(36) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_14,
      PCOUT(35) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_15,
      PCOUT(34) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_16,
      PCOUT(33) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_17,
      PCOUT(32) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_18,
      PCOUT(31) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_19,
      PCOUT(30) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_20,
      PCOUT(29) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_21,
      PCOUT(28) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_22,
      PCOUT(27) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_23,
      PCOUT(26) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_24,
      PCOUT(25) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_25,
      PCOUT(24) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_26,
      PCOUT(23) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_27,
      PCOUT(22) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_28,
      PCOUT(21) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_29,
      PCOUT(20) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_30,
      PCOUT(19) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_31,
      PCOUT(18) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_32,
      PCOUT(17) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_33,
      PCOUT(16) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_34,
      PCOUT(15) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_35,
      PCOUT(14) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_36,
      PCOUT(13) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_37,
      PCOUT(12) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_38,
      PCOUT(11) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_39,
      PCOUT(10) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_40,
      PCOUT(9) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_41,
      PCOUT(8) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_42,
      PCOUT(7) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_43,
      PCOUT(6) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_44,
      PCOUT(5) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_45,
      PCOUT(4) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_46,
      PCOUT(3) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_47,
      PCOUT(2) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_48,
      PCOUT(1) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_49,
      PCOUT(0) => mac_muladd_8ns_16s_26s_27_4_1_U72_n_50,
      Q(7 downto 0) => PixArray_val_V_5_2_1_i_reg_777_pp1_iter5_reg(7 downto 0),
      ap_clk => ap_clk,
      p_27_in => p_27_in,
      q00(15) => FiltCoeff_5_U_n_3,
      q00(14) => FiltCoeff_5_U_n_4,
      q00(13) => FiltCoeff_5_U_n_5,
      q00(12) => FiltCoeff_5_U_n_6,
      q00(11) => FiltCoeff_5_U_n_7,
      q00(10) => FiltCoeff_5_U_n_8,
      q00(9) => FiltCoeff_5_U_n_9,
      q00(8) => FiltCoeff_5_U_n_10,
      q00(7) => FiltCoeff_5_U_n_11,
      q00(6) => FiltCoeff_5_U_n_12,
      q00(5) => FiltCoeff_5_U_n_13,
      q00(4) => FiltCoeff_5_U_n_14,
      q00(3) => FiltCoeff_5_U_n_15,
      q00(2) => FiltCoeff_5_U_n_16,
      q00(1) => FiltCoeff_5_U_n_17,
      q00(0) => FiltCoeff_5_U_n_18
    );
mac_muladd_8ns_16s_27s_27_4_1_U79: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_48
     port map (
      CEA1 => ap_block_pp1_stage0_subdone,
      CEB1 => FiltCoeff_5_ce0,
      D(7 downto 0) => select_ln301_3_fu_2524_p3(7 downto 0),
      PCOUT(47) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_3,
      PCOUT(46) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_4,
      PCOUT(45) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_5,
      PCOUT(44) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_6,
      PCOUT(43) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_7,
      PCOUT(42) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_8,
      PCOUT(41) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_9,
      PCOUT(40) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_10,
      PCOUT(39) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_11,
      PCOUT(38) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_12,
      PCOUT(37) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_13,
      PCOUT(36) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_14,
      PCOUT(35) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_15,
      PCOUT(34) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_16,
      PCOUT(33) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_17,
      PCOUT(32) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_18,
      PCOUT(31) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_19,
      PCOUT(30) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_20,
      PCOUT(29) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_21,
      PCOUT(28) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_22,
      PCOUT(27) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_23,
      PCOUT(26) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_24,
      PCOUT(25) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_25,
      PCOUT(24) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_26,
      PCOUT(23) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_27,
      PCOUT(22) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_28,
      PCOUT(21) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_29,
      PCOUT(20) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_30,
      PCOUT(19) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_31,
      PCOUT(18) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_32,
      PCOUT(17) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_33,
      PCOUT(16) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_34,
      PCOUT(15) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_35,
      PCOUT(14) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_36,
      PCOUT(13) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_37,
      PCOUT(12) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_38,
      PCOUT(11) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_39,
      PCOUT(10) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_40,
      PCOUT(9) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_41,
      PCOUT(8) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_42,
      PCOUT(7) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_43,
      PCOUT(6) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_44,
      PCOUT(5) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_45,
      PCOUT(4) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_46,
      PCOUT(3) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_47,
      PCOUT(2) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_48,
      PCOUT(1) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_49,
      PCOUT(0) => mac_muladd_8ns_16s_26s_27_4_1_U73_n_50,
      Q(7 downto 0) => PixArray_val_V_5_3_1_i_reg_766_pp1_iter5_reg(7 downto 0),
      ap_clk => ap_clk,
      p_27_in => p_27_in,
      q00(15) => FiltCoeff_5_U_n_3,
      q00(14) => FiltCoeff_5_U_n_4,
      q00(13) => FiltCoeff_5_U_n_5,
      q00(12) => FiltCoeff_5_U_n_6,
      q00(11) => FiltCoeff_5_U_n_7,
      q00(10) => FiltCoeff_5_U_n_8,
      q00(9) => FiltCoeff_5_U_n_9,
      q00(8) => FiltCoeff_5_U_n_10,
      q00(7) => FiltCoeff_5_U_n_11,
      q00(6) => FiltCoeff_5_U_n_12,
      q00(5) => FiltCoeff_5_U_n_13,
      q00(4) => FiltCoeff_5_U_n_14,
      q00(3) => FiltCoeff_5_U_n_15,
      q00(2) => FiltCoeff_5_U_n_16,
      q00(1) => FiltCoeff_5_U_n_17,
      q00(0) => FiltCoeff_5_U_n_18
    );
mac_muladd_8ns_16s_27s_27_4_1_U80: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_49
     port map (
      CEA1 => ap_block_pp1_stage0_subdone,
      CEB1 => FiltCoeff_5_ce0,
      D(7 downto 0) => select_ln301_4_fu_2583_p3(7 downto 0),
      PCOUT(47) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_3,
      PCOUT(46) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_4,
      PCOUT(45) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_5,
      PCOUT(44) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_6,
      PCOUT(43) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_7,
      PCOUT(42) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_8,
      PCOUT(41) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_9,
      PCOUT(40) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_10,
      PCOUT(39) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_11,
      PCOUT(38) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_12,
      PCOUT(37) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_13,
      PCOUT(36) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_14,
      PCOUT(35) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_15,
      PCOUT(34) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_16,
      PCOUT(33) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_17,
      PCOUT(32) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_18,
      PCOUT(31) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_19,
      PCOUT(30) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_20,
      PCOUT(29) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_21,
      PCOUT(28) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_22,
      PCOUT(27) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_23,
      PCOUT(26) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_24,
      PCOUT(25) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_25,
      PCOUT(24) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_26,
      PCOUT(23) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_27,
      PCOUT(22) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_28,
      PCOUT(21) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_29,
      PCOUT(20) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_30,
      PCOUT(19) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_31,
      PCOUT(18) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_32,
      PCOUT(17) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_33,
      PCOUT(16) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_34,
      PCOUT(15) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_35,
      PCOUT(14) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_36,
      PCOUT(13) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_37,
      PCOUT(12) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_38,
      PCOUT(11) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_39,
      PCOUT(10) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_40,
      PCOUT(9) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_41,
      PCOUT(8) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_42,
      PCOUT(7) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_43,
      PCOUT(6) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_44,
      PCOUT(5) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_45,
      PCOUT(4) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_46,
      PCOUT(3) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_47,
      PCOUT(2) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_48,
      PCOUT(1) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_49,
      PCOUT(0) => mac_muladd_8ns_16s_26s_27_4_1_U74_n_50,
      Q(7 downto 0) => PixArray_val_V_5_4_1_i_reg_755_pp1_iter5_reg(7 downto 0),
      ap_clk => ap_clk,
      p_27_in => p_27_in,
      q00(15) => FiltCoeff_5_U_n_3,
      q00(14) => FiltCoeff_5_U_n_4,
      q00(13) => FiltCoeff_5_U_n_5,
      q00(12) => FiltCoeff_5_U_n_6,
      q00(11) => FiltCoeff_5_U_n_7,
      q00(10) => FiltCoeff_5_U_n_8,
      q00(9) => FiltCoeff_5_U_n_9,
      q00(8) => FiltCoeff_5_U_n_10,
      q00(7) => FiltCoeff_5_U_n_11,
      q00(6) => FiltCoeff_5_U_n_12,
      q00(5) => FiltCoeff_5_U_n_13,
      q00(4) => FiltCoeff_5_U_n_14,
      q00(3) => FiltCoeff_5_U_n_15,
      q00(2) => FiltCoeff_5_U_n_16,
      q00(1) => FiltCoeff_5_U_n_17,
      q00(0) => FiltCoeff_5_U_n_18
    );
mac_muladd_8ns_16s_27s_27_4_1_U81: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_mac_muladd_8ns_16s_27s_27_4_1_50
     port map (
      CEA1 => ap_block_pp1_stage0_subdone,
      CEB1 => FiltCoeff_5_ce0,
      D(7 downto 0) => select_ln301_5_fu_2642_p3(7 downto 0),
      \LineBuf_val_V_0_addr_reg_3219_pp1_iter1_reg_reg[0]\(0) => ap_CS_fsm_pp1_stage0,
      \LineBuf_val_V_0_addr_reg_3219_pp1_iter1_reg_reg[0]_0\ => LineBuf_val_V_0_U_n_51,
      OutYUV_full_n => OutYUV_full_n,
      OutputWriteEn_reg_3163 => OutputWriteEn_reg_3163,
      PCOUT(47) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_3,
      PCOUT(46) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_4,
      PCOUT(45) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_5,
      PCOUT(44) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_6,
      PCOUT(43) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_7,
      PCOUT(42) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_8,
      PCOUT(41) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_9,
      PCOUT(40) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_10,
      PCOUT(39) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_11,
      PCOUT(38) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_12,
      PCOUT(37) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_13,
      PCOUT(36) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_14,
      PCOUT(35) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_15,
      PCOUT(34) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_16,
      PCOUT(33) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_17,
      PCOUT(32) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_18,
      PCOUT(31) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_19,
      PCOUT(30) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_20,
      PCOUT(29) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_21,
      PCOUT(28) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_22,
      PCOUT(27) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_23,
      PCOUT(26) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_24,
      PCOUT(25) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_25,
      PCOUT(24) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_26,
      PCOUT(23) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_27,
      PCOUT(22) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_28,
      PCOUT(21) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_29,
      PCOUT(20) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_30,
      PCOUT(19) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_31,
      PCOUT(18) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_32,
      PCOUT(17) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_33,
      PCOUT(16) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_34,
      PCOUT(15) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_35,
      PCOUT(14) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_36,
      PCOUT(13) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_37,
      PCOUT(12) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_38,
      PCOUT(11) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_39,
      PCOUT(10) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_40,
      PCOUT(9) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_41,
      PCOUT(8) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_42,
      PCOUT(7) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_43,
      PCOUT(6) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_44,
      PCOUT(5) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_45,
      PCOUT(4) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_46,
      PCOUT(3) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_47,
      PCOUT(2) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_48,
      PCOUT(1) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_49,
      PCOUT(0) => mac_muladd_8ns_16s_26s_27_4_1_U75_n_50,
      \PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg_reg[7]\ => \^cmp81_i_reg_3172_reg[0]_0\,
      \PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg_reg[7]_0\ => ap_enable_reg_pp1_iter1_reg_n_3,
      \PixArray_val_V_4_0_0_i_reg_860_pp1_iter4_reg_reg[7]_1\ => ap_enable_reg_pp1_iter11_reg_n_3,
      Q(7 downto 0) => PixArray_val_V_5_5_1_i_reg_744_pp1_iter5_reg(7 downto 0),
      SrcYUV422_empty_n => SrcYUV422_empty_n,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp1_iter6 => ap_enable_reg_pp1_iter6,
      p_27_in => p_27_in,
      q00(15) => FiltCoeff_5_U_n_3,
      q00(14) => FiltCoeff_5_U_n_4,
      q00(13) => FiltCoeff_5_U_n_5,
      q00(12) => FiltCoeff_5_U_n_6,
      q00(11) => FiltCoeff_5_U_n_7,
      q00(10) => FiltCoeff_5_U_n_8,
      q00(9) => FiltCoeff_5_U_n_9,
      q00(8) => FiltCoeff_5_U_n_10,
      q00(7) => FiltCoeff_5_U_n_11,
      q00(6) => FiltCoeff_5_U_n_12,
      q00(5) => FiltCoeff_5_U_n_13,
      q00(4) => FiltCoeff_5_U_n_14,
      q00(3) => FiltCoeff_5_U_n_15,
      q00(2) => FiltCoeff_5_U_n_16,
      q00(1) => FiltCoeff_5_U_n_17,
      q00(0) => FiltCoeff_5_U_n_18
    );
\offset_1_reg_3093[22]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_fu_1210_p4(6),
      O => \offset_1_reg_3093[22]_i_2_n_3\
    );
\offset_1_reg_3093[22]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_fu_1210_p4(5),
      O => \offset_1_reg_3093[22]_i_3_n_3\
    );
\offset_1_reg_3093[22]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_fu_1210_p4(4),
      O => \offset_1_reg_3093[22]_i_4_n_3\
    );
\offset_1_reg_3093[22]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_fu_1210_p4(3),
      O => \offset_1_reg_3093[22]_i_5_n_3\
    );
\offset_1_reg_3093[22]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_fu_1210_p4(2),
      O => \offset_1_reg_3093[22]_i_6_n_3\
    );
\offset_1_reg_3093[22]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_fu_1210_p4(1),
      O => \offset_1_reg_3093[22]_i_7_n_3\
    );
\offset_1_reg_3093[22]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_fu_1210_p4(0),
      O => \offset_1_reg_3093[22]_i_8_n_3\
    );
\offset_1_reg_3093[30]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_fu_1210_p4(14),
      O => \offset_1_reg_3093[30]_i_2_n_3\
    );
\offset_1_reg_3093[30]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_fu_1210_p4(13),
      O => \offset_1_reg_3093[30]_i_3_n_3\
    );
\offset_1_reg_3093[30]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_fu_1210_p4(12),
      O => \offset_1_reg_3093[30]_i_4_n_3\
    );
\offset_1_reg_3093[30]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_fu_1210_p4(11),
      O => \offset_1_reg_3093[30]_i_5_n_3\
    );
\offset_1_reg_3093[30]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_fu_1210_p4(10),
      O => \offset_1_reg_3093[30]_i_6_n_3\
    );
\offset_1_reg_3093[30]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_fu_1210_p4(9),
      O => \offset_1_reg_3093[30]_i_7_n_3\
    );
\offset_1_reg_3093[30]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_fu_1210_p4(8),
      O => \offset_1_reg_3093[30]_i_8_n_3\
    );
\offset_1_reg_3093[30]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_fu_1210_p4(7),
      O => \offset_1_reg_3093[30]_i_9_n_3\
    );
\offset_1_reg_3093[31]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_fu_1210_p4(15),
      O => \offset_1_reg_3093[31]_i_2_n_3\
    );
\offset_1_reg_3093_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \offset_reg_607_reg_n_3_[0]\,
      Q => offset_1_reg_3093(0),
      R => '0'
    );
\offset_1_reg_3093_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => zext_ln242_fu_1291_p1(0),
      Q => offset_1_reg_3093(10),
      R => '0'
    );
\offset_1_reg_3093_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => zext_ln242_fu_1291_p1(1),
      Q => offset_1_reg_3093(11),
      R => '0'
    );
\offset_1_reg_3093_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => zext_ln242_fu_1291_p1(2),
      Q => offset_1_reg_3093(12),
      R => '0'
    );
\offset_1_reg_3093_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => zext_ln242_fu_1291_p1(3),
      Q => offset_1_reg_3093(13),
      R => '0'
    );
\offset_1_reg_3093_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => zext_ln242_fu_1291_p1(4),
      Q => offset_1_reg_3093(14),
      R => '0'
    );
\offset_1_reg_3093_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => offset_1_fu_1232_p2(15),
      Q => offset_1_reg_3093(15),
      R => '0'
    );
\offset_1_reg_3093_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => offset_1_fu_1232_p2(16),
      Q => offset_1_reg_3093(16),
      R => '0'
    );
\offset_1_reg_3093_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => offset_1_fu_1232_p2(17),
      Q => offset_1_reg_3093(17),
      R => '0'
    );
\offset_1_reg_3093_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => offset_1_fu_1232_p2(18),
      Q => offset_1_reg_3093(18),
      R => '0'
    );
\offset_1_reg_3093_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => offset_1_fu_1232_p2(19),
      Q => offset_1_reg_3093(19),
      R => '0'
    );
\offset_1_reg_3093_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \offset_reg_607_reg_n_3_[1]\,
      Q => offset_1_reg_3093(1),
      R => '0'
    );
\offset_1_reg_3093_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => offset_1_fu_1232_p2(20),
      Q => offset_1_reg_3093(20),
      R => '0'
    );
\offset_1_reg_3093_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => offset_1_fu_1232_p2(21),
      Q => offset_1_reg_3093(21),
      R => '0'
    );
\offset_1_reg_3093_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => offset_1_fu_1232_p2(22),
      Q => offset_1_reg_3093(22),
      R => '0'
    );
\offset_1_reg_3093_reg[22]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \offset_1_reg_3093_reg[22]_i_1_n_3\,
      CO(6) => \offset_1_reg_3093_reg[22]_i_1_n_4\,
      CO(5) => \offset_1_reg_3093_reg[22]_i_1_n_5\,
      CO(4) => \offset_1_reg_3093_reg[22]_i_1_n_6\,
      CO(3) => \offset_1_reg_3093_reg[22]_i_1_n_7\,
      CO(2) => \offset_1_reg_3093_reg[22]_i_1_n_8\,
      CO(1) => \offset_1_reg_3093_reg[22]_i_1_n_9\,
      CO(0) => \offset_1_reg_3093_reg[22]_i_1_n_10\,
      DI(7 downto 1) => tmp_fu_1210_p4(6 downto 0),
      DI(0) => '0',
      O(7 downto 0) => offset_1_fu_1232_p2(22 downto 15),
      S(7) => \offset_1_reg_3093[22]_i_2_n_3\,
      S(6) => \offset_1_reg_3093[22]_i_3_n_3\,
      S(5) => \offset_1_reg_3093[22]_i_4_n_3\,
      S(4) => \offset_1_reg_3093[22]_i_5_n_3\,
      S(3) => \offset_1_reg_3093[22]_i_6_n_3\,
      S(2) => \offset_1_reg_3093[22]_i_7_n_3\,
      S(1) => \offset_1_reg_3093[22]_i_8_n_3\,
      S(0) => zext_ln242_fu_1291_p1(5)
    );
\offset_1_reg_3093_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => offset_1_fu_1232_p2(23),
      Q => offset_1_reg_3093(23),
      R => '0'
    );
\offset_1_reg_3093_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => offset_1_fu_1232_p2(24),
      Q => offset_1_reg_3093(24),
      R => '0'
    );
\offset_1_reg_3093_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => offset_1_fu_1232_p2(25),
      Q => offset_1_reg_3093(25),
      R => '0'
    );
\offset_1_reg_3093_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => offset_1_fu_1232_p2(26),
      Q => offset_1_reg_3093(26),
      R => '0'
    );
\offset_1_reg_3093_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => offset_1_fu_1232_p2(27),
      Q => offset_1_reg_3093(27),
      R => '0'
    );
\offset_1_reg_3093_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => offset_1_fu_1232_p2(28),
      Q => offset_1_reg_3093(28),
      R => '0'
    );
\offset_1_reg_3093_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => offset_1_fu_1232_p2(29),
      Q => offset_1_reg_3093(29),
      R => '0'
    );
\offset_1_reg_3093_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \offset_reg_607_reg_n_3_[2]\,
      Q => offset_1_reg_3093(2),
      R => '0'
    );
\offset_1_reg_3093_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => offset_1_fu_1232_p2(30),
      Q => offset_1_reg_3093(30),
      R => '0'
    );
\offset_1_reg_3093_reg[30]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \offset_1_reg_3093_reg[22]_i_1_n_3\,
      CI_TOP => '0',
      CO(7) => \offset_1_reg_3093_reg[30]_i_1_n_3\,
      CO(6) => \offset_1_reg_3093_reg[30]_i_1_n_4\,
      CO(5) => \offset_1_reg_3093_reg[30]_i_1_n_5\,
      CO(4) => \offset_1_reg_3093_reg[30]_i_1_n_6\,
      CO(3) => \offset_1_reg_3093_reg[30]_i_1_n_7\,
      CO(2) => \offset_1_reg_3093_reg[30]_i_1_n_8\,
      CO(1) => \offset_1_reg_3093_reg[30]_i_1_n_9\,
      CO(0) => \offset_1_reg_3093_reg[30]_i_1_n_10\,
      DI(7 downto 0) => tmp_fu_1210_p4(14 downto 7),
      O(7 downto 0) => offset_1_fu_1232_p2(30 downto 23),
      S(7) => \offset_1_reg_3093[30]_i_2_n_3\,
      S(6) => \offset_1_reg_3093[30]_i_3_n_3\,
      S(5) => \offset_1_reg_3093[30]_i_4_n_3\,
      S(4) => \offset_1_reg_3093[30]_i_5_n_3\,
      S(3) => \offset_1_reg_3093[30]_i_6_n_3\,
      S(2) => \offset_1_reg_3093[30]_i_7_n_3\,
      S(1) => \offset_1_reg_3093[30]_i_8_n_3\,
      S(0) => \offset_1_reg_3093[30]_i_9_n_3\
    );
\offset_1_reg_3093_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => offset_1_fu_1232_p2(31),
      Q => offset_1_reg_3093(31),
      R => '0'
    );
\offset_1_reg_3093_reg[31]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \offset_1_reg_3093_reg[30]_i_1_n_3\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_offset_1_reg_3093_reg[31]_i_1_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_offset_1_reg_3093_reg[31]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => offset_1_fu_1232_p2(31),
      S(7 downto 1) => B"0000000",
      S(0) => \offset_1_reg_3093[31]_i_2_n_3\
    );
\offset_1_reg_3093_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \offset_reg_607_reg_n_3_[3]\,
      Q => offset_1_reg_3093(3),
      R => '0'
    );
\offset_1_reg_3093_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \offset_reg_607_reg_n_3_[4]\,
      Q => offset_1_reg_3093(4),
      R => '0'
    );
\offset_1_reg_3093_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \offset_reg_607_reg_n_3_[5]\,
      Q => offset_1_reg_3093(5),
      R => '0'
    );
\offset_1_reg_3093_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \offset_reg_607_reg_n_3_[6]\,
      Q => offset_1_reg_3093(6),
      R => '0'
    );
\offset_1_reg_3093_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \offset_reg_607_reg_n_3_[7]\,
      Q => offset_1_reg_3093(7),
      R => '0'
    );
\offset_1_reg_3093_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \offset_reg_607_reg_n_3_[8]\,
      Q => offset_1_reg_3093(8),
      R => '0'
    );
\offset_1_reg_3093_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm(5),
      D => \offset_reg_607_reg_n_3_[9]\,
      Q => offset_1_reg_3093(9),
      R => '0'
    );
\offset_4_reg_3148[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDF0D2F022F0D2F0"
    )
        port map (
      I0 => Rate_reg_2999(15),
      I1 => \OutputWriteEn_reg_3163[0]_i_2_n_3\,
      I2 => zext_ln242_fu_1291_p1(5),
      I3 => icmp_ln269_reg_3078,
      I4 => GetNewLine_1_reg_3087,
      I5 => offset_1_reg_3093(15),
      O => \offset_4_reg_3148[15]_i_10_n_3\
    );
\offset_4_reg_3148[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDF0D2F022F0D2F0"
    )
        port map (
      I0 => Rate_reg_2999(14),
      I1 => \OutputWriteEn_reg_3163[0]_i_2_n_3\,
      I2 => zext_ln242_fu_1291_p1(4),
      I3 => icmp_ln269_reg_3078,
      I4 => GetNewLine_1_reg_3087,
      I5 => offset_1_reg_3093(14),
      O => \offset_4_reg_3148[15]_i_11_n_3\
    );
\offset_4_reg_3148[15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDF0D2F022F0D2F0"
    )
        port map (
      I0 => Rate_reg_2999(13),
      I1 => \OutputWriteEn_reg_3163[0]_i_2_n_3\,
      I2 => zext_ln242_fu_1291_p1(3),
      I3 => icmp_ln269_reg_3078,
      I4 => GetNewLine_1_reg_3087,
      I5 => offset_1_reg_3093(13),
      O => \offset_4_reg_3148[15]_i_12_n_3\
    );
\offset_4_reg_3148[15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDF0D2F022F0D2F0"
    )
        port map (
      I0 => Rate_reg_2999(12),
      I1 => \OutputWriteEn_reg_3163[0]_i_2_n_3\,
      I2 => zext_ln242_fu_1291_p1(2),
      I3 => icmp_ln269_reg_3078,
      I4 => GetNewLine_1_reg_3087,
      I5 => offset_1_reg_3093(12),
      O => \offset_4_reg_3148[15]_i_13_n_3\
    );
\offset_4_reg_3148[15]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDF0D2F022F0D2F0"
    )
        port map (
      I0 => Rate_reg_2999(11),
      I1 => \OutputWriteEn_reg_3163[0]_i_2_n_3\,
      I2 => zext_ln242_fu_1291_p1(1),
      I3 => icmp_ln269_reg_3078,
      I4 => GetNewLine_1_reg_3087,
      I5 => offset_1_reg_3093(11),
      O => \offset_4_reg_3148[15]_i_14_n_3\
    );
\offset_4_reg_3148[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDF0D2F022F0D2F0"
    )
        port map (
      I0 => Rate_reg_2999(10),
      I1 => \OutputWriteEn_reg_3163[0]_i_2_n_3\,
      I2 => zext_ln242_fu_1291_p1(0),
      I3 => icmp_ln269_reg_3078,
      I4 => GetNewLine_1_reg_3087,
      I5 => offset_1_reg_3093(10),
      O => \offset_4_reg_3148[15]_i_15_n_3\
    );
\offset_4_reg_3148[15]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDF0D2F022F0D2F0"
    )
        port map (
      I0 => Rate_reg_2999(9),
      I1 => \OutputWriteEn_reg_3163[0]_i_2_n_3\,
      I2 => \offset_reg_607_reg_n_3_[9]\,
      I3 => icmp_ln269_reg_3078,
      I4 => GetNewLine_1_reg_3087,
      I5 => offset_1_reg_3093(9),
      O => \offset_4_reg_3148[15]_i_16_n_3\
    );
\offset_4_reg_3148[15]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDF0D2F022F0D2F0"
    )
        port map (
      I0 => Rate_reg_2999(8),
      I1 => \OutputWriteEn_reg_3163[0]_i_2_n_3\,
      I2 => \offset_reg_607_reg_n_3_[8]\,
      I3 => icmp_ln269_reg_3078,
      I4 => GetNewLine_1_reg_3087,
      I5 => offset_1_reg_3093(8),
      O => \offset_4_reg_3148[15]_i_17_n_3\
    );
\offset_4_reg_3148[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \OutputWriteEn_reg_3163[0]_i_2_n_3\,
      I1 => Rate_reg_2999(15),
      I2 => icmp_ln269_reg_3078,
      O => \offset_4_reg_3148[15]_i_2_n_3\
    );
\offset_4_reg_3148[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \OutputWriteEn_reg_3163[0]_i_2_n_3\,
      I1 => Rate_reg_2999(14),
      I2 => icmp_ln269_reg_3078,
      O => \offset_4_reg_3148[15]_i_3_n_3\
    );
\offset_4_reg_3148[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \OutputWriteEn_reg_3163[0]_i_2_n_3\,
      I1 => Rate_reg_2999(13),
      I2 => icmp_ln269_reg_3078,
      O => \offset_4_reg_3148[15]_i_4_n_3\
    );
\offset_4_reg_3148[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \OutputWriteEn_reg_3163[0]_i_2_n_3\,
      I1 => Rate_reg_2999(12),
      I2 => icmp_ln269_reg_3078,
      O => \offset_4_reg_3148[15]_i_5_n_3\
    );
\offset_4_reg_3148[15]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \OutputWriteEn_reg_3163[0]_i_2_n_3\,
      I1 => Rate_reg_2999(11),
      I2 => icmp_ln269_reg_3078,
      O => \offset_4_reg_3148[15]_i_6_n_3\
    );
\offset_4_reg_3148[15]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \OutputWriteEn_reg_3163[0]_i_2_n_3\,
      I1 => Rate_reg_2999(10),
      I2 => icmp_ln269_reg_3078,
      O => \offset_4_reg_3148[15]_i_7_n_3\
    );
\offset_4_reg_3148[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \OutputWriteEn_reg_3163[0]_i_2_n_3\,
      I1 => Rate_reg_2999(9),
      I2 => icmp_ln269_reg_3078,
      O => \offset_4_reg_3148[15]_i_8_n_3\
    );
\offset_4_reg_3148[15]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \OutputWriteEn_reg_3163[0]_i_2_n_3\,
      I1 => Rate_reg_2999(8),
      I2 => icmp_ln269_reg_3078,
      O => \offset_4_reg_3148[15]_i_9_n_3\
    );
\offset_4_reg_3148[23]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDF0D2F022F0D2F0"
    )
        port map (
      I0 => Rate_reg_2999(23),
      I1 => \OutputWriteEn_reg_3163[0]_i_2_n_3\,
      I2 => tmp_fu_1210_p4(7),
      I3 => icmp_ln269_reg_3078,
      I4 => GetNewLine_1_reg_3087,
      I5 => offset_1_reg_3093(23),
      O => \offset_4_reg_3148[23]_i_10_n_3\
    );
\offset_4_reg_3148[23]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDF0D2F022F0D2F0"
    )
        port map (
      I0 => Rate_reg_2999(22),
      I1 => \OutputWriteEn_reg_3163[0]_i_2_n_3\,
      I2 => tmp_fu_1210_p4(6),
      I3 => icmp_ln269_reg_3078,
      I4 => GetNewLine_1_reg_3087,
      I5 => offset_1_reg_3093(22),
      O => \offset_4_reg_3148[23]_i_11_n_3\
    );
\offset_4_reg_3148[23]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDF0D2F022F0D2F0"
    )
        port map (
      I0 => Rate_reg_2999(21),
      I1 => \OutputWriteEn_reg_3163[0]_i_2_n_3\,
      I2 => tmp_fu_1210_p4(5),
      I3 => icmp_ln269_reg_3078,
      I4 => GetNewLine_1_reg_3087,
      I5 => offset_1_reg_3093(21),
      O => \offset_4_reg_3148[23]_i_12_n_3\
    );
\offset_4_reg_3148[23]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDF0D2F022F0D2F0"
    )
        port map (
      I0 => Rate_reg_2999(20),
      I1 => \OutputWriteEn_reg_3163[0]_i_2_n_3\,
      I2 => tmp_fu_1210_p4(4),
      I3 => icmp_ln269_reg_3078,
      I4 => GetNewLine_1_reg_3087,
      I5 => offset_1_reg_3093(20),
      O => \offset_4_reg_3148[23]_i_13_n_3\
    );
\offset_4_reg_3148[23]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDF0D2F022F0D2F0"
    )
        port map (
      I0 => Rate_reg_2999(19),
      I1 => \OutputWriteEn_reg_3163[0]_i_2_n_3\,
      I2 => tmp_fu_1210_p4(3),
      I3 => icmp_ln269_reg_3078,
      I4 => GetNewLine_1_reg_3087,
      I5 => offset_1_reg_3093(19),
      O => \offset_4_reg_3148[23]_i_14_n_3\
    );
\offset_4_reg_3148[23]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDF0D2F022F0D2F0"
    )
        port map (
      I0 => Rate_reg_2999(18),
      I1 => \OutputWriteEn_reg_3163[0]_i_2_n_3\,
      I2 => tmp_fu_1210_p4(2),
      I3 => icmp_ln269_reg_3078,
      I4 => GetNewLine_1_reg_3087,
      I5 => offset_1_reg_3093(18),
      O => \offset_4_reg_3148[23]_i_15_n_3\
    );
\offset_4_reg_3148[23]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDF0D2F022F0D2F0"
    )
        port map (
      I0 => Rate_reg_2999(17),
      I1 => \OutputWriteEn_reg_3163[0]_i_2_n_3\,
      I2 => tmp_fu_1210_p4(1),
      I3 => icmp_ln269_reg_3078,
      I4 => GetNewLine_1_reg_3087,
      I5 => offset_1_reg_3093(17),
      O => \offset_4_reg_3148[23]_i_16_n_3\
    );
\offset_4_reg_3148[23]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDF0D2F022F0D2F0"
    )
        port map (
      I0 => Rate_reg_2999(16),
      I1 => \OutputWriteEn_reg_3163[0]_i_2_n_3\,
      I2 => tmp_fu_1210_p4(0),
      I3 => icmp_ln269_reg_3078,
      I4 => GetNewLine_1_reg_3087,
      I5 => offset_1_reg_3093(16),
      O => \offset_4_reg_3148[23]_i_17_n_3\
    );
\offset_4_reg_3148[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \OutputWriteEn_reg_3163[0]_i_2_n_3\,
      I1 => Rate_reg_2999(23),
      I2 => icmp_ln269_reg_3078,
      O => \offset_4_reg_3148[23]_i_2_n_3\
    );
\offset_4_reg_3148[23]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \OutputWriteEn_reg_3163[0]_i_2_n_3\,
      I1 => Rate_reg_2999(22),
      I2 => icmp_ln269_reg_3078,
      O => \offset_4_reg_3148[23]_i_3_n_3\
    );
\offset_4_reg_3148[23]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \OutputWriteEn_reg_3163[0]_i_2_n_3\,
      I1 => Rate_reg_2999(21),
      I2 => icmp_ln269_reg_3078,
      O => \offset_4_reg_3148[23]_i_4_n_3\
    );
\offset_4_reg_3148[23]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \OutputWriteEn_reg_3163[0]_i_2_n_3\,
      I1 => Rate_reg_2999(20),
      I2 => icmp_ln269_reg_3078,
      O => \offset_4_reg_3148[23]_i_5_n_3\
    );
\offset_4_reg_3148[23]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \OutputWriteEn_reg_3163[0]_i_2_n_3\,
      I1 => Rate_reg_2999(19),
      I2 => icmp_ln269_reg_3078,
      O => \offset_4_reg_3148[23]_i_6_n_3\
    );
\offset_4_reg_3148[23]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \OutputWriteEn_reg_3163[0]_i_2_n_3\,
      I1 => Rate_reg_2999(18),
      I2 => icmp_ln269_reg_3078,
      O => \offset_4_reg_3148[23]_i_7_n_3\
    );
\offset_4_reg_3148[23]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \OutputWriteEn_reg_3163[0]_i_2_n_3\,
      I1 => Rate_reg_2999(17),
      I2 => icmp_ln269_reg_3078,
      O => \offset_4_reg_3148[23]_i_8_n_3\
    );
\offset_4_reg_3148[23]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \OutputWriteEn_reg_3163[0]_i_2_n_3\,
      I1 => Rate_reg_2999(16),
      I2 => icmp_ln269_reg_3078,
      O => \offset_4_reg_3148[23]_i_9_n_3\
    );
\offset_4_reg_3148[31]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDF0D2F022F0D2F0"
    )
        port map (
      I0 => Rate_reg_2999(30),
      I1 => \OutputWriteEn_reg_3163[0]_i_2_n_3\,
      I2 => tmp_fu_1210_p4(14),
      I3 => icmp_ln269_reg_3078,
      I4 => GetNewLine_1_reg_3087,
      I5 => offset_1_reg_3093(30),
      O => \offset_4_reg_3148[31]_i_10_n_3\
    );
\offset_4_reg_3148[31]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDF0D2F022F0D2F0"
    )
        port map (
      I0 => Rate_reg_2999(29),
      I1 => \OutputWriteEn_reg_3163[0]_i_2_n_3\,
      I2 => tmp_fu_1210_p4(13),
      I3 => icmp_ln269_reg_3078,
      I4 => GetNewLine_1_reg_3087,
      I5 => offset_1_reg_3093(29),
      O => \offset_4_reg_3148[31]_i_11_n_3\
    );
\offset_4_reg_3148[31]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDF0D2F022F0D2F0"
    )
        port map (
      I0 => Rate_reg_2999(28),
      I1 => \OutputWriteEn_reg_3163[0]_i_2_n_3\,
      I2 => tmp_fu_1210_p4(12),
      I3 => icmp_ln269_reg_3078,
      I4 => GetNewLine_1_reg_3087,
      I5 => offset_1_reg_3093(28),
      O => \offset_4_reg_3148[31]_i_12_n_3\
    );
\offset_4_reg_3148[31]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDF0D2F022F0D2F0"
    )
        port map (
      I0 => Rate_reg_2999(27),
      I1 => \OutputWriteEn_reg_3163[0]_i_2_n_3\,
      I2 => tmp_fu_1210_p4(11),
      I3 => icmp_ln269_reg_3078,
      I4 => GetNewLine_1_reg_3087,
      I5 => offset_1_reg_3093(27),
      O => \offset_4_reg_3148[31]_i_13_n_3\
    );
\offset_4_reg_3148[31]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDF0D2F022F0D2F0"
    )
        port map (
      I0 => Rate_reg_2999(26),
      I1 => \OutputWriteEn_reg_3163[0]_i_2_n_3\,
      I2 => tmp_fu_1210_p4(10),
      I3 => icmp_ln269_reg_3078,
      I4 => GetNewLine_1_reg_3087,
      I5 => offset_1_reg_3093(26),
      O => \offset_4_reg_3148[31]_i_14_n_3\
    );
\offset_4_reg_3148[31]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDF0D2F022F0D2F0"
    )
        port map (
      I0 => Rate_reg_2999(25),
      I1 => \OutputWriteEn_reg_3163[0]_i_2_n_3\,
      I2 => tmp_fu_1210_p4(9),
      I3 => icmp_ln269_reg_3078,
      I4 => GetNewLine_1_reg_3087,
      I5 => offset_1_reg_3093(25),
      O => \offset_4_reg_3148[31]_i_15_n_3\
    );
\offset_4_reg_3148[31]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDF0D2F022F0D2F0"
    )
        port map (
      I0 => Rate_reg_2999(24),
      I1 => \OutputWriteEn_reg_3163[0]_i_2_n_3\,
      I2 => tmp_fu_1210_p4(8),
      I3 => icmp_ln269_reg_3078,
      I4 => GetNewLine_1_reg_3087,
      I5 => offset_1_reg_3093(24),
      O => \offset_4_reg_3148[31]_i_16_n_3\
    );
\offset_4_reg_3148[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \OutputWriteEn_reg_3163[0]_i_2_n_3\,
      I1 => Rate_reg_2999(30),
      I2 => icmp_ln269_reg_3078,
      O => \offset_4_reg_3148[31]_i_2_n_3\
    );
\offset_4_reg_3148[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \OutputWriteEn_reg_3163[0]_i_2_n_3\,
      I1 => Rate_reg_2999(29),
      I2 => icmp_ln269_reg_3078,
      O => \offset_4_reg_3148[31]_i_3_n_3\
    );
\offset_4_reg_3148[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \OutputWriteEn_reg_3163[0]_i_2_n_3\,
      I1 => Rate_reg_2999(28),
      I2 => icmp_ln269_reg_3078,
      O => \offset_4_reg_3148[31]_i_4_n_3\
    );
\offset_4_reg_3148[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \OutputWriteEn_reg_3163[0]_i_2_n_3\,
      I1 => Rate_reg_2999(27),
      I2 => icmp_ln269_reg_3078,
      O => \offset_4_reg_3148[31]_i_5_n_3\
    );
\offset_4_reg_3148[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \OutputWriteEn_reg_3163[0]_i_2_n_3\,
      I1 => Rate_reg_2999(26),
      I2 => icmp_ln269_reg_3078,
      O => \offset_4_reg_3148[31]_i_6_n_3\
    );
\offset_4_reg_3148[31]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \OutputWriteEn_reg_3163[0]_i_2_n_3\,
      I1 => Rate_reg_2999(25),
      I2 => icmp_ln269_reg_3078,
      O => \offset_4_reg_3148[31]_i_7_n_3\
    );
\offset_4_reg_3148[31]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \OutputWriteEn_reg_3163[0]_i_2_n_3\,
      I1 => Rate_reg_2999(24),
      I2 => icmp_ln269_reg_3078,
      O => \offset_4_reg_3148[31]_i_8_n_3\
    );
\offset_4_reg_3148[31]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDF0D2F022F0D2F0"
    )
        port map (
      I0 => Rate_reg_2999(31),
      I1 => \OutputWriteEn_reg_3163[0]_i_2_n_3\,
      I2 => tmp_fu_1210_p4(15),
      I3 => icmp_ln269_reg_3078,
      I4 => GetNewLine_1_reg_3087,
      I5 => offset_1_reg_3093(31),
      O => \offset_4_reg_3148[31]_i_9_n_3\
    );
\offset_4_reg_3148[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDF0D2F022F0D2F0"
    )
        port map (
      I0 => Rate_reg_2999(7),
      I1 => \OutputWriteEn_reg_3163[0]_i_2_n_3\,
      I2 => \offset_reg_607_reg_n_3_[7]\,
      I3 => icmp_ln269_reg_3078,
      I4 => GetNewLine_1_reg_3087,
      I5 => offset_1_reg_3093(7),
      O => \offset_4_reg_3148[7]_i_10_n_3\
    );
\offset_4_reg_3148[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDF0D2F022F0D2F0"
    )
        port map (
      I0 => Rate_reg_2999(6),
      I1 => \OutputWriteEn_reg_3163[0]_i_2_n_3\,
      I2 => \offset_reg_607_reg_n_3_[6]\,
      I3 => icmp_ln269_reg_3078,
      I4 => GetNewLine_1_reg_3087,
      I5 => offset_1_reg_3093(6),
      O => \offset_4_reg_3148[7]_i_11_n_3\
    );
\offset_4_reg_3148[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDF0D2F022F0D2F0"
    )
        port map (
      I0 => Rate_reg_2999(5),
      I1 => \OutputWriteEn_reg_3163[0]_i_2_n_3\,
      I2 => \offset_reg_607_reg_n_3_[5]\,
      I3 => icmp_ln269_reg_3078,
      I4 => GetNewLine_1_reg_3087,
      I5 => offset_1_reg_3093(5),
      O => \offset_4_reg_3148[7]_i_12_n_3\
    );
\offset_4_reg_3148[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDF0D2F022F0D2F0"
    )
        port map (
      I0 => Rate_reg_2999(4),
      I1 => \OutputWriteEn_reg_3163[0]_i_2_n_3\,
      I2 => \offset_reg_607_reg_n_3_[4]\,
      I3 => icmp_ln269_reg_3078,
      I4 => GetNewLine_1_reg_3087,
      I5 => offset_1_reg_3093(4),
      O => \offset_4_reg_3148[7]_i_13_n_3\
    );
\offset_4_reg_3148[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDF0D2F022F0D2F0"
    )
        port map (
      I0 => Rate_reg_2999(3),
      I1 => \OutputWriteEn_reg_3163[0]_i_2_n_3\,
      I2 => \offset_reg_607_reg_n_3_[3]\,
      I3 => icmp_ln269_reg_3078,
      I4 => GetNewLine_1_reg_3087,
      I5 => offset_1_reg_3093(3),
      O => \offset_4_reg_3148[7]_i_14_n_3\
    );
\offset_4_reg_3148[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDF0D2F022F0D2F0"
    )
        port map (
      I0 => Rate_reg_2999(2),
      I1 => \OutputWriteEn_reg_3163[0]_i_2_n_3\,
      I2 => \offset_reg_607_reg_n_3_[2]\,
      I3 => icmp_ln269_reg_3078,
      I4 => GetNewLine_1_reg_3087,
      I5 => offset_1_reg_3093(2),
      O => \offset_4_reg_3148[7]_i_15_n_3\
    );
\offset_4_reg_3148[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDF0D2F022F0D2F0"
    )
        port map (
      I0 => Rate_reg_2999(1),
      I1 => \OutputWriteEn_reg_3163[0]_i_2_n_3\,
      I2 => \offset_reg_607_reg_n_3_[1]\,
      I3 => icmp_ln269_reg_3078,
      I4 => GetNewLine_1_reg_3087,
      I5 => offset_1_reg_3093(1),
      O => \offset_4_reg_3148[7]_i_16_n_3\
    );
\offset_4_reg_3148[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDF0D2F022F0D2F0"
    )
        port map (
      I0 => Rate_reg_2999(0),
      I1 => \OutputWriteEn_reg_3163[0]_i_2_n_3\,
      I2 => \offset_reg_607_reg_n_3_[0]\,
      I3 => icmp_ln269_reg_3078,
      I4 => GetNewLine_1_reg_3087,
      I5 => offset_1_reg_3093(0),
      O => \offset_4_reg_3148[7]_i_17_n_3\
    );
\offset_4_reg_3148[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \OutputWriteEn_reg_3163[0]_i_2_n_3\,
      I1 => Rate_reg_2999(7),
      I2 => icmp_ln269_reg_3078,
      O => \offset_4_reg_3148[7]_i_2_n_3\
    );
\offset_4_reg_3148[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \OutputWriteEn_reg_3163[0]_i_2_n_3\,
      I1 => Rate_reg_2999(6),
      I2 => icmp_ln269_reg_3078,
      O => \offset_4_reg_3148[7]_i_3_n_3\
    );
\offset_4_reg_3148[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \OutputWriteEn_reg_3163[0]_i_2_n_3\,
      I1 => Rate_reg_2999(5),
      I2 => icmp_ln269_reg_3078,
      O => \offset_4_reg_3148[7]_i_4_n_3\
    );
\offset_4_reg_3148[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \OutputWriteEn_reg_3163[0]_i_2_n_3\,
      I1 => Rate_reg_2999(4),
      I2 => icmp_ln269_reg_3078,
      O => \offset_4_reg_3148[7]_i_5_n_3\
    );
\offset_4_reg_3148[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \OutputWriteEn_reg_3163[0]_i_2_n_3\,
      I1 => Rate_reg_2999(3),
      I2 => icmp_ln269_reg_3078,
      O => \offset_4_reg_3148[7]_i_6_n_3\
    );
\offset_4_reg_3148[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \OutputWriteEn_reg_3163[0]_i_2_n_3\,
      I1 => Rate_reg_2999(2),
      I2 => icmp_ln269_reg_3078,
      O => \offset_4_reg_3148[7]_i_7_n_3\
    );
\offset_4_reg_3148[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \OutputWriteEn_reg_3163[0]_i_2_n_3\,
      I1 => Rate_reg_2999(1),
      I2 => icmp_ln269_reg_3078,
      O => \offset_4_reg_3148[7]_i_8_n_3\
    );
\offset_4_reg_3148[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \OutputWriteEn_reg_3163[0]_i_2_n_3\,
      I1 => Rate_reg_2999(0),
      I2 => icmp_ln269_reg_3078,
      O => \offset_4_reg_3148[7]_i_9_n_3\
    );
\offset_4_reg_3148_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \offset_4_reg_3148_reg[7]_i_1_n_18\,
      Q => offset_4_reg_3148(0),
      R => '0'
    );
\offset_4_reg_3148_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \offset_4_reg_3148_reg[15]_i_1_n_16\,
      Q => offset_4_reg_3148(10),
      R => '0'
    );
\offset_4_reg_3148_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \offset_4_reg_3148_reg[15]_i_1_n_15\,
      Q => offset_4_reg_3148(11),
      R => '0'
    );
\offset_4_reg_3148_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \offset_4_reg_3148_reg[15]_i_1_n_14\,
      Q => offset_4_reg_3148(12),
      R => '0'
    );
\offset_4_reg_3148_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \offset_4_reg_3148_reg[15]_i_1_n_13\,
      Q => offset_4_reg_3148(13),
      R => '0'
    );
\offset_4_reg_3148_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \offset_4_reg_3148_reg[15]_i_1_n_12\,
      Q => offset_4_reg_3148(14),
      R => '0'
    );
\offset_4_reg_3148_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \offset_4_reg_3148_reg[15]_i_1_n_11\,
      Q => offset_4_reg_3148(15),
      R => '0'
    );
\offset_4_reg_3148_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \offset_4_reg_3148_reg[7]_i_1_n_3\,
      CI_TOP => '0',
      CO(7) => \offset_4_reg_3148_reg[15]_i_1_n_3\,
      CO(6) => \offset_4_reg_3148_reg[15]_i_1_n_4\,
      CO(5) => \offset_4_reg_3148_reg[15]_i_1_n_5\,
      CO(4) => \offset_4_reg_3148_reg[15]_i_1_n_6\,
      CO(3) => \offset_4_reg_3148_reg[15]_i_1_n_7\,
      CO(2) => \offset_4_reg_3148_reg[15]_i_1_n_8\,
      CO(1) => \offset_4_reg_3148_reg[15]_i_1_n_9\,
      CO(0) => \offset_4_reg_3148_reg[15]_i_1_n_10\,
      DI(7) => \offset_4_reg_3148[15]_i_2_n_3\,
      DI(6) => \offset_4_reg_3148[15]_i_3_n_3\,
      DI(5) => \offset_4_reg_3148[15]_i_4_n_3\,
      DI(4) => \offset_4_reg_3148[15]_i_5_n_3\,
      DI(3) => \offset_4_reg_3148[15]_i_6_n_3\,
      DI(2) => \offset_4_reg_3148[15]_i_7_n_3\,
      DI(1) => \offset_4_reg_3148[15]_i_8_n_3\,
      DI(0) => \offset_4_reg_3148[15]_i_9_n_3\,
      O(7) => \offset_4_reg_3148_reg[15]_i_1_n_11\,
      O(6) => \offset_4_reg_3148_reg[15]_i_1_n_12\,
      O(5) => \offset_4_reg_3148_reg[15]_i_1_n_13\,
      O(4) => \offset_4_reg_3148_reg[15]_i_1_n_14\,
      O(3) => \offset_4_reg_3148_reg[15]_i_1_n_15\,
      O(2) => \offset_4_reg_3148_reg[15]_i_1_n_16\,
      O(1) => \offset_4_reg_3148_reg[15]_i_1_n_17\,
      O(0) => \offset_4_reg_3148_reg[15]_i_1_n_18\,
      S(7) => \offset_4_reg_3148[15]_i_10_n_3\,
      S(6) => \offset_4_reg_3148[15]_i_11_n_3\,
      S(5) => \offset_4_reg_3148[15]_i_12_n_3\,
      S(4) => \offset_4_reg_3148[15]_i_13_n_3\,
      S(3) => \offset_4_reg_3148[15]_i_14_n_3\,
      S(2) => \offset_4_reg_3148[15]_i_15_n_3\,
      S(1) => \offset_4_reg_3148[15]_i_16_n_3\,
      S(0) => \offset_4_reg_3148[15]_i_17_n_3\
    );
\offset_4_reg_3148_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \offset_4_reg_3148_reg[23]_i_1_n_18\,
      Q => offset_4_reg_3148(16),
      R => '0'
    );
\offset_4_reg_3148_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \offset_4_reg_3148_reg[23]_i_1_n_17\,
      Q => offset_4_reg_3148(17),
      R => '0'
    );
\offset_4_reg_3148_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \offset_4_reg_3148_reg[23]_i_1_n_16\,
      Q => offset_4_reg_3148(18),
      R => '0'
    );
\offset_4_reg_3148_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \offset_4_reg_3148_reg[23]_i_1_n_15\,
      Q => offset_4_reg_3148(19),
      R => '0'
    );
\offset_4_reg_3148_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \offset_4_reg_3148_reg[7]_i_1_n_17\,
      Q => offset_4_reg_3148(1),
      R => '0'
    );
\offset_4_reg_3148_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \offset_4_reg_3148_reg[23]_i_1_n_14\,
      Q => offset_4_reg_3148(20),
      R => '0'
    );
\offset_4_reg_3148_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \offset_4_reg_3148_reg[23]_i_1_n_13\,
      Q => offset_4_reg_3148(21),
      R => '0'
    );
\offset_4_reg_3148_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \offset_4_reg_3148_reg[23]_i_1_n_12\,
      Q => offset_4_reg_3148(22),
      R => '0'
    );
\offset_4_reg_3148_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \offset_4_reg_3148_reg[23]_i_1_n_11\,
      Q => offset_4_reg_3148(23),
      R => '0'
    );
\offset_4_reg_3148_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \offset_4_reg_3148_reg[15]_i_1_n_3\,
      CI_TOP => '0',
      CO(7) => \offset_4_reg_3148_reg[23]_i_1_n_3\,
      CO(6) => \offset_4_reg_3148_reg[23]_i_1_n_4\,
      CO(5) => \offset_4_reg_3148_reg[23]_i_1_n_5\,
      CO(4) => \offset_4_reg_3148_reg[23]_i_1_n_6\,
      CO(3) => \offset_4_reg_3148_reg[23]_i_1_n_7\,
      CO(2) => \offset_4_reg_3148_reg[23]_i_1_n_8\,
      CO(1) => \offset_4_reg_3148_reg[23]_i_1_n_9\,
      CO(0) => \offset_4_reg_3148_reg[23]_i_1_n_10\,
      DI(7) => \offset_4_reg_3148[23]_i_2_n_3\,
      DI(6) => \offset_4_reg_3148[23]_i_3_n_3\,
      DI(5) => \offset_4_reg_3148[23]_i_4_n_3\,
      DI(4) => \offset_4_reg_3148[23]_i_5_n_3\,
      DI(3) => \offset_4_reg_3148[23]_i_6_n_3\,
      DI(2) => \offset_4_reg_3148[23]_i_7_n_3\,
      DI(1) => \offset_4_reg_3148[23]_i_8_n_3\,
      DI(0) => \offset_4_reg_3148[23]_i_9_n_3\,
      O(7) => \offset_4_reg_3148_reg[23]_i_1_n_11\,
      O(6) => \offset_4_reg_3148_reg[23]_i_1_n_12\,
      O(5) => \offset_4_reg_3148_reg[23]_i_1_n_13\,
      O(4) => \offset_4_reg_3148_reg[23]_i_1_n_14\,
      O(3) => \offset_4_reg_3148_reg[23]_i_1_n_15\,
      O(2) => \offset_4_reg_3148_reg[23]_i_1_n_16\,
      O(1) => \offset_4_reg_3148_reg[23]_i_1_n_17\,
      O(0) => \offset_4_reg_3148_reg[23]_i_1_n_18\,
      S(7) => \offset_4_reg_3148[23]_i_10_n_3\,
      S(6) => \offset_4_reg_3148[23]_i_11_n_3\,
      S(5) => \offset_4_reg_3148[23]_i_12_n_3\,
      S(4) => \offset_4_reg_3148[23]_i_13_n_3\,
      S(3) => \offset_4_reg_3148[23]_i_14_n_3\,
      S(2) => \offset_4_reg_3148[23]_i_15_n_3\,
      S(1) => \offset_4_reg_3148[23]_i_16_n_3\,
      S(0) => \offset_4_reg_3148[23]_i_17_n_3\
    );
\offset_4_reg_3148_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \offset_4_reg_3148_reg[31]_i_1_n_18\,
      Q => offset_4_reg_3148(24),
      R => '0'
    );
\offset_4_reg_3148_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \offset_4_reg_3148_reg[31]_i_1_n_17\,
      Q => offset_4_reg_3148(25),
      R => '0'
    );
\offset_4_reg_3148_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \offset_4_reg_3148_reg[31]_i_1_n_16\,
      Q => offset_4_reg_3148(26),
      R => '0'
    );
\offset_4_reg_3148_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \offset_4_reg_3148_reg[31]_i_1_n_15\,
      Q => offset_4_reg_3148(27),
      R => '0'
    );
\offset_4_reg_3148_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \offset_4_reg_3148_reg[31]_i_1_n_14\,
      Q => offset_4_reg_3148(28),
      R => '0'
    );
\offset_4_reg_3148_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \offset_4_reg_3148_reg[31]_i_1_n_13\,
      Q => offset_4_reg_3148(29),
      R => '0'
    );
\offset_4_reg_3148_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \offset_4_reg_3148_reg[7]_i_1_n_16\,
      Q => offset_4_reg_3148(2),
      R => '0'
    );
\offset_4_reg_3148_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \offset_4_reg_3148_reg[31]_i_1_n_12\,
      Q => offset_4_reg_3148(30),
      R => '0'
    );
\offset_4_reg_3148_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \offset_4_reg_3148_reg[31]_i_1_n_11\,
      Q => offset_4_reg_3148(31),
      R => '0'
    );
\offset_4_reg_3148_reg[31]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \offset_4_reg_3148_reg[23]_i_1_n_3\,
      CI_TOP => '0',
      CO(7) => \NLW_offset_4_reg_3148_reg[31]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \offset_4_reg_3148_reg[31]_i_1_n_4\,
      CO(5) => \offset_4_reg_3148_reg[31]_i_1_n_5\,
      CO(4) => \offset_4_reg_3148_reg[31]_i_1_n_6\,
      CO(3) => \offset_4_reg_3148_reg[31]_i_1_n_7\,
      CO(2) => \offset_4_reg_3148_reg[31]_i_1_n_8\,
      CO(1) => \offset_4_reg_3148_reg[31]_i_1_n_9\,
      CO(0) => \offset_4_reg_3148_reg[31]_i_1_n_10\,
      DI(7) => '0',
      DI(6) => \offset_4_reg_3148[31]_i_2_n_3\,
      DI(5) => \offset_4_reg_3148[31]_i_3_n_3\,
      DI(4) => \offset_4_reg_3148[31]_i_4_n_3\,
      DI(3) => \offset_4_reg_3148[31]_i_5_n_3\,
      DI(2) => \offset_4_reg_3148[31]_i_6_n_3\,
      DI(1) => \offset_4_reg_3148[31]_i_7_n_3\,
      DI(0) => \offset_4_reg_3148[31]_i_8_n_3\,
      O(7) => \offset_4_reg_3148_reg[31]_i_1_n_11\,
      O(6) => \offset_4_reg_3148_reg[31]_i_1_n_12\,
      O(5) => \offset_4_reg_3148_reg[31]_i_1_n_13\,
      O(4) => \offset_4_reg_3148_reg[31]_i_1_n_14\,
      O(3) => \offset_4_reg_3148_reg[31]_i_1_n_15\,
      O(2) => \offset_4_reg_3148_reg[31]_i_1_n_16\,
      O(1) => \offset_4_reg_3148_reg[31]_i_1_n_17\,
      O(0) => \offset_4_reg_3148_reg[31]_i_1_n_18\,
      S(7) => \offset_4_reg_3148[31]_i_9_n_3\,
      S(6) => \offset_4_reg_3148[31]_i_10_n_3\,
      S(5) => \offset_4_reg_3148[31]_i_11_n_3\,
      S(4) => \offset_4_reg_3148[31]_i_12_n_3\,
      S(3) => \offset_4_reg_3148[31]_i_13_n_3\,
      S(2) => \offset_4_reg_3148[31]_i_14_n_3\,
      S(1) => \offset_4_reg_3148[31]_i_15_n_3\,
      S(0) => \offset_4_reg_3148[31]_i_16_n_3\
    );
\offset_4_reg_3148_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \offset_4_reg_3148_reg[7]_i_1_n_15\,
      Q => offset_4_reg_3148(3),
      R => '0'
    );
\offset_4_reg_3148_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \offset_4_reg_3148_reg[7]_i_1_n_14\,
      Q => offset_4_reg_3148(4),
      R => '0'
    );
\offset_4_reg_3148_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \offset_4_reg_3148_reg[7]_i_1_n_13\,
      Q => offset_4_reg_3148(5),
      R => '0'
    );
\offset_4_reg_3148_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \offset_4_reg_3148_reg[7]_i_1_n_12\,
      Q => offset_4_reg_3148(6),
      R => '0'
    );
\offset_4_reg_3148_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \offset_4_reg_3148_reg[7]_i_1_n_11\,
      Q => offset_4_reg_3148(7),
      R => '0'
    );
\offset_4_reg_3148_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \offset_4_reg_3148_reg[7]_i_1_n_3\,
      CO(6) => \offset_4_reg_3148_reg[7]_i_1_n_4\,
      CO(5) => \offset_4_reg_3148_reg[7]_i_1_n_5\,
      CO(4) => \offset_4_reg_3148_reg[7]_i_1_n_6\,
      CO(3) => \offset_4_reg_3148_reg[7]_i_1_n_7\,
      CO(2) => \offset_4_reg_3148_reg[7]_i_1_n_8\,
      CO(1) => \offset_4_reg_3148_reg[7]_i_1_n_9\,
      CO(0) => \offset_4_reg_3148_reg[7]_i_1_n_10\,
      DI(7) => \offset_4_reg_3148[7]_i_2_n_3\,
      DI(6) => \offset_4_reg_3148[7]_i_3_n_3\,
      DI(5) => \offset_4_reg_3148[7]_i_4_n_3\,
      DI(4) => \offset_4_reg_3148[7]_i_5_n_3\,
      DI(3) => \offset_4_reg_3148[7]_i_6_n_3\,
      DI(2) => \offset_4_reg_3148[7]_i_7_n_3\,
      DI(1) => \offset_4_reg_3148[7]_i_8_n_3\,
      DI(0) => \offset_4_reg_3148[7]_i_9_n_3\,
      O(7) => \offset_4_reg_3148_reg[7]_i_1_n_11\,
      O(6) => \offset_4_reg_3148_reg[7]_i_1_n_12\,
      O(5) => \offset_4_reg_3148_reg[7]_i_1_n_13\,
      O(4) => \offset_4_reg_3148_reg[7]_i_1_n_14\,
      O(3) => \offset_4_reg_3148_reg[7]_i_1_n_15\,
      O(2) => \offset_4_reg_3148_reg[7]_i_1_n_16\,
      O(1) => \offset_4_reg_3148_reg[7]_i_1_n_17\,
      O(0) => \offset_4_reg_3148_reg[7]_i_1_n_18\,
      S(7) => \offset_4_reg_3148[7]_i_10_n_3\,
      S(6) => \offset_4_reg_3148[7]_i_11_n_3\,
      S(5) => \offset_4_reg_3148[7]_i_12_n_3\,
      S(4) => \offset_4_reg_3148[7]_i_13_n_3\,
      S(3) => \offset_4_reg_3148[7]_i_14_n_3\,
      S(2) => \offset_4_reg_3148[7]_i_15_n_3\,
      S(1) => \offset_4_reg_3148[7]_i_16_n_3\,
      S(0) => \offset_4_reg_3148[7]_i_17_n_3\
    );
\offset_4_reg_3148_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \offset_4_reg_3148_reg[15]_i_1_n_18\,
      Q => offset_4_reg_3148(8),
      R => '0'
    );
\offset_4_reg_3148_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \offset_4_reg_3148_reg[15]_i_1_n_17\,
      Q => offset_4_reg_3148(9),
      R => '0'
    );
\offset_reg_607_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => offset_4_reg_3148(0),
      Q => \offset_reg_607_reg_n_3_[0]\,
      R => PhaseV_reg_595
    );
\offset_reg_607_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => offset_4_reg_3148(10),
      Q => zext_ln242_fu_1291_p1(0),
      R => PhaseV_reg_595
    );
\offset_reg_607_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => offset_4_reg_3148(11),
      Q => zext_ln242_fu_1291_p1(1),
      R => PhaseV_reg_595
    );
\offset_reg_607_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => offset_4_reg_3148(12),
      Q => zext_ln242_fu_1291_p1(2),
      R => PhaseV_reg_595
    );
\offset_reg_607_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => offset_4_reg_3148(13),
      Q => zext_ln242_fu_1291_p1(3),
      R => PhaseV_reg_595
    );
\offset_reg_607_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => offset_4_reg_3148(14),
      Q => zext_ln242_fu_1291_p1(4),
      R => PhaseV_reg_595
    );
\offset_reg_607_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => offset_4_reg_3148(15),
      Q => zext_ln242_fu_1291_p1(5),
      R => PhaseV_reg_595
    );
\offset_reg_607_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => offset_4_reg_3148(16),
      Q => tmp_fu_1210_p4(0),
      R => PhaseV_reg_595
    );
\offset_reg_607_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => offset_4_reg_3148(17),
      Q => tmp_fu_1210_p4(1),
      R => PhaseV_reg_595
    );
\offset_reg_607_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => offset_4_reg_3148(18),
      Q => tmp_fu_1210_p4(2),
      R => PhaseV_reg_595
    );
\offset_reg_607_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => offset_4_reg_3148(19),
      Q => tmp_fu_1210_p4(3),
      R => PhaseV_reg_595
    );
\offset_reg_607_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => offset_4_reg_3148(1),
      Q => \offset_reg_607_reg_n_3_[1]\,
      R => PhaseV_reg_595
    );
\offset_reg_607_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => offset_4_reg_3148(20),
      Q => tmp_fu_1210_p4(4),
      R => PhaseV_reg_595
    );
\offset_reg_607_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => offset_4_reg_3148(21),
      Q => tmp_fu_1210_p4(5),
      R => PhaseV_reg_595
    );
\offset_reg_607_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => offset_4_reg_3148(22),
      Q => tmp_fu_1210_p4(6),
      R => PhaseV_reg_595
    );
\offset_reg_607_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => offset_4_reg_3148(23),
      Q => tmp_fu_1210_p4(7),
      R => PhaseV_reg_595
    );
\offset_reg_607_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => offset_4_reg_3148(24),
      Q => tmp_fu_1210_p4(8),
      R => PhaseV_reg_595
    );
\offset_reg_607_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => offset_4_reg_3148(25),
      Q => tmp_fu_1210_p4(9),
      R => PhaseV_reg_595
    );
\offset_reg_607_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => offset_4_reg_3148(26),
      Q => tmp_fu_1210_p4(10),
      R => PhaseV_reg_595
    );
\offset_reg_607_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => offset_4_reg_3148(27),
      Q => tmp_fu_1210_p4(11),
      R => PhaseV_reg_595
    );
\offset_reg_607_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => offset_4_reg_3148(28),
      Q => tmp_fu_1210_p4(12),
      R => PhaseV_reg_595
    );
\offset_reg_607_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => offset_4_reg_3148(29),
      Q => tmp_fu_1210_p4(13),
      R => PhaseV_reg_595
    );
\offset_reg_607_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => offset_4_reg_3148(2),
      Q => \offset_reg_607_reg_n_3_[2]\,
      R => PhaseV_reg_595
    );
\offset_reg_607_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => offset_4_reg_3148(30),
      Q => tmp_fu_1210_p4(14),
      R => PhaseV_reg_595
    );
\offset_reg_607_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => offset_4_reg_3148(31),
      Q => tmp_fu_1210_p4(15),
      R => PhaseV_reg_595
    );
\offset_reg_607_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => offset_4_reg_3148(3),
      Q => \offset_reg_607_reg_n_3_[3]\,
      R => PhaseV_reg_595
    );
\offset_reg_607_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => offset_4_reg_3148(4),
      Q => \offset_reg_607_reg_n_3_[4]\,
      R => PhaseV_reg_595
    );
\offset_reg_607_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => offset_4_reg_3148(5),
      Q => \offset_reg_607_reg_n_3_[5]\,
      R => PhaseV_reg_595
    );
\offset_reg_607_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => offset_4_reg_3148(6),
      Q => \offset_reg_607_reg_n_3_[6]\,
      R => PhaseV_reg_595
    );
\offset_reg_607_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => offset_4_reg_3148(7),
      Q => \offset_reg_607_reg_n_3_[7]\,
      R => PhaseV_reg_595
    );
\offset_reg_607_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => offset_4_reg_3148(8),
      Q => \offset_reg_607_reg_n_3_[8]\,
      R => PhaseV_reg_595
    );
\offset_reg_607_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => offset_4_reg_3148(9),
      Q => \offset_reg_607_reg_n_3_[9]\,
      R => PhaseV_reg_595
    );
ram_reg_0_63_0_0_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_CS_fsm_pp0_stage0,
      O => vscale_core_polyphase_U0_vfltCoeff_ce0
    );
\select_ln250_1_reg_3040[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F30C0A0AF30C"
    )
        port map (
      I0 => select_ln250_1_reg_3040_reg(5),
      I1 => \i_reg_527_reg_n_3_[5]\,
      I2 => \select_ln250_1_reg_3040[6]_i_2_n_3\,
      I3 => \i_reg_527_reg_n_3_[6]\,
      I4 => i_reg_5270,
      I5 => select_ln250_1_reg_3040_reg(6),
      O => select_ln250_1_fu_1118_p3(6)
    );
\select_ln250_1_reg_3040[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEEEFFFEF"
    )
        port map (
      I0 => \select_ln250_1_reg_3040[6]_i_3_n_3\,
      I1 => \trunc_ln255_reg_3047[3]_i_2_n_3\,
      I2 => \i_reg_527_reg_n_3_[2]\,
      I3 => i_reg_5270,
      I4 => select_ln250_1_reg_3040_reg(2),
      I5 => \select_ln250_1_reg_3040[6]_i_4_n_3\,
      O => \select_ln250_1_reg_3040[6]_i_2_n_3\
    );
\select_ln250_1_reg_3040[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000DFFF"
    )
        port map (
      I0 => select_ln250_1_reg_3040_reg(3),
      I1 => icmp_ln250_reg_3031,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \i_reg_527_reg_n_3_[3]\,
      O => \select_ln250_1_reg_3040[6]_i_3_n_3\
    );
\select_ln250_1_reg_3040[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1000DFFF"
    )
        port map (
      I0 => select_ln250_1_reg_3040_reg(4),
      I1 => icmp_ln250_reg_3031,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \i_reg_527_reg_n_3_[4]\,
      O => \select_ln250_1_reg_3040[6]_i_4_n_3\
    );
\select_ln250_1_reg_3040_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => select_ln250_1_reg_3040_reg(0),
      Q => select_ln250_1_reg_3040_pp0_iter1_reg(0),
      R => '0'
    );
\select_ln250_1_reg_3040_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => select_ln250_1_reg_3040_reg(1),
      Q => select_ln250_1_reg_3040_pp0_iter1_reg(1),
      R => '0'
    );
\select_ln250_1_reg_3040_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => select_ln250_1_reg_3040_reg(2),
      Q => select_ln250_1_reg_3040_pp0_iter1_reg(2),
      R => '0'
    );
\select_ln250_1_reg_3040_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => select_ln250_1_reg_3040_reg(3),
      Q => select_ln250_1_reg_3040_pp0_iter1_reg(3),
      R => '0'
    );
\select_ln250_1_reg_3040_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => select_ln250_1_reg_3040_reg(4),
      Q => select_ln250_1_reg_3040_pp0_iter1_reg(4),
      R => '0'
    );
\select_ln250_1_reg_3040_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => select_ln250_1_reg_3040_reg(5),
      Q => select_ln250_1_reg_3040_pp0_iter1_reg(5),
      R => '0'
    );
\select_ln250_1_reg_3040_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_5160,
      D => \select_ln250_1_fu_1118_p3__0\(0),
      Q => select_ln250_1_reg_3040_reg(0),
      R => '0'
    );
\select_ln250_1_reg_3040_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_5160,
      D => \select_ln250_1_fu_1118_p3__0\(1),
      Q => select_ln250_1_reg_3040_reg(1),
      R => '0'
    );
\select_ln250_1_reg_3040_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_5160,
      D => \select_ln250_1_fu_1118_p3__0\(2),
      Q => select_ln250_1_reg_3040_reg(2),
      R => '0'
    );
\select_ln250_1_reg_3040_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_5160,
      D => \select_ln250_1_fu_1118_p3__0\(3),
      Q => select_ln250_1_reg_3040_reg(3),
      R => '0'
    );
\select_ln250_1_reg_3040_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_5160,
      D => \select_ln250_1_fu_1118_p3__0\(4),
      Q => select_ln250_1_reg_3040_reg(4),
      R => '0'
    );
\select_ln250_1_reg_3040_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_5160,
      D => \select_ln250_1_fu_1118_p3__0\(5),
      Q => select_ln250_1_reg_3040_reg(5),
      R => '0'
    );
\select_ln250_1_reg_3040_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => indvar_flatten_reg_5160,
      D => select_ln250_1_fu_1118_p3(6),
      Q => select_ln250_1_reg_3040_reg(6),
      R => '0'
    );
\select_ln250_reg_3035[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C4"
    )
        port map (
      I0 => j_reg_538(2),
      I1 => j_reg_538(1),
      I2 => j_reg_538(0),
      O => select_ln250_fu_1110_p3(1)
    );
\select_ln250_reg_3035[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2_n_3\,
      I1 => ap_CS_fsm_pp0_stage0,
      O => \select_ln250_reg_3035[2]_i_1_n_3\
    );
\select_ln250_reg_3035[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => j_reg_538(2),
      I1 => j_reg_538(1),
      I2 => j_reg_538(0),
      O => select_ln250_fu_1110_p3(2)
    );
\select_ln250_reg_3035_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => vscale_core_polyphase_U0_vfltCoeff_address0(0),
      Q => select_ln250_reg_3035_pp0_iter1_reg(0),
      R => '0'
    );
\select_ln250_reg_3035_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => select_ln250_reg_3035(1),
      Q => select_ln250_reg_3035_pp0_iter1_reg(1),
      R => '0'
    );
\select_ln250_reg_3035_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => select_ln250_reg_3035(2),
      Q => select_ln250_reg_3035_pp0_iter1_reg(2),
      R => '0'
    );
\select_ln250_reg_3035_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \select_ln250_reg_3035[2]_i_1_n_3\,
      D => j_reg_538(0),
      Q => vscale_core_polyphase_U0_vfltCoeff_address0(0),
      R => '0'
    );
\select_ln250_reg_3035_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \select_ln250_reg_3035[2]_i_1_n_3\,
      D => select_ln250_fu_1110_p3(1),
      Q => select_ln250_reg_3035(1),
      R => '0'
    );
\select_ln250_reg_3035_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \select_ln250_reg_3035[2]_i_1_n_3\,
      D => select_ln250_fu_1110_p3(2),
      Q => select_ln250_reg_3035(2),
      R => '0'
    );
\select_ln301_1_reg_3931_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_33_in,
      D => select_ln301_1_fu_2406_p3(0),
      Q => \in\(8),
      R => '0'
    );
\select_ln301_1_reg_3931_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_33_in,
      D => select_ln301_1_fu_2406_p3(1),
      Q => \in\(9),
      R => '0'
    );
\select_ln301_1_reg_3931_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_33_in,
      D => select_ln301_1_fu_2406_p3(2),
      Q => \in\(10),
      R => '0'
    );
\select_ln301_1_reg_3931_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_33_in,
      D => select_ln301_1_fu_2406_p3(3),
      Q => \in\(11),
      R => '0'
    );
\select_ln301_1_reg_3931_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_33_in,
      D => select_ln301_1_fu_2406_p3(4),
      Q => \in\(12),
      R => '0'
    );
\select_ln301_1_reg_3931_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_33_in,
      D => select_ln301_1_fu_2406_p3(5),
      Q => \in\(13),
      R => '0'
    );
\select_ln301_1_reg_3931_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_33_in,
      D => select_ln301_1_fu_2406_p3(6),
      Q => \in\(14),
      R => '0'
    );
\select_ln301_1_reg_3931_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_33_in,
      D => select_ln301_1_fu_2406_p3(7),
      Q => \in\(15),
      R => '0'
    );
\select_ln301_2_reg_3936_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_33_in,
      D => select_ln301_2_fu_2465_p3(0),
      Q => \in\(16),
      R => '0'
    );
\select_ln301_2_reg_3936_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_33_in,
      D => select_ln301_2_fu_2465_p3(1),
      Q => \in\(17),
      R => '0'
    );
\select_ln301_2_reg_3936_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_33_in,
      D => select_ln301_2_fu_2465_p3(2),
      Q => \in\(18),
      R => '0'
    );
\select_ln301_2_reg_3936_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_33_in,
      D => select_ln301_2_fu_2465_p3(3),
      Q => \in\(19),
      R => '0'
    );
\select_ln301_2_reg_3936_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_33_in,
      D => select_ln301_2_fu_2465_p3(4),
      Q => \in\(20),
      R => '0'
    );
\select_ln301_2_reg_3936_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_33_in,
      D => select_ln301_2_fu_2465_p3(5),
      Q => \in\(21),
      R => '0'
    );
\select_ln301_2_reg_3936_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_33_in,
      D => select_ln301_2_fu_2465_p3(6),
      Q => \in\(22),
      R => '0'
    );
\select_ln301_2_reg_3936_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_33_in,
      D => select_ln301_2_fu_2465_p3(7),
      Q => \in\(23),
      R => '0'
    );
\select_ln301_3_reg_3941_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_33_in,
      D => select_ln301_3_fu_2524_p3(0),
      Q => \in\(24),
      R => '0'
    );
\select_ln301_3_reg_3941_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_33_in,
      D => select_ln301_3_fu_2524_p3(1),
      Q => \in\(25),
      R => '0'
    );
\select_ln301_3_reg_3941_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_33_in,
      D => select_ln301_3_fu_2524_p3(2),
      Q => \in\(26),
      R => '0'
    );
\select_ln301_3_reg_3941_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_33_in,
      D => select_ln301_3_fu_2524_p3(3),
      Q => \in\(27),
      R => '0'
    );
\select_ln301_3_reg_3941_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_33_in,
      D => select_ln301_3_fu_2524_p3(4),
      Q => \in\(28),
      R => '0'
    );
\select_ln301_3_reg_3941_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_33_in,
      D => select_ln301_3_fu_2524_p3(5),
      Q => \in\(29),
      R => '0'
    );
\select_ln301_3_reg_3941_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_33_in,
      D => select_ln301_3_fu_2524_p3(6),
      Q => \in\(30),
      R => '0'
    );
\select_ln301_3_reg_3941_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_33_in,
      D => select_ln301_3_fu_2524_p3(7),
      Q => \in\(31),
      R => '0'
    );
\select_ln301_4_reg_3946_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_33_in,
      D => select_ln301_4_fu_2583_p3(0),
      Q => \in\(32),
      R => '0'
    );
\select_ln301_4_reg_3946_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_33_in,
      D => select_ln301_4_fu_2583_p3(1),
      Q => \in\(33),
      R => '0'
    );
\select_ln301_4_reg_3946_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_33_in,
      D => select_ln301_4_fu_2583_p3(2),
      Q => \in\(34),
      R => '0'
    );
\select_ln301_4_reg_3946_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_33_in,
      D => select_ln301_4_fu_2583_p3(3),
      Q => \in\(35),
      R => '0'
    );
\select_ln301_4_reg_3946_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_33_in,
      D => select_ln301_4_fu_2583_p3(4),
      Q => \in\(36),
      R => '0'
    );
\select_ln301_4_reg_3946_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_33_in,
      D => select_ln301_4_fu_2583_p3(5),
      Q => \in\(37),
      R => '0'
    );
\select_ln301_4_reg_3946_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_33_in,
      D => select_ln301_4_fu_2583_p3(6),
      Q => \in\(38),
      R => '0'
    );
\select_ln301_4_reg_3946_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_33_in,
      D => select_ln301_4_fu_2583_p3(7),
      Q => \in\(39),
      R => '0'
    );
\select_ln301_5_reg_3951_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_33_in,
      D => select_ln301_5_fu_2642_p3(0),
      Q => \in\(40),
      R => '0'
    );
\select_ln301_5_reg_3951_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_33_in,
      D => select_ln301_5_fu_2642_p3(1),
      Q => \in\(41),
      R => '0'
    );
\select_ln301_5_reg_3951_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_33_in,
      D => select_ln301_5_fu_2642_p3(2),
      Q => \in\(42),
      R => '0'
    );
\select_ln301_5_reg_3951_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_33_in,
      D => select_ln301_5_fu_2642_p3(3),
      Q => \in\(43),
      R => '0'
    );
\select_ln301_5_reg_3951_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_33_in,
      D => select_ln301_5_fu_2642_p3(4),
      Q => \in\(44),
      R => '0'
    );
\select_ln301_5_reg_3951_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_33_in,
      D => select_ln301_5_fu_2642_p3(5),
      Q => \in\(45),
      R => '0'
    );
\select_ln301_5_reg_3951_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_33_in,
      D => select_ln301_5_fu_2642_p3(6),
      Q => \in\(46),
      R => '0'
    );
\select_ln301_5_reg_3951_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_33_in,
      D => select_ln301_5_fu_2642_p3(7),
      Q => \in\(47),
      R => '0'
    );
\select_ln301_reg_3926[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700F7F700000000"
    )
        port map (
      I0 => \^cmp81_i_reg_3172_reg[0]_0\,
      I1 => ap_enable_reg_pp1_iter1_reg_n_3,
      I2 => SrcYUV422_empty_n,
      I3 => OutYUV_full_n,
      I4 => ap_enable_reg_pp1_iter11_reg_n_3,
      I5 => OutputWriteEn_reg_3163,
      O => p_33_in
    );
\select_ln301_reg_3926_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_33_in,
      D => select_ln301_fu_2347_p3(0),
      Q => \in\(0),
      R => '0'
    );
\select_ln301_reg_3926_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_33_in,
      D => select_ln301_fu_2347_p3(1),
      Q => \in\(1),
      R => '0'
    );
\select_ln301_reg_3926_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_33_in,
      D => select_ln301_fu_2347_p3(2),
      Q => \in\(2),
      R => '0'
    );
\select_ln301_reg_3926_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_33_in,
      D => select_ln301_fu_2347_p3(3),
      Q => \in\(3),
      R => '0'
    );
\select_ln301_reg_3926_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_33_in,
      D => select_ln301_fu_2347_p3(4),
      Q => \in\(4),
      R => '0'
    );
\select_ln301_reg_3926_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_33_in,
      D => select_ln301_fu_2347_p3(5),
      Q => \in\(5),
      R => '0'
    );
\select_ln301_reg_3926_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_33_in,
      D => select_ln301_fu_2347_p3(6),
      Q => \in\(6),
      R => '0'
    );
\select_ln301_reg_3926_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_33_in,
      D => select_ln301_fu_2347_p3(7),
      Q => \in\(7),
      R => '0'
    );
\start_once_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F2F2F00"
    )
        port map (
      I0 => int_ap_ready_reg_i_2_n_5,
      I1 => icmp_ln260_reg_3062,
      I2 => ap_CS_fsm_state7,
      I3 => start_once_reg_reg_1,
      I4 => \^start_once_reg\,
      O => \start_once_reg_i_1__0_n_3\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \start_once_reg_i_1__0_n_3\,
      Q => \^start_once_reg\,
      R => SS(0)
    );
\trunc_ln255_reg_3047[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F7F7080808F708"
    )
        port map (
      I0 => j_reg_538(2),
      I1 => j_reg_538(1),
      I2 => j_reg_538(0),
      I3 => \i_reg_527_reg_n_3_[0]\,
      I4 => i_reg_5270,
      I5 => select_ln250_1_reg_3040_reg(0),
      O => \select_ln250_1_fu_1118_p3__0\(0)
    );
\trunc_ln255_reg_3047[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F30C0A0AF30C"
    )
        port map (
      I0 => select_ln250_1_reg_3040_reg(0),
      I1 => \i_reg_527_reg_n_3_[0]\,
      I2 => \trunc_ln255_reg_3047[1]_i_2_n_3\,
      I3 => \i_reg_527_reg_n_3_[1]\,
      I4 => i_reg_5270,
      I5 => select_ln250_1_reg_3040_reg(1),
      O => \select_ln250_1_fu_1118_p3__0\(1)
    );
\trunc_ln255_reg_3047[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => j_reg_538(0),
      I1 => j_reg_538(1),
      I2 => j_reg_538(2),
      O => \trunc_ln255_reg_3047[1]_i_2_n_3\
    );
\trunc_ln255_reg_3047[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F30C0A0AF30C"
    )
        port map (
      I0 => select_ln250_1_reg_3040_reg(1),
      I1 => \i_reg_527_reg_n_3_[1]\,
      I2 => \trunc_ln255_reg_3047[2]_i_2_n_3\,
      I3 => \i_reg_527_reg_n_3_[2]\,
      I4 => i_reg_5270,
      I5 => select_ln250_1_reg_3040_reg(2),
      O => \select_ln250_1_fu_1118_p3__0\(2)
    );
\trunc_ln255_reg_3047[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F7F7FFFFFFF7FF"
    )
        port map (
      I0 => j_reg_538(2),
      I1 => j_reg_538(1),
      I2 => j_reg_538(0),
      I3 => \i_reg_527_reg_n_3_[0]\,
      I4 => i_reg_5270,
      I5 => select_ln250_1_reg_3040_reg(0),
      O => \trunc_ln255_reg_3047[2]_i_2_n_3\
    );
\trunc_ln255_reg_3047[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F30C0A0AF30C"
    )
        port map (
      I0 => select_ln250_1_reg_3040_reg(2),
      I1 => \i_reg_527_reg_n_3_[2]\,
      I2 => \trunc_ln255_reg_3047[3]_i_2_n_3\,
      I3 => \i_reg_527_reg_n_3_[3]\,
      I4 => i_reg_5270,
      I5 => select_ln250_1_reg_3040_reg(3),
      O => \select_ln250_1_fu_1118_p3__0\(3)
    );
\trunc_ln255_reg_3047[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F3FFFFFFF3FF"
    )
        port map (
      I0 => select_ln250_1_reg_3040_reg(0),
      I1 => \i_reg_527_reg_n_3_[0]\,
      I2 => \trunc_ln255_reg_3047[1]_i_2_n_3\,
      I3 => \i_reg_527_reg_n_3_[1]\,
      I4 => i_reg_5270,
      I5 => select_ln250_1_reg_3040_reg(1),
      O => \trunc_ln255_reg_3047[3]_i_2_n_3\
    );
\trunc_ln255_reg_3047[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F30C0A0AF30C"
    )
        port map (
      I0 => select_ln250_1_reg_3040_reg(3),
      I1 => \i_reg_527_reg_n_3_[3]\,
      I2 => \trunc_ln255_reg_3047[4]_i_2_n_3\,
      I3 => \i_reg_527_reg_n_3_[4]\,
      I4 => i_reg_5270,
      I5 => select_ln250_1_reg_3040_reg(4),
      O => \select_ln250_1_fu_1118_p3__0\(4)
    );
\trunc_ln255_reg_3047[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F3FFFFFFF3FF"
    )
        port map (
      I0 => select_ln250_1_reg_3040_reg(1),
      I1 => \i_reg_527_reg_n_3_[1]\,
      I2 => \trunc_ln255_reg_3047[2]_i_2_n_3\,
      I3 => \i_reg_527_reg_n_3_[2]\,
      I4 => i_reg_5270,
      I5 => select_ln250_1_reg_3040_reg(2),
      O => \trunc_ln255_reg_3047[4]_i_2_n_3\
    );
\trunc_ln255_reg_3047[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F30C0A0AF30C"
    )
        port map (
      I0 => select_ln250_1_reg_3040_reg(4),
      I1 => \i_reg_527_reg_n_3_[4]\,
      I2 => \trunc_ln255_reg_3047[5]_i_2_n_3\,
      I3 => \i_reg_527_reg_n_3_[5]\,
      I4 => i_reg_5270,
      I5 => select_ln250_1_reg_3040_reg(5),
      O => \select_ln250_1_fu_1118_p3__0\(5)
    );
\trunc_ln255_reg_3047[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F5F3FFFFFFF3FF"
    )
        port map (
      I0 => select_ln250_1_reg_3040_reg(2),
      I1 => \i_reg_527_reg_n_3_[2]\,
      I2 => \trunc_ln255_reg_3047[3]_i_2_n_3\,
      I3 => \i_reg_527_reg_n_3_[3]\,
      I4 => i_reg_5270,
      I5 => select_ln250_1_reg_3040_reg(3),
      O => \trunc_ln255_reg_3047[5]_i_2_n_3\
    );
\trunc_ln255_reg_3047_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \select_ln250_reg_3035[2]_i_1_n_3\,
      D => \select_ln250_1_fu_1118_p3__0\(0),
      Q => tmp_cast_fu_1136_p3(3),
      R => '0'
    );
\trunc_ln255_reg_3047_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \select_ln250_reg_3035[2]_i_1_n_3\,
      D => \select_ln250_1_fu_1118_p3__0\(1),
      Q => tmp_cast_fu_1136_p3(4),
      R => '0'
    );
\trunc_ln255_reg_3047_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \select_ln250_reg_3035[2]_i_1_n_3\,
      D => \select_ln250_1_fu_1118_p3__0\(2),
      Q => tmp_cast_fu_1136_p3(5),
      R => '0'
    );
\trunc_ln255_reg_3047_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \select_ln250_reg_3035[2]_i_1_n_3\,
      D => \select_ln250_1_fu_1118_p3__0\(3),
      Q => tmp_cast_fu_1136_p3(6),
      R => '0'
    );
\trunc_ln255_reg_3047_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \select_ln250_reg_3035[2]_i_1_n_3\,
      D => \select_ln250_1_fu_1118_p3__0\(4),
      Q => tmp_cast_fu_1136_p3(7),
      R => '0'
    );
\trunc_ln255_reg_3047_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \select_ln250_reg_3035[2]_i_1_n_3\,
      D => \select_ln250_1_fu_1118_p3__0\(5),
      Q => tmp_cast_fu_1136_p3(8),
      R => '0'
    );
\x_reg_619[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => x_reg_619_reg(0),
      O => x_1_fu_1410_p2(0)
    );
\x_reg_619[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44044444"
    )
        port map (
      I0 => \cmp40233_i_reg_3066_reg_n_3_[0]\,
      I1 => ap_CS_fsm_state8,
      I2 => p_27_in,
      I3 => ap_condition_pp1_exit_iter0_state9,
      I4 => ap_enable_reg_pp1_iter0,
      O => x_reg_619
    );
\x_reg_619[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => ap_enable_reg_pp1_iter0,
      I1 => ap_condition_pp1_exit_iter0_state9,
      I2 => p_27_in,
      O => x_reg_6190
    );
\x_reg_619_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_reg_6190,
      D => x_1_fu_1410_p2(0),
      Q => x_reg_619_reg(0),
      R => x_reg_619
    );
\x_reg_619_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_reg_6190,
      D => x_1_fu_1410_p2(10),
      Q => x_reg_619_reg(10),
      R => x_reg_619
    );
\x_reg_619_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_reg_6190,
      D => x_1_fu_1410_p2(11),
      Q => \x_reg_619_reg__0\(11),
      R => x_reg_619
    );
\x_reg_619_reg[11]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \x_reg_619_reg[8]_i_1_n_3\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_x_reg_619_reg[11]_i_3_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \x_reg_619_reg[11]_i_3_n_9\,
      CO(0) => \x_reg_619_reg[11]_i_3_n_10\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \NLW_x_reg_619_reg[11]_i_3_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => x_1_fu_1410_p2(11 downto 9),
      S(7 downto 3) => B"00000",
      S(2) => \x_reg_619_reg__0\(11),
      S(1 downto 0) => x_reg_619_reg(10 downto 9)
    );
\x_reg_619_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_reg_6190,
      D => x_1_fu_1410_p2(1),
      Q => x_reg_619_reg(1),
      R => x_reg_619
    );
\x_reg_619_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_reg_6190,
      D => x_1_fu_1410_p2(2),
      Q => x_reg_619_reg(2),
      R => x_reg_619
    );
\x_reg_619_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_reg_6190,
      D => x_1_fu_1410_p2(3),
      Q => x_reg_619_reg(3),
      R => x_reg_619
    );
\x_reg_619_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_reg_6190,
      D => x_1_fu_1410_p2(4),
      Q => x_reg_619_reg(4),
      R => x_reg_619
    );
\x_reg_619_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_reg_6190,
      D => x_1_fu_1410_p2(5),
      Q => x_reg_619_reg(5),
      R => x_reg_619
    );
\x_reg_619_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_reg_6190,
      D => x_1_fu_1410_p2(6),
      Q => x_reg_619_reg(6),
      R => x_reg_619
    );
\x_reg_619_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_reg_6190,
      D => x_1_fu_1410_p2(7),
      Q => x_reg_619_reg(7),
      R => x_reg_619
    );
\x_reg_619_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_reg_6190,
      D => x_1_fu_1410_p2(8),
      Q => x_reg_619_reg(8),
      R => x_reg_619
    );
\x_reg_619_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => x_reg_619_reg(0),
      CI_TOP => '0',
      CO(7) => \x_reg_619_reg[8]_i_1_n_3\,
      CO(6) => \x_reg_619_reg[8]_i_1_n_4\,
      CO(5) => \x_reg_619_reg[8]_i_1_n_5\,
      CO(4) => \x_reg_619_reg[8]_i_1_n_6\,
      CO(3) => \x_reg_619_reg[8]_i_1_n_7\,
      CO(2) => \x_reg_619_reg[8]_i_1_n_8\,
      CO(1) => \x_reg_619_reg[8]_i_1_n_9\,
      CO(0) => \x_reg_619_reg[8]_i_1_n_10\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => x_1_fu_1410_p2(8 downto 1),
      S(7 downto 0) => x_reg_619_reg(8 downto 1)
    );
\x_reg_619_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => x_reg_6190,
      D => x_1_fu_1410_p2(9),
      Q => x_reg_619_reg(9),
      R => x_reg_619
    );
\y_1_reg_3070[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_reg_549_reg_n_3_[0]\,
      O => y_1_fu_1193_p2(0)
    );
\y_1_reg_3070[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => icmp_ln260_reg_3062,
      O => y_1_reg_30700
    );
\y_1_reg_3070_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_1_reg_30700,
      D => y_1_fu_1193_p2(0),
      Q => y_1_reg_3070(0),
      R => '0'
    );
\y_1_reg_3070_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_1_reg_30700,
      D => y_1_fu_1193_p2(10),
      Q => y_1_reg_3070(10),
      R => '0'
    );
\y_1_reg_3070_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_1_reg_30700,
      D => y_1_fu_1193_p2(11),
      Q => y_1_reg_3070(11),
      R => '0'
    );
\y_1_reg_3070_reg[11]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \y_1_reg_3070_reg[8]_i_1_n_3\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_y_1_reg_3070_reg[11]_i_2_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \y_1_reg_3070_reg[11]_i_2_n_9\,
      CO(0) => \y_1_reg_3070_reg[11]_i_2_n_10\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \NLW_y_1_reg_3070_reg[11]_i_2_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => y_1_fu_1193_p2(11 downto 9),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => sel0(9 downto 7)
    );
\y_1_reg_3070_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_1_reg_30700,
      D => y_1_fu_1193_p2(1),
      Q => y_1_reg_3070(1),
      R => '0'
    );
\y_1_reg_3070_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_1_reg_30700,
      D => y_1_fu_1193_p2(2),
      Q => y_1_reg_3070(2),
      R => '0'
    );
\y_1_reg_3070_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_1_reg_30700,
      D => y_1_fu_1193_p2(3),
      Q => y_1_reg_3070(3),
      R => '0'
    );
\y_1_reg_3070_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_1_reg_30700,
      D => y_1_fu_1193_p2(4),
      Q => y_1_reg_3070(4),
      R => '0'
    );
\y_1_reg_3070_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_1_reg_30700,
      D => y_1_fu_1193_p2(5),
      Q => y_1_reg_3070(5),
      R => '0'
    );
\y_1_reg_3070_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_1_reg_30700,
      D => y_1_fu_1193_p2(6),
      Q => y_1_reg_3070(6),
      R => '0'
    );
\y_1_reg_3070_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_1_reg_30700,
      D => y_1_fu_1193_p2(7),
      Q => y_1_reg_3070(7),
      R => '0'
    );
\y_1_reg_3070_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_1_reg_30700,
      D => y_1_fu_1193_p2(8),
      Q => y_1_reg_3070(8),
      R => '0'
    );
\y_1_reg_3070_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \y_reg_549_reg_n_3_[0]\,
      CI_TOP => '0',
      CO(7) => \y_1_reg_3070_reg[8]_i_1_n_3\,
      CO(6) => \y_1_reg_3070_reg[8]_i_1_n_4\,
      CO(5) => \y_1_reg_3070_reg[8]_i_1_n_5\,
      CO(4) => \y_1_reg_3070_reg[8]_i_1_n_6\,
      CO(3) => \y_1_reg_3070_reg[8]_i_1_n_7\,
      CO(2) => \y_1_reg_3070_reg[8]_i_1_n_8\,
      CO(1) => \y_1_reg_3070_reg[8]_i_1_n_9\,
      CO(0) => \y_1_reg_3070_reg[8]_i_1_n_10\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => y_1_fu_1193_p2(8 downto 1),
      S(7 downto 1) => sel0(6 downto 0),
      S(0) => \y_reg_549_reg_n_3_[1]\
    );
\y_1_reg_3070_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => y_1_reg_30700,
      D => y_1_fu_1193_p2(9),
      Q => y_1_reg_3070(9),
      R => '0'
    );
\y_reg_549[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ap_CS_fsm_state6,
      I1 => icmp_ln260_fu_1183_p2,
      I2 => ap_CS_fsm_state21,
      O => PhaseV_reg_595
    );
\y_reg_549[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => YLoopSize_reg_3020(2),
      I1 => YLoopSize_reg_3020(10),
      I2 => YLoopSize_reg_3020(0),
      I3 => YLoopSize_reg_3020(3),
      I4 => \y_reg_549[11]_i_3_n_3\,
      I5 => \y_reg_549[11]_i_4_n_3\,
      O => icmp_ln260_fu_1183_p2
    );
\y_reg_549[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => YLoopSize_reg_3020(9),
      I1 => YLoopSize_reg_3020(5),
      I2 => YLoopSize_reg_3020(8),
      I3 => YLoopSize_reg_3020(4),
      O => \y_reg_549[11]_i_3_n_3\
    );
\y_reg_549[11]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => YLoopSize_reg_3020(7),
      I1 => YLoopSize_reg_3020(6),
      I2 => YLoopSize_reg_3020(11),
      I3 => YLoopSize_reg_3020(1),
      O => \y_reg_549[11]_i_4_n_3\
    );
\y_reg_549_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => y_1_reg_3070(0),
      Q => \y_reg_549_reg_n_3_[0]\,
      R => PhaseV_reg_595
    );
\y_reg_549_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => y_1_reg_3070(10),
      Q => sel0(8),
      R => PhaseV_reg_595
    );
\y_reg_549_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => y_1_reg_3070(11),
      Q => sel0(9),
      R => PhaseV_reg_595
    );
\y_reg_549_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => y_1_reg_3070(1),
      Q => \y_reg_549_reg_n_3_[1]\,
      R => PhaseV_reg_595
    );
\y_reg_549_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => y_1_reg_3070(2),
      Q => sel0(0),
      R => PhaseV_reg_595
    );
\y_reg_549_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => y_1_reg_3070(3),
      Q => sel0(1),
      R => PhaseV_reg_595
    );
\y_reg_549_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => y_1_reg_3070(4),
      Q => sel0(2),
      R => PhaseV_reg_595
    );
\y_reg_549_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => y_1_reg_3070(5),
      Q => sel0(3),
      R => PhaseV_reg_595
    );
\y_reg_549_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => y_1_reg_3070(6),
      Q => sel0(4),
      R => PhaseV_reg_595
    );
\y_reg_549_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => y_1_reg_3070(7),
      Q => sel0(5),
      R => PhaseV_reg_595
    );
\y_reg_549_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => y_1_reg_3070(8),
      Q => sel0(6),
      R => PhaseV_reg_595
    );
\y_reg_549_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state21,
      D => y_1_reg_3070(9),
      Q => sel0(7),
      R => PhaseV_reg_595
    );
\zext_ln222_reg_3010_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => OutLines_reg_2985(0),
      Q => zext_ln222_reg_3010(0),
      R => '0'
    );
\zext_ln222_reg_3010_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => OutLines_reg_2985(10),
      Q => zext_ln222_reg_3010(10),
      R => '0'
    );
\zext_ln222_reg_3010_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => OutLines_reg_2985(11),
      Q => zext_ln222_reg_3010(11),
      R => '0'
    );
\zext_ln222_reg_3010_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => OutLines_reg_2985(1),
      Q => zext_ln222_reg_3010(1),
      R => '0'
    );
\zext_ln222_reg_3010_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => OutLines_reg_2985(2),
      Q => zext_ln222_reg_3010(2),
      R => '0'
    );
\zext_ln222_reg_3010_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => OutLines_reg_2985(3),
      Q => zext_ln222_reg_3010(3),
      R => '0'
    );
\zext_ln222_reg_3010_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => OutLines_reg_2985(4),
      Q => zext_ln222_reg_3010(4),
      R => '0'
    );
\zext_ln222_reg_3010_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => OutLines_reg_2985(5),
      Q => zext_ln222_reg_3010(5),
      R => '0'
    );
\zext_ln222_reg_3010_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => OutLines_reg_2985(6),
      Q => zext_ln222_reg_3010(6),
      R => '0'
    );
\zext_ln222_reg_3010_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => OutLines_reg_2985(7),
      Q => zext_ln222_reg_3010(7),
      R => '0'
    );
\zext_ln222_reg_3010_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => OutLines_reg_2985(8),
      Q => zext_ln222_reg_3010(8),
      R => '0'
    );
\zext_ln222_reg_3010_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => OutLines_reg_2985(9),
      Q => zext_ln222_reg_3010(9),
      R => '0'
    );
\zext_ln225_reg_3015_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => InLines_reg_2992(0),
      Q => zext_ln225_reg_3015_reg(0),
      R => '0'
    );
\zext_ln225_reg_3015_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => InLines_reg_2992(10),
      Q => zext_ln225_reg_3015_reg(10),
      R => '0'
    );
\zext_ln225_reg_3015_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => InLines_reg_2992(11),
      Q => zext_ln225_reg_3015_reg(11),
      R => '0'
    );
\zext_ln225_reg_3015_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => InLines_reg_2992(1),
      Q => zext_ln225_reg_3015_reg(1),
      R => '0'
    );
\zext_ln225_reg_3015_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => InLines_reg_2992(2),
      Q => zext_ln225_reg_3015_reg(2),
      R => '0'
    );
\zext_ln225_reg_3015_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => InLines_reg_2992(3),
      Q => zext_ln225_reg_3015_reg(3),
      R => '0'
    );
\zext_ln225_reg_3015_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => InLines_reg_2992(4),
      Q => zext_ln225_reg_3015_reg(4),
      R => '0'
    );
\zext_ln225_reg_3015_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => InLines_reg_2992(5),
      Q => zext_ln225_reg_3015_reg(5),
      R => '0'
    );
\zext_ln225_reg_3015_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => InLines_reg_2992(6),
      Q => zext_ln225_reg_3015_reg(6),
      R => '0'
    );
\zext_ln225_reg_3015_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => InLines_reg_2992(7),
      Q => zext_ln225_reg_3015_reg(7),
      R => '0'
    );
\zext_ln225_reg_3015_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => InLines_reg_2992(8),
      Q => zext_ln225_reg_3015_reg(8),
      R => '0'
    );
\zext_ln225_reg_3015_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => InLines_reg_2992(9),
      Q => zext_ln225_reg_3015_reg(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0_bd_c2dc_vsc_0_v_vscaler is
  port (
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    s_axi_CTRL_AWREADY : out STD_LOGIC;
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_WREADY : out STD_LOGIC;
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_ARREADY : out STD_LOGIC;
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_CTRL_RVALID : out STD_LOGIC;
    s_axi_CTRL_RREADY : in STD_LOGIC;
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_BVALID : out STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC;
    s_axi_CTRL_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    s_axis_video_TDATA : in STD_LOGIC_VECTOR ( 47 downto 0 );
    s_axis_video_TKEEP : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axis_video_TSTRB : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axis_video_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TDATA : out STD_LOGIC_VECTOR ( 47 downto 0 );
    m_axis_video_TKEEP : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axis_video_TSTRB : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axis_video_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TVALID : in STD_LOGIC;
    s_axis_video_TREADY : out STD_LOGIC;
    m_axis_video_TVALID : out STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC
  );
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of bd_c2dc_vsc_0_bd_c2dc_vsc_0_v_vscaler : entity is 32;
  attribute C_S_AXI_CTRL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_ADDR_WIDTH of bd_c2dc_vsc_0_bd_c2dc_vsc_0_v_vscaler : entity is 12;
  attribute C_S_AXI_CTRL_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_DATA_WIDTH of bd_c2dc_vsc_0_bd_c2dc_vsc_0_v_vscaler : entity is 32;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH of bd_c2dc_vsc_0_bd_c2dc_vsc_0_v_vscaler : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of bd_c2dc_vsc_0_bd_c2dc_vsc_0_v_vscaler : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of bd_c2dc_vsc_0_bd_c2dc_vsc_0_v_vscaler : entity is 4;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_c2dc_vsc_0_bd_c2dc_vsc_0_v_vscaler : entity is "bd_c2dc_vsc_0_v_vscaler";
  attribute hls_module : string;
  attribute hls_module of bd_c2dc_vsc_0_bd_c2dc_vsc_0_v_vscaler : entity is "yes";
end bd_c2dc_vsc_0_bd_c2dc_vsc_0_v_vscaler;

architecture STRUCTURE of bd_c2dc_vsc_0_bd_c2dc_vsc_0_v_vscaler is
  signal \<const0>\ : STD_LOGIC;
  signal AXIvideo2MultiPixStream_U0_SrcYUV_din : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal AXIvideo2MultiPixStream_U0_SrcYUV_write : STD_LOGIC;
  signal AXIvideo2MultiPixStream_U0_WidthIn_read : STD_LOGIC;
  signal AXIvideo2MultiPixStream_U0_ap_ready : STD_LOGIC;
  signal AXIvideo2MultiPixStream_U0_ap_start : STD_LOGIC;
  signal AXIvideo2MultiPixStream_U0_n_9 : STD_LOGIC;
  signal Block_split4_proc_U0_ColorMode_vcr_out_din : STD_LOGIC_VECTOR ( 0 to 0 );
  signal Block_split4_proc_U0_ap_ready : STD_LOGIC;
  signal Block_split4_proc_U0_n_11 : STD_LOGIC;
  signal Block_split4_proc_U0_n_12 : STD_LOGIC;
  signal Block_split4_proc_U0_n_13 : STD_LOGIC;
  signal Block_split4_proc_U0_n_5 : STD_LOGIC;
  signal Block_split4_proc_U0_n_6 : STD_LOGIC;
  signal Block_split4_proc_U0_n_7 : STD_LOGIC;
  signal Block_split4_proc_U0_n_8 : STD_LOGIC;
  signal Block_split4_proc_U0_n_9 : STD_LOGIC;
  signal CTRL_s_axi_U_n_10 : STD_LOGIC;
  signal CTRL_s_axi_U_n_11 : STD_LOGIC;
  signal CTRL_s_axi_U_n_12 : STD_LOGIC;
  signal CTRL_s_axi_U_n_13 : STD_LOGIC;
  signal CTRL_s_axi_U_n_14 : STD_LOGIC;
  signal CTRL_s_axi_U_n_15 : STD_LOGIC;
  signal CTRL_s_axi_U_n_16 : STD_LOGIC;
  signal CTRL_s_axi_U_n_17 : STD_LOGIC;
  signal CTRL_s_axi_U_n_18 : STD_LOGIC;
  signal CTRL_s_axi_U_n_19 : STD_LOGIC;
  signal CTRL_s_axi_U_n_20 : STD_LOGIC;
  signal CTRL_s_axi_U_n_21 : STD_LOGIC;
  signal CTRL_s_axi_U_n_22 : STD_LOGIC;
  signal CTRL_s_axi_U_n_23 : STD_LOGIC;
  signal CTRL_s_axi_U_n_24 : STD_LOGIC;
  signal CTRL_s_axi_U_n_25 : STD_LOGIC;
  signal CTRL_s_axi_U_n_26 : STD_LOGIC;
  signal CTRL_s_axi_U_n_27 : STD_LOGIC;
  signal CTRL_s_axi_U_n_28 : STD_LOGIC;
  signal CTRL_s_axi_U_n_29 : STD_LOGIC;
  signal CTRL_s_axi_U_n_3 : STD_LOGIC;
  signal CTRL_s_axi_U_n_30 : STD_LOGIC;
  signal CTRL_s_axi_U_n_31 : STD_LOGIC;
  signal CTRL_s_axi_U_n_32 : STD_LOGIC;
  signal CTRL_s_axi_U_n_33 : STD_LOGIC;
  signal CTRL_s_axi_U_n_34 : STD_LOGIC;
  signal CTRL_s_axi_U_n_35 : STD_LOGIC;
  signal CTRL_s_axi_U_n_36 : STD_LOGIC;
  signal CTRL_s_axi_U_n_37 : STD_LOGIC;
  signal CTRL_s_axi_U_n_38 : STD_LOGIC;
  signal CTRL_s_axi_U_n_39 : STD_LOGIC;
  signal CTRL_s_axi_U_n_4 : STD_LOGIC;
  signal CTRL_s_axi_U_n_40 : STD_LOGIC;
  signal CTRL_s_axi_U_n_41 : STD_LOGIC;
  signal CTRL_s_axi_U_n_42 : STD_LOGIC;
  signal CTRL_s_axi_U_n_43 : STD_LOGIC;
  signal CTRL_s_axi_U_n_44 : STD_LOGIC;
  signal CTRL_s_axi_U_n_45 : STD_LOGIC;
  signal CTRL_s_axi_U_n_46 : STD_LOGIC;
  signal CTRL_s_axi_U_n_47 : STD_LOGIC;
  signal CTRL_s_axi_U_n_48 : STD_LOGIC;
  signal CTRL_s_axi_U_n_49 : STD_LOGIC;
  signal CTRL_s_axi_U_n_5 : STD_LOGIC;
  signal CTRL_s_axi_U_n_50 : STD_LOGIC;
  signal CTRL_s_axi_U_n_51 : STD_LOGIC;
  signal CTRL_s_axi_U_n_52 : STD_LOGIC;
  signal CTRL_s_axi_U_n_53 : STD_LOGIC;
  signal CTRL_s_axi_U_n_54 : STD_LOGIC;
  signal CTRL_s_axi_U_n_55 : STD_LOGIC;
  signal CTRL_s_axi_U_n_56 : STD_LOGIC;
  signal CTRL_s_axi_U_n_57 : STD_LOGIC;
  signal CTRL_s_axi_U_n_58 : STD_LOGIC;
  signal CTRL_s_axi_U_n_59 : STD_LOGIC;
  signal CTRL_s_axi_U_n_6 : STD_LOGIC;
  signal CTRL_s_axi_U_n_60 : STD_LOGIC;
  signal CTRL_s_axi_U_n_61 : STD_LOGIC;
  signal CTRL_s_axi_U_n_62 : STD_LOGIC;
  signal CTRL_s_axi_U_n_63 : STD_LOGIC;
  signal CTRL_s_axi_U_n_64 : STD_LOGIC;
  signal CTRL_s_axi_U_n_65 : STD_LOGIC;
  signal CTRL_s_axi_U_n_66 : STD_LOGIC;
  signal CTRL_s_axi_U_n_68 : STD_LOGIC;
  signal CTRL_s_axi_U_n_69 : STD_LOGIC;
  signal CTRL_s_axi_U_n_7 : STD_LOGIC;
  signal CTRL_s_axi_U_n_72 : STD_LOGIC;
  signal CTRL_s_axi_U_n_73 : STD_LOGIC;
  signal CTRL_s_axi_U_n_74 : STD_LOGIC;
  signal CTRL_s_axi_U_n_75 : STD_LOGIC;
  signal CTRL_s_axi_U_n_8 : STD_LOGIC;
  signal CTRL_s_axi_U_n_9 : STD_LOGIC;
  signal ColorMode : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ColorMode_vcr_c19_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ColorMode_vcr_c19_empty_n : STD_LOGIC;
  signal ColorMode_vcr_c19_full_n : STD_LOGIC;
  signal ColorMode_vcr_c_U_n_4 : STD_LOGIC;
  signal ColorMode_vcr_c_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ColorMode_vcr_c_full_n : STD_LOGIC;
  signal HeightIn : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal HeightOut : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal HwReg_ColorMode_c16_U_n_5 : STD_LOGIC;
  signal HwReg_ColorMode_c16_U_n_6 : STD_LOGIC;
  signal HwReg_ColorMode_c16_empty_n : STD_LOGIC;
  signal HwReg_ColorMode_c16_full_n : STD_LOGIC;
  signal HwReg_ColorMode_c_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal HwReg_ColorMode_c_empty_n : STD_LOGIC;
  signal HwReg_ColorMode_c_full_n : STD_LOGIC;
  signal HwReg_HeightIn_c14_dout : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal HwReg_HeightIn_c14_empty_n : STD_LOGIC;
  signal HwReg_HeightIn_c14_full_n : STD_LOGIC;
  signal HwReg_HeightIn_c17_dout : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal HwReg_HeightIn_c17_empty_n : STD_LOGIC;
  signal HwReg_HeightIn_c17_full_n : STD_LOGIC;
  signal HwReg_HeightIn_c_dout : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal HwReg_HeightIn_c_empty_n : STD_LOGIC;
  signal HwReg_HeightIn_c_full_n : STD_LOGIC;
  signal HwReg_HeightOut_c21_dout : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal HwReg_HeightOut_c21_empty_n : STD_LOGIC;
  signal HwReg_HeightOut_c21_full_n : STD_LOGIC;
  signal HwReg_HeightOut_c_dout : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal HwReg_HeightOut_c_empty_n : STD_LOGIC;
  signal HwReg_HeightOut_c_full_n : STD_LOGIC;
  signal HwReg_LineRate_c_U_n_4 : STD_LOGIC;
  signal HwReg_LineRate_c_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal HwReg_LineRate_c_full_n : STD_LOGIC;
  signal HwReg_Width_c15_U_n_4 : STD_LOGIC;
  signal HwReg_Width_c15_U_n_5 : STD_LOGIC;
  signal HwReg_Width_c15_dout : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal HwReg_Width_c15_empty_n : STD_LOGIC;
  signal HwReg_Width_c18_U_n_5 : STD_LOGIC;
  signal HwReg_Width_c18_U_n_6 : STD_LOGIC;
  signal HwReg_Width_c18_dout : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal HwReg_Width_c18_empty_n : STD_LOGIC;
  signal HwReg_Width_c18_full_n : STD_LOGIC;
  signal HwReg_Width_c20_dout : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal HwReg_Width_c20_empty_n : STD_LOGIC;
  signal HwReg_Width_c20_full_n : STD_LOGIC;
  signal HwReg_Width_c_dout : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal HwReg_Width_c_empty_n : STD_LOGIC;
  signal HwReg_Width_c_full_n : STD_LOGIC;
  signal LineRate : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal MultiPixStream2AXIvideo_U0_ap_done : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_ap_start : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_10 : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_11 : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_3 : STD_LOGIC;
  signal OutYUV_dout : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal OutYUV_empty_n : STD_LOGIC;
  signal OutYUV_full_n : STD_LOGIC;
  signal \SRL_SIG_reg[0]_1\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \SRL_SIG_reg[1]_2\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal SrcYUV422_dout : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal SrcYUV422_empty_n : STD_LOGIC;
  signal SrcYUV422_full_n : STD_LOGIC;
  signal SrcYUV_dout : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal SrcYUV_empty_n : STD_LOGIC;
  signal SrcYUV_full_n : STD_LOGIC;
  signal Width : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal ap_CS_fsm_state1 : STD_LOGIC;
  signal ap_CS_fsm_state1_11 : STD_LOGIC;
  signal ap_CS_fsm_state1_5 : STD_LOGIC;
  signal ap_CS_fsm_state1_8 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ap_NS_fsm30_out : STD_LOGIC;
  signal ap_NS_fsm_0 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ap_condition_257 : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal ap_start : STD_LOGIC;
  signal ap_sync_Block_split4_proc_U0_ap_ready : STD_LOGIC;
  signal ap_sync_ready : STD_LOGIC;
  signal ap_sync_reg_Block_split4_proc_U0_ap_ready : STD_LOGIC;
  signal ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg_n_3 : STD_LOGIC;
  signal ap_sync_vscale_core_polyphase_U0_ap_ready : STD_LOGIC;
  signal icmp_ln1044_fu_394_p2 : STD_LOGIC;
  signal int_vfltCoeff_ce1 : STD_LOGIC;
  signal internal_full_n : STD_LOGIC;
  signal internal_full_n_6 : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal mOutPtr110_out_10 : STD_LOGIC;
  signal mOutPtr110_out_3 : STD_LOGIC;
  signal mOutPtr110_out_4 : STD_LOGIC;
  signal p_29_in : STD_LOGIC;
  signal p_40_in : STD_LOGIC;
  signal ram_reg_0_63_0_0_i_10_n_3 : STD_LOGIC;
  signal ram_reg_0_63_0_0_i_11_n_3 : STD_LOGIC;
  signal ram_reg_0_63_0_0_i_9_n_3 : STD_LOGIC;
  signal ram_reg_0_63_10_10_i_2_n_3 : STD_LOGIC;
  signal ram_reg_0_63_10_10_i_3_n_3 : STD_LOGIC;
  signal ram_reg_0_63_11_11_i_2_n_3 : STD_LOGIC;
  signal ram_reg_0_63_11_11_i_3_n_3 : STD_LOGIC;
  signal ram_reg_0_63_12_12_i_2_n_3 : STD_LOGIC;
  signal ram_reg_0_63_12_12_i_3_n_3 : STD_LOGIC;
  signal ram_reg_0_63_13_13_i_2_n_3 : STD_LOGIC;
  signal ram_reg_0_63_13_13_i_3_n_3 : STD_LOGIC;
  signal ram_reg_0_63_14_14_i_2_n_3 : STD_LOGIC;
  signal ram_reg_0_63_14_14_i_3_n_3 : STD_LOGIC;
  signal ram_reg_0_63_15_15_i_2_n_3 : STD_LOGIC;
  signal ram_reg_0_63_15_15_i_3_n_3 : STD_LOGIC;
  signal ram_reg_0_63_1_1_i_2_n_3 : STD_LOGIC;
  signal ram_reg_0_63_1_1_i_3_n_3 : STD_LOGIC;
  signal ram_reg_0_63_2_2_i_2_n_3 : STD_LOGIC;
  signal ram_reg_0_63_2_2_i_3_n_3 : STD_LOGIC;
  signal ram_reg_0_63_3_3_i_2_n_3 : STD_LOGIC;
  signal ram_reg_0_63_3_3_i_3_n_3 : STD_LOGIC;
  signal ram_reg_0_63_4_4_i_2_n_3 : STD_LOGIC;
  signal ram_reg_0_63_4_4_i_3_n_3 : STD_LOGIC;
  signal ram_reg_0_63_5_5_i_2_n_3 : STD_LOGIC;
  signal ram_reg_0_63_5_5_i_3_n_3 : STD_LOGIC;
  signal ram_reg_0_63_6_6_i_2_n_3 : STD_LOGIC;
  signal ram_reg_0_63_6_6_i_3_n_3 : STD_LOGIC;
  signal ram_reg_0_63_7_7_i_2_n_3 : STD_LOGIC;
  signal ram_reg_0_63_7_7_i_3_n_3 : STD_LOGIC;
  signal ram_reg_0_63_8_8_i_2_n_3 : STD_LOGIC;
  signal ram_reg_0_63_8_8_i_3_n_3 : STD_LOGIC;
  signal ram_reg_0_63_9_9_i_2_n_3 : STD_LOGIC;
  signal ram_reg_0_63_9_9_i_3_n_3 : STD_LOGIC;
  signal \rdata_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \rdata_reg[10]_i_3_n_3\ : STD_LOGIC;
  signal \rdata_reg[11]_i_3_n_3\ : STD_LOGIC;
  signal \rdata_reg[12]_i_3_n_3\ : STD_LOGIC;
  signal \rdata_reg[13]_i_3_n_3\ : STD_LOGIC;
  signal \rdata_reg[14]_i_3_n_3\ : STD_LOGIC;
  signal \rdata_reg[15]_i_4_n_3\ : STD_LOGIC;
  signal \rdata_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \rdata_reg[17]_i_2_n_3\ : STD_LOGIC;
  signal \rdata_reg[18]_i_2_n_3\ : STD_LOGIC;
  signal \rdata_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \rdata_reg[1]_i_4_n_3\ : STD_LOGIC;
  signal \rdata_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \rdata_reg[21]_i_2_n_3\ : STD_LOGIC;
  signal \rdata_reg[22]_i_2_n_3\ : STD_LOGIC;
  signal \rdata_reg[23]_i_2_n_3\ : STD_LOGIC;
  signal \rdata_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \rdata_reg[25]_i_2_n_3\ : STD_LOGIC;
  signal \rdata_reg[26]_i_2_n_3\ : STD_LOGIC;
  signal \rdata_reg[27]_i_2_n_3\ : STD_LOGIC;
  signal \rdata_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \rdata_reg[29]_i_2_n_3\ : STD_LOGIC;
  signal \rdata_reg[2]_i_3_n_3\ : STD_LOGIC;
  signal \rdata_reg[30]_i_2_n_3\ : STD_LOGIC;
  signal \rdata_reg[31]_i_5_n_3\ : STD_LOGIC;
  signal \rdata_reg[31]_i_6_n_3\ : STD_LOGIC;
  signal \rdata_reg[3]_i_3_n_3\ : STD_LOGIC;
  signal \rdata_reg[4]_i_3_n_3\ : STD_LOGIC;
  signal \rdata_reg[5]_i_3_n_3\ : STD_LOGIC;
  signal \rdata_reg[6]_i_3_n_3\ : STD_LOGIC;
  signal \rdata_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \rdata_reg[8]_i_3_n_3\ : STD_LOGIC;
  signal \rdata_reg[9]_i_3_n_3\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC;
  signal shiftReg_ce : STD_LOGIC;
  signal shiftReg_ce_7 : STD_LOGIC;
  signal shiftReg_ce_9 : STD_LOGIC;
  signal start_for_AXIvideo2MultiPixStream_U0_U_n_5 : STD_LOGIC;
  signal start_for_AXIvideo2MultiPixStream_U0_full_n : STD_LOGIC;
  signal start_for_MultiPixStream2AXIvideo_U0_U_n_5 : STD_LOGIC;
  signal start_for_MultiPixStream2AXIvideo_U0_full_n : STD_LOGIC;
  signal start_for_v_vcresampler_core_U0_full_n : STD_LOGIC;
  signal start_once_reg : STD_LOGIC;
  signal start_once_reg_12 : STD_LOGIC;
  signal v_vcresampler_core_U0_ap_ready : STD_LOGIC;
  signal v_vcresampler_core_U0_ap_start : STD_LOGIC;
  signal v_vcresampler_core_U0_n_5 : STD_LOGIC;
  signal v_vcresampler_core_U0_n_59 : STD_LOGIC;
  signal v_vcresampler_core_U0_n_6 : STD_LOGIC;
  signal v_vcresampler_core_U0_n_61 : STD_LOGIC;
  signal v_vcresampler_core_U0_n_62 : STD_LOGIC;
  signal v_vcresampler_core_U0_n_63 : STD_LOGIC;
  signal v_vcresampler_core_U0_n_9 : STD_LOGIC;
  signal v_vcresampler_core_U0_outColorMode_read : STD_LOGIC;
  signal v_vcresampler_core_U0_outImg_din : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal v_vcresampler_core_U0_srcImg_read : STD_LOGIC;
  signal vfltCoeff_q0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal vscale_core_polyphase_U0_OutYUV_din : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal vscale_core_polyphase_U0_n_14 : STD_LOGIC;
  signal vscale_core_polyphase_U0_n_17 : STD_LOGIC;
  signal vscale_core_polyphase_U0_n_18 : STD_LOGIC;
  signal vscale_core_polyphase_U0_n_21 : STD_LOGIC;
  signal vscale_core_polyphase_U0_n_24 : STD_LOGIC;
  signal vscale_core_polyphase_U0_n_4 : STD_LOGIC;
  signal vscale_core_polyphase_U0_n_6 : STD_LOGIC;
  signal vscale_core_polyphase_U0_vfltCoeff_address0 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal vscale_core_polyphase_U0_vfltCoeff_ce0 : STD_LOGIC;
begin
  m_axis_video_TDEST(0) <= \<const0>\;
  m_axis_video_TID(0) <= \<const0>\;
  m_axis_video_TKEEP(5) <= \<const0>\;
  m_axis_video_TKEEP(4) <= \<const0>\;
  m_axis_video_TKEEP(3) <= \<const0>\;
  m_axis_video_TKEEP(2) <= \<const0>\;
  m_axis_video_TKEEP(1) <= \<const0>\;
  m_axis_video_TKEEP(0) <= \<const0>\;
  m_axis_video_TSTRB(5) <= \<const0>\;
  m_axis_video_TSTRB(4) <= \<const0>\;
  m_axis_video_TSTRB(3) <= \<const0>\;
  m_axis_video_TSTRB(2) <= \<const0>\;
  m_axis_video_TSTRB(1) <= \<const0>\;
  m_axis_video_TSTRB(0) <= \<const0>\;
  s_axi_CTRL_BRESP(1) <= \<const0>\;
  s_axi_CTRL_BRESP(0) <= \<const0>\;
  s_axi_CTRL_RRESP(1) <= \<const0>\;
  s_axi_CTRL_RRESP(0) <= \<const0>\;
AXIvideo2MultiPixStream_U0: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_AXIvideo2MultiPixStream
     port map (
      AXIvideo2MultiPixStream_U0_SrcYUV_write => AXIvideo2MultiPixStream_U0_SrcYUV_write,
      AXIvideo2MultiPixStream_U0_WidthIn_read => AXIvideo2MultiPixStream_U0_WidthIn_read,
      AXIvideo2MultiPixStream_U0_ap_ready => AXIvideo2MultiPixStream_U0_ap_ready,
      \B_V_data_1_state_reg[1]\ => s_axis_video_TREADY,
      \ColorMode_read_reg_656_reg[7]_0\(7 downto 0) => HwReg_ColorMode_c_dout(7 downto 0),
      D(11 downto 0) => HwReg_HeightIn_c_dout(11 downto 0),
      Q(0) => ap_CS_fsm_state1,
      SS(0) => ap_rst_n_inv,
      SrcYUV_empty_n => SrcYUV_empty_n,
      SrcYUV_full_n => SrcYUV_full_n,
      \ap_CS_fsm_reg[5]_0\ => AXIvideo2MultiPixStream_U0_n_9,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \d_read_reg_22_reg[11]\(10 downto 0) => HwReg_Width_c_dout(11 downto 1),
      \in\(47 downto 0) => AXIvideo2MultiPixStream_U0_SrcYUV_din(47 downto 0),
      mOutPtr110_out => mOutPtr110_out,
      s_axis_video_TDATA(47 downto 0) => s_axis_video_TDATA(47 downto 0),
      s_axis_video_TLAST(0) => s_axis_video_TLAST(0),
      s_axis_video_TUSER(0) => s_axis_video_TUSER(0),
      s_axis_video_TVALID => s_axis_video_TVALID,
      shiftReg_ce => shiftReg_ce,
      v_vcresampler_core_U0_srcImg_read => v_vcresampler_core_U0_srcImg_read
    );
Block_split4_proc_U0: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_Block_split4_proc
     port map (
      Block_split4_proc_U0_ap_ready => Block_split4_proc_U0_ap_ready,
      HwReg_ColorMode_c_full_n => HwReg_ColorMode_c_full_n,
      HwReg_HeightIn_c_full_n => HwReg_HeightIn_c_full_n,
      HwReg_HeightOut_c_full_n => HwReg_HeightOut_c_full_n,
      HwReg_LineRate_c_full_n => HwReg_LineRate_c_full_n,
      HwReg_Width_c_full_n => HwReg_Width_c_full_n,
      Q(7 downto 0) => ColorMode(7 downto 0),
      SS(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[0]_0\ => Block_split4_proc_U0_n_13,
      \ap_CS_fsm_reg[0]_1\ => CTRL_s_axi_U_n_69,
      ap_NS_fsm30_out => ap_NS_fsm30_out,
      ap_clk => ap_clk,
      ap_start => ap_start,
      ap_sync_Block_split4_proc_U0_ap_ready => ap_sync_Block_split4_proc_U0_ap_ready,
      ap_sync_reg_Block_split4_proc_U0_ap_ready => ap_sync_reg_Block_split4_proc_U0_ap_ready,
      \in\(0) => Block_split4_proc_U0_ColorMode_vcr_out_din(0),
      internal_full_n_reg => Block_split4_proc_U0_n_5,
      internal_full_n_reg_0 => Block_split4_proc_U0_n_6,
      internal_full_n_reg_1 => Block_split4_proc_U0_n_7,
      internal_full_n_reg_2 => Block_split4_proc_U0_n_11,
      internal_full_n_reg_3 => Block_split4_proc_U0_n_12,
      start_for_AXIvideo2MultiPixStream_U0_full_n => start_for_AXIvideo2MultiPixStream_U0_full_n,
      start_for_v_vcresampler_core_U0_full_n => start_for_v_vcresampler_core_U0_full_n,
      start_once_reg => start_once_reg,
      start_once_reg_reg_0 => Block_split4_proc_U0_n_8,
      start_once_reg_reg_1 => Block_split4_proc_U0_n_9
    );
CTRL_s_axi_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_CTRL_s_axi
     port map (
      ADDRBWRADDR(7) => vscale_core_polyphase_U0_vfltCoeff_address0(8),
      ADDRBWRADDR(6) => vscale_core_polyphase_U0_n_6,
      ADDRBWRADDR(5 downto 0) => vscale_core_polyphase_U0_vfltCoeff_address0(6 downto 1),
      AXIvideo2MultiPixStream_U0_ap_start => AXIvideo2MultiPixStream_U0_ap_start,
      DOUTADOUT(31) => CTRL_s_axi_U_n_3,
      DOUTADOUT(30) => CTRL_s_axi_U_n_4,
      DOUTADOUT(29) => CTRL_s_axi_U_n_5,
      DOUTADOUT(28) => CTRL_s_axi_U_n_6,
      DOUTADOUT(27) => CTRL_s_axi_U_n_7,
      DOUTADOUT(26) => CTRL_s_axi_U_n_8,
      DOUTADOUT(25) => CTRL_s_axi_U_n_9,
      DOUTADOUT(24) => CTRL_s_axi_U_n_10,
      DOUTADOUT(23) => CTRL_s_axi_U_n_11,
      DOUTADOUT(22) => CTRL_s_axi_U_n_12,
      DOUTADOUT(21) => CTRL_s_axi_U_n_13,
      DOUTADOUT(20) => CTRL_s_axi_U_n_14,
      DOUTADOUT(19) => CTRL_s_axi_U_n_15,
      DOUTADOUT(18) => CTRL_s_axi_U_n_16,
      DOUTADOUT(17) => CTRL_s_axi_U_n_17,
      DOUTADOUT(16) => CTRL_s_axi_U_n_18,
      DOUTADOUT(15) => CTRL_s_axi_U_n_19,
      DOUTADOUT(14) => CTRL_s_axi_U_n_20,
      DOUTADOUT(13) => CTRL_s_axi_U_n_21,
      DOUTADOUT(12) => CTRL_s_axi_U_n_22,
      DOUTADOUT(11) => CTRL_s_axi_U_n_23,
      DOUTADOUT(10) => CTRL_s_axi_U_n_24,
      DOUTADOUT(9) => CTRL_s_axi_U_n_25,
      DOUTADOUT(8) => CTRL_s_axi_U_n_26,
      DOUTADOUT(7) => CTRL_s_axi_U_n_27,
      DOUTADOUT(6) => CTRL_s_axi_U_n_28,
      DOUTADOUT(5) => CTRL_s_axi_U_n_29,
      DOUTADOUT(4) => CTRL_s_axi_U_n_30,
      DOUTADOUT(3) => CTRL_s_axi_U_n_31,
      DOUTADOUT(2) => CTRL_s_axi_U_n_32,
      DOUTADOUT(1) => CTRL_s_axi_U_n_33,
      DOUTADOUT(0) => CTRL_s_axi_U_n_34,
      DOUTBDOUT(31) => CTRL_s_axi_U_n_35,
      DOUTBDOUT(30) => CTRL_s_axi_U_n_36,
      DOUTBDOUT(29) => CTRL_s_axi_U_n_37,
      DOUTBDOUT(28) => CTRL_s_axi_U_n_38,
      DOUTBDOUT(27) => CTRL_s_axi_U_n_39,
      DOUTBDOUT(26) => CTRL_s_axi_U_n_40,
      DOUTBDOUT(25) => CTRL_s_axi_U_n_41,
      DOUTBDOUT(24) => CTRL_s_axi_U_n_42,
      DOUTBDOUT(23) => CTRL_s_axi_U_n_43,
      DOUTBDOUT(22) => CTRL_s_axi_U_n_44,
      DOUTBDOUT(21) => CTRL_s_axi_U_n_45,
      DOUTBDOUT(20) => CTRL_s_axi_U_n_46,
      DOUTBDOUT(19) => CTRL_s_axi_U_n_47,
      DOUTBDOUT(18) => CTRL_s_axi_U_n_48,
      DOUTBDOUT(17) => CTRL_s_axi_U_n_49,
      DOUTBDOUT(16) => CTRL_s_axi_U_n_50,
      DOUTBDOUT(15) => CTRL_s_axi_U_n_51,
      DOUTBDOUT(14) => CTRL_s_axi_U_n_52,
      DOUTBDOUT(13) => CTRL_s_axi_U_n_53,
      DOUTBDOUT(12) => CTRL_s_axi_U_n_54,
      DOUTBDOUT(11) => CTRL_s_axi_U_n_55,
      DOUTBDOUT(10) => CTRL_s_axi_U_n_56,
      DOUTBDOUT(9) => CTRL_s_axi_U_n_57,
      DOUTBDOUT(8) => CTRL_s_axi_U_n_58,
      DOUTBDOUT(7) => CTRL_s_axi_U_n_59,
      DOUTBDOUT(6) => CTRL_s_axi_U_n_60,
      DOUTBDOUT(5) => CTRL_s_axi_U_n_61,
      DOUTBDOUT(4) => CTRL_s_axi_U_n_62,
      DOUTBDOUT(3) => CTRL_s_axi_U_n_63,
      DOUTBDOUT(2) => CTRL_s_axi_U_n_64,
      DOUTBDOUT(1) => CTRL_s_axi_U_n_65,
      DOUTBDOUT(0) => CTRL_s_axi_U_n_66,
      HwReg_HeightIn_c17_empty_n => HwReg_HeightIn_c17_empty_n,
      HwReg_HeightOut_c21_full_n => HwReg_HeightOut_c21_full_n,
      HwReg_Width_c18_empty_n => HwReg_Width_c18_empty_n,
      HwReg_Width_c20_full_n => HwReg_Width_c20_full_n,
      MultiPixStream2AXIvideo_U0_ap_done => MultiPixStream2AXIvideo_U0_ap_done,
      Q(0) => ap_CS_fsm_state1_11,
      SS(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[1]\ => HwReg_LineRate_c_U_n_4,
      ap_NS_fsm(0) => ap_NS_fsm(1),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      ap_sync_ready => ap_sync_ready,
      ap_sync_reg_Block_split4_proc_U0_ap_ready => ap_sync_reg_Block_split4_proc_U0_ap_ready,
      ap_sync_reg_Block_split4_proc_U0_ap_ready_reg => CTRL_s_axi_U_n_69,
      ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg => CTRL_s_axi_U_n_72,
      \int_ColorMode_reg[7]_0\(7 downto 0) => ColorMode(7 downto 0),
      \int_HeightIn_reg[11]_0\(11 downto 0) => HeightIn(11 downto 0),
      \int_HeightOut_reg[11]_0\(11 downto 0) => HeightOut(11 downto 0),
      \int_LineRate_reg[31]_0\(31 downto 0) => LineRate(31 downto 0),
      \int_Width_reg[11]_0\(11 downto 0) => Width(11 downto 0),
      int_ap_idle_reg_0 => ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg_n_3,
      int_ap_idle_reg_1 => start_for_MultiPixStream2AXIvideo_U0_U_n_5,
      int_ap_idle_reg_2(0) => ap_CS_fsm_state1,
      int_ap_idle_reg_3 => Block_split4_proc_U0_n_13,
      int_ap_start_reg_0 => CTRL_s_axi_U_n_75,
      int_vfltCoeff_ce1 => int_vfltCoeff_ce1,
      \int_vfltCoeff_shift_reg[0]_0\ => CTRL_s_axi_U_n_68,
      \int_vfltCoeff_shift_reg[0]_1\ => vscale_core_polyphase_U0_n_4,
      internal_full_n_reg => CTRL_s_axi_U_n_73,
      internal_full_n_reg_0 => CTRL_s_axi_U_n_74,
      interrupt => interrupt,
      ram_reg_0_63_0_0 => ram_reg_0_63_0_0_i_9_n_3,
      ram_reg_0_63_0_0_0 => ram_reg_0_63_0_0_i_11_n_3,
      ram_reg_0_63_10_10 => ram_reg_0_63_10_10_i_2_n_3,
      ram_reg_0_63_10_10_0 => ram_reg_0_63_10_10_i_3_n_3,
      ram_reg_0_63_11_11 => ram_reg_0_63_11_11_i_2_n_3,
      ram_reg_0_63_11_11_0 => ram_reg_0_63_11_11_i_3_n_3,
      ram_reg_0_63_12_12 => ram_reg_0_63_12_12_i_2_n_3,
      ram_reg_0_63_12_12_0 => ram_reg_0_63_12_12_i_3_n_3,
      ram_reg_0_63_13_13 => ram_reg_0_63_13_13_i_2_n_3,
      ram_reg_0_63_13_13_0 => ram_reg_0_63_13_13_i_3_n_3,
      ram_reg_0_63_14_14 => ram_reg_0_63_14_14_i_2_n_3,
      ram_reg_0_63_14_14_0 => ram_reg_0_63_14_14_i_3_n_3,
      ram_reg_0_63_15_15 => ram_reg_0_63_0_0_i_10_n_3,
      ram_reg_0_63_15_15_0 => ram_reg_0_63_15_15_i_2_n_3,
      ram_reg_0_63_15_15_1 => ram_reg_0_63_15_15_i_3_n_3,
      ram_reg_0_63_1_1 => ram_reg_0_63_1_1_i_2_n_3,
      ram_reg_0_63_1_1_0 => ram_reg_0_63_1_1_i_3_n_3,
      ram_reg_0_63_2_2 => ram_reg_0_63_2_2_i_2_n_3,
      ram_reg_0_63_2_2_0 => ram_reg_0_63_2_2_i_3_n_3,
      ram_reg_0_63_3_3 => ram_reg_0_63_3_3_i_2_n_3,
      ram_reg_0_63_3_3_0 => ram_reg_0_63_3_3_i_3_n_3,
      ram_reg_0_63_4_4 => ram_reg_0_63_4_4_i_2_n_3,
      ram_reg_0_63_4_4_0 => ram_reg_0_63_4_4_i_3_n_3,
      ram_reg_0_63_5_5 => ram_reg_0_63_5_5_i_2_n_3,
      ram_reg_0_63_5_5_0 => ram_reg_0_63_5_5_i_3_n_3,
      ram_reg_0_63_6_6 => ram_reg_0_63_6_6_i_2_n_3,
      ram_reg_0_63_6_6_0 => ram_reg_0_63_6_6_i_3_n_3,
      ram_reg_0_63_7_7 => ram_reg_0_63_7_7_i_2_n_3,
      ram_reg_0_63_7_7_0 => ram_reg_0_63_7_7_i_3_n_3,
      ram_reg_0_63_8_8 => ram_reg_0_63_8_8_i_2_n_3,
      ram_reg_0_63_8_8_0 => ram_reg_0_63_8_8_i_3_n_3,
      ram_reg_0_63_9_9 => ram_reg_0_63_9_9_i_2_n_3,
      ram_reg_0_63_9_9_0 => ram_reg_0_63_9_9_i_3_n_3,
      \rdata_reg[0]_0\ => \rdata_reg[0]_i_3_n_3\,
      \rdata_reg[10]_0\ => \rdata_reg[10]_i_3_n_3\,
      \rdata_reg[11]_0\ => \rdata_reg[11]_i_3_n_3\,
      \rdata_reg[12]_0\ => \rdata_reg[12]_i_3_n_3\,
      \rdata_reg[13]_0\ => \rdata_reg[13]_i_3_n_3\,
      \rdata_reg[14]_0\ => \rdata_reg[14]_i_3_n_3\,
      \rdata_reg[15]_0\ => \rdata_reg[15]_i_4_n_3\,
      \rdata_reg[16]_0\ => \rdata_reg[16]_i_2_n_3\,
      \rdata_reg[17]_0\ => \rdata_reg[17]_i_2_n_3\,
      \rdata_reg[18]_0\ => \rdata_reg[18]_i_2_n_3\,
      \rdata_reg[19]_0\ => \rdata_reg[19]_i_2_n_3\,
      \rdata_reg[1]_0\ => \rdata_reg[1]_i_4_n_3\,
      \rdata_reg[20]_0\ => \rdata_reg[20]_i_2_n_3\,
      \rdata_reg[21]_0\ => \rdata_reg[21]_i_2_n_3\,
      \rdata_reg[22]_0\ => \rdata_reg[22]_i_2_n_3\,
      \rdata_reg[23]_0\ => \rdata_reg[23]_i_2_n_3\,
      \rdata_reg[24]_0\ => \rdata_reg[24]_i_2_n_3\,
      \rdata_reg[25]_0\ => \rdata_reg[25]_i_2_n_3\,
      \rdata_reg[26]_0\ => \rdata_reg[26]_i_2_n_3\,
      \rdata_reg[27]_0\ => \rdata_reg[27]_i_2_n_3\,
      \rdata_reg[28]_0\ => \rdata_reg[28]_i_2_n_3\,
      \rdata_reg[29]_0\ => \rdata_reg[29]_i_2_n_3\,
      \rdata_reg[2]_0\ => \rdata_reg[2]_i_3_n_3\,
      \rdata_reg[30]_0\ => \rdata_reg[30]_i_2_n_3\,
      \rdata_reg[31]_0\ => \rdata_reg[31]_i_5_n_3\,
      \rdata_reg[31]_1\ => \rdata_reg[31]_i_6_n_3\,
      \rdata_reg[3]_0\ => \rdata_reg[3]_i_3_n_3\,
      \rdata_reg[4]_0\ => \rdata_reg[4]_i_3_n_3\,
      \rdata_reg[5]_0\ => \rdata_reg[5]_i_3_n_3\,
      \rdata_reg[6]_0\ => \rdata_reg[6]_i_3_n_3\,
      \rdata_reg[7]_0\ => \rdata_reg[7]_i_4_n_3\,
      \rdata_reg[8]_0\ => \rdata_reg[8]_i_3_n_3\,
      \rdata_reg[9]_0\ => \rdata_reg[9]_i_3_n_3\,
      s_axi_CTRL_ARADDR(11 downto 0) => s_axi_CTRL_ARADDR(11 downto 0),
      s_axi_CTRL_ARREADY => s_axi_CTRL_ARREADY,
      s_axi_CTRL_ARVALID => s_axi_CTRL_ARVALID,
      s_axi_CTRL_AWADDR(11 downto 0) => s_axi_CTRL_AWADDR(11 downto 0),
      s_axi_CTRL_AWREADY => s_axi_CTRL_AWREADY,
      s_axi_CTRL_AWVALID => s_axi_CTRL_AWVALID,
      s_axi_CTRL_BREADY => s_axi_CTRL_BREADY,
      s_axi_CTRL_BVALID => s_axi_CTRL_BVALID,
      s_axi_CTRL_RDATA(31 downto 0) => s_axi_CTRL_RDATA(31 downto 0),
      s_axi_CTRL_RREADY => s_axi_CTRL_RREADY,
      s_axi_CTRL_RVALID => s_axi_CTRL_RVALID,
      s_axi_CTRL_WDATA(31 downto 0) => s_axi_CTRL_WDATA(31 downto 0),
      s_axi_CTRL_WREADY => s_axi_CTRL_WREADY,
      s_axi_CTRL_WSTRB(3 downto 0) => s_axi_CTRL_WSTRB(3 downto 0),
      s_axi_CTRL_WVALID => s_axi_CTRL_WVALID,
      start_for_AXIvideo2MultiPixStream_U0_full_n => start_for_AXIvideo2MultiPixStream_U0_full_n,
      start_for_MultiPixStream2AXIvideo_U0_full_n => start_for_MultiPixStream2AXIvideo_U0_full_n,
      start_for_v_vcresampler_core_U0_full_n => start_for_v_vcresampler_core_U0_full_n,
      start_once_reg => start_once_reg,
      start_once_reg_0 => start_once_reg_12,
      vfltCoeff_q0(15 downto 0) => vfltCoeff_q0(15 downto 0)
    );
ColorMode_vcr_c19_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w8_d3_S
     port map (
      \ColorMode_read_reg_635_reg[7]\(7 downto 0) => ColorMode_vcr_c_dout(7 downto 0),
      ColorMode_vcr_c19_empty_n => ColorMode_vcr_c19_empty_n,
      ColorMode_vcr_c19_full_n => ColorMode_vcr_c19_full_n,
      HwReg_HeightOut_c21_empty_n => HwReg_HeightOut_c21_empty_n,
      HwReg_Width_c20_empty_n => HwReg_Width_c20_empty_n,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      Q(0) => ap_CS_fsm_state1_5,
      SS(0) => ap_rst_n_inv,
      ap_NS_fsm(0) => ap_NS_fsm_0(1),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \out\(7 downto 0) => ColorMode_vcr_c19_dout(7 downto 0),
      v_vcresampler_core_U0_outColorMode_read => v_vcresampler_core_U0_outColorMode_read
    );
ColorMode_vcr_c_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w8_d3_S_0
     port map (
      Block_split4_proc_U0_ap_ready => Block_split4_proc_U0_ap_ready,
      ColorMode_vcr_c_full_n => ColorMode_vcr_c_full_n,
      HwReg_ColorMode_c16_empty_n => HwReg_ColorMode_c16_empty_n,
      HwReg_HeightIn_c17_full_n => HwReg_HeightIn_c17_full_n,
      HwReg_Width_c18_full_n => HwReg_Width_c18_full_n,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \in\(7 downto 1) => ColorMode(7 downto 1),
      \in\(0) => Block_split4_proc_U0_ColorMode_vcr_out_din(0),
      internal_empty_n_reg_0 => ColorMode_vcr_c_U_n_4,
      \out\(7 downto 0) => ColorMode_vcr_c_dout(7 downto 0),
      v_vcresampler_core_U0_outColorMode_read => v_vcresampler_core_U0_outColorMode_read
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
HwReg_ColorMode_c16_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w8_d2_S
     port map (
      AXIvideo2MultiPixStream_U0_WidthIn_read => AXIvideo2MultiPixStream_U0_WidthIn_read,
      D(7 downto 0) => HwReg_ColorMode_c_dout(7 downto 0),
      HwReg_ColorMode_c16_empty_n => HwReg_ColorMode_c16_empty_n,
      HwReg_ColorMode_c16_full_n => HwReg_ColorMode_c16_full_n,
      Q(0) => ap_CS_fsm_state1_8,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \cmp205_i_reg_1206_reg[0]\ => HwReg_ColorMode_c16_U_n_6,
      \cmp205_i_reg_1206_reg[0]_0\ => v_vcresampler_core_U0_n_6,
      icmp_ln1044_fu_394_p2 => icmp_ln1044_fu_394_p2,
      \icmp_ln1048_reg_1200_reg[0]\ => HwReg_ColorMode_c16_U_n_5,
      \icmp_ln1048_reg_1200_reg[0]_0\ => v_vcresampler_core_U0_n_5,
      internal_empty_n_reg_0 => HwReg_Width_c15_U_n_5,
      \out\(7 downto 0) => ColorMode_vcr_c_dout(7 downto 0),
      v_vcresampler_core_U0_outColorMode_read => v_vcresampler_core_U0_outColorMode_read
    );
HwReg_ColorMode_c_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w8_d2_S_1
     port map (
      AXIvideo2MultiPixStream_U0_WidthIn_read => AXIvideo2MultiPixStream_U0_WidthIn_read,
      Block_split4_proc_U0_ap_ready => Block_split4_proc_U0_ap_ready,
      ColorMode_vcr_c_full_n => ColorMode_vcr_c_full_n,
      D(7 downto 0) => HwReg_ColorMode_c_dout(7 downto 0),
      HwReg_ColorMode_c_empty_n => HwReg_ColorMode_c_empty_n,
      HwReg_ColorMode_c_full_n => HwReg_ColorMode_c_full_n,
      HwReg_HeightIn_c_full_n => HwReg_HeightIn_c_full_n,
      HwReg_HeightOut_c_full_n => HwReg_HeightOut_c_full_n,
      HwReg_LineRate_c_full_n => HwReg_LineRate_c_full_n,
      HwReg_Width_c_full_n => HwReg_Width_c_full_n,
      \SRL_SIG_reg[0][7]\(7 downto 0) => ColorMode(7 downto 0),
      SS(0) => ap_rst_n_inv,
      ap_NS_fsm30_out => ap_NS_fsm30_out,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      internal_empty_n_reg_0 => Block_split4_proc_U0_n_5
    );
HwReg_HeightIn_c14_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S
     port map (
      AXIvideo2MultiPixStream_U0_WidthIn_read => AXIvideo2MultiPixStream_U0_WidthIn_read,
      D(11 downto 0) => HwReg_HeightIn_c14_dout(11 downto 0),
      HwReg_HeightIn_c14_empty_n => HwReg_HeightIn_c14_empty_n,
      HwReg_HeightIn_c14_full_n => HwReg_HeightIn_c14_full_n,
      \SRL_SIG_reg[0][11]\(11 downto 0) => HwReg_HeightIn_c_dout(11 downto 0),
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      internal_empty_n_reg_0 => HwReg_Width_c15_U_n_4,
      v_vcresampler_core_U0_outColorMode_read => v_vcresampler_core_U0_outColorMode_read
    );
HwReg_HeightIn_c17_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_2
     port map (
      D(11 downto 0) => HwReg_HeightIn_c17_dout(11 downto 0),
      HwReg_HeightIn_c17_empty_n => HwReg_HeightIn_c17_empty_n,
      HwReg_HeightIn_c17_full_n => HwReg_HeightIn_c17_full_n,
      \SRL_SIG_reg[0][11]\(11 downto 0) => HwReg_HeightIn_c14_dout(11 downto 0),
      SS(0) => ap_rst_n_inv,
      ap_NS_fsm(0) => ap_NS_fsm(1),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      internal_empty_n_reg_0 => v_vcresampler_core_U0_n_62,
      v_vcresampler_core_U0_outColorMode_read => v_vcresampler_core_U0_outColorMode_read
    );
HwReg_HeightIn_c_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_3
     port map (
      AXIvideo2MultiPixStream_U0_WidthIn_read => AXIvideo2MultiPixStream_U0_WidthIn_read,
      Block_split4_proc_U0_ap_ready => Block_split4_proc_U0_ap_ready,
      D(11 downto 0) => HeightIn(11 downto 0),
      HwReg_HeightIn_c_empty_n => HwReg_HeightIn_c_empty_n,
      HwReg_HeightIn_c_full_n => HwReg_HeightIn_c_full_n,
      \SRL_SIG_reg[1][11]\(11 downto 0) => HwReg_HeightIn_c_dout(11 downto 0),
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      internal_empty_n_reg_0 => Block_split4_proc_U0_n_6
    );
HwReg_HeightOut_c21_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_4
     port map (
      D(11 downto 0) => HwReg_HeightOut_c21_dout(11 downto 0),
      HwReg_HeightOut_c21_empty_n => HwReg_HeightOut_c21_empty_n,
      HwReg_HeightOut_c21_full_n => HwReg_HeightOut_c21_full_n,
      SS(0) => ap_rst_n_inv,
      ap_NS_fsm(0) => ap_NS_fsm(1),
      ap_NS_fsm_0(0) => ap_NS_fsm_0(1),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      internal_empty_n_reg_0 => CTRL_s_axi_U_n_74,
      \out\(11 downto 0) => HwReg_HeightOut_c_dout(11 downto 0)
    );
HwReg_HeightOut_c_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d4_S
     port map (
      Block_split4_proc_U0_ap_ready => Block_split4_proc_U0_ap_ready,
      HwReg_HeightOut_c_empty_n => HwReg_HeightOut_c_empty_n,
      HwReg_HeightOut_c_full_n => HwReg_HeightOut_c_full_n,
      SS(0) => ap_rst_n_inv,
      ap_NS_fsm(0) => ap_NS_fsm(1),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \in\(11 downto 0) => HeightOut(11 downto 0),
      internal_empty_n_reg_0 => Block_split4_proc_U0_n_11,
      \out\(11 downto 0) => HwReg_HeightOut_c_dout(11 downto 0)
    );
HwReg_LineRate_c_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w32_d4_S
     port map (
      Block_split4_proc_U0_ap_ready => Block_split4_proc_U0_ap_ready,
      HwReg_HeightOut_c21_full_n => HwReg_HeightOut_c21_full_n,
      HwReg_HeightOut_c_empty_n => HwReg_HeightOut_c_empty_n,
      HwReg_LineRate_c_full_n => HwReg_LineRate_c_full_n,
      HwReg_Width_c20_full_n => HwReg_Width_c20_full_n,
      SS(0) => ap_rst_n_inv,
      ap_NS_fsm(0) => ap_NS_fsm(1),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \in\(31 downto 0) => LineRate(31 downto 0),
      internal_empty_n_reg_0 => HwReg_LineRate_c_U_n_4,
      internal_empty_n_reg_1 => Block_split4_proc_U0_n_12,
      \out\(31 downto 0) => HwReg_LineRate_c_dout(31 downto 0)
    );
HwReg_Width_c15_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_5
     port map (
      AXIvideo2MultiPixStream_U0_WidthIn_read => AXIvideo2MultiPixStream_U0_WidthIn_read,
      D(11 downto 0) => HwReg_Width_c15_dout(11 downto 0),
      HwReg_ColorMode_c16_full_n => HwReg_ColorMode_c16_full_n,
      HwReg_HeightIn_c14_full_n => HwReg_HeightIn_c14_full_n,
      HwReg_HeightIn_c_empty_n => HwReg_HeightIn_c_empty_n,
      HwReg_Width_c15_empty_n => HwReg_Width_c15_empty_n,
      HwReg_Width_c_empty_n => HwReg_Width_c_empty_n,
      Q(0) => ap_CS_fsm_state1,
      SS(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[1]\ => start_for_AXIvideo2MultiPixStream_U0_U_n_5,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      if_din(11 downto 0) => HwReg_Width_c_dout(11 downto 0),
      internal_full_n_reg_0 => HwReg_Width_c15_U_n_4,
      internal_full_n_reg_1 => HwReg_Width_c15_U_n_5,
      v_vcresampler_core_U0_outColorMode_read => v_vcresampler_core_U0_outColorMode_read
    );
HwReg_Width_c18_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_6
     port map (
      D(10 downto 0) => HwReg_Width_c18_dout(11 downto 1),
      HwReg_Width_c18_empty_n => HwReg_Width_c18_empty_n,
      HwReg_Width_c18_full_n => HwReg_Width_c18_full_n,
      Q(1) => HwReg_Width_c18_U_n_5,
      Q(0) => HwReg_Width_c18_U_n_6,
      \SRL_SIG_reg[0][11]\(11 downto 0) => HwReg_Width_c15_dout(11 downto 0),
      \SRL_SIG_reg[0][8]\(8 downto 0) => \SRL_SIG_reg[0]_1\(8 downto 0),
      \SRL_SIG_reg[1][8]\(8 downto 0) => \SRL_SIG_reg[1]_2\(8 downto 0),
      SS(0) => ap_rst_n_inv,
      ap_NS_fsm(0) => ap_NS_fsm(1),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      internal_empty_n_reg_0 => v_vcresampler_core_U0_n_63,
      shiftReg_addr => shiftReg_addr,
      v_vcresampler_core_U0_outColorMode_read => v_vcresampler_core_U0_outColorMode_read
    );
HwReg_Width_c20_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_7
     port map (
      D(10 downto 0) => HwReg_Width_c20_dout(11 downto 1),
      HwReg_Width_c20_empty_n => HwReg_Width_c20_empty_n,
      HwReg_Width_c20_full_n => HwReg_Width_c20_full_n,
      \SRL_SIG_reg[0][11]\(10 downto 0) => HwReg_Width_c18_dout(11 downto 1),
      SS(0) => ap_rst_n_inv,
      ap_NS_fsm(0) => ap_NS_fsm(1),
      ap_NS_fsm_0(0) => ap_NS_fsm_0(1),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      internal_empty_n_reg_0 => CTRL_s_axi_U_n_73
    );
HwReg_Width_c_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w12_d2_S_8
     port map (
      AXIvideo2MultiPixStream_U0_WidthIn_read => AXIvideo2MultiPixStream_U0_WidthIn_read,
      Block_split4_proc_U0_ap_ready => Block_split4_proc_U0_ap_ready,
      D(11 downto 0) => Width(11 downto 0),
      HwReg_Width_c_empty_n => HwReg_Width_c_empty_n,
      HwReg_Width_c_full_n => HwReg_Width_c_full_n,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      if_din(11 downto 0) => HwReg_Width_c_dout(11 downto 0),
      internal_empty_n_reg_0 => Block_split4_proc_U0_n_7
    );
MultiPixStream2AXIvideo_U0: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_MultiPixStream2AXIvideo
     port map (
      \B_V_data_1_state_reg[0]\ => m_axis_video_TVALID,
      ColorMode_vcr_c19_empty_n => ColorMode_vcr_c19_empty_n,
      D(7 downto 0) => ColorMode_vcr_c19_dout(7 downto 0),
      E(0) => MultiPixStream2AXIvideo_U0_n_10,
      HwReg_HeightOut_c21_empty_n => HwReg_HeightOut_c21_empty_n,
      HwReg_Width_c20_empty_n => HwReg_Width_c20_empty_n,
      MultiPixStream2AXIvideo_U0_ap_done => MultiPixStream2AXIvideo_U0_ap_done,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      OutYUV_empty_n => OutYUV_empty_n,
      OutYUV_full_n => OutYUV_full_n,
      Q(0) => ap_CS_fsm_state1_5,
      SS(0) => ap_rst_n_inv,
      \ap_CS_fsm_reg[1]_0\(0) => ap_NS_fsm_0(1),
      ap_clk => ap_clk,
      ap_condition_257 => ap_condition_257,
      ap_rst_n => ap_rst_n,
      \d_read_reg_22_reg[11]\(10 downto 0) => HwReg_Width_c20_dout(11 downto 1),
      \d_read_reg_22_reg[11]_0\(11 downto 0) => HwReg_HeightOut_c21_dout(11 downto 0),
      \icmp_ln938_reg_677_reg[0]_0\ => MultiPixStream2AXIvideo_U0_n_3,
      internal_full_n => internal_full_n,
      internal_full_n_reg => MultiPixStream2AXIvideo_U0_n_11,
      mOutPtr110_out => mOutPtr110_out_4,
      mOutPtr110_out_0 => mOutPtr110_out_3,
      \mOutPtr_reg[1]\ => CTRL_s_axi_U_n_72,
      \mOutPtr_reg[4]\ => vscale_core_polyphase_U0_n_21,
      m_axis_video_TDATA(47 downto 0) => m_axis_video_TDATA(47 downto 0),
      m_axis_video_TLAST(0) => m_axis_video_TLAST(0),
      m_axis_video_TREADY => m_axis_video_TREADY,
      m_axis_video_TUSER(0) => m_axis_video_TUSER(0),
      \out\(47 downto 0) => OutYUV_dout(47 downto 0),
      start_for_MultiPixStream2AXIvideo_U0_full_n => start_for_MultiPixStream2AXIvideo_U0_full_n,
      start_once_reg => start_once_reg_12
    );
OutYUV_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w48_d16_S
     port map (
      E(0) => MultiPixStream2AXIvideo_U0_n_10,
      OutYUV_empty_n => OutYUV_empty_n,
      OutYUV_full_n => OutYUV_full_n,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_condition_257 => ap_condition_257,
      ap_rst_n => ap_rst_n,
      \in\(47 downto 0) => vscale_core_polyphase_U0_OutYUV_din(47 downto 0),
      internal_empty_n_reg_0 => vscale_core_polyphase_U0_n_21,
      internal_empty_n_reg_1 => MultiPixStream2AXIvideo_U0_n_3,
      internal_full_n => internal_full_n,
      internal_full_n_reg_0 => MultiPixStream2AXIvideo_U0_n_11,
      mOutPtr110_out => mOutPtr110_out_4,
      \out\(47 downto 0) => OutYUV_dout(47 downto 0),
      shiftReg_ce => shiftReg_ce_9
    );
SrcYUV422_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w48_d16_S_9
     port map (
      E(0) => vscale_core_polyphase_U0_n_17,
      SS(0) => ap_rst_n_inv,
      SrcYUV422_empty_n => SrcYUV422_empty_n,
      SrcYUV422_full_n => SrcYUV422_full_n,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \in\(47 downto 0) => v_vcresampler_core_U0_outImg_din(47 downto 0),
      internal_empty_n_reg_0 => v_vcresampler_core_U0_n_61,
      internal_empty_n_reg_1 => vscale_core_polyphase_U0_n_14,
      internal_full_n => internal_full_n_6,
      internal_full_n_reg_0 => vscale_core_polyphase_U0_n_18,
      mOutPtr110_out => mOutPtr110_out_10,
      \out\(47 downto 0) => SrcYUV422_dout(47 downto 0),
      p_40_in => p_40_in,
      shiftReg_ce => shiftReg_ce_7
    );
SrcYUV_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_fifo_w48_d16_S_10
     port map (
      AXIvideo2MultiPixStream_U0_SrcYUV_write => AXIvideo2MultiPixStream_U0_SrcYUV_write,
      E(0) => v_vcresampler_core_U0_n_59,
      SS(0) => ap_rst_n_inv,
      SrcYUV_empty_n => SrcYUV_empty_n,
      SrcYUV_full_n => SrcYUV_full_n,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \in\(47 downto 0) => AXIvideo2MultiPixStream_U0_SrcYUV_din(47 downto 0),
      internal_empty_n_reg_0 => AXIvideo2MultiPixStream_U0_n_9,
      internal_empty_n_reg_1 => v_vcresampler_core_U0_n_9,
      mOutPtr110_out => mOutPtr110_out,
      \out\(47 downto 0) => SrcYUV_dout(47 downto 0),
      p_29_in => p_29_in,
      shiftReg_ce => shiftReg_ce,
      v_vcresampler_core_U0_srcImg_read => v_vcresampler_core_U0_srcImg_read
    );
ap_sync_reg_Block_split4_proc_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_Block_split4_proc_U0_ap_ready,
      Q => ap_sync_reg_Block_split4_proc_U0_ap_ready,
      R => CTRL_s_axi_U_n_75
    );
ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_vscale_core_polyphase_U0_ap_ready,
      Q => ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg_n_3,
      R => CTRL_s_axi_U_n_75
    );
ram_reg_0_63_0_0_i_10: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => vscale_core_polyphase_U0_vfltCoeff_ce0,
      Q => ram_reg_0_63_0_0_i_10_n_3,
      R => '0'
    );
ram_reg_0_63_0_0_i_11: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ram_reg_0_63_0_0_i_10_n_3,
      D => CTRL_s_axi_U_n_66,
      Q => ram_reg_0_63_0_0_i_11_n_3,
      R => '0'
    );
ram_reg_0_63_0_0_i_9: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ram_reg_0_63_0_0_i_10_n_3,
      D => CTRL_s_axi_U_n_50,
      Q => ram_reg_0_63_0_0_i_9_n_3,
      R => '0'
    );
ram_reg_0_63_10_10_i_2: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ram_reg_0_63_0_0_i_10_n_3,
      D => CTRL_s_axi_U_n_40,
      Q => ram_reg_0_63_10_10_i_2_n_3,
      R => '0'
    );
ram_reg_0_63_10_10_i_3: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ram_reg_0_63_0_0_i_10_n_3,
      D => CTRL_s_axi_U_n_56,
      Q => ram_reg_0_63_10_10_i_3_n_3,
      R => '0'
    );
ram_reg_0_63_11_11_i_2: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ram_reg_0_63_0_0_i_10_n_3,
      D => CTRL_s_axi_U_n_39,
      Q => ram_reg_0_63_11_11_i_2_n_3,
      R => '0'
    );
ram_reg_0_63_11_11_i_3: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ram_reg_0_63_0_0_i_10_n_3,
      D => CTRL_s_axi_U_n_55,
      Q => ram_reg_0_63_11_11_i_3_n_3,
      R => '0'
    );
ram_reg_0_63_12_12_i_2: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ram_reg_0_63_0_0_i_10_n_3,
      D => CTRL_s_axi_U_n_38,
      Q => ram_reg_0_63_12_12_i_2_n_3,
      R => '0'
    );
ram_reg_0_63_12_12_i_3: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ram_reg_0_63_0_0_i_10_n_3,
      D => CTRL_s_axi_U_n_54,
      Q => ram_reg_0_63_12_12_i_3_n_3,
      R => '0'
    );
ram_reg_0_63_13_13_i_2: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ram_reg_0_63_0_0_i_10_n_3,
      D => CTRL_s_axi_U_n_37,
      Q => ram_reg_0_63_13_13_i_2_n_3,
      R => '0'
    );
ram_reg_0_63_13_13_i_3: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ram_reg_0_63_0_0_i_10_n_3,
      D => CTRL_s_axi_U_n_53,
      Q => ram_reg_0_63_13_13_i_3_n_3,
      R => '0'
    );
ram_reg_0_63_14_14_i_2: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ram_reg_0_63_0_0_i_10_n_3,
      D => CTRL_s_axi_U_n_36,
      Q => ram_reg_0_63_14_14_i_2_n_3,
      R => '0'
    );
ram_reg_0_63_14_14_i_3: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ram_reg_0_63_0_0_i_10_n_3,
      D => CTRL_s_axi_U_n_52,
      Q => ram_reg_0_63_14_14_i_3_n_3,
      R => '0'
    );
ram_reg_0_63_15_15_i_2: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ram_reg_0_63_0_0_i_10_n_3,
      D => CTRL_s_axi_U_n_35,
      Q => ram_reg_0_63_15_15_i_2_n_3,
      R => '0'
    );
ram_reg_0_63_15_15_i_3: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ram_reg_0_63_0_0_i_10_n_3,
      D => CTRL_s_axi_U_n_51,
      Q => ram_reg_0_63_15_15_i_3_n_3,
      R => '0'
    );
ram_reg_0_63_1_1_i_2: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ram_reg_0_63_0_0_i_10_n_3,
      D => CTRL_s_axi_U_n_49,
      Q => ram_reg_0_63_1_1_i_2_n_3,
      R => '0'
    );
ram_reg_0_63_1_1_i_3: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ram_reg_0_63_0_0_i_10_n_3,
      D => CTRL_s_axi_U_n_65,
      Q => ram_reg_0_63_1_1_i_3_n_3,
      R => '0'
    );
ram_reg_0_63_2_2_i_2: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ram_reg_0_63_0_0_i_10_n_3,
      D => CTRL_s_axi_U_n_48,
      Q => ram_reg_0_63_2_2_i_2_n_3,
      R => '0'
    );
ram_reg_0_63_2_2_i_3: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ram_reg_0_63_0_0_i_10_n_3,
      D => CTRL_s_axi_U_n_64,
      Q => ram_reg_0_63_2_2_i_3_n_3,
      R => '0'
    );
ram_reg_0_63_3_3_i_2: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ram_reg_0_63_0_0_i_10_n_3,
      D => CTRL_s_axi_U_n_47,
      Q => ram_reg_0_63_3_3_i_2_n_3,
      R => '0'
    );
ram_reg_0_63_3_3_i_3: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ram_reg_0_63_0_0_i_10_n_3,
      D => CTRL_s_axi_U_n_63,
      Q => ram_reg_0_63_3_3_i_3_n_3,
      R => '0'
    );
ram_reg_0_63_4_4_i_2: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ram_reg_0_63_0_0_i_10_n_3,
      D => CTRL_s_axi_U_n_46,
      Q => ram_reg_0_63_4_4_i_2_n_3,
      R => '0'
    );
ram_reg_0_63_4_4_i_3: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ram_reg_0_63_0_0_i_10_n_3,
      D => CTRL_s_axi_U_n_62,
      Q => ram_reg_0_63_4_4_i_3_n_3,
      R => '0'
    );
ram_reg_0_63_5_5_i_2: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ram_reg_0_63_0_0_i_10_n_3,
      D => CTRL_s_axi_U_n_45,
      Q => ram_reg_0_63_5_5_i_2_n_3,
      R => '0'
    );
ram_reg_0_63_5_5_i_3: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ram_reg_0_63_0_0_i_10_n_3,
      D => CTRL_s_axi_U_n_61,
      Q => ram_reg_0_63_5_5_i_3_n_3,
      R => '0'
    );
ram_reg_0_63_6_6_i_2: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ram_reg_0_63_0_0_i_10_n_3,
      D => CTRL_s_axi_U_n_44,
      Q => ram_reg_0_63_6_6_i_2_n_3,
      R => '0'
    );
ram_reg_0_63_6_6_i_3: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ram_reg_0_63_0_0_i_10_n_3,
      D => CTRL_s_axi_U_n_60,
      Q => ram_reg_0_63_6_6_i_3_n_3,
      R => '0'
    );
ram_reg_0_63_7_7_i_2: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ram_reg_0_63_0_0_i_10_n_3,
      D => CTRL_s_axi_U_n_43,
      Q => ram_reg_0_63_7_7_i_2_n_3,
      R => '0'
    );
ram_reg_0_63_7_7_i_3: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ram_reg_0_63_0_0_i_10_n_3,
      D => CTRL_s_axi_U_n_59,
      Q => ram_reg_0_63_7_7_i_3_n_3,
      R => '0'
    );
ram_reg_0_63_8_8_i_2: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ram_reg_0_63_0_0_i_10_n_3,
      D => CTRL_s_axi_U_n_42,
      Q => ram_reg_0_63_8_8_i_2_n_3,
      R => '0'
    );
ram_reg_0_63_8_8_i_3: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ram_reg_0_63_0_0_i_10_n_3,
      D => CTRL_s_axi_U_n_58,
      Q => ram_reg_0_63_8_8_i_3_n_3,
      R => '0'
    );
ram_reg_0_63_9_9_i_2: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ram_reg_0_63_0_0_i_10_n_3,
      D => CTRL_s_axi_U_n_41,
      Q => ram_reg_0_63_9_9_i_2_n_3,
      R => '0'
    );
ram_reg_0_63_9_9_i_3: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ram_reg_0_63_0_0_i_10_n_3,
      D => CTRL_s_axi_U_n_57,
      Q => ram_reg_0_63_9_9_i_3_n_3,
      R => '0'
    );
\rdata_reg[0]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_5_n_3\,
      D => CTRL_s_axi_U_n_34,
      Q => \rdata_reg[0]_i_3_n_3\,
      R => '0'
    );
\rdata_reg[10]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_5_n_3\,
      D => CTRL_s_axi_U_n_24,
      Q => \rdata_reg[10]_i_3_n_3\,
      R => '0'
    );
\rdata_reg[11]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_5_n_3\,
      D => CTRL_s_axi_U_n_23,
      Q => \rdata_reg[11]_i_3_n_3\,
      R => '0'
    );
\rdata_reg[12]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_5_n_3\,
      D => CTRL_s_axi_U_n_22,
      Q => \rdata_reg[12]_i_3_n_3\,
      R => '0'
    );
\rdata_reg[13]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_5_n_3\,
      D => CTRL_s_axi_U_n_21,
      Q => \rdata_reg[13]_i_3_n_3\,
      R => '0'
    );
\rdata_reg[14]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_5_n_3\,
      D => CTRL_s_axi_U_n_20,
      Q => \rdata_reg[14]_i_3_n_3\,
      R => '0'
    );
\rdata_reg[15]_i_4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_5_n_3\,
      D => CTRL_s_axi_U_n_19,
      Q => \rdata_reg[15]_i_4_n_3\,
      R => '0'
    );
\rdata_reg[16]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_5_n_3\,
      D => CTRL_s_axi_U_n_18,
      Q => \rdata_reg[16]_i_2_n_3\,
      R => '0'
    );
\rdata_reg[17]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_5_n_3\,
      D => CTRL_s_axi_U_n_17,
      Q => \rdata_reg[17]_i_2_n_3\,
      R => '0'
    );
\rdata_reg[18]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_5_n_3\,
      D => CTRL_s_axi_U_n_16,
      Q => \rdata_reg[18]_i_2_n_3\,
      R => '0'
    );
\rdata_reg[19]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_5_n_3\,
      D => CTRL_s_axi_U_n_15,
      Q => \rdata_reg[19]_i_2_n_3\,
      R => '0'
    );
\rdata_reg[1]_i_4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_5_n_3\,
      D => CTRL_s_axi_U_n_33,
      Q => \rdata_reg[1]_i_4_n_3\,
      R => '0'
    );
\rdata_reg[20]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_5_n_3\,
      D => CTRL_s_axi_U_n_14,
      Q => \rdata_reg[20]_i_2_n_3\,
      R => '0'
    );
\rdata_reg[21]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_5_n_3\,
      D => CTRL_s_axi_U_n_13,
      Q => \rdata_reg[21]_i_2_n_3\,
      R => '0'
    );
\rdata_reg[22]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_5_n_3\,
      D => CTRL_s_axi_U_n_12,
      Q => \rdata_reg[22]_i_2_n_3\,
      R => '0'
    );
\rdata_reg[23]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_5_n_3\,
      D => CTRL_s_axi_U_n_11,
      Q => \rdata_reg[23]_i_2_n_3\,
      R => '0'
    );
\rdata_reg[24]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_5_n_3\,
      D => CTRL_s_axi_U_n_10,
      Q => \rdata_reg[24]_i_2_n_3\,
      R => '0'
    );
\rdata_reg[25]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_5_n_3\,
      D => CTRL_s_axi_U_n_9,
      Q => \rdata_reg[25]_i_2_n_3\,
      R => '0'
    );
\rdata_reg[26]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_5_n_3\,
      D => CTRL_s_axi_U_n_8,
      Q => \rdata_reg[26]_i_2_n_3\,
      R => '0'
    );
\rdata_reg[27]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_5_n_3\,
      D => CTRL_s_axi_U_n_7,
      Q => \rdata_reg[27]_i_2_n_3\,
      R => '0'
    );
\rdata_reg[28]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_5_n_3\,
      D => CTRL_s_axi_U_n_6,
      Q => \rdata_reg[28]_i_2_n_3\,
      R => '0'
    );
\rdata_reg[29]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_5_n_3\,
      D => CTRL_s_axi_U_n_5,
      Q => \rdata_reg[29]_i_2_n_3\,
      R => '0'
    );
\rdata_reg[2]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_5_n_3\,
      D => CTRL_s_axi_U_n_32,
      Q => \rdata_reg[2]_i_3_n_3\,
      R => '0'
    );
\rdata_reg[30]_i_2\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_5_n_3\,
      D => CTRL_s_axi_U_n_4,
      Q => \rdata_reg[30]_i_2_n_3\,
      R => '0'
    );
\rdata_reg[31]_i_5\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_vfltCoeff_ce1,
      Q => \rdata_reg[31]_i_5_n_3\,
      R => '0'
    );
\rdata_reg[31]_i_6\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_5_n_3\,
      D => CTRL_s_axi_U_n_3,
      Q => \rdata_reg[31]_i_6_n_3\,
      R => '0'
    );
\rdata_reg[3]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_5_n_3\,
      D => CTRL_s_axi_U_n_31,
      Q => \rdata_reg[3]_i_3_n_3\,
      R => '0'
    );
\rdata_reg[4]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_5_n_3\,
      D => CTRL_s_axi_U_n_30,
      Q => \rdata_reg[4]_i_3_n_3\,
      R => '0'
    );
\rdata_reg[5]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_5_n_3\,
      D => CTRL_s_axi_U_n_29,
      Q => \rdata_reg[5]_i_3_n_3\,
      R => '0'
    );
\rdata_reg[6]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_5_n_3\,
      D => CTRL_s_axi_U_n_28,
      Q => \rdata_reg[6]_i_3_n_3\,
      R => '0'
    );
\rdata_reg[7]_i_4\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_5_n_3\,
      D => CTRL_s_axi_U_n_27,
      Q => \rdata_reg[7]_i_4_n_3\,
      R => '0'
    );
\rdata_reg[8]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_5_n_3\,
      D => CTRL_s_axi_U_n_26,
      Q => \rdata_reg[8]_i_3_n_3\,
      R => '0'
    );
\rdata_reg[9]_i_3\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata_reg[31]_i_5_n_3\,
      D => CTRL_s_axi_U_n_25,
      Q => \rdata_reg[9]_i_3_n_3\,
      R => '0'
    );
start_for_AXIvideo2MultiPixStream_U0_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_start_for_AXIvideo2MultiPixStream_U0
     port map (
      AXIvideo2MultiPixStream_U0_ap_ready => AXIvideo2MultiPixStream_U0_ap_ready,
      AXIvideo2MultiPixStream_U0_ap_start => AXIvideo2MultiPixStream_U0_ap_start,
      HwReg_ColorMode_c16_full_n => HwReg_ColorMode_c16_full_n,
      HwReg_ColorMode_c_empty_n => HwReg_ColorMode_c_empty_n,
      HwReg_HeightIn_c14_full_n => HwReg_HeightIn_c14_full_n,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      internal_empty_n_reg_0 => start_for_AXIvideo2MultiPixStream_U0_U_n_5,
      internal_full_n_reg_0 => Block_split4_proc_U0_n_8,
      \mOutPtr_reg[0]_0\ => CTRL_s_axi_U_n_69,
      start_for_AXIvideo2MultiPixStream_U0_full_n => start_for_AXIvideo2MultiPixStream_U0_full_n,
      start_once_reg => start_once_reg
    );
start_for_MultiPixStream2AXIvideo_U0_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_start_for_MultiPixStream2AXIvideo_U0
     port map (
      MultiPixStream2AXIvideo_U0_ap_done => MultiPixStream2AXIvideo_U0_ap_done,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      Q(0) => ap_CS_fsm_state1_5,
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      int_ap_idle_reg(0) => ap_CS_fsm_state1_8,
      internal_empty_n_reg_0 => start_for_MultiPixStream2AXIvideo_U0_U_n_5,
      internal_full_n_reg_0 => vscale_core_polyphase_U0_n_24,
      mOutPtr110_out => mOutPtr110_out_3,
      \mOutPtr_reg[0]_0\ => ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg_n_3,
      start_for_MultiPixStream2AXIvideo_U0_full_n => start_for_MultiPixStream2AXIvideo_U0_full_n,
      start_once_reg => start_once_reg_12,
      v_vcresampler_core_U0_ap_start => v_vcresampler_core_U0_ap_start
    );
start_for_v_vcresampler_core_U0_U: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_start_for_v_vcresampler_core_U0
     port map (
      SS(0) => ap_rst_n_inv,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      internal_full_n_reg_0 => Block_split4_proc_U0_n_9,
      \mOutPtr_reg[0]_0\ => CTRL_s_axi_U_n_69,
      start_for_v_vcresampler_core_U0_full_n => start_for_v_vcresampler_core_U0_full_n,
      start_once_reg => start_once_reg,
      v_vcresampler_core_U0_ap_ready => v_vcresampler_core_U0_ap_ready,
      v_vcresampler_core_U0_ap_start => v_vcresampler_core_U0_ap_start
    );
v_vcresampler_core_U0: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_v_vcresampler_core
     port map (
      AXIvideo2MultiPixStream_U0_SrcYUV_write => AXIvideo2MultiPixStream_U0_SrcYUV_write,
      ColorMode_vcr_c19_full_n => ColorMode_vcr_c19_full_n,
      D(11 downto 0) => HwReg_HeightIn_c14_dout(11 downto 0),
      E(0) => v_vcresampler_core_U0_n_59,
      HwReg_HeightIn_c14_empty_n => HwReg_HeightIn_c14_empty_n,
      HwReg_HeightIn_c17_full_n => HwReg_HeightIn_c17_full_n,
      HwReg_Width_c15_empty_n => HwReg_Width_c15_empty_n,
      HwReg_Width_c18_full_n => HwReg_Width_c18_full_n,
      Q(0) => ap_CS_fsm_state1_8,
      SS(0) => ap_rst_n_inv,
      SrcYUV422_full_n => SrcYUV422_full_n,
      SrcYUV_empty_n => SrcYUV_empty_n,
      SrcYUV_full_n => SrcYUV_full_n,
      \ap_CS_fsm_reg[0]_0\ => ColorMode_vcr_c_U_n_4,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter4_reg_0 => v_vcresampler_core_U0_n_61,
      ap_rst_n => ap_rst_n,
      \cmp205_i_reg_1206_reg[0]_0\ => v_vcresampler_core_U0_n_6,
      \cmp205_i_reg_1206_reg[0]_1\ => HwReg_ColorMode_c16_U_n_6,
      \cmp27_i_reg_1348_reg[0]_0\ => v_vcresampler_core_U0_n_9,
      icmp_ln1044_fu_394_p2 => icmp_ln1044_fu_394_p2,
      \icmp_ln1048_reg_1200_reg[0]_0\ => v_vcresampler_core_U0_n_5,
      \icmp_ln1048_reg_1200_reg[0]_1\ => HwReg_ColorMode_c16_U_n_5,
      \in\(47 downto 0) => v_vcresampler_core_U0_outImg_din(47 downto 0),
      internal_full_n_reg => v_vcresampler_core_U0_n_62,
      internal_full_n_reg_0 => v_vcresampler_core_U0_n_63,
      \loopWidth_reg_1188_reg[10]_0\(10 downto 0) => HwReg_Width_c15_dout(11 downto 1),
      \out\(47 downto 0) => SrcYUV_dout(47 downto 0),
      p_29_in => p_29_in,
      shiftReg_ce => shiftReg_ce_7,
      v_vcresampler_core_U0_ap_ready => v_vcresampler_core_U0_ap_ready,
      v_vcresampler_core_U0_ap_start => v_vcresampler_core_U0_ap_start,
      v_vcresampler_core_U0_outColorMode_read => v_vcresampler_core_U0_outColorMode_read,
      v_vcresampler_core_U0_srcImg_read => v_vcresampler_core_U0_srcImg_read
    );
vscale_core_polyphase_U0: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_vscale_core_polyphase
     port map (
      ADDRBWRADDR(7) => vscale_core_polyphase_U0_vfltCoeff_address0(8),
      ADDRBWRADDR(6) => vscale_core_polyphase_U0_n_6,
      ADDRBWRADDR(5 downto 0) => vscale_core_polyphase_U0_vfltCoeff_address0(6 downto 1),
      Block_split4_proc_U0_ap_ready => Block_split4_proc_U0_ap_ready,
      D(47 downto 0) => SrcYUV422_dout(47 downto 0),
      E(0) => vscale_core_polyphase_U0_n_17,
      \InLines_reg_2992_reg[11]_0\(11 downto 0) => HwReg_HeightIn_c17_dout(11 downto 0),
      \OutLines_reg_2985_reg[11]_0\(11 downto 0) => HwReg_HeightOut_c_dout(11 downto 0),
      OutYUV_full_n => OutYUV_full_n,
      \OutputWriteEn_reg_3163_reg[0]_0\ => vscale_core_polyphase_U0_n_21,
      Q(0) => ap_CS_fsm_state1_11,
      \Rate_reg_2999_reg[31]_0\(31 downto 0) => HwReg_LineRate_c_dout(31 downto 0),
      SS(0) => ap_rst_n_inv,
      SrcYUV422_empty_n => SrcYUV422_empty_n,
      SrcYUV422_full_n => SrcYUV422_full_n,
      \XLoopSize_reg_3004_reg[0]_0\(1) => HwReg_Width_c18_U_n_5,
      \XLoopSize_reg_3004_reg[0]_0\(0) => HwReg_Width_c18_U_n_6,
      \XLoopSize_reg_3004_reg[11]_0\(7 downto 1) => HwReg_Width_c18_dout(11 downto 5),
      \XLoopSize_reg_3004_reg[11]_0\(0) => HwReg_Width_c18_dout(2),
      \XLoopSize_reg_3004_reg[7]_0\(8 downto 0) => \SRL_SIG_reg[0]_1\(8 downto 0),
      \XLoopSize_reg_3004_reg[7]_1\(8 downto 0) => \SRL_SIG_reg[1]_2\(8 downto 0),
      \ap_CS_fsm_reg[1]_0\(0) => ap_NS_fsm(1),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      ap_sync_ready => ap_sync_ready,
      ap_sync_reg_Block_split4_proc_U0_ap_ready => ap_sync_reg_Block_split4_proc_U0_ap_ready,
      ap_sync_vscale_core_polyphase_U0_ap_ready => ap_sync_vscale_core_polyphase_U0_ap_ready,
      \cmp81_i_reg_3172_reg[0]_0\ => vscale_core_polyphase_U0_n_14,
      \in\(47 downto 0) => vscale_core_polyphase_U0_OutYUV_din(47 downto 0),
      int_ap_ready_reg => ap_sync_reg_vscale_core_polyphase_U0_ap_ready_reg_n_3,
      \int_vfltCoeff_shift_reg[0]\ => vscale_core_polyphase_U0_n_4,
      \int_vfltCoeff_shift_reg[0]_0\ => CTRL_s_axi_U_n_68,
      internal_full_n => internal_full_n_6,
      internal_full_n_reg => vscale_core_polyphase_U0_n_18,
      mOutPtr110_out => mOutPtr110_out_10,
      \mOutPtr_reg[4]\ => v_vcresampler_core_U0_n_61,
      p_40_in => p_40_in,
      shiftReg_addr => shiftReg_addr,
      shiftReg_ce => shiftReg_ce_9,
      start_for_MultiPixStream2AXIvideo_U0_full_n => start_for_MultiPixStream2AXIvideo_U0_full_n,
      start_once_reg => start_once_reg_12,
      start_once_reg_reg_0 => vscale_core_polyphase_U0_n_24,
      start_once_reg_reg_1 => CTRL_s_axi_U_n_72,
      vfltCoeff_q0(15 downto 0) => vfltCoeff_q0(15 downto 0),
      vscale_core_polyphase_U0_vfltCoeff_ce0 => vscale_core_polyphase_U0_vfltCoeff_ce0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_c2dc_vsc_0 is
  port (
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    s_axi_CTRL_AWREADY : out STD_LOGIC;
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_WREADY : out STD_LOGIC;
    s_axi_CTRL_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_BVALID : out STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC;
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_ARREADY : out STD_LOGIC;
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_RVALID : out STD_LOGIC;
    s_axi_CTRL_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    s_axis_video_TREADY : out STD_LOGIC;
    s_axis_video_TDATA : in STD_LOGIC_VECTOR ( 47 downto 0 );
    s_axis_video_TKEEP : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axis_video_TSTRB : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axis_video_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TVALID : out STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    m_axis_video_TDATA : out STD_LOGIC_VECTOR ( 47 downto 0 );
    m_axis_video_TKEEP : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axis_video_TSTRB : out STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axis_video_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of bd_c2dc_vsc_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of bd_c2dc_vsc_0 : entity is "bd_c2dc_vsc_0,bd_c2dc_vsc_0_v_vscaler,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of bd_c2dc_vsc_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of bd_c2dc_vsc_0 : entity is "bd_c2dc_vsc_0_v_vscaler,Vivado 2020.2";
  attribute hls_module : string;
  attribute hls_module of bd_c2dc_vsc_0 : entity is "yes";
end bd_c2dc_vsc_0;

architecture STRUCTURE of bd_c2dc_vsc_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal NLW_inst_m_axis_video_TDEST_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axis_video_TID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axis_video_TKEEP_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_m_axis_video_TSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of inst : label is 32;
  attribute C_S_AXI_CTRL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_ADDR_WIDTH of inst : label is 12;
  attribute C_S_AXI_CTRL_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_CTRL:s_axis_video:m_axis_video, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 300000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN bd_clk_wiz_1_0_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of m_axis_video_TREADY : signal is "xilinx.com:interface:axis:1.0 m_axis_video TREADY";
  attribute X_INTERFACE_INFO of m_axis_video_TVALID : signal is "xilinx.com:interface:axis:1.0 m_axis_video TVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL BREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL BVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_CTRL_RREADY : signal is "XIL_INTERFACENAME s_axi_CTRL, ADDR_WIDTH 12, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 300000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN bd_clk_wiz_1_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WVALID";
  attribute X_INTERFACE_INFO of s_axis_video_TREADY : signal is "xilinx.com:interface:axis:1.0 s_axis_video TREADY";
  attribute X_INTERFACE_INFO of s_axis_video_TVALID : signal is "xilinx.com:interface:axis:1.0 s_axis_video TVALID";
  attribute X_INTERFACE_INFO of m_axis_video_TDATA : signal is "xilinx.com:interface:axis:1.0 m_axis_video TDATA";
  attribute X_INTERFACE_INFO of m_axis_video_TDEST : signal is "xilinx.com:interface:axis:1.0 m_axis_video TDEST";
  attribute X_INTERFACE_PARAMETER of m_axis_video_TDEST : signal is "XIL_INTERFACENAME m_axis_video, TDATA_NUM_BYTES 6, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 300000000, PHASE 0.0, CLK_DOMAIN bd_clk_wiz_1_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axis_video_TID : signal is "xilinx.com:interface:axis:1.0 m_axis_video TID";
  attribute X_INTERFACE_INFO of m_axis_video_TKEEP : signal is "xilinx.com:interface:axis:1.0 m_axis_video TKEEP";
  attribute X_INTERFACE_INFO of m_axis_video_TLAST : signal is "xilinx.com:interface:axis:1.0 m_axis_video TLAST";
  attribute X_INTERFACE_INFO of m_axis_video_TSTRB : signal is "xilinx.com:interface:axis:1.0 m_axis_video TSTRB";
  attribute X_INTERFACE_INFO of m_axis_video_TUSER : signal is "xilinx.com:interface:axis:1.0 m_axis_video TUSER";
  attribute X_INTERFACE_INFO of s_axi_CTRL_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARADDR";
  attribute X_INTERFACE_INFO of s_axi_CTRL_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWADDR";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL BRESP";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RDATA";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RRESP";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WDATA";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WSTRB";
  attribute X_INTERFACE_INFO of s_axis_video_TDATA : signal is "xilinx.com:interface:axis:1.0 s_axis_video TDATA";
  attribute X_INTERFACE_INFO of s_axis_video_TDEST : signal is "xilinx.com:interface:axis:1.0 s_axis_video TDEST";
  attribute X_INTERFACE_PARAMETER of s_axis_video_TDEST : signal is "XIL_INTERFACENAME s_axis_video, TDATA_NUM_BYTES 6, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 300000000, PHASE 0.0, CLK_DOMAIN bd_clk_wiz_1_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axis_video_TID : signal is "xilinx.com:interface:axis:1.0 s_axis_video TID";
  attribute X_INTERFACE_INFO of s_axis_video_TKEEP : signal is "xilinx.com:interface:axis:1.0 s_axis_video TKEEP";
  attribute X_INTERFACE_INFO of s_axis_video_TLAST : signal is "xilinx.com:interface:axis:1.0 s_axis_video TLAST";
  attribute X_INTERFACE_INFO of s_axis_video_TSTRB : signal is "xilinx.com:interface:axis:1.0 s_axis_video TSTRB";
  attribute X_INTERFACE_INFO of s_axis_video_TUSER : signal is "xilinx.com:interface:axis:1.0 s_axis_video TUSER";
begin
  m_axis_video_TDEST(0) <= \<const0>\;
  m_axis_video_TID(0) <= \<const0>\;
  m_axis_video_TKEEP(5) <= \<const1>\;
  m_axis_video_TKEEP(4) <= \<const1>\;
  m_axis_video_TKEEP(3) <= \<const1>\;
  m_axis_video_TKEEP(2) <= \<const1>\;
  m_axis_video_TKEEP(1) <= \<const1>\;
  m_axis_video_TKEEP(0) <= \<const1>\;
  m_axis_video_TSTRB(5) <= \<const0>\;
  m_axis_video_TSTRB(4) <= \<const0>\;
  m_axis_video_TSTRB(3) <= \<const0>\;
  m_axis_video_TSTRB(2) <= \<const0>\;
  m_axis_video_TSTRB(1) <= \<const0>\;
  m_axis_video_TSTRB(0) <= \<const0>\;
  s_axi_CTRL_BRESP(1) <= \<const0>\;
  s_axi_CTRL_BRESP(0) <= \<const0>\;
  s_axi_CTRL_RRESP(1) <= \<const0>\;
  s_axi_CTRL_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.bd_c2dc_vsc_0_bd_c2dc_vsc_0_v_vscaler
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      interrupt => interrupt,
      m_axis_video_TDATA(47 downto 0) => m_axis_video_TDATA(47 downto 0),
      m_axis_video_TDEST(0) => NLW_inst_m_axis_video_TDEST_UNCONNECTED(0),
      m_axis_video_TID(0) => NLW_inst_m_axis_video_TID_UNCONNECTED(0),
      m_axis_video_TKEEP(5 downto 0) => NLW_inst_m_axis_video_TKEEP_UNCONNECTED(5 downto 0),
      m_axis_video_TLAST(0) => m_axis_video_TLAST(0),
      m_axis_video_TREADY => m_axis_video_TREADY,
      m_axis_video_TSTRB(5 downto 0) => NLW_inst_m_axis_video_TSTRB_UNCONNECTED(5 downto 0),
      m_axis_video_TUSER(0) => m_axis_video_TUSER(0),
      m_axis_video_TVALID => m_axis_video_TVALID,
      s_axi_CTRL_ARADDR(11 downto 0) => s_axi_CTRL_ARADDR(11 downto 0),
      s_axi_CTRL_ARREADY => s_axi_CTRL_ARREADY,
      s_axi_CTRL_ARVALID => s_axi_CTRL_ARVALID,
      s_axi_CTRL_AWADDR(11 downto 0) => s_axi_CTRL_AWADDR(11 downto 0),
      s_axi_CTRL_AWREADY => s_axi_CTRL_AWREADY,
      s_axi_CTRL_AWVALID => s_axi_CTRL_AWVALID,
      s_axi_CTRL_BREADY => s_axi_CTRL_BREADY,
      s_axi_CTRL_BRESP(1 downto 0) => NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED(1 downto 0),
      s_axi_CTRL_BVALID => s_axi_CTRL_BVALID,
      s_axi_CTRL_RDATA(31 downto 0) => s_axi_CTRL_RDATA(31 downto 0),
      s_axi_CTRL_RREADY => s_axi_CTRL_RREADY,
      s_axi_CTRL_RRESP(1 downto 0) => NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED(1 downto 0),
      s_axi_CTRL_RVALID => s_axi_CTRL_RVALID,
      s_axi_CTRL_WDATA(31 downto 0) => s_axi_CTRL_WDATA(31 downto 0),
      s_axi_CTRL_WREADY => s_axi_CTRL_WREADY,
      s_axi_CTRL_WSTRB(3 downto 0) => s_axi_CTRL_WSTRB(3 downto 0),
      s_axi_CTRL_WVALID => s_axi_CTRL_WVALID,
      s_axis_video_TDATA(47 downto 0) => s_axis_video_TDATA(47 downto 0),
      s_axis_video_TDEST(0) => '0',
      s_axis_video_TID(0) => '0',
      s_axis_video_TKEEP(5 downto 0) => B"000000",
      s_axis_video_TLAST(0) => s_axis_video_TLAST(0),
      s_axis_video_TREADY => s_axis_video_TREADY,
      s_axis_video_TSTRB(5 downto 0) => B"000000",
      s_axis_video_TUSER(0) => s_axis_video_TUSER(0),
      s_axis_video_TVALID => s_axis_video_TVALID
    );
end STRUCTURE;
