Command Line: ./PCIECVApp -bdf 112:1.0 -td 1.62 -r all 
PCIECVApp.exe version: 5.0.195.0 -rwxr-xr-x 1 root root 1373512 2æœˆ  18 15:40 PCIECVApp

Motherboard: sd-h3c-uniserver-r4900-g6
    description: Rack Mount Chassis
    product: H3C UniServer R4900 G6 (0)
    vendor: New H3C Technologies Co., Ltd.
    version: N/A
    serial: 210235A4HDH244000029
    width: 64 bits
    capabilities: smbios-3.6.0 dmi-3.6.0 smp vsyscall32

Operating System: Linux sd-H3C-UniServer-R4900-G6 5.15.0-124-generic #134~20.04.1-Ubuntu SMP Tue Oct 1 15:27:33 UTC 2024 x86_64 x86_64 x86_64 GNU/Linux

Using Segment 0 with Max Bus 255 from ACPI MCFG Table.

	DUTs   B: D:F VenID DevID   ClassCode	DeviceType	Device Class
------------------------------------------------------------------------------------------
NEW:	  1)   0:00:0  8086  09A2   0x088000	RC IntEP	Other Base System Component
NEW:	  2)   0:00:1  8086  09A4   0x088000	RC IntEP	Other Base System Component
NEW:	  3)   0:00:2  8086  09A3   0x088000	RC IntEP	Other Base System Component
NEW:	  4)   0:00:4  8086  0B23   0x080700	RC EvtColl	RC Event Collector Base System Component
NEW:	  5)   0:14:0  8086  1BBE   0x060400	Root Port	PCI-to-PCI Bridge
	       0:20:0  8086  1BCD   0x0C        Type 0 Hdr	Serial Bus Controller
	       0:20:2  8086  1BCE   0x05        Type 0 Hdr	Memory Controller
NEW:	  6)   0:20:4  8086  1BFE   0x060000	RC IntEP	Host Bridge
NEW:	  7)   0:21:0  8086  1BFF   0x088000	RC IntEP	Other Base System Component
	       0:22:0  8086  1BE0   0x07        Type 0 Hdr	Communications Controller
	       0:22:1  8086  1BE1   0x07        Type 0 Hdr	Communications Controller
	       0:22:4  8086  1BE4   0x07        Type 0 Hdr	Communications Controller
	       0:23:0  8086  1BA2   0x01        Type 0 Hdr	Mass Storage Controller
	       0:24:0  8086  1BF2   0x01        Type 0 Hdr	Mass Storage Controller
	       0:25:0  8086  1BD2   0x01        Type 0 Hdr	Mass Storage Controller
	       0:31:0  8086  1B81   0x06        Type 0 Hdr	Bridge
	       0:31:4  8086  1BC9   0x0C        Type 0 Hdr	Serial Bus Controller
	       0:31:5  8086  1BCA   0x0C        Type 0 Hdr	Serial Bus Controller
NEW:	  8)   1:00:0  1A03  1150   0x060400	PCIe->PCI
	       2:00:0  1A03  2000   0x03        Type 0 Hdr	Display Controller
NEW:	  9)  22:00:0  8086  09A2   0x088000	RC IntEP	Other Base System Component
NEW:	 10)  22:00:1  8086  09A4   0x088000	RC IntEP	Other Base System Component
NEW:	 11)  22:00:2  8086  09A3   0x088000	RC IntEP	Other Base System Component
NEW:	 12)  22:00:4  8086  0B23   0x080700	RC EvtColl	RC Event Collector Base System Component
NEW:	 13)  22:01:0  8086  352A   0x060400	Root Port	PCI-to-PCI Bridge
NEW:	 14)  66:00:0  8086  09A2   0x088000	RC IntEP	Other Base System Component
NEW:	 15)  66:00:1  8086  09A4   0x088000	RC IntEP	Other Base System Component
NEW:	 16)  66:00:2  8086  09A3   0x088000	RC IntEP	Other Base System Component
NEW:	 17)  66:00:4  8086  0B23   0x080700	RC EvtColl	RC Event Collector Base System Component
NEW:	 18)  66:01:0  8086  352A   0x060400	Root Port	PCI-to-PCI Bridge
NEW:	 19)  67:00:0  1000  0016   0x010400	EndPoint	RAID Mass Storage Controller
NEW:	 20) 110:00:0  8086  09A2   0x088000	RC IntEP	Other Base System Component
NEW:	 21) 110:00:1  8086  09A4   0x088000	RC IntEP	Other Base System Component
NEW:	 22) 110:00:2  8086  09A3   0x088000	RC IntEP	Other Base System Component
NEW:	 23) 110:00:4  8086  0B23   0x080700	RC EvtColl	RC Event Collector Base System Component
NEW:	 24) 110:01:0  8086  352A   0x060400	Root Port	PCI-to-PCI Bridge
NEW:	 25) 111:00:0  205E  5104   0x060400	Switch Up	PCI-to-PCI Bridge
NEW:	 26) 112:01:0  205E  5104   0x060400	Switch Dwn	PCI-to-PCI Bridge
NEW:	 27) 112:02:0  205E  5104   0x060400	Switch Dwn	PCI-to-PCI Bridge
NEW:	 28) 112:03:0  205E  5104   0x060400	Switch Dwn	PCI-to-PCI Bridge
NEW:	 29) 112:04:0  205E  5104   0x060400	Switch Dwn	PCI-to-PCI Bridge
NEW:	 30) 112:28:0  205E  5104   0x060400	Switch Dwn	PCI-to-PCI Bridge
NEW:	 31) 112:29:0  205E  5104   0x060400	Switch Dwn	PCI-to-PCI Bridge
NEW:	 32) 112:30:0  205E  5104   0x060400	Switch Dwn	PCI-to-PCI Bridge
NEW:	 33) 113:00:0  144D  A824   0x010802	EndPoint	NVMe Mass Storage Controller
NEW:	 34) 117:00:0  205E  0030   0x010802	EndPoint	NVMe Mass Storage Controller
NEW:	 35) 118:00:0  205E  0020   0x088000	EndPoint	Other Base System Component
NEW:	 36) 119:00:0  205E  0020   0x088000	EndPoint	Other Base System Component
NEW:	 37) 154:00:0  8086  09A2   0x088000	RC IntEP	Other Base System Component
NEW:	 38) 154:00:1  8086  09A4   0x088000	RC IntEP	Other Base System Component
NEW:	 39) 154:00:2  8086  09A3   0x088000	RC IntEP	Other Base System Component
NEW:	 40) 154:00:4  8086  0B23   0x080700	RC EvtColl	RC Event Collector Base System Component
NEW:	 41) 198:00:0  8086  09A2   0x088000	RC IntEP	Other Base System Component
NEW:	 42) 198:00:1  8086  09A4   0x088000	RC IntEP	Other Base System Component
NEW:	 43) 198:00:2  8086  09A3   0x088000	RC IntEP	Other Base System Component
NEW:	 44) 198:00:4  8086  0B23   0x080700	RC EvtColl	RC Event Collector Base System Component
NEW:	 45) 242:00:0  8086  09A2   0x088000	RC IntEP	Other Base System Component
NEW:	 46) 242:00:1  8086  09A4   0x088000	RC IntEP	Other Base System Component
NEW:	 47) 242:00:2  8086  09A3   0x088000	RC IntEP	Other Base System Component
NEW:	 48) 242:00:4  8086  0B23   0x080700	RC EvtColl	RC Event Collector Base System Component
NEW:	 49) 242:01:0  8086  0B25   0x088000	RC IntEP	Other Base System Component
NEW:	 50) 242:03:0  8086  09A6   0x088000	RC IntEP	Other Base System Component
NEW:	 51) 242:03:1  8086  09A7   0x088000	RC IntEP	Other Base System Component
NEW:	 52) 254:00:0  8086  3250   0x088000	RC IntEP	Other Base System Component
NEW:	 53) 254:00:1  8086  3251   0x088000	RC IntEP	Other Base System Component
NEW:	 54) 254:00:2  8086  3252   0x088000	RC IntEP	Other Base System Component
NEW:	 55) 254:00:3  8086  0998   0x060000	RC IntEP	Host Bridge
NEW:	 56) 254:00:5  8086  3255   0x088000	RC IntEP	Other Base System Component
NEW:	 57) 254:01:0  8086  3240   0x088000	RC IntEP	Other Base System Component
NEW:	 58) 254:01:1  8086  3241   0x088000	RC IntEP	Other Base System Component
NEW:	 59) 254:01:2  8086  3242   0x088000	RC IntEP	Other Base System Component
NEW:	 60) 254:02:0  8086  3240   0x088000	RC IntEP	Other Base System Component
NEW:	 61) 254:02:1  8086  3241   0x088000	RC IntEP	Other Base System Component
NEW:	 62) 254:02:2  8086  3242   0x088000	RC IntEP	Other Base System Component
NEW:	 63) 254:03:0  8086  3240   0x088000	RC IntEP	Other Base System Component
NEW:	 64) 254:03:1  8086  3241   0x088000	RC IntEP	Other Base System Component
NEW:	 65) 254:03:2  8086  3242   0x088000	RC IntEP	Other Base System Component
NEW:	 66) 254:05:0  8086  3245   0x088000	RC IntEP	Other Base System Component
NEW:	 67) 254:05:1  8086  3246   0x088000	RC IntEP	Other Base System Component
NEW:	 68) 254:05:2  8086  3247   0x088000	RC IntEP	Other Base System Component
NEW:	 69) 254:06:0  8086  3245   0x088000	RC IntEP	Other Base System Component
NEW:	 70) 254:06:1  8086  3246   0x088000	RC IntEP	Other Base System Component
NEW:	 71) 254:06:2  8086  3247   0x088000	RC IntEP	Other Base System Component
NEW:	 72) 254:07:0  8086  3245   0x088000	RC IntEP	Other Base System Component
NEW:	 73) 254:07:1  8086  3246   0x088000	RC IntEP	Other Base System Component
NEW:	 74) 254:07:2  8086  3247   0x088000	RC IntEP	Other Base System Component
NEW:	 75) 254:12:0  8086  324A   0x110100	RC IntEP	Performance counters Signal Processing Controller
NEW:	 76) 254:13:0  8086  324A   0x110100	RC IntEP	Performance counters Signal Processing Controller
NEW:	 77) 254:14:0  8086  324A   0x110100	RC IntEP	Performance counters Signal Processing Controller
NEW:	 78) 254:15:0  8086  324A   0x110100	RC IntEP	Performance counters Signal Processing Controller
NEW:	 79) 254:26:0  8086  2880   0x110100	RC IntEP	Performance counters Signal Processing Controller
NEW:	 80) 254:27:0  8086  2880   0x110100	RC IntEP	Performance counters Signal Processing Controller
NEW:	 81) 254:28:0  8086  2880   0x110100	RC IntEP	Performance counters Signal Processing Controller
NEW:	 82) 254:29:0  8086  2880   0x110100	RC IntEP	Performance counters Signal Processing Controller
NEW:	 83) 255:00:0  8086  324C   0x088000	RC IntEP	Other Base System Component
NEW:	 84) 255:00:1  8086  324C   0x088000	RC IntEP	Other Base System Component
NEW:	 85) 255:00:2  8086  324C   0x088000	RC IntEP	Other Base System Component
NEW:	 86) 255:00:3  8086  324C   0x088000	RC IntEP	Other Base System Component
NEW:	 87) 255:00:4  8086  324C   0x088000	RC IntEP	Other Base System Component
NEW:	 88) 255:00:5  8086  324C   0x088000	RC IntEP	Other Base System Component
NEW:	 89) 255:00:6  8086  324C   0x088000	RC IntEP	Other Base System Component
NEW:	 90) 255:00:7  8086  324C   0x088000	RC IntEP	Other Base System Component
NEW:	 91) 255:01:0  8086  324C   0x088000	RC IntEP	Other Base System Component
NEW:	 92) 255:01:1  8086  324C   0x088000	RC IntEP	Other Base System Component
NEW:	 93) 255:01:2  8086  324C   0x088000	RC IntEP	Other Base System Component
NEW:	 94) 255:01:3  8086  324C   0x088000	RC IntEP	Other Base System Component
NEW:	 95) 255:01:4  8086  324C   0x088000	RC IntEP	Other Base System Component
NEW:	 96) 255:01:5  8086  324C   0x088000	RC IntEP	Other Base System Component
NEW:	 97) 255:01:6  8086  324C   0x088000	RC IntEP	Other Base System Component
NEW:	 98) 255:01:7  8086  324C   0x088000	RC IntEP	Other Base System Component
NEW:	 99) 255:02:0  8086  324C   0x088000	RC IntEP	Other Base System Component
NEW:	100) 255:02:1  8086  324C   0x088000	RC IntEP	Other Base System Component
NEW:	101) 255:02:2  8086  324C   0x088000	RC IntEP	Other Base System Component
NEW:	102) 255:02:3  8086  324C   0x088000	RC IntEP	Other Base System Component
NEW:	103) 255:02:4  8086  324C   0x088000	RC IntEP	Other Base System Component
NEW:	104) 255:02:5  8086  324C   0x088000	RC IntEP	Other Base System Component
NEW:	105) 255:02:6  8086  324C   0x088000	RC IntEP	Other Base System Component
NEW:	106) 255:02:7  8086  324C   0x088000	RC IntEP	Other Base System Component
NEW:	107) 255:10:0  8086  324D   0x088000	RC IntEP	Other Base System Component
NEW:	108) 255:10:1  8086  324D   0x088000	RC IntEP	Other Base System Component
NEW:	109) 255:10:2  8086  324D   0x088000	RC IntEP	Other Base System Component
NEW:	110) 255:10:3  8086  324D   0x088000	RC IntEP	Other Base System Component
NEW:	111) 255:10:4  8086  324D   0x088000	RC IntEP	Other Base System Component
NEW:	112) 255:10:5  8086  324D   0x088000	RC IntEP	Other Base System Component
NEW:	113) 255:10:6  8086  324D   0x088000	RC IntEP	Other Base System Component
NEW:	114) 255:10:7  8086  324D   0x088000	RC IntEP	Other Base System Component
NEW:	115) 255:11:0  8086  324D   0x088000	RC IntEP	Other Base System Component
NEW:	116) 255:11:1  8086  324D   0x088000	RC IntEP	Other Base System Component
NEW:	117) 255:11:2  8086  324D   0x088000	RC IntEP	Other Base System Component
NEW:	118) 255:11:3  8086  324D   0x088000	RC IntEP	Other Base System Component
NEW:	119) 255:11:4  8086  324D   0x088000	RC IntEP	Other Base System Component
NEW:	120) 255:11:5  8086  324D   0x088000	RC IntEP	Other Base System Component
NEW:	121) 255:11:6  8086  324D   0x088000	RC IntEP	Other Base System Component
NEW:	122) 255:11:7  8086  324D   0x088000	RC IntEP	Other Base System Component
NEW:	123) 255:12:0  8086  324D   0x088000	RC IntEP	Other Base System Component
NEW:	124) 255:12:1  8086  324D   0x088000	RC IntEP	Other Base System Component
NEW:	125) 255:12:2  8086  324D   0x088000	RC IntEP	Other Base System Component
NEW:	126) 255:12:3  8086  324D   0x088000	RC IntEP	Other Base System Component
NEW:	127) 255:12:4  8086  324D   0x088000	RC IntEP	Other Base System Component
NEW:	128) 255:12:5  8086  324D   0x088000	RC IntEP	Other Base System Component
NEW:	129) 255:12:6  8086  324D   0x088000	RC IntEP	Other Base System Component
NEW:	130) 255:12:7  8086  324D   0x088000	RC IntEP	Other Base System Component
NEW:	131) 255:29:0  8086  344F   0x088000	RC IntEP	Other Base System Component
NEW:	132) 255:29:1  8086  3457   0x088000	RC IntEP	Other Base System Component
	     255:30:0  8086  3258   0x08        Type 0 Hdr	Base System Component
	     255:30:1  8086  3259   0x08        Type 0 Hdr	Base System Component
	     255:30:2  8086  325A   0x08        Type 0 Hdr	Base System Component
	     255:30:3  8086  325B   0x08        Type 0 Hdr	Base System Component
	     255:30:4  8086  325C   0x08        Type 0 Hdr	Base System Component
	     255:30:5  8086  325D   0x08        Type 0 Hdr	Base System Component
	     255:30:6  8086  325E   0x08        Type 0 Hdr	Base System Component
	     255:30:7  8086  325F   0x08        Type 0 Hdr	Base System Component

65384 Bus:Device:Functions scanned with invalid Vendor ID(s) 
   20 non-PCI(e) devices (or Header only) found.
Max Bus Number to scan: 255
Begin PCIECV Test at: 2025/03/17 22:28:03
Spec Rev: Test against 5.0 spec only
Device Type:  Switch Downstream Port
           Selected DUT:  112:01:0 VenID= 205E DevID= 5104 [Unknown]	PCI-to-PCI Bridge
Downstream Link Partner:  113:00:0 VenID= 144D DevID= A824 {Samsung Electronics Co., Ltd.}	NVMe Mass Storage Controller
Number of Retimers in Link:  0

ALERT:  DUT is 32GT/s capable, but the Link Partner is only 16GT/s capable.
Maximum timeout from reset de-assertion to first allowed Cfg command:      10000ms. (1000ms max for IL)
Minimum delay from reset de-assertion (and DL_Up when applicable) to first Type 0 Cfg access attempt:  1000ms. ( 100ms max for IL)
Minimum delay from reset de-assertion (and DL_Up when applicable) to first Type 1 Cfg access attempt:  1000ms. ( 100ms max for IL)
Stop On Fail iteration 8000 from beginning of execution (0 value means testing will not stop on any failure)
Reset Mechanism:  ALL
Link Width chosen: x8.
Test Selection: Individual Test Case(s)
Reset LinkSpeed


   Starting Test: TD_1_62 DPC Ext Cap Struct
Rst = SBR
LS = 16.0 GT/s	LW = 8
This is a Basic Function.


INI path = /home/sd/cv/PCIeCV-5.0.195.0/linux/hwa/amd64/cv5/ini/1_62.ini
RP PIO Log Size (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Default = 0
DPC RP Busy (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Default = 0
RP PIO First Error Pointer (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Default = 0. Test = RO
Cfg CA Cpl Status (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RW1CS
Cfg CTO Status (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RW1CS
RsvdZ_7-3 Status (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RO
I/O UR Cpl Status (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RW1CS
I/O CA Cpl Status (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RW1CS
I/O CTO Status (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RW1CS
RsvdZ_15-11 Status (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RO
Mem UR Cpl Status (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RW1CS
Mem CA Cpl Status (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RW1CS
Mem CTO Status (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RW1CS
RsvdZ_31-19 Status (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RO
Cfg UR Cpl Mask (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
Cfg CA Cpl Mask (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
Cfg CTO Mask (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
RsvdP_7-3 Mask (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RO
I/O UR Cpl Mask (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
I/O CA Cpl Mask (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
I/O CTO Mask (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RW
RsvdP_15-11 Mask (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RO
Mem UR Cpl Mask (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
Mem CA Cpl Mask (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
Mem CTO Mask (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
RsvdP_31-19 Mask (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RO
Cfg UR Cpl Severity (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
Cfg CA Cpl Severity (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
Cfg CTO Severity (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
RsvdP_7-3 Severity (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RO
I/O UR Cpl Severity (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
I/O CA Cpl Severity (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
I/O CTO Severity (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
RsvdP_15-11 Severity (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RO
Mem UR Cpl Severity (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
Mem CA Cpl Severity (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
Mem CTO Severity (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
RsvdP_31-19 Severity (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RO
Cfg UR Cpl SysError (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
Cfg CA Cpl SysError (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
Cfg CTO SysError (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
RsvdP_7-3 SysError (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RO
I/O UR Cpl SysError (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
I/O CA Cpl SysError (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
I/O CTO SysError (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
RsvdP_15-11 SysError (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RO
Mem UR Cpl SysError (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
Mem CA Cpl SysError (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
Mem CTO SysError (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
RsvdP_31-19 SysError (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RO
Cfg UR Cpl Exception (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
Cfg CA Cpl Exception (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
Cfg CTO Exception (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
RsvdP_7-3 Exception (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RO
I/O UR Cpl Exception (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
I/O CA Cpl Exception (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
I/O CTO Exception (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
RsvdP_15-11 Exception (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RO
Mem UR Cpl Exception (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
Mem CA Cpl Exception (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
Mem CTO Exception (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
RsvdP_31-19 Exception (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RO
DPC SIG_SFW Status attribute(s) modified from ini default;  ERR_COR subclass capable unsupported; Test=RO


[DPC Extended Capability Header Register : PCI Express Extended Capability ID] 
Default: Expected=0x1D, Actual=0x1D	
 RO 4 byte(s)
Initl  Rd=0x1D	Wr 1's Comp=0x3581FFE2
Actual Rd=0x1D.	Wr 1's     =0x3581FFFF
Actual Rd=0x1D.	
Default: Expected=0x1D, Actual=0x1D	
 RO 2 byte(s)
Initl  Rd=0x1D	Wr 1's Comp=0xFFE2
Actual Rd=0x1D.	Wr 1's     =0xFFFF
Actual Rd=0x1D.	

[DPC Extended Capability Header Register : Capability Version] 
Default: Expected=0x1, Actual=0x1	
 RO 4 byte(s)
Initl  Rd=0x1	Wr 1's Comp=0x358E001D
Actual Rd=0x1.	Wr 1's     =0x358F001D
Actual Rd=0x1.	
Default: Expected=0x1, Actual=0x1	
 RO 2 byte(s)
Initl  Rd=0x1	Wr 1's Comp=0x8E00
Actual Rd=0x1.	Wr 1's     =0x8F00
Actual Rd=0x1.	
Default: Expected=0x1, Actual=0x1	
 RO 2 byte(s)
Initl  Rd=0x1	Wr 1's Comp=0x358E
Actual Rd=0x1.	Wr 1's     =0x358F
Actual Rd=0x1.	
Default: Expected=0x1, Actual=0x1	
 RO 1 byte(s)
Initl  Rd=0x1	Wr 1's Comp=0x8E
Actual Rd=0x1.	Wr 1's     =0x8F
Actual Rd=0x1.	

[DPC Extended Capability Header Register : Next Capability Offset] 
 RO 4 byte(s)
Initl  Rd=0x358	Wr 1's Comp=0xCA71001D
Actual Rd=0x358.	Wr 1's     =0xFFF1001D
Actual Rd=0x358.	
 RO 2 byte(s)
Initl  Rd=0x358	Wr 1's Comp=0xCA71
Actual Rd=0x358.	Wr 1's     =0xFFF1
Actual Rd=0x358.	

[DPC Capability Register : DPC Interrupt Message Number] 
 RO 2 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0x41F
Actual Rd=0x0.	Wr 1's     =0x41F
Actual Rd=0x0.	
 RO 1 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0x1F
Actual Rd=0x0.	Wr 1's     =0x1F
Actual Rd=0x0.	

[DPC Capability Register : RP Extensions for DPC (RPs)]  skipped.	 skipped.	

[DPC Capability Register : RP Extensions for DPC (Non-RPs)] 
Default: Expected=0x0, Actual=0x0	
 RO 2 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0x420
Actual Rd=0x0.	Wr 1's     =0x420
Actual Rd=0x0.	
Default: Expected=0x0, Actual=0x0	
 RO 1 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0x20
Actual Rd=0x0.	Wr 1's     =0x20
Actual Rd=0x0.	

[DPC Capability Register : Poisoned TLP Egress Blocking Supported] 
 RO 2 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0x440
Actual Rd=0x0.	Wr 1's     =0x440
Actual Rd=0x0.	
 RO 1 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0x40
Actual Rd=0x0.	Wr 1's     =0x40
Actual Rd=0x0.	

[DPC Capability Register : DPC Software Triggering Supported] 
 RO 2 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0x480
Actual Rd=0x0.	Wr 1's     =0x480
Actual Rd=0x0.	
 RO 1 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0x80
Actual Rd=0x0.	Wr 1's     =0x80
Actual Rd=0x0.	

[DPC Capability Register : RP PIO Log Size (RPs)]  skipped.	 skipped.	

[DPC Capability Register : RP PIO Log Size (Non-RPs)] 
ERROR:  
Default: Expected=0x0, Actual=0x4	
FAIL:  All fields must default to any default values specified in the PCIe specification.  

 RO 2 byte(s)
Initl  Rd=0x4	Wr 1's Comp=0xB00
Actual Rd=0x4.	Wr 1's     =0xF00
Actual Rd=0x4.	
ERROR:  
Default: Expected=0x0, Actual=0x4	
FAIL:  All fields must default to any default values specified in the PCIe specification.  

 RO 1 byte(s)
Initl  Rd=0x4	Wr 1's Comp=0xB
Actual Rd=0x4.	Wr 1's     =0xF
Actual Rd=0x4.	

[DPC Capability Register : DL_Active ERR_COR Signaling Supported] 
 RO 2 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0x1400
Actual Rd=0x0.	Wr 1's     =0x1400
Actual Rd=0x0.	
 RO 1 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0x14
Actual Rd=0x0.	Wr 1's     =0x14
Actual Rd=0x0.	

[DPC Capability Register : RsvdP_15-13] 
Default: Expected=0x0, Actual=0x0	
 RO 2 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0xE400
Actual Rd=0x0.	Wr 1's     =0xE400
Actual Rd=0x0.	
Default: Expected=0x0, Actual=0x0	
 RO 1 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0xE4
Actual Rd=0x0.	Wr 1's     =0xE4
Actual Rd=0x0.	

[DPC Control Register : DPC Trigger Enable] 
ERROR:  
Default: Expected=0x0, Actual=0x1	
FAIL:  All fields must default to any default values specified in the PCIe specification.  

 RW 2 byte(s)
Initl  Rd=0x1	Wr=0x0
Actual Rd=0x0.	Initl  Rd=0x1	Wr=0x2
Actual Rd=0x2.	Initl  Rd=0x1	Wr=0x3
Actual Rd=0x3.	Initl  Rd=0x1	Wr=0x1
Actual Rd=0x1.	Wr=0x0
Actual Rd=0x0.	<- Rest.

ERROR:  
Default: Expected=0x0, Actual=0x1	
FAIL:  All fields must default to any default values specified in the PCIe specification.  

 RW 1 byte(s)
Initl  Rd=0x1	Wr=0x0
Actual Rd=0x0.	Initl  Rd=0x1	Wr=0x2
Actual Rd=0x2.	Initl  Rd=0x1	Wr=0x3
Actual Rd=0x3.	Initl  Rd=0x1	Wr=0x1
Actual Rd=0x1.	Wr=0x0
Actual Rd=0x0.	<- Rest.


[DPC Control Register : DPC Completion Control] 
Default: Expected=0x0, Actual=0x0	
 RW 2 byte(s)
Initl  Rd=0x0	Wr=0x1
Actual Rd=0x1.	Initl  Rd=0x0	Wr=0x0
Actual Rd=0x0.	Wr=0x0
Actual Rd=0x0.	<- Rest.

ERROR:  
Default: Expected=0x0, Actual=0x1	
FAIL:  All fields must default to any default values specified in the PCIe specification.  

 RW 1 byte(s)
Initl  Rd=0x1	Wr=0x0
Actual Rd=0x0.	Initl  Rd=0x1	Wr=0x1
Actual Rd=0x1.	Wr=0x0
Actual Rd=0x0.	<- Rest.


[DPC Control Register : DPC Interrupt Enable] 
ERROR:  
Default: Expected=0x0, Actual=0x1	
FAIL:  All fields must default to any default values specified in the PCIe specification.  

 RW 2 byte(s)
Initl  Rd=0x1	Wr=0x0
Actual Rd=0x0.	Initl  Rd=0x1	Wr=0x1
Actual Rd=0x1.	Wr=0x0
Actual Rd=0x0.	<- Rest.

ERROR:  
Default: Expected=0x0, Actual=0x1	
FAIL:  All fields must default to any default values specified in the PCIe specification.  

 RW 1 byte(s)
Initl  Rd=0x1	Wr=0x0
Actual Rd=0x0.	Initl  Rd=0x1	Wr=0x1
Actual Rd=0x1.	Wr=0x0
Actual Rd=0x0.	<- Rest.


[DPC Control Register : DPC ERR_COR Enable] 
ERROR:  
Default: Expected=0x0, Actual=0x1	
FAIL:  All fields must default to any default values specified in the PCIe specification.  

 RW 2 byte(s)
Initl  Rd=0x1	Wr=0x0
Actual Rd=0x0.	Initl  Rd=0x1	Wr=0x1
Actual Rd=0x1.	Wr=0x0
Actual Rd=0x0.	<- Rest.

ERROR:  
Default: Expected=0x0, Actual=0x1	
FAIL:  All fields must default to any default values specified in the PCIe specification.  

 RW 1 byte(s)
Initl  Rd=0x1	Wr=0x0
Actual Rd=0x0.	Initl  Rd=0x1	Wr=0x1
Actual Rd=0x1.	Wr=0x0
Actual Rd=0x0.	<- Rest.


[DPC Control Register : Poisoned TLP Egress Blocking Enable] 
Default: Expected=0x0, Actual=0x0	
 RWRO 2 byte(s)
Initl  Rd=0x0	Wr=0x1
Actual Rd=0x0, RW mis-match.
Initl  Rd=0x0	Wr=0x0
Actual Rd=0x0.	Initl  Rd=0x0	Wr 1's Comp=0x21
Actual Rd=0x0.	Wr 1's     =0x21
Actual Rd=0x0.	Poisoned TLP Egress Blocking Enable - RW test mis-match, but passed RO portion of test.	Wr=0x0
Actual Rd=0x0.	<- Rest.

Default: Expected=0x0, Actual=0x0	
 RWRO 1 byte(s)
Initl  Rd=0x0	Wr=0x1
Actual Rd=0x0, RW mis-match.
Initl  Rd=0x0	Wr=0x0
Actual Rd=0x0.	Initl  Rd=0x0	Wr 1's Comp=0x21
Actual Rd=0x0.	Wr 1's     =0x21
Actual Rd=0x0.	Poisoned TLP Egress Blocking Enable - RW test mis-match, but passed RO portion of test.	Wr=0x0
Actual Rd=0x0.	<- Rest.


[DPC Control Register : DPC Software Trigger] 
Default: Expected=0x0, Actual=0x0	
 RO 2 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0x41
Actual Rd=0x0.	Wr 1's     =0x41
Actual Rd=0x0.	
Default: Expected=0x0, Actual=0x0	
 RO 1 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0x41
Actual Rd=0x0.	Wr 1's     =0x41
Actual Rd=0x0.	

[DPC Control Register : DL_Active ERR_COR Enable] 
Default: Expected=0x0, Actual=0x0	
 RWRO 2 byte(s)
Initl  Rd=0x0	Wr=0x1
Actual Rd=0x0, RW mis-match.
Initl  Rd=0x0	Wr=0x0
Actual Rd=0x0.	Initl  Rd=0x0	Wr 1's Comp=0x81
Actual Rd=0x0.	Wr 1's     =0x81
Actual Rd=0x0.	DL_Active ERR_COR Enable - RW test mis-match, but passed RO portion of test.	Wr=0x0
Actual Rd=0x0.	<- Rest.

Default: Expected=0x0, Actual=0x0	
 RWRO 1 byte(s)
Initl  Rd=0x0	Wr=0x1
Actual Rd=0x0, RW mis-match.
Initl  Rd=0x0	Wr=0x0
Actual Rd=0x0.	Initl  Rd=0x0	Wr 1's Comp=0x81
Actual Rd=0x0.	Wr 1's     =0x81
Actual Rd=0x0.	DL_Active ERR_COR Enable - RW test mis-match, but passed RO portion of test.	Wr=0x0
Actual Rd=0x0.	<- Rest.


[DPC Control Register : DPC SIG_SFW Enable] 
Default: Expected=0x0, Actual=0x0	
 RWRO 2 byte(s)
DPC SIG_SFW Enable passed RW portion of test

Default: Expected=0x0, Actual=0x0	
 RWRO 1 byte(s)
DPC SIG_SFW Enable passed RW portion of test


[DPC Control Register : RsvdP_15-9] 
Default: Expected=0x0, Actual=0x0	
 RO 2 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0xFE01
Actual Rd=0x0.	Wr 1's     =0xFE01
Actual Rd=0x0.	
Default: Expected=0x0, Actual=0x0	
 RO 1 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0xFE
Actual Rd=0x0.	Wr 1's     =0xFE
Actual Rd=0x0.	

[DPC Status Register : DPC Trigger Status] 
Default: Expected=0x0, Actual=0x0	
 RW1CS 2 byte(s)
Initl  Rd=0x0	Wr=0
Actual Rd=0x0.	Wr 1's=0x1
Actual Rd=0x0.	Wr1Clr=0x1	Pre-Rst Rd=0x0	Post-Rst Rd=0x0	
Default: Expected=0x0, Actual=0x0	
 RW1CS 1 byte(s)
Initl  Rd=0x0	Wr=0
Actual Rd=0x0.	Wr 1's=0x1
Actual Rd=0x0.	Wr1Clr=0x1	Pre-Rst Rd=0x0	Post-Rst Rd=0x0	

[DPC Status Register : DPC Trigger Reason] 
 ROS 2 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0x6
Actual Rd=0x0.	Wr 1's     =0x6
Actual Rd=0x0.	WrSIv=0xFFFFFFF9	Pre-Rst Rd=0x0	Post-Rst Rd=0x0	
 ROS 1 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0x6
Actual Rd=0x0.	Wr 1's     =0x6
Actual Rd=0x0.	WrSIv=0xFFFFFFF9	Pre-Rst Rd=0x0	Post-Rst Rd=0x0	

[DPC Status Register : DPC Interrupt Status] 
Default: Expected=0x0, Actual=0x0	
 RW1CS 2 byte(s)
Initl  Rd=0x0	Wr=0
Actual Rd=0x0.	Wr 1's=0x8
Actual Rd=0x0.	Wr1Clr=0x8	Pre-Rst Rd=0x0	Post-Rst Rd=0x0	
Default: Expected=0x0, Actual=0x0	
 RW1CS 1 byte(s)
Initl  Rd=0x0	Wr=0
Actual Rd=0x0.	Wr 1's=0x8
Actual Rd=0x0.	Wr1Clr=0x8	Pre-Rst Rd=0x0	Post-Rst Rd=0x0	

[DPC Status Register : DPC RP Busy (RPs)]  skipped.	 skipped.	

[DPC Status Register : DPC RP Busy (Non-RPs)] 
Default: Expected=0x0, Actual=0x0	
 RO 2 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0x10
Actual Rd=0x0.	Wr 1's     =0x10
Actual Rd=0x0.	
Default: Expected=0x0, Actual=0x0	
 RO 1 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0x10
Actual Rd=0x0.	Wr 1's     =0x10
Actual Rd=0x0.	

[DPC Status Register : DPC Trigger Reason Extension] 
 ROS 2 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0x60
Actual Rd=0x0.	Wr 1's     =0x60
Actual Rd=0x0.	WrSIv=0xFFFFFF9F	Pre-Rst Rd=0x0	Post-Rst Rd=0x0	
 ROS 1 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0x60
Actual Rd=0x0.	Wr 1's     =0x60
Actual Rd=0x0.	WrSIv=0xFFFFFF9F	Pre-Rst Rd=0x0	Post-Rst Rd=0x0	

[DPC Status Register : RsvdZ_7] 
Default: Expected=0x0, Actual=0x0	
 RO 2 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0x80
Actual Rd=0x0.	Wr 1's     =0x80
Actual Rd=0x0.	
Default: Expected=0x0, Actual=0x0	
 RO 1 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0x80
Actual Rd=0x0.	Wr 1's     =0x80
Actual Rd=0x0.	

[DPC Status Register : RP PIO First Error Pointer (RPs)]  skipped.	 skipped.	

[DPC Status Register : RP PIO First Error Pointer (Non-RPs)] 
Default: Expected=0x0, Actual=0x0	
 RO 2 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0x1F00
Actual Rd=0x0.	Wr 1's     =0x1F00
Actual Rd=0x0.	
Default: Expected=0x0, Actual=0x0	
 RO 1 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0x1F
Actual Rd=0x0.	Wr 1's     =0x1F
Actual Rd=0x0.	

[DPC Status Register : DPC SIG_SFW Status] 
Default: Expected=0x0, Actual=0x0	
 RO 2 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0x2000
Actual Rd=0x0.	Wr 1's     =0x2000
Actual Rd=0x0.	
Default: Expected=0x0, Actual=0x0	
 RO 1 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0x20
Actual Rd=0x0.	Wr 1's     =0x20
Actual Rd=0x0.	

[DPC Status Register : RsvdZ_15-14] 
Default: Expected=0x0, Actual=0x0	
 RO 2 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0xC000
Actual Rd=0x0.	Wr 1's     =0xC000
Actual Rd=0x0.	
Default: Expected=0x0, Actual=0x0	
 RO 1 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0xC0
Actual Rd=0x0.	Wr 1's     =0xC0
Actual Rd=0x0.	

[DPC Error Source ID Register : DPC Error Source ID] 
 ROS 2 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0xFFFF
Actual Rd=0x0.	Wr 1's     =0xFFFF
Actual Rd=0x0.	WrSIv=0xFFFF0000	Pre-Rst Rd=0x0	Post-Rst Rd=0x0	 skipped.	 skipped.	 skipped.	

[RP PIO Status Register : Cfg CA Cpl Status (RPs)]  skipped.	

[RP PIO Status Register : Cfg CA Cpl Status (RPs)]  skipped.	 skipped.	

[RP PIO Status Register : Cfg CTO Status (RPs)]  skipped.	 skipped.	 skipped.	

[RP PIO Status Register : RsvdZ_7-3 Status (RPs)]  skipped.	 skipped.	 skipped.	

[RP PIO Status Register : I/O UR Cpl Status (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Status Register : I/O CA Cpl Status (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Status Register : I/O CTO Status (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Status Register : RsvdZ_15-11 Status (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Status Register : Mem UR Cpl Status (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Status Register : Mem CA Cpl Status (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Status Register : Mem CTO Status (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Status Register : RsvdZ_31-19 Status (RPs)]  skipped.	 skipped.	

[RP PIO Mask Register : Cfg UR Cpl Mask (RPs)]  skipped.	

[RP PIO Mask Register : Cfg UR Cpl Mask (RPs)]  skipped.	 skipped.	

[RP PIO Mask Register : Cfg CA Cpl Mask (RPs)]  skipped.	 skipped.	 skipped.	

[RP PIO Mask Register : Cfg CTO Mask (RPs)]  skipped.	 skipped.	 skipped.	

[RP PIO Mask Register : RsvdP_7-3 Mask (RPs)]  skipped.	 skipped.	 skipped.	

[RP PIO Mask Register : I/O UR Cpl Mask (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Mask Register : I/O CA Cpl Mask (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Mask Register : I/O CTO Mask (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Mask Register : RsvdP_15-11 Mask (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Mask Register : Mem UR Cpl Mask (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Mask Register : Mem CA Cpl Mask (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Mask Register : Mem CTO Mask (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Mask Register : RsvdP_31-19 Mask (RPs)]  skipped.	 skipped.	

[RP PIO Severity Register : Cfg UR Cpl Severity (RPs)]  skipped.	

[RP PIO Severity Register : Cfg UR Cpl Severity (RPs)]  skipped.	 skipped.	

[RP PIO Severity Register : Cfg CA Cpl Severity (RPs)]  skipped.	 skipped.	 skipped.	

[RP PIO Severity Register : Cfg CTO Severity (RPs)]  skipped.	 skipped.	 skipped.	

[RP PIO Severity Register : RsvdP_7-3 Severity (RPs)]  skipped.	 skipped.	 skipped.	

[RP PIO Severity Register : I/O UR Cpl Severity (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Severity Register : I/O CA Cpl Severity (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Severity Register : I/O CTO Severity (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Severity Register : RsvdP_15-11 Severity (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Severity Register : Mem UR Cpl Severity (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Severity Register : Mem CA Cpl Severity (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Severity Register : Mem CTO Severity (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Severity Register : RsvdP_31-19 Severity (RPs)]  skipped.	 skipped.	

[RP PIO SysError Register : Cfg UR Cpl SysError (RPs)]  skipped.	

[RP PIO SysError Register : Cfg UR Cpl SysError (RPs)]  skipped.	 skipped.	

[RP PIO SysError Register : Cfg CA Cpl SysError (RPs)]  skipped.	 skipped.	 skipped.	

[RP PIO SysError Register : Cfg CTO SysError (RPs)]  skipped.	 skipped.	 skipped.	

[RP PIO SysError Register : RsvdP_7-3 SysError (RPs)]  skipped.	 skipped.	 skipped.	

[RP PIO SysError Register : I/O UR Cpl SysError (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO SysError Register : I/O CA Cpl SysError (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO SysError Register : I/O CTO SysError (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO SysError Register : RsvdP_15-11 SysError (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO SysError Register : Mem UR Cpl SysError (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO SysError Register : Mem CA Cpl SysError (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO SysError Register : Mem CTO SysError (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO SysError Register : RsvdP_31-19 SysError (RPs)]  skipped.	 skipped.	

[RP PIO Exception Register : Cfg UR Cpl Exception (RPs)]  skipped.	

[RP PIO Exception Register : Cfg UR Cpl Exception (RPs)]  skipped.	 skipped.	

[RP PIO Exception Register : Cfg CA Cpl Exception (RPs)]  skipped.	 skipped.	 skipped.	

[RP PIO Exception Register : Cfg CTO Exception (RPs)]  skipped.	 skipped.	 skipped.	

[RP PIO Exception Register : RsvdP_7-3 Exception (RPs)]  skipped.	 skipped.	 skipped.	

[RP PIO Exception Register : I/O UR Cpl Exception (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Exception Register : I/O CA Cpl Exception (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Exception Register : I/O CTO Exception (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Exception Register : RsvdP_15-11 Exception (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Exception Register : Mem UR Cpl Exception (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Exception Register : Mem CA Cpl Exception (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Exception Register : Mem CTO Exception (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Exception Register : RsvdP_31-19 Exception (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	 skipped.	 skipped.	 skipped.	 skipped.	 skipped.	 skipped.	 skipped.	
Elapsed time: 276 secs.

     Stopping Test: TD_1_62 DPC Ext Cap Struct
     Number of: Fails (9); Aborts (0); Warnings (0); Alerts (0); Errors (9)



   Starting Test: TD_1_62 DPC Ext Cap Struct
Rst = LDE
LS = 16.0 GT/s	LW = 8
This is a Basic Function.


INI path = /home/sd/cv/PCIeCV-5.0.195.0/linux/hwa/amd64/cv5/ini/1_62.ini
RP PIO Log Size (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Default = 0
DPC RP Busy (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Default = 0
RP PIO First Error Pointer (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Default = 0. Test = RO
Cfg CA Cpl Status (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RW1CS
Cfg CTO Status (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RW1CS
RsvdZ_7-3 Status (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RO
I/O UR Cpl Status (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RW1CS
I/O CA Cpl Status (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RW1CS
I/O CTO Status (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RW1CS
RsvdZ_15-11 Status (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RO
Mem UR Cpl Status (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RW1CS
Mem CA Cpl Status (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RW1CS
Mem CTO Status (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RW1CS
RsvdZ_31-19 Status (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RO
Cfg UR Cpl Mask (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
Cfg CA Cpl Mask (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
Cfg CTO Mask (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
RsvdP_7-3 Mask (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RO
I/O UR Cpl Mask (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
I/O CA Cpl Mask (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
I/O CTO Mask (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RW
RsvdP_15-11 Mask (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RO
Mem UR Cpl Mask (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
Mem CA Cpl Mask (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
Mem CTO Mask (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
RsvdP_31-19 Mask (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RO
Cfg UR Cpl Severity (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
Cfg CA Cpl Severity (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
Cfg CTO Severity (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
RsvdP_7-3 Severity (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RO
I/O UR Cpl Severity (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
I/O CA Cpl Severity (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
I/O CTO Severity (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
RsvdP_15-11 Severity (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RO
Mem UR Cpl Severity (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
Mem CA Cpl Severity (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
Mem CTO Severity (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
RsvdP_31-19 Severity (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RO
Cfg UR Cpl SysError (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
Cfg CA Cpl SysError (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
Cfg CTO SysError (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
RsvdP_7-3 SysError (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RO
I/O UR Cpl SysError (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
I/O CA Cpl SysError (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
I/O CTO SysError (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
RsvdP_15-11 SysError (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RO
Mem UR Cpl SysError (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
Mem CA Cpl SysError (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
Mem CTO SysError (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
RsvdP_31-19 SysError (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RO
Cfg UR Cpl Exception (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
Cfg CA Cpl Exception (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
Cfg CTO Exception (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
RsvdP_7-3 Exception (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RO
I/O UR Cpl Exception (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
I/O CA Cpl Exception (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
I/O CTO Exception (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
RsvdP_15-11 Exception (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RO
Mem UR Cpl Exception (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
Mem CA Cpl Exception (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
Mem CTO Exception (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
RsvdP_31-19 Exception (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RO
DPC SIG_SFW Status attribute(s) modified from ini default;  ERR_COR subclass capable unsupported; Test=RO


[DPC Extended Capability Header Register : PCI Express Extended Capability ID] 
Default: Expected=0x1D, Actual=0x1D	
 RO 4 byte(s)
Initl  Rd=0x1D	Wr 1's Comp=0x3581FFE2
Actual Rd=0x1D.	Wr 1's     =0x3581FFFF
Actual Rd=0x1D.	
Default: Expected=0x1D, Actual=0x1D	
 RO 2 byte(s)
Initl  Rd=0x1D	Wr 1's Comp=0xFFE2
Actual Rd=0x1D.	Wr 1's     =0xFFFF
Actual Rd=0x1D.	

[DPC Extended Capability Header Register : Capability Version] 
Default: Expected=0x1, Actual=0x1	
 RO 4 byte(s)
Initl  Rd=0x1	Wr 1's Comp=0x358E001D
Actual Rd=0x1.	Wr 1's     =0x358F001D
Actual Rd=0x1.	
Default: Expected=0x1, Actual=0x1	
 RO 2 byte(s)
Initl  Rd=0x1	Wr 1's Comp=0x8E00
Actual Rd=0x1.	Wr 1's     =0x8F00
Actual Rd=0x1.	
Default: Expected=0x1, Actual=0x1	
 RO 2 byte(s)
Initl  Rd=0x1	Wr 1's Comp=0x358E
Actual Rd=0x1.	Wr 1's     =0x358F
Actual Rd=0x1.	
Default: Expected=0x1, Actual=0x1	
 RO 1 byte(s)
Initl  Rd=0x1	Wr 1's Comp=0x8E
Actual Rd=0x1.	Wr 1's     =0x8F
Actual Rd=0x1.	

[DPC Extended Capability Header Register : Next Capability Offset] 
 RO 4 byte(s)
Initl  Rd=0x358	Wr 1's Comp=0xCA71001D
Actual Rd=0x358.	Wr 1's     =0xFFF1001D
Actual Rd=0x358.	
 RO 2 byte(s)
Initl  Rd=0x358	Wr 1's Comp=0xCA71
Actual Rd=0x358.	Wr 1's     =0xFFF1
Actual Rd=0x358.	

[DPC Capability Register : DPC Interrupt Message Number] 
 RO 2 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0x41F
Actual Rd=0x0.	Wr 1's     =0x41F
Actual Rd=0x0.	
 RO 1 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0x1F
Actual Rd=0x0.	Wr 1's     =0x1F
Actual Rd=0x0.	

[DPC Capability Register : RP Extensions for DPC (RPs)]  skipped.	 skipped.	

[DPC Capability Register : RP Extensions for DPC (Non-RPs)] 
Default: Expected=0x0, Actual=0x0	
 RO 2 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0x420
Actual Rd=0x0.	Wr 1's     =0x420
Actual Rd=0x0.	
Default: Expected=0x0, Actual=0x0	
 RO 1 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0x20
Actual Rd=0x0.	Wr 1's     =0x20
Actual Rd=0x0.	

[DPC Capability Register : Poisoned TLP Egress Blocking Supported] 
 RO 2 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0x440
Actual Rd=0x0.	Wr 1's     =0x440
Actual Rd=0x0.	
 RO 1 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0x40
Actual Rd=0x0.	Wr 1's     =0x40
Actual Rd=0x0.	

[DPC Capability Register : DPC Software Triggering Supported] 
 RO 2 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0x480
Actual Rd=0x0.	Wr 1's     =0x480
Actual Rd=0x0.	
 RO 1 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0x80
Actual Rd=0x0.	Wr 1's     =0x80
Actual Rd=0x0.	

[DPC Capability Register : RP PIO Log Size (RPs)]  skipped.	 skipped.	

[DPC Capability Register : RP PIO Log Size (Non-RPs)] 
ERROR:  
Default: Expected=0x0, Actual=0x4	
FAIL:  All fields must default to any default values specified in the PCIe specification.  

 RO 2 byte(s)
Initl  Rd=0x4	Wr 1's Comp=0xB00
Actual Rd=0x4.	Wr 1's     =0xF00
Actual Rd=0x4.	
ERROR:  
Default: Expected=0x0, Actual=0x4	
FAIL:  All fields must default to any default values specified in the PCIe specification.  

 RO 1 byte(s)
Initl  Rd=0x4	Wr 1's Comp=0xB
Actual Rd=0x4.	Wr 1's     =0xF
Actual Rd=0x4.	

[DPC Capability Register : DL_Active ERR_COR Signaling Supported] 
 RO 2 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0x1400
Actual Rd=0x0.	Wr 1's     =0x1400
Actual Rd=0x0.	
 RO 1 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0x14
Actual Rd=0x0.	Wr 1's     =0x14
Actual Rd=0x0.	

[DPC Capability Register : RsvdP_15-13] 
Default: Expected=0x0, Actual=0x0	
 RO 2 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0xE400
Actual Rd=0x0.	Wr 1's     =0xE400
Actual Rd=0x0.	
Default: Expected=0x0, Actual=0x0	
 RO 1 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0xE4
Actual Rd=0x0.	Wr 1's     =0xE4
Actual Rd=0x0.	

[DPC Control Register : DPC Trigger Enable] 
ERROR:  
Default: Expected=0x0, Actual=0x1	
FAIL:  All fields must default to any default values specified in the PCIe specification.  

 RW 2 byte(s)
Initl  Rd=0x1	Wr=0x0
Actual Rd=0x0.	Initl  Rd=0x1	Wr=0x2
Actual Rd=0x2.	Initl  Rd=0x1	Wr=0x3
Actual Rd=0x3.	Initl  Rd=0x1	Wr=0x1
Actual Rd=0x1.	Wr=0x0
Actual Rd=0x0.	<- Rest.

ERROR:  
Default: Expected=0x0, Actual=0x1	
FAIL:  All fields must default to any default values specified in the PCIe specification.  

 RW 1 byte(s)
Initl  Rd=0x1	Wr=0x0
Actual Rd=0x0.	Initl  Rd=0x1	Wr=0x2
Actual Rd=0x2.	Initl  Rd=0x1	Wr=0x3
Actual Rd=0x3.	Initl  Rd=0x1	Wr=0x1
Actual Rd=0x1.	Wr=0x0
Actual Rd=0x0.	<- Rest.


[DPC Control Register : DPC Completion Control] 
Default: Expected=0x0, Actual=0x0	
 RW 2 byte(s)
Initl  Rd=0x0	Wr=0x1
Actual Rd=0x1.	Initl  Rd=0x0	Wr=0x0
Actual Rd=0x0.	Wr=0x0
Actual Rd=0x0.	<- Rest.

ERROR:  
Default: Expected=0x0, Actual=0x1	
FAIL:  All fields must default to any default values specified in the PCIe specification.  

 RW 1 byte(s)
Initl  Rd=0x1	Wr=0x0
Actual Rd=0x0.	Initl  Rd=0x1	Wr=0x1
Actual Rd=0x1.	Wr=0x0
Actual Rd=0x0.	<- Rest.


[DPC Control Register : DPC Interrupt Enable] 
ERROR:  
Default: Expected=0x0, Actual=0x1	
FAIL:  All fields must default to any default values specified in the PCIe specification.  

 RW 2 byte(s)
Initl  Rd=0x1	Wr=0x0
Actual Rd=0x0.	Initl  Rd=0x1	Wr=0x1
Actual Rd=0x1.	Wr=0x0
Actual Rd=0x0.	<- Rest.

ERROR:  
Default: Expected=0x0, Actual=0x1	
FAIL:  All fields must default to any default values specified in the PCIe specification.  

 RW 1 byte(s)
Initl  Rd=0x1	Wr=0x0
Actual Rd=0x0.	Initl  Rd=0x1	Wr=0x1
Actual Rd=0x1.	Wr=0x0
Actual Rd=0x0.	<- Rest.


[DPC Control Register : DPC ERR_COR Enable] 
ERROR:  
Default: Expected=0x0, Actual=0x1	
FAIL:  All fields must default to any default values specified in the PCIe specification.  

 RW 2 byte(s)
Initl  Rd=0x1	Wr=0x0
Actual Rd=0x0.	Initl  Rd=0x1	Wr=0x1
Actual Rd=0x1.	Wr=0x0
Actual Rd=0x0.	<- Rest.

ERROR:  
Default: Expected=0x0, Actual=0x1	
FAIL:  All fields must default to any default values specified in the PCIe specification.  

 RW 1 byte(s)
Initl  Rd=0x1	Wr=0x0
Actual Rd=0x0.	Initl  Rd=0x1	Wr=0x1
Actual Rd=0x1.	Wr=0x0
Actual Rd=0x0.	<- Rest.


[DPC Control Register : Poisoned TLP Egress Blocking Enable] 
Default: Expected=0x0, Actual=0x0	
 RWRO 2 byte(s)
Initl  Rd=0x0	Wr=0x1
Actual Rd=0x0, RW mis-match.
Initl  Rd=0x0	Wr=0x0
Actual Rd=0x0.	Initl  Rd=0x0	Wr 1's Comp=0x21
Actual Rd=0x0.	Wr 1's     =0x21
Actual Rd=0x0.	Poisoned TLP Egress Blocking Enable - RW test mis-match, but passed RO portion of test.	Wr=0x0
Actual Rd=0x0.	<- Rest.

Default: Expected=0x0, Actual=0x0	
 RWRO 1 byte(s)
Initl  Rd=0x0	Wr=0x1
Actual Rd=0x0, RW mis-match.
Initl  Rd=0x0	Wr=0x0
Actual Rd=0x0.	Initl  Rd=0x0	Wr 1's Comp=0x21
Actual Rd=0x0.	Wr 1's     =0x21
Actual Rd=0x0.	Poisoned TLP Egress Blocking Enable - RW test mis-match, but passed RO portion of test.	Wr=0x0
Actual Rd=0x0.	<- Rest.


[DPC Control Register : DPC Software Trigger] 
Default: Expected=0x0, Actual=0x0	
 RO 2 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0x41
Actual Rd=0x0.	Wr 1's     =0x41
Actual Rd=0x0.	
Default: Expected=0x0, Actual=0x0	
 RO 1 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0x41
Actual Rd=0x0.	Wr 1's     =0x41
Actual Rd=0x0.	

[DPC Control Register : DL_Active ERR_COR Enable] 
Default: Expected=0x0, Actual=0x0	
 RWRO 2 byte(s)
Initl  Rd=0x0	Wr=0x1
Actual Rd=0x0, RW mis-match.
Initl  Rd=0x0	Wr=0x0
Actual Rd=0x0.	Initl  Rd=0x0	Wr 1's Comp=0x81
Actual Rd=0x0.	Wr 1's     =0x81
Actual Rd=0x0.	DL_Active ERR_COR Enable - RW test mis-match, but passed RO portion of test.	Wr=0x0
Actual Rd=0x0.	<- Rest.

Default: Expected=0x0, Actual=0x0	
 RWRO 1 byte(s)
Initl  Rd=0x0	Wr=0x1
Actual Rd=0x0, RW mis-match.
Initl  Rd=0x0	Wr=0x0
Actual Rd=0x0.	Initl  Rd=0x0	Wr 1's Comp=0x81
Actual Rd=0x0.	Wr 1's     =0x81
Actual Rd=0x0.	DL_Active ERR_COR Enable - RW test mis-match, but passed RO portion of test.	Wr=0x0
Actual Rd=0x0.	<- Rest.


[DPC Control Register : DPC SIG_SFW Enable] 
Default: Expected=0x0, Actual=0x0	
 RWRO 2 byte(s)
DPC SIG_SFW Enable passed RW portion of test

Default: Expected=0x0, Actual=0x0	
 RWRO 1 byte(s)
DPC SIG_SFW Enable passed RW portion of test


[DPC Control Register : RsvdP_15-9] 
Default: Expected=0x0, Actual=0x0	
 RO 2 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0xFE01
Actual Rd=0x0.	Wr 1's     =0xFE01
Actual Rd=0x0.	
Default: Expected=0x0, Actual=0x0	
 RO 1 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0xFE
Actual Rd=0x0.	Wr 1's     =0xFE
Actual Rd=0x0.	

[DPC Status Register : DPC Trigger Status] 
Default: Expected=0x0, Actual=0x0	
 RW1CS 2 byte(s)
Initl  Rd=0x0	Wr=0
Actual Rd=0x0.	Wr 1's=0x1
Actual Rd=0x0.	Wr1Clr=0x1	Pre-Rst Rd=0x0	Post-Rst Rd=0x0	
Default: Expected=0x0, Actual=0x0	
 RW1CS 1 byte(s)
Initl  Rd=0x0	Wr=0
Actual Rd=0x0.	Wr 1's=0x1
Actual Rd=0x0.	Wr1Clr=0x1	Pre-Rst Rd=0x0	Post-Rst Rd=0x0	

[DPC Status Register : DPC Trigger Reason] 
 ROS 2 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0x6
Actual Rd=0x0.	Wr 1's     =0x6
Actual Rd=0x0.	WrSIv=0xFFFFFFF9	Pre-Rst Rd=0x0	Post-Rst Rd=0x0	
 ROS 1 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0x6
Actual Rd=0x0.	Wr 1's     =0x6
Actual Rd=0x0.	WrSIv=0xFFFFFFF9	Pre-Rst Rd=0x0	Post-Rst Rd=0x0	

[DPC Status Register : DPC Interrupt Status] 
Default: Expected=0x0, Actual=0x0	
 RW1CS 2 byte(s)
Initl  Rd=0x0	Wr=0
Actual Rd=0x0.	Wr 1's=0x8
Actual Rd=0x0.	Wr1Clr=0x8	Pre-Rst Rd=0x0	Post-Rst Rd=0x0	
Default: Expected=0x0, Actual=0x0	
 RW1CS 1 byte(s)
Initl  Rd=0x0	Wr=0
Actual Rd=0x0.	Wr 1's=0x8
Actual Rd=0x0.	Wr1Clr=0x8	Pre-Rst Rd=0x0	Post-Rst Rd=0x0	

[DPC Status Register : DPC RP Busy (RPs)]  skipped.	 skipped.	

[DPC Status Register : DPC RP Busy (Non-RPs)] 
Default: Expected=0x0, Actual=0x0	
 RO 2 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0x10
Actual Rd=0x0.	Wr 1's     =0x10
Actual Rd=0x0.	
Default: Expected=0x0, Actual=0x0	
 RO 1 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0x10
Actual Rd=0x0.	Wr 1's     =0x10
Actual Rd=0x0.	

[DPC Status Register : DPC Trigger Reason Extension] 
 ROS 2 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0x60
Actual Rd=0x0.	Wr 1's     =0x60
Actual Rd=0x0.	WrSIv=0xFFFFFF9F	Pre-Rst Rd=0x0	Post-Rst Rd=0x0	
 ROS 1 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0x60
Actual Rd=0x0.	Wr 1's     =0x60
Actual Rd=0x0.	WrSIv=0xFFFFFF9F	Pre-Rst Rd=0x0	Post-Rst Rd=0x0	

[DPC Status Register : RsvdZ_7] 
Default: Expected=0x0, Actual=0x0	
 RO 2 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0x80
Actual Rd=0x0.	Wr 1's     =0x80
Actual Rd=0x0.	
Default: Expected=0x0, Actual=0x0	
 RO 1 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0x80
Actual Rd=0x0.	Wr 1's     =0x80
Actual Rd=0x0.	

[DPC Status Register : RP PIO First Error Pointer (RPs)]  skipped.	 skipped.	

[DPC Status Register : RP PIO First Error Pointer (Non-RPs)] 
Default: Expected=0x0, Actual=0x0	
 RO 2 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0x1F00
Actual Rd=0x0.	Wr 1's     =0x1F00
Actual Rd=0x0.	
Default: Expected=0x0, Actual=0x0	
 RO 1 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0x1F
Actual Rd=0x0.	Wr 1's     =0x1F
Actual Rd=0x0.	

[DPC Status Register : DPC SIG_SFW Status] 
Default: Expected=0x0, Actual=0x0	
 RO 2 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0x2000
Actual Rd=0x0.	Wr 1's     =0x2000
Actual Rd=0x0.	
Default: Expected=0x0, Actual=0x0	
 RO 1 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0x20
Actual Rd=0x0.	Wr 1's     =0x20
Actual Rd=0x0.	

[DPC Status Register : RsvdZ_15-14] 
Default: Expected=0x0, Actual=0x0	
 RO 2 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0xC000
Actual Rd=0x0.	Wr 1's     =0xC000
Actual Rd=0x0.	
Default: Expected=0x0, Actual=0x0	
 RO 1 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0xC0
Actual Rd=0x0.	Wr 1's     =0xC0
Actual Rd=0x0.	

[DPC Error Source ID Register : DPC Error Source ID] 
 ROS 2 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0xFFFF
Actual Rd=0x0.	Wr 1's     =0xFFFF
Actual Rd=0x0.	WrSIv=0xFFFF0000	Pre-Rst Rd=0x0	Post-Rst Rd=0x0	 skipped.	 skipped.	 skipped.	

[RP PIO Status Register : Cfg CA Cpl Status (RPs)]  skipped.	

[RP PIO Status Register : Cfg CA Cpl Status (RPs)]  skipped.	 skipped.	

[RP PIO Status Register : Cfg CTO Status (RPs)]  skipped.	 skipped.	 skipped.	

[RP PIO Status Register : RsvdZ_7-3 Status (RPs)]  skipped.	 skipped.	 skipped.	

[RP PIO Status Register : I/O UR Cpl Status (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Status Register : I/O CA Cpl Status (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Status Register : I/O CTO Status (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Status Register : RsvdZ_15-11 Status (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Status Register : Mem UR Cpl Status (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Status Register : Mem CA Cpl Status (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Status Register : Mem CTO Status (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Status Register : RsvdZ_31-19 Status (RPs)]  skipped.	 skipped.	

[RP PIO Mask Register : Cfg UR Cpl Mask (RPs)]  skipped.	

[RP PIO Mask Register : Cfg UR Cpl Mask (RPs)]  skipped.	 skipped.	

[RP PIO Mask Register : Cfg CA Cpl Mask (RPs)]  skipped.	 skipped.	 skipped.	

[RP PIO Mask Register : Cfg CTO Mask (RPs)]  skipped.	 skipped.	 skipped.	

[RP PIO Mask Register : RsvdP_7-3 Mask (RPs)]  skipped.	 skipped.	 skipped.	

[RP PIO Mask Register : I/O UR Cpl Mask (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Mask Register : I/O CA Cpl Mask (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Mask Register : I/O CTO Mask (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Mask Register : RsvdP_15-11 Mask (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Mask Register : Mem UR Cpl Mask (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Mask Register : Mem CA Cpl Mask (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Mask Register : Mem CTO Mask (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Mask Register : RsvdP_31-19 Mask (RPs)]  skipped.	 skipped.	

[RP PIO Severity Register : Cfg UR Cpl Severity (RPs)]  skipped.	

[RP PIO Severity Register : Cfg UR Cpl Severity (RPs)]  skipped.	 skipped.	

[RP PIO Severity Register : Cfg CA Cpl Severity (RPs)]  skipped.	 skipped.	 skipped.	

[RP PIO Severity Register : Cfg CTO Severity (RPs)]  skipped.	 skipped.	 skipped.	

[RP PIO Severity Register : RsvdP_7-3 Severity (RPs)]  skipped.	 skipped.	 skipped.	

[RP PIO Severity Register : I/O UR Cpl Severity (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Severity Register : I/O CA Cpl Severity (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Severity Register : I/O CTO Severity (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Severity Register : RsvdP_15-11 Severity (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Severity Register : Mem UR Cpl Severity (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Severity Register : Mem CA Cpl Severity (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Severity Register : Mem CTO Severity (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Severity Register : RsvdP_31-19 Severity (RPs)]  skipped.	 skipped.	

[RP PIO SysError Register : Cfg UR Cpl SysError (RPs)]  skipped.	

[RP PIO SysError Register : Cfg UR Cpl SysError (RPs)]  skipped.	 skipped.	

[RP PIO SysError Register : Cfg CA Cpl SysError (RPs)]  skipped.	 skipped.	 skipped.	

[RP PIO SysError Register : Cfg CTO SysError (RPs)]  skipped.	 skipped.	 skipped.	

[RP PIO SysError Register : RsvdP_7-3 SysError (RPs)]  skipped.	 skipped.	 skipped.	

[RP PIO SysError Register : I/O UR Cpl SysError (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO SysError Register : I/O CA Cpl SysError (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO SysError Register : I/O CTO SysError (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO SysError Register : RsvdP_15-11 SysError (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO SysError Register : Mem UR Cpl SysError (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO SysError Register : Mem CA Cpl SysError (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO SysError Register : Mem CTO SysError (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO SysError Register : RsvdP_31-19 SysError (RPs)]  skipped.	 skipped.	

[RP PIO Exception Register : Cfg UR Cpl Exception (RPs)]  skipped.	

[RP PIO Exception Register : Cfg UR Cpl Exception (RPs)]  skipped.	 skipped.	

[RP PIO Exception Register : Cfg CA Cpl Exception (RPs)]  skipped.	 skipped.	 skipped.	

[RP PIO Exception Register : Cfg CTO Exception (RPs)]  skipped.	 skipped.	 skipped.	

[RP PIO Exception Register : RsvdP_7-3 Exception (RPs)]  skipped.	 skipped.	 skipped.	

[RP PIO Exception Register : I/O UR Cpl Exception (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Exception Register : I/O CA Cpl Exception (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Exception Register : I/O CTO Exception (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Exception Register : RsvdP_15-11 Exception (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Exception Register : Mem UR Cpl Exception (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Exception Register : Mem CA Cpl Exception (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Exception Register : Mem CTO Exception (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Exception Register : RsvdP_31-19 Exception (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	 skipped.	 skipped.	 skipped.	 skipped.	 skipped.	 skipped.	 skipped.	
Elapsed time: 277 secs.

     Stopping Test: TD_1_62 DPC Ext Cap Struct
     Number of: Fails (9); Aborts (0); Warnings (0); Alerts (0); Errors (9)



   Starting Test: TD_1_62 DPC Ext Cap Struct
Rst = NOT
LS = 16.0 GT/s	LW = 8
This is a Basic Function.


INI path = /home/sd/cv/PCIeCV-5.0.195.0/linux/hwa/amd64/cv5/ini/1_62.ini
RP PIO Log Size (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Default = 0
DPC RP Busy (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Default = 0
RP PIO First Error Pointer (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Default = 0. Test = RO
Cfg CA Cpl Status (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RW1CS
Cfg CTO Status (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RW1CS
RsvdZ_7-3 Status (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RO
I/O UR Cpl Status (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RW1CS
I/O CA Cpl Status (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RW1CS
I/O CTO Status (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RW1CS
RsvdZ_15-11 Status (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RO
Mem UR Cpl Status (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RW1CS
Mem CA Cpl Status (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RW1CS
Mem CTO Status (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RW1CS
RsvdZ_31-19 Status (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RO
Cfg UR Cpl Mask (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
Cfg CA Cpl Mask (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
Cfg CTO Mask (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
RsvdP_7-3 Mask (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RO
I/O UR Cpl Mask (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
I/O CA Cpl Mask (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
I/O CTO Mask (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RW
RsvdP_15-11 Mask (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RO
Mem UR Cpl Mask (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
Mem CA Cpl Mask (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
Mem CTO Mask (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
RsvdP_31-19 Mask (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RO
Cfg UR Cpl Severity (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
Cfg CA Cpl Severity (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
Cfg CTO Severity (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
RsvdP_7-3 Severity (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RO
I/O UR Cpl Severity (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
I/O CA Cpl Severity (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
I/O CTO Severity (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
RsvdP_15-11 Severity (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RO
Mem UR Cpl Severity (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
Mem CA Cpl Severity (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
Mem CTO Severity (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
RsvdP_31-19 Severity (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RO
Cfg UR Cpl SysError (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
Cfg CA Cpl SysError (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
Cfg CTO SysError (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
RsvdP_7-3 SysError (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RO
I/O UR Cpl SysError (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
I/O CA Cpl SysError (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
I/O CTO SysError (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
RsvdP_15-11 SysError (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RO
Mem UR Cpl SysError (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
Mem CA Cpl SysError (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
Mem CTO SysError (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
RsvdP_31-19 SysError (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RO
Cfg UR Cpl Exception (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
Cfg CA Cpl Exception (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
Cfg CTO Exception (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
RsvdP_7-3 Exception (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RO
I/O UR Cpl Exception (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
I/O CA Cpl Exception (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
I/O CTO Exception (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
RsvdP_15-11 Exception (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RO
Mem UR Cpl Exception (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
Mem CA Cpl Exception (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
Mem CTO Exception (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RWS
RsvdP_31-19 Exception (RPs) attribute(s) modified from ini default;  RP extension for DPC not supported; Test=RO
DPC SIG_SFW Status attribute(s) modified from ini default;  ERR_COR subclass capable unsupported; Test=RO


[DPC Extended Capability Header Register : PCI Express Extended Capability ID] 
Default: Expected=0x1D, Actual=0x1D using Type=ROS	
 RO 4 byte(s)
Initl  Rd=0x1D	Wr 1's Comp=0x3581FFE2
Actual Rd=0x1D.	Wr 1's     =0x3581FFFF
Actual Rd=0x1D.	
Default: Expected=0x1D, Actual=0x1D using Type=ROS	
 RO 2 byte(s)
Initl  Rd=0x1D	Wr 1's Comp=0xFFE2
Actual Rd=0x1D.	Wr 1's     =0xFFFF
Actual Rd=0x1D.	

[DPC Extended Capability Header Register : Capability Version] 
Default: Expected=0x1, Actual=0x1 using Type=ROS	
 RO 4 byte(s)
Initl  Rd=0x1	Wr 1's Comp=0x358E001D
Actual Rd=0x1.	Wr 1's     =0x358F001D
Actual Rd=0x1.	
Default: Expected=0x1, Actual=0x1 using Type=ROS	
 RO 2 byte(s)
Initl  Rd=0x1	Wr 1's Comp=0x8E00
Actual Rd=0x1.	Wr 1's     =0x8F00
Actual Rd=0x1.	
Default: Expected=0x1, Actual=0x1 using Type=ROS	
 RO 2 byte(s)
Initl  Rd=0x1	Wr 1's Comp=0x358E
Actual Rd=0x1.	Wr 1's     =0x358F
Actual Rd=0x1.	
Default: Expected=0x1, Actual=0x1 using Type=ROS	
 RO 1 byte(s)
Initl  Rd=0x1	Wr 1's Comp=0x8E
Actual Rd=0x1.	Wr 1's     =0x8F
Actual Rd=0x1.	

[DPC Extended Capability Header Register : Next Capability Offset] 
 RO 4 byte(s)
Initl  Rd=0x358	Wr 1's Comp=0xCA71001D
Actual Rd=0x358.	Wr 1's     =0xFFF1001D
Actual Rd=0x358.	
 RO 2 byte(s)
Initl  Rd=0x358	Wr 1's Comp=0xCA71
Actual Rd=0x358.	Wr 1's     =0xFFF1
Actual Rd=0x358.	

[DPC Capability Register : DPC Interrupt Message Number] 
 RO 2 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0x41F
Actual Rd=0x0.	Wr 1's     =0x41F
Actual Rd=0x0.	
 RO 1 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0x1F
Actual Rd=0x0.	Wr 1's     =0x1F
Actual Rd=0x0.	

[DPC Capability Register : RP Extensions for DPC (RPs)]  skipped.	 skipped.	

[DPC Capability Register : RP Extensions for DPC (Non-RPs)] 
Default: Expected=0x0, Actual=0x0 using Type=ROS	
 RO 2 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0x420
Actual Rd=0x0.	Wr 1's     =0x420
Actual Rd=0x0.	
Default: Expected=0x0, Actual=0x0 using Type=ROS	
 RO 1 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0x20
Actual Rd=0x0.	Wr 1's     =0x20
Actual Rd=0x0.	

[DPC Capability Register : Poisoned TLP Egress Blocking Supported] 
 RO 2 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0x440
Actual Rd=0x0.	Wr 1's     =0x440
Actual Rd=0x0.	
 RO 1 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0x40
Actual Rd=0x0.	Wr 1's     =0x40
Actual Rd=0x0.	

[DPC Capability Register : DPC Software Triggering Supported] 
 RO 2 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0x480
Actual Rd=0x0.	Wr 1's     =0x480
Actual Rd=0x0.	
 RO 1 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0x80
Actual Rd=0x0.	Wr 1's     =0x80
Actual Rd=0x0.	

[DPC Capability Register : RP PIO Log Size (RPs)]  skipped.	 skipped.	

[DPC Capability Register : RP PIO Log Size (Non-RPs)] 
Default: Expected=0x4, Actual=0x4 using Type=ROS	
 RO 2 byte(s)
Initl  Rd=0x4	Wr 1's Comp=0xB00
Actual Rd=0x4.	Wr 1's     =0xF00
Actual Rd=0x4.	
Default: Expected=0x4, Actual=0x4 using Type=ROS	
 RO 1 byte(s)
Initl  Rd=0x4	Wr 1's Comp=0xB
Actual Rd=0x4.	Wr 1's     =0xF
Actual Rd=0x4.	

[DPC Capability Register : DL_Active ERR_COR Signaling Supported] 
 RO 2 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0x1400
Actual Rd=0x0.	Wr 1's     =0x1400
Actual Rd=0x0.	
 RO 1 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0x14
Actual Rd=0x0.	Wr 1's     =0x14
Actual Rd=0x0.	

[DPC Capability Register : RsvdP_15-13] 
Default: Expected=0x0, Actual=0x0 using Type=ROS	
 RO 2 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0xE400
Actual Rd=0x0.	Wr 1's     =0xE400
Actual Rd=0x0.	
Default: Expected=0x0, Actual=0x0 using Type=ROS	
 RO 1 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0xE4
Actual Rd=0x0.	Wr 1's     =0xE4
Actual Rd=0x0.	

[DPC Control Register : DPC Trigger Enable] 
Default: Expected=0x1, Actual=0x1 using Type=RWS	
 RW 2 byte(s)
Initl  Rd=0x1	Wr=0x0
Actual Rd=0x0.	Initl  Rd=0x1	Wr=0x2
Actual Rd=0x2.	Initl  Rd=0x1	Wr=0x3
Actual Rd=0x3.	Initl  Rd=0x1	Wr=0x1
Actual Rd=0x1.	Wr=0x0
Actual Rd=0x0.	<- Rest.

Default: Expected=0x1, Actual=0x1 using Type=RWS	
 RW 1 byte(s)
Initl  Rd=0x0	Wr=0x1
Actual Rd=0x1.	Initl  Rd=0x0	Wr=0x2
Actual Rd=0x2.	Initl  Rd=0x0	Wr=0x3
Actual Rd=0x3.	Initl  Rd=0x0	Wr=0x0
Actual Rd=0x0.	Wr=0x0
Actual Rd=0x0.	<- Rest.


[DPC Control Register : DPC Completion Control] 
Default: Expected=0x1, Actual=0x1 using Type=RWS	
 RW 2 byte(s)
Initl  Rd=0x0	Wr=0x1
Actual Rd=0x1.	Initl  Rd=0x0	Wr=0x0
Actual Rd=0x0.	Wr=0x0
Actual Rd=0x0.	<- Rest.

Default: Expected=0x1, Actual=0x1 using Type=RWS	
 RW 1 byte(s)
Initl  Rd=0x0	Wr=0x1
Actual Rd=0x1.	Initl  Rd=0x0	Wr=0x0
Actual Rd=0x0.	Wr=0x0
Actual Rd=0x0.	<- Rest.


[DPC Control Register : DPC Interrupt Enable] 
Default: Expected=0x1, Actual=0x1 using Type=RWS	
 RW 2 byte(s)
Initl  Rd=0x0	Wr=0x1
Actual Rd=0x1.	Initl  Rd=0x0	Wr=0x0
Actual Rd=0x0.	Wr=0x0
Actual Rd=0x0.	<- Rest.

Default: Expected=0x1, Actual=0x1 using Type=RWS	
 RW 1 byte(s)
Initl  Rd=0x0	Wr=0x1
Actual Rd=0x1.	Initl  Rd=0x0	Wr=0x0
Actual Rd=0x0.	Wr=0x0
Actual Rd=0x0.	<- Rest.


[DPC Control Register : DPC ERR_COR Enable] 
Default: Expected=0x1, Actual=0x1 using Type=RWS	
 RW 2 byte(s)
Initl  Rd=0x0	Wr=0x1
Actual Rd=0x1.	Initl  Rd=0x0	Wr=0x0
Actual Rd=0x0.	Wr=0x0
Actual Rd=0x0.	<- Rest.

Default: Expected=0x1, Actual=0x1 using Type=RWS	
 RW 1 byte(s)
Initl  Rd=0x0	Wr=0x1
Actual Rd=0x1.	Initl  Rd=0x0	Wr=0x0
Actual Rd=0x0.	Wr=0x0
Actual Rd=0x0.	<- Rest.


[DPC Control Register : Poisoned TLP Egress Blocking Enable] 
Default: Expected=0x0, Actual=0x0 using Type=RWSRO	
 RWRO 2 byte(s)
Initl  Rd=0x0	Wr=0x1
Actual Rd=0x0, RW mis-match.
Initl  Rd=0x0	Wr=0x0
Actual Rd=0x0.	Initl  Rd=0x0	Wr 1's Comp=0x20
Actual Rd=0x0.	Wr 1's     =0x20
Actual Rd=0x0.	Poisoned TLP Egress Blocking Enable - RW test mis-match, but passed RO portion of test.	Wr=0x0
Actual Rd=0x0.	<- Rest.

Default: Expected=0x0, Actual=0x0 using Type=RWSRO	
 RWRO 1 byte(s)
Initl  Rd=0x0	Wr=0x1
Actual Rd=0x0, RW mis-match.
Initl  Rd=0x0	Wr=0x0
Actual Rd=0x0.	Initl  Rd=0x0	Wr 1's Comp=0x20
Actual Rd=0x0.	Wr 1's     =0x20
Actual Rd=0x0.	Poisoned TLP Egress Blocking Enable - RW test mis-match, but passed RO portion of test.	Wr=0x0
Actual Rd=0x0.	<- Rest.


[DPC Control Register : DPC Software Trigger] 
Default: Expected=0x0, Actual=0x0 using Type=ROS	
 RO 2 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0x40
Actual Rd=0x0.	Wr 1's     =0x40
Actual Rd=0x0.	
Default: Expected=0x0, Actual=0x0 using Type=ROS	
 RO 1 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0x40
Actual Rd=0x0.	Wr 1's     =0x40
Actual Rd=0x0.	

[DPC Control Register : DL_Active ERR_COR Enable] 
Default: Expected=0x0, Actual=0x0 using Type=RWSRO	
 RWRO 2 byte(s)
Initl  Rd=0x0	Wr=0x1
Actual Rd=0x0, RW mis-match.
Initl  Rd=0x0	Wr=0x0
Actual Rd=0x0.	Initl  Rd=0x0	Wr 1's Comp=0x80
Actual Rd=0x0.	Wr 1's     =0x80
Actual Rd=0x0.	DL_Active ERR_COR Enable - RW test mis-match, but passed RO portion of test.	Wr=0x0
Actual Rd=0x0.	<- Rest.

Default: Expected=0x0, Actual=0x0 using Type=RWSRO	
 RWRO 1 byte(s)
Initl  Rd=0x0	Wr=0x1
Actual Rd=0x0, RW mis-match.
Initl  Rd=0x0	Wr=0x0
Actual Rd=0x0.	Initl  Rd=0x0	Wr 1's Comp=0x80
Actual Rd=0x0.	Wr 1's     =0x80
Actual Rd=0x0.	DL_Active ERR_COR Enable - RW test mis-match, but passed RO portion of test.	Wr=0x0
Actual Rd=0x0.	<- Rest.


[DPC Control Register : DPC SIG_SFW Enable] 
Default: Expected=0x0, Actual=0x0 using Type=RWSRO	
 RWRO 2 byte(s)
DPC SIG_SFW Enable passed RW portion of test

Default: Expected=0x0, Actual=0x0 using Type=RWSRO	
 RWRO 1 byte(s)
DPC SIG_SFW Enable passed RW portion of test


[DPC Control Register : RsvdP_15-9] 
Default: Expected=0x0, Actual=0x0 using Type=ROS	
 RO 2 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0xFE00
Actual Rd=0x0.	Wr 1's     =0xFE00
Actual Rd=0x0.	
Default: Expected=0x0, Actual=0x0 using Type=ROS	
 RO 1 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0xFE
Actual Rd=0x0.	Wr 1's     =0xFE
Actual Rd=0x0.	

[DPC Status Register : DPC Trigger Status] 
Default: Expected=0x0, Actual=0x0	
 RW1CS 2 byte(s)
Initl  Rd=0x0	Wr=0
Actual Rd=0x0.	Wr 1's=0x1
Actual Rd=0x0.	Wr1Clr=0x1	Pre-Rst Rd=0x0	Post-Rst Rd=0x0	
Default: Expected=0x0, Actual=0x0	
 RW1CS 1 byte(s)
Initl  Rd=0x0	Wr=0
Actual Rd=0x0.	Wr 1's=0x1
Actual Rd=0x0.	Wr1Clr=0x1	Pre-Rst Rd=0x0	Post-Rst Rd=0x0	

[DPC Status Register : DPC Trigger Reason] 
 ROS 2 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0x6
Actual Rd=0x0.	Wr 1's     =0x6
Actual Rd=0x0.	WrSIv=0xFFFFFFF9	Pre-Rst Rd=0x0	Post-Rst Rd=0x0	
 ROS 1 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0x6
Actual Rd=0x0.	Wr 1's     =0x6
Actual Rd=0x0.	WrSIv=0xFFFFFFF9	Pre-Rst Rd=0x0	Post-Rst Rd=0x0	

[DPC Status Register : DPC Interrupt Status] 
Default: Expected=0x0, Actual=0x0	
 RW1CS 2 byte(s)
Initl  Rd=0x0	Wr=0
Actual Rd=0x0.	Wr 1's=0x8
Actual Rd=0x0.	Wr1Clr=0x8	Pre-Rst Rd=0x0	Post-Rst Rd=0x0	
Default: Expected=0x0, Actual=0x0	
 RW1CS 1 byte(s)
Initl  Rd=0x0	Wr=0
Actual Rd=0x0.	Wr 1's=0x8
Actual Rd=0x0.	Wr1Clr=0x8	Pre-Rst Rd=0x0	Post-Rst Rd=0x0	

[DPC Status Register : DPC RP Busy (RPs)]  skipped.	 skipped.	

[DPC Status Register : DPC RP Busy (Non-RPs)] 
Default: Expected=0x0, Actual=0x0 using Type=ROS	
 RO 2 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0x10
Actual Rd=0x0.	Wr 1's     =0x10
Actual Rd=0x0.	
Default: Expected=0x0, Actual=0x0 using Type=ROS	
 RO 1 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0x10
Actual Rd=0x0.	Wr 1's     =0x10
Actual Rd=0x0.	

[DPC Status Register : DPC Trigger Reason Extension] 
 ROS 2 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0x60
Actual Rd=0x0.	Wr 1's     =0x60
Actual Rd=0x0.	WrSIv=0xFFFFFF9F	Pre-Rst Rd=0x0	Post-Rst Rd=0x0	
 ROS 1 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0x60
Actual Rd=0x0.	Wr 1's     =0x60
Actual Rd=0x0.	WrSIv=0xFFFFFF9F	Pre-Rst Rd=0x0	Post-Rst Rd=0x0	

[DPC Status Register : RsvdZ_7] 
Default: Expected=0x0, Actual=0x0 using Type=ROS	
 RO 2 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0x80
Actual Rd=0x0.	Wr 1's     =0x80
Actual Rd=0x0.	
Default: Expected=0x0, Actual=0x0 using Type=ROS	
 RO 1 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0x80
Actual Rd=0x0.	Wr 1's     =0x80
Actual Rd=0x0.	

[DPC Status Register : RP PIO First Error Pointer (RPs)]  skipped.	 skipped.	

[DPC Status Register : RP PIO First Error Pointer (Non-RPs)] 
Default: Expected=0x0, Actual=0x0 using Type=ROS	
 RO 2 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0x1F00
Actual Rd=0x0.	Wr 1's     =0x1F00
Actual Rd=0x0.	
Default: Expected=0x0, Actual=0x0 using Type=ROS	
 RO 1 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0x1F
Actual Rd=0x0.	Wr 1's     =0x1F
Actual Rd=0x0.	

[DPC Status Register : DPC SIG_SFW Status] 
Default: Expected=0x0, Actual=0x0 using Type=ROS	
 RO 2 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0x2000
Actual Rd=0x0.	Wr 1's     =0x2000
Actual Rd=0x0.	
Default: Expected=0x0, Actual=0x0 using Type=ROS	
 RO 1 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0x20
Actual Rd=0x0.	Wr 1's     =0x20
Actual Rd=0x0.	

[DPC Status Register : RsvdZ_15-14] 
Default: Expected=0x0, Actual=0x0 using Type=ROS	
 RO 2 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0xC000
Actual Rd=0x0.	Wr 1's     =0xC000
Actual Rd=0x0.	
Default: Expected=0x0, Actual=0x0 using Type=ROS	
 RO 1 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0xC0
Actual Rd=0x0.	Wr 1's     =0xC0
Actual Rd=0x0.	

[DPC Error Source ID Register : DPC Error Source ID] 
 ROS 2 byte(s)
Initl  Rd=0x0	Wr 1's Comp=0xFFFF
Actual Rd=0x0.	Wr 1's     =0xFFFF
Actual Rd=0x0.	WrSIv=0xFFFF0000	Pre-Rst Rd=0x0	Post-Rst Rd=0x0	 skipped.	 skipped.	 skipped.	

[RP PIO Status Register : Cfg CA Cpl Status (RPs)]  skipped.	

[RP PIO Status Register : Cfg CA Cpl Status (RPs)]  skipped.	 skipped.	

[RP PIO Status Register : Cfg CTO Status (RPs)]  skipped.	 skipped.	 skipped.	

[RP PIO Status Register : RsvdZ_7-3 Status (RPs)]  skipped.	 skipped.	 skipped.	

[RP PIO Status Register : I/O UR Cpl Status (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Status Register : I/O CA Cpl Status (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Status Register : I/O CTO Status (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Status Register : RsvdZ_15-11 Status (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Status Register : Mem UR Cpl Status (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Status Register : Mem CA Cpl Status (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Status Register : Mem CTO Status (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Status Register : RsvdZ_31-19 Status (RPs)]  skipped.	 skipped.	

[RP PIO Mask Register : Cfg UR Cpl Mask (RPs)]  skipped.	

[RP PIO Mask Register : Cfg UR Cpl Mask (RPs)]  skipped.	 skipped.	

[RP PIO Mask Register : Cfg CA Cpl Mask (RPs)]  skipped.	 skipped.	 skipped.	

[RP PIO Mask Register : Cfg CTO Mask (RPs)]  skipped.	 skipped.	 skipped.	

[RP PIO Mask Register : RsvdP_7-3 Mask (RPs)]  skipped.	 skipped.	 skipped.	

[RP PIO Mask Register : I/O UR Cpl Mask (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Mask Register : I/O CA Cpl Mask (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Mask Register : I/O CTO Mask (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Mask Register : RsvdP_15-11 Mask (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Mask Register : Mem UR Cpl Mask (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Mask Register : Mem CA Cpl Mask (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Mask Register : Mem CTO Mask (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Mask Register : RsvdP_31-19 Mask (RPs)]  skipped.	 skipped.	

[RP PIO Severity Register : Cfg UR Cpl Severity (RPs)]  skipped.	

[RP PIO Severity Register : Cfg UR Cpl Severity (RPs)]  skipped.	 skipped.	

[RP PIO Severity Register : Cfg CA Cpl Severity (RPs)]  skipped.	 skipped.	 skipped.	

[RP PIO Severity Register : Cfg CTO Severity (RPs)]  skipped.	 skipped.	 skipped.	

[RP PIO Severity Register : RsvdP_7-3 Severity (RPs)]  skipped.	 skipped.	 skipped.	

[RP PIO Severity Register : I/O UR Cpl Severity (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Severity Register : I/O CA Cpl Severity (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Severity Register : I/O CTO Severity (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Severity Register : RsvdP_15-11 Severity (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Severity Register : Mem UR Cpl Severity (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Severity Register : Mem CA Cpl Severity (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Severity Register : Mem CTO Severity (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Severity Register : RsvdP_31-19 Severity (RPs)]  skipped.	 skipped.	

[RP PIO SysError Register : Cfg UR Cpl SysError (RPs)]  skipped.	

[RP PIO SysError Register : Cfg UR Cpl SysError (RPs)]  skipped.	 skipped.	

[RP PIO SysError Register : Cfg CA Cpl SysError (RPs)]  skipped.	 skipped.	 skipped.	

[RP PIO SysError Register : Cfg CTO SysError (RPs)]  skipped.	 skipped.	 skipped.	

[RP PIO SysError Register : RsvdP_7-3 SysError (RPs)]  skipped.	 skipped.	 skipped.	

[RP PIO SysError Register : I/O UR Cpl SysError (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO SysError Register : I/O CA Cpl SysError (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO SysError Register : I/O CTO SysError (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO SysError Register : RsvdP_15-11 SysError (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO SysError Register : Mem UR Cpl SysError (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO SysError Register : Mem CA Cpl SysError (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO SysError Register : Mem CTO SysError (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO SysError Register : RsvdP_31-19 SysError (RPs)]  skipped.	 skipped.	

[RP PIO Exception Register : Cfg UR Cpl Exception (RPs)]  skipped.	

[RP PIO Exception Register : Cfg UR Cpl Exception (RPs)]  skipped.	 skipped.	

[RP PIO Exception Register : Cfg CA Cpl Exception (RPs)]  skipped.	 skipped.	 skipped.	

[RP PIO Exception Register : Cfg CTO Exception (RPs)]  skipped.	 skipped.	 skipped.	

[RP PIO Exception Register : RsvdP_7-3 Exception (RPs)]  skipped.	 skipped.	 skipped.	

[RP PIO Exception Register : I/O UR Cpl Exception (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Exception Register : I/O CA Cpl Exception (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Exception Register : I/O CTO Exception (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Exception Register : RsvdP_15-11 Exception (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Exception Register : Mem UR Cpl Exception (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Exception Register : Mem CA Cpl Exception (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Exception Register : Mem CTO Exception (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	

[RP PIO Exception Register : RsvdP_31-19 Exception (RPs)]  skipped.	 skipped.	 skipped.	 skipped.	 skipped.	 skipped.	 skipped.	 skipped.	 skipped.	 skipped.	 skipped.	
Elapsed time: 0 secs.

     Stopping Test: TD_1_62 DPC Ext Cap Struct
     Number of: Fails (0); Aborts (0); Warnings (0); Alerts (0); Errors (0)

Failed:    SBR  16.0 GT/s  TD_1_62 DPC Ext Cap Struct
Failed:    LDE  16.0 GT/s  TD_1_62 DPC Ext Cap Struct
Passed:    NOT  16.0 GT/s  TD_1_62 DPC Ext Cap Struct
           Cumulative Test Summary
       Number of Tests SKIPPED:       0
       Number of Tests PASSED:        1
       Number of Tests FAILED:        2
 Total Number of Tests RUN:           3

Elapsed time: 9:13
Test(s) completed at 2025/03/17 22:37:21
End of PCIECV Testing.
Total Log Summary [ Fails (18); Aborts (0); Warnings (0); Alerts (0); Errors (18) ]
