$date
	Thu May  2 03:12:50 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module aavs_test $end
$var wire 6 ! z [5:0] $end
$var wire 1 " cout $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$var reg 4 % u [3:0] $end
$var reg 3 & v [2:0] $end
$var reg 4 ' x [3:0] $end
$var reg 3 ( y [2:0] $end
$scope module a1 $end
$var wire 4 ) u [3:0] $end
$var wire 3 * v [2:0] $end
$var wire 4 + x [3:0] $end
$var wire 3 , y [2:0] $end
$var wire 6 - z [5:0] $end
$var wire 4 . s3 [3:0] $end
$var wire 4 / s2 [3:0] $end
$var wire 4 0 s1 [3:0] $end
$var wire 3 1 o2 [2:0] $end
$var wire 3 2 o1 [2:0] $end
$var wire 1 " cout $end
$var wire 4 3 c3 [3:0] $end
$var wire 4 4 c2 [3:0] $end
$var wire 4 5 c1 [3:0] $end
$scope module f1 $end
$var wire 1 6 a1 $end
$var wire 1 7 b1 $end
$var wire 1 8 c1 $end
$var wire 1 9 s1 $end
$var wire 1 : outc $end
$upscope $end
$scope module f10 $end
$var wire 1 ; a1 $end
$var wire 1 < b1 $end
$var wire 1 = c1 $end
$var wire 1 > s1 $end
$var wire 1 ? outc $end
$upscope $end
$scope module f11 $end
$var wire 1 @ a1 $end
$var wire 1 A b1 $end
$var wire 1 B c1 $end
$var wire 1 C s1 $end
$var wire 1 D outc $end
$upscope $end
$scope module f12 $end
$var wire 1 E a1 $end
$var wire 1 F b1 $end
$var wire 1 G c1 $end
$var wire 1 H s1 $end
$var wire 1 I outc $end
$upscope $end
$scope module f2 $end
$var wire 1 J a1 $end
$var wire 1 K b1 $end
$var wire 1 L c1 $end
$var wire 1 M s1 $end
$var wire 1 N outc $end
$upscope $end
$scope module f3 $end
$var wire 1 O a1 $end
$var wire 1 P b1 $end
$var wire 1 Q c1 $end
$var wire 1 R s1 $end
$var wire 1 S outc $end
$upscope $end
$scope module f4 $end
$var wire 1 T a1 $end
$var wire 1 U b1 $end
$var wire 1 V c1 $end
$var wire 1 W s1 $end
$var wire 1 X outc $end
$upscope $end
$scope module f5 $end
$var wire 1 Y a1 $end
$var wire 1 Z b1 $end
$var wire 1 [ c1 $end
$var wire 1 \ s1 $end
$var wire 1 ] outc $end
$upscope $end
$scope module f6 $end
$var wire 1 ^ a1 $end
$var wire 1 _ b1 $end
$var wire 1 ` c1 $end
$var wire 1 a s1 $end
$var wire 1 b outc $end
$upscope $end
$scope module f7 $end
$var wire 1 c a1 $end
$var wire 1 d b1 $end
$var wire 1 e c1 $end
$var wire 1 f s1 $end
$var wire 1 g outc $end
$upscope $end
$scope module f8 $end
$var wire 1 h a1 $end
$var wire 1 i b1 $end
$var wire 1 j c1 $end
$var wire 1 k s1 $end
$var wire 1 l outc $end
$upscope $end
$scope module f9 $end
$var wire 1 m a1 $end
$var wire 1 n b1 $end
$var wire 1 o c1 $end
$var wire 1 p s1 $end
$var wire 1 q outc $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0q
1p
0o
1n
0m
0l
1k
1j
0i
0h
0g
0f
0e
0d
0c
0b
0a
0`
0_
0^
1]
0\
1[
0Z
1Y
0X
0W
0V
0U
0T
1S
0R
1Q
1P
0O
0N
1M
0L
1K
0J
0I
0H
0G
0F
0E
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
b0 5
b11 4
b0 3
b1 2
b10 1
b0 0
b10 /
b0 .
b1000 -
b10 ,
b10 +
b10 *
b10 )
b10 (
b10 '
b10 &
b10 %
0$
0#
0"
b1000 !
$end
#10
1#
#20
1a
1_
1\
0p
1Z
0n
1W
b1 1
0k
1V
0j
1N
0]
0P
1L
0[
1J
0Y
b10 2
0M
b11 5
1:
b100 !
b100 -
0R
b0 4
0S
b10 0
b0 /
0K
17
18
0Q
0#
b1 %
b1 )
b1 &
b1 *
b1 (
b1 ,
#30
1#
#40
0a
0_
b0 1
0\
0Z
b0 2
0W
0V
0N
1R
0L
0J
1O
b11 !
b11 -
19
b0 5
0:
b0 0
b1 /
08
0#
b0 &
b0 *
b10 (
b10 ,
b1 '
b1 +
#50
1#
#60
1a
1_
1i
1p
1\
1f
1n
1e
b11 1
1k
b1101 !
b1101 -
0R
1X
0j
1V
b0 4
0]
b110 5
1N
0P
0Z
1J
0O
1Y
0M
b100 2
0W
b10 0
b10 /
1K
1U
07
18
0#
b110 %
b110 )
b1 &
b1 *
b11 (
b11 ,
b10 '
b10 +
#70
1#
#80
0#
#90
1#
#100
0#
#110
1#
#120
0#
#130
1#
#140
0#
#150
1#
#160
0#
