Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto bd1a3b3cf6a34fc5a2a2c5dd75dc4be9 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_ROM_behav xil_defaultlib.test_ROM xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 8 for port y [E:/Program Files_code/WORKSPACE_verilog_Vivado 2015.2/P9-4/P9-4.srcs/sources_1/imports/new/ROM_1M.v:18]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Program Files_code/WORKSPACE_verilog_Vivado 2015.2/P9-4/P9-4.srcs/sources_1/imports/new/ROM_1M.v" Line 1. Module ROM_1M doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Program Files_code/WORKSPACE_verilog_Vivado 2015.2/P9-4/P9-4.srcs/sources_1/new/decode3_8.v" Line 1. Module decode3_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Program Files_code/WORKSPACE_verilog_Vivado 2015.2/P9-4/P9-4.srcs/sources_1/new/ROM_256_8.v" Line 1. Module ROM_256_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Program Files_code/WORKSPACE_verilog_Vivado 2015.2/P9-4/P9-4.srcs/sources_1/new/ROM_256_8.v" Line 1. Module ROM_256_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Program Files_code/WORKSPACE_verilog_Vivado 2015.2/P9-4/P9-4.srcs/sources_1/new/ROM_256_8.v" Line 1. Module ROM_256_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Program Files_code/WORKSPACE_verilog_Vivado 2015.2/P9-4/P9-4.srcs/sources_1/new/ROM_256_8.v" Line 1. Module ROM_256_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Program Files_code/WORKSPACE_verilog_Vivado 2015.2/P9-4/P9-4.srcs/sources_1/new/ROM_256_8.v" Line 1. Module ROM_256_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Program Files_code/WORKSPACE_verilog_Vivado 2015.2/P9-4/P9-4.srcs/sources_1/new/ROM_256_8.v" Line 1. Module ROM_256_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Program Files_code/WORKSPACE_verilog_Vivado 2015.2/P9-4/P9-4.srcs/sources_1/new/ROM_256_8.v" Line 1. Module ROM_256_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Program Files_code/WORKSPACE_verilog_Vivado 2015.2/P9-4/P9-4.srcs/sources_1/new/ROM_256_8.v" Line 1. Module ROM_256_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Program Files_code/WORKSPACE_verilog_Vivado 2015.2/P9-4/P9-4.srcs/sources_1/new/ROM_256_8.v" Line 1. Module ROM_256_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Program Files_code/WORKSPACE_verilog_Vivado 2015.2/P9-4/P9-4.srcs/sources_1/new/ROM_256_8.v" Line 1. Module ROM_256_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Program Files_code/WORKSPACE_verilog_Vivado 2015.2/P9-4/P9-4.srcs/sources_1/new/ROM_256_8.v" Line 1. Module ROM_256_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Program Files_code/WORKSPACE_verilog_Vivado 2015.2/P9-4/P9-4.srcs/sources_1/new/ROM_256_8.v" Line 1. Module ROM_256_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Program Files_code/WORKSPACE_verilog_Vivado 2015.2/P9-4/P9-4.srcs/sources_1/new/ROM_256_8.v" Line 1. Module ROM_256_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Program Files_code/WORKSPACE_verilog_Vivado 2015.2/P9-4/P9-4.srcs/sources_1/new/ROM_256_8.v" Line 1. Module ROM_256_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Program Files_code/WORKSPACE_verilog_Vivado 2015.2/P9-4/P9-4.srcs/sources_1/new/ROM_256_8.v" Line 1. Module ROM_256_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Program Files_code/WORKSPACE_verilog_Vivado 2015.2/P9-4/P9-4.srcs/sources_1/new/ROM_256_8.v" Line 1. Module ROM_256_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Program Files_code/WORKSPACE_verilog_Vivado 2015.2/P9-4/P9-4.srcs/sources_1/new/mux_4_1.v" Line 1. Module mux_4_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Program Files_code/WORKSPACE_verilog_Vivado 2015.2/P9-4/P9-4.srcs/sources_1/imports/new/ROM_1M.v" Line 1. Module ROM_1M doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Program Files_code/WORKSPACE_verilog_Vivado 2015.2/P9-4/P9-4.srcs/sources_1/new/decode3_8.v" Line 1. Module decode3_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Program Files_code/WORKSPACE_verilog_Vivado 2015.2/P9-4/P9-4.srcs/sources_1/new/ROM_256_8.v" Line 1. Module ROM_256_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Program Files_code/WORKSPACE_verilog_Vivado 2015.2/P9-4/P9-4.srcs/sources_1/new/ROM_256_8.v" Line 1. Module ROM_256_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Program Files_code/WORKSPACE_verilog_Vivado 2015.2/P9-4/P9-4.srcs/sources_1/new/ROM_256_8.v" Line 1. Module ROM_256_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Program Files_code/WORKSPACE_verilog_Vivado 2015.2/P9-4/P9-4.srcs/sources_1/new/ROM_256_8.v" Line 1. Module ROM_256_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Program Files_code/WORKSPACE_verilog_Vivado 2015.2/P9-4/P9-4.srcs/sources_1/new/ROM_256_8.v" Line 1. Module ROM_256_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Program Files_code/WORKSPACE_verilog_Vivado 2015.2/P9-4/P9-4.srcs/sources_1/new/ROM_256_8.v" Line 1. Module ROM_256_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Program Files_code/WORKSPACE_verilog_Vivado 2015.2/P9-4/P9-4.srcs/sources_1/new/ROM_256_8.v" Line 1. Module ROM_256_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Program Files_code/WORKSPACE_verilog_Vivado 2015.2/P9-4/P9-4.srcs/sources_1/new/ROM_256_8.v" Line 1. Module ROM_256_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Program Files_code/WORKSPACE_verilog_Vivado 2015.2/P9-4/P9-4.srcs/sources_1/new/ROM_256_8.v" Line 1. Module ROM_256_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Program Files_code/WORKSPACE_verilog_Vivado 2015.2/P9-4/P9-4.srcs/sources_1/new/ROM_256_8.v" Line 1. Module ROM_256_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Program Files_code/WORKSPACE_verilog_Vivado 2015.2/P9-4/P9-4.srcs/sources_1/new/ROM_256_8.v" Line 1. Module ROM_256_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Program Files_code/WORKSPACE_verilog_Vivado 2015.2/P9-4/P9-4.srcs/sources_1/new/ROM_256_8.v" Line 1. Module ROM_256_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Program Files_code/WORKSPACE_verilog_Vivado 2015.2/P9-4/P9-4.srcs/sources_1/new/ROM_256_8.v" Line 1. Module ROM_256_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Program Files_code/WORKSPACE_verilog_Vivado 2015.2/P9-4/P9-4.srcs/sources_1/new/ROM_256_8.v" Line 1. Module ROM_256_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Program Files_code/WORKSPACE_verilog_Vivado 2015.2/P9-4/P9-4.srcs/sources_1/new/ROM_256_8.v" Line 1. Module ROM_256_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Program Files_code/WORKSPACE_verilog_Vivado 2015.2/P9-4/P9-4.srcs/sources_1/new/ROM_256_8.v" Line 1. Module ROM_256_8 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Program Files_code/WORKSPACE_verilog_Vivado 2015.2/P9-4/P9-4.srcs/sources_1/new/mux_4_1.v" Line 1. Module mux_4_1 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decode3_8
Compiling module xil_defaultlib.ROM_256_8
Compiling module xil_defaultlib.mux_4_1
Compiling module xil_defaultlib.ROM_1M
Compiling module xil_defaultlib.test_ROM
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_ROM_behav
