```
module top_module (
    input clk,
    input [7:0] in,
    output reg [7:0] pedge
);

    reg [7:0] in_d;

    always @(posedge clk) begin
        in_d <= in; // Store the current input
        pedge <= (in & ~in_d); // Detect positive edges
    end

endmodule
```