#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Mar 29 19:07:39 2022
# Process ID: 23832
# Current directory: C:/Users/Vlad/Desktop/ALU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2608 C:\Users\Vlad\Desktop\ALU\ALU.xpr
# Log file: C:/Users/Vlad/Desktop/ALU/vivado.log
# Journal file: C:/Users/Vlad/Desktop/ALU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Vlad/Desktop/ALU/ALU.xpr
INFO: [Project 1-313] Project file moved from '/home/student/.Xil/Vivado-25452-HP-ProOne-600-G1-AiO/PrjAr/_X_' since last save.
WARNING: [filemgmt 56-2] Default IP Output Path : Could not find the directory 'C:/Users/Vlad/Desktop/ALU/ALU.gen/sources_1', nor could it be found using path 'C:/home/student/.Xil/Vivado-25452-HP-ProOne-600-G1-AiO/PrjAr/_X_/ALU.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 1004.660 ; gain = 0.000
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: ALU
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1329.082 ; gain = 247.352
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/Vlad/Desktop/ALU/ALU.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX4' [C:/Users/Vlad/Desktop/ALU/ALU.srcs/sources_1/new/MUX4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX4' (1#1) [C:/Users/Vlad/Desktop/ALU/ALU.srcs/sources_1/new/MUX4.v:23]
INFO: [Synth 8-6157] synthesizing module 'DEMUX' [C:/Users/Vlad/Desktop/ALU/ALU.srcs/sources_1/new/DEMUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DEMUX' (2#1) [C:/Users/Vlad/Desktop/ALU/ALU.srcs/sources_1/new/DEMUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (3#1) [C:/Users/Vlad/Desktop/ALU/ALU.srcs/sources_1/new/ALU.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1409.004 ; gain = 327.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1409.004 ; gain = 327.273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1409.004 ; gain = 327.273
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1409.004 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1487.430 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 1625.098 ; gain = 543.367
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 1625.098 ; gain = 620.438
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1673.633 ; gain = 35.121
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ALU' [C:/Users/Vlad/Desktop/ALU/ALU.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-6157] synthesizing module 'MUX4' [C:/Users/Vlad/Desktop/ALU/ALU.srcs/sources_1/new/MUX4.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX4' (1#1) [C:/Users/Vlad/Desktop/ALU/ALU.srcs/sources_1/new/MUX4.v:23]
WARNING: [Synth 8-689] width (9) of port connection 'in2' does not match port width (8) of module 'MUX4' [C:/Users/Vlad/Desktop/ALU/ALU.srcs/sources_1/new/ALU.v:54]
INFO: [Synth 8-6157] synthesizing module 'DEMUX' [C:/Users/Vlad/Desktop/ALU/ALU.srcs/sources_1/new/DEMUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'DEMUX' (2#1) [C:/Users/Vlad/Desktop/ALU/ALU.srcs/sources_1/new/DEMUX.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (3#1) [C:/Users/Vlad/Desktop/ALU/ALU.srcs/sources_1/new/ALU.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1714.191 ; gain = 75.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1714.191 ; gain = 75.680
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1714.191 ; gain = 75.680
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1714.191 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 1714.191 ; gain = 75.680
close_design
exit
INFO: [Common 17-206] Exiting Vivado at Tue Mar 29 21:38:47 2022...
