Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Mon Nov 10 11:35:34 2025
| Host         : DJJ running 64-bit major release  (build 9200)
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xczu3eg-sbva484-2-i
| Speed File   : -2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   | 22608 |     0 |          0 |     70560 | 32.04 |
|   LUT as Logic             | 19597 |     0 |          0 |     70560 | 27.77 |
|   LUT as Memory            |  3011 |     0 |          0 |     28800 | 10.45 |
|     LUT as Distributed RAM |  2342 |     0 |            |           |       |
|     LUT as Shift Register  |   669 |     0 |            |           |       |
| CLB Registers              | 25556 |     0 |          0 |    141120 | 18.11 |
|   Register as Flip Flop    | 25556 |     0 |          0 |    141120 | 18.11 |
|   Register as Latch        |     0 |     0 |          0 |    141120 |  0.00 |
| CARRY8                     |   857 |     0 |          0 |      8820 |  9.72 |
| F7 Muxes                   |   894 |     0 |          0 |     35280 |  2.53 |
| F8 Muxes                   |    33 |     0 |          0 |     17640 |  0.19 |
| F9 Muxes                   |     0 |     0 |          0 |      8820 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 78    |          Yes |           - |        Reset |
| 274   |          Yes |         Set |            - |
| 25204 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  4651 |     0 |          0 |      8820 | 52.73 |
|   CLBL                                     |  2632 |     0 |            |           |       |
|   CLBM                                     |  2019 |     0 |            |           |       |
| LUT as Logic                               | 19597 |     0 |          0 |     70560 | 27.77 |
|   using O5 output only                     |   216 |       |            |           |       |
|   using O6 output only                     | 13969 |       |            |           |       |
|   using O5 and O6                          |  5412 |       |            |           |       |
| LUT as Memory                              |  3011 |     0 |          0 |     28800 | 10.45 |
|   LUT as Distributed RAM                   |  2342 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   226 |       |            |           |       |
|     using O5 and O6                        |  2116 |       |            |           |       |
|   LUT as Shift Register                    |   669 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   491 |       |            |           |       |
|     using O5 and O6                        |   178 |       |            |           |       |
| CLB Registers                              | 25556 |     0 |          0 |    141120 | 18.11 |
|   Register driven from within the CLB      | 13915 |       |            |           |       |
|   Register driven from outside the CLB     | 11641 |       |            |           |       |
|     LUT in front of the register is unused |  8313 |       |            |           |       |
|     LUT in front of the register is used   |  3328 |       |            |           |       |
| Unique Control Sets                        |   636 |       |          0 |     17640 |  3.61 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |   20 |     0 |          0 |       216 |  9.26 |
|   RAMB36/FIFO*    |   17 |     0 |          0 |       216 |  7.87 |
|     RAMB36E2 only |   17 |       |            |           |       |
|   RAMB18          |    6 |     0 |          0 |       432 |  1.39 |
|     RAMB18E2 only |    6 |       |            |           |       |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |  175 |     0 |          0 |       360 | 48.61 |
|   DSP48E2 only |  175 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    0 |     0 |          0 |        82 |  0.00 |
|   HPIOB_M        |    0 |     0 |          0 |        26 |  0.00 |
|   HPIOB_S        |    0 |     0 |          0 |        26 |  0.00 |
|   HDIOB_M        |    0 |     0 |          0 |        12 |  0.00 |
|   HDIOB_S        |    0 |     0 |          0 |        12 |  0.00 |
|   HPIOB_SNGL     |    0 |     0 |          0 |         6 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |        72 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |       936 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        12 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCE     |    1 |     0 |          0 |        88 |  1.14 |
| BUFGCE_DIV |    0 |     0 |          0 |        12 |  0.00 |
| BUFG_PS    |    1 |     0 |          0 |        72 |  1.39 |
| BUFGCTRL*  |    0 |     0 |          0 |        24 |  0.00 |
| PLL        |    0 |     0 |          0 |         6 |  0.00 |
| MMCM       |    0 |     0 |          0 |         3 |  0.00 |
+------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+------------+-----------+--------+
| Site Type | Used | Fixed | Prohibited | Available |  Util% |
+-----------+------+-------+------------+-----------+--------+
| PS8       |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4  |    0 |     0 |          0 |         1 |   0.00 |
+-----------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 25204 |            Register |
| LUT6     |  7643 |                 CLB |
| LUT3     |  6795 |                 CLB |
| LUT4     |  4303 |                 CLB |
| LUT5     |  3456 |                 CLB |
| RAMS32   |  2952 |                 CLB |
| LUT2     |  2419 |                 CLB |
| RAMD32   |  1282 |                 CLB |
| MUXF7    |   894 |                 CLB |
| CARRY8   |   857 |                 CLB |
| SRL16E   |   765 |                 CLB |
| LUT1     |   393 |                 CLB |
| FDSE     |   274 |            Register |
| DSP48E2  |   175 |          Arithmetic |
| RAMS64E  |   160 |                 CLB |
| SRLC32E  |    82 |                 CLB |
| FDCE     |    78 |            Register |
| RAMD64E  |    64 |                 CLB |
| MUXF8    |    33 |                 CLB |
| RAMB36E2 |    17 |            BLOCKRAM |
| RAMB18E2 |     6 |            BLOCKRAM |
| PS8      |     1 |            Advanced |
| BUFG_PS  |     1 |               Clock |
| BUFGCE   |     1 |               Clock |
+----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------------+------+
|           Ref Name           | Used |
+------------------------------+------+
| design_1_zynq_ultra_ps_e_0_0 |    1 |
| design_1_rst_ps8_0_96M_27    |    1 |
| design_1_forward_0_25        |    1 |
| design_1_axi_smc_24          |    1 |
| design_1_axi_smc_1_22        |    1 |
+------------------------------+------+


