#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: phi_mul1_reg_8367[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : $auto$memory_bram.cc:1062:replace_cell$30738.B[0].WEBWE[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                       0.000     0.000
phi_mul1_reg_8367[1].C[0] (FDRE)                                                                                               0.000     0.000
phi_mul1_reg_8367[1].Q[0] (FDRE) [clock-to-output]                                                                             0.303     0.303
$auto$alumacc.cc:485:replace_alu$29313.S[1].in[0] (.names)                                                                     0.000     0.303
$auto$alumacc.cc:485:replace_alu$29313.S[1].out[0] (.names)                                                                    0.235     0.538
$techmap119326$auto$alumacc.cc:485:replace_alu$29313.slice[0].carry4_1st_full.CO[0].S[1] (CARRY4)                              0.000     0.538
$techmap119326$auto$alumacc.cc:485:replace_alu$29313.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                       0.528     1.066
$techmap119327$auto$alumacc.cc:485:replace_alu$29313.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.066
$techmap119327$auto$alumacc.cc:485:replace_alu$29313.slice[1].carry4_full.CO[0].CO_CHAIN[0] (CARRY4)                           0.114     1.180
$techmap119328$auto$alumacc.cc:485:replace_alu$29313.slice[2].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.180
$techmap119328$auto$alumacc.cc:485:replace_alu$29313.slice[2].carry4_full.CO[0].CO_CHAIN[0] (CARRY4)                           0.114     1.294
$techmap119329$auto$alumacc.cc:485:replace_alu$29313.slice[3].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.294
$techmap119329$auto$alumacc.cc:485:replace_alu$29313.slice[3].carry4_full.CO[0].O[1] (CARRY4)                                  0.334     1.628
$abc$129717$new_n11589_.in[1] (.names)                                                                                         0.000     1.628
$abc$129717$new_n11589_.out[0] (.names)                                                                                        0.235     1.863
$abc$129717$new_n11600_.in[0] (.names)                                                                                         0.000     1.863
$abc$129717$new_n11600_.out[0] (.names)                                                                                        0.235     2.098
$abc$129717$auto$rtlil.cc:2159:Eq$30401.in[1] (.names)                                                                         0.000     2.098
$abc$129717$auto$rtlil.cc:2159:Eq$30401.out[0] (.names)                                                                        0.235     2.333
$abc$129717$auto$rtlil.cc:2218:Mux$30412.in[1] (.names)                                                                        0.000     2.333
$abc$129717$auto$rtlil.cc:2218:Mux$30412.out[0] (.names)                                                                       0.235     2.568
$auto$memory_bram.cc:1062:replace_cell$30738.B[0].WEBWE[0] (RAMB18E2)                                                          0.000     2.568
data arrival time                                                                                                                        2.568

clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                       0.000     0.000
$auto$memory_bram.cc:1062:replace_cell$30738.B[0].CLKBWRCLK[0] (RAMB18E2)                                                      0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell setup time                                                                                                               -0.532    -0.532
data required time                                                                                                                      -0.532
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.532
data arrival time                                                                                                                       -2.568
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.100


#Path 2
Startpoint: phi_mul1_reg_8367[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : $auto$memory_bram.cc:1062:replace_cell$30739.A[0].WEBWE[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                       0.000     0.000
phi_mul1_reg_8367[1].C[0] (FDRE)                                                                                               0.000     0.000
phi_mul1_reg_8367[1].Q[0] (FDRE) [clock-to-output]                                                                             0.303     0.303
$auto$alumacc.cc:485:replace_alu$29313.S[1].in[0] (.names)                                                                     0.000     0.303
$auto$alumacc.cc:485:replace_alu$29313.S[1].out[0] (.names)                                                                    0.235     0.538
$techmap119326$auto$alumacc.cc:485:replace_alu$29313.slice[0].carry4_1st_full.CO[0].S[1] (CARRY4)                              0.000     0.538
$techmap119326$auto$alumacc.cc:485:replace_alu$29313.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                       0.528     1.066
$techmap119327$auto$alumacc.cc:485:replace_alu$29313.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.066
$techmap119327$auto$alumacc.cc:485:replace_alu$29313.slice[1].carry4_full.CO[0].CO_CHAIN[0] (CARRY4)                           0.114     1.180
$techmap119328$auto$alumacc.cc:485:replace_alu$29313.slice[2].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.180
$techmap119328$auto$alumacc.cc:485:replace_alu$29313.slice[2].carry4_full.CO[0].CO_CHAIN[0] (CARRY4)                           0.114     1.294
$techmap119329$auto$alumacc.cc:485:replace_alu$29313.slice[3].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.294
$techmap119329$auto$alumacc.cc:485:replace_alu$29313.slice[3].carry4_full.CO[0].O[1] (CARRY4)                                  0.334     1.628
$abc$129717$new_n11589_.in[1] (.names)                                                                                         0.000     1.628
$abc$129717$new_n11589_.out[0] (.names)                                                                                        0.235     1.863
$abc$129717$new_n11600_.in[0] (.names)                                                                                         0.000     1.863
$abc$129717$new_n11600_.out[0] (.names)                                                                                        0.235     2.098
$abc$129717$auto$rtlil.cc:2159:Eq$30557.in[0] (.names)                                                                         0.000     2.098
$abc$129717$auto$rtlil.cc:2159:Eq$30557.out[0] (.names)                                                                        0.235     2.333
$abc$129717$auto$rtlil.cc:2218:Mux$30568.in[1] (.names)                                                                        0.000     2.333
$abc$129717$auto$rtlil.cc:2218:Mux$30568.out[0] (.names)                                                                       0.235     2.568
$auto$memory_bram.cc:1062:replace_cell$30739.A[0].WEBWE[0] (RAMB18E2)                                                          0.000     2.568
data arrival time                                                                                                                        2.568

clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                       0.000     0.000
$auto$memory_bram.cc:1062:replace_cell$30739.A[0].CLKBWRCLK[0] (RAMB18E2)                                                      0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell setup time                                                                                                               -0.532    -0.532
data required time                                                                                                                      -0.532
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.532
data arrival time                                                                                                                       -2.568
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.100


#Path 3
Startpoint: phi_mul1_reg_8367[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : $auto$memory_bram.cc:1062:replace_cell$30738.A[0].WEBWE[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                       0.000     0.000
phi_mul1_reg_8367[1].C[0] (FDRE)                                                                                               0.000     0.000
phi_mul1_reg_8367[1].Q[0] (FDRE) [clock-to-output]                                                                             0.303     0.303
$auto$alumacc.cc:485:replace_alu$29313.S[1].in[0] (.names)                                                                     0.000     0.303
$auto$alumacc.cc:485:replace_alu$29313.S[1].out[0] (.names)                                                                    0.235     0.538
$techmap119326$auto$alumacc.cc:485:replace_alu$29313.slice[0].carry4_1st_full.CO[0].S[1] (CARRY4)                              0.000     0.538
$techmap119326$auto$alumacc.cc:485:replace_alu$29313.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                       0.528     1.066
$techmap119327$auto$alumacc.cc:485:replace_alu$29313.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.066
$techmap119327$auto$alumacc.cc:485:replace_alu$29313.slice[1].carry4_full.CO[0].CO_CHAIN[0] (CARRY4)                           0.114     1.180
$techmap119328$auto$alumacc.cc:485:replace_alu$29313.slice[2].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.180
$techmap119328$auto$alumacc.cc:485:replace_alu$29313.slice[2].carry4_full.CO[0].CO_CHAIN[0] (CARRY4)                           0.114     1.294
$techmap119329$auto$alumacc.cc:485:replace_alu$29313.slice[3].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.294
$techmap119329$auto$alumacc.cc:485:replace_alu$29313.slice[3].carry4_full.CO[0].O[1] (CARRY4)                                  0.334     1.628
$abc$129717$new_n11589_.in[1] (.names)                                                                                         0.000     1.628
$abc$129717$new_n11589_.out[0] (.names)                                                                                        0.235     1.863
$abc$129717$new_n11600_.in[0] (.names)                                                                                         0.000     1.863
$abc$129717$new_n11600_.out[0] (.names)                                                                                        0.235     2.098
$abc$129717$auto$rtlil.cc:2159:Eq$30557.in[0] (.names)                                                                         0.000     2.098
$abc$129717$auto$rtlil.cc:2159:Eq$30557.out[0] (.names)                                                                        0.235     2.333
$abc$129717$auto$rtlil.cc:2218:Mux$30568.in[1] (.names)                                                                        0.000     2.333
$abc$129717$auto$rtlil.cc:2218:Mux$30568.out[0] (.names)                                                                       0.235     2.568
$auto$memory_bram.cc:1062:replace_cell$30738.A[0].WEBWE[0] (RAMB18E2)                                                          0.000     2.568
data arrival time                                                                                                                        2.568

clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                       0.000     0.000
$auto$memory_bram.cc:1062:replace_cell$30738.A[0].CLKBWRCLK[0] (RAMB18E2)                                                      0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell setup time                                                                                                               -0.532    -0.532
data required time                                                                                                                      -0.532
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.532
data arrival time                                                                                                                       -2.568
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.100


#Path 4
Startpoint: phi_mul1_reg_8367[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : $auto$memory_bram.cc:1062:replace_cell$30739.B[36].WEBWE[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                       0.000     0.000
phi_mul1_reg_8367[1].C[0] (FDRE)                                                                                               0.000     0.000
phi_mul1_reg_8367[1].Q[0] (FDRE) [clock-to-output]                                                                             0.303     0.303
$auto$alumacc.cc:485:replace_alu$29313.S[1].in[0] (.names)                                                                     0.000     0.303
$auto$alumacc.cc:485:replace_alu$29313.S[1].out[0] (.names)                                                                    0.235     0.538
$techmap119326$auto$alumacc.cc:485:replace_alu$29313.slice[0].carry4_1st_full.CO[0].S[1] (CARRY4)                              0.000     0.538
$techmap119326$auto$alumacc.cc:485:replace_alu$29313.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                       0.528     1.066
$techmap119327$auto$alumacc.cc:485:replace_alu$29313.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.066
$techmap119327$auto$alumacc.cc:485:replace_alu$29313.slice[1].carry4_full.CO[0].CO_CHAIN[0] (CARRY4)                           0.114     1.180
$techmap119328$auto$alumacc.cc:485:replace_alu$29313.slice[2].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.180
$techmap119328$auto$alumacc.cc:485:replace_alu$29313.slice[2].carry4_full.CO[0].CO_CHAIN[0] (CARRY4)                           0.114     1.294
$techmap119329$auto$alumacc.cc:485:replace_alu$29313.slice[3].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.294
$techmap119329$auto$alumacc.cc:485:replace_alu$29313.slice[3].carry4_full.CO[0].O[1] (CARRY4)                                  0.334     1.628
$abc$129717$new_n11589_.in[1] (.names)                                                                                         0.000     1.628
$abc$129717$new_n11589_.out[0] (.names)                                                                                        0.235     1.863
$abc$129717$new_n11587_.in[0] (.names)                                                                                         0.000     1.863
$abc$129717$new_n11587_.out[0] (.names)                                                                                        0.235     2.098
$abc$129717$auto$rtlil.cc:2159:Eq$30518.in[1] (.names)                                                                         0.000     2.098
$abc$129717$auto$rtlil.cc:2159:Eq$30518.out[0] (.names)                                                                        0.235     2.333
$abc$129717$auto$rtlil.cc:2218:Mux$30529.in[1] (.names)                                                                        0.000     2.333
$abc$129717$auto$rtlil.cc:2218:Mux$30529.out[0] (.names)                                                                       0.235     2.568
$auto$memory_bram.cc:1062:replace_cell$30739.B[36].WEBWE[0] (RAMB18E2)                                                         0.000     2.568
data arrival time                                                                                                                        2.568

clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                       0.000     0.000
$auto$memory_bram.cc:1062:replace_cell$30739.B[36].CLKBWRCLK[0] (RAMB18E2)                                                     0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell setup time                                                                                                               -0.532    -0.532
data required time                                                                                                                      -0.532
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.532
data arrival time                                                                                                                       -2.568
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.100


#Path 5
Startpoint: phi_mul1_reg_8367[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : $auto$memory_bram.cc:1062:replace_cell$30738.B[36].WEBWE[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                       0.000     0.000
phi_mul1_reg_8367[1].C[0] (FDRE)                                                                                               0.000     0.000
phi_mul1_reg_8367[1].Q[0] (FDRE) [clock-to-output]                                                                             0.303     0.303
$auto$alumacc.cc:485:replace_alu$29313.S[1].in[0] (.names)                                                                     0.000     0.303
$auto$alumacc.cc:485:replace_alu$29313.S[1].out[0] (.names)                                                                    0.235     0.538
$techmap119326$auto$alumacc.cc:485:replace_alu$29313.slice[0].carry4_1st_full.CO[0].S[1] (CARRY4)                              0.000     0.538
$techmap119326$auto$alumacc.cc:485:replace_alu$29313.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                       0.528     1.066
$techmap119327$auto$alumacc.cc:485:replace_alu$29313.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.066
$techmap119327$auto$alumacc.cc:485:replace_alu$29313.slice[1].carry4_full.CO[0].CO_CHAIN[0] (CARRY4)                           0.114     1.180
$techmap119328$auto$alumacc.cc:485:replace_alu$29313.slice[2].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.180
$techmap119328$auto$alumacc.cc:485:replace_alu$29313.slice[2].carry4_full.CO[0].CO_CHAIN[0] (CARRY4)                           0.114     1.294
$techmap119329$auto$alumacc.cc:485:replace_alu$29313.slice[3].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.294
$techmap119329$auto$alumacc.cc:485:replace_alu$29313.slice[3].carry4_full.CO[0].O[1] (CARRY4)                                  0.334     1.628
$abc$129717$new_n11589_.in[1] (.names)                                                                                         0.000     1.628
$abc$129717$new_n11589_.out[0] (.names)                                                                                        0.235     1.863
$abc$129717$new_n11587_.in[0] (.names)                                                                                         0.000     1.863
$abc$129717$new_n11587_.out[0] (.names)                                                                                        0.235     2.098
$abc$129717$auto$rtlil.cc:2159:Eq$30518.in[1] (.names)                                                                         0.000     2.098
$abc$129717$auto$rtlil.cc:2159:Eq$30518.out[0] (.names)                                                                        0.235     2.333
$abc$129717$auto$rtlil.cc:2218:Mux$30529.in[1] (.names)                                                                        0.000     2.333
$abc$129717$auto$rtlil.cc:2218:Mux$30529.out[0] (.names)                                                                       0.235     2.568
$auto$memory_bram.cc:1062:replace_cell$30738.B[36].WEBWE[0] (RAMB18E2)                                                         0.000     2.568
data arrival time                                                                                                                        2.568

clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                       0.000     0.000
$auto$memory_bram.cc:1062:replace_cell$30738.B[36].CLKBWRCLK[0] (RAMB18E2)                                                     0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell setup time                                                                                                               -0.532    -0.532
data required time                                                                                                                      -0.532
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.532
data arrival time                                                                                                                       -2.568
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.100


#Path 6
Startpoint: phi_mul1_reg_8367[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : $auto$memory_bram.cc:1062:replace_cell$30739.B[40].WEBWE[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                       0.000     0.000
phi_mul1_reg_8367[1].C[0] (FDRE)                                                                                               0.000     0.000
phi_mul1_reg_8367[1].Q[0] (FDRE) [clock-to-output]                                                                             0.303     0.303
$auto$alumacc.cc:485:replace_alu$29313.S[1].in[0] (.names)                                                                     0.000     0.303
$auto$alumacc.cc:485:replace_alu$29313.S[1].out[0] (.names)                                                                    0.235     0.538
$techmap119326$auto$alumacc.cc:485:replace_alu$29313.slice[0].carry4_1st_full.CO[0].S[1] (CARRY4)                              0.000     0.538
$techmap119326$auto$alumacc.cc:485:replace_alu$29313.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                       0.528     1.066
$techmap119327$auto$alumacc.cc:485:replace_alu$29313.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.066
$techmap119327$auto$alumacc.cc:485:replace_alu$29313.slice[1].carry4_full.CO[0].CO_CHAIN[0] (CARRY4)                           0.114     1.180
$techmap119328$auto$alumacc.cc:485:replace_alu$29313.slice[2].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.180
$techmap119328$auto$alumacc.cc:485:replace_alu$29313.slice[2].carry4_full.CO[0].CO_CHAIN[0] (CARRY4)                           0.114     1.294
$techmap119329$auto$alumacc.cc:485:replace_alu$29313.slice[3].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.294
$techmap119329$auto$alumacc.cc:485:replace_alu$29313.slice[3].carry4_full.CO[0].O[1] (CARRY4)                                  0.334     1.628
$abc$129717$new_n11589_.in[1] (.names)                                                                                         0.000     1.628
$abc$129717$new_n11589_.out[0] (.names)                                                                                        0.235     1.863
$abc$129717$new_n11597_.in[1] (.names)                                                                                         0.000     1.863
$abc$129717$new_n11597_.out[0] (.names)                                                                                        0.235     2.098
$abc$129717$auto$rtlil.cc:2159:Eq$30531.in[0] (.names)                                                                         0.000     2.098
$abc$129717$auto$rtlil.cc:2159:Eq$30531.out[0] (.names)                                                                        0.235     2.333
$abc$129717$auto$rtlil.cc:2218:Mux$30542.in[1] (.names)                                                                        0.000     2.333
$abc$129717$auto$rtlil.cc:2218:Mux$30542.out[0] (.names)                                                                       0.235     2.568
$auto$memory_bram.cc:1062:replace_cell$30739.B[40].WEBWE[0] (RAMB18E2)                                                         0.000     2.568
data arrival time                                                                                                                        2.568

clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                       0.000     0.000
$auto$memory_bram.cc:1062:replace_cell$30739.B[40].CLKBWRCLK[0] (RAMB18E2)                                                     0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell setup time                                                                                                               -0.532    -0.532
data required time                                                                                                                      -0.532
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.532
data arrival time                                                                                                                       -2.568
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.100


#Path 7
Startpoint: phi_mul1_reg_8367[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : $auto$memory_bram.cc:1062:replace_cell$30738.B[40].WEBWE[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                       0.000     0.000
phi_mul1_reg_8367[1].C[0] (FDRE)                                                                                               0.000     0.000
phi_mul1_reg_8367[1].Q[0] (FDRE) [clock-to-output]                                                                             0.303     0.303
$auto$alumacc.cc:485:replace_alu$29313.S[1].in[0] (.names)                                                                     0.000     0.303
$auto$alumacc.cc:485:replace_alu$29313.S[1].out[0] (.names)                                                                    0.235     0.538
$techmap119326$auto$alumacc.cc:485:replace_alu$29313.slice[0].carry4_1st_full.CO[0].S[1] (CARRY4)                              0.000     0.538
$techmap119326$auto$alumacc.cc:485:replace_alu$29313.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                       0.528     1.066
$techmap119327$auto$alumacc.cc:485:replace_alu$29313.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.066
$techmap119327$auto$alumacc.cc:485:replace_alu$29313.slice[1].carry4_full.CO[0].CO_CHAIN[0] (CARRY4)                           0.114     1.180
$techmap119328$auto$alumacc.cc:485:replace_alu$29313.slice[2].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.180
$techmap119328$auto$alumacc.cc:485:replace_alu$29313.slice[2].carry4_full.CO[0].CO_CHAIN[0] (CARRY4)                           0.114     1.294
$techmap119329$auto$alumacc.cc:485:replace_alu$29313.slice[3].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.294
$techmap119329$auto$alumacc.cc:485:replace_alu$29313.slice[3].carry4_full.CO[0].O[1] (CARRY4)                                  0.334     1.628
$abc$129717$new_n11589_.in[1] (.names)                                                                                         0.000     1.628
$abc$129717$new_n11589_.out[0] (.names)                                                                                        0.235     1.863
$abc$129717$new_n11597_.in[1] (.names)                                                                                         0.000     1.863
$abc$129717$new_n11597_.out[0] (.names)                                                                                        0.235     2.098
$abc$129717$auto$rtlil.cc:2159:Eq$30531.in[0] (.names)                                                                         0.000     2.098
$abc$129717$auto$rtlil.cc:2159:Eq$30531.out[0] (.names)                                                                        0.235     2.333
$abc$129717$auto$rtlil.cc:2218:Mux$30542.in[1] (.names)                                                                        0.000     2.333
$abc$129717$auto$rtlil.cc:2218:Mux$30542.out[0] (.names)                                                                       0.235     2.568
$auto$memory_bram.cc:1062:replace_cell$30738.B[40].WEBWE[0] (RAMB18E2)                                                         0.000     2.568
data arrival time                                                                                                                        2.568

clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                       0.000     0.000
$auto$memory_bram.cc:1062:replace_cell$30738.B[40].CLKBWRCLK[0] (RAMB18E2)                                                     0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell setup time                                                                                                               -0.532    -0.532
data required time                                                                                                                      -0.532
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.532
data arrival time                                                                                                                       -2.568
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.100


#Path 8
Startpoint: phi_mul1_reg_8367[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : $auto$memory_bram.cc:1062:replace_cell$30739.B[44].WEBWE[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                       0.000     0.000
phi_mul1_reg_8367[1].C[0] (FDRE)                                                                                               0.000     0.000
phi_mul1_reg_8367[1].Q[0] (FDRE) [clock-to-output]                                                                             0.303     0.303
$auto$alumacc.cc:485:replace_alu$29313.S[1].in[0] (.names)                                                                     0.000     0.303
$auto$alumacc.cc:485:replace_alu$29313.S[1].out[0] (.names)                                                                    0.235     0.538
$techmap119326$auto$alumacc.cc:485:replace_alu$29313.slice[0].carry4_1st_full.CO[0].S[1] (CARRY4)                              0.000     0.538
$techmap119326$auto$alumacc.cc:485:replace_alu$29313.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                       0.528     1.066
$techmap119327$auto$alumacc.cc:485:replace_alu$29313.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.066
$techmap119327$auto$alumacc.cc:485:replace_alu$29313.slice[1].carry4_full.CO[0].CO_CHAIN[0] (CARRY4)                           0.114     1.180
$techmap119328$auto$alumacc.cc:485:replace_alu$29313.slice[2].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.180
$techmap119328$auto$alumacc.cc:485:replace_alu$29313.slice[2].carry4_full.CO[0].CO_CHAIN[0] (CARRY4)                           0.114     1.294
$techmap119329$auto$alumacc.cc:485:replace_alu$29313.slice[3].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.294
$techmap119329$auto$alumacc.cc:485:replace_alu$29313.slice[3].carry4_full.CO[0].O[1] (CARRY4)                                  0.334     1.628
$abc$129717$new_n11589_.in[1] (.names)                                                                                         0.000     1.628
$abc$129717$new_n11589_.out[0] (.names)                                                                                        0.235     1.863
$abc$129717$new_n11594_.in[0] (.names)                                                                                         0.000     1.863
$abc$129717$new_n11594_.out[0] (.names)                                                                                        0.235     2.098
$abc$129717$auto$rtlil.cc:2159:Eq$30544.in[0] (.names)                                                                         0.000     2.098
$abc$129717$auto$rtlil.cc:2159:Eq$30544.out[0] (.names)                                                                        0.235     2.333
$abc$129717$auto$rtlil.cc:2218:Mux$30555.in[1] (.names)                                                                        0.000     2.333
$abc$129717$auto$rtlil.cc:2218:Mux$30555.out[0] (.names)                                                                       0.235     2.568
$auto$memory_bram.cc:1062:replace_cell$30739.B[44].WEBWE[0] (RAMB18E2)                                                         0.000     2.568
data arrival time                                                                                                                        2.568

clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                       0.000     0.000
$auto$memory_bram.cc:1062:replace_cell$30739.B[44].CLKBWRCLK[0] (RAMB18E2)                                                     0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell setup time                                                                                                               -0.532    -0.532
data required time                                                                                                                      -0.532
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.532
data arrival time                                                                                                                       -2.568
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.100


#Path 9
Startpoint: phi_mul1_reg_8367[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : $auto$memory_bram.cc:1062:replace_cell$30738.B[44].WEBWE[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                       0.000     0.000
phi_mul1_reg_8367[1].C[0] (FDRE)                                                                                               0.000     0.000
phi_mul1_reg_8367[1].Q[0] (FDRE) [clock-to-output]                                                                             0.303     0.303
$auto$alumacc.cc:485:replace_alu$29313.S[1].in[0] (.names)                                                                     0.000     0.303
$auto$alumacc.cc:485:replace_alu$29313.S[1].out[0] (.names)                                                                    0.235     0.538
$techmap119326$auto$alumacc.cc:485:replace_alu$29313.slice[0].carry4_1st_full.CO[0].S[1] (CARRY4)                              0.000     0.538
$techmap119326$auto$alumacc.cc:485:replace_alu$29313.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                       0.528     1.066
$techmap119327$auto$alumacc.cc:485:replace_alu$29313.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.066
$techmap119327$auto$alumacc.cc:485:replace_alu$29313.slice[1].carry4_full.CO[0].CO_CHAIN[0] (CARRY4)                           0.114     1.180
$techmap119328$auto$alumacc.cc:485:replace_alu$29313.slice[2].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.180
$techmap119328$auto$alumacc.cc:485:replace_alu$29313.slice[2].carry4_full.CO[0].CO_CHAIN[0] (CARRY4)                           0.114     1.294
$techmap119329$auto$alumacc.cc:485:replace_alu$29313.slice[3].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.294
$techmap119329$auto$alumacc.cc:485:replace_alu$29313.slice[3].carry4_full.CO[0].O[1] (CARRY4)                                  0.334     1.628
$abc$129717$new_n11589_.in[1] (.names)                                                                                         0.000     1.628
$abc$129717$new_n11589_.out[0] (.names)                                                                                        0.235     1.863
$abc$129717$new_n11594_.in[0] (.names)                                                                                         0.000     1.863
$abc$129717$new_n11594_.out[0] (.names)                                                                                        0.235     2.098
$abc$129717$auto$rtlil.cc:2159:Eq$30544.in[0] (.names)                                                                         0.000     2.098
$abc$129717$auto$rtlil.cc:2159:Eq$30544.out[0] (.names)                                                                        0.235     2.333
$abc$129717$auto$rtlil.cc:2218:Mux$30555.in[1] (.names)                                                                        0.000     2.333
$abc$129717$auto$rtlil.cc:2218:Mux$30555.out[0] (.names)                                                                       0.235     2.568
$auto$memory_bram.cc:1062:replace_cell$30738.B[44].WEBWE[0] (RAMB18E2)                                                         0.000     2.568
data arrival time                                                                                                                        2.568

clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                       0.000     0.000
$auto$memory_bram.cc:1062:replace_cell$30738.B[44].CLKBWRCLK[0] (RAMB18E2)                                                     0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell setup time                                                                                                               -0.532    -0.532
data required time                                                                                                                      -0.532
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.532
data arrival time                                                                                                                       -2.568
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.100


#Path 10
Startpoint: phi_mul1_reg_8367[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : $auto$memory_bram.cc:1062:replace_cell$30739.B[32].WEBWE[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                       0.000     0.000
phi_mul1_reg_8367[1].C[0] (FDRE)                                                                                               0.000     0.000
phi_mul1_reg_8367[1].Q[0] (FDRE) [clock-to-output]                                                                             0.303     0.303
$auto$alumacc.cc:485:replace_alu$29313.S[1].in[0] (.names)                                                                     0.000     0.303
$auto$alumacc.cc:485:replace_alu$29313.S[1].out[0] (.names)                                                                    0.235     0.538
$techmap119326$auto$alumacc.cc:485:replace_alu$29313.slice[0].carry4_1st_full.CO[0].S[1] (CARRY4)                              0.000     0.538
$techmap119326$auto$alumacc.cc:485:replace_alu$29313.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                       0.528     1.066
$techmap119327$auto$alumacc.cc:485:replace_alu$29313.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.066
$techmap119327$auto$alumacc.cc:485:replace_alu$29313.slice[1].carry4_full.CO[0].CO_CHAIN[0] (CARRY4)                           0.114     1.180
$techmap119328$auto$alumacc.cc:485:replace_alu$29313.slice[2].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.180
$techmap119328$auto$alumacc.cc:485:replace_alu$29313.slice[2].carry4_full.CO[0].CO_CHAIN[0] (CARRY4)                           0.114     1.294
$techmap119329$auto$alumacc.cc:485:replace_alu$29313.slice[3].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.294
$techmap119329$auto$alumacc.cc:485:replace_alu$29313.slice[3].carry4_full.CO[0].O[1] (CARRY4)                                  0.334     1.628
$abc$129717$new_n11589_.in[1] (.names)                                                                                         0.000     1.628
$abc$129717$new_n11589_.out[0] (.names)                                                                                        0.235     1.863
$abc$129717$new_n11600_.in[0] (.names)                                                                                         0.000     1.863
$abc$129717$new_n11600_.out[0] (.names)                                                                                        0.235     2.098
$abc$129717$auto$rtlil.cc:2159:Eq$30505.in[0] (.names)                                                                         0.000     2.098
$abc$129717$auto$rtlil.cc:2159:Eq$30505.out[0] (.names)                                                                        0.235     2.333
$abc$129717$auto$rtlil.cc:2218:Mux$30516.in[1] (.names)                                                                        0.000     2.333
$abc$129717$auto$rtlil.cc:2218:Mux$30516.out[0] (.names)                                                                       0.235     2.568
$auto$memory_bram.cc:1062:replace_cell$30739.B[32].WEBWE[0] (RAMB18E2)                                                         0.000     2.568
data arrival time                                                                                                                        2.568

clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                       0.000     0.000
$auto$memory_bram.cc:1062:replace_cell$30739.B[32].CLKBWRCLK[0] (RAMB18E2)                                                     0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell setup time                                                                                                               -0.532    -0.532
data required time                                                                                                                      -0.532
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.532
data arrival time                                                                                                                       -2.568
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.100


#Path 11
Startpoint: phi_mul1_reg_8367[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : $auto$memory_bram.cc:1062:replace_cell$30738.B[32].WEBWE[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                       0.000     0.000
phi_mul1_reg_8367[1].C[0] (FDRE)                                                                                               0.000     0.000
phi_mul1_reg_8367[1].Q[0] (FDRE) [clock-to-output]                                                                             0.303     0.303
$auto$alumacc.cc:485:replace_alu$29313.S[1].in[0] (.names)                                                                     0.000     0.303
$auto$alumacc.cc:485:replace_alu$29313.S[1].out[0] (.names)                                                                    0.235     0.538
$techmap119326$auto$alumacc.cc:485:replace_alu$29313.slice[0].carry4_1st_full.CO[0].S[1] (CARRY4)                              0.000     0.538
$techmap119326$auto$alumacc.cc:485:replace_alu$29313.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                       0.528     1.066
$techmap119327$auto$alumacc.cc:485:replace_alu$29313.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.066
$techmap119327$auto$alumacc.cc:485:replace_alu$29313.slice[1].carry4_full.CO[0].CO_CHAIN[0] (CARRY4)                           0.114     1.180
$techmap119328$auto$alumacc.cc:485:replace_alu$29313.slice[2].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.180
$techmap119328$auto$alumacc.cc:485:replace_alu$29313.slice[2].carry4_full.CO[0].CO_CHAIN[0] (CARRY4)                           0.114     1.294
$techmap119329$auto$alumacc.cc:485:replace_alu$29313.slice[3].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.294
$techmap119329$auto$alumacc.cc:485:replace_alu$29313.slice[3].carry4_full.CO[0].O[1] (CARRY4)                                  0.334     1.628
$abc$129717$new_n11589_.in[1] (.names)                                                                                         0.000     1.628
$abc$129717$new_n11589_.out[0] (.names)                                                                                        0.235     1.863
$abc$129717$new_n11600_.in[0] (.names)                                                                                         0.000     1.863
$abc$129717$new_n11600_.out[0] (.names)                                                                                        0.235     2.098
$abc$129717$auto$rtlil.cc:2159:Eq$30505.in[0] (.names)                                                                         0.000     2.098
$abc$129717$auto$rtlil.cc:2159:Eq$30505.out[0] (.names)                                                                        0.235     2.333
$abc$129717$auto$rtlil.cc:2218:Mux$30516.in[1] (.names)                                                                        0.000     2.333
$abc$129717$auto$rtlil.cc:2218:Mux$30516.out[0] (.names)                                                                       0.235     2.568
$auto$memory_bram.cc:1062:replace_cell$30738.B[32].WEBWE[0] (RAMB18E2)                                                         0.000     2.568
data arrival time                                                                                                                        2.568

clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                       0.000     0.000
$auto$memory_bram.cc:1062:replace_cell$30738.B[32].CLKBWRCLK[0] (RAMB18E2)                                                     0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell setup time                                                                                                               -0.532    -0.532
data required time                                                                                                                      -0.532
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.532
data arrival time                                                                                                                       -2.568
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.100


#Path 12
Startpoint: phi_mul1_reg_8367[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : $auto$memory_bram.cc:1062:replace_cell$30739.B[28].WEBWE[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                       0.000     0.000
phi_mul1_reg_8367[1].C[0] (FDRE)                                                                                               0.000     0.000
phi_mul1_reg_8367[1].Q[0] (FDRE) [clock-to-output]                                                                             0.303     0.303
$auto$alumacc.cc:485:replace_alu$29313.S[1].in[0] (.names)                                                                     0.000     0.303
$auto$alumacc.cc:485:replace_alu$29313.S[1].out[0] (.names)                                                                    0.235     0.538
$techmap119326$auto$alumacc.cc:485:replace_alu$29313.slice[0].carry4_1st_full.CO[0].S[1] (CARRY4)                              0.000     0.538
$techmap119326$auto$alumacc.cc:485:replace_alu$29313.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                       0.528     1.066
$techmap119327$auto$alumacc.cc:485:replace_alu$29313.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.066
$techmap119327$auto$alumacc.cc:485:replace_alu$29313.slice[1].carry4_full.CO[0].CO_CHAIN[0] (CARRY4)                           0.114     1.180
$techmap119328$auto$alumacc.cc:485:replace_alu$29313.slice[2].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.180
$techmap119328$auto$alumacc.cc:485:replace_alu$29313.slice[2].carry4_full.CO[0].CO_CHAIN[0] (CARRY4)                           0.114     1.294
$techmap119329$auto$alumacc.cc:485:replace_alu$29313.slice[3].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.294
$techmap119329$auto$alumacc.cc:485:replace_alu$29313.slice[3].carry4_full.CO[0].O[1] (CARRY4)                                  0.334     1.628
$abc$129717$new_n11589_.in[1] (.names)                                                                                         0.000     1.628
$abc$129717$new_n11589_.out[0] (.names)                                                                                        0.235     1.863
$abc$129717$new_n11594_.in[0] (.names)                                                                                         0.000     1.863
$abc$129717$new_n11594_.out[0] (.names)                                                                                        0.235     2.098
$abc$129717$auto$rtlil.cc:2159:Eq$30492.in[1] (.names)                                                                         0.000     2.098
$abc$129717$auto$rtlil.cc:2159:Eq$30492.out[0] (.names)                                                                        0.235     2.333
$abc$129717$auto$rtlil.cc:2218:Mux$30503.in[1] (.names)                                                                        0.000     2.333
$abc$129717$auto$rtlil.cc:2218:Mux$30503.out[0] (.names)                                                                       0.235     2.568
$auto$memory_bram.cc:1062:replace_cell$30739.B[28].WEBWE[0] (RAMB18E2)                                                         0.000     2.568
data arrival time                                                                                                                        2.568

clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                       0.000     0.000
$auto$memory_bram.cc:1062:replace_cell$30739.B[28].CLKBWRCLK[0] (RAMB18E2)                                                     0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell setup time                                                                                                               -0.532    -0.532
data required time                                                                                                                      -0.532
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.532
data arrival time                                                                                                                       -2.568
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.100


#Path 13
Startpoint: phi_mul1_reg_8367[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : $auto$memory_bram.cc:1062:replace_cell$30738.B[28].WEBWE[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                       0.000     0.000
phi_mul1_reg_8367[1].C[0] (FDRE)                                                                                               0.000     0.000
phi_mul1_reg_8367[1].Q[0] (FDRE) [clock-to-output]                                                                             0.303     0.303
$auto$alumacc.cc:485:replace_alu$29313.S[1].in[0] (.names)                                                                     0.000     0.303
$auto$alumacc.cc:485:replace_alu$29313.S[1].out[0] (.names)                                                                    0.235     0.538
$techmap119326$auto$alumacc.cc:485:replace_alu$29313.slice[0].carry4_1st_full.CO[0].S[1] (CARRY4)                              0.000     0.538
$techmap119326$auto$alumacc.cc:485:replace_alu$29313.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                       0.528     1.066
$techmap119327$auto$alumacc.cc:485:replace_alu$29313.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.066
$techmap119327$auto$alumacc.cc:485:replace_alu$29313.slice[1].carry4_full.CO[0].CO_CHAIN[0] (CARRY4)                           0.114     1.180
$techmap119328$auto$alumacc.cc:485:replace_alu$29313.slice[2].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.180
$techmap119328$auto$alumacc.cc:485:replace_alu$29313.slice[2].carry4_full.CO[0].CO_CHAIN[0] (CARRY4)                           0.114     1.294
$techmap119329$auto$alumacc.cc:485:replace_alu$29313.slice[3].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.294
$techmap119329$auto$alumacc.cc:485:replace_alu$29313.slice[3].carry4_full.CO[0].O[1] (CARRY4)                                  0.334     1.628
$abc$129717$new_n11589_.in[1] (.names)                                                                                         0.000     1.628
$abc$129717$new_n11589_.out[0] (.names)                                                                                        0.235     1.863
$abc$129717$new_n11594_.in[0] (.names)                                                                                         0.000     1.863
$abc$129717$new_n11594_.out[0] (.names)                                                                                        0.235     2.098
$abc$129717$auto$rtlil.cc:2159:Eq$30492.in[1] (.names)                                                                         0.000     2.098
$abc$129717$auto$rtlil.cc:2159:Eq$30492.out[0] (.names)                                                                        0.235     2.333
$abc$129717$auto$rtlil.cc:2218:Mux$30503.in[1] (.names)                                                                        0.000     2.333
$abc$129717$auto$rtlil.cc:2218:Mux$30503.out[0] (.names)                                                                       0.235     2.568
$auto$memory_bram.cc:1062:replace_cell$30738.B[28].WEBWE[0] (RAMB18E2)                                                         0.000     2.568
data arrival time                                                                                                                        2.568

clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                       0.000     0.000
$auto$memory_bram.cc:1062:replace_cell$30738.B[28].CLKBWRCLK[0] (RAMB18E2)                                                     0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell setup time                                                                                                               -0.532    -0.532
data required time                                                                                                                      -0.532
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.532
data arrival time                                                                                                                       -2.568
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.100


#Path 14
Startpoint: phi_mul1_reg_8367[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : $auto$memory_bram.cc:1062:replace_cell$30739.B[24].WEBWE[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                       0.000     0.000
phi_mul1_reg_8367[1].C[0] (FDRE)                                                                                               0.000     0.000
phi_mul1_reg_8367[1].Q[0] (FDRE) [clock-to-output]                                                                             0.303     0.303
$auto$alumacc.cc:485:replace_alu$29313.S[1].in[0] (.names)                                                                     0.000     0.303
$auto$alumacc.cc:485:replace_alu$29313.S[1].out[0] (.names)                                                                    0.235     0.538
$techmap119326$auto$alumacc.cc:485:replace_alu$29313.slice[0].carry4_1st_full.CO[0].S[1] (CARRY4)                              0.000     0.538
$techmap119326$auto$alumacc.cc:485:replace_alu$29313.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                       0.528     1.066
$techmap119327$auto$alumacc.cc:485:replace_alu$29313.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.066
$techmap119327$auto$alumacc.cc:485:replace_alu$29313.slice[1].carry4_full.CO[0].CO_CHAIN[0] (CARRY4)                           0.114     1.180
$techmap119328$auto$alumacc.cc:485:replace_alu$29313.slice[2].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.180
$techmap119328$auto$alumacc.cc:485:replace_alu$29313.slice[2].carry4_full.CO[0].CO_CHAIN[0] (CARRY4)                           0.114     1.294
$techmap119329$auto$alumacc.cc:485:replace_alu$29313.slice[3].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.294
$techmap119329$auto$alumacc.cc:485:replace_alu$29313.slice[3].carry4_full.CO[0].O[1] (CARRY4)                                  0.334     1.628
$abc$129717$new_n11589_.in[1] (.names)                                                                                         0.000     1.628
$abc$129717$new_n11589_.out[0] (.names)                                                                                        0.235     1.863
$abc$129717$new_n11597_.in[1] (.names)                                                                                         0.000     1.863
$abc$129717$new_n11597_.out[0] (.names)                                                                                        0.235     2.098
$abc$129717$auto$rtlil.cc:2159:Eq$30479.in[0] (.names)                                                                         0.000     2.098
$abc$129717$auto$rtlil.cc:2159:Eq$30479.out[0] (.names)                                                                        0.235     2.333
$abc$129717$auto$rtlil.cc:2218:Mux$30490.in[1] (.names)                                                                        0.000     2.333
$abc$129717$auto$rtlil.cc:2218:Mux$30490.out[0] (.names)                                                                       0.235     2.568
$auto$memory_bram.cc:1062:replace_cell$30739.B[24].WEBWE[0] (RAMB18E2)                                                         0.000     2.568
data arrival time                                                                                                                        2.568

clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                       0.000     0.000
$auto$memory_bram.cc:1062:replace_cell$30739.B[24].CLKBWRCLK[0] (RAMB18E2)                                                     0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell setup time                                                                                                               -0.532    -0.532
data required time                                                                                                                      -0.532
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.532
data arrival time                                                                                                                       -2.568
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.100


#Path 15
Startpoint: phi_mul1_reg_8367[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : $auto$memory_bram.cc:1062:replace_cell$30739.B[20].WEBWE[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                       0.000     0.000
phi_mul1_reg_8367[1].C[0] (FDRE)                                                                                               0.000     0.000
phi_mul1_reg_8367[1].Q[0] (FDRE) [clock-to-output]                                                                             0.303     0.303
$auto$alumacc.cc:485:replace_alu$29313.S[1].in[0] (.names)                                                                     0.000     0.303
$auto$alumacc.cc:485:replace_alu$29313.S[1].out[0] (.names)                                                                    0.235     0.538
$techmap119326$auto$alumacc.cc:485:replace_alu$29313.slice[0].carry4_1st_full.CO[0].S[1] (CARRY4)                              0.000     0.538
$techmap119326$auto$alumacc.cc:485:replace_alu$29313.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                       0.528     1.066
$techmap119327$auto$alumacc.cc:485:replace_alu$29313.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.066
$techmap119327$auto$alumacc.cc:485:replace_alu$29313.slice[1].carry4_full.CO[0].CO_CHAIN[0] (CARRY4)                           0.114     1.180
$techmap119328$auto$alumacc.cc:485:replace_alu$29313.slice[2].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.180
$techmap119328$auto$alumacc.cc:485:replace_alu$29313.slice[2].carry4_full.CO[0].CO_CHAIN[0] (CARRY4)                           0.114     1.294
$techmap119329$auto$alumacc.cc:485:replace_alu$29313.slice[3].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.294
$techmap119329$auto$alumacc.cc:485:replace_alu$29313.slice[3].carry4_full.CO[0].O[1] (CARRY4)                                  0.334     1.628
$abc$129717$new_n11589_.in[1] (.names)                                                                                         0.000     1.628
$abc$129717$new_n11589_.out[0] (.names)                                                                                        0.235     1.863
$abc$129717$new_n11587_.in[0] (.names)                                                                                         0.000     1.863
$abc$129717$new_n11587_.out[0] (.names)                                                                                        0.235     2.098
$abc$129717$auto$rtlil.cc:2159:Eq$30466.in[1] (.names)                                                                         0.000     2.098
$abc$129717$auto$rtlil.cc:2159:Eq$30466.out[0] (.names)                                                                        0.235     2.333
$abc$129717$auto$rtlil.cc:2218:Mux$30477.in[1] (.names)                                                                        0.000     2.333
$abc$129717$auto$rtlil.cc:2218:Mux$30477.out[0] (.names)                                                                       0.235     2.568
$auto$memory_bram.cc:1062:replace_cell$30739.B[20].WEBWE[0] (RAMB18E2)                                                         0.000     2.568
data arrival time                                                                                                                        2.568

clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                       0.000     0.000
$auto$memory_bram.cc:1062:replace_cell$30739.B[20].CLKBWRCLK[0] (RAMB18E2)                                                     0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell setup time                                                                                                               -0.532    -0.532
data required time                                                                                                                      -0.532
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.532
data arrival time                                                                                                                       -2.568
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.100


#Path 16
Startpoint: phi_mul1_reg_8367[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : $auto$memory_bram.cc:1062:replace_cell$30738.B[24].WEBWE[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                       0.000     0.000
phi_mul1_reg_8367[1].C[0] (FDRE)                                                                                               0.000     0.000
phi_mul1_reg_8367[1].Q[0] (FDRE) [clock-to-output]                                                                             0.303     0.303
$auto$alumacc.cc:485:replace_alu$29313.S[1].in[0] (.names)                                                                     0.000     0.303
$auto$alumacc.cc:485:replace_alu$29313.S[1].out[0] (.names)                                                                    0.235     0.538
$techmap119326$auto$alumacc.cc:485:replace_alu$29313.slice[0].carry4_1st_full.CO[0].S[1] (CARRY4)                              0.000     0.538
$techmap119326$auto$alumacc.cc:485:replace_alu$29313.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                       0.528     1.066
$techmap119327$auto$alumacc.cc:485:replace_alu$29313.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.066
$techmap119327$auto$alumacc.cc:485:replace_alu$29313.slice[1].carry4_full.CO[0].CO_CHAIN[0] (CARRY4)                           0.114     1.180
$techmap119328$auto$alumacc.cc:485:replace_alu$29313.slice[2].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.180
$techmap119328$auto$alumacc.cc:485:replace_alu$29313.slice[2].carry4_full.CO[0].CO_CHAIN[0] (CARRY4)                           0.114     1.294
$techmap119329$auto$alumacc.cc:485:replace_alu$29313.slice[3].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.294
$techmap119329$auto$alumacc.cc:485:replace_alu$29313.slice[3].carry4_full.CO[0].O[1] (CARRY4)                                  0.334     1.628
$abc$129717$new_n11589_.in[1] (.names)                                                                                         0.000     1.628
$abc$129717$new_n11589_.out[0] (.names)                                                                                        0.235     1.863
$abc$129717$new_n11597_.in[1] (.names)                                                                                         0.000     1.863
$abc$129717$new_n11597_.out[0] (.names)                                                                                        0.235     2.098
$abc$129717$auto$rtlil.cc:2159:Eq$30479.in[0] (.names)                                                                         0.000     2.098
$abc$129717$auto$rtlil.cc:2159:Eq$30479.out[0] (.names)                                                                        0.235     2.333
$abc$129717$auto$rtlil.cc:2218:Mux$30490.in[1] (.names)                                                                        0.000     2.333
$abc$129717$auto$rtlil.cc:2218:Mux$30490.out[0] (.names)                                                                       0.235     2.568
$auto$memory_bram.cc:1062:replace_cell$30738.B[24].WEBWE[0] (RAMB18E2)                                                         0.000     2.568
data arrival time                                                                                                                        2.568

clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                       0.000     0.000
$auto$memory_bram.cc:1062:replace_cell$30738.B[24].CLKBWRCLK[0] (RAMB18E2)                                                     0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell setup time                                                                                                               -0.532    -0.532
data required time                                                                                                                      -0.532
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.532
data arrival time                                                                                                                       -2.568
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.100


#Path 17
Startpoint: phi_mul1_reg_8367[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : $auto$memory_bram.cc:1062:replace_cell$30739.B[0].WEBWE[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                       0.000     0.000
phi_mul1_reg_8367[1].C[0] (FDRE)                                                                                               0.000     0.000
phi_mul1_reg_8367[1].Q[0] (FDRE) [clock-to-output]                                                                             0.303     0.303
$auto$alumacc.cc:485:replace_alu$29313.S[1].in[0] (.names)                                                                     0.000     0.303
$auto$alumacc.cc:485:replace_alu$29313.S[1].out[0] (.names)                                                                    0.235     0.538
$techmap119326$auto$alumacc.cc:485:replace_alu$29313.slice[0].carry4_1st_full.CO[0].S[1] (CARRY4)                              0.000     0.538
$techmap119326$auto$alumacc.cc:485:replace_alu$29313.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                       0.528     1.066
$techmap119327$auto$alumacc.cc:485:replace_alu$29313.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.066
$techmap119327$auto$alumacc.cc:485:replace_alu$29313.slice[1].carry4_full.CO[0].CO_CHAIN[0] (CARRY4)                           0.114     1.180
$techmap119328$auto$alumacc.cc:485:replace_alu$29313.slice[2].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.180
$techmap119328$auto$alumacc.cc:485:replace_alu$29313.slice[2].carry4_full.CO[0].CO_CHAIN[0] (CARRY4)                           0.114     1.294
$techmap119329$auto$alumacc.cc:485:replace_alu$29313.slice[3].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.294
$techmap119329$auto$alumacc.cc:485:replace_alu$29313.slice[3].carry4_full.CO[0].O[1] (CARRY4)                                  0.334     1.628
$abc$129717$new_n11589_.in[1] (.names)                                                                                         0.000     1.628
$abc$129717$new_n11589_.out[0] (.names)                                                                                        0.235     1.863
$abc$129717$new_n11600_.in[0] (.names)                                                                                         0.000     1.863
$abc$129717$new_n11600_.out[0] (.names)                                                                                        0.235     2.098
$abc$129717$auto$rtlil.cc:2159:Eq$30401.in[1] (.names)                                                                         0.000     2.098
$abc$129717$auto$rtlil.cc:2159:Eq$30401.out[0] (.names)                                                                        0.235     2.333
$abc$129717$auto$rtlil.cc:2218:Mux$30412.in[1] (.names)                                                                        0.000     2.333
$abc$129717$auto$rtlil.cc:2218:Mux$30412.out[0] (.names)                                                                       0.235     2.568
$auto$memory_bram.cc:1062:replace_cell$30739.B[0].WEBWE[0] (RAMB18E2)                                                          0.000     2.568
data arrival time                                                                                                                        2.568

clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                       0.000     0.000
$auto$memory_bram.cc:1062:replace_cell$30739.B[0].CLKBWRCLK[0] (RAMB18E2)                                                      0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell setup time                                                                                                               -0.532    -0.532
data required time                                                                                                                      -0.532
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.532
data arrival time                                                                                                                       -2.568
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.100


#Path 18
Startpoint: phi_mul1_reg_8367[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : $auto$memory_bram.cc:1062:replace_cell$30738.B[4].WEBWE[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                       0.000     0.000
phi_mul1_reg_8367[1].C[0] (FDRE)                                                                                               0.000     0.000
phi_mul1_reg_8367[1].Q[0] (FDRE) [clock-to-output]                                                                             0.303     0.303
$auto$alumacc.cc:485:replace_alu$29313.S[1].in[0] (.names)                                                                     0.000     0.303
$auto$alumacc.cc:485:replace_alu$29313.S[1].out[0] (.names)                                                                    0.235     0.538
$techmap119326$auto$alumacc.cc:485:replace_alu$29313.slice[0].carry4_1st_full.CO[0].S[1] (CARRY4)                              0.000     0.538
$techmap119326$auto$alumacc.cc:485:replace_alu$29313.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                       0.528     1.066
$techmap119327$auto$alumacc.cc:485:replace_alu$29313.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.066
$techmap119327$auto$alumacc.cc:485:replace_alu$29313.slice[1].carry4_full.CO[0].CO_CHAIN[0] (CARRY4)                           0.114     1.180
$techmap119328$auto$alumacc.cc:485:replace_alu$29313.slice[2].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.180
$techmap119328$auto$alumacc.cc:485:replace_alu$29313.slice[2].carry4_full.CO[0].CO_CHAIN[0] (CARRY4)                           0.114     1.294
$techmap119329$auto$alumacc.cc:485:replace_alu$29313.slice[3].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.294
$techmap119329$auto$alumacc.cc:485:replace_alu$29313.slice[3].carry4_full.CO[0].O[1] (CARRY4)                                  0.334     1.628
$abc$129717$new_n11589_.in[1] (.names)                                                                                         0.000     1.628
$abc$129717$new_n11589_.out[0] (.names)                                                                                        0.235     1.863
$abc$129717$new_n11587_.in[0] (.names)                                                                                         0.000     1.863
$abc$129717$new_n11587_.out[0] (.names)                                                                                        0.235     2.098
$abc$129717$auto$rtlil.cc:2159:Eq$30414.in[1] (.names)                                                                         0.000     2.098
$abc$129717$auto$rtlil.cc:2159:Eq$30414.out[0] (.names)                                                                        0.235     2.333
$abc$129717$auto$rtlil.cc:2218:Mux$30425.in[1] (.names)                                                                        0.000     2.333
$abc$129717$auto$rtlil.cc:2218:Mux$30425.out[0] (.names)                                                                       0.235     2.568
$auto$memory_bram.cc:1062:replace_cell$30738.B[4].WEBWE[0] (RAMB18E2)                                                          0.000     2.568
data arrival time                                                                                                                        2.568

clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                       0.000     0.000
$auto$memory_bram.cc:1062:replace_cell$30738.B[4].CLKBWRCLK[0] (RAMB18E2)                                                      0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell setup time                                                                                                               -0.532    -0.532
data required time                                                                                                                      -0.532
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.532
data arrival time                                                                                                                       -2.568
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.100


#Path 19
Startpoint: phi_mul1_reg_8367[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : $auto$memory_bram.cc:1062:replace_cell$30739.B[4].WEBWE[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                       0.000     0.000
phi_mul1_reg_8367[1].C[0] (FDRE)                                                                                               0.000     0.000
phi_mul1_reg_8367[1].Q[0] (FDRE) [clock-to-output]                                                                             0.303     0.303
$auto$alumacc.cc:485:replace_alu$29313.S[1].in[0] (.names)                                                                     0.000     0.303
$auto$alumacc.cc:485:replace_alu$29313.S[1].out[0] (.names)                                                                    0.235     0.538
$techmap119326$auto$alumacc.cc:485:replace_alu$29313.slice[0].carry4_1st_full.CO[0].S[1] (CARRY4)                              0.000     0.538
$techmap119326$auto$alumacc.cc:485:replace_alu$29313.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                       0.528     1.066
$techmap119327$auto$alumacc.cc:485:replace_alu$29313.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.066
$techmap119327$auto$alumacc.cc:485:replace_alu$29313.slice[1].carry4_full.CO[0].CO_CHAIN[0] (CARRY4)                           0.114     1.180
$techmap119328$auto$alumacc.cc:485:replace_alu$29313.slice[2].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.180
$techmap119328$auto$alumacc.cc:485:replace_alu$29313.slice[2].carry4_full.CO[0].CO_CHAIN[0] (CARRY4)                           0.114     1.294
$techmap119329$auto$alumacc.cc:485:replace_alu$29313.slice[3].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.294
$techmap119329$auto$alumacc.cc:485:replace_alu$29313.slice[3].carry4_full.CO[0].O[1] (CARRY4)                                  0.334     1.628
$abc$129717$new_n11589_.in[1] (.names)                                                                                         0.000     1.628
$abc$129717$new_n11589_.out[0] (.names)                                                                                        0.235     1.863
$abc$129717$new_n11587_.in[0] (.names)                                                                                         0.000     1.863
$abc$129717$new_n11587_.out[0] (.names)                                                                                        0.235     2.098
$abc$129717$auto$rtlil.cc:2159:Eq$30414.in[1] (.names)                                                                         0.000     2.098
$abc$129717$auto$rtlil.cc:2159:Eq$30414.out[0] (.names)                                                                        0.235     2.333
$abc$129717$auto$rtlil.cc:2218:Mux$30425.in[1] (.names)                                                                        0.000     2.333
$abc$129717$auto$rtlil.cc:2218:Mux$30425.out[0] (.names)                                                                       0.235     2.568
$auto$memory_bram.cc:1062:replace_cell$30739.B[4].WEBWE[0] (RAMB18E2)                                                          0.000     2.568
data arrival time                                                                                                                        2.568

clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                       0.000     0.000
$auto$memory_bram.cc:1062:replace_cell$30739.B[4].CLKBWRCLK[0] (RAMB18E2)                                                      0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell setup time                                                                                                               -0.532    -0.532
data required time                                                                                                                      -0.532
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.532
data arrival time                                                                                                                       -2.568
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.100


#Path 20
Startpoint: phi_mul1_reg_8367[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : $auto$memory_bram.cc:1062:replace_cell$30738.B[8].WEBWE[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                       0.000     0.000
phi_mul1_reg_8367[1].C[0] (FDRE)                                                                                               0.000     0.000
phi_mul1_reg_8367[1].Q[0] (FDRE) [clock-to-output]                                                                             0.303     0.303
$auto$alumacc.cc:485:replace_alu$29313.S[1].in[0] (.names)                                                                     0.000     0.303
$auto$alumacc.cc:485:replace_alu$29313.S[1].out[0] (.names)                                                                    0.235     0.538
$techmap119326$auto$alumacc.cc:485:replace_alu$29313.slice[0].carry4_1st_full.CO[0].S[1] (CARRY4)                              0.000     0.538
$techmap119326$auto$alumacc.cc:485:replace_alu$29313.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                       0.528     1.066
$techmap119327$auto$alumacc.cc:485:replace_alu$29313.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.066
$techmap119327$auto$alumacc.cc:485:replace_alu$29313.slice[1].carry4_full.CO[0].CO_CHAIN[0] (CARRY4)                           0.114     1.180
$techmap119328$auto$alumacc.cc:485:replace_alu$29313.slice[2].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.180
$techmap119328$auto$alumacc.cc:485:replace_alu$29313.slice[2].carry4_full.CO[0].CO_CHAIN[0] (CARRY4)                           0.114     1.294
$techmap119329$auto$alumacc.cc:485:replace_alu$29313.slice[3].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.294
$techmap119329$auto$alumacc.cc:485:replace_alu$29313.slice[3].carry4_full.CO[0].O[1] (CARRY4)                                  0.334     1.628
$abc$129717$new_n11589_.in[1] (.names)                                                                                         0.000     1.628
$abc$129717$new_n11589_.out[0] (.names)                                                                                        0.235     1.863
$abc$129717$new_n11597_.in[1] (.names)                                                                                         0.000     1.863
$abc$129717$new_n11597_.out[0] (.names)                                                                                        0.235     2.098
$abc$129717$auto$rtlil.cc:2159:Eq$30427.in[1] (.names)                                                                         0.000     2.098
$abc$129717$auto$rtlil.cc:2159:Eq$30427.out[0] (.names)                                                                        0.235     2.333
$abc$129717$auto$rtlil.cc:2218:Mux$30438.in[1] (.names)                                                                        0.000     2.333
$abc$129717$auto$rtlil.cc:2218:Mux$30438.out[0] (.names)                                                                       0.235     2.568
$auto$memory_bram.cc:1062:replace_cell$30738.B[8].WEBWE[0] (RAMB18E2)                                                          0.000     2.568
data arrival time                                                                                                                        2.568

clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                       0.000     0.000
$auto$memory_bram.cc:1062:replace_cell$30738.B[8].CLKBWRCLK[0] (RAMB18E2)                                                      0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell setup time                                                                                                               -0.532    -0.532
data required time                                                                                                                      -0.532
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.532
data arrival time                                                                                                                       -2.568
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.100


#Path 21
Startpoint: phi_mul1_reg_8367[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : $auto$memory_bram.cc:1062:replace_cell$30739.B[8].WEBWE[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                       0.000     0.000
phi_mul1_reg_8367[1].C[0] (FDRE)                                                                                               0.000     0.000
phi_mul1_reg_8367[1].Q[0] (FDRE) [clock-to-output]                                                                             0.303     0.303
$auto$alumacc.cc:485:replace_alu$29313.S[1].in[0] (.names)                                                                     0.000     0.303
$auto$alumacc.cc:485:replace_alu$29313.S[1].out[0] (.names)                                                                    0.235     0.538
$techmap119326$auto$alumacc.cc:485:replace_alu$29313.slice[0].carry4_1st_full.CO[0].S[1] (CARRY4)                              0.000     0.538
$techmap119326$auto$alumacc.cc:485:replace_alu$29313.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                       0.528     1.066
$techmap119327$auto$alumacc.cc:485:replace_alu$29313.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.066
$techmap119327$auto$alumacc.cc:485:replace_alu$29313.slice[1].carry4_full.CO[0].CO_CHAIN[0] (CARRY4)                           0.114     1.180
$techmap119328$auto$alumacc.cc:485:replace_alu$29313.slice[2].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.180
$techmap119328$auto$alumacc.cc:485:replace_alu$29313.slice[2].carry4_full.CO[0].CO_CHAIN[0] (CARRY4)                           0.114     1.294
$techmap119329$auto$alumacc.cc:485:replace_alu$29313.slice[3].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.294
$techmap119329$auto$alumacc.cc:485:replace_alu$29313.slice[3].carry4_full.CO[0].O[1] (CARRY4)                                  0.334     1.628
$abc$129717$new_n11589_.in[1] (.names)                                                                                         0.000     1.628
$abc$129717$new_n11589_.out[0] (.names)                                                                                        0.235     1.863
$abc$129717$new_n11597_.in[1] (.names)                                                                                         0.000     1.863
$abc$129717$new_n11597_.out[0] (.names)                                                                                        0.235     2.098
$abc$129717$auto$rtlil.cc:2159:Eq$30427.in[1] (.names)                                                                         0.000     2.098
$abc$129717$auto$rtlil.cc:2159:Eq$30427.out[0] (.names)                                                                        0.235     2.333
$abc$129717$auto$rtlil.cc:2218:Mux$30438.in[1] (.names)                                                                        0.000     2.333
$abc$129717$auto$rtlil.cc:2218:Mux$30438.out[0] (.names)                                                                       0.235     2.568
$auto$memory_bram.cc:1062:replace_cell$30739.B[8].WEBWE[0] (RAMB18E2)                                                          0.000     2.568
data arrival time                                                                                                                        2.568

clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                       0.000     0.000
$auto$memory_bram.cc:1062:replace_cell$30739.B[8].CLKBWRCLK[0] (RAMB18E2)                                                      0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell setup time                                                                                                               -0.532    -0.532
data required time                                                                                                                      -0.532
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.532
data arrival time                                                                                                                       -2.568
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.100


#Path 22
Startpoint: phi_mul1_reg_8367[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : $auto$memory_bram.cc:1062:replace_cell$30738.B[12].WEBWE[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                       0.000     0.000
phi_mul1_reg_8367[1].C[0] (FDRE)                                                                                               0.000     0.000
phi_mul1_reg_8367[1].Q[0] (FDRE) [clock-to-output]                                                                             0.303     0.303
$auto$alumacc.cc:485:replace_alu$29313.S[1].in[0] (.names)                                                                     0.000     0.303
$auto$alumacc.cc:485:replace_alu$29313.S[1].out[0] (.names)                                                                    0.235     0.538
$techmap119326$auto$alumacc.cc:485:replace_alu$29313.slice[0].carry4_1st_full.CO[0].S[1] (CARRY4)                              0.000     0.538
$techmap119326$auto$alumacc.cc:485:replace_alu$29313.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                       0.528     1.066
$techmap119327$auto$alumacc.cc:485:replace_alu$29313.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.066
$techmap119327$auto$alumacc.cc:485:replace_alu$29313.slice[1].carry4_full.CO[0].CO_CHAIN[0] (CARRY4)                           0.114     1.180
$techmap119328$auto$alumacc.cc:485:replace_alu$29313.slice[2].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.180
$techmap119328$auto$alumacc.cc:485:replace_alu$29313.slice[2].carry4_full.CO[0].CO_CHAIN[0] (CARRY4)                           0.114     1.294
$techmap119329$auto$alumacc.cc:485:replace_alu$29313.slice[3].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.294
$techmap119329$auto$alumacc.cc:485:replace_alu$29313.slice[3].carry4_full.CO[0].O[1] (CARRY4)                                  0.334     1.628
$abc$129717$new_n11589_.in[1] (.names)                                                                                         0.000     1.628
$abc$129717$new_n11589_.out[0] (.names)                                                                                        0.235     1.863
$abc$129717$new_n11594_.in[0] (.names)                                                                                         0.000     1.863
$abc$129717$new_n11594_.out[0] (.names)                                                                                        0.235     2.098
$abc$129717$auto$rtlil.cc:2159:Eq$30440.in[1] (.names)                                                                         0.000     2.098
$abc$129717$auto$rtlil.cc:2159:Eq$30440.out[0] (.names)                                                                        0.235     2.333
$abc$129717$auto$rtlil.cc:2218:Mux$30451.in[1] (.names)                                                                        0.000     2.333
$abc$129717$auto$rtlil.cc:2218:Mux$30451.out[0] (.names)                                                                       0.235     2.568
$auto$memory_bram.cc:1062:replace_cell$30738.B[12].WEBWE[0] (RAMB18E2)                                                         0.000     2.568
data arrival time                                                                                                                        2.568

clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                       0.000     0.000
$auto$memory_bram.cc:1062:replace_cell$30738.B[12].CLKBWRCLK[0] (RAMB18E2)                                                     0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell setup time                                                                                                               -0.532    -0.532
data required time                                                                                                                      -0.532
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.532
data arrival time                                                                                                                       -2.568
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.100


#Path 23
Startpoint: phi_mul1_reg_8367[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : $auto$memory_bram.cc:1062:replace_cell$30739.B[12].WEBWE[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                       0.000     0.000
phi_mul1_reg_8367[1].C[0] (FDRE)                                                                                               0.000     0.000
phi_mul1_reg_8367[1].Q[0] (FDRE) [clock-to-output]                                                                             0.303     0.303
$auto$alumacc.cc:485:replace_alu$29313.S[1].in[0] (.names)                                                                     0.000     0.303
$auto$alumacc.cc:485:replace_alu$29313.S[1].out[0] (.names)                                                                    0.235     0.538
$techmap119326$auto$alumacc.cc:485:replace_alu$29313.slice[0].carry4_1st_full.CO[0].S[1] (CARRY4)                              0.000     0.538
$techmap119326$auto$alumacc.cc:485:replace_alu$29313.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                       0.528     1.066
$techmap119327$auto$alumacc.cc:485:replace_alu$29313.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.066
$techmap119327$auto$alumacc.cc:485:replace_alu$29313.slice[1].carry4_full.CO[0].CO_CHAIN[0] (CARRY4)                           0.114     1.180
$techmap119328$auto$alumacc.cc:485:replace_alu$29313.slice[2].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.180
$techmap119328$auto$alumacc.cc:485:replace_alu$29313.slice[2].carry4_full.CO[0].CO_CHAIN[0] (CARRY4)                           0.114     1.294
$techmap119329$auto$alumacc.cc:485:replace_alu$29313.slice[3].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.294
$techmap119329$auto$alumacc.cc:485:replace_alu$29313.slice[3].carry4_full.CO[0].O[1] (CARRY4)                                  0.334     1.628
$abc$129717$new_n11589_.in[1] (.names)                                                                                         0.000     1.628
$abc$129717$new_n11589_.out[0] (.names)                                                                                        0.235     1.863
$abc$129717$new_n11594_.in[0] (.names)                                                                                         0.000     1.863
$abc$129717$new_n11594_.out[0] (.names)                                                                                        0.235     2.098
$abc$129717$auto$rtlil.cc:2159:Eq$30440.in[1] (.names)                                                                         0.000     2.098
$abc$129717$auto$rtlil.cc:2159:Eq$30440.out[0] (.names)                                                                        0.235     2.333
$abc$129717$auto$rtlil.cc:2218:Mux$30451.in[1] (.names)                                                                        0.000     2.333
$abc$129717$auto$rtlil.cc:2218:Mux$30451.out[0] (.names)                                                                       0.235     2.568
$auto$memory_bram.cc:1062:replace_cell$30739.B[12].WEBWE[0] (RAMB18E2)                                                         0.000     2.568
data arrival time                                                                                                                        2.568

clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                       0.000     0.000
$auto$memory_bram.cc:1062:replace_cell$30739.B[12].CLKBWRCLK[0] (RAMB18E2)                                                     0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell setup time                                                                                                               -0.532    -0.532
data required time                                                                                                                      -0.532
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.532
data arrival time                                                                                                                       -2.568
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.100


#Path 24
Startpoint: phi_mul1_reg_8367[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : $auto$memory_bram.cc:1062:replace_cell$30738.B[16].WEBWE[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                       0.000     0.000
phi_mul1_reg_8367[1].C[0] (FDRE)                                                                                               0.000     0.000
phi_mul1_reg_8367[1].Q[0] (FDRE) [clock-to-output]                                                                             0.303     0.303
$auto$alumacc.cc:485:replace_alu$29313.S[1].in[0] (.names)                                                                     0.000     0.303
$auto$alumacc.cc:485:replace_alu$29313.S[1].out[0] (.names)                                                                    0.235     0.538
$techmap119326$auto$alumacc.cc:485:replace_alu$29313.slice[0].carry4_1st_full.CO[0].S[1] (CARRY4)                              0.000     0.538
$techmap119326$auto$alumacc.cc:485:replace_alu$29313.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                       0.528     1.066
$techmap119327$auto$alumacc.cc:485:replace_alu$29313.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.066
$techmap119327$auto$alumacc.cc:485:replace_alu$29313.slice[1].carry4_full.CO[0].CO_CHAIN[0] (CARRY4)                           0.114     1.180
$techmap119328$auto$alumacc.cc:485:replace_alu$29313.slice[2].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.180
$techmap119328$auto$alumacc.cc:485:replace_alu$29313.slice[2].carry4_full.CO[0].CO_CHAIN[0] (CARRY4)                           0.114     1.294
$techmap119329$auto$alumacc.cc:485:replace_alu$29313.slice[3].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.294
$techmap119329$auto$alumacc.cc:485:replace_alu$29313.slice[3].carry4_full.CO[0].O[1] (CARRY4)                                  0.334     1.628
$abc$129717$new_n11589_.in[1] (.names)                                                                                         0.000     1.628
$abc$129717$new_n11589_.out[0] (.names)                                                                                        0.235     1.863
$abc$129717$new_n11600_.in[0] (.names)                                                                                         0.000     1.863
$abc$129717$new_n11600_.out[0] (.names)                                                                                        0.235     2.098
$abc$129717$auto$rtlil.cc:2159:Eq$30453.in[0] (.names)                                                                         0.000     2.098
$abc$129717$auto$rtlil.cc:2159:Eq$30453.out[0] (.names)                                                                        0.235     2.333
$abc$129717$auto$rtlil.cc:2218:Mux$30464.in[1] (.names)                                                                        0.000     2.333
$abc$129717$auto$rtlil.cc:2218:Mux$30464.out[0] (.names)                                                                       0.235     2.568
$auto$memory_bram.cc:1062:replace_cell$30738.B[16].WEBWE[0] (RAMB18E2)                                                         0.000     2.568
data arrival time                                                                                                                        2.568

clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                       0.000     0.000
$auto$memory_bram.cc:1062:replace_cell$30738.B[16].CLKBWRCLK[0] (RAMB18E2)                                                     0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell setup time                                                                                                               -0.532    -0.532
data required time                                                                                                                      -0.532
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.532
data arrival time                                                                                                                       -2.568
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.100


#Path 25
Startpoint: phi_mul1_reg_8367[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : $auto$memory_bram.cc:1062:replace_cell$30739.B[16].WEBWE[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                       0.000     0.000
phi_mul1_reg_8367[1].C[0] (FDRE)                                                                                               0.000     0.000
phi_mul1_reg_8367[1].Q[0] (FDRE) [clock-to-output]                                                                             0.303     0.303
$auto$alumacc.cc:485:replace_alu$29313.S[1].in[0] (.names)                                                                     0.000     0.303
$auto$alumacc.cc:485:replace_alu$29313.S[1].out[0] (.names)                                                                    0.235     0.538
$techmap119326$auto$alumacc.cc:485:replace_alu$29313.slice[0].carry4_1st_full.CO[0].S[1] (CARRY4)                              0.000     0.538
$techmap119326$auto$alumacc.cc:485:replace_alu$29313.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                       0.528     1.066
$techmap119327$auto$alumacc.cc:485:replace_alu$29313.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.066
$techmap119327$auto$alumacc.cc:485:replace_alu$29313.slice[1].carry4_full.CO[0].CO_CHAIN[0] (CARRY4)                           0.114     1.180
$techmap119328$auto$alumacc.cc:485:replace_alu$29313.slice[2].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.180
$techmap119328$auto$alumacc.cc:485:replace_alu$29313.slice[2].carry4_full.CO[0].CO_CHAIN[0] (CARRY4)                           0.114     1.294
$techmap119329$auto$alumacc.cc:485:replace_alu$29313.slice[3].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.294
$techmap119329$auto$alumacc.cc:485:replace_alu$29313.slice[3].carry4_full.CO[0].O[1] (CARRY4)                                  0.334     1.628
$abc$129717$new_n11589_.in[1] (.names)                                                                                         0.000     1.628
$abc$129717$new_n11589_.out[0] (.names)                                                                                        0.235     1.863
$abc$129717$new_n11600_.in[0] (.names)                                                                                         0.000     1.863
$abc$129717$new_n11600_.out[0] (.names)                                                                                        0.235     2.098
$abc$129717$auto$rtlil.cc:2159:Eq$30453.in[0] (.names)                                                                         0.000     2.098
$abc$129717$auto$rtlil.cc:2159:Eq$30453.out[0] (.names)                                                                        0.235     2.333
$abc$129717$auto$rtlil.cc:2218:Mux$30464.in[1] (.names)                                                                        0.000     2.333
$abc$129717$auto$rtlil.cc:2218:Mux$30464.out[0] (.names)                                                                       0.235     2.568
$auto$memory_bram.cc:1062:replace_cell$30739.B[16].WEBWE[0] (RAMB18E2)                                                         0.000     2.568
data arrival time                                                                                                                        2.568

clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                       0.000     0.000
$auto$memory_bram.cc:1062:replace_cell$30739.B[16].CLKBWRCLK[0] (RAMB18E2)                                                     0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell setup time                                                                                                               -0.532    -0.532
data required time                                                                                                                      -0.532
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.532
data arrival time                                                                                                                       -2.568
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.100


#Path 26
Startpoint: phi_mul1_reg_8367[1].Q[0] (FDRE clocked by ap_clk)
Endpoint  : $auto$memory_bram.cc:1062:replace_cell$30738.B[20].WEBWE[0] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                       0.000     0.000
phi_mul1_reg_8367[1].C[0] (FDRE)                                                                                               0.000     0.000
phi_mul1_reg_8367[1].Q[0] (FDRE) [clock-to-output]                                                                             0.303     0.303
$auto$alumacc.cc:485:replace_alu$29313.S[1].in[0] (.names)                                                                     0.000     0.303
$auto$alumacc.cc:485:replace_alu$29313.S[1].out[0] (.names)                                                                    0.235     0.538
$techmap119326$auto$alumacc.cc:485:replace_alu$29313.slice[0].carry4_1st_full.CO[0].S[1] (CARRY4)                              0.000     0.538
$techmap119326$auto$alumacc.cc:485:replace_alu$29313.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                       0.528     1.066
$techmap119327$auto$alumacc.cc:485:replace_alu$29313.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.066
$techmap119327$auto$alumacc.cc:485:replace_alu$29313.slice[1].carry4_full.CO[0].CO_CHAIN[0] (CARRY4)                           0.114     1.180
$techmap119328$auto$alumacc.cc:485:replace_alu$29313.slice[2].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.180
$techmap119328$auto$alumacc.cc:485:replace_alu$29313.slice[2].carry4_full.CO[0].CO_CHAIN[0] (CARRY4)                           0.114     1.294
$techmap119329$auto$alumacc.cc:485:replace_alu$29313.slice[3].carry4_full.CO[0].CI[0] (CARRY4)                                 0.000     1.294
$techmap119329$auto$alumacc.cc:485:replace_alu$29313.slice[3].carry4_full.CO[0].O[1] (CARRY4)                                  0.334     1.628
$abc$129717$new_n11589_.in[1] (.names)                                                                                         0.000     1.628
$abc$129717$new_n11589_.out[0] (.names)                                                                                        0.235     1.863
$abc$129717$new_n11587_.in[0] (.names)                                                                                         0.000     1.863
$abc$129717$new_n11587_.out[0] (.names)                                                                                        0.235     2.098
$abc$129717$auto$rtlil.cc:2159:Eq$30466.in[1] (.names)                                                                         0.000     2.098
$abc$129717$auto$rtlil.cc:2159:Eq$30466.out[0] (.names)                                                                        0.235     2.333
$abc$129717$auto$rtlil.cc:2218:Mux$30477.in[1] (.names)                                                                        0.000     2.333
$abc$129717$auto$rtlil.cc:2218:Mux$30477.out[0] (.names)                                                                       0.235     2.568
$auto$memory_bram.cc:1062:replace_cell$30738.B[20].WEBWE[0] (RAMB18E2)                                                         0.000     2.568
data arrival time                                                                                                                        2.568

clock ap_clk (rise edge)                                                                                                       0.000     0.000
clock source latency                                                                                                           0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                       0.000     0.000
$auto$memory_bram.cc:1062:replace_cell$30738.B[20].CLKBWRCLK[0] (RAMB18E2)                                                     0.000     0.000
clock uncertainty                                                                                                              0.000     0.000
cell setup time                                                                                                               -0.532    -0.532
data required time                                                                                                                      -0.532
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.532
data arrival time                                                                                                                       -2.568
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -3.100


#Path 27
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_49_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.000     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     2.268
a_i_49_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2)                                                                                                                                              0.000     2.268
data arrival time                                                                                                                                                                                                            2.268

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_49_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                                                0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.268
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.834


#Path 28
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_49_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.000     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     2.268
a_i_49_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2)                                                                                                                                              0.000     2.268
data arrival time                                                                                                                                                                                                            2.268

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_49_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                                                                0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.268
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.834


#Path 29
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_3_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.000     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     2.268
a_i_3_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2)                                                                                                                                               0.000     2.268
data arrival time                                                                                                                                                                                                            2.268

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_3_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                                                 0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.268
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.834


#Path 30
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_3_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.000     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     2.268
a_i_3_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2)                                                                                                                                               0.000     2.268
data arrival time                                                                                                                                                                                                            2.268

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_3_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                                                                 0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.268
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.834


#Path 31
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_35_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.000     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     2.268
a_i_35_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2)                                                                                                                                              0.000     2.268
data arrival time                                                                                                                                                                                                            2.268

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_35_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                                                0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.268
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.834


#Path 32
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_35_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.000     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     2.268
a_i_35_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2)                                                                                                                                              0.000     2.268
data arrival time                                                                                                                                                                                                            2.268

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_35_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                                                                0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.268
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.834


#Path 33
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_33_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.000     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     2.268
a_i_33_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2)                                                                                                                                              0.000     2.268
data arrival time                                                                                                                                                                                                            2.268

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_33_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                                                0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.268
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.834


#Path 34
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_33_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.000     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     2.268
a_i_33_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2)                                                                                                                                              0.000     2.268
data arrival time                                                                                                                                                                                                            2.268

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_33_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                                                                0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.268
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.834


#Path 35
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_27_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.000     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     2.268
a_i_27_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2)                                                                                                                                              0.000     2.268
data arrival time                                                                                                                                                                                                            2.268

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_27_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                                                0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.268
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.834


#Path 36
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_27_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.000     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     2.268
a_i_27_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2)                                                                                                                                              0.000     2.268
data arrival time                                                                                                                                                                                                            2.268

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_27_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                                                                0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.268
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.834


#Path 37
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_25_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.000     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     2.268
a_i_25_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2)                                                                                                                                              0.000     2.268
data arrival time                                                                                                                                                                                                            2.268

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_25_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                                                0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.268
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.834


#Path 38
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_25_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.000     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     2.268
a_i_25_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2)                                                                                                                                              0.000     2.268
data arrival time                                                                                                                                                                                                            2.268

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_25_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                                                                0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.268
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.834


#Path 39
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_243_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.000     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     2.268
a_i_243_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2)                                                                                                                                             0.000     2.268
data arrival time                                                                                                                                                                                                            2.268

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_243_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                                               0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.268
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.834


#Path 40
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_243_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.000     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     2.268
a_i_243_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2)                                                                                                                                             0.000     2.268
data arrival time                                                                                                                                                                                                            2.268

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_243_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                                                               0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.268
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.834


#Path 41
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_9_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.000     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     2.268
a_i_9_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2)                                                                                                                                               0.000     2.268
data arrival time                                                                                                                                                                                                            2.268

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_9_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                                                 0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.268
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.834


#Path 42
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_241_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.000     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     2.268
a_i_241_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2)                                                                                                                                             0.000     2.268
data arrival time                                                                                                                                                                                                            2.268

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_241_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                                                               0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.268
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.834


#Path 43
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_51_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.000     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     2.268
a_i_51_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2)                                                                                                                                              0.000     2.268
data arrival time                                                                                                                                                                                                            2.268

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_51_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                                                                0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.268
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.834


#Path 44
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_51_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.000     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     2.268
a_i_51_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2)                                                                                                                                              0.000     2.268
data arrival time                                                                                                                                                                                                            2.268

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_51_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                                                0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.268
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.834


#Path 45
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_5_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.000     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     2.268
a_i_5_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2)                                                                                                                                               0.000     2.268
data arrival time                                                                                                                                                                                                            2.268

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_5_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                                                                 0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.268
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.834


#Path 46
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_5_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.000     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     2.268
a_i_5_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2)                                                                                                                                               0.000     2.268
data arrival time                                                                                                                                                                                                            2.268

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_5_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                                                 0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.268
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.834


#Path 47
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_65_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.000     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     2.268
a_i_65_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2)                                                                                                                                              0.000     2.268
data arrival time                                                                                                                                                                                                            2.268

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_65_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                                                                0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.268
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.834


#Path 48
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_65_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.000     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     2.268
a_i_65_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2)                                                                                                                                              0.000     2.268
data arrival time                                                                                                                                                                                                            2.268

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_65_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                                                0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.268
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.834


#Path 49
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_67_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.000     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     2.268
a_i_67_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2)                                                                                                                                              0.000     2.268
data arrival time                                                                                                                                                                                                            2.268

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_67_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                                                                0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.268
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.834


#Path 50
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_67_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.000     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     2.268
a_i_67_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2)                                                                                                                                              0.000     2.268
data arrival time                                                                                                                                                                                                            2.268

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_67_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                                                0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.268
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.834


#Path 51
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_7_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.000     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     2.268
a_i_7_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2)                                                                                                                                               0.000     2.268
data arrival time                                                                                                                                                                                                            2.268

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_7_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                                                                 0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.268
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.834


#Path 52
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_7_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.000     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     2.268
a_i_7_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2)                                                                                                                                               0.000     2.268
data arrival time                                                                                                                                                                                                            2.268

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_7_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                                                 0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.268
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.834


#Path 53
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_97_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.000     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     2.268
a_i_97_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2)                                                                                                                                              0.000     2.268
data arrival time                                                                                                                                                                                                            2.268

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_97_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                                                                0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.268
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.834


#Path 54
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_97_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.000     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     2.268
a_i_97_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2)                                                                                                                                              0.000     2.268
data arrival time                                                                                                                                                                                                            2.268

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_97_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                                                0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.268
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.834


#Path 55
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_99_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.000     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     2.268
a_i_99_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2)                                                                                                                                              0.000     2.268
data arrival time                                                                                                                                                                                                            2.268

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_99_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                                                                0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.268
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.834


#Path 56
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_99_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.000     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     2.268
a_i_99_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2)                                                                                                                                              0.000     2.268
data arrival time                                                                                                                                                                                                            2.268

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_99_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                                                0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.268
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.834


#Path 57
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_9_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.000     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     2.268
a_i_9_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2)                                                                                                                                               0.000     2.268
data arrival time                                                                                                                                                                                                            2.268

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_9_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                                                                 0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.268
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.834


#Path 58
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_241_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.000     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     2.268
a_i_241_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2)                                                                                                                                             0.000     2.268
data arrival time                                                                                                                                                                                                            2.268

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_241_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                                               0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.268
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.834


#Path 59
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_163_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.000     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     2.268
a_i_163_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2)                                                                                                                                             0.000     2.268
data arrival time                                                                                                                                                                                                            2.268

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_163_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                                               0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.268
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.834


#Path 60
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_0_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.000     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     2.268
a_i_0_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2)                                                                                                                                               0.000     2.268
data arrival time                                                                                                                                                                                                            2.268

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_0_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                                                                 0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.268
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.834


#Path 61
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_0_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.000     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     2.268
a_i_0_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2)                                                                                                                                               0.000     2.268
data arrival time                                                                                                                                                                                                            2.268

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_0_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                                                 0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.268
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.834


#Path 62
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_11_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.000     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     2.268
a_i_11_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2)                                                                                                                                              0.000     2.268
data arrival time                                                                                                                                                                                                            2.268

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_11_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                                                                0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.268
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.834


#Path 63
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_11_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.000     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     2.268
a_i_11_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2)                                                                                                                                              0.000     2.268
data arrival time                                                                                                                                                                                                            2.268

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_11_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                                                0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.268
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.834


#Path 64
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_129_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.000     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     2.268
a_i_129_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2)                                                                                                                                             0.000     2.268
data arrival time                                                                                                                                                                                                            2.268

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_129_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                                                               0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.268
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.834


#Path 65
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_129_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.000     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     2.268
a_i_129_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2)                                                                                                                                             0.000     2.268
data arrival time                                                                                                                                                                                                            2.268

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_129_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                                               0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.268
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.834


#Path 66
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_131_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.000     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     2.268
a_i_131_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2)                                                                                                                                             0.000     2.268
data arrival time                                                                                                                                                                                                            2.268

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_131_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                                                               0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.268
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.834


#Path 67
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_131_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.000     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     2.268
a_i_131_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2)                                                                                                                                             0.000     2.268
data arrival time                                                                                                                                                                                                            2.268

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_131_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                                               0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.268
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.834


#Path 68
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_13_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.000     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     2.268
a_i_13_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2)                                                                                                                                              0.000     2.268
data arrival time                                                                                                                                                                                                            2.268

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_13_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                                                                0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.268
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.834


#Path 69
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_13_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.000     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     2.268
a_i_13_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2)                                                                                                                                              0.000     2.268
data arrival time                                                                                                                                                                                                            2.268

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_13_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                                                0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.268
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.834


#Path 70
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_15_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.000     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     2.268
a_i_15_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2)                                                                                                                                              0.000     2.268
data arrival time                                                                                                                                                                                                            2.268

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_15_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                                                                0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.268
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.834


#Path 71
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_15_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.000     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     2.268
a_i_15_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2)                                                                                                                                              0.000     2.268
data arrival time                                                                                                                                                                                                            2.268

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_15_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                                                0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.268
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.834


#Path 72
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_161_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.000     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     2.268
a_i_161_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2)                                                                                                                                             0.000     2.268
data arrival time                                                                                                                                                                                                            2.268

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_161_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                                                               0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.268
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.834


#Path 73
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_161_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.000     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     2.268
a_i_161_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2)                                                                                                                                             0.000     2.268
data arrival time                                                                                                                                                                                                            2.268

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_161_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                                               0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.268
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.834


#Path 74
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_163_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.000     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     2.268
a_i_163_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2)                                                                                                                                             0.000     2.268
data arrival time                                                                                                                                                                                                            2.268

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_163_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                                                               0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.268
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.834


#Path 75
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_227_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.000     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     2.268
a_i_227_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2)                                                                                                                                             0.000     2.268
data arrival time                                                                                                                                                                                                            2.268

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_227_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                                               0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.268
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.834


#Path 76
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_177_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.000     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     2.268
a_i_177_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2)                                                                                                                                             0.000     2.268
data arrival time                                                                                                                                                                                                            2.268

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_177_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                                                               0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.268
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.834


#Path 77
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_177_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.000     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     2.268
a_i_177_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2)                                                                                                                                             0.000     2.268
data arrival time                                                                                                                                                                                                            2.268

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_177_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                                               0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.268
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.834


#Path 78
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_179_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.000     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     2.268
a_i_179_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2)                                                                                                                                             0.000     2.268
data arrival time                                                                                                                                                                                                            2.268

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_179_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                                                               0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.268
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.834


#Path 79
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_179_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.000     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     2.268
a_i_179_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2)                                                                                                                                             0.000     2.268
data arrival time                                                                                                                                                                                                            2.268

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_179_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                                               0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.268
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.834


#Path 80
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_17_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.000     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     2.268
a_i_17_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2)                                                                                                                                              0.000     2.268
data arrival time                                                                                                                                                                                                            2.268

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_17_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                                                                0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.268
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.834


#Path 81
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_17_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.000     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     2.268
a_i_17_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2)                                                                                                                                              0.000     2.268
data arrival time                                                                                                                                                                                                            2.268

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_17_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                                                0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.268
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.834


#Path 82
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_193_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.000     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     2.268
a_i_193_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2)                                                                                                                                             0.000     2.268
data arrival time                                                                                                                                                                                                            2.268

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_193_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                                                               0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.268
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.834


#Path 83
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_193_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.000     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     2.268
a_i_193_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2)                                                                                                                                             0.000     2.268
data arrival time                                                                                                                                                                                                            2.268

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_193_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                                               0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.268
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.834


#Path 84
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_195_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.000     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     2.268
a_i_195_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2)                                                                                                                                             0.000     2.268
data arrival time                                                                                                                                                                                                            2.268

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_195_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                                                               0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.268
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.834


#Path 85
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_195_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.000     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     2.268
a_i_195_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2)                                                                                                                                             0.000     2.268
data arrival time                                                                                                                                                                                                            2.268

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_195_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                                               0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.268
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.834


#Path 86
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_19_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.000     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     2.268
a_i_19_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2)                                                                                                                                              0.000     2.268
data arrival time                                                                                                                                                                                                            2.268

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_19_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                                                                0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.268
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.834


#Path 87
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_19_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.000     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     2.268
a_i_19_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2)                                                                                                                                              0.000     2.268
data arrival time                                                                                                                                                                                                            2.268

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_19_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                                                0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.268
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.834


#Path 88
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_225_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.000     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     2.268
a_i_225_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2)                                                                                                                                             0.000     2.268
data arrival time                                                                                                                                                                                                            2.268

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_225_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                                                               0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.268
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.834


#Path 89
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_225_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.000     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     2.268
a_i_225_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[8] (RAMB18E2)                                                                                                                                             0.000     2.268
data arrival time                                                                                                                                                                                                            2.268

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_225_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                                               0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.268
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.834


#Path 90
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_227_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[1] (CARRY4)                                                                                                                      0.334     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].in[4] (.names)                                                                                                                                                       0.000     2.033
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[5].out[0] (.names)                                                                                                                                                      0.235     2.268
a_i_227_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[8] (RAMB18E2)                                                                                                                                             0.000     2.268
data arrival time                                                                                                                                                                                                            2.268

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_227_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                                                               0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.268
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.834


#Path 91
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_225_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[10] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[3] (CARRY4)                                                                                                                      0.313     2.012
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[7].in[4] (.names)                                                                                                                                                       0.000     2.012
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[7].out[0] (.names)                                                                                                                                                      0.235     2.247
a_i_225_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[10] (RAMB18E2)                                                                                                                                            0.000     2.247
data arrival time                                                                                                                                                                                                            2.247

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_225_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                                                               0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.247
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.813


#Path 92
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_179_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[10] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[3] (CARRY4)                                                                                                                      0.313     2.012
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[7].in[4] (.names)                                                                                                                                                       0.000     2.012
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[7].out[0] (.names)                                                                                                                                                      0.235     2.247
a_i_179_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[10] (RAMB18E2)                                                                                                                                            0.000     2.247
data arrival time                                                                                                                                                                                                            2.247

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_179_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                                               0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.247
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.813


#Path 93
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_17_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[10] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[3] (CARRY4)                                                                                                                      0.313     2.012
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[7].in[4] (.names)                                                                                                                                                       0.000     2.012
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[7].out[0] (.names)                                                                                                                                                      0.235     2.247
a_i_17_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[10] (RAMB18E2)                                                                                                                                             0.000     2.247
data arrival time                                                                                                                                                                                                            2.247

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_17_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                                                                0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.247
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.813


#Path 94
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_17_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[10] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[3] (CARRY4)                                                                                                                      0.313     2.012
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[7].in[4] (.names)                                                                                                                                                       0.000     2.012
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[7].out[0] (.names)                                                                                                                                                      0.235     2.247
a_i_17_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[10] (RAMB18E2)                                                                                                                                             0.000     2.247
data arrival time                                                                                                                                                                                                            2.247

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_17_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                                                0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.247
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.813


#Path 95
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_193_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[10] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[3] (CARRY4)                                                                                                                      0.313     2.012
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[7].in[4] (.names)                                                                                                                                                       0.000     2.012
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[7].out[0] (.names)                                                                                                                                                      0.235     2.247
a_i_193_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[10] (RAMB18E2)                                                                                                                                            0.000     2.247
data arrival time                                                                                                                                                                                                            2.247

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_193_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                                                               0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.247
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.813


#Path 96
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_193_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[10] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[3] (CARRY4)                                                                                                                      0.313     2.012
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[7].in[4] (.names)                                                                                                                                                       0.000     2.012
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[7].out[0] (.names)                                                                                                                                                      0.235     2.247
a_i_193_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[10] (RAMB18E2)                                                                                                                                            0.000     2.247
data arrival time                                                                                                                                                                                                            2.247

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_193_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                                               0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.247
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.813


#Path 97
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_195_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[10] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[3] (CARRY4)                                                                                                                      0.313     2.012
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[7].in[4] (.names)                                                                                                                                                       0.000     2.012
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[7].out[0] (.names)                                                                                                                                                      0.235     2.247
a_i_195_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[10] (RAMB18E2)                                                                                                                                            0.000     2.247
data arrival time                                                                                                                                                                                                            2.247

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_195_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                                                               0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.247
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.813


#Path 98
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_195_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[10] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[3] (CARRY4)                                                                                                                      0.313     2.012
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[7].in[4] (.names)                                                                                                                                                       0.000     2.012
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[7].out[0] (.names)                                                                                                                                                      0.235     2.247
a_i_195_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[10] (RAMB18E2)                                                                                                                                            0.000     2.247
data arrival time                                                                                                                                                                                                            2.247

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_195_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                                               0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.247
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.813


#Path 99
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_19_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[10] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[3] (CARRY4)                                                                                                                      0.313     2.012
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[7].in[4] (.names)                                                                                                                                                       0.000     2.012
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[7].out[0] (.names)                                                                                                                                                      0.235     2.247
a_i_19_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRARDADDR[10] (RAMB18E2)                                                                                                                                             0.000     2.247
data arrival time                                                                                                                                                                                                            2.247

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_19_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKARDCLK[0] (RAMB18E2)                                                                                                                                                0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.247
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.813


#Path 100
Startpoint: grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE clocked by ap_clk)
Endpoint  : a_i_19_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[10] (RAMB18E2 clocked by ap_clk)
Path Type : setup

Point                                                                                                                                                                                                               Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.C[0] (FDRE)                                                                                                                                                  0.000     0.000
grp_matrix_multiply_full_fu_8390.ap_CS_fsm_pp0_stage0.Q[0] (FDRE) [clock-to-output]                                                                                                                                0.303     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.in[0] (.names)                        0.000     0.303
$abc$129717$flatten\grp_matrix_multiply_full_fu_8390.$and$mytest/DeepBench/inference/GEMM/GEMM_3072_3000_1024_N_N_Core_256_200_256/matrix_multiply_full_pirdsp.v:6322$5367_Y.out[0] (.names)                       0.235     0.538
$abc$129717$new_n11558_.in[1] (.names)                                                                                                                                                                             0.000     0.538
$abc$129717$new_n11558_.out[0] (.names)                                                                                                                                                                            0.235     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].in[0] (.names)                                                                                                                                                         0.000     0.773
$auto$alumacc.cc:485:replace_alu$29322.S[0].out[0] (.names)                                                                                                                                                        0.235     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].in[0] (.names)                                                                                                                            0.000     1.008
grp_matrix_multiply_full_fu_8390.ap_phi_mux_Row_assign_phi_fu_7752_p4[0].out[0] (.names)                                                                                                                           0.235     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].DI[0] (CARRY4)                                                                                                                 0.000     1.243
$techmap119499$auto$alumacc.cc:485:replace_alu$29322.slice[0].carry4_1st_full.CO[0].CO_CHAIN[0] (CARRY4)                                                                                                           0.456     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].CI[0] (CARRY4)                                                                                                                     0.000     1.699
$techmap119500$auto$alumacc.cc:485:replace_alu$29322.slice[1].carry4_full.CO[0].O[3] (CARRY4)                                                                                                                      0.313     2.012
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[7].in[4] (.names)                                                                                                                                                       0.000     2.012
a_i_0_V_U.matrix_multiply_tdEe_ram_U.addr0[7].out[0] (.names)                                                                                                                                                      0.235     2.247
a_i_19_V_U.matrix_multiply_tdEe_ram_U.q0[0].ADDRBWRADDR[10] (RAMB18E2)                                                                                                                                             0.000     2.247
data arrival time                                                                                                                                                                                                            2.247

clock ap_clk (rise edge)                                                                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                                               0.000     0.000
ap_clk.inpad[0] (.input)                                                                                                                                                                                           0.000     0.000
a_i_19_V_U.matrix_multiply_tdEe_ram_U.q0[0].CLKBWRCLK[0] (RAMB18E2)                                                                                                                                                0.000     0.000
clock uncertainty                                                                                                                                                                                                  0.000     0.000
cell setup time                                                                                                                                                                                                   -0.566    -0.566
data required time                                                                                                                                                                                                          -0.566
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                          -0.566
data arrival time                                                                                                                                                                                                           -2.247
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                                            -2.813


#End of timing report
