cp_hqd_eop_base_addr_lo	,	V_458
AMDGPU_IB_FLAG_CE	,	V_642
"ring test on %d succeeded in %d usecs\n"	,	L_3
PIPE_INTERLEAVE_SIZE	,	V_204
WD_INDEX_BUF_BASE	,	V_243
AMD_CG_SUPPORT_GFX_MGCG	,	V_581
ngg_buf	,	V_206
AMDGPU_UCODE_ID_CP_PFP	,	V_85
gfx_v9_0_kiq_init_register	,	F_132
gfx_v9_0_kiq_irq_funcs	,	V_743
"Failed to load gfx firmware!\n"	,	L_40
reset_work	,	V_727
mec_fw_version	,	V_76
"amdgpu/%s_rlc.bin"	,	L_16
cp_hqd_pq_rptr_report_addr_hi	,	V_492
load_type	,	V_82
AMDGPU_GEM_DOMAIN_OA	,	V_281
unlikely	,	F_44
AMDGPU_UCODE_ID_CP_ME	,	V_91
amdgpu_sriov_vf	,	F_85
gpu_clock_mutex	,	V_559
v9_ce_ib_state	,	V_680
mmCP_ME2_PIPE0_INT_CNTL	,	V_729
ring_obj	,	V_124
scratch	,	V_9
AMD_CG_SUPPORT_GFX_CP_LS	,	V_599
CP_ME2_PIPE0_INT_CNTL	,	V_733
size	,	V_113
AMD_CG_STATE_GATE	,	V_624
INDIRECT_BUFFER_PRE_ENB	,	F_175
"(%d) pin HDP EOP bo failed\n"	,	L_23
AMDGPU_RING_TYPE_KIQ	,	V_530
mmCP_HQD_IB_CONTROL	,	V_501
golden_settings_gc_9_0	,	V_5
gfx_v9_0_kiq_init	,	F_56
amdgpu_ring_init	,	F_60
amdgpu_ngg	,	V_217
CP_RB_DOORBELL_RANGE_LOWER	,	V_425
gfx_v9_0_rlc_start	,	F_105
PACKET3_PREAMBLE_END_CLEAR_STATE	,	V_392
RREG32	,	F_24
mec_fw_gpu_addr	,	V_115
CP_CPC_IC_BASE_CNTL	,	V_433
NGG_PARAM	,	V_232
amdgpu_ib_schedule	,	F_29
gfx_v9_0_rlc_stop	,	F_103
GRBM_STATUS__CB_BUSY_MASK	,	V_546
gfx_v9_0_ring_emit_pipeline_sync	,	F_182
active_cu_number	,	V_753
RLC_CGCG_CGLS_CTRL__CGCG_EN_MASK	,	V_618
amdgpu_gds_reg_offset	,	V_223
address	,	V_141
AMDGPU_IH_CLIENTID_GRBM_CP	,	V_262
CP_RB0_CNTL	,	V_403
f	,	V_43
"amdgpu: cp failed to lock ring %d (%d).\n"	,	L_2
"comp_%d.%d.%d"	,	L_44
i	,	V_32
irq	,	V_121
j	,	V_299
k	,	V_326
CACHE_FLUSH_AND_INV_TS_EVENT	,	V_658
vmhub	,	V_666
wptr_gpu_addr	,	V_399
r	,	V_33
CP_HQD_PQ_CONTROL	,	V_481
cp_hqd_pq_base_hi	,	V_479
gds_addr	,	V_688
gfx_v9_0_kiq_init_ring	,	F_58
gfx_v9_0_mec_fini	,	F_42
mmCP_RB0_WPTR	,	V_409
gfx_v9_0_mec_init	,	F_49
cp_hqd_eop_base_addr_hi	,	V_459
cp_hqd_pq_rptr	,	V_470
GRBM_SOFT_RESET	,	V_343
AMD_CG_SUPPORT_GFX_RLC_LS	,	V_596
EVENT_TYPE	,	F_178
max_texture_channel_caches	,	V_179
POS_BUF_SIZE	,	V_237
cs_section_def	,	V_374
gfx_v9_0_set_eop_interrupt_state	,	F_204
WAIT_REG_MEM_OPERATION	,	F_13
reg_mem_engine	,	V_627
gfx_v9_0_resume	,	F_143
enter_safe_mode	,	V_602
ref	,	V_27
mmCP_HQD_PERSISTENT_STATE	,	V_497
WD_POS_BUF_BASE_HI	,	V_251
mmGDS_VMID0_SIZE	,	V_745
ucode_id	,	V_86
AMDGPU_RING_TYPE_GFX	,	V_660
reg	,	V_19
irq_type	,	V_271
amdgpu_ring_fini	,	F_63
"Failed to create Position Buffer\n"	,	L_36
num_reg	,	V_10
AMDGPU_DOORBELL_KIQ	,	V_127
AMDGPU_CP_KIQ_IRQ_DRIVER0	,	V_132
req	,	V_667
ret	,	V_695
WREG32_SOC15	,	F_67
CMP_BUSY_INT_ENABLE	,	V_338
eop_obj	,	V_118
EN	,	V_507
gfx_v9_0_kiq_fini	,	F_54
WD_POS_BUF_BASE	,	V_249
CP_RB_RPTR_ADDR_HI__RB_RPTR_ADDR_HI_MASK	,	V_415
mmGRBM_GFX_INDEX	,	V_293
gfx_v9_0_kiq_setting	,	F_127
int_sel	,	V_651
amdgpu_gfx_scratch_get	,	F_18
gfx_v9_0_priv_reg_irq_funcs	,	V_740
"(%d) create HDP EOP bo failed\n"	,	L_22
RPTR_BLOCK_SIZE	,	V_483
gfx_v9_0_cp_compute_resume	,	F_125
PACKET3_DMA_DATA	,	V_259
AMDGPU_UCODE_ID_RLC_G	,	V_93
sh_mem_bases	,	V_306
RLC_SERDES_NONCU_MASTER_BUSY__GC_MASTER_BUSY_MASK	,	V_329
num_rbs	,	V_304
sc_prim_fifo_size_backend	,	V_184
NUM_PIPES	,	V_193
"Too many (%d) compute rings!\n"	,	L_43
"gfx9: Failed to load firmware \"%s\"\n"	,	L_19
MAX_COMPRESSED_FRAGS	,	V_198
mmSCRATCH_REG0	,	V_13
GUI_ACTIVE	,	V_536
GRBM_STATUS__CP_COHERENCY_BUSY_MASK	,	V_554
le32_to_cpu	,	F_38
GC	,	V_12
eng	,	V_671
gfx_v9_0_cp_gfx_load_microcode	,	F_112
CP_PQ_WPTR_POLL_CNTL	,	V_506
AMDGPU_GEM_DOMAIN_GTT	,	V_109
GRBM_STATUS2	,	V_556
SQ_IND_INDEX__INDEX__SHIFT	,	V_145
mmCP_RB_WPTR_DELAY	,	V_400
GRBM_STATUS__SC_BUSY_MASK	,	V_540
mmCP_RB_DOORBELL_CONTROL	,	V_421
DEFAULT_SH_MEM_BASES	,	V_307
GRBM_STATUS__BCI_BUSY_MASK	,	V_541
cp_hqd_pq_base_lo	,	V_478
DRM_DEBUG	,	F_34
mmRLC_GPM_GENERAL_12	,	V_350
gfx_v9_0_hw_fini	,	F_139
pfp_fw	,	V_58
RLC_BUSY	,	V_557
"(%d) failed to create NGG buffer\n"	,	L_34
RLC_MEM_SLP_CNTL__RLC_MEM_LS_EN_MASK	,	V_598
EOP_TC_MD_ACTION_EN	,	V_657
mmCPC_INT_STATUS	,	V_678
mem_size	,	V_257
number	,	V_757
AMDGPU_DOORBELL64_MEC_RING0	,	V_273
tmp	,	V_31
mmCP_CE_UCODE_ADDR	,	V_369
amdgpu_bo_gpu_offset	,	F_130
AMDGPU_DOORBELL64_MEC_RING7	,	V_758
CP_ME_CNTL	,	V_359
mqd_addr	,	V_445
mec2_fw_version	,	V_79
RLC_CGCG_CGLS_CTRL_3D__CGLS_EN_MASK	,	V_609
gfx_v9_0_ring_emit_patch_cond_exec	,	F_196
rb_bitmap_width_per_sh	,	V_301
handle	,	V_261
AMD_CG_SUPPORT_GFX_MGLS	,	V_595
INDIRECT_BUFFER_VALID	,	V_646
mmCP_MEC_CNTL	,	V_430
rlc_fw_version	,	V_73
amdgpu_irq_add_id	,	F_84
gfx_v9_0_ring_get_wptr_gfx	,	F_167
mmCP_RB0_WPTR_HI	,	V_410
DRM_INFO	,	F_26
gfx_v9_0_ring_test_ring	,	F_17
GRBM_STATUS__GDS_BUSY_MASK	,	V_547
max_cu_per_sh	,	V_176
gfx_v9_0_get_clockgating_state	,	F_165
mmCP_HQD_EOP_BASE_ADDR	,	V_508
SQ_IND_INDEX__THREAD_ID__SHIFT	,	V_151
ixSQ_WAVE_IB_STS	,	V_166
amd_clockgating_state	,	V_623
MEC_HPD_SIZE	,	V_108
amdgpu_cu_info	,	V_751
ucode_feature_version	,	V_65
err	,	V_51
common_firmware_header	,	V_54
gfx_v9_0_late_init	,	F_155
rlc	,	V_576
cnt	,	V_683
wave_read_ind	,	F_66
RLC_CGTT_MGCG_OVERRIDE__GFXIP_MGLS_OVERRIDE_MASK	,	V_593
AMD_CG_SUPPORT_GFX_3D_CGLS	,	V_607
gfx_v9_0_priv_inst_irq	,	F_209
PACKET3_INDIRECT_BUFFER_CONST	,	V_643
PACKET3_SET_CONTEXT_REG	,	V_389
PACKET3_MAP_QUEUES	,	V_447
gfx_v9_0_ring_emit_rreg	,	F_198
ce_ram_size	,	V_283
CP_MQD_CONTROL	,	V_476
mmRLC_SERDES_NONCU_MASTER_BUSY	,	V_332
gws	,	V_277
amdgpu_ring	,	V_15
RLC_CNTL__RLC_ENABLE_F32_MASK	,	V_578
AMDGPU_PREAMBLE_IB_PRESENT_FIRST	,	V_694
CP_RB_DOORBELL_CONTROL	,	V_422
use_doorbell	,	V_125
pipe	,	V_129
DOORBELL_HIT	,	V_467
queue_id	,	V_725
AMDGPU_FW_LOAD_PSP	,	V_83
RLC_SAFE_MODE	,	V_586
ixSQ_WAVE_IB_DBG0	,	V_167
"compute queue %d init failed!\n"	,	L_49
gfx_v9_0_early_init	,	F_150
amdgpu_ib	,	V_40
"amdgpu: failed to get scratch reg (%ld).\n"	,	L_5
DOORBELL_RANGE_LOWER	,	V_426
soc15_grbm_select	,	F_96
gfx_v9_0_suspend	,	F_142
AMDGPU_UCODE_ID_CP_MEC1_JT	,	V_96
mqd_idx	,	V_531
AMDGPU_DOORBELL64_USERQUEUE_END	,	V_525
"amdgpu: cp failed to lock ring (%d).\n"	,	L_47
RLC_CGCG_CGLS_CTRL__CGLS_REP_COMPANSAT_DELAY__SHIFT	,	V_619
"kiq %d.%d.%d"	,	L_30
cp_hqd_active	,	V_505
"amdgpu: NGG failed to lock ring %d (%d).\n"	,	L_39
gfx_v9_0_rlc_reset	,	F_104
mmRLC_GPU_CLOCK_COUNT_MSB	,	V_562
amdgpu_wb_free	,	F_62
NUM_SHADER_ENGINES	,	V_202
mmCP_RB0_RPTR_ADDR_HI	,	V_414
RLC_CGCG_CGLS_CTRL_3D__CGLS_REP_COMPANSAT_DELAY__SHIFT	,	V_608
"Failed to init KIQ BOs!\n"	,	L_45
ngg	,	V_214
GRBM_STATUS__SPI_BUSY_MASK	,	V_548
se_num	,	V_284
"Failed to init MEC BOs!\n"	,	L_41
mmCP_HQD_PQ_DOORBELL_CONTROL	,	V_464
pfp_fw_version	,	V_62
mmRLC_SAFE_MODE	,	V_585
CP_MEC_CNTL__MEC_ME2_HALT_MASK	,	V_432
SH_MEM_CONFIG__ALIGNMENT_MODE__SHIFT	,	V_310
CP_HQD_EOP_CONTROL	,	V_461
mec_fw_obj	,	V_101
sc_earlyz_tile_fifo_size	,	V_186
mmCP_HQD_PQ_RPTR	,	V_495
ENDIAN_SWAP	,	V_485
READ_TIMEOUT	,	V_317
gfx_v9_0_write_data_to_reg	,	F_6
NUM_RB_PER_SE	,	V_200
VEGA10_GB_ADDR_CONFIG_GOLDEN	,	V_189
PACKET3_SET_CONTEXT_REG_START	,	V_391
AMDGPU_FENCE_FLAG_64BIT	,	V_650
v9_de_ib_state	,	V_686
"Using rlc debug ucode. mmRLC_GPM_GENERAL_6 ==0x08%x / fw_ver == %i \n"	,	L_46
GFX9_NUM_COMPUTE_RINGS	,	V_574
mmCP_RB_DOORBELL_RANGE_UPPER	,	V_428
ring	,	V_16
mmCPC_INT_CNTL	,	V_730
EOP_TC_WB_ACTION_EN	,	V_656
gfx_v9_0_cp_gfx_enable	,	F_111
amdgpu_ring_alloc	,	F_21
GRBM_STATUS__VGT_BUSY_MASK	,	V_544
amdgpu_pos_buf_per_se	,	V_228
gfx_v9_0_set_gds_init	,	F_153
nbio_hf_reg	,	V_629
mmCP_PFP_UCODE_DATA	,	V_368
cp_mqd_base_addr_hi	,	V_474
GENERIC2_INT_ENABLE	,	V_732
PACKET3	,	F_8
AMDGPU_CP_IRQ_COMPUTE_MEC1_PIPE0_EOP	,	V_274
FIRST_COMPUTE_VMID	,	V_312
state	,	V_622
eop_base_addr	,	V_451
compute_static_thread_mgmt_se1	,	V_454
compute_static_thread_mgmt_se0	,	V_453
compute_static_thread_mgmt_se3	,	V_456
compute_static_thread_mgmt_se2	,	V_455
ext	,	V_377
me_fw_version	,	V_67
vmid	,	V_563
RLC_CGTT_MGCG_OVERRIDE__GFXIP_CGCG_OVERRIDE_MASK	,	V_614
"amdgpu: failed to get ib (%ld).\n"	,	L_6
asic_type	,	V_3
priv_reg_irq	,	V_264
"(%d) map MQD bo failed\n"	,	L_60
VMID	,	V_434
max_backends_per_se	,	V_178
cur	,	V_700
cp_hqd_dequeue_request	,	V_469
cu_info	,	V_318
gfx_v9_0_ring_test_ib	,	F_27
RB_BUFSZ	,	V_404
GRBM_STATUS__CP_BUSY_MASK	,	V_553
mutex_unlock	,	F_93
gfx_v9_0_hw_init	,	F_138
active_rbs	,	V_300
vm_inv_eng	,	V_672
BUG	,	F_35
"(%d) create mec firmware bo failed\n"	,	L_25
RLCG_UCODE_LOADING_START_ADDRESS	,	V_354
gfx_v9_0_kiq_resume	,	F_134
num_gfx_rings	,	V_268
gfx_v9_0_set_ring_funcs	,	F_151
cs_partition_size	,	V_746
NGG_PRIM	,	V_225
hpd_eop_gpu_addr	,	V_110
DRM_UDELAY	,	F_25
gfx_v9_0_ring_funcs_compute	,	V_736
fw_data	,	V_103
mmCP_MEC_DOORBELL_RANGE_LOWER	,	V_522
mmCP_HQD_PQ_WPTR_POLL_ADDR_HI	,	V_521
"invalid pipe %d\n"	,	L_52
mutex_lock	,	F_92
mmCP_MQD_BASE_ADDR_HI	,	V_515
mmCP_RB_VMID	,	V_401
mec_hdr	,	V_104
mdelay	,	F_120
ucode_version	,	V_63
gds_gfx_bo	,	V_276
de_payload	,	V_687
source	,	V_710
gfx_v9_0_rlc_resume	,	F_110
fw_size	,	V_88
gfx_v9_0_update_gfx_clock_gating	,	F_162
CPC_INT_CNTL	,	V_731
PRIV_STATE	,	V_488
amdgpu_vmhub	,	V_664
gfx_v9_0_priv_reg_irq	,	F_207
gfx_v9_0_ring_emit_hdp_flush	,	F_172
RLC_SAFE_MODE__MESSAGE__SHIFT	,	V_584
mmRLC_CGCG_CGLS_CTRL	,	V_356
sh_mem_config	,	V_305
mmGC_USER_SHADER_ARRAY_CONFIG	,	V_748
mmCP_HQD_DEQUEUE_REQUEST	,	V_511
ETIMEDOUT	,	V_48
mmCP_HQD_EOP_BASE_ADDR_HI	,	V_509
GB_ADDR_CONFIG	,	V_192
amdgpu_bo_pin	,	F_51
amdgpu_bo_free_kernel	,	F_55
name	,	V_131
gfx_v9_0_kiq_enable	,	F_128
mmRLC_PG_CNTL	,	V_357
mmSQ_IND_DATA	,	V_147
gfx_v9_0_set_compute_eop_interrupt_state	,	F_201
gfx_v9_0_set_irq_funcs	,	F_152
WREG32	,	F_20
cp_hqd_eop_control	,	V_463
gpu_addr	,	V_211
AMDGPU_CP_IRQ_COMPUTE_MEC2_PIPE3_EOP	,	V_720
gart_funcs	,	V_669
wave	,	V_140
size_se	,	V_207
AMDGPU_IB_FLAG_PREEMPT	,	V_645
ME_HALT	,	V_360
gfx_v9_0_ring_emit_fence_kiq	,	F_187
"amdgpu/%s_mec2.bin"	,	L_18
amdgpu_irq_put	,	F_140
DOORBELL_SOURCE	,	V_466
amdgpu_ring_write	,	F_7
start	,	V_169
RLC_SAFE_MODE__CMD_MASK	,	V_583
CP_HQD_PERSISTENT_STATE	,	V_498
"amdgpu/%s_pfp.bin"	,	L_13
ptr	,	V_45
target	,	V_728
__BIG_ENDIAN	,	F_119
__le32	,	T_2
AMDGPU_UCODE_ID_CP_CE	,	V_92
"(%d) reserve MQD bo failed\n"	,	L_48
gfx_v9_0_ngg_create_buf	,	F_74
me_fw	,	V_66
hdr	,	V_352
GRBM_STATUS	,	V_535
free_mask	,	V_14
gfx_v9_0_mqd_init	,	F_131
PACKET3_SET_UCONFIG_REG	,	V_35
gfx_firmware_header_v1_0	,	V_56
uint64_t	,	T_4
AMDGPU_GEM_DOMAIN_GWS	,	V_278
CP_HQD_PQ_DOORBELL_CONTROL	,	V_465
"(%d) map HDP EOP bo failed\n"	,	L_24
RLC_CGTT_MGCG_OVERRIDE__GRBM_CGTT_SCLK_OVERRIDE_MASK	,	V_591
me_id	,	V_723
backend_enable_mask	,	V_303
PA_SC_FIFO_SIZE__SC_FRONTEND_PRIM_FIFO_SIZE__SHIFT	,	V_322
csa_addr	,	V_682
PACKET3_PREAMBLE_CNTL	,	V_386
gfx_v9_0_cp_gfx_resume	,	F_117
EOP_SIZE	,	V_462
max_compress_frags	,	V_197
mmCP_MAX_CONTEXT	,	V_384
mmCP_MEC_DOORBELL_RANGE_UPPER	,	V_524
gfx_v9_0_read_wave_data	,	F_70
compute_ring	,	V_138
wptr	,	V_408
ctx0_ptb_addr_lo32	,	V_673
mmSH_MEM_CONFIG	,	V_314
ctx0_ptb_addr_hi32	,	V_674
mmCP_MEC_ME1_UCODE_ADDR	,	V_439
mmRLC_CGTT_MGCG_OVERRIDE	,	V_589
ce_hdr	,	V_365
AMDGPU_CP_IRQ_COMPUTE_MEC1_PIPE2_EOP	,	V_715
atomic64_set	,	F_170
CP_PQ_STATUS	,	V_527
PAGE_SIZE	,	V_90
"(%d) create MQD bo failed\n"	,	L_58
gfx_v9_0_kiq_init_queue	,	F_133
rptr_offs	,	V_412
err2	,	V_47
amdgpu_kiq	,	V_116
rlc_setting	,	V_575
err1	,	V_44
flags	,	V_346
mec_int_cntl_reg	,	V_707
WRITE_DATA_DST_SEL	,	F_10
amdgpu_ring_test_ring	,	F_136
mmCP_HQD_VMID	,	V_526
ucode_array_offset_bytes	,	V_114
get_invalidate_req	,	V_670
amdgpu_bo_kmap	,	F_52
SH_MEM_ADDRESS_MODE_64	,	V_308
"Illegal register access in command stream\n"	,	L_55
gfx_v9_0_eop_irq	,	F_205
AMDGPU_CP_IRQ_COMPUTE_MEC2_PIPE2_EOP	,	V_719
ROQ_PQ_IB_FLIP	,	V_487
RLC_CGCG_CGLS_CTRL_3D__CGCG_GFX_IDLE_THRESHOLD__SHIFT	,	V_605
offsetof	,	F_191
num_pipes	,	V_191
"failed to create KIQ bo (%d).\n"	,	L_28
RLC_CGCG_CGLS_CTRL__CGLS_EN_MASK	,	V_620
jt_size	,	V_95
cp_hqd_pq_rptr_report_addr_lo	,	V_491
"Failed to create Control Sideband Buffer\n"	,	L_37
mmCP_HQD_PQ_CONTROL	,	V_480
rb_bufsz	,	V_396
in_reset	,	V_532
CE_PARTITION_BASE	,	V_395
SOFT_RESET_GFX	,	V_552
DATA_SEL	,	F_180
mmCP_HQD_PQ_BASE	,	V_516
"\n"	,	L_11
gfx_v9_0_cp_compute_fini	,	F_124
EVENT_INDEX	,	F_179
reg_val_offs	,	V_123
gws_gfx_bo	,	V_279
num	,	V_150
GRBM_GFX_INDEX	,	V_287
section	,	V_379
amdgpu_ngg_buf	,	V_205
AMDGPU_CP_IRQ_COMPUTE_MEC1_PIPE1_EOP	,	V_714
CP_HQD_IB_CONTROL	,	V_502
gfx_current_status	,	V_266
gfx_v9_0_wait_reg_mem	,	F_11
wptr_offs	,	V_416
gfx_v9_0_map_queue_enable	,	F_129
cp_mqd_base_addr_lo	,	V_473
gfx_v9_0_init_microcode	,	F_33
"(%d) reserve mec firmware bo failed\n"	,	L_21
rlc_firmware_header_v2_0	,	V_351
pd_addr	,	V_663
"Illegal instruction in command stream\n"	,	L_56
SE_BROADCAST_WRITES	,	V_290
mec2_fw	,	V_78
pipe_interleave_size	,	V_203
PARAM_BUF_SIZE	,	V_241
gfx_v9_0_ring_emit_vm_flush	,	F_183
mmRLC_CP_SCHEDULERS	,	V_442
PRELOAD_SIZE	,	V_499
mmCP_RB0_CNTL	,	V_407
wb_gpu_addr	,	V_450
done	,	V_533
amdgpu_ucode_print_rlc_hdr	,	F_108
max_tile_pipes	,	V_194
"amdgpu: fence wait failed (%ld).\n"	,	L_8
"Failed to create Parameter Cache\n"	,	L_38
rlc_feature_version	,	V_74
gb_addr_config	,	V_171
AMDGPU_CP_IRQ_GFX_EOP	,	V_270
LAST_COMPUTE_VMID	,	V_313
mmCP_ME_CNTL	,	V_358
amdgpu_ib_free	,	F_31
AMDGPU_PREAMBLE_IB_PRESENT	,	V_693
WAIT_REG_MEM_ENGINE	,	F_15
rlc_fw	,	V_72
WR_CONFIRM	,	V_22
kiq_ring	,	V_444
gfx_v9_0_soft_reset	,	F_146
AMDGPU_CP_IRQ_COMPUTE_MEC2_PIPE1_EOP	,	V_718
addr	,	V_647
PACKET3_CONTEXT_CONTROL	,	V_388
gfx_v9_0_cp_compute_start	,	F_122
atomic64_t	,	V_625
SOFT_RESET_CP	,	V_551
gfx_v9_0_ring_emit_fence	,	F_177
num_se	,	V_201
mmRLC_GPM_UCODE_DATA	,	V_355
funcs	,	V_172
mmCP_HQD_PQ_WPTR_POLL_ADDR	,	V_520
ixSQ_WAVE_TRAPSTS	,	V_165
SQ_IND_INDEX__SIMD_ID__SHIFT	,	V_144
extent	,	V_380
"amdgpu: ib test failed (scratch(0x%04X)=0x%08X)\n"	,	L_10
virt	,	V_122
def	,	V_588
mmCP_HQD_ACTIVE	,	V_510
exit_safe_mode	,	V_613
CP_MEM_SLP_CNTL__CP_MEM_LS_EN_MASK	,	V_601
num_compute_rings	,	V_137
upper_32_bits	,	F_81
CP_MEC_CNTL__MEC_ME1_HALT_MASK	,	V_431
dev	,	V_59
mmCP_RB_WPTR_POLL_ADDR_LO	,	V_417
bitmap	,	V_754
GRBM_STATUS__IA_BUSY_MASK	,	V_549
ARRAY_SIZE	,	F_3
gfx_v9_0_ring_emit_gds_switch	,	F_149
nbio_hdp_flush_reg	,	V_628
"(%d) pin MQD bo failed\n"	,	L_59
gfx_v9_0_cp_compute_load_microcode	,	F_123
AMDGPU_CP_IRQ_COMPUTE_MEC2_PIPE0_EOP	,	V_717
mmCP_HQD_PQ_RPTR_REPORT_ADDR_HI	,	V_519
fence_drv	,	V_661
CNTL_SB_BUF_SIZE	,	V_240
mmCC_GC_SHADER_ARRAY_CONFIG	,	V_747
AMD_IS_APU	,	V_347
nbio_v6_1_hdp_flush_reg	,	V_630
amdgpu_cntl_sb_buf_per_se	,	V_230
mmGC_USER_RB_BACKEND_DISABLE	,	V_296
gfx9_cs_data	,	V_378
adev	,	V_2
gfx_v9_0_is_idle	,	F_144
mmCP_ME1_PIPE0_INT_CNTL	,	V_708
gfx_v9_0_ring_emit_ib_compute	,	F_176
PACKET3_SWITCH_BUFFER	,	V_679
RLC_CGTT_MGCG_OVERRIDE__RLC_CGTT_SCLK_OVERRIDE_MASK	,	V_594
INT_SEL	,	F_181
gfx_v9_0_sw_init	,	F_83
gws_base	,	V_566
bo	,	V_210
ALIGNMENT_MODE	,	V_320
amdgpu_interrupt_state	,	V_702
rptr_addr	,	V_398
gfx_v9_0_cp_compute_enable	,	F_121
amdgpu_bo_size	,	F_75
RREG32_SOC15	,	F_68
gds_size	,	V_565
hpd	,	V_102
cp_mqd_control	,	V_477
order_base_2	,	F_118
seq	,	V_648
doorbell_index	,	V_126
amd_powergating_state	,	V_621
pfp_feature_version	,	V_64
mmRLC_CNTL	,	V_340
ce_fw	,	V_69
GRBM_STATUS__PA_BUSY_MASK	,	V_539
me_hdr	,	V_366
PACKET3_SET_UCONFIG_REG_START	,	V_36
gfx_v9_0_read_wave_sgprs	,	F_71
amdgpu_bo_unreserve	,	F_47
amdgpu_prim_buf_per_se	,	V_226
mec_fw	,	V_75
usepfp	,	V_659
CHIP_VEGA10	,	V_4
"(%d) failed to init kiq ring\n"	,	L_31
amdgpu_bo_reserve	,	F_43
config	,	V_174
gfx_v9_0_wait_for_rlc_serdes	,	F_100
gfx_v9_0_select_se_sh	,	F_88
gfx_v9_0_ngg_en	,	F_78
gfx_v9_0_kiq_set_interrupt_state	,	F_210
AMDGPU_GFX_NORMAL_MODE	,	V_267
oa_size	,	V_569
gfx_v9_0_init_queue	,	F_126
CP_ME1_PIPE0_INT_CNTL	,	V_709
num_types	,	V_737
mmCP_RB_WPTR_POLL_ADDR_HI	,	V_418
amdgpu_firmware_info	,	V_52
RLC_SERDES_NONCU_MASTER_BUSY__SE_MASTER_BUSY_MASK	,	V_328
atomic64_read	,	F_168
"(%d) reserve HPD EOP bo failed\n"	,	L_20
CP_RB_WPTR_POLL_CNTL__IDLE_POLL_COUNT__SHIFT	,	V_612
gfx_v9_0_scratch_init	,	F_4
info	,	V_53
WD_INDEX_BUF_BASE_HI	,	V_246
AMDGPU_CP_IRQ_COMPUTE_MEC1_PIPE3_EOP	,	V_716
gfx_v9_0_ring_funcs_kiq	,	V_734
gfx_v9_0_gfx_funcs	,	V_173
gfx_v9_0_wait_for_idle	,	F_145
amdgpu_ucode_print_gfx_hdr	,	F_113
CNTX_EMPTY_INT_ENABLE	,	V_337
count	,	V_373
AMD_CG_SUPPORT_GFX_CGCG	,	V_580
cond_exe_gpu_addr	,	V_697
gart	,	V_668
gfx_v9_0_update_coarse_grain_clock_gating	,	F_161
AMDGPU_GEM_DOMAIN_VRAM	,	V_209
DRM_ERROR	,	F_19
PRIV_REG_INT_ENABLE	,	V_711
mmCP_CPC_IC_BASE_LO	,	V_437
mmWD_CNTL_SB_BUF_BASE	,	V_254
sh_num	,	V_285
cp_hqd_pq_control	,	V_490
timeout	,	V_39
hdp_flush_done_offset	,	V_636
fw	,	V_87
PACKET3_SET_RESOURCES	,	V_443
WDOORBELL64	,	F_171
gfx_v9_0_ring_emit_de_meta	,	F_193
WD_BUF_RESOURCE_2	,	V_239
"gfx"	,	L_42
WD_BUF_RESOURCE_1	,	V_235
oa_gfx_bo	,	V_282
mmPA_SC_FIFO_SIZE	,	V_321
gfx_v9_0_get_rb_active_bitmap	,	F_90
counter	,	V_752
NGG_CNTL	,	V_229
vm_inv_eng0_req	,	V_675
gfx_v9_0_eop_irq_funcs	,	V_739
gfx_v9_0_create_bitmask	,	F_89
hub	,	V_665
sync_seq	,	V_662
WAIT_REG_MEM_MEM_SPACE	,	F_12
mmCP_HQD_EOP_CONTROL	,	V_460
sc_prim_fifo_size_frontend	,	V_183
gfx_v9_0_sw_fini	,	F_86
amdgpu_param_buf_per_se	,	V_231
mmCP_DEVICE_ID	,	V_385
mmCP_RB0_BASE	,	V_419
RLC_CGTT_MGCG_OVERRIDE__CPF_CGTT_SCLK_OVERRIDE_MASK	,	V_590
pr_debug	,	F_141
amdgpu_ring_commit	,	F_23
PACKET3_BASE_INDEX	,	F_116
fw_name	,	V_50
cp_hqd_pq_doorbell_control	,	V_468
AMDGPU_DOORBELL64_GFX_RING0	,	V_269
AMDGPU_GWS_SHIFT	,	V_570
ixSQ_WAVE_M0	,	V_168
PA_SC_FIFO_SIZE__SC_BACKEND_PRIM_FIFO_SIZE__SHIFT	,	V_323
mmWD_INDEX_BUF_BASE_HI	,	V_248
vm_id	,	V_639
max_hw_contexts	,	V_182
gds_base	,	V_564
vm_inv_eng0_ack	,	V_676
ib	,	V_41
gfx_v9_0_ring_get_rptr_compute	,	F_184
eng_sel	,	V_17
id	,	V_381
CMD	,	V_587
EOP_TCL1_ACTION_EN	,	V_654
wave_read_regs	,	F_69
init	,	V_216
likely	,	F_197
"invalid me %d\n"	,	L_53
gfx_v9_0_ngg_init	,	F_77
PA_SC_FIFO_SIZE__SC_HIZ_TILE_FIFO_SIZE__SHIFT	,	V_324
ctx_switch	,	V_640
"amdgpu: ring %d test failed (scratch(0x%04X)=0x%08X)\n"	,	L_4
amdgpu_bo_kunmap	,	F_53
GRBM_STATUS__GUI_ACTIVE_MASK	,	V_537
v9_gfx_meta_data	,	V_685
mmCC_RB_BACKEND_DISABLE	,	V_295
gs_prim_buffer_depth	,	V_188
mmWD_INDEX_BUF_BASE	,	V_245
max_gs_threads	,	V_181
compute_pipelinestat_enable	,	V_452
mmCP_INT_CNTL_RING0	,	V_334
ring_size	,	V_402
RLC_CGCG_CGLS_CTRL_3D__CGCG_EN_MASK	,	V_606
cp_hqd_pq_wptr_poll_addr_hi	,	V_494
gfx_v9_0_ring_emit_hdp_invalidate	,	F_173
ALIGN	,	F_39
num_mec	,	V_105
ixSQ_WAVE_STATUS	,	V_155
amdgpu_iv_entry	,	V_721
WD_CNTL_SB_BUF_BASE	,	V_253
gfx_v9_ring_emit_sb	,	F_188
ao_bitmap	,	V_755
gfx_v9_0_init_compute_vmid	,	F_95
gfx_v9_0_get_csb_size	,	F_114
SOFT_RESET_RLC	,	V_344
CC_RB_BACKEND_DISABLE__BACKEND_DISABLE_MASK	,	V_297
GRBM_STATUS__DB_BUSY_MASK	,	V_545
AMDGPU_HAVE_CTX_SWITCH	,	V_692
gws_size	,	V_567
AMDGPU_IRQ_STATE_DISABLE	,	V_703
length_dw	,	V_46
mmCP_HQD_PQ_WPTR_HI	,	V_513
mmRLC_CGCG_CGLS_CTRL_3D	,	V_604
UNORD_DISPATCH	,	V_486
GRBM_CNTL	,	V_316
gfx_v9_0_ring_set_wptr_gfx	,	F_169
ucode	,	V_84
PRIV_INSTR_INT_ENABLE	,	V_712
instance	,	V_286
WAIT_REG_MEM_FUNCTION	,	F_14
GRBM_STATUS__SX_BUSY_MASK	,	V_542
ixSQ_WAVE_PC_HI	,	V_157
mmRLC_GPU_CLOCK_COUNT_LSB	,	V_561
in_safe_mode	,	V_577
AMD_CG_SUPPORT_GFX_CGLS	,	V_615
u32	,	V_6
eop_gpu_addr	,	V_119
amdgpu_bo_create	,	F_50
me	,	V_128
RLC_CGTT_MGCG_OVERRIDE__GFXIP_MGCG_OVERRIDE_MASK	,	V_592
amdgpu_wb_get	,	F_59
amdgpu_ring_write_multiple	,	F_192
gfx_v9_0_ngg_fini	,	F_76
gfx_v9_0_set_gfx_eop_interrupt_state	,	F_200
amdgpu_program_register_sequence	,	F_2
"amdgpu/%s_mec.bin"	,	L_17
WD_CNTL_SB_BUF_BASE_HI	,	V_255
num_pipe	,	V_106
WREG32_FIELD15	,	F_98
ref_and_mask_cp2	,	V_632
entry	,	V_722
ref_and_mask_cp0	,	V_634
header	,	V_55
"(%d) pin mec firmware bo failed\n"	,	L_26
mem_space	,	V_23
ref_and_mask_cp6	,	V_633
cp_hqd_vmid	,	V_496
gfx_v9_ring_emit_cntxcntl	,	F_194
NGG_BUF_MAX	,	V_213
mmCP_CE_UCODE_DATA	,	V_370
dst	,	V_153
mec	,	V_99
mmSQ_IND_INDEX	,	V_142
"IH: CPC GENERIC2_INT, me:%d, pipe:%d, queue:%d\n"	,	L_57
AMDGPU_UCODE_ID_CP_MEC2_JT	,	V_98
buf_mask	,	V_698
oa	,	V_280
mem	,	V_112
request_firmware	,	F_36
reg_base	,	V_11
gds_reserve_addr	,	V_222
mmGRBM_STATUS2	,	V_555
AMDGPU_OA_SHIFT	,	V_571
amdgpu_gfx_scratch_free	,	F_22
DOORBELL_EN	,	V_424
gfx_v9_0_ring_get_rptr_gfx	,	F_166
src	,	V_713
mqd_ptr	,	V_136
total_size	,	V_220
gfx_v9_0_gpu_init	,	F_97
dev_warn	,	F_45
control	,	V_641
thread	,	V_148
amdgpu_ucode_validate	,	F_37
srbm_mutex	,	V_311
u64	,	T_3
SQ_IND_INDEX__AUTO_INCR_MASK	,	V_152
gfx_v9_0_set_rlc_funcs	,	F_154
me_feature_version	,	V_68
amdgpu_fence_process	,	F_206
dw2	,	V_691
cp_hqd_pq_wptr_lo	,	V_471
SQIND_WAVE_SGPRS_OFFSET	,	V_170
RLC_SERDES_NONCU_MASTER_BUSY__TC0_MASTER_BUSY_MASK	,	V_330
mmSH_MEM_BASES	,	V_315
"(%d) reserve kiq eop bo failed\n"	,	L_29
ixSQ_WAVE_PC_LO	,	V_156
mmRLC_CAPTURE_GPU_CLOCK_COUNT	,	V_560
gfx_v9_0_enable_gui_idle_interrupt	,	F_102
"amdgpu: IB test timed out.\n"	,	L_7
PACKET3_DMA_DATA_CP_SYNC	,	V_260
"amdgpu/%s_me.bin"	,	L_14
cs_extent_def	,	V_376
WRITE_DATA_CACHE_POLICY	,	F_190
golden_settings_gc_9_0_vg10	,	V_7
AMDGPU_MAX_COMPUTE_RINGS	,	V_272
default_size_se	,	V_208
mmRLC_GPM_TIMER_INT_3	,	V_349
PACKET3_COPY_DATA	,	V_701
gds_reserve_size	,	V_218
ixSQ_WAVE_LDS_ALLOC	,	V_164
mmCP_MQD_BASE_ADDR	,	V_514
mec_int_cntl	,	V_706
AMDGPU_IRQ_STATE_ENABLE	,	V_704
jt_offset	,	V_440
PACKET3_DMA_DATA_SRC_SEL	,	F_82
"Buffer size is invalid: %d\n"	,	L_33
num_rb_per_se	,	V_199
AMDGPU_GPU_PAGE_SIZE	,	V_484
amdgpu_irq_get	,	F_156
gfx_v9_0_compute_mqd_sw_init	,	F_64
PACKET3_RELEASE_MEM	,	V_653
gfx_v9_0_rlc_funcs	,	V_744
mmCP_RB0_BASE_HI	,	V_420
PACKET3_INDIRECT_BUFFER	,	V_644
GFX_IDLE_INT_ENABLE	,	V_339
bo_size	,	V_212
cg_flags	,	V_579
ce_fw_version	,	V_70
AMDGPU_GDS_SHIFT	,	V_258
AMD_CG_SUPPORT_GFX_3D_CGCG	,	V_582
simd	,	V_139
mmWD_POS_BUF_BASE	,	V_250
mmRLC_GPM_GENERAL_6	,	V_348
gfx_v9_0_get_cu_active_bitmap	,	F_212
u8	,	T_5
"IH: CP EOP\n"	,	L_54
ixSQ_WAVE_EXEC_HI	,	V_159
hweight32	,	F_94
uint32_t	,	T_1
PACKET3_WAIT_REG_MEM	,	V_30
"failed to create ring mqd ob (%d)"	,	L_32
reg_index	,	V_390
SECT_CONTEXT	,	V_382
mmRLC_SERDES_CU_MASTER_BUSY	,	V_327
chip_name	,	V_49
buf	,	V_215
gs_vgt_table_depth	,	V_187
sect	,	V_375
gfx_v9_0_setup_rb	,	F_91
ring_id	,	V_726
hqd_gpu_addr	,	V_449
EOP_TC_ACTION_EN	,	V_655
"ib test on ring %d succeeded\n"	,	L_9
"amdgpu/%s_ce.bin"	,	L_15
cp_hqd_pq_wptr_hi	,	V_472
CC_GC_SHADER_ARRAY_CONFIG__INACTIVE_CUS__SHIFT	,	V_750
compute_misc_reserved	,	V_457
CACHE_POLICY	,	V_435
gfx_v9_0_tiling_mode_table_init	,	F_87
wptr_addr	,	V_446
mmGRBM_SOFT_RESET	,	V_558
mmCP_RB0_RPTR_ADDR	,	V_413
AMDGPU_CP_KIQ_IRQ_LAST	,	V_742
grbm_soft_reset	,	V_538
GRBM_STATUS__TA_BUSY_MASK	,	V_543
CE_HALT	,	V_362
write64bit	,	V_649
max_gprs	,	V_180
BUF_SWAP	,	V_406
bit_width	,	V_294
gfx_v9_0_ring_emit_init_cond_exec	,	F_195
opt	,	V_24
gfx_v9_0_cp_enable	,	F_137
cp_hqd_persistent_state	,	V_500
num_banks	,	V_195
gds_backup_addrhi	,	V_690
idx	,	V_34
"(%d) map firmware bo failed\n"	,	L_27
gfx_ring	,	V_233
gfx_v9_0_ring_emit_ce_meta	,	F_189
mec2_feature_version	,	V_80
GFX9_NUM_GFX_RINGS	,	V_573
amdgpu_bo_create_kernel	,	F_57
AMDGPU_CP_IRQ_LAST	,	V_738
NUM_BANKS	,	V_196
mmCP_HQD_PQ_RPTR_REPORT_ADDR	,	V_518
BUG_ON	,	F_16
gfx_v9_0_kiq_irq	,	F_211
gfx_v9_0_update_3d_clock_gating	,	F_160
gfx_v9_0_kiq_free_ring	,	F_61
wb	,	V_411
wc	,	V_18
mqd_gpu_addr	,	V_135
PACKET3_WRITE_DATA	,	V_21
dev_err	,	F_40
BASE	,	V_244
amdgpu_bo_unpin	,	F_46
SE_INDEX	,	V_292
cp_hqd_pq_wptr_poll_addr_lo	,	V_493
ce_feature_version	,	V_71
kiq	,	V_117
HDP	,	V_637
CNTX_BUSY_INT_ENABLE	,	V_336
mmWD_BUF_RESOURCE_1	,	V_238
PACKET3_PFP_SYNC_ME	,	V_677
mmWD_BUF_RESOURCE_2	,	V_242
SOC15_REG_OFFSET	,	F_5
dma_fence_wait_timeout	,	F_30
gb_addr_config_fields	,	V_190
mask	,	V_28
gfx_v9_0_gpu_early_init	,	F_72
gfx_v9_0_cp_resume	,	F_135
ixSQ_WAVE_EXEC_LO	,	V_158
mmCP_MEC_ME1_UCODE_DATA	,	V_441
amdgpu_ib_get	,	F_28
SQ_IND_INDEX__WAVE_ID__SHIFT	,	V_143
release_firmware	,	F_41
dma_fence	,	V_42
SQ_IND_INDEX__FORCE_READ_MASK	,	V_146
priv_inst_irq	,	V_265
AMDGPU_GEM_DOMAIN_GDS	,	V_275
mmCP_HQD_PQ_WPTR_LO	,	V_512
num_queue	,	V_107
mmCP_CPC_IC_BASE_CNTL	,	V_436
gfx_v9_0_ring_set_wptr_compute	,	F_186
rlc_ucode_ver	,	V_345
ixSQ_WAVE_HW_ID	,	V_160
base	,	V_234
gfx_v9_0_enter_rlc_safe_mode	,	F_157
AMDGPU_RLC_DEBUG_RETRY	,	F_106
gfx_v9_0_ring_funcs_gfx	,	V_735
INSTANCE_BROADCAST_WRITES	,	V_288
dev_info	,	F_147
pipe_id	,	V_724
PA_SC_FIFO_SIZE__SC_EARLYZ_TILE_FIFO_SIZE__SHIFT	,	V_325
PACKET3_CLEAR_STATE	,	V_393
reg_count	,	V_383
dma_fence_put	,	F_32
AMDGPU_DOORBELL64_KIQ	,	V_523
mmCP_MEM_SLP_CNTL	,	V_600
enable	,	V_333
gfx_v9_0_ring_emit_ib_gfx	,	F_174
mmCP_RB_WPTR_POLL_CNTL	,	V_610
PACKET3_COND_EXEC	,	V_696
CP_RB_DOORBELL_RANGE_UPPER__DOORBELL_RANGE_UPPER_MASK	,	V_429
gfx_v9_0_ring_emit_wreg	,	F_199
val	,	V_20
regno	,	V_149
"vega10"	,	L_12
mmCP_ME_RAM_DATA	,	V_372
mmCP_ME_RAM_WADDR	,	V_371
gfx_v9_0_cp_gfx_start	,	F_115
gfx_v9_0_priv_inst_irq_funcs	,	V_741
v9_mqd	,	V_134
gfx_v9_0_update_medium_grain_clock_gating	,	F_159
gds_backup_addrlo	,	V_689
gfx_v9_0_init_golden_registers	,	F_1
gds	,	V_219
cp_hqd_ib_control	,	V_504
eop_irq	,	V_263
mmCP_CPC_IC_BASE_HI	,	V_438
KMD_QUEUE	,	V_489
RLC_CGCG_CGLS_CTRL__CGCG_GFX_IDLE_THRESHOLD__SHIFT	,	V_617
RLC_ENABLE_F32	,	V_342
NGG_POS	,	V_227
mqd	,	V_448
usec_timeout	,	V_37
DOORBELL_ENABLE	,	V_528
SH_BROADCAST_WRITES	,	V_289
out	,	V_60
SH_INDEX	,	V_291
mmHDP_DEBUG0	,	V_638
mmCP_MQD_CONTROL	,	V_475
firmware	,	V_81
REG_GET_FIELD	,	F_73
WRITE_DATA_ENGINE_SEL	,	F_9
max_shader_engines	,	V_175
GC_USER_RB_BACKEND_DISABLE__BACKEND_DISABLE__SHIFT	,	V_298
cp_hdr	,	V_57
mmCP_RB_DOORBELL_RANGE_LOWER	,	V_427
MIN_IB_AVAIL_SIZE	,	V_503
AMDGPU_UCODE_ID_CP_MEC2	,	V_97
AMDGPU_UCODE_ID_CP_MEC1	,	V_94
RLC_CGTT_MGCG_OVERRIDE__GFXIP_CGLS_OVERRIDE_MASK	,	V_616
"For SRIOV client, shouldn't do anything.\n"	,	L_50
gfx_v9_0_rlc_load_microcode	,	F_107
pfp_hdr	,	V_364
EINVAL	,	V_38
RLC_CNTL	,	V_341
GDS_GWS_VMID0__SIZE__SHIFT	,	V_572
PFP_HALT	,	V_361
gfx	,	V_8
udelay	,	F_101
gfx_v9_0_get_gpu_clock_counter	,	F_148
GRBM_STATUS__IA_BUSY_NO_DMA_MASK	,	V_550
queue	,	V_130
hdp_flush_req_offset	,	V_635
mmWD_CNTL_SB_BUF_BASE_HI	,	V_256
data	,	V_61
le32_to_cpup	,	F_109
no_fields	,	V_154
grbm_idx_mutex	,	V_302
rb_addr	,	V_397
AMDGPU_RING_TYPE_COMPUTE	,	V_631
lower_32_bits	,	F_80
is_kiq	,	V_529
"Failed to create Primitive Buffer\n"	,	L_35
gfx_v9_0_compute_mqd_sw_fini	,	F_65
RLC_SERDES_NONCU_MASTER_BUSY__TC1_MASTER_BUSY_MASK	,	V_331
gfx_v9_0_set_powergating_state	,	F_163
CC_GC_SHADER_ARRAY_CONFIG__INACTIVE_CUS_MASK	,	V_749
REG_SET_FIELD	,	F_79
mec_feature_version	,	V_77
ce_payload	,	V_681
offset	,	V_699
ao_cu_mask	,	V_756
mmCP_PFP_UCODE_ADDR	,	V_367
mmGRBM_STATUS	,	V_534
mmRLC_MEM_SLP_CNTL	,	V_597
INDEX_BUF_SIZE	,	V_236
AMDGPU_FENCE_FLAG_INT	,	V_652
mmWD_POS_BUF_BASE_HI	,	V_252
PACKET3_SET_BASE	,	V_394
gfx_v9_0_set_priv_reg_fault_state	,	F_202
hpd_eop_obj	,	V_100
gfx_partition_size	,	V_221
gfx_v9_0_ring_get_wptr_compute	,	F_185
QUEUE_SIZE	,	V_482
PACKET3_PREAMBLE_BEGIN_CLEAR_STATE	,	V_387
schedule_work	,	F_208
CP_INT_CNTL_RING0	,	V_335
"GRBM_SOFT_RESET=0x%08X\n"	,	L_51
sc_hiz_tile_fifo_size	,	V_185
tbo	,	V_111
mmRLC_GPM_UCODE_ADDR	,	V_353
RB_BLKSZ	,	V_405
ixSQ_WAVE_GPR_ALLOC	,	V_163
amdgpu_irq_src	,	V_120
ref_and_mask	,	V_626
gfx_v9_0_get_cu_info	,	F_99
DOORBELL_OFFSET	,	V_423
amdgpu_bo_unref	,	F_48
ready	,	V_363
BASE_HI	,	V_247
gfx_v9_0_set_clockgating_state	,	F_164
addr0	,	V_25
max_sh_per_se	,	V_177
CP_RB_WPTR_POLL_CNTL__POLL_FREQUENCY__SHIFT	,	V_611
oa_base	,	V_568
TIME_STAMP_INT_ENABLE	,	V_705
amdgpu_device	,	V_1
mmCP_HQD_PQ_BASE_HI	,	V_517
SH_MEM_CONFIG	,	V_319
addr1	,	V_26
mem_base	,	V_224
ucode_size_bytes	,	V_89
AMDGPU_VA_RESERVED_SIZE	,	V_684
inv	,	V_29
mqd_obj	,	V_133
gfx_v9_0_exit_rlc_safe_mode	,	F_158
ixSQ_WAVE_INST_DW0	,	V_161
RLC_CGTT_MGCG_OVERRIDE__GFXIP_GFX3D_CG_OVERRIDE_MASK	,	V_603
ixSQ_WAVE_INST_DW1	,	V_162
"amdgpu: cp failed to get scratch reg (%d).\n"	,	L_1
SH_MEM_ALIGNMENT_MODE_UNALIGNED	,	V_309
gfx_v9_0_set_priv_inst_fault_state	,	F_203
