<!doctype html>
<html lang="zh-CN">
<head>
  <meta charset="utf-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1" />
  <title>Hengjun Lu | Work</title>
  <link rel="stylesheet" href="assets/style.css" />
</head>
<body>
  <div class="container">
    <div class="header">
      <div class="brand">
        <h1>Experience</h1>
       
      </div>
      <div class="nav">
        <a href="index.html">Home</a>
        <a href="education.html">Education</a>
        <a class="active" href="experience.html">Experience</a>
        <a href="publications.html">Publications</a>
      </div>
    </div>

   <!-- Experience Item -->
<div class="card">
  <div style="display:flex; justify-content:space-between; align-items:baseline; gap:16px;">
    <div style="font-weight:700; font-size:18px;">
      University of Southern California - EE577B Project
    </div>
    <div class="small" style="font-style:italic; white-space:nowrap;">
      Aug 2025 – Dec 2025
    </div>
  </div>

  <div class="small" style="margin-top:6px;">
    Location: Los Angeles, CA
  </div>

  <!-- 项目标题 -->
  <div style="margin-top:14px; font-weight:600;">
    Bidirectional Mesh NoC and 64-bit Pipelined Processor SoC Design
  </div>

  <!-- 项目内容 -->
  <ul style="margin-top:8px;">
    <li>
      Architected a bidirectional mesh-topology Network-on-Chip router system featuring dual virtual channels, 
      virtual cut-through switching, and dynamic rotating arbitration, achieving deadlock-free operation under concurrent traffic.
    </li>

    <li>
      Designed a fully synthesizable 64-bit four-stage pipelined processor with hazard detection, data forwarding, 
      and low-latency branch prediction and resolution logic.
    </li>

    <li>
      Developed a Network Interface Controller (NIC) enabling memory-mapped communication between processing elements 
      and the NoC, and integrated four CPU–NIC–Router nodes into a complete multi-core SoC system.
    </li>

    <li>
      Executed the complete backend implementation flow, including RTL synthesis using Synopsys Design Compiler and  
      floorplanning, placement and routing, CTS, routing optimization using Cadence Innovous, 
      and verification through DRC and LVS.
    </li>

    <li>
      Built comprehensive SystemVerilog testbenches to verify router functionality and ensure end-to-end data transmission correctness.
    </li>
  </ul>
</div>


   <!-- Experience Item 2 -->
<div class="card">
  <div style="display:flex; justify-content:space-between; align-items:baseline; gap:16px;">
    <div style="font-weight:700; font-size:18px;">
      University of Southern California – Research Assistant
    </div>
    <div class="small" style="font-style:italic; white-space:nowrap;">
      Jan 2025 – Present
    </div>
  </div>

  <div class="small" style="margin-top:6px;">
    Location: Los Angeles, CA
  </div>

  <!-- 项目标题（单独一行，不带 bullet） -->
  <div style="margin-top:14px; font-weight:600;">
    High-Voltage Electronic Control System for Flexible Metal Electrostatic Adhesion
  </div>

  <!-- 项目内容 -->
  <ul style="margin-top:8px;">
    <li>
      Designed and implemented a fully integrated PCB system, in conjunction with an Arduino-based controller, 
      to generate and route programmable high-voltage control signals for large-scale electrostatic adhesion systems.
    </li>

    <li>
      Integrated AQY280S solid-state relays together with ADG412 and MAX4664 transmission-gate switches to achieve low-leakage, 
      high-reliability switching of voltages up to 320 V, ensuring enhanced operational safety, signal integrity, and scalability.
    </li>

    <li>
      Realized bidirectional programmable adhesion and detachment with precise temporal coordination 
      (&lt; 2 ms switching intervals), enabling dynamic control of soft robotic interfaces and high-voltage multiplexed channels.
    </li>
  </ul>
</div>

   <!-- Experience Item -->
<div class="card">
  <div style="display:flex; justify-content:space-between; align-items:baseline; gap:16px;">
    <div style="font-weight:700; font-size:18px;">
      China Railway Construction Development Group – Hardware Intern
    </div>
    <div class="small" style="font-style:italic; white-space:nowrap;">
      Jan 2022 – Mar 2022
    </div>
  </div>

  <div class="small" style="margin-top:6px;">
    Location: China
  </div>

  <!-- 项目标题 -->
  <div style="margin-top:14px; font-weight:600;">
    FPGA-Based Real-Time License Plate Recognition System
  </div>

  <!-- 项目内容 -->
  <ul style="margin-top:8px;">
    <li>
      Designed Verilog-based image preprocessing RTL modules, including Sobel edge detection 
      and smoothing filters, and deployed them on FPGA for accelerated feature extraction.
    </li>

    <li>
      Integrated YOLOv5 and CRNN models for license plate localization and character recognition, 
      and combined ResNet with custom hardware logic to achieve precise vehicle color classification.
    </li>

    <li>
      Achieved sub-second system latency (&lt; 0.8 s) with an overall recognition accuracy of 97% 
      for license plate digits and vehicle color, significantly improving real-time information 
      extraction for moving vehicles.
    </li>
  </ul>
</div>



    <!-- Optional: Skills / Tools -->
    <div class="card">
      <h2>Tools & Skills</h2>
      <p class="small" style="margin:0;">
        Verilog/SystemVerilog · SDC/STA · Synopsys DC/PT · Cadence Innovus/Virtuoso · Python · C/C++ · TCL · Linux · Git
      </p>
    </div>

    <div class="footer">© Hengjun Lu</div>
  </div>
</body>
</html>
