Analysis & Synthesis Status : Successful - Wed Jan 01 02:28:23 2020
Quartus II Version : 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition
Revision Name : STLC
Top-level Entity Name : STLC
Family : Stratix II
Logic utilization : N/A
    Combinational ALUTs : 9
    Dedicated logic registers : 10
Total registers : 10
Total pins : 9
Total virtual pins : 0
Total block memory bits : 0
DSP block 9-bit elements : 0
Total PLLs : 0
Total DLLs : 0
