var structstadls_1_1vx_1_1v2_1_1detail_1_1_init_generator_1_1_highspeed_link =
[
    [ "phy_configs_chip_type", "structstadls_1_1vx_1_1v2_1_1detail_1_1_init_generator_1_1_highspeed_link.html#ae7210dc47436f5b72595abe666bc5446", null ],
    [ "phy_configs_fpga_type", "structstadls_1_1vx_1_1v2_1_1detail_1_1_init_generator_1_1_highspeed_link.html#a56c9a67fcff8e9f3f0b1a36efaf8893b", null ],
    [ "HighspeedLink", "structstadls_1_1vx_1_1v2_1_1detail_1_1_init_generator_1_1_highspeed_link.html#a26154b0cce8b944062adf2bbd232d41c", null ],
    [ "common_phy_config_chip", "structstadls_1_1vx_1_1v2_1_1detail_1_1_init_generator_1_1_highspeed_link.html#aaed9e8d76633f7b7b1c9ff46db86885d", null ],
    [ "common_phy_config_fpga", "structstadls_1_1vx_1_1v2_1_1detail_1_1_init_generator_1_1_highspeed_link.html#a5aab30c031b5059a4447a5d041a21f8d", null ],
    [ "enable_systime", "structstadls_1_1vx_1_1v2_1_1detail_1_1_init_generator_1_1_highspeed_link.html#a2b090db79113aa0bf44476a3bffd651f", null ],
    [ "phy_configs_chip", "structstadls_1_1vx_1_1v2_1_1detail_1_1_init_generator_1_1_highspeed_link.html#a6efd8b9dc62230a45024dc570293ca15", null ],
    [ "phy_configs_fpga", "structstadls_1_1vx_1_1v2_1_1detail_1_1_init_generator_1_1_highspeed_link.html#aff10c06cc87cfa7897a4eb36b5d2b916", null ],
    [ "systime_sync_base", "structstadls_1_1vx_1_1v2_1_1detail_1_1_init_generator_1_1_highspeed_link.html#a4aaa8b1ab7c3e180c890f5ac7f563f48", null ]
];