
running 0 tests

test result: [32mok(B[m. 0 passed; 0 failed; 0 ignored; 0 measured; 0 filtered out; finished in 0.00s

timesbar_iter
  Instructions:                 120 (+1.694915%)
  L1 Accesses:                  144 (+2.857143%)
  L2 Accesses:                    3 (No change)
  RAM Accesses:                  13 (-13.33333%)
  Estimated Cycles:             614 (-9.705882%)

timesbar_slice
  Instructions:                  96 (-1.030928%)
  L1 Accesses:                  116 (+1.754386%)
  L2 Accesses:                    1 (-50.00000%)
  RAM Accesses:                  14 (-12.50000%)
  Estimated Cycles:             611 (-10.67251%)

timesbar_flat
  Instructions:                  81 (No change)
  L1 Accesses:                   88 (-3.296703%)
  L2 Accesses:                    3 (+50.00000%)
  RAM Accesses:                  24 (+9.090909%)
  Estimated Cycles:             943 (+8.266361%)

long_invalid_iter
  Instructions:                  43 (No change)
  L1 Accesses:                   57 (No change)
  L2 Accesses:                    4 (+33.33333%)
  RAM Accesses:                   5 (-16.66667%)
  Estimated Cycles:             252 (-10.63830%)

long_invalid_slice
  Instructions:                  38 (No change)
  L1 Accesses:                   55 (No change)
  L2 Accesses:                    3 (+50.00000%)
  RAM Accesses:                   4 (-20.00000%)
  Estimated Cycles:             210 (-12.50000%)

long_invalid_flat
  Instructions:                 116 (-1.694915%)
  L1 Accesses:                  120 (No change)
  L2 Accesses:                    2 (-33.33333%)
  RAM Accesses:                  26 (-3.703704%)
  Estimated Cycles:            1040 (-3.703704%)

long_none_iter
  Instructions:                  37 (No change)
  L1 Accesses:                   51 (+2.000000%)
  L2 Accesses:                    3 (No change)
  RAM Accesses:                   4 (-20.00000%)
  Estimated Cycles:             206 (-14.16667%)

long_none_slice
  Instructions:                  34 (No change)
  L1 Accesses:                   51 (+2.000000%)
  L2 Accesses:                    2 (No change)
  RAM Accesses:                   4 (-20.00000%)
  Estimated Cycles:             201 (-14.46809%)

long_none_flat
  Instructions:                  32 (No change)
  L1 Accesses:                   49 (+2.083333%)
  L2 Accesses:                    2 (No change)
  RAM Accesses:                   4 (-20.00000%)
  Estimated Cycles:             199 (-14.59227%)

