<HTML>
<HEAD>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">

<META NAME="keywords" CONTENT="CSA65 6502 ramdisk SIMM">
<TITLE>CS/A65 ramdisk</TITLE>
<LINK REL="stylesheet" TITLE="Default" TYPE="text/css" HREF="../../style.css">
<LINK REL="alternate stylesheet" TITLE="Advanced" TYPE="text/css" HREF="../../advanced.css">
</HEAD>
<BODY>
<DIV ID="menu">
<ul><li class=homepage><a href=../../index.html>Homepage</a></li>
<ul class="menu0" >
<li class="separator">Commodore</li>
<li class="dir"><a href="../../petindex/index.html">CBM PETindex</a></li>
<li class="dir"><a href="../../cbmhw/index.html">CBM hardware and mods</a></li>
<li class="separator">Hardware</li>
<li class="dir"><a href="../../csa/index.html">CS/A65 Caspaer and Gecko computer</a></li>
<ul class="menu1" >
<li class="file"><a href="../memmap.html">Memory Map</a></li>
<li class="separator">Specifications</li>
<li class="file"><a href="../bus.html">Bus V1.0</a></li>
<li class="file"><a href="../bus-1.1.html">Bus V1.1</a></li>
<li class="separator">Main boards</li>
<li class="dir"><a href="../cpu/index.html">CS/A65 CPU</a></li>
<li class="dir"><a href="../bios/index.html">CS/A65 BIOS </a></li>
<li class="dir"><a href="../cpu816/index.html">65816 CPU</a></li>
<li class="dir"><a href="../petcpu/index.html">64k PET CPU</a></li>
<li class="dir"><a href="../gecko/index.html">Gecko</a></li>
<li class="dir"><a href="../auxcpu/index.html">Auxiliary CPU</a></li>
<li class="dir"><a href="../pwr/index.html">Power Supply</a></li>
<li class="separator">I/O boards</li>
<li class="dir"><a href="../vdc/index.html">Video board</a></li>
<li class="dir"><a href="../petio/index.html">CBM PET I/O</a></li>
<li class="dir"><a href="../shug/index.html">PC floppy</a></li>
<li class="dir"><a href="../drvio/index.html">DRVIO floppy and IEC</a></li>
<li class="dir"><a href="../duart/index.html">Double UART (RS232)</a></li>
<li class="dir"><a href="../scsi/index.html">SCSI/I2C board</a></li>
<li class="dir"><a href="../spi/index.html">MMC/SD-Card</a></li>
<li class="separator">Special purpose</li>
<li class="dir"><a href="../ramdisk/index.html">SIMM RAMdisk</a></li>

<li class="dir"><a href="../copro/index.html">Coprocessor board</a></li>
<li class="dir"><a href="../cpuemu/index.html">Emulate a 6502</a></li>
<li class="dir"><a href="../keyemu/index.html">Emulate a keyboard</a></li>
<li class="dir"><a href="../viaproto/index.html">VIA prototyping</a></li>
<li class="separator">Deprecated boards</li>
<li class="dir"><a href="../cpu65b/index.html">64k CPU</a></li>
<li class="dir"><a href="../key/index.html">Keyboard and RS232</a></li>
<li class="dir"><a href="../iec/index.html">IEEE488 and CBM IEC</a></li>
<li class="separator">Other links</li>
<li class="dir"><a href="../gallery/index.html">Gallery</a></li>
<li class="dir"><a href="../emu/index.html">VICE emu of CS/A65</a></li>
<li class="link"><a href="../../cbmhw/c64csa/index.html">C64 CS/A adapter</a></li>
</ul>
<li class="dir"><a href="../../hwinfo/index.html">ICs and Standards Info</a></li>
<li class="dir"><a href="../../mischw/index.html">Other hardware (e.g. tools)</a></li>
<li class="separator">Software</li>
<li class="dir"><a href="../../osa/index.html">GeckOS operating system</a></li>
<li class="dir"><a href="../../lib6502/index.html">Lib6502 standard</a></li>
<li class="dir"><a href="../../o65/index.html">O65 file format</a></li>
<li class="dir"><a href="../../misc/index.html">Misc software</a></li>
<li class="separator">Knowledge Bits</li>
<li class="dir"><a href="../../icapos/index.html">Computer/OS Architecture</a></li>
<li class="dir"><a href="../../icaphw/index.html">6502 Hardware Bits</a></li>
<li class="separator">Misc</li>
<li class="file"><a href="../../contact.html">Contact</a></li>
</ul>
</ul>
</DIV>
<DIV ID="content">
<H1>CS/A65 ramdisk</H1>

<p><p>
		This board uses the (now outdated) 30-pin SIMM memory modules
		to build a RAM disk with up to 16Mbyte. The memory
		is accessible via a single register, using an auto-increment
		byte address counter (8-bit byte address within page only).
		</p><p>
		The current status is that the board works in some specific 
		configurations. I built the board over two years ago and 
		encountered a number of errors (see notes below). 
		Only recently I have tested it with the
		65816 CPU board, where it works with 3 modules with 1MByte each,
		but not 4 modules. I still have to retest with other CPU boards and 
		3 modules only.
		</p><p>
		Further tests still have to be performed, but I am not sure how far
		I will go into this with this design version. I had a discussion with
		Bil Herd - yes, the designer of the Commodore 128 - who suggested 
		some improvements:
		</p>
		<ul>
<li>Use a state machine and a GAL to create a simple DRAM controller
			and not rely on gate delay times to create signals. 
			I found the 8296 timing signal generation a good example for such a
			system.</li>
		<li>The board layout used could use some improvements in the layout of the
			power supply lines, but also the address and data lines. </li>
		<li>The board lacks series resistors, and termination resistors, so 
			signal reflections could easily be a problem.</li>
		<li>The /RAS signal is always sent to all modules - on a CPU read or write
			cycle only the active module needs it. This could be a reason for
			the problems below, which are possibly power supply related and
			if all modules draw power at the same time the actual access might
			fail.</li>
		<li>Maybe even use an FPGA to implement a DRAM controller</li>
		</ul>
		<p>See the <a href="../../icaphw/design.html">this page</a> for the full discussion</p>
		<p>I am currently looking into a CPLD-based design for this board.</p>
	</p>
<DIV ID="toc">
<H2>Table of content</H2>
<dir>
<li><a href="#boards">Board Revisions</a></li>
<dir>
<li>
<a href="#board1">1.0C</a> (buggy)</li>
<li>
<a href="#board2">1.0B</a> (buggy)</li>
<li>
<a href="#board3">1.0A</a> (buggy)</li>
</dir>
</dir>
</DIV>
<H2><A NAME="boards">Board revisions</A></H2>
<H3><A NAME="board1">Version: 1.0C</A></H3>
<P>Status: buggy</P>
<H4>Notes</H4>
<TABLE class="notes">
<TR>
<TD class="noteicon"><IMG SRC="../../imgs/note_warn.gif" ALT="warn"></TD>
<TD>
			With the 65816 CPU board the RAMDisk has been tested
			and found working for up to 3 modules with 1MByte each.
			With 4 modules certain RAMDisk addresses do not seem
			to work properly. <br>Tests with larger modules (4M)
			still have to be performed.
		</TD>
</TR>
<TR>
<TD class="noteicon"><IMG SRC="../../imgs/note_warn.gif" ALT="warn"></TD>
<TD>
<p>This is the current set of errors.
			The spurious counter pulses seem gone:</p>
<p>
1) I wrote some test programs (not yet very sophisticated, but working
The programs work (so far) in the lowest 64k of the RAMDisk.
What I found out that there are only two addresses in a page, that
give problems - $45 and $65. And that only on some of the pages,
pages $1x, $5x, $9x, $dx.
Interestingly the two addresses have different problems:
</p>
<ol>
<li>when writing the byte offset in the page (or its invers) into the byte,
   both addresses show read mismatches. A printout of the values shows
   that mostly the value is converted from $45-&gt;$65 for the $45 case.
   $65 results in high nibble 2,4,6,a,e and low nibble 1,4,5,7,d
   in combinations. When I write the invers of the value, interestingly
   $45 (xor $ff) still gets $65 (xor $ff), while $65 is inconclusive.
   For a further analysis I guess I have to save that
   on disk and run an analyzer program on the PC on it, if necessary.</li>
<li>when writing the page address into the byte (or its invers),
   only $65 shows mismatch</li>
<li>when I write the 256 pages once, and read them each 256 times, $45
   consistently has an error count that is a multiple of 256, which
   indicates a write error, while $65 has a error count where the low
   byte is not 0, which proves a read problem.</li>
<li>all other addresses are rock solid.</li>
<li>same behaviour appears when using a different RAM module, or a
   different bank in the same module.</li>
</ol>
<p>
I don't yet know what to make of that, though. The bit pattern don't
make sense to me, esp. address bits 12/13 (that seem to have to be fixed
to 1/0 to give problems) and bit 5 (that seems to give problems) are
handled in different ICs.
</p>
<p>
2) I scoped the supply lines for the ICs and the DRAM modules. I found
a jitter of up to .3 Volts on each line (GND and VCC). So I added
a .1uF multilayer capacitor to the 'LS257 that generate the
multiplexed RAM address lines, and a 1u MLC in parallel to the
already existing capacitors in the DRAM supply lines. The jitter
did not improve much, although I had one effect: before adding the caps
the problems mentioned above in 1) were also seen in addresses $47 and
$67, and sometimes $44, $48, $64 and $68 - which is fixed now.
</p>		</TD>
</TR>
<TR>
<TD class="noteicon"><IMG SRC="../../imgs/note_msg.gif" ALT="msg"></TD>
<TD>
			I have created this board by modifying the 1.0A board.
			Currently no layout is available.
		</TD>
</TR>
</TABLE>
<H4>Files</H4>
<TABLE class="files">
<TR CLASS="R1">
<TD><IMG SRC="../../imgs/file_schem.gif" ALT="schem"></TD>
<TD>
<A HREF="csa_ramdisk-v1.0c.sch">csa_ramdisk-v1.0c.sch</A></TD>
</TR>
<TR CLASS="R0">
<TD><IMG SRC="../../imgs/file_schem.gif" ALT="schem"></TD>
<TD>
<A HREF="csa_ramdisk_v1.0c-sch.png">csa_ramdisk_v1.0c-sch.png</A></TD>
</TR>
</TABLE>
<H3><A NAME="board2">Version: 1.0B</A></H3>
<P>Status: buggy</P>
<H4>Notes</H4>
<TABLE class="notes">
<TR>
<TD class="noteicon"><IMG SRC="../../imgs/note_warn.gif" ALT="warn"></TD>
<TD>
			The board timing is not yet fully working.
		</TD>
</TR>
<TR>
<TD class="noteicon"><IMG SRC="../../imgs/note_stop.gif" ALT="stop"></TD>
<TD>
			This board currently has a problem with the
			counter on read accesses. Spurious read strobes
			appear that increase the counter on read accesses
			(but not on write accesses). I do not yet have
			found the source of this problem.
		</TD>
</TR>
</TABLE>
<H4>Files</H4>
<TABLE class="files">
<TR CLASS="R1">
<TD><IMG SRC="../../imgs/file_schem.gif" ALT="schem"></TD>
<TD>
<A HREF="csa_ramdisk-v1.0b.sch">csa_ramdisk-v1.0b.sch</A></TD>
</TR>
<TR CLASS="R0">
<TD><IMG SRC="../../imgs/file_schem.gif" ALT="schem"></TD>
<TD>
<A HREF="csa_ramdisk_v1.0b-sch.png">csa_ramdisk_v1.0b-sch.png</A></TD>
</TR>
<TR CLASS="R1">
<TD><IMG SRC="../../imgs/file_layout.gif" ALT="layout"></TD>
<TD>
<A HREF="csa_ramdisk-v1.0b.brd">csa_ramdisk-v1.0b.brd</A></TD>
</TR>
<TR CLASS="R0">
<TD><IMG SRC="../../imgs/file_layout.gif" ALT="layout"></TD>
<TD>
<A HREF="csa_ramdisk_v1.0b-brd.png">csa_ramdisk_v1.0b-brd.png</A></TD>
</TR>
</TABLE>
<H3><A NAME="board3">Version: 1.0A</A></H3>
<P>Status: buggy</P>
<H4>Notes</H4>
<TABLE class="notes">
<TR>
<TD class="noteicon"><IMG SRC="../../imgs/note_warn.gif" ALT="warn"></TD>
<TD>
			The board timing is not yet fully working.
		</TD>
</TR>
<TR>
<TD class="noteicon"><IMG SRC="../../imgs/note_stop.gif" ALT="stop"></TD>
<TD>
			This board currently has a problem with the
			counter on read accesses. Spurious read strobes
			appear that increase the counter on read accesses
			(but not on write accesses). I do not yet have
			found the source of this problem.
		</TD>
</TR>
<TR>
<TD class="noteicon"><IMG SRC="../../imgs/note_stop.gif" ALT="stop"></TD>
<TD>
			The board has a timing problem. The delayed
			2Phi2 signal used with RWDATA by IC6C to generate the 
			input to IC12A comes to fast. This is fixed in V1.0B.
		</TD>
</TR>
<TR>
<TD class="noteicon"><IMG SRC="../../imgs/note_stop.gif" ALT="stop"></TD>
<TD>
			The dynamic RAM draws a lot of power. The CSA PWR
			board checks the supply voltage, so if this board
			is plugged in, the supply voltage drops below
			the RESET watcher threshold, and /RESET is asserted.
			V1.0B contains an additional power supply plug.
		</TD>
</TR>
</TABLE>
<H4>Files</H4>
<TABLE class="files">
<TR CLASS="R1">
<TD><IMG SRC="../../imgs/file_schem.gif" ALT="schem"></TD>
<TD>
<A HREF="csa_ramdisk-v1.0a.sch">csa_ramdisk-v1.0a.sch</A></TD>
</TR>
<TR CLASS="R0">
<TD><IMG SRC="../../imgs/file_schem.gif" ALT="schem"></TD>
<TD>
<A HREF="csa_ramdisk_v1.0a-sch.png">csa_ramdisk_v1.0a-sch.png</A></TD>
</TR>
<TR CLASS="R1">
<TD><IMG SRC="../../imgs/file_layout.gif" ALT="layout"></TD>
<TD>
<A HREF="csa_ramdisk-v1.0a.brd">csa_ramdisk-v1.0a.brd</A></TD>
</TR>
<TR CLASS="R0">
<TD><IMG SRC="../../imgs/file_layout.gif" ALT="layout"></TD>
<TD>
<A HREF="csa_ramdisk_v1.0a-brd.png">csa_ramdisk_v1.0a-brd.png</A></TD>
</TR>
<TR CLASS="R1">
<TD><IMG SRC="../../imgs/file_photo.gif" ALT="photo"></TD>
<TD>
<A HREF="ramdisk_v1.0a-1.png">ramdisk_v1.0a-1.png</A>(On the left you can see the floppy-type power connector cable I soldered to the bottom)</TD>
</TR>
<TR CLASS="R0">
<TD><IMG SRC="../../imgs/file_photo.gif" ALT="photo"></TD>
<TD>
<A HREF="ramdisk_v1.0a-2.png">ramdisk_v1.0a-2.png</A></TD>
</TR>
</TABLE>
<DIV ID="footer">
<P>Last modified: 2010-01-07.</P>
<p>Return to <a href="../../index.html">Homepage</a></p>

</DIV>
</DIV>
</BODY>
</HTML>
