#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~0.a_data[55] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~55.clk[0] (single_port_ram)                                                                          0.042     0.042
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram) [clock-to-output]                                                        1.234     1.276
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~0.a_data[55] (matmul_4x4_systolic)                       2.610     3.886
data arrival time                                                                                                                                                                           3.886

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                 0.000     0.042
cell setup time                                                                                                                                                                  -0.094    -0.052
data required time                                                                                                                                                                         -0.052
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         -0.052
data arrival time                                                                                                                                                                          -3.886
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -3.938


#Path 2
Startpoint: matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.a_data[53] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~53.clk[0] (single_port_ram)                                                                          0.042     0.042
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram) [clock-to-output]                                                        1.234     1.276
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.a_data[53] (matmul_4x4_systolic)                       2.509     3.785
data arrival time                                                                                                                                                                           3.785

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                 0.000     0.042
cell setup time                                                                                                                                                                  -0.094    -0.052
data required time                                                                                                                                                                         -0.052
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         -0.052
data arrival time                                                                                                                                                                          -3.785
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -3.837


#Path 3
Startpoint: matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~0.a_data[51] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~51.clk[0] (single_port_ram)                                                                          0.042     0.042
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram) [clock-to-output]                                                        1.234     1.276
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~0.a_data[51] (matmul_4x4_systolic)                       2.479     3.755
data arrival time                                                                                                                                                                           3.755

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                 0.000     0.042
cell setup time                                                                                                                                                                  -0.094    -0.052
data required time                                                                                                                                                                         -0.052
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         -0.052
data arrival time                                                                                                                                                                          -3.755
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -3.807


#Path 4
Startpoint: matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~0.a_data[53] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~53.clk[0] (single_port_ram)                                                                          0.042     0.042
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram) [clock-to-output]                                                        1.234     1.276
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~0.a_data[53] (matmul_4x4_systolic)                       2.456     3.733
data arrival time                                                                                                                                                                           3.733

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                 0.000     0.042
cell setup time                                                                                                                                                                  -0.094    -0.052
data required time                                                                                                                                                                         -0.052
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         -0.052
data arrival time                                                                                                                                                                          -3.733
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -3.784


#Path 5
Startpoint: matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~0.a_data[16] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~16.clk[0] (single_port_ram)                                                                          0.042     0.042
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram) [clock-to-output]                                                        1.234     1.276
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~0.a_data[16] (matmul_4x4_systolic)                       2.411     3.688
data arrival time                                                                                                                                                                           3.688

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                 0.000     0.042
cell setup time                                                                                                                                                                  -0.094    -0.052
data required time                                                                                                                                                                         -0.052
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         -0.052
data arrival time                                                                                                                                                                          -3.688
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -3.739


#Path 6
Startpoint: matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.a_data[14] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~14.clk[0] (single_port_ram)                                                                          0.042     0.042
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~14.out[0] (single_port_ram) [clock-to-output]                                                        1.234     1.276
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.a_data[14] (matmul_4x4_systolic)                       2.382     3.659
data arrival time                                                                                                                                                                           3.659

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                 0.000     0.042
cell setup time                                                                                                                                                                  -0.094    -0.052
data required time                                                                                                                                                                         -0.052
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         -0.052
data arrival time                                                                                                                                                                          -3.659
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -3.710


#Path 7
Startpoint: matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~0.a_data[18] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~18.clk[0] (single_port_ram)                                                                          0.042     0.042
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram) [clock-to-output]                                                        1.234     1.276
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~0.a_data[18] (matmul_4x4_systolic)                       2.379     3.655
data arrival time                                                                                                                                                                           3.655

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                 0.000     0.042
cell setup time                                                                                                                                                                  -0.094    -0.052
data required time                                                                                                                                                                         -0.052
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         -0.052
data arrival time                                                                                                                                                                          -3.655
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -3.707


#Path 8
Startpoint: matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.b_data[23] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~23.clk[0] (single_port_ram)                                                                          0.042     0.042
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram) [clock-to-output]                                                        1.234     1.276
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.b_data[23] (matmul_4x4_systolic)                       2.378     3.654
data arrival time                                                                                                                                                                           3.654

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                 0.000     0.042
cell setup time                                                                                                                                                                  -0.094    -0.052
data required time                                                                                                                                                                         -0.052
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         -0.052
data arrival time                                                                                                                                                                          -3.654
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -3.706


#Path 9
Startpoint: matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.a_data[51] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~51.clk[0] (single_port_ram)                                                                          0.042     0.042
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram) [clock-to-output]                                                        1.234     1.276
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.a_data[51] (matmul_4x4_systolic)                       2.356     3.632
data arrival time                                                                                                                                                                           3.632

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                 0.000     0.042
cell setup time                                                                                                                                                                  -0.094    -0.052
data required time                                                                                                                                                                         -0.052
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         -0.052
data arrival time                                                                                                                                                                          -3.632
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -3.684


#Path 10
Startpoint: matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.a_data[16] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~16.clk[0] (single_port_ram)                                                                          0.042     0.042
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~16.out[0] (single_port_ram) [clock-to-output]                                                        1.234     1.276
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.a_data[16] (matmul_4x4_systolic)                       2.342     3.619
data arrival time                                                                                                                                                                           3.619

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                 0.000     0.042
cell setup time                                                                                                                                                                  -0.094    -0.052
data required time                                                                                                                                                                         -0.052
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         -0.052
data arrival time                                                                                                                                                                          -3.619
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -3.670


#Path 11
Startpoint: matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.b_data[25] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~25.clk[0] (single_port_ram)                                                                          0.042     0.042
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram) [clock-to-output]                                                        1.234     1.276
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.b_data[25] (matmul_4x4_systolic)                       2.328     3.605
data arrival time                                                                                                                                                                           3.605

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                 0.000     0.042
cell setup time                                                                                                                                                                  -0.094    -0.052
data required time                                                                                                                                                                         -0.052
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         -0.052
data arrival time                                                                                                                                                                          -3.605
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -3.656


#Path 12
Startpoint: matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.a_data[55] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~55.clk[0] (single_port_ram)                                                                          0.042     0.042
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram) [clock-to-output]                                                        1.234     1.276
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.a_data[55] (matmul_4x4_systolic)                       2.317     3.593
data arrival time                                                                                                                                                                           3.593

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                 0.000     0.042
cell setup time                                                                                                                                                                  -0.094    -0.052
data required time                                                                                                                                                                         -0.052
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         -0.052
data arrival time                                                                                                                                                                          -3.593
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -3.645


#Path 13
Startpoint: matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.a_data[53] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~53.clk[0] (single_port_ram)                                                                          0.042     0.042
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~53.out[0] (single_port_ram) [clock-to-output]                                                        1.234     1.276
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.a_data[53] (matmul_4x4_systolic)                       2.301     3.577
data arrival time                                                                                                                                                                           3.577

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                 0.000     0.042
cell setup time                                                                                                                                                                  -0.094    -0.052
data required time                                                                                                                                                                         -0.052
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         -0.052
data arrival time                                                                                                                                                                          -3.577
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -3.629


#Path 14
Startpoint: matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.a_data[59] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~59.clk[0] (single_port_ram)                                                                          0.042     0.042
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram) [clock-to-output]                                                        1.234     1.276
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.a_data[59] (matmul_4x4_systolic)                       2.254     3.531
data arrival time                                                                                                                                                                           3.531

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                 0.000     0.042
cell setup time                                                                                                                                                                  -0.094    -0.052
data required time                                                                                                                                                                         -0.052
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         -0.052
data arrival time                                                                                                                                                                          -3.531
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -3.582


#Path 15
Startpoint: matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.a_data[55] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~55.clk[0] (single_port_ram)                                                                          0.042     0.042
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~55.out[0] (single_port_ram) [clock-to-output]                                                        1.234     1.276
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.a_data[55] (matmul_4x4_systolic)                       2.253     3.529
data arrival time                                                                                                                                                                           3.529

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                 0.000     0.042
cell setup time                                                                                                                                                                  -0.094    -0.052
data required time                                                                                                                                                                         -0.052
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         -0.052
data arrival time                                                                                                                                                                          -3.529
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -3.581


#Path 16
Startpoint: matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~57.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.a_data[57] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~57.clk[0] (single_port_ram)                                                                          0.042     0.042
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~57.out[0] (single_port_ram) [clock-to-output]                                                        1.234     1.276
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.a_data[57] (matmul_4x4_systolic)                       2.236     3.513
data arrival time                                                                                                                                                                           3.513

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                 0.000     0.042
cell setup time                                                                                                                                                                  -0.094    -0.052
data required time                                                                                                                                                                         -0.052
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         -0.052
data arrival time                                                                                                                                                                          -3.513
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -3.564


#Path 17
Startpoint: matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.b_data[21] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~21.clk[0] (single_port_ram)                                                                          0.042     0.042
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~21.out[0] (single_port_ram) [clock-to-output]                                                        1.234     1.276
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.b_data[21] (matmul_4x4_systolic)                       2.182     3.458
data arrival time                                                                                                                                                                           3.458

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                 0.000     0.042
cell setup time                                                                                                                                                                  -0.094    -0.052
data required time                                                                                                                                                                         -0.052
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         -0.052
data arrival time                                                                                                                                                                          -3.458
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -3.510


#Path 18
Startpoint: matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.a_data[51] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~51.clk[0] (single_port_ram)                                                                          0.042     0.042
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~51.out[0] (single_port_ram) [clock-to-output]                                                        1.234     1.276
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.a_data[51] (matmul_4x4_systolic)                       2.154     3.431
data arrival time                                                                                                                                                                           3.431

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                 0.000     0.042
cell setup time                                                                                                                                                                  -0.094    -0.052
data required time                                                                                                                                                                         -0.052
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         -0.052
data arrival time                                                                                                                                                                          -3.431
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -3.482


#Path 19
Startpoint: matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~0.b_data[25] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~25.clk[0] (single_port_ram)                                                                          0.042     0.042
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram) [clock-to-output]                                                        1.234     1.276
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~0.b_data[25] (matmul_4x4_systolic)                       2.111     3.387
data arrival time                                                                                                                                                                           3.387

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                 0.000     0.042
cell setup time                                                                                                                                                                  -0.094    -0.052
data required time                                                                                                                                                                         -0.052
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         -0.052
data arrival time                                                                                                                                                                          -3.387
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -3.439


#Path 20
Startpoint: matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~0.b_data[23] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~23.clk[0] (single_port_ram)                                                                          0.042     0.042
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram) [clock-to-output]                                                        1.234     1.276
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~0.b_data[23] (matmul_4x4_systolic)                       2.003     3.279
data arrival time                                                                                                                                                                           3.279

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                 0.000     0.042
cell setup time                                                                                                                                                                  -0.094    -0.052
data required time                                                                                                                                                                         -0.052
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         -0.052
data arrival time                                                                                                                                                                          -3.279
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -3.331


#Path 21
Startpoint: matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~0.b_data[19] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~19.clk[0] (single_port_ram)                                                                          0.042     0.042
matrix_multiplication.ram+matrix_B_0_1.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram) [clock-to-output]                                                        1.234     1.276
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~0.b_data[19] (matmul_4x4_systolic)                       1.972     3.248
data arrival time                                                                                                                                                                           3.248

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                 0.000     0.042
cell setup time                                                                                                                                                                  -0.094    -0.052
data required time                                                                                                                                                                         -0.052
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         -0.052
data arrival time                                                                                                                                                                          -3.248
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -3.300


#Path 22
Startpoint: matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.a_data[18] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~18.clk[0] (single_port_ram)                                                                          0.042     0.042
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~18.out[0] (single_port_ram) [clock-to-output]                                                        1.234     1.276
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.a_data[18] (matmul_4x4_systolic)                       1.896     3.172
data arrival time                                                                                                                                                                           3.172

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                 0.000     0.042
cell setup time                                                                                                                                                                  -0.094    -0.052
data required time                                                                                                                                                                         -0.052
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         -0.052
data arrival time                                                                                                                                                                          -3.172
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -3.224


#Path 23
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~0.b_data_out[53] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~0.b_data_in[53] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~0.b_data_out[53] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~0.b_data_in[53] (matmul_4x4_systolic)                        2.872     3.134
data arrival time                                                                                                                                                                               3.134

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.094    -0.052
data required time                                                                                                                                                                             -0.052
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.052
data arrival time                                                                                                                                                                              -3.134
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -3.186


#Path 24
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~0.b_data_out[24] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~0.b_data_in[24] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~0.b_data_out[24] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~0.b_data_in[24] (matmul_4x4_systolic)                        2.872     3.134
data arrival time                                                                                                                                                                               3.134

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.094    -0.052
data required time                                                                                                                                                                             -0.052
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.052
data arrival time                                                                                                                                                                              -3.134
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -3.186


#Path 25
Startpoint: matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_addr~0.b_data[23] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~23.clk[0] (single_port_ram)                                                                          0.042     0.042
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~23.out[0] (single_port_ram) [clock-to-output]                                                        1.234     1.276
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_addr~0.b_data[23] (matmul_4x4_systolic)                       1.802     3.078
data arrival time                                                                                                                                                                           3.078

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                 0.000     0.042
cell setup time                                                                                                                                                                  -0.094    -0.052
data required time                                                                                                                                                                         -0.052
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         -0.052
data arrival time                                                                                                                                                                          -3.078
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -3.130


#Path 26
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~0.b_data_out[18] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~0.b_data_in[18] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~0.b_data_out[18] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~0.b_data_in[18] (matmul_4x4_systolic)                        2.806     3.069
data arrival time                                                                                                                                                                               3.069

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.094    -0.052
data required time                                                                                                                                                                             -0.052
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.052
data arrival time                                                                                                                                                                              -3.069
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -3.120


#Path 27
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~0.b_data_out[16] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~0.b_data_in[16] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~0.b_data_out[16] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~0.b_data_in[16] (matmul_4x4_systolic)                        2.763     3.026
data arrival time                                                                                                                                                                               3.026

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.094    -0.052
data required time                                                                                                                                                                             -0.052
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.052
data arrival time                                                                                                                                                                              -3.026
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -3.077


#Path 28
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~0.a_data_out[54] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~0.a_data_in[54] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~0.a_data_out[54] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~0.a_data_in[54] (matmul_4x4_systolic)                        2.757     3.020
data arrival time                                                                                                                                                                               3.020

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.094    -0.052
data required time                                                                                                                                                                             -0.052
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.052
data arrival time                                                                                                                                                                              -3.020
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -3.071


#Path 29
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~0.a_data_out[56] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~0.a_data_in[56] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~0.a_data_out[56] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~0.a_data_in[56] (matmul_4x4_systolic)                        2.746     3.009
data arrival time                                                                                                                                                                               3.009

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.094    -0.052
data required time                                                                                                                                                                             -0.052
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.052
data arrival time                                                                                                                                                                              -3.009
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -3.060


#Path 30
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.b_data_out[24] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~0.b_data_in[24] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.b_data_out[24] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~0.b_data_in[24] (matmul_4x4_systolic)                        2.731     2.994
data arrival time                                                                                                                                                                               2.994

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.094    -0.052
data required time                                                                                                                                                                             -0.052
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.052
data arrival time                                                                                                                                                                              -2.994
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -3.045


#Path 31
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~0.b_data_out[20] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~0.b_data_in[20] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~0.b_data_out[20] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~0.b_data_in[20] (matmul_4x4_systolic)                        2.728     2.990
data arrival time                                                                                                                                                                               2.990

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.094    -0.052
data required time                                                                                                                                                                             -0.052
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.052
data arrival time                                                                                                                                                                              -2.990
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -3.042


#Path 32
Startpoint: matrix_multiplication^data_pi~19.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~19.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~19.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~19.data[0] (single_port_ram)                       2.557     2.557
data arrival time                                                                                                                         2.557

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~19.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.557
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -3.024


#Path 33
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~0.b_data_out[14] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~0.b_data_in[14] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~0.b_data_out[14] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~0.b_data_in[14] (matmul_4x4_systolic)                        2.695     2.957
data arrival time                                                                                                                                                                               2.957

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.094    -0.052
data required time                                                                                                                                                                             -0.052
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.052
data arrival time                                                                                                                                                                              -2.957
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -3.009


#Path 34
Startpoint: matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_addr~0.b_data[25] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~25.clk[0] (single_port_ram)                                                                          0.042     0.042
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~25.out[0] (single_port_ram) [clock-to-output]                                                        1.234     1.276
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_addr~0.b_data[25] (matmul_4x4_systolic)                       1.667     2.943
data arrival time                                                                                                                                                                           2.943

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                 0.000     0.042
cell setup time                                                                                                                                                                  -0.094    -0.052
data required time                                                                                                                                                                         -0.052
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         -0.052
data arrival time                                                                                                                                                                          -2.943
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -2.995


#Path 35
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~0.a_data_out[58] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~0.a_data_in[58] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~0.a_data_out[58] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~0.a_data_in[58] (matmul_4x4_systolic)                        2.672     2.934
data arrival time                                                                                                                                                                               2.934

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.094    -0.052
data required time                                                                                                                                                                             -0.052
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.052
data arrival time                                                                                                                                                                              -2.934
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.986


#Path 36
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~0.a_data_out[60] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~0.a_data_in[60] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~0.a_data_out[60] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~0.a_data_in[60] (matmul_4x4_systolic)                        2.638     2.901
data arrival time                                                                                                                                                                               2.901

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.094    -0.052
data required time                                                                                                                                                                             -0.052
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.052
data arrival time                                                                                                                                                                              -2.901
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.952


#Path 37
Startpoint: matrix_multiplication^data_pi~28.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~28.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~28.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~28.data[0] (single_port_ram)                       2.470     2.470
data arrival time                                                                                                                         2.470

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~28.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.470
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.937


#Path 38
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.b_data_out[53] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~0.b_data_in[53] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.b_data_out[53] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~0.b_data_in[53] (matmul_4x4_systolic)                        2.598     2.860
data arrival time                                                                                                                                                                               2.860

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.094    -0.052
data required time                                                                                                                                                                             -0.052
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.052
data arrival time                                                                                                                                                                              -2.860
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.912


#Path 39
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~0.a_data_out[60] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_addr~0.a_data_in[60] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~0.a_data_out[60] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_addr~0.a_data_in[60] (matmul_4x4_systolic)                        2.581     2.843
data arrival time                                                                                                                                                                               2.843

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.094    -0.052
data required time                                                                                                                                                                             -0.052
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.052
data arrival time                                                                                                                                                                              -2.843
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.895


#Path 40
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~0.a_data_out[58] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~0.a_data_in[58] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~0.a_data_out[58] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~0.a_data_in[58] (matmul_4x4_systolic)                        2.567     2.830
data arrival time                                                                                                                                                                               2.830

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.094    -0.052
data required time                                                                                                                                                                             -0.052
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.052
data arrival time                                                                                                                                                                              -2.830
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.881


#Path 41
Startpoint: matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_addr~0.b_data[19] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~19.clk[0] (single_port_ram)                                                                          0.042     0.042
matrix_multiplication.ram+matrix_B_0_2.single_port_ram+u_single_port_ram^out~19.out[0] (single_port_ram) [clock-to-output]                                                        1.234     1.276
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_addr~0.b_data[19] (matmul_4x4_systolic)                       1.546     2.822
data arrival time                                                                                                                                                                           2.822

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                 0.000     0.042
cell setup time                                                                                                                                                                  -0.094    -0.052
data required time                                                                                                                                                                         -0.052
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         -0.052
data arrival time                                                                                                                                                                          -2.822
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -2.874


#Path 42
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.b_data_out[16] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~0.b_data_in[16] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.b_data_out[16] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~0.b_data_in[16] (matmul_4x4_systolic)                        2.536     2.798
data arrival time                                                                                                                                                                               2.798

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.094    -0.052
data required time                                                                                                                                                                             -0.052
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.052
data arrival time                                                                                                                                                                              -2.798
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.850


#Path 43
Startpoint: matrix_multiplication^data_pi~25.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~25.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~25.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~25.data[0] (single_port_ram)                       2.383     2.383
data arrival time                                                                                                                         2.383

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~25.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.383
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.850


#Path 44
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~0.b_data_out[22] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_addr~0.b_data_in[22] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~0.b_data_out[22] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_addr~0.b_data_in[22] (matmul_4x4_systolic)                        2.530     2.792
data arrival time                                                                                                                                                                               2.792

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.094    -0.052
data required time                                                                                                                                                                             -0.052
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.052
data arrival time                                                                                                                                                                              -2.792
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.844


#Path 45
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.a_data_out[54] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~0.a_data_in[54] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.a_data_out[54] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~0.a_data_in[54] (matmul_4x4_systolic)                        2.523     2.785
data arrival time                                                                                                                                                                               2.785

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.094    -0.052
data required time                                                                                                                                                                             -0.052
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.052
data arrival time                                                                                                                                                                              -2.785
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.837


#Path 46
Startpoint: matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~54.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.a_data[54] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~54.clk[0] (single_port_ram)                                                                          0.042     0.042
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~54.out[0] (single_port_ram) [clock-to-output]                                                        1.234     1.276
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.a_data[54] (matmul_4x4_systolic)                       1.494     2.771
data arrival time                                                                                                                                                                           2.771

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                 0.000     0.042
cell setup time                                                                                                                                                                  -0.094    -0.052
data required time                                                                                                                                                                         -0.052
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         -0.052
data arrival time                                                                                                                                                                          -2.771
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -2.822


#Path 47
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~0.a_data_out[58] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_addr~0.a_data_in[58] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~0.a_data_out[58] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_addr~0.a_data_in[58] (matmul_4x4_systolic)                        2.506     2.769
data arrival time                                                                                                                                                                               2.769

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.094    -0.052
data required time                                                                                                                                                                             -0.052
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.052
data arrival time                                                                                                                                                                              -2.769
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.820


#Path 48
Startpoint: matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~8.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_7~8_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~8.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~8.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n3546.in[1] (.names)                                                                                                          1.278     2.555
n3546.out[0] (.names)                                                                                                         0.235     2.790
matrix_multiplication^c_reg_7~8_FF_NODE.D[0] (.latch)                                                                         0.000     2.790
data arrival time                                                                                                                       2.790

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_7~8_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.066    -0.024
data required time                                                                                                                     -0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.024
data arrival time                                                                                                                      -2.790
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.813


#Path 49
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_addr~0.b_data_out[16] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~0.b_data_in[16] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_addr~0.b_data_out[16] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~0.b_data_in[16] (matmul_4x4_systolic)                        2.499     2.761
data arrival time                                                                                                                                                                               2.761

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.094    -0.052
data required time                                                                                                                                                                             -0.052
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.052
data arrival time                                                                                                                                                                              -2.761
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.813


#Path 50
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~0.a_data_out[54] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_addr~0.a_data_in[54] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~0.a_data_out[54] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_addr~0.a_data_in[54] (matmul_4x4_systolic)                        2.485     2.748
data arrival time                                                                                                                                                                               2.748

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.094    -0.052
data required time                                                                                                                                                                             -0.052
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.052
data arrival time                                                                                                                                                                              -2.748
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.799


#Path 51
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~0.b_data_out[51] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~0.b_data_in[51] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~0.b_data_out[51] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~0.b_data_in[51] (matmul_4x4_systolic)                        2.481     2.744
data arrival time                                                                                                                                                                               2.744

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.094    -0.052
data required time                                                                                                                                                                             -0.052
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.052
data arrival time                                                                                                                                                                              -2.744
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.795


#Path 52
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~0.b_data_out[16] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~0.b_data_in[16] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~0.b_data_out[16] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~0.b_data_in[16] (matmul_4x4_systolic)                        2.477     2.739
data arrival time                                                                                                                                                                               2.739

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.094    -0.052
data required time                                                                                                                                                                             -0.052
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.052
data arrival time                                                                                                                                                                              -2.739
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.791


#Path 53
Startpoint: matrix_multiplication^data_pi~23.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~23.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~23.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~23.data[0] (single_port_ram)                       2.320     2.320
data arrival time                                                                                                                         2.320

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~23.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.320
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.787


#Path 54
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.a_data_out[60] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~0.a_data_in[60] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.a_data_out[60] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~0.a_data_in[60] (matmul_4x4_systolic)                        2.471     2.734
data arrival time                                                                                                                                                                               2.734

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.094    -0.052
data required time                                                                                                                                                                             -0.052
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.052
data arrival time                                                                                                                                                                              -2.734
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.785


#Path 55
Startpoint: matrix_multiplication^data_pi~41.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~41.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~41.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~41.data[0] (single_port_ram)                       2.317     2.317
data arrival time                                                                                                                         2.317

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~41.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.317
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.783


#Path 56
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~0.b_data_out[18] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_addr~0.b_data_in[18] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~0.b_data_out[18] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_addr~0.b_data_in[18] (matmul_4x4_systolic)                        2.468     2.730
data arrival time                                                                                                                                                                               2.730

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.094    -0.052
data required time                                                                                                                                                                             -0.052
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.052
data arrival time                                                                                                                                                                              -2.730
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.782


#Path 57
Startpoint: matrix_multiplication^data_pi~44.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~44.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~44.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~44.data[0] (single_port_ram)                       2.313     2.313
data arrival time                                                                                                                         2.313

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~44.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.313
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.780


#Path 58
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.b_data_out[22] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.b_data_in[22] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.b_data_out[22] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.b_data_in[22] (matmul_4x4_systolic)                        2.462     2.725
data arrival time                                                                                                                                                                               2.725

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.094    -0.052
data required time                                                                                                                                                                             -0.052
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.052
data arrival time                                                                                                                                                                              -2.725
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.776


#Path 59
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.b_data_out[20] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~0.b_data_in[20] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.b_data_out[20] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~0.b_data_in[20] (matmul_4x4_systolic)                        2.442     2.704
data arrival time                                                                                                                                                                               2.704

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.094    -0.052
data required time                                                                                                                                                                             -0.052
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.052
data arrival time                                                                                                                                                                              -2.704
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.756


#Path 60
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~0.b_data_out[14] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_addr~0.b_data_in[14] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~0.b_data_out[14] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_addr~0.b_data_in[14] (matmul_4x4_systolic)                        2.441     2.704
data arrival time                                                                                                                                                                               2.704

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.094    -0.052
data required time                                                                                                                                                                             -0.052
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.052
data arrival time                                                                                                                                                                              -2.704
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.755


#Path 61
Startpoint: matrix_multiplication^data_pi~58.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~58.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~58.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~58.data[0] (single_port_ram)                       2.288     2.288
data arrival time                                                                                                                         2.288

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_1_0.single_port_ram+u_single_port_ram^out~58.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.288
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.754


#Path 62
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~0.b_data_out[51] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_addr~0.b_data_in[51] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~0.b_data_out[51] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_addr~0.b_data_in[51] (matmul_4x4_systolic)                        2.439     2.701
data arrival time                                                                                                                                                                               2.701

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.094    -0.052
data required time                                                                                                                                                                             -0.052
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.052
data arrival time                                                                                                                                                                              -2.701
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.753


#Path 63
Startpoint: matrix_multiplication^data_pi~19.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~19.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~19.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~19.data[0] (single_port_ram)                       2.286     2.286
data arrival time                                                                                                                         2.286

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~19.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.286
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.753


#Path 64
Startpoint: matrix_multiplication^data_pi~4.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~4.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^data_pi~4.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~4.data[0] (single_port_ram)                       2.284     2.284
data arrival time                                                                                                                        2.284

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~4.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -2.284
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.751


#Path 65
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~0.b_data_out[20] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_addr~0.b_data_in[20] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~0.b_data_out[20] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_addr~0.b_data_in[20] (matmul_4x4_systolic)                        2.437     2.699
data arrival time                                                                                                                                                                               2.699

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.094    -0.052
data required time                                                                                                                                                                             -0.052
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.052
data arrival time                                                                                                                                                                              -2.699
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.751


#Path 66
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~0.a_data_out[60] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~0.a_data_in[60] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~0.a_data_out[60] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~0.a_data_in[60] (matmul_4x4_systolic)                        2.432     2.694
data arrival time                                                                                                                                                                               2.694

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_1^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.094    -0.052
data required time                                                                                                                                                                             -0.052
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.052
data arrival time                                                                                                                                                                              -2.694
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.746


#Path 67
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.b_data_out[18] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~0.b_data_in[18] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.b_data_out[18] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~0.b_data_in[18] (matmul_4x4_systolic)                        2.426     2.689
data arrival time                                                                                                                                                                               2.689

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.094    -0.052
data required time                                                                                                                                                                             -0.052
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.052
data arrival time                                                                                                                                                                              -2.689
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.740


#Path 68
Startpoint: matrix_multiplication^data_pi~53.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~53.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~53.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~53.data[0] (single_port_ram)                       2.268     2.268
data arrival time                                                                                                                         2.268

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~53.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.268
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.735


#Path 69
Startpoint: matrix_multiplication^data_pi~40.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~40.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~40.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~40.data[0] (single_port_ram)                       2.268     2.268
data arrival time                                                                                                                         2.268

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~40.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.268
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.735


#Path 70
Startpoint: matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~9.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_7~9_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~9.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~9.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n3596.in[1] (.names)                                                                                                          1.195     2.471
n3596.out[0] (.names)                                                                                                         0.235     2.706
matrix_multiplication^c_reg_7~9_FF_NODE.D[0] (.latch)                                                                         0.000     2.706
data arrival time                                                                                                                       2.706

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_7~9_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.066    -0.024
data required time                                                                                                                     -0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.024
data arrival time                                                                                                                      -2.706
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.730


#Path 71
Startpoint: matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~58.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_7~58_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~58.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~58.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n6046.in[1] (.names)                                                                                                           1.182     2.458
n6046.out[0] (.names)                                                                                                          0.235     2.693
matrix_multiplication^c_reg_7~58_FF_NODE.D[0] (.latch)                                                                         0.000     2.693
data arrival time                                                                                                                        2.693

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_7~58_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.693
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.717


#Path 72
Startpoint: matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_7~59_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~59.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n6096.in[1] (.names)                                                                                                           1.180     2.457
n6096.out[0] (.names)                                                                                                          0.235     2.692
matrix_multiplication^c_reg_7~59_FF_NODE.D[0] (.latch)                                                                         0.000     2.692
data arrival time                                                                                                                        2.692

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_7~59_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.692
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.715


#Path 73
Startpoint: matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_7~12_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~12.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_2_1.single_port_ram+u_single_port_ram^out~12.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n3746.in[1] (.names)                                                                                                           1.169     2.446
n3746.out[0] (.names)                                                                                                          0.235     2.681
matrix_multiplication^c_reg_7~12_FF_NODE.D[0] (.latch)                                                                         0.000     2.681
data arrival time                                                                                                                        2.681

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication^c_reg_7~12_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.066    -0.024
data required time                                                                                                                      -0.024
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.024
data arrival time                                                                                                                       -2.681
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.704


#Path 74
Startpoint: matrix_multiplication^enable_reading_from_mem.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                0.000     0.000
clock source latency                                                                       0.000     0.000
input external delay                                                                       0.000     0.000
matrix_multiplication^enable_reading_from_mem.inpad[0] (.input)                            0.000     0.000
n6866.in[3] (.names)                                                                       2.442     2.442
n6866.out[0] (.names)                                                                      0.235     2.677
matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE.D[0] (.latch)                         0.000     2.677
data arrival time                                                                                    2.677

clock matrix_multiplication^clk (rise edge)                                                0.000     0.000
clock source latency                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                0.000     0.000
matrix_multiplication^c_addr_muxed_0_1_reg~6_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                          0.000     0.042
cell setup time                                                                           -0.066    -0.024
data required time                                                                                  -0.024
----------------------------------------------------------------------------------------------------------
data required time                                                                                  -0.024
data arrival time                                                                                   -2.677
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -2.700


#Path 75
Startpoint: matrix_multiplication^enable_reading_from_mem.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                0.000     0.000
clock source latency                                                                       0.000     0.000
input external delay                                                                       0.000     0.000
matrix_multiplication^enable_reading_from_mem.inpad[0] (.input)                            0.000     0.000
n7146.in[3] (.names)                                                                       2.442     2.442
n7146.out[0] (.names)                                                                      0.235     2.677
matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE.D[0] (.latch)                         0.000     2.677
data arrival time                                                                                    2.677

clock matrix_multiplication^clk (rise edge)                                                0.000     0.000
clock source latency                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                0.000     0.000
matrix_multiplication^c_addr_muxed_1_0_reg~6_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                          0.000     0.042
cell setup time                                                                           -0.066    -0.024
data required time                                                                                  -0.024
----------------------------------------------------------------------------------------------------------
data required time                                                                                  -0.024
data arrival time                                                                                   -2.677
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -2.700


#Path 76
Startpoint: matrix_multiplication^enable_reading_from_mem.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                0.000     0.000
clock source latency                                                                       0.000     0.000
input external delay                                                                       0.000     0.000
matrix_multiplication^enable_reading_from_mem.inpad[0] (.input)                            0.000     0.000
n7356.in[3] (.names)                                                                       2.442     2.442
n7356.out[0] (.names)                                                                      0.235     2.677
matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE.D[0] (.latch)                         0.000     2.677
data arrival time                                                                                    2.677

clock matrix_multiplication^clk (rise edge)                                                0.000     0.000
clock source latency                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                0.000     0.000
matrix_multiplication^c_addr_muxed_0_0_reg~6_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                          0.000     0.042
cell setup time                                                                           -0.066    -0.024
data required time                                                                                  -0.024
----------------------------------------------------------------------------------------------------------
data required time                                                                                  -0.024
data arrival time                                                                                   -2.677
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -2.700


#Path 77
Startpoint: matrix_multiplication^enable_reading_from_mem.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                0.000     0.000
clock source latency                                                                       0.000     0.000
input external delay                                                                       0.000     0.000
matrix_multiplication^enable_reading_from_mem.inpad[0] (.input)                            0.000     0.000
n7006.in[3] (.names)                                                                       2.442     2.442
n7006.out[0] (.names)                                                                      0.235     2.677
matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE.D[0] (.latch)                         0.000     2.677
data arrival time                                                                                    2.677

clock matrix_multiplication^clk (rise edge)                                                0.000     0.000
clock source latency                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                0.000     0.000
matrix_multiplication^c_addr_muxed_2_0_reg~6_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                          0.000     0.042
cell setup time                                                                           -0.066    -0.024
data required time                                                                                  -0.024
----------------------------------------------------------------------------------------------------------
data required time                                                                                  -0.024
data arrival time                                                                                   -2.677
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -2.700


#Path 78
Startpoint: matrix_multiplication^enable_reading_from_mem.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                       Incr      Path
----------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                0.000     0.000
clock source latency                                                                       0.000     0.000
input external delay                                                                       0.000     0.000
matrix_multiplication^enable_reading_from_mem.inpad[0] (.input)                            0.000     0.000
n6376.in[3] (.names)                                                                       2.442     2.442
n6376.out[0] (.names)                                                                      0.235     2.677
matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE.D[0] (.latch)                         0.000     2.677
data arrival time                                                                                    2.677

clock matrix_multiplication^clk (rise edge)                                                0.000     0.000
clock source latency                                                                       0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                0.000     0.000
matrix_multiplication^c_addr_muxed_2_2_reg~6_FF_NODE.clk[0] (.latch)                       0.042     0.042
clock uncertainty                                                                          0.000     0.042
cell setup time                                                                           -0.066    -0.024
data required time                                                                                  -0.024
----------------------------------------------------------------------------------------------------------
data required time                                                                                  -0.024
data arrival time                                                                                   -2.677
----------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                    -2.700


#Path 79
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~0.b_data_out[16] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_addr~0.b_data_in[16] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~0.b_data_out[16] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_addr~0.b_data_in[16] (matmul_4x4_systolic)                        2.371     2.633
data arrival time                                                                                                                                                                               2.633

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.094    -0.052
data required time                                                                                                                                                                             -0.052
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.052
data arrival time                                                                                                                                                                              -2.633
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.685


#Path 80
Startpoint: matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~9.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication^c_reg_0~9_FF_NODE.D[0] (.latch clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                          Incr      Path
---------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~9.clk[0] (single_port_ram)                       0.042     0.042
matrix_multiplication.ram+matrix_c_0_0.single_port_ram+u_single_port_ram^out~9.out[0] (single_port_ram) [clock-to-output]     1.234     1.276
n3561.in[1] (.names)                                                                                                          1.148     2.425
n3561.out[0] (.names)                                                                                                         0.235     2.660
matrix_multiplication^c_reg_0~9_FF_NODE.D[0] (.latch)                                                                         0.000     2.660
data arrival time                                                                                                                       2.660

clock matrix_multiplication^clk (rise edge)                                                                                   0.000     0.000
clock source latency                                                                                                          0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                   0.000     0.000
matrix_multiplication^c_reg_0~9_FF_NODE.clk[0] (.latch)                                                                       0.042     0.042
clock uncertainty                                                                                                             0.000     0.042
cell setup time                                                                                                              -0.066    -0.024
data required time                                                                                                                     -0.024
---------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                     -0.024
data arrival time                                                                                                                      -2.660
---------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -2.683


#Path 81
Startpoint: matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~54.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.b_data[54] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~54.clk[0] (single_port_ram)                                                                          0.042     0.042
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~54.out[0] (single_port_ram) [clock-to-output]                                                        1.234     1.276
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.b_data[54] (matmul_4x4_systolic)                       1.351     2.627
data arrival time                                                                                                                                                                           2.627

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                 0.000     0.042
cell setup time                                                                                                                                                                  -0.094    -0.052
data required time                                                                                                                                                                         -0.052
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         -0.052
data arrival time                                                                                                                                                                          -2.627
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -2.679


#Path 82
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.a_data_out[60] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~0.a_data_in[60] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.a_data_out[60] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~0.a_data_in[60] (matmul_4x4_systolic)                        2.362     2.624
data arrival time                                                                                                                                                                               2.624

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.094    -0.052
data required time                                                                                                                                                                             -0.052
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.052
data arrival time                                                                                                                                                                              -2.624
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.676


#Path 83
Startpoint: matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~39.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.b_data[39] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~39.clk[0] (single_port_ram)                                                                          0.042     0.042
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~39.out[0] (single_port_ram) [clock-to-output]                                                        1.234     1.276
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.b_data[39] (matmul_4x4_systolic)                       1.344     2.620
data arrival time                                                                                                                                                                           2.620

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                 0.000     0.042
cell setup time                                                                                                                                                                  -0.094    -0.052
data required time                                                                                                                                                                         -0.052
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         -0.052
data arrival time                                                                                                                                                                          -2.620
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -2.672


#Path 84
Startpoint: matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~10.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.b_data[10] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~10.clk[0] (single_port_ram)                                                                          0.042     0.042
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~10.out[0] (single_port_ram) [clock-to-output]                                                        1.234     1.276
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.b_data[10] (matmul_4x4_systolic)                       1.343     2.620
data arrival time                                                                                                                                                                           2.620

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                 0.000     0.042
cell setup time                                                                                                                                                                  -0.094    -0.052
data required time                                                                                                                                                                         -0.052
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         -0.052
data arrival time                                                                                                                                                                          -2.620
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -2.671


#Path 85
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.b_data_out[16] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.b_data_in[16] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.b_data_out[16] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.b_data_in[16] (matmul_4x4_systolic)                        2.354     2.617
data arrival time                                                                                                                                                                               2.617

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.094    -0.052
data required time                                                                                                                                                                             -0.052
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.052
data arrival time                                                                                                                                                                              -2.617
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.668


#Path 86
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.b_data_out[18] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.b_data_in[18] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.b_data_out[18] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.b_data_in[18] (matmul_4x4_systolic)                        2.354     2.616
data arrival time                                                                                                                                                                               2.616

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.094    -0.052
data required time                                                                                                                                                                             -0.052
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.052
data arrival time                                                                                                                                                                              -2.616
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.668


#Path 87
Startpoint: matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.a_data[59] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                              Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~59.clk[0] (single_port_ram)                                                                          0.042     0.042
matrix_multiplication.ram+matrix_A_0_0.single_port_ram+u_single_port_ram^out~59.out[0] (single_port_ram) [clock-to-output]                                                        1.234     1.276
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.a_data[59] (matmul_4x4_systolic)                       1.338     2.614
data arrival time                                                                                                                                                                           2.614

clock matrix_multiplication^clk (rise edge)                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                              0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                       0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.clk[0] (matmul_4x4_systolic)                           0.042     0.042
clock uncertainty                                                                                                                                                                 0.000     0.042
cell setup time                                                                                                                                                                  -0.094    -0.052
data required time                                                                                                                                                                         -0.052
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                         -0.052
data arrival time                                                                                                                                                                          -2.614
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                           -2.666


#Path 88
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.a_data_out[58] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~0.a_data_in[58] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.a_data_out[58] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~0.a_data_in[58] (matmul_4x4_systolic)                        2.347     2.610
data arrival time                                                                                                                                                                               2.610

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.094    -0.052
data required time                                                                                                                                                                             -0.052
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.052
data arrival time                                                                                                                                                                              -2.610
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.661


#Path 89
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_addr~0.b_data_out[22] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~0.b_data_in[22] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_addr~0.b_data_out[22] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~0.b_data_in[22] (matmul_4x4_systolic)                        2.347     2.609
data arrival time                                                                                                                                                                               2.609

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.094    -0.052
data required time                                                                                                                                                                             -0.052
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.052
data arrival time                                                                                                                                                                              -2.609
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.661


#Path 90
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_addr~0.b_data_out[51] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~0.b_data_in[51] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_addr~0.b_data_out[51] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~0.b_data_in[51] (matmul_4x4_systolic)                        2.336     2.598
data arrival time                                                                                                                                                                               2.598

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.094    -0.052
data required time                                                                                                                                                                             -0.052
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.052
data arrival time                                                                                                                                                                              -2.598
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.650


#Path 91
Startpoint: matrix_multiplication^data_pi~41.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~41.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~41.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~41.data[0] (single_port_ram)                       2.182     2.182
data arrival time                                                                                                                         2.182

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_B_0_0.single_port_ram+u_single_port_ram^out~41.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.182
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.649


#Path 92
Startpoint: matrix_multiplication^data_pi~35.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~35.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                            Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
input external delay                                                                                                            0.000     0.000
matrix_multiplication^data_pi~35.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~35.data[0] (single_port_ram)                       2.181     2.181
data arrival time                                                                                                                         2.181

clock matrix_multiplication^clk (rise edge)                                                                                     0.000     0.000
clock source latency                                                                                                            0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                     0.000     0.000
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~35.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                               0.000     0.042
cell setup time                                                                                                                -0.509    -0.467
data required time                                                                                                                       -0.467
-----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       -0.467
data arrival time                                                                                                                        -2.181
-----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                         -2.647


#Path 93
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.b_data_out[14] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~0.b_data_in[14] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.b_data_out[14] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~0.b_data_in[14] (matmul_4x4_systolic)                        2.331     2.594
data arrival time                                                                                                                                                                               2.594

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_0^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.094    -0.052
data required time                                                                                                                                                                             -0.052
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.052
data arrival time                                                                                                                                                                              -2.594
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.645


#Path 94
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.b_data_out[51] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.b_data_in[51] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.b_data_out[51] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.b_data_in[51] (matmul_4x4_systolic)                        2.327     2.590
data arrival time                                                                                                                                                                               2.590

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.094    -0.052
data required time                                                                                                                                                                             -0.052
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.052
data arrival time                                                                                                                                                                              -2.590
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.641


#Path 95
Startpoint: matrix_multiplication^start_mat_mul.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_addr~0.start_mat_mul[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                    0.000     0.000
input external delay                                                                                                                                                                    0.000     0.000
matrix_multiplication^start_mat_mul.inpad[0] (.input)                                                                                                                                   0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_addr~0.start_mat_mul[0] (matmul_4x4_systolic)                       2.583     2.583
data arrival time                                                                                                                                                                                 2.583

clock matrix_multiplication^clk (rise edge)                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                    0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                             0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_2_2^c_addr~0.clk[0] (matmul_4x4_systolic)                                 0.042     0.042
clock uncertainty                                                                                                                                                                       0.000     0.042
cell setup time                                                                                                                                                                        -0.094    -0.052
data required time                                                                                                                                                                               -0.052
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                               -0.052
data arrival time                                                                                                                                                                                -2.583
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                 -2.635


#Path 96
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_addr~0.b_data_out[14] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~0.b_data_in[14] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_2^c_addr~0.b_data_out[14] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~0.b_data_in[14] (matmul_4x4_systolic)                        2.320     2.582
data arrival time                                                                                                                                                                               2.582

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_2^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.094    -0.052
data required time                                                                                                                                                                             -0.052
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.052
data arrival time                                                                                                                                                                              -2.582
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.634


#Path 97
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.b_data_out[20] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.b_data_in[20] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_0^c_addr~0.b_data_out[20] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.b_data_in[20] (matmul_4x4_systolic)                        2.307     2.570
data arrival time                                                                                                                                                                               2.570

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_0^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.094    -0.052
data required time                                                                                                                                                                             -0.052
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.052
data arrival time                                                                                                                                                                              -2.570
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.621


#Path 98
Startpoint: matrix_multiplication^data_pi~3.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~3.data[0] (single_port_ram clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
input external delay                                                                                                           0.000     0.000
matrix_multiplication^data_pi~3.inpad[0] (.input)                                                                              0.000     0.000
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~3.data[0] (single_port_ram)                       2.153     2.153
data arrival time                                                                                                                        2.153

clock matrix_multiplication^clk (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                                           0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                    0.000     0.000
matrix_multiplication.ram+matrix_A_2_0.single_port_ram+u_single_port_ram^out~3.clk[0] (single_port_ram)                        0.042     0.042
clock uncertainty                                                                                                              0.000     0.042
cell setup time                                                                                                               -0.509    -0.467
data required time                                                                                                                      -0.467
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      -0.467
data arrival time                                                                                                                       -2.153
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                        -2.620


#Path 99
Startpoint: matrix_multiplication^start_mat_mul.inpad[0] (.input clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~0.start_mat_mul[0] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                    0.000     0.000
input external delay                                                                                                                                                                    0.000     0.000
matrix_multiplication^start_mat_mul.inpad[0] (.input)                                                                                                                                   0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~0.start_mat_mul[0] (matmul_4x4_systolic)                       2.568     2.568
data arrival time                                                                                                                                                                                 2.568

clock matrix_multiplication^clk (rise edge)                                                                                                                                             0.000     0.000
clock source latency                                                                                                                                                                    0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                             0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~0.clk[0] (matmul_4x4_systolic)                                 0.042     0.042
clock uncertainty                                                                                                                                                                       0.000     0.042
cell setup time                                                                                                                                                                        -0.094    -0.052
data required time                                                                                                                                                                               -0.052
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                               -0.052
data arrival time                                                                                                                                                                                -2.568
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                                 -2.619


#Path 100
Startpoint: matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~0.b_data_out[14] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Endpoint  : matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~0.b_data_in[14] (matmul_4x4_systolic clocked by matrix_multiplication^clk)
Path Type : setup

Point                                                                                                                                                                                  Incr      Path
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_0_1^c_addr~0.b_data_out[14] (matmul_4x4_systolic) [clock-to-output]     0.220     0.262
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~0.b_data_in[14] (matmul_4x4_systolic)                        2.305     2.567
data arrival time                                                                                                                                                                               2.567

clock matrix_multiplication^clk (rise edge)                                                                                                                                           0.000     0.000
clock source latency                                                                                                                                                                  0.000     0.000
matrix_multiplication^clk.inpad[0] (.input)                                                                                                                                           0.000     0.000
matrix_multiplication.matmul_12x12_systolic+u_matmul_12x12_systolic.matmul_4x4_systolic+u_matmul_4x4_systolic_1_1^c_addr~0.clk[0] (matmul_4x4_systolic)                               0.042     0.042
clock uncertainty                                                                                                                                                                     0.000     0.042
cell setup time                                                                                                                                                                      -0.094    -0.052
data required time                                                                                                                                                                             -0.052
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                             -0.052
data arrival time                                                                                                                                                                              -2.567
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                                                                               -2.619


#End of timing report
