#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun May  8 15:49:15 2022
# Process ID: 137794
# Current directory: /home/anubhav/xilinx_projects
# Command line: vivado
# Log file: /home/anubhav/xilinx_projects/vivado.log
# Journal file: /home/anubhav/xilinx_projects/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.xpr
open_bd_design {/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/nn.bd}
update_compile_order -fileset sources_1
set_property location {4 1328 95} [get_bd_cells blk_mem_gen_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/blk_mem_gen_0" }  [get_bd_intf_pins conv_combined_0/dx_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/blk_mem_gen_0" }  [get_bd_intf_pins conv_combined_0/dy_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/blk_mem_gen_0" }  [get_bd_intf_pins conv_combined_0/x_PORTA]
endgroup
undo
undo
open_bd_design {/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/nn.bd}
open_bd_design {/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/nn.bd}
source /home/anubhav/Desktop/nn.tcl
export_ip_user_files -of_objects  [get_files /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/nn.bd] -no_script -reset -force -quiet
remove_files  /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/nn.bd
remove_files  /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/nn.bd
source /home/anubhav/Desktop/nn.tcl
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dwidth_converter:2.1 axi_dwidth_converter_0
endgroup
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip [get_ips  {nn_relu_combined_0_0 nn_conv_combined_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {nn_relu_combined_0_0 nn_conv_combined_0_0}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/nn.bd]
launch_runs nn_axi_bram_ctrl_0_0_synth_1 nn_xbar_0_synth_1 nn_bram_conv_dy_0_synth_1 nn_bram_conv_y_0_synth_1 nn_bram_dx_0_synth_1 nn_bram_fcc_dy_0_synth_1 nn_bram_fcc_y_0_synth_1 nn_bram_relu_dy_0_synth_1 nn_bram_relu_y_0_synth_1 nn_bram_x_0_synth_1 nn_conv_combined_0_0_synth_1 nn_fcc_combined_0_0_synth_1 nn_processing_system7_0_0_synth_1 nn_xbar_1_synth_1 nn_relu_combined_0_0_synth_1 nn_rst_ps7_0_100M_0_synth_1 nn_axi_dwidth_converter_0_0_synth_1 -jobs 10
wait_on_run nn_axi_bram_ctrl_0_0_synth_1
wait_on_run nn_xbar_0_synth_1
wait_on_run nn_bram_conv_dy_0_synth_1
wait_on_run nn_bram_conv_y_0_synth_1
wait_on_run nn_bram_dx_0_synth_1
wait_on_run nn_bram_fcc_dy_0_synth_1
wait_on_run nn_bram_fcc_y_0_synth_1
wait_on_run nn_bram_relu_dy_0_synth_1
wait_on_run nn_bram_relu_y_0_synth_1
wait_on_run nn_bram_x_0_synth_1
wait_on_run nn_conv_combined_0_0_synth_1
wait_on_run nn_fcc_combined_0_0_synth_1
wait_on_run nn_processing_system7_0_0_synth_1
wait_on_run nn_xbar_1_synth_1
wait_on_run nn_relu_combined_0_0_synth_1
wait_on_run nn_rst_ps7_0_100M_0_synth_1
wait_on_run nn_axi_dwidth_converter_0_0_synth_1
delete_bd_objs [get_bd_cells axi_dwidth_converter_0]
save_bd_design
report_ip_status -name ip_status 
update_ip_catalog -rebuild
update_ip_catalog -rebuild
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:hls:fcc_combined:1.0 [get_ips  nn_fcc_combined_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips nn_fcc_combined_0_0] -no_script -sync -force -quiet
generate_target all [get_files  /home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/nn.bd]
report_ip_status -name ip_status 
validate_bd_design
delete_bd_objs [get_bd_intf_nets fcc_combined_0_dx_PORTA] [get_bd_intf_nets relu_combined_0_x_PORTA] [get_bd_intf_nets fcc_combined_0_y_PORTA] [get_bd_intf_nets conv_combined_0_x_PORTA] [get_bd_intf_nets conv_combined_0_dy_PORTA] [get_bd_intf_nets relu_combined_0_dx_PORTA] [get_bd_intf_nets relu_combined_0_dy_PORTA] [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTB] [get_bd_intf_nets conv_y] [get_bd_intf_nets fcc_combined_0_dy_PORTA] [get_bd_intf_nets conv_combined_0_dx_PORTA] [get_bd_intf_nets fcc_combined_0_x_PORTA] [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTA] [get_bd_cells bram_relu_dy] [get_bd_cells bram_dx] [get_bd_cells bram_conv_y] [get_bd_cells bram_fcc_y] [get_bd_cells bram_fcc_dy] [get_bd_cells bram_conv_dy] [get_bd_cells bram_x]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins fcc_combined_0/dx_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins fcc_combined_0/dy_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins fcc_combined_0/x_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins fcc_combined_0/y_PORTA]
endgroup
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells fcc_combined_0_bram_1]
endgroup
set_property name fcc_x [get_bd_cells fcc_combined_0_bram_1]
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells fcc_combined_0_bram]
endgroup
set_property name fcc_dx [get_bd_cells fcc_combined_0_bram]
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells fcc_combined_0_bram_2]
endgroup
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells fcc_combined_0_bram_0]
endgroup
set_property name fcc_y [get_bd_cells fcc_combined_0_bram_2]
set_property name fcc_dy [get_bd_cells fcc_combined_0_bram_0]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M03_AXI] [get_bd_intf_nets conv_combined_0_m_axi_gmem] [get_bd_cells conv_combined_0]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_intf_nets relu_combined_0_y_PORTA] [get_bd_cells relu_combined_0]
regenerate_bd_layout
delete_bd_objs [get_bd_cells bram_relu_y]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/fcc_dx" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/fcc_x" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTB]
endgroup
regenerate_bd_layout
validate_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:conv_fwd:1.0 conv_fwd_0
endgroup
delete_bd_objs [get_bd_cells conv_fwd_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:conv_combined:1.0 conv_combined_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/fcc_dy" }  [get_bd_intf_pins conv_combined_0/dx_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins conv_combined_0/dy_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/conv_combined_0/m_axi_gmem} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins conv_combined_0/m_axi_gmem]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/fcc_y" }  [get_bd_intf_pins conv_combined_0/x_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins conv_combined_0/y_PORTA]
endgroup
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
set_property name conv_y [get_bd_cells conv_combined_0_bram_0]
regenerate_bd_layout
regenerate_bd_layout
set_property location {4 1329 967} [get_bd_cells conv_combined_0_bram]
set_property name conv_dy [get_bd_cells conv_combined_0_bram]
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Write_Rate {50} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells conv_y]
endgroup
startgroup
set_property -dict [list CONFIG.Memory_Type {Dual_Port_ROM} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_A_Write_Rate {0} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells conv_dy]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:relu_combined:1.0 relu_combined_0
endgroup
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/conv_dy" }  [get_bd_intf_pins relu_combined_0/dx_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins relu_combined_0/dy_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/relu_combined_0/s_axi_CTRL} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins relu_combined_0/s_axi_CTRL]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/conv_y" }  [get_bd_intf_pins relu_combined_0/x_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins relu_combined_0/y_PORTA]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/conv_combined_0/s_axi_CRTL_BUS} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins conv_combined_0/s_axi_CRTL_BUS]
regenerate_bd_layout
validate_bd_design
delete_bd_objs [get_bd_intf_nets relu_combined_0_y_PORTA] [get_bd_intf_nets relu_combined_0_dy_PORTA] [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_intf_nets relu_combined_0_x_PORTA] [get_bd_intf_nets relu_combined_0_dx_PORTA] [get_bd_cells relu_combined_0]
delete_bd_objs [get_bd_cells relu_combined_0_bram]
delete_bd_objs [get_bd_cells relu_combined_0_bram_0]
save_bd_design
regenerate_bd_layout
validate_bd_design
delete_bd_objs [get_bd_intf_nets fcc_combined_0_dy_PORTA] [get_bd_intf_nets conv_combined_0_dx_PORTA] [get_bd_cells fcc_dy]
regenerate_bd_layout
validate_bd_design
delete_bd_objs [get_bd_intf_nets fcc_combined_0_y_PORTA] [get_bd_intf_nets conv_combined_0_x_PORTA] [get_bd_cells fcc_y]
validate_bd_design
delete_bd_objs [get_bd_intf_nets conv_combined_0_dy_PORTA] [get_bd_intf_nets conv_combined_0_y_PORTA] [get_bd_cells conv_y] [get_bd_cells conv_dy]
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M03_AXI] [get_bd_intf_nets conv_combined_0_m_axi_gmem] [get_bd_cells conv_combined_0]
regenerate_bd_layout
validate_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:conv_combined:1.0 conv_combined_0
endgroup
set_property location {4 1311 124} [get_bd_cells conv_combined_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins conv_combined_0/dx_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins conv_combined_0/dy_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/conv_combined_0/m_axi_gmem} Slave {/processing_system7_0/S_AXI_HP0} ddr_seg {Auto} intc_ip {/axi_mem_intercon} master_apm {0}}  [get_bd_intf_pins conv_combined_0/m_axi_gmem]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/conv_combined_0/s_axi_CRTL_BUS} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins conv_combined_0/s_axi_CRTL_BUS]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins conv_combined_0/x_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "New Blk_Mem_Gen" }  [get_bd_intf_pins conv_combined_0/y_PORTA]
endgroup
validate_bd_design
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Write_Width_A {16} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells conv_combined_0_bram_1]
endgroup
validate_bd_design
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells fcc_x]
endgroup
startgroup
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {16} CONFIG.Read_Width_A {16} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Operating_Mode_B {READ_FIRST} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.Port_A_Write_Rate {50} CONFIG.Port_B_Write_Rate {0} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells fcc_dx]
endgroup
startgroup
endgroup
startgroup
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Assume_Synchronous_Clk {true} CONFIG.Write_Width_A {16} CONFIG.Read_Width_A {16} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Operating_Mode_B {READ_FIRST} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Port_B_Write_Rate {0}] [get_bd_cells fcc_x]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_fifo_mm_s:4.2 axi_fifo_mm_s_0
endgroup
open_bd_design {/home/anubhav/xilinx_projects/nn_v2/nn_v2/nn_v2.srcs/sources_1/bd/nn/nn.bd}
