// Seed: 146949483
module module_0 ();
  wire id_1;
  assign module_2.id_3 = 0;
  assign module_1.id_0 = 0;
endmodule
macromodule module_1 (
    output wor id_0,
    output tri id_1,
    output supply1 id_2,
    input tri1 id_3,
    output tri id_4
);
  assign id_1 = id_3;
  buf primCall (id_0, id_3);
  module_0 modCall_1 ();
  assign id_1 = id_3;
endmodule
module module_2 (
    output uwire id_0,
    output tri0  id_1,
    output tri1  id_2,
    inout  wire  id_3,
    input  uwire id_4,
    input  uwire id_5,
    input  wor   id_6
);
  tri0 id_8 = (-1);
  module_0 modCall_1 ();
endmodule
