Running: fuse.exe -relaunch -intstyle "ise" -incremental -o "D:/Masters/VHDL System Design Lab/submit/rcs2/tb_idea_rcs2_isim_beh.exe" -prj "D:/Masters/VHDL System Design Lab/submit/rcs2/tb_idea_rcs2_beh.prj" "work.tb_idea_rcs2" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/Masters/VHDL System Design Lab/submit/rcs2/xorop.vhd" into library work
Parsing VHDL file "D:/Masters/VHDL System Design Lab/submit/rcs2/reg_16bit.vhd" into library work
Parsing VHDL file "D:/Masters/VHDL System Design Lab/submit/rcs2/mux4x1.vhd" into library work
Parsing VHDL file "D:/Masters/VHDL System Design Lab/submit/rcs2/mulop.vhd" into library work
Parsing VHDL file "D:/Masters/VHDL System Design Lab/submit/rcs2/addop.vhd" into library work
Parsing VHDL file "D:/Masters/VHDL System Design Lab/submit/rcs2/datapath.vhd" into library work
Parsing VHDL file "D:/Masters/VHDL System Design Lab/submit/rcs2/control.vhd" into library work
Parsing VHDL file "D:/Masters/VHDL System Design Lab/submit/rcs2/roundcounter.vhd" into library work
Parsing VHDL file "D:/Masters/VHDL System Design Lab/submit/rcs2/mux2x1.vhd" into library work
Parsing VHDL file "D:/Masters/VHDL System Design Lab/submit/rcs2/keygen.vhd" into library work
Parsing VHDL file "D:/Masters/VHDL System Design Lab/submit/rcs2/clockedround.vhd" into library work
Parsing VHDL file "D:/Masters/VHDL System Design Lab/submit/rcs2/idea_rcs2.vhd" into library work
Parsing VHDL file "D:/Masters/VHDL System Design Lab/submit/rcs2/tb_idea_rcs2.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity control [control_default]
Compiling architecture behavioral of entity mux4x1 [mux4x1_default]
Compiling architecture behavioral of entity reg_16bit [reg_16bit_default]
Compiling architecture behavioral of entity mulop [mulop_default]
Compiling architecture behavioral of entity addop [addop_default]
Compiling architecture behavioral of entity xorop [xorop_default]
Compiling architecture behavioral of entity datapath [datapath_default]
Compiling architecture structural of entity clockedround [clockedround_default]
Compiling architecture behavioral of entity roundcounter [roundcounter_default]
Compiling architecture behavioral of entity keygen [keygen_default]
Compiling architecture behavioral of entity mux2x1 [mux2x1_default]
Compiling architecture structural of entity idea_rcs2 [idea_rcs2_default]
Compiling architecture behavior of entity tb_idea_rcs2
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 29 VHDL Units
Built simulation executable D:/Masters/VHDL System Design Lab/submit/rcs2/tb_idea_rcs2_isim_beh.exe
Fuse Memory Usage: 34908 KB
Fuse CPU Usage: 359 ms
