m255
K4
z2
!s11e MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/mostafa/Downloads/New folder
<<<<<<< HEAD
Z1 dC:/Users/dell/Computer-Architecture-Project/RTL Code
Z2 DEx4 work 16 tri_state_buffer 0 22 fQNQfL8j^llT4=T4Q]lNU1
l14
L13
Z3 VDcT20TK=jdI;CT?6@::6j1
Z4 !s100 ?H6LY[i0VmB`6YGa1bL900
Z5 !s110 1640039803
32
Z6 !s108 1640039803.000000
!i10b 1
Z7 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:\Users\dell\Computer-Architecture-Project\RTL Code\basic_components\register.vhd|
Z8 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|E:/CMP3/Computer Archeticture/Project/Computer-Architecture-Project/RTL Code/basic_components/tri-state_buffer.vhd|
Z9 !s107 E:/CMP3/Computer Archeticture/Project/Computer-Architecture-Project/RTL Code/basic_components/tri-state_buffer.vhd|
Z10 =======
R2
!i122 79
l14
L13 6
R3
R4
Z11 OV;C;2020.1;71
32
R5
!i10b 1
R6
Z12 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:\Users\dell\Computer-Architecture-Project\RTL Code\basic_components\tri-state_buffer.vhd|
Z13 !s107 C:\Users\dell\Computer-Architecture-Project\RTL Code\basic_components\tri-state_buffer.vhd|
<<<<<<< HEAD
R6
!i10b 1
R7
R8
R9
R10
R5
!i10b 1
R6
R12
R13
R0
<<<<<<< HEAD
Z14 8C:\Users\dell\Computer-Architecture-Project\RTL Code\basic_components\register.vhd
Z15 8E:/CMP3/Computer Archeticture/Project/Computer-Architecture-Project/RTL Code/basic_components/tri-state_buffer.vhd
Z16 FE:/CMP3/Computer Archeticture/Project/Computer-Architecture-Project/RTL Code/basic_components/tri-state_buffer.vhd
R10
8C:\Users\dell\Computer-Architecture-Project\RTL Code\basic_components\tri-state_buffer.vhd
FC:\Users\dell\Computer-Architecture-Project\RTL Code\basic_components\tri-state_buffer.vhd
R0
<<<<<<< HEAD
Z17 tExplicit 1 CvgOpt 0
R10
R0
<<<<<<< HEAD
Z18 OV;C;10.5b;63
32
!s110 1640036517
!i10b 1
!s108 1640036517.000000
Z19 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|E:/CMP3/Computer Archeticture/Project/Computer-Architecture-Project/RTL Code/basic_components/register.vhd|
Z20 !s107 E:/CMP3/Computer Archeticture/Project/Computer-Architecture-Project/RTL Code/basic_components/register.vhd|
R10
R11
32
R5
!i10b 1
R6
R7
!s107 C:\Users\dell\Computer-Architecture-Project\RTL Code\basic_components\register.vhd|
R0
<<<<<<< HEAD
Z21 w1639950917
Z22 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z23 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z24 dE:/CMP3/Computer Archeticture/Project/Computer-Architecture-Project/RTL Code
Z25 8E:/CMP3/Computer Archeticture/Project/Computer-Architecture-Project/RTL Code/basic_components/register.vhd
Z26 FE:/CMP3/Computer Archeticture/Project/Computer-Architecture-Project/RTL Code/basic_components/register.vhd
R10
w1639479463
R22
Z27 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 78
R1
R14
FC:\Users\dell\Computer-Architecture-Project\RTL Code\basic_components\register.vhd
>>>>>>> 9d628b7d17870d5641b77121de023679f4130d9b
!i113 1
Z28 o-work work -2002 -explicit
Z29 w1640035237
R0
>>>>>>> 9d628b7d17870d5641b77121de023679f4130d9b
!i113 1
R28
R29
R0
Atri_state_buffer
R27
>>>>>>> 9d628b7d17870d5641b77121de023679f4130d9b
l0
L4 1
Z30 VfQNQfL8j^llT4=T4Q]lNU1
Z31 !s100 WhhP@^?a_DmYYE6VePT1h1
R5
32
R0
>>>>>>> 9d628b7d17870d5641b77121de023679f4130d9b
R0
>>>>>>> 9d628b7d17870d5641b77121de023679f4130d9b
!i113 1
R28
R17
R0
Adff_register
R27
R1
Z32 DEx4 work 12 dff_register 0 22 Y;3ILc6QLJXG@GiEO6<P31
!i122 78
l14
L13 11
Z33 V^DLNo`[=>X<P[4eK2Ai<j0
Z34 !s100 I2nYoFLV4Dd0]0?fb`eG>0
R5
32
R6
!i10b 1
R7
R19
R20
!i113 1
R28
>>>>>>> 9d628b7d17870d5641b77121de023679f4130d9b
l0
L4 1
Z35 VY;3ILc6QLJXG@GiEO6<P31
Z36 !s100 NdCzL7<C46=1bBJd?2ImN0
R0
Econtrol_unit
Z37 w1640086263
Z38 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
R22
R23
R24
Z39 8E:/CMP3/Computer Archeticture/Project/Computer-Architecture-Project/RTL Code/control_unit.vhd
Z40 FE:/CMP3/Computer Archeticture/Project/Computer-Architecture-Project/RTL Code/control_unit.vhd
l0
L5
VNS@_ODTlLP`IVFFfMlFBO3
!s100 SlRWzTmFVYUjFO;XCGhl60
R18
32
Z41 !s110 1640086268
!i10b 1
Z42 !s108 1640086268.000000
Z43 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|E:/CMP3/Computer Archeticture/Project/Computer-Architecture-Project/RTL Code/control_unit.vhd|
Z44 !s107 E:/CMP3/Computer Archeticture/Project/Computer-Architecture-Project/RTL Code/control_unit.vhd|
!i113 1
R28
R17
Acontrolunit
R38
R22
R23
DEx4 work 12 control_unit 0 22 NS@_ODTlLP`IVFFfMlFBO3
l74
L47
VXIZlk6oCKm64Y3f?V?5Wa2
!s100 XGWRCAo>6BcBZH74Z:40A2
R18
32
R41
!i10b 1
R42
R43
R44
!i113 1
R28
R17
Edff_register
R21
R22
R23
R24
R25
R26
l0
L4
R35
R36
R18
32
R41
!i10b 1
R42
R19
R20
!i113 1
R28
R17
Adff_register
R22
R23
R32
l14
L13
R33
R34
R18
32
R41
!i10b 1
R42
R19
R20
!i113 1
R28
R17
Eio_port
R29
R22
R27
!i122 80
R1
Z45 8C:\Users\dell\Computer-Architecture-Project\RTL Code\memory_stage\InputOutputPort.vhd
Z46 FC:\Users\dell\Computer-Architecture-Project\RTL Code\memory_stage\InputOutputPort.vhd
l0
L4 1
VXU`8DR=Fh6;TSdA<M@:Z82
!s100 Fd03LeVH^Vn4l5;k9`Tlg3
R11
32
R5
!i10b 1
R6
Z47 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:\Users\dell\Computer-Architecture-Project\RTL Code\memory_stage\InputOutputPort.vhd|
Z48 !s107 C:\Users\dell\Computer-Architecture-Project\RTL Code\memory_stage\InputOutputPort.vhd|
!i113 1
R44
R28
Aa_io_port
R22
R27
DEx4 work 7 io_port 0 22 XU`8DR=Fh6;TSdA<M@:Z82
!i122 80
l16
L12 14
V>Kae6mM^:?1zQNg77gn4M3
!s100 2K?inG6HJ^<Y0:M3H`^Q;3
R11
32
R5
!i10b 1
R6
R47
R48
!i113 1
R44
R28
Eio_port_testbench
Z49 w1640039792
R22
R27
!i122 81
R1
Z50 8C:/Users/dell/Computer-Architecture-Project/RTL Code/testbenches/io_port_testbench.vhd
Z51 FC:/Users/dell/Computer-Architecture-Project/RTL Code/testbenches/io_port_testbench.vhd
l0
L4 1
VNWg?bmk<R3gVi30=JNPaa0
!s100 <T9Qo=AUcRaD:DO7VLBj71
R11
32
R5
!i10b 1
R6
Z52 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/dell/Computer-Architecture-Project/RTL Code/testbenches/io_port_testbench.vhd|
Z53 !s107 C:/Users/dell/Computer-Architecture-Project/RTL Code/testbenches/io_port_testbench.vhd|
!i113 1
R44
R28
Aa_io_port_testbench
R22
R27
DEx4 work 17 io_port_testbench 0 22 NWg?bmk<R3gVi30=JNPaa0
!i122 81
l19
L7 46
Vf>;Pe5NmGZb>AKRZ`V8;i0
!s100 cN3646U:GYWj=Ah]N8gH_2
R11
32
R5
!i10b 1
R6
R52
R53
!i113 1
R44
R28
Etri_state_buffer
R21
R22
R23
R24
R15
R16
l0
L4
R30
R31
R18
32
R41
!i10b 1
R42
R8
R9
!i113 1
R28
R17
Atri_state_buffer
R22
R23
R2
l14
L13
R3
R4
R18
32
R41
!i10b 1
R42
R8
R9
!i113 1
R28
R17
