<stg><name>example_Block__proc</name>


<trans_list>

<trans id="158" from="1" to="2">
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="3" op_3_bw="1" op_4_bw="32" op_5_bw="256" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0">
<![CDATA[
newFuncRoot:0  call void (...)* @_ssdm_op_SpecInterface(i12* %mlx2sbu_V_user_V, i3* %mlx2sbu_V_id_V, i1* %mlx2sbu_V_last_V, i32* %mlx2sbu_V_keep_V, i256* %mlx2sbu_V_data_V, [5 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="3" op_3_bw="1" op_4_bw="32" op_5_bw="256" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0">
<![CDATA[
newFuncRoot:1  call void (...)* @_ssdm_op_SpecInterface(i12* %sbu2mlx_V_user_V, i3* %sbu2mlx_V_id_V, i1* %sbu2mlx_V_last_V, i32* %sbu2mlx_V_keep_V, i256* %sbu2mlx_V_data_V, [5 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="3" op_3_bw="1" op_4_bw="32" op_5_bw="256" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0">
<![CDATA[
newFuncRoot:2  call void (...)* @_ssdm_op_SpecInterface(i12* %sbu2prt_cx_V_user_V, i3* %sbu2prt_cx_V_id_V, i1* %sbu2prt_cx_V_last_V, i32* %sbu2prt_cx_V_keep_V, i256* %sbu2prt_cx_V_data_V, [5 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="3" op_3_bw="1" op_4_bw="32" op_5_bw="256" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0">
<![CDATA[
newFuncRoot:3  call void (...)* @_ssdm_op_SpecInterface(i12* %sbu2prt_nw_V_user_V, i3* %sbu2prt_nw_V_id_V, i1* %sbu2prt_nw_V_last_V, i32* %sbu2prt_nw_V_keep_V, i256* %sbu2prt_nw_V_data_V, [5 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="3" op_3_bw="1" op_4_bw="32" op_5_bw="256" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0">
<![CDATA[
newFuncRoot:4  call void (...)* @_ssdm_op_SpecInterface(i12* %prt_cx2sbu_V_user_V, i3* %prt_cx2sbu_V_id_V, i1* %prt_cx2sbu_V_last_V, i32* %prt_cx2sbu_V_keep_V, i256* %prt_cx2sbu_V_data_V, [5 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="3" op_3_bw="1" op_4_bw="32" op_5_bw="256" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0">
<![CDATA[
newFuncRoot:5  call void (...)* @_ssdm_op_SpecInterface(i12* %prt_nw2sbu_V_user_V, i3* %prt_nw2sbu_V_id_V, i1* %prt_nw2sbu_V_last_V, i32* %prt_nw2sbu_V_keep_V, i256* %prt_nw2sbu_V_data_V, [5 x i8]* @p_str4, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="2" op_0_bw="2">
<![CDATA[
newFuncRoot:6  %DetectState_load = load i2* @DetectState, align 1

]]></node>
<StgValue><ssdm name="DetectState_load"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="1" op_0_bw="1">
<![CDATA[
newFuncRoot:7  %reply_load = load i1* @reply, align 1

]]></node>
<StgValue><ssdm name="reply_load"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="256" op_0_bw="256">
<![CDATA[
newFuncRoot:8  %tmp_data_V = load i256* @prev_buff_data_V, align 16

]]></node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:9  %tmp_keep_V = load i32* @prev_buff_keep_V, align 4

]]></node>
<StgValue><ssdm name="tmp_keep_V"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="1" op_0_bw="1">
<![CDATA[
newFuncRoot:10  %tmp_last_V = load i1* @prev_buff_last_V, align 1

]]></node>
<StgValue><ssdm name="tmp_last_V"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="3" op_0_bw="3">
<![CDATA[
newFuncRoot:11  %tmp_id_V = load i3* @prev_buff_id_V, align 1

]]></node>
<StgValue><ssdm name="tmp_id_V"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="12" op_0_bw="12">
<![CDATA[
newFuncRoot:12  %tmp_user_V = load i12* @prev_buff_user_V, align 2

]]></node>
<StgValue><ssdm name="tmp_user_V"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0" op_8_bw="2" op_9_bw="0">
<![CDATA[
newFuncRoot:13  switch i2 %DetectState_load, label %axi_stream_pass.exit29 [
    i2 0, label %0
    i2 1, label %1
    i2 -2, label %2
    i2 -1, label %3
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp><literal name="DetectState_load" val="3"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %reply_load, label %11, label %12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="reply_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="256" op_7_bw="32" op_8_bw="1" op_9_bw="3" op_10_bw="12">
<![CDATA[
:0  call void @_ssdm_op_Write.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %sbu2prt_cx_V_data_V, i32* %sbu2prt_cx_V_keep_V, i1* %sbu2prt_cx_V_last_V, i3* %sbu2prt_cx_V_id_V, i12* %sbu2prt_cx_V_user_V, i256 %tmp_data_V, i32 %tmp_keep_V, i1 %tmp_last_V, i3 %tmp_id_V, i12 %tmp_user_V)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="reply_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="reply_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="256" op_7_bw="32" op_8_bw="1" op_9_bw="3" op_10_bw="12">
<![CDATA[
:0  call void @_ssdm_op_Write.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %sbu2prt_nw_V_data_V, i32* %sbu2prt_nw_V_keep_V, i1* %sbu2prt_nw_V_last_V, i3* %sbu2prt_nw_V_id_V, i12* %sbu2prt_nw_V_user_V, i256 %tmp_data_V, i32 %tmp_keep_V, i1 %tmp_last_V, i3 %tmp_id_V, i12 %tmp_user_V)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="reply_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp><literal name="DetectState_load" val="3"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %axi_stream_pass.exit29

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="DetectState_load" val="2"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="32">
<![CDATA[
:0  %tmp_2 = call i1 @_ssdm_op_NbReadReq.axis.i256P.i32P.i1P.i3P.i12P(i256* %prt_nw2sbu_V_data_V, i32* %prt_nw2sbu_V_keep_V, i1* %prt_nw2sbu_V_last_V, i3* %prt_nw2sbu_V_id_V, i12* %prt_nw2sbu_V_user_V, i32 1)

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="DetectState_load" val="2"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_2, label %10, label %axi_stream_pass.exit29

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="304" op_0_bw="304" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12">
<![CDATA[
:0  %empty_20 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %prt_nw2sbu_V_data_V, i32* %prt_nw2sbu_V_keep_V, i1* %prt_nw2sbu_V_last_V, i3* %prt_nw2sbu_V_id_V, i12* %prt_nw2sbu_V_user_V)

]]></node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="256" op_0_bw="304">
<![CDATA[
:1  %tmp_data_V_8 = extractvalue { i256, i32, i1, i3, i12 } %empty_20, 0

]]></node>
<StgValue><ssdm name="tmp_data_V_8"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="304">
<![CDATA[
:2  %tmp_keep_V_8 = extractvalue { i256, i32, i1, i3, i12 } %empty_20, 1

]]></node>
<StgValue><ssdm name="tmp_keep_V_8"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="1" op_0_bw="304">
<![CDATA[
:3  %tmp_last_V_8 = extractvalue { i256, i32, i1, i3, i12 } %empty_20, 2

]]></node>
<StgValue><ssdm name="tmp_last_V_8"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="3" op_0_bw="304">
<![CDATA[
:4  %tmp_id_V_8 = extractvalue { i256, i32, i1, i3, i12 } %empty_20, 3

]]></node>
<StgValue><ssdm name="tmp_id_V_8"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="12" op_0_bw="304">
<![CDATA[
:5  %tmp_user_V_8 = extractvalue { i256, i32, i1, i3, i12 } %empty_20, 4

]]></node>
<StgValue><ssdm name="tmp_user_V_8"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %reply_load, label %19, label %20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="reply_load" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="256" op_7_bw="32" op_8_bw="1" op_9_bw="3" op_10_bw="12">
<![CDATA[
:0  call void @_ssdm_op_Write.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %sbu2prt_cx_V_data_V, i32* %sbu2prt_cx_V_keep_V, i1* %sbu2prt_cx_V_last_V, i3* %sbu2prt_cx_V_id_V, i12* %sbu2prt_cx_V_user_V, i256 %tmp_data_V, i32 %tmp_keep_V, i1 %tmp_last_V, i3 %tmp_id_V, i12 %tmp_user_V)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="reply_load" val="0"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %27

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="reply_load" val="1"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="256" op_7_bw="32" op_8_bw="1" op_9_bw="3" op_10_bw="12">
<![CDATA[
:0  call void @_ssdm_op_Write.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %sbu2prt_nw_V_data_V, i32* %sbu2prt_nw_V_keep_V, i1* %sbu2prt_nw_V_last_V, i3* %sbu2prt_nw_V_id_V, i12* %sbu2prt_nw_V_user_V, i256 %tmp_data_V, i32 %tmp_keep_V, i1 %tmp_last_V, i3 %tmp_id_V, i12 %tmp_user_V)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="reply_load" val="1"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %27

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:0  %p_s = select i1 %tmp_last_V_8, i2 -1, i2 -2

]]></node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %axi_stream_pass.exit29

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="32">
<![CDATA[
:0  %tmp_1 = call i1 @_ssdm_op_NbReadReq.axis.i256P.i32P.i1P.i3P.i12P(i256* %prt_nw2sbu_V_data_V, i32* %prt_nw2sbu_V_keep_V, i1* %prt_nw2sbu_V_last_V, i3* %prt_nw2sbu_V_id_V, i12* %prt_nw2sbu_V_user_V, i32 1)

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_1, label %9, label %axi_stream_pass.exit29

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="304" op_0_bw="304" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12">
<![CDATA[
:0  %empty_19 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %prt_nw2sbu_V_data_V, i32* %prt_nw2sbu_V_keep_V, i1* %prt_nw2sbu_V_last_V, i3* %prt_nw2sbu_V_id_V, i12* %prt_nw2sbu_V_user_V)

]]></node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="256" op_0_bw="304">
<![CDATA[
:1  %tmp_data_V_7 = extractvalue { i256, i32, i1, i3, i12 } %empty_19, 0

]]></node>
<StgValue><ssdm name="tmp_data_V_7"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="32" op_0_bw="304">
<![CDATA[
:2  %tmp_keep_V_7 = extractvalue { i256, i32, i1, i3, i12 } %empty_19, 1

]]></node>
<StgValue><ssdm name="tmp_keep_V_7"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="1" op_0_bw="304">
<![CDATA[
:3  %tmp_last_V_7 = extractvalue { i256, i32, i1, i3, i12 } %empty_19, 2

]]></node>
<StgValue><ssdm name="tmp_last_V_7"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="3" op_0_bw="304">
<![CDATA[
:4  %tmp_id_V_7 = extractvalue { i256, i32, i1, i3, i12 } %empty_19, 3

]]></node>
<StgValue><ssdm name="tmp_id_V_7"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="12" op_0_bw="304">
<![CDATA[
:5  %tmp_user_V_7 = extractvalue { i256, i32, i1, i3, i12 } %empty_19, 4

]]></node>
<StgValue><ssdm name="tmp_user_V_7"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="16" op_3_bw="32" op_4_bw="32">
<![CDATA[
:6  %p_Result_11 = call i256 @llvm.part.set.i256.i16(i256 %tmp_data_V_7, i16 0, i32 176, i32 191)

]]></node>
<StgValue><ssdm name="p_Result_11"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="16" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  %p_Result_12 = call i256 @llvm.part.set.i256.i16(i256 %p_Result_11, i16 259, i32 240, i32 255)

]]></node>
<StgValue><ssdm name="p_Result_12"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="256" op_7_bw="32" op_8_bw="1" op_9_bw="3" op_10_bw="12">
<![CDATA[
:8  call void @_ssdm_op_Write.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %sbu2prt_nw_V_data_V, i32* %sbu2prt_nw_V_keep_V, i1* %sbu2prt_nw_V_last_V, i3* %sbu2prt_nw_V_id_V, i12* %sbu2prt_nw_V_user_V, i256 %tmp_data_V, i32 %tmp_keep_V, i1 %tmp_last_V, i3 %tmp_id_V, i12 %tmp_user_V)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:9  %storemerge_i1 = select i1 %tmp_last_V_7, i2 -1, i2 -2

]]></node>
<StgValue><ssdm name="storemerge_i1"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %axi_stream_pass.exit29

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="32">
<![CDATA[
:0  %tmp = call i1 @_ssdm_op_NbReadReq.axis.i256P.i32P.i1P.i3P.i12P(i256* %prt_nw2sbu_V_data_V, i32* %prt_nw2sbu_V_keep_V, i1* %prt_nw2sbu_V_last_V, i3* %prt_nw2sbu_V_id_V, i12* %prt_nw2sbu_V_user_V, i32 1)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp, label %8, label %axi_stream_pass.exit29

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="304" op_0_bw="304" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12">
<![CDATA[
:0  %empty = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %prt_nw2sbu_V_data_V, i32* %prt_nw2sbu_V_keep_V, i1* %prt_nw2sbu_V_last_V, i3* %prt_nw2sbu_V_id_V, i12* %prt_nw2sbu_V_user_V)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="256" op_0_bw="304">
<![CDATA[
:1  %tmp_data_V_6 = extractvalue { i256, i32, i1, i3, i12 } %empty, 0

]]></node>
<StgValue><ssdm name="tmp_data_V_6"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="32" op_0_bw="304">
<![CDATA[
:2  %tmp_keep_V_6 = extractvalue { i256, i32, i1, i3, i12 } %empty, 1

]]></node>
<StgValue><ssdm name="tmp_keep_V_6"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="1" op_0_bw="304">
<![CDATA[
:3  %tmp_last_V_6 = extractvalue { i256, i32, i1, i3, i12 } %empty, 2

]]></node>
<StgValue><ssdm name="tmp_last_V_6"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="3" op_0_bw="304">
<![CDATA[
:4  %tmp_id_V_6 = extractvalue { i256, i32, i1, i3, i12 } %empty, 3

]]></node>
<StgValue><ssdm name="tmp_id_V_6"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="12" op_0_bw="304">
<![CDATA[
:5  %tmp_user_V_6 = extractvalue { i256, i32, i1, i3, i12 } %empty, 4

]]></node>
<StgValue><ssdm name="tmp_user_V_6"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %p_Result_s = call i16 @_ssdm_op_PartSelect.i16.i256.i32.i32(i256 %tmp_data_V_6, i32 144, i32 159)

]]></node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %tmp_5 = icmp eq i16 %p_Result_s, 2048

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_5, label %18, label %._crit_edge130.i17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_3 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V_6, i32 64, i32 71)

]]></node>
<StgValue><ssdm name="p_Result_3"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %tmp_s = icmp eq i8 %p_Result_3, 17

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_s, label %26, label %._crit_edge130.i17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge130.i17:0  br label %axi_stream_pass.exit29

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %p_Result_15 = call i256 @llvm.part.set.i256.i32(i256 %tmp_data_V_6, i32 -1062731518, i32 16, i32 47)

]]></node>
<StgValue><ssdm name="p_Result_15"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="96" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %p_Result_16 = call i256 @_ssdm_op_PartSet.i256.i256.i96.i32.i32(i256 %p_Result_15, i96 11308328290305249705890216434, i32 160, i32 255)

]]></node>
<StgValue><ssdm name="p_Result_16"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %axi_stream_pass.exit29

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1">
<![CDATA[
axi_stream_pass.exit29:0  %DetectState_flag = phi i1 [ false, %newFuncRoot ], [ true, %21 ], [ false, %2 ], [ true, %9 ], [ false, %1 ], [ false, %0 ], [ true, %._crit_edge130.i17 ], [ true, %26 ], [ %tmp_last_V_8, %27 ]

]]></node>
<StgValue><ssdm name="DetectState_flag"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1">
<![CDATA[
axi_stream_pass.exit29:1  %reply_flag_1 = phi i1 [ false, %newFuncRoot ], [ true, %21 ], [ false, %2 ], [ false, %9 ], [ false, %1 ], [ false, %0 ], [ false, %._crit_edge130.i17 ], [ true, %26 ], [ false, %27 ]

]]></node>
<StgValue><ssdm name="reply_flag_1"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1">
<![CDATA[
axi_stream_pass.exit29:2  %reply_loc_1 = phi i1 [ %reply_load, %newFuncRoot ], [ false, %21 ], [ %reply_load, %2 ], [ %reply_load, %9 ], [ %reply_load, %1 ], [ %reply_load, %0 ], [ %reply_load, %._crit_edge130.i17 ], [ true, %26 ], [ %reply_load, %27 ]

]]></node>
<StgValue><ssdm name="reply_loc_1"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1">
<![CDATA[
axi_stream_pass.exit29:3  %prev_buff_data_V_flag = phi i1 [ false, %newFuncRoot ], [ false, %21 ], [ false, %2 ], [ true, %9 ], [ false, %1 ], [ false, %0 ], [ true, %._crit_edge130.i17 ], [ true, %26 ], [ true, %27 ]

]]></node>
<StgValue><ssdm name="prev_buff_data_V_flag"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="256" op_0_bw="256" op_1_bw="0" op_2_bw="256" op_3_bw="0" op_4_bw="256" op_5_bw="0" op_6_bw="256" op_7_bw="0" op_8_bw="256">
<![CDATA[
axi_stream_pass.exit29:4  %tmp_data_V_4 = phi i256 [ %tmp_data_V, %newFuncRoot ], [ %tmp_data_V, %21 ], [ %tmp_data_V, %2 ], [ %p_Result_12, %9 ], [ %tmp_data_V, %1 ], [ %tmp_data_V, %0 ], [ %tmp_data_V_6, %._crit_edge130.i17 ], [ %p_Result_16, %26 ], [ %tmp_data_V_8, %27 ]

]]></node>
<StgValue><ssdm name="tmp_data_V_4"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32">
<![CDATA[
axi_stream_pass.exit29:5  %tmp_keep_V_4 = phi i32 [ %tmp_keep_V, %newFuncRoot ], [ %tmp_keep_V, %21 ], [ %tmp_keep_V, %2 ], [ %tmp_keep_V_7, %9 ], [ %tmp_keep_V, %1 ], [ %tmp_keep_V, %0 ], [ %tmp_keep_V_6, %._crit_edge130.i17 ], [ %tmp_keep_V_6, %26 ], [ %tmp_keep_V_8, %27 ]

]]></node>
<StgValue><ssdm name="tmp_keep_V_4"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1">
<![CDATA[
axi_stream_pass.exit29:6  %tmp_last_V_4 = phi i1 [ %tmp_last_V, %newFuncRoot ], [ %tmp_last_V, %21 ], [ %tmp_last_V, %2 ], [ %tmp_last_V_7, %9 ], [ %tmp_last_V, %1 ], [ %tmp_last_V, %0 ], [ %tmp_last_V_6, %._crit_edge130.i17 ], [ %tmp_last_V_6, %26 ], [ %tmp_last_V_8, %27 ]

]]></node>
<StgValue><ssdm name="tmp_last_V_4"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3">
<![CDATA[
axi_stream_pass.exit29:7  %tmp_id_V_4 = phi i3 [ %tmp_id_V, %newFuncRoot ], [ %tmp_id_V, %21 ], [ %tmp_id_V, %2 ], [ %tmp_id_V_7, %9 ], [ %tmp_id_V, %1 ], [ %tmp_id_V, %0 ], [ %tmp_id_V_6, %._crit_edge130.i17 ], [ %tmp_id_V_6, %26 ], [ %tmp_id_V_8, %27 ]

]]></node>
<StgValue><ssdm name="tmp_id_V_4"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0" op_4_bw="12" op_5_bw="0" op_6_bw="12" op_7_bw="0" op_8_bw="12">
<![CDATA[
axi_stream_pass.exit29:8  %tmp_user_V_4 = phi i12 [ %tmp_user_V, %newFuncRoot ], [ %tmp_user_V, %21 ], [ %tmp_user_V, %2 ], [ %tmp_user_V_7, %9 ], [ %tmp_user_V, %1 ], [ %tmp_user_V, %0 ], [ %tmp_user_V_6, %._crit_edge130.i17 ], [ %tmp_user_V_6, %26 ], [ %tmp_user_V_8, %27 ]

]]></node>
<StgValue><ssdm name="tmp_user_V_4"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0" op_8_bw="2">
<![CDATA[
axi_stream_pass.exit29:9  %DetectState_load_1 = phi i2 [ %DetectState_load, %newFuncRoot ], [ 0, %21 ], [ -2, %2 ], [ %storemerge_i1, %9 ], [ 1, %1 ], [ 0, %0 ], [ -2, %._crit_edge130.i17 ], [ 1, %26 ], [ %p_s, %27 ]

]]></node>
<StgValue><ssdm name="DetectState_load_1"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0" op_8_bw="2" op_9_bw="0">
<![CDATA[
axi_stream_pass.exit29:10  switch i2 %DetectState_load_1, label %axi_stream_pass.exit28 [
    i2 0, label %4
    i2 1, label %5
    i2 -2, label %6
    i2 -1, label %7
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="DetectState_load_1" val="3"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %reply_loc_1, label %16, label %17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="DetectState_load_1" val="3"/>
<literal name="reply_loc_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="256" op_7_bw="32" op_8_bw="1" op_9_bw="3" op_10_bw="12">
<![CDATA[
:0  call void @_ssdm_op_Write.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %sbu2prt_nw_V_data_V, i32* %sbu2prt_nw_V_keep_V, i1* %sbu2prt_nw_V_last_V, i3* %sbu2prt_nw_V_id_V, i12* %sbu2prt_nw_V_user_V, i256 %tmp_data_V_4, i32 %tmp_keep_V_4, i1 %tmp_last_V_4, i3 %tmp_id_V_4, i12 %tmp_user_V_4)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp><literal name="DetectState_load_1" val="3"/>
<literal name="reply_loc_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %25

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="DetectState_load_1" val="3"/>
<literal name="reply_loc_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="256" op_7_bw="32" op_8_bw="1" op_9_bw="3" op_10_bw="12">
<![CDATA[
:0  call void @_ssdm_op_Write.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %sbu2prt_cx_V_data_V, i32* %sbu2prt_cx_V_keep_V, i1* %sbu2prt_cx_V_last_V, i3* %sbu2prt_cx_V_id_V, i12* %sbu2prt_cx_V_user_V, i256 %tmp_data_V_4, i32 %tmp_keep_V_4, i1 %tmp_last_V_4, i3 %tmp_id_V_4, i12 %tmp_user_V_4)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="DetectState_load_1" val="3"/>
<literal name="reply_loc_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %25

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="DetectState_load_1" val="3"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %axi_stream_pass.exit28

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="DetectState_load_1" val="2"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="32">
<![CDATA[
:0  %tmp_6 = call i1 @_ssdm_op_NbReadReq.axis.i256P.i32P.i1P.i3P.i12P(i256* %prt_cx2sbu_V_data_V, i32* %prt_cx2sbu_V_keep_V, i1* %prt_cx2sbu_V_last_V, i3* %prt_cx2sbu_V_id_V, i12* %prt_cx2sbu_V_user_V, i32 1)

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="DetectState_load_1" val="2"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_6, label %15, label %axi_stream_pass.exit28

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="DetectState_load_1" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="304" op_0_bw="304" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12">
<![CDATA[
:0  %empty_23 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %prt_cx2sbu_V_data_V, i32* %prt_cx2sbu_V_keep_V, i1* %prt_cx2sbu_V_last_V, i3* %prt_cx2sbu_V_id_V, i12* %prt_cx2sbu_V_user_V)

]]></node>
<StgValue><ssdm name="empty_23"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="DetectState_load_1" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="256" op_0_bw="304">
<![CDATA[
:1  %tmp_data_V_11 = extractvalue { i256, i32, i1, i3, i12 } %empty_23, 0

]]></node>
<StgValue><ssdm name="tmp_data_V_11"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="DetectState_load_1" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="304">
<![CDATA[
:2  %tmp_keep_V_11 = extractvalue { i256, i32, i1, i3, i12 } %empty_23, 1

]]></node>
<StgValue><ssdm name="tmp_keep_V_11"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="DetectState_load_1" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="1" op_0_bw="304">
<![CDATA[
:3  %tmp_last_V_11 = extractvalue { i256, i32, i1, i3, i12 } %empty_23, 2

]]></node>
<StgValue><ssdm name="tmp_last_V_11"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="DetectState_load_1" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="3" op_0_bw="304">
<![CDATA[
:4  %tmp_id_V_11 = extractvalue { i256, i32, i1, i3, i12 } %empty_23, 3

]]></node>
<StgValue><ssdm name="tmp_id_V_11"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="DetectState_load_1" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="12" op_0_bw="304">
<![CDATA[
:5  %tmp_user_V_11 = extractvalue { i256, i32, i1, i3, i12 } %empty_23, 4

]]></node>
<StgValue><ssdm name="tmp_user_V_11"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="DetectState_load_1" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %reply_loc_1, label %23, label %24

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="DetectState_load_1" val="2"/>
<literal name="reply_loc_1" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="256" op_7_bw="32" op_8_bw="1" op_9_bw="3" op_10_bw="12">
<![CDATA[
:0  call void @_ssdm_op_Write.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %sbu2prt_nw_V_data_V, i32* %sbu2prt_nw_V_keep_V, i1* %sbu2prt_nw_V_last_V, i3* %sbu2prt_nw_V_id_V, i12* %sbu2prt_nw_V_user_V, i256 %tmp_data_V_4, i32 %tmp_keep_V_4, i1 %tmp_last_V_4, i3 %tmp_id_V_4, i12 %tmp_user_V_4)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="DetectState_load_1" val="2"/>
<literal name="reply_loc_1" val="0"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge134.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="DetectState_load_1" val="2"/>
<literal name="reply_loc_1" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="256" op_7_bw="32" op_8_bw="1" op_9_bw="3" op_10_bw="12">
<![CDATA[
:0  call void @_ssdm_op_Write.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %sbu2prt_cx_V_data_V, i32* %sbu2prt_cx_V_keep_V, i1* %sbu2prt_cx_V_last_V, i3* %sbu2prt_cx_V_id_V, i12* %sbu2prt_cx_V_user_V, i256 %tmp_data_V_4, i32 %tmp_keep_V_4, i1 %tmp_last_V_4, i3 %tmp_id_V_4, i12 %tmp_user_V_4)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="DetectState_load_1" val="2"/>
<literal name="reply_loc_1" val="1"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge134.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="DetectState_load_1" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge134.i:0  %p_DetectState_flag = or i1 %tmp_last_V_11, %DetectState_flag

]]></node>
<StgValue><ssdm name="p_DetectState_flag"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="DetectState_load_1" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge134.i:1  %p_DetectState_load_1 = select i1 %tmp_last_V_11, i2 -1, i2 -2

]]></node>
<StgValue><ssdm name="p_DetectState_load_1"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp><literal name="DetectState_load_1" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge134.i:2  br label %axi_stream_pass.exit28

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="DetectState_load_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="32">
<![CDATA[
:0  %tmp_4 = call i1 @_ssdm_op_NbReadReq.axis.i256P.i32P.i1P.i3P.i12P(i256* %prt_cx2sbu_V_data_V, i32* %prt_cx2sbu_V_keep_V, i1* %prt_cx2sbu_V_last_V, i3* %prt_cx2sbu_V_id_V, i12* %prt_cx2sbu_V_user_V, i32 1)

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="DetectState_load_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_4, label %14, label %axi_stream_pass.exit28

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="DetectState_load_1" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="304" op_0_bw="304" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12">
<![CDATA[
:0  %empty_22 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %prt_cx2sbu_V_data_V, i32* %prt_cx2sbu_V_keep_V, i1* %prt_cx2sbu_V_last_V, i3* %prt_cx2sbu_V_id_V, i12* %prt_cx2sbu_V_user_V)

]]></node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="DetectState_load_1" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="256" op_0_bw="304">
<![CDATA[
:1  %tmp_data_V_10 = extractvalue { i256, i32, i1, i3, i12 } %empty_22, 0

]]></node>
<StgValue><ssdm name="tmp_data_V_10"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="DetectState_load_1" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="32" op_0_bw="304">
<![CDATA[
:2  %tmp_keep_V_10 = extractvalue { i256, i32, i1, i3, i12 } %empty_22, 1

]]></node>
<StgValue><ssdm name="tmp_keep_V_10"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="DetectState_load_1" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="170" bw="1" op_0_bw="304">
<![CDATA[
:3  %tmp_last_V_10 = extractvalue { i256, i32, i1, i3, i12 } %empty_22, 2

]]></node>
<StgValue><ssdm name="tmp_last_V_10"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="DetectState_load_1" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="3" op_0_bw="304">
<![CDATA[
:4  %tmp_id_V_10 = extractvalue { i256, i32, i1, i3, i12 } %empty_22, 3

]]></node>
<StgValue><ssdm name="tmp_id_V_10"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="DetectState_load_1" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="12" op_0_bw="304">
<![CDATA[
:5  %tmp_user_V_10 = extractvalue { i256, i32, i1, i3, i12 } %empty_22, 4

]]></node>
<StgValue><ssdm name="tmp_user_V_10"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="DetectState_load_1" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="16" op_3_bw="32" op_4_bw="32">
<![CDATA[
:6  %p_Result_13 = call i256 @llvm.part.set.i256.i16(i256 %tmp_data_V_10, i16 0, i32 176, i32 191)

]]></node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="DetectState_load_1" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="16" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  %p_Result_14 = call i256 @llvm.part.set.i256.i16(i256 %p_Result_13, i16 259, i32 240, i32 255)

]]></node>
<StgValue><ssdm name="p_Result_14"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="DetectState_load_1" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="256" op_7_bw="32" op_8_bw="1" op_9_bw="3" op_10_bw="12">
<![CDATA[
:8  call void @_ssdm_op_Write.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %sbu2prt_cx_V_data_V, i32* %sbu2prt_cx_V_keep_V, i1* %sbu2prt_cx_V_last_V, i3* %sbu2prt_cx_V_id_V, i12* %sbu2prt_cx_V_user_V, i256 %tmp_data_V_4, i32 %tmp_keep_V_4, i1 %tmp_last_V_4, i3 %tmp_id_V_4, i12 %tmp_user_V_4)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="DetectState_load_1" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
:9  %storemerge_i = select i1 %tmp_last_V_10, i2 -1, i2 -2

]]></node>
<StgValue><ssdm name="storemerge_i"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="DetectState_load_1" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %axi_stream_pass.exit28

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="DetectState_load_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="32">
<![CDATA[
:0  %tmp_3 = call i1 @_ssdm_op_NbReadReq.axis.i256P.i32P.i1P.i3P.i12P(i256* %prt_cx2sbu_V_data_V, i32* %prt_cx2sbu_V_keep_V, i1* %prt_cx2sbu_V_last_V, i3* %prt_cx2sbu_V_id_V, i12* %prt_cx2sbu_V_user_V, i32 1)

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="DetectState_load_1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="180" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_3, label %13, label %axi_stream_pass.exit28

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="DetectState_load_1" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="304" op_0_bw="304" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12">
<![CDATA[
:0  %empty_21 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %prt_cx2sbu_V_data_V, i32* %prt_cx2sbu_V_keep_V, i1* %prt_cx2sbu_V_last_V, i3* %prt_cx2sbu_V_id_V, i12* %prt_cx2sbu_V_user_V)

]]></node>
<StgValue><ssdm name="empty_21"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="DetectState_load_1" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="256" op_0_bw="304">
<![CDATA[
:1  %tmp_data_V_9 = extractvalue { i256, i32, i1, i3, i12 } %empty_21, 0

]]></node>
<StgValue><ssdm name="tmp_data_V_9"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="DetectState_load_1" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="184" bw="32" op_0_bw="304">
<![CDATA[
:2  %tmp_keep_V_9 = extractvalue { i256, i32, i1, i3, i12 } %empty_21, 1

]]></node>
<StgValue><ssdm name="tmp_keep_V_9"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="DetectState_load_1" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="1" op_0_bw="304">
<![CDATA[
:3  %tmp_last_V_9 = extractvalue { i256, i32, i1, i3, i12 } %empty_21, 2

]]></node>
<StgValue><ssdm name="tmp_last_V_9"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="DetectState_load_1" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="3" op_0_bw="304">
<![CDATA[
:4  %tmp_id_V_9 = extractvalue { i256, i32, i1, i3, i12 } %empty_21, 3

]]></node>
<StgValue><ssdm name="tmp_id_V_9"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="DetectState_load_1" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="12" op_0_bw="304">
<![CDATA[
:5  %tmp_user_V_9 = extractvalue { i256, i32, i1, i3, i12 } %empty_21, 4

]]></node>
<StgValue><ssdm name="tmp_user_V_9"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="DetectState_load_1" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %p_Result_9 = call i16 @_ssdm_op_PartSelect.i16.i256.i32.i32(i256 %tmp_data_V_9, i32 144, i32 159)

]]></node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="DetectState_load_1" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %tmp_8 = icmp eq i16 %p_Result_9, 2048

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp><literal name="DetectState_load_1" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_8, label %22, label %._crit_edge130.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="DetectState_load_1" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_s_24 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V_9, i32 64, i32 71)

]]></node>
<StgValue><ssdm name="p_Result_s_24"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="DetectState_load_1" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="193" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %tmp_9 = icmp eq i8 %p_Result_s_24, 17

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="DetectState_load_1" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_9, label %28, label %._crit_edge130.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="DetectState_load_1" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_8" val="0"/>
</and_exp><and_exp><literal name="DetectState_load_1" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge130.i:0  br label %axi_stream_pass.exit28

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="DetectState_load_1" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %p_Result_17 = call i256 @llvm.part.set.i256.i32(i256 %tmp_data_V_9, i32 -1062731518, i32 16, i32 47)

]]></node>
<StgValue><ssdm name="p_Result_17"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="DetectState_load_1" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="96" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %p_Result_18 = call i256 @_ssdm_op_PartSet.i256.i256.i96.i32.i32(i256 %p_Result_17, i96 11308328290305249705890216434, i32 160, i32 255)

]]></node>
<StgValue><ssdm name="p_Result_18"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="DetectState_load_1" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_8" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %axi_stream_pass.exit28

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="202" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1">
<![CDATA[
axi_stream_pass.exit28:0  %DetectState_flag_5 = phi i1 [ %DetectState_flag, %axi_stream_pass.exit29 ], [ true, %25 ], [ %DetectState_flag, %4 ], [ true, %._crit_edge130.i ], [ true, %28 ], [ true, %14 ], [ %DetectState_flag, %5 ], [ %p_DetectState_flag, %._crit_edge134.i ], [ %DetectState_flag, %6 ]

]]></node>
<StgValue><ssdm name="DetectState_flag_5"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="203" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0" op_8_bw="2">
<![CDATA[
axi_stream_pass.exit28:1  %DetectState_new_5 = phi i2 [ %DetectState_load_1, %axi_stream_pass.exit29 ], [ 0, %25 ], [ 0, %4 ], [ -2, %._crit_edge130.i ], [ 1, %28 ], [ %storemerge_i, %14 ], [ 1, %5 ], [ %p_DetectState_load_1, %._crit_edge134.i ], [ -2, %6 ]

]]></node>
<StgValue><ssdm name="DetectState_new_5"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="204" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1">
<![CDATA[
axi_stream_pass.exit28:2  %reply_flag_4 = phi i1 [ %reply_flag_1, %axi_stream_pass.exit29 ], [ true, %25 ], [ %reply_flag_1, %4 ], [ %reply_flag_1, %._crit_edge130.i ], [ true, %28 ], [ %reply_flag_1, %14 ], [ %reply_flag_1, %5 ], [ %reply_flag_1, %._crit_edge134.i ], [ %reply_flag_1, %6 ]

]]></node>
<StgValue><ssdm name="reply_flag_4"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="205" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1">
<![CDATA[
axi_stream_pass.exit28:3  %reply_new_4 = phi i1 [ %prev_buff_data_V_flag, %axi_stream_pass.exit29 ], [ false, %25 ], [ %prev_buff_data_V_flag, %4 ], [ %prev_buff_data_V_flag, %._crit_edge130.i ], [ true, %28 ], [ %prev_buff_data_V_flag, %14 ], [ %prev_buff_data_V_flag, %5 ], [ %prev_buff_data_V_flag, %._crit_edge134.i ], [ %prev_buff_data_V_flag, %6 ]

]]></node>
<StgValue><ssdm name="reply_new_4"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="206" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1">
<![CDATA[
axi_stream_pass.exit28:4  %prev_buff_data_V_flag_4 = phi i1 [ %prev_buff_data_V_flag, %axi_stream_pass.exit29 ], [ %prev_buff_data_V_flag, %25 ], [ %prev_buff_data_V_flag, %4 ], [ true, %._crit_edge130.i ], [ true, %28 ], [ true, %14 ], [ %prev_buff_data_V_flag, %5 ], [ true, %._crit_edge134.i ], [ %prev_buff_data_V_flag, %6 ]

]]></node>
<StgValue><ssdm name="prev_buff_data_V_flag_4"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="256" op_0_bw="256" op_1_bw="0" op_2_bw="256" op_3_bw="0" op_4_bw="256" op_5_bw="0" op_6_bw="256" op_7_bw="0" op_8_bw="256">
<![CDATA[
axi_stream_pass.exit28:5  %prev_buff_data_V_new_4 = phi i256 [ %tmp_data_V_4, %axi_stream_pass.exit29 ], [ %tmp_data_V_4, %25 ], [ %tmp_data_V_4, %4 ], [ %tmp_data_V_9, %._crit_edge130.i ], [ %p_Result_18, %28 ], [ %p_Result_14, %14 ], [ %tmp_data_V_4, %5 ], [ %tmp_data_V_11, %._crit_edge134.i ], [ %tmp_data_V_4, %6 ]

]]></node>
<StgValue><ssdm name="prev_buff_data_V_new_4"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="208" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="0" op_8_bw="32">
<![CDATA[
axi_stream_pass.exit28:6  %prev_buff_keep_V_new_4 = phi i32 [ %tmp_keep_V_4, %axi_stream_pass.exit29 ], [ %tmp_keep_V_4, %25 ], [ %tmp_keep_V_4, %4 ], [ %tmp_keep_V_9, %._crit_edge130.i ], [ %tmp_keep_V_9, %28 ], [ %tmp_keep_V_10, %14 ], [ %tmp_keep_V_4, %5 ], [ %tmp_keep_V_11, %._crit_edge134.i ], [ %tmp_keep_V_4, %6 ]

]]></node>
<StgValue><ssdm name="prev_buff_keep_V_new_4"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="209" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1">
<![CDATA[
axi_stream_pass.exit28:7  %prev_buff_last_V_new_4 = phi i1 [ %tmp_last_V_4, %axi_stream_pass.exit29 ], [ %tmp_last_V_4, %25 ], [ %tmp_last_V_4, %4 ], [ %tmp_last_V_9, %._crit_edge130.i ], [ %tmp_last_V_9, %28 ], [ %tmp_last_V_10, %14 ], [ %tmp_last_V_4, %5 ], [ %tmp_last_V_11, %._crit_edge134.i ], [ %tmp_last_V_4, %6 ]

]]></node>
<StgValue><ssdm name="prev_buff_last_V_new_4"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="210" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3">
<![CDATA[
axi_stream_pass.exit28:8  %prev_buff_id_V_new_4 = phi i3 [ %tmp_id_V_4, %axi_stream_pass.exit29 ], [ %tmp_id_V_4, %25 ], [ %tmp_id_V_4, %4 ], [ %tmp_id_V_9, %._crit_edge130.i ], [ %tmp_id_V_9, %28 ], [ %tmp_id_V_10, %14 ], [ %tmp_id_V_4, %5 ], [ %tmp_id_V_11, %._crit_edge134.i ], [ %tmp_id_V_4, %6 ]

]]></node>
<StgValue><ssdm name="prev_buff_id_V_new_4"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="211" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0" op_4_bw="12" op_5_bw="0" op_6_bw="12" op_7_bw="0" op_8_bw="12">
<![CDATA[
axi_stream_pass.exit28:9  %prev_buff_user_V_new_4 = phi i12 [ %tmp_user_V_4, %axi_stream_pass.exit29 ], [ %tmp_user_V_4, %25 ], [ %tmp_user_V_4, %4 ], [ %tmp_user_V_9, %._crit_edge130.i ], [ %tmp_user_V_9, %28 ], [ %tmp_user_V_10, %14 ], [ %tmp_user_V_4, %5 ], [ %tmp_user_V_11, %._crit_edge134.i ], [ %tmp_user_V_4, %6 ]

]]></node>
<StgValue><ssdm name="prev_buff_user_V_new_4"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="212" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="256" op_7_bw="32" op_8_bw="1" op_9_bw="3" op_10_bw="12">
<![CDATA[
axi_stream_pass.exit28:10  call fastcc void @example_axi_stream_pass_alt(i256* %mlx2sbu_V_data_V, i32* %mlx2sbu_V_keep_V, i1* %mlx2sbu_V_last_V, i3* %mlx2sbu_V_id_V, i12* %mlx2sbu_V_user_V, i256* %sbu2mlx_V_data_V, i32* %sbu2mlx_V_keep_V, i1* %sbu2mlx_V_last_V, i3* %sbu2mlx_V_id_V, i12* %sbu2mlx_V_user_V)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="213" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
axi_stream_pass.exit28:11  br i1 %prev_buff_data_V_flag_4, label %mergeST25, label %axi_stream_pass.exit.new18

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="DetectState_load_1" val="0"/>
<literal name="prev_buff_data_V_flag_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load_1" val="1"/>
<literal name="prev_buff_data_V_flag_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load_1" val="2"/>
<literal name="prev_buff_data_V_flag_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load_1" val="3"/>
<literal name="prev_buff_data_V_flag_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
mergeST25:0  store i12 %prev_buff_user_V_new_4, i12* @prev_buff_user_V, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="DetectState_load_1" val="0"/>
<literal name="prev_buff_data_V_flag_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load_1" val="1"/>
<literal name="prev_buff_data_V_flag_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load_1" val="2"/>
<literal name="prev_buff_data_V_flag_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load_1" val="3"/>
<literal name="prev_buff_data_V_flag_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
mergeST25:1  store i3 %prev_buff_id_V_new_4, i3* @prev_buff_id_V, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="DetectState_load_1" val="0"/>
<literal name="prev_buff_data_V_flag_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load_1" val="1"/>
<literal name="prev_buff_data_V_flag_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load_1" val="2"/>
<literal name="prev_buff_data_V_flag_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load_1" val="3"/>
<literal name="prev_buff_data_V_flag_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
mergeST25:2  store i1 %prev_buff_last_V_new_4, i1* @prev_buff_last_V, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="DetectState_load_1" val="0"/>
<literal name="prev_buff_data_V_flag_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load_1" val="1"/>
<literal name="prev_buff_data_V_flag_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load_1" val="2"/>
<literal name="prev_buff_data_V_flag_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load_1" val="3"/>
<literal name="prev_buff_data_V_flag_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
mergeST25:3  store i32 %prev_buff_keep_V_new_4, i32* @prev_buff_keep_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="DetectState_load_1" val="0"/>
<literal name="prev_buff_data_V_flag_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load_1" val="1"/>
<literal name="prev_buff_data_V_flag_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load_1" val="2"/>
<literal name="prev_buff_data_V_flag_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load_1" val="3"/>
<literal name="prev_buff_data_V_flag_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="0" op_0_bw="256" op_1_bw="256">
<![CDATA[
mergeST25:4  store i256 %prev_buff_data_V_new_4, i256* @prev_buff_data_V, align 16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="DetectState_load_1" val="0"/>
<literal name="prev_buff_data_V_flag_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load_1" val="1"/>
<literal name="prev_buff_data_V_flag_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load_1" val="2"/>
<literal name="prev_buff_data_V_flag_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load_1" val="3"/>
<literal name="prev_buff_data_V_flag_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="0" op_0_bw="0">
<![CDATA[
mergeST25:5  br label %axi_stream_pass.exit.new18

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="222" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
axi_stream_pass.exit.new18:0  br i1 %reply_flag_4, label %mergeST15, label %axi_stream_pass.exit.new16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="DetectState_load_1" val="0"/>
<literal name="reply_flag_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load_1" val="1"/>
<literal name="reply_flag_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load_1" val="2"/>
<literal name="reply_flag_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load_1" val="3"/>
<literal name="reply_flag_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
mergeST15:0  store i1 %reply_new_4, i1* @reply, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp><literal name="DetectState_load_1" val="0"/>
<literal name="reply_flag_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load_1" val="1"/>
<literal name="reply_flag_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load_1" val="2"/>
<literal name="reply_flag_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load_1" val="3"/>
<literal name="reply_flag_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="0" op_0_bw="0">
<![CDATA[
mergeST15:1  br label %axi_stream_pass.exit.new16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="227" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
axi_stream_pass.exit.new16:0  br i1 %DetectState_flag_5, label %mergeST, label %axi_stream_pass.exit.new

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="DetectState_load_1" val="0"/>
<literal name="DetectState_flag_5" val="1"/>
</and_exp><and_exp><literal name="DetectState_load_1" val="1"/>
<literal name="DetectState_flag_5" val="1"/>
</and_exp><and_exp><literal name="DetectState_load_1" val="2"/>
<literal name="DetectState_flag_5" val="1"/>
</and_exp><and_exp><literal name="DetectState_load_1" val="3"/>
<literal name="DetectState_flag_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
mergeST:0  store i2 %DetectState_new_5, i2* @DetectState, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="DetectState_load_1" val="0"/>
<literal name="DetectState_flag_5" val="1"/>
</and_exp><and_exp><literal name="DetectState_load_1" val="1"/>
<literal name="DetectState_flag_5" val="1"/>
</and_exp><and_exp><literal name="DetectState_load_1" val="2"/>
<literal name="DetectState_flag_5" val="1"/>
</and_exp><and_exp><literal name="DetectState_load_1" val="3"/>
<literal name="DetectState_flag_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="0" op_0_bw="0">
<![CDATA[
mergeST:1  br label %axi_stream_pass.exit.new

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="232" bw="0">
<![CDATA[
axi_stream_pass.exit.new:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
