INFO-FLOW: Workspace /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1 opened at Sun Dec 10 20:58:35 CST 2023
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_rtl -register_reset_num 
Execute     set_part xcu250-figd2104-2L-e 
INFO-FLOW: DBG:set_part: XILINX_VIVADO=/opt/xilinx/Vivado/2020.1
INFO-FLOW: DBG:set_part: RDI_DATADIR=/opt/xilinx/Vivado/2020.1/data:/opt/xilinx/Vitis/2020.1/data
Execute       ap_part_info -name xcu250-figd2104-2L-e -data single -quiet 
DBG:HLSDevice: Trying to load device library: /opt/xilinx/Vitis/2020.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /opt/xilinx/Vivado/2020.1/data/parts/arch.xml
Command       ap_part_info done; 2.9 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       ap_family_info -name virtexuplus -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcu250:-figd2104:-2L-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/xilinx/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.lib 
Execute             source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.lib 
Execute           source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute           source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute         source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.12 sec.
Command         ap_source done; 0.12 sec.
Execute         ap_part_info -data single -name xcu250-figd2104-2L-e 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data resources 
Execute         config_chip_info -resource {SLICE 216000} {LUT 1728000} {FF 3456000} {DSP 12288} {BRAM 5376} {URAM 1280} {SLR 4} 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute         config_chip_info -speed medium 
Command       add_library done; 0.15 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /opt/xilinx/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcu250-figd2104-2L-e'
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       get_default_platform 
Command     set_part done; 3.17 sec.
Execute     create_clock -period 2.5 
Execute       ap_set_clock -name default -period 2.5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       is_encrypted /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.cpp 
Execute       is_xip /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.cpp 
Execute       is_encrypted /home/luoyanl2/ece527_taskpar/fpga_kernels/src/hyst.cpp 
Execute       is_xip /home/luoyanl2/ece527_taskpar/fpga_kernels/src/hyst.cpp 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 0.38 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 1.4 sec.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-10] Analyzing design file '../src/hyst.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling ../src/hyst.cpp as C++
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=/home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/clang.hyst.cpp.diag.yml -fno-limit-debug-info -gcc-toolchain /opt/xilinx/Vivado/2020.1/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E ../src/hyst.cpp -I../include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -I /opt/xilinx/Vitis/2020.1/common/technology/autopilot/39 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vitis/2020.1/common/technology/autopilot -I /opt/xilinx/Vitis/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.pp.0.cpp > /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/clang.hyst.cpp.out.log 2> /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/clang.hyst.cpp.err.log 
Command         ap_eval done; 0.11 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top hyst -name=hyst 
INFO-FLOW: Setting directive 'TOP' name=hyst 
INFO-FLOW: Setting directive 'TOP' name=hyst 
Execute         source /opt/xilinx/Vitis/2020.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /opt/xilinx/Vitis/2020.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /opt/xilinx/Vitis/2020.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'TOP' name=hyst 
Execute         list_core -type functional_unit 
Execute         clang_tidy xilinx-systemc-detector /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /opt/xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/.systemc_flag -fix-errors /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.31 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /opt/xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/all.directive.json -fix-errors /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.53 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /opt/xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.56 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
Execute         clang_tidy -errorcheck xilinx-label-all-loops /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/clang-tidy.hyst.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops -fix-errors /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/clang-tidy.hyst.pp.0.cpp.out.log 2> /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/clang-tidy.hyst.pp.0.cpp.err.log 
Command           ap_eval done; 0.53 sec.
Execute           source /opt/xilinx/Vitis/2020.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /opt/xilinx/Vitis/2020.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Command         clang_tidy done; 0.56 sec.
Execute         clang_tidy -errorcheck xilinx-top-parameters /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/clang-tidy.hyst.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-top-parameters -fix-errors /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/clang-tidy.hyst.pp.0.cpp.out.log 2> /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/clang-tidy.hyst.pp.0.cpp.err.log 
Command           ap_eval done; 0.29 sec.
Command         clang_tidy done; 0.29 sec.
Execute         clang_tidy -errorcheck xilinx-array-stream-check /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/clang-tidy.hyst.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-array-stream-check -fix-errors /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/clang-tidy.hyst.pp.0.cpp.out.log 2> /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/clang-tidy.hyst.pp.0.cpp.err.log 
Command           ap_eval done; 0.28 sec.
Command         clang_tidy done; 0.28 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.hyst.pp.0.cpp.diag.yml /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.hyst.pp.0.cpp.out.log 2> /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.hyst.pp.0.cpp.err.log 
Command         ap_eval done; 0.25 sec.
Execute         clang_tidy -errorcheck xilinx-warn-mayneed-no-ctor-attribute /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/clang-tidy.hyst.pp.0.cpp.diag.yml -header-filter=.* --checks=-*,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/clang-tidy.hyst.pp.0.cpp.out.log 2> /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/clang-tidy.hyst.pp.0.cpp.err.log 
Command           ap_eval done; 0.37 sec.
Command         clang_tidy done; 0.37 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=/home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/clang.hyst.pragma.2.cpp.diag.yml -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.pragma.2.cpp -I../include -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /opt/xilinx/Vitis/2020.1/common/technology/autopilot -I /opt/xilinx/Vitis/2020.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.bc > /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/clang.hyst.pragma.2.cpp.out.log 2> /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/clang.hyst.pragma.2.cpp.err.log 
Command         ap_eval done; 0.32 sec.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.g.bc"  
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.g.bc -o /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/a.g.ld.0.bc > /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.out.log 2> /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/llvm-link.a.g.ld.0.bc.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=.* -pass-remarks-output=/home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.diag.yml /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.out.log 2> /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/opt.a.g.ld.1.lower.bc.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/Vitis/2020.1/lnx64/lib/libhlsm_39.bc /opt/xilinx/Vitis/2020.1/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /opt/xilinx/Vitis/2020.1/lnx64/lib/libhlsm_39.bc /opt/xilinx/Vitis/2020.1/lnx64/lib/libhlsmc++_39.bc -o /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.out.log 2> /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/llvm-link.a.g.ld.2.m1.bc.err.log 
Command           ap_eval done; 2.7 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 2.7 sec.
Execute         run_link_or_opt -opt -out /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=hyst -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=.* -pass-remarks-output=/home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.diag.yml /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=hyst -reflow-float-conversion -o /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.out.log 2> /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/opt.a.g.ld.3.fpc.bc.err.log 
Command           ap_eval done; 1.08 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 1.08 sec.
Execute         run_link_or_opt -out /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/Vitis/2020.1/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /opt/xilinx/Vitis/2020.1/lnx64/lib/libfloatconversion_39.bc -o /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.out.log 2> /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/llvm-link.a.g.ld.4.m2.bc.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=hyst 
Execute           ap_eval exec -ignorestderr /opt/xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=.* -pass-remarks-output=/home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.diag.yml /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=hyst -o /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.out.log 2> /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/opt.a.g.ld.5.gdce.bc.err.log 
INFO-FLOW: 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_interface 
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /opt/xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang -fsave-optimization-record -foptimization-record-file=/home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/clang.a.g.ld.0.bc.diag.yml -fhls -mllvm -hls-top-function-name=hyst -mllvm -hls-db-dir -mllvm /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db -emit-llvm -c -mllvm -hls-bitcode-version=3.1 -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -pass-remarks=supported-subset -mllvm -reflow-enable-interface-default-setting=false -mllvm -reflow-enable-slave-interface-default-setting=false -mllvm -gen-kernel-xml=false -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -x ir /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/a.g.lto.bc > /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/clang.a.g.ld.0.bc.out.log 2> /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/clang.a.g.ld.0.bc.err.log 
INFO-FLOW: DBG:CMD: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1668.570 ; gain = 1235.934 ; free physical = 76979 ; free virtual = 146609
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1668.570 ; gain = 1235.934 ; free physical = 76979 ; free virtual = 146609
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top hyst -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/a.g.0.bc -o /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1668.570 ; gain = 1235.934 ; free physical = 76976 ; free virtual = 146606
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/a.g.1.bc -o /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1668.570 ; gain = 1235.934 ; free physical = 76978 ; free virtual = 146608
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/a.g.1.bc to /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/a.o.1.bc -o /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (../src/hyst.cpp:27:34) in function 'hyst'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1668.570 ; gain = 1235.934 ; free physical = 76961 ; free virtual = 146591
Execute           get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin2 -bitwidthmin2 -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/a.o.2.bc -o /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1668.570 ; gain = 1235.934 ; free physical = 76988 ; free virtual = 146618
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.3 sec.
Command       elaborate done; 8.18 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'hyst' ...
Execute         ap_set_top_model hyst 
Execute         get_model_list hyst -filter all-wo-channel -topdown 
Execute         preproc_iomode -model hyst 
Execute         get_model_list hyst -filter all-wo-channel 
INFO-FLOW: Model list for configure: hyst
INFO-FLOW: Configuring Module : hyst ...
Execute         set_default_model hyst 
Execute         apply_spec_resource_limit hyst 
INFO-FLOW: Model list for preprocess: hyst
INFO-FLOW: Preprocessing Module: hyst ...
Execute         set_default_model hyst 
Execute         cdfg_preprocess -model hyst 
Execute         rtl_gen_preprocess hyst 
WARNING: [SYN 201-107] Renaming port name 'hyst/out' to 'hyst/out_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: hyst
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hyst' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model hyst 
Execute         schedule -model hyst 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 13.32 seconds; current allocated memory: 176.793 MB.
Execute         syn_report -verbosereport -o /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.sched.adb -f 
INFO-FLOW: Finish scheduling hyst.
Execute         set_default_model hyst 
Execute         bind -model hyst 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 177.014 MB.
Execute         syn_report -verbosereport -o /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.bind.adb -f 
INFO-FLOW: Finish binding hyst.
Execute         get_model_list hyst -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess hyst 
INFO-FLOW: Model list for RTL generation: hyst
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hyst' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model hyst -top_prefix  -sub_prefix hyst_ -mg_file /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'hyst/data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hyst/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hyst' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'hyst'.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 177.348 MB.
Execute         source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.rtl_wrap.cfg.tcl 
Execute         gen_rtl hyst -istop -style xilinx -f -lang vhdl -o /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/syn/vhdl/hyst 
Execute         gen_rtl hyst -istop -style xilinx -f -lang vlog -o /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/syn/verilog/hyst 
Execute         syn_report -csynth -model hyst -o /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/syn/report/hyst_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model hyst -o /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/syn/report/hyst_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model hyst -o /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model hyst -f -o /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.adb 
Execute         gen_tb_info hyst -p /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db -o /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst 
Execute         export_constraint_db -f -tool general -o /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.constraint.tcl 
Execute         syn_report -designview -model hyst -o /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.design.xml 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model hyst -o /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model hyst -o /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks hyst 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain hyst 
INFO-FLOW: Model list for RTL component generation: hyst
INFO-FLOW: Handling components in module [hyst] ... 
Execute         source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.compgen.tcl 
INFO-FLOW: Append model hyst
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: hyst
INFO-FLOW: To file: write model hyst
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         get_top 
Execute         get_config_export -ipname 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:CMD:   auto_impl: set ipname to top (module_auto_prefix): hyst
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/xilinx/Vitis/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /opt/xilinx/Vitis/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/xilinx/Vitis/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /opt/xilinx/Vitis/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/xilinx/Vitis/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.14 sec.
Command         ap_source done; 0.14 sec.
Execute         source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=2.500 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.compgen.tcl 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1
Execute         get_solution -flow_target 
Execute         get_config_export -xo 
Execute         get_config_export -format 
Execute         source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /opt/xilinx/Vitis/2020.1/common/technology/generic/autopilot/common.gen 
Execute           source /opt/xilinx/Vitis/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /opt/xilinx/Vitis/2020.1/common/technology/generic/autopilot/op.gen 
Execute         source /opt/xilinx/Vitis/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /opt/xilinx/Vitis/2020.1/common/technology/generic/autopilot/interface.gen 
Execute         source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute             source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute             source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute             source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute               source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute             source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute             source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute             source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute             source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.12 sec.
Command         ap_source done; 0.12 sec.
Execute         source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=hyst xml_exists=0
Execute         source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.rtl_wrap.cfg.tcl 
Execute         source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.rtl_wrap.cfg.tcl 
Execute         source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.rtl_wrap.cfg.tcl 
Execute         source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.tbgen.tcl 
Execute         source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.compgen.tcl 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.tbgen.tcl 
Execute           source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.tbgen.tcl 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute           ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.compgen.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.constraint.tcl 
Execute         source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=6
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=1 #gSsdmPorts=6
Execute         source /opt/xilinx/Vitis/2020.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.tbgen.tcl 
Execute         source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.rtl_wrap.cfg.tcl 
Execute         source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.tbgen.tcl 
Execute         source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute         ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
Execute         source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.constraint.tcl 
Execute         sc_get_clocks hyst 
Execute         source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1668.570 ; gain = 1235.934 ; free physical = 76966 ; free virtual = 146598
INFO: [VHDL 208-304] Generating VHDL RTL for hyst.
INFO: [VLOG 209-307] Generating Verilog RTL for hyst.
Execute         syn_report -model hyst -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 575.04 MHz
Command       autosyn done; 1.21 sec.
Command     csynth_design done; 9.4 sec.
Execute     cosim_design 
Execute       source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/global.setting.tcl
Execute       source /opt/xilinx/Vitis/2020.1/common/technology/generic/autopilot/common.gen 
Execute         source /opt/xilinx/Vitis/2020.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /opt/xilinx/Vitis/2020.1/common/technology/generic/autopilot/op.gen 
Execute       source /opt/xilinx/Vitis/2020.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /opt/xilinx/Vitis/2020.1/common/technology/generic/autopilot/interface.gen 
Execute       source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute         source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/ip/util.gen 
Execute           source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.14 sec.
Command       ap_source done; 0.14 sec.
Execute       source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute         source /opt/xilinx/Vitis/2020.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data names -quiet 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info -quiet 
Execute       source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.rtl_wrap.cfg.tcl 
Execute       source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.tbgen.tcl 
Execute       is_encrypted /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.cpp 
Execute       is_encrypted /home/luoyanl2/ece527_taskpar/fpga_kernels/src/hyst.cpp 
Execute       source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.tbgen.tcl 
Execute       source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: TB processing: /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.cpp /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/./sim/autowrap/testbench/test.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/./sim/autowrap/testbench/test.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /opt/xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/./sim/autowrap/testbench/test.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command       clang_tidy done; 0.56 sec.
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO-FLOW: TB processing: /home/luoyanl2/ece527_taskpar/fpga_kernels/src/hyst.cpp /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/./sim/autowrap/testbench/hyst.cpp_pre.cpp
Execute       clang_tidy xilinx-tb-process /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/./sim/autowrap/testbench/hyst.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec /opt/xilinx/Vitis/2020.1/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/./sim/autowrap/testbench/hyst.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command       clang_tidy done; 0.47 sec.
Execute       source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/./sim/autowrap/testbench/tb.status.tcl 
Execute       source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.rtl_wrap.cfg.tcl 
Execute       source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.rtl_wrap.cfg.tcl 
Execute       source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.rtl_wrap.cfg.tcl 
Execute       source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.tbgen.tcl 
Execute       source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.tbgen.tcl 
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
Execute       source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command       ap_source done; 0.68 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute       ap_part_info -name xcu250-figd2104-2L-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute       source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.tbgen.tcl 
Execute       source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.tbgen.tcl 
Execute       source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.tbgen.tcl 
Execute       source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.tbgen.tcl 
Execute       source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.tbgen.tcl 
Execute       source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.tbgen.tcl 
Execute       source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.tbgen.tcl 
Execute       source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.tbgen.tcl 
Execute       source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.tbgen.tcl 
Execute       source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.tbgen.tcl 
Execute       source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.tbgen.tcl 
Execute       source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.tbgen.tcl 
Execute       source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.tbgen.tcl 
Execute       source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.tbgen.tcl 
Execute       source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.tbgen.tcl 
Execute       source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.tbgen.tcl 
Execute       source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.tbgen.tcl 
Execute       source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.tbgen.tcl 
Execute       source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.tbgen.tcl 
Execute       source ../tv/cdatafile/ref.tcl 
Execute       source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.tbgen.tcl 
Execute       source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.tbgen.tcl 
Execute       source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.tbgen.tcl 
Execute       source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.tbgen.tcl 
Execute       source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.tbgen.tcl 
Execute       source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.tbgen.tcl 
Execute       source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.tbgen.tcl 
Execute       source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.tbgen.tcl 
Execute       source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.tbgen.tcl 
Execute       source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.tbgen.tcl 
Execute       source /home/luoyanl2/ece527_taskpar/fpga_kernels/hyst_hls/test.prj/solution1/.autopilot/db/hyst.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute       source .run_sim.tcl 
Execute         source check_sim.tcl 
Execute         source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command       ap_source done; 17.87 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command     cosim_design done; 24.43 sec.
Execute     cleanup_all 
