m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/20.1
vcoefficient_calculator
Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z1 !s110 1741737888
!i10b 1
!s100 eC4W4g@FHNVFPJ?jdHPQN0
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IibCIWCUI;:g;01mA;TK::0
Z3 VDg1SIo80bB@j0V0VzS_@n1
S1
Z4 dC:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Final_Project/Varible_Filter/RTL
w1741730305
8C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Final_Project/Varible_Filter/RTL/coefficient_calculator.sv
FC:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Final_Project/Varible_Filter/RTL/coefficient_calculator.sv
!i122 114
L0 1 46
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1741737888.000000
!s107 C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Final_Project/Varible_Filter/RTL/coefficient_calculator.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Final_Project/Varible_Filter/RTL/coefficient_calculator.sv|
!i113 1
Z7 o-work work -sv
Z8 tCvgOpt 0
vcounter
R0
R1
!i10b 1
!s100 7hYf6Glh3:5]FT]cjk?`J2
R2
IWS^M[O6XVV7cRYK3@_e_Q1
R3
S1
R4
w1740633564
8C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Final_Project/Varible_Filter/RTL/counter.sv
FC:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Final_Project/Varible_Filter/RTL/counter.sv
!i122 115
L0 1 26
R5
r1
!s85 0
31
R6
!s107 C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Final_Project/Varible_Filter/RTL/counter.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Final_Project/Varible_Filter/RTL/counter.sv|
!i113 1
R7
R8
vrc_generator
R0
!s110 1741725604
!i10b 1
!s100 UJA4^M2_LH0j6_j^1>E[>2
R2
ILn:BNT]^jNAkKj:J6ZL2?2
R3
S1
R4
w1741706161
Z9 8C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Final_Project/Varible_Filter/RTL/rc_generator.sv
Z10 FC:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Final_Project/Varible_Filter/RTL/rc_generator.sv
!i122 2
Z11 L0 1 31
R5
r1
!s85 0
31
!s108 1741725604.000000
Z12 !s107 C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Final_Project/Varible_Filter/RTL/rc_generator.sv|
Z13 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Final_Project/Varible_Filter/RTL/rc_generator.sv|
!i113 1
R7
R8
vrc_step_generator
R0
Z14 !s110 1741737889
!i10b 1
!s100 C1nlKafSAAHAN1X^@[PeS0
R2
IghFIn2i@ai_nn24]hZLid0
R3
S1
R4
w1741726357
R9
R10
!i122 116
L0 1 45
R5
r1
!s85 0
31
R6
R12
R13
!i113 1
R7
R8
vSineWave
R0
R14
!i10b 1
!s100 AQ]2jNj@;FfPhnG`ff``Y2
R2
IEH;CBjO`;m7SLMR]CAnNT0
R3
S1
R4
w1741729781
8C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Final_Project/Varible_Filter/RTL/SineWave.sv
FC:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Final_Project/Varible_Filter/RTL/SineWave.sv
!i122 117
L0 1 14
R5
r1
!s85 0
31
Z15 !s108 1741737889.000000
!s107 C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Final_Project/Varible_Filter/RTL/SineWave.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Final_Project/Varible_Filter/RTL/SineWave.sv|
!i113 1
R7
R8
n@sine@wave
vvariable_lowpass_filter
R0
R14
!i10b 1
!s100 izN^@]_]mfn>ZcIi@>ONh0
R2
IOUZ`C_[@9Efbk@@RRj_Z]3
R3
S1
R4
w1741729114
8C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Final_Project/Varible_Filter/RTL/variable_lowpass_filter.sv
FC:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Final_Project/Varible_Filter/RTL/variable_lowpass_filter.sv
!i122 118
R11
R5
r1
!s85 0
31
R15
!s107 C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Final_Project/Varible_Filter/RTL/variable_lowpass_filter.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Final_Project/Varible_Filter/RTL/variable_lowpass_filter.sv|
!i113 1
R7
R8
vvariable_lowpass_filter_tb
R0
R14
!i10b 1
!s100 nkC:@>K4GEKmEO46=z8iK1
R2
IKUK^cImoORDToa3<jY1;V3
R3
S1
R4
w1741729949
8C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Final_Project/Varible_Filter/RTL/variable_lowpass_filter_tb.sv
FC:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Final_Project/Varible_Filter/RTL/variable_lowpass_filter_tb.sv
!i122 119
L0 2 111
R5
r1
!s85 0
31
R15
!s107 C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Final_Project/Varible_Filter/RTL/variable_lowpass_filter_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/nievep/Downloads/Advanced VLSI Design/Projects/REPO/Advanced-VLSI-Project-REPO/Final_Project/Varible_Filter/RTL/variable_lowpass_filter_tb.sv|
!i113 1
R7
R8
