vendor_name = ModelSim
source_file = 1, C:/Users/ajayb/QuartusProjects/FullAdder/RippleCarryAdder.bdf
source_file = 1, C:/Users/ajayb/QuartusProjects/FullAdder/FullAdder.vhd
source_file = 1, C:/Users/ajayb/QuartusProjects/FullAdder/FullAdderOp.vwf
source_file = 1, C:/Users/ajayb/QuartusProjects/FullAdder/Waveform.vwf
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/19.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/ajayb/QuartusProjects/FullAdder/db/FullAdder.cbx.xml
design_name = FULLADDER
instance = comp, \S~output\, S~output, FULLADDER, 1
instance = comp, \COUT~output\, COUT~output, FULLADDER, 1
instance = comp, \A~input\, A~input, FULLADDER, 1
instance = comp, \B~input\, B~input, FULLADDER, 1
instance = comp, \CIN~input\, CIN~input, FULLADDER, 1
instance = comp, \S~0\, S~0, FULLADDER, 1
instance = comp, \COUT~0\, COUT~0, FULLADDER, 1
