sim_seconds                                  0.803486                       # Number of seconds simulated
sim_ticks                                803485959000                       # Number of ticks simulated
final_tick                               6894249269500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                3660761                       # Simulator instruction rate (inst/s)
host_op_rate                                  3845428                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              636249457                       # Simulator tick rate (ticks/s)
host_mem_usage                                3052420                       # Number of bytes of host memory used
host_seconds                                  1262.85                       # Real time elapsed on the host
sim_insts                                  4622982192                       # Number of instructions simulated
sim_ops                                    4856189107                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pim_sys.voltage_domain.voltage               1                       # Voltage in Volts
system.pim_sys.clk_domain.clock                   500                       # Clock period in ticks
system.pim_sys.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys.pim_memory.bytes_written::system.cpu7.data            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.bytes_written::total            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.num_writes::system.cpu7.data            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.num_writes::total            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.bw_write::system.cpu7.data            1                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_write::total            1                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::system.cpu7.data            1                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::total            1                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls10.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls10.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls10.atomic_min_count                 0                       # atomic min count
system.mem_ctrls10.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls10.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.data        89856                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.inst          512                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.data       196352                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.inst          512                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.data        97280                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.inst          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.data        39168                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu4.data        68352                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu5.data       411136                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.data         1024                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::total           912640                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu0.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu1.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu2.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu3.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu5.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu7.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::total         7424                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_written::writebacks       739072                       # Number of bytes written to this memory
system.mem_ctrls10.bytes_written::total        739072                       # Number of bytes written to this memory
system.mem_ctrls10.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.data          351                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.data          767                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.data          380                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.data          153                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu4.data          267                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu5.data         1606                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::total              3565                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_writes::writebacks         2887                       # Number of write requests responded to by this memory
system.mem_ctrls10.num_writes::total             2887                       # Number of write requests responded to by this memory
system.mem_ctrls10.bw_read::system.cpu0.dtb.walker          319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.inst         1274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.data       111833                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.dtb.walker          319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.inst          637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.data       244375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.dtb.walker          319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.inst          637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.data       121072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.inst          319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.data        48748                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu4.data        85069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.dtb.walker         1274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.itb.walker          319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.inst         5098                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu5.data       511690                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.inst         1274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.data         1274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::total             1135851                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu0.inst         1274                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu1.inst          637                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu2.inst          637                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu3.inst          319                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu5.inst         5098                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu7.inst         1274                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::total           9240                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::writebacks        919832                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::total             919832                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_total::writebacks        919832                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.dtb.walker          319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.inst         1274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.data       111833                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.dtb.walker          319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.inst          637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.data       244375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.dtb.walker          319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.inst          637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.data       121072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.inst          319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.data        48748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu4.data        85069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.dtb.walker         1274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.itb.walker          319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.inst         5098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu5.data       511690                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.inst         1274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.data         1274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::total            2055682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.readReqs                      3565                       # Number of read requests accepted
system.mem_ctrls10.writeReqs                     2887                       # Number of write requests accepted
system.mem_ctrls10.readBursts                   28520                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls10.writeBursts                  23096                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls10.bytesReadDRAM               911872                       # Total number of bytes read from DRAM
system.mem_ctrls10.bytesReadWrQ                   768                       # Total number of bytes read from write queue
system.mem_ctrls10.bytesWritten                739072                       # Total number of bytes written to DRAM
system.mem_ctrls10.bytesReadSys                912640                       # Total read bytes from the system interface side
system.mem_ctrls10.bytesWrittenSys             739072                       # Total written bytes from the system interface side
system.mem_ctrls10.servicedByWrQ                   24                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls10.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls10.neitherReadNorWriteReqs       196808                       # Number of requests that are neither read nor write
system.mem_ctrls10.perBankRdBursts::0            3504                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::1            3512                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::2            3528                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::3            3512                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::4            3664                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::5            3568                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::6            3544                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::7            3664                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::0            2857                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::1            2888                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::2            2872                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::3            2783                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::4            2952                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::5            2904                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::6            2928                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::7            2912                       # Per bank write bursts
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls10.totGap                803610115000                       # Total gap between requests
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::5               28520                       # Read request sizes (log2)
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::5              23096                       # Write request sizes (log2)
system.mem_ctrls10.rdQLenPdf::0                  3562                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::1                  3562                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::2                  3562                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::3                  3562                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::4                  3562                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::5                  3562                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::6                  3562                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::7                  3562                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::15                  952                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::16                  952                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::17                  952                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::18                  952                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::19                  952                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::20                  952                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::21                  952                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::22                  952                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::23                  952                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::24                  952                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::25                  952                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::26                  952                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::27                  952                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::28                  952                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::29                  961                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::30                  976                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::31                  976                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::32                  976                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::33                  977                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::34                  977                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::35                  977                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::36                  977                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::37                  968                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::38                  953                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::39                    7                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::40                    7                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::41                    6                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::42                    6                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::43                    6                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::44                    6                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::45                    6                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::46                    6                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.bytesPerActivate::samples         7459                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::mean   221.335836                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::gmean   190.678946                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::stdev    75.045096                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::32-63          951     12.75%     12.75% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::64-95           32      0.43%     13.18% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::96-127           22      0.29%     13.47% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::128-159           11      0.15%     13.62% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::160-191           22      0.29%     13.92% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::192-223           42      0.56%     14.48% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::224-255          927     12.43%     26.91% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::256-287         5452     73.09%    100.00% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::total         7459                       # Bytes accessed per row activation
system.mem_ctrls10.rdPerTurnAround::samples          952                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::mean    29.932773                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::stdev    10.940029                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::0-1             1      0.11%      0.11% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::8-9            12      1.26%      1.37% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::16-17          108     11.34%     12.71% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::24-25          369     38.76%     51.47% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::32-33          241     25.32%     76.79% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::40-41          134     14.08%     90.86% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::48-49           47      4.94%     95.80% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::56-57           17      1.79%     97.58% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::64-65           16      1.68%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::72-73            6      0.63%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::80-81            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::total          952                       # Reads before turning the bus around for writes
system.mem_ctrls10.wrPerTurnAround::samples          952                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::mean    24.260504                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::gmean    24.225884                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::stdev     1.420666                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::24            921     96.74%     96.74% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::32             31      3.26%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::total          952                       # Writes before turning the bus around for reads
system.mem_ctrls10.totQLat                  805069724                       # Total ticks spent queuing
system.mem_ctrls10.totMemAccLat            1288076924                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls10.totBusLat                 91187200                       # Total ticks spent in databus transfers
system.mem_ctrls10.avgQLat                   28252.03                       # Average queueing delay per DRAM burst
system.mem_ctrls10.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls10.avgMemAccLat              45202.03                       # Average memory access latency per DRAM burst
system.mem_ctrls10.avgRdBW                       1.13                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBW                       0.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls10.avgRdBWSys                    1.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBWSys                    0.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls10.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls10.busUtil                       0.02                       # Data bus utilization in percentage
system.mem_ctrls10.busUtilRead                   0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls10.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls10.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls10.avgWrQLen                    31.21                       # Average write queue length when enqueuing
system.mem_ctrls10.readRowHits                  24907                       # Number of row buffer hits during reads
system.mem_ctrls10.writeRowHits                 19226                       # Number of row buffer hits during writes
system.mem_ctrls10.readRowHitRate               87.41                       # Row buffer hit rate for reads
system.mem_ctrls10.writeRowHitRate              83.24                       # Row buffer hit rate for writes
system.mem_ctrls10.avgGap                124552094.70                       # Average gap between requests
system.mem_ctrls10.pageHitRate                  85.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls10.memoryStateTime::IDLE 732104369576                       # Time in different power states
system.mem_ctrls10.memoryStateTime::REF   70600307400                       # Time in different power states
system.mem_ctrls10.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT     781943184                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls10.actEnergy::0          6057676.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::1          6064934.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::2               6184080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::3          6282662.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.preEnergy::0               4086528                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::1          4091424.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::2               4171800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::3               4238304                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.readEnergy::0             19428864                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::1         19269619.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::2         19349491.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::3             19693440                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.writeEnergy::0        12916454.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::1        12849684.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::2        12998983.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::3        13158236.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::0      67402246525.440002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::1      67402246525.440002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::2      67402246525.440002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::3      67402246525.440002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.actBackEnergy::0      19640692609.919998                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::1      19643500238.399998                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::2      19646949349.439999                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::3      19647623116.799999                       # Energy for active background per rank (pJ)
system.mem_ctrls10.preBackEnergy::0      217519847664                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::1      217517384832                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::2      217514359296.000031                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::3      217513768272                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.totalEnergy::0        304605276322.559998                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::1        304605407257.919983                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::2        304606259525.760010                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::3        304607010556.799988                       # Total energy per rank (pJ)
system.mem_ctrls10.averagePower::0          77.854873                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::1          77.854906                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::2          77.855124                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::3          77.855316                       # Core power per rank (mW)
system.mem_ctrls12.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls12.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls12.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls12.atomic_min_count                 0                       # atomic min count
system.mem_ctrls12.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls12.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.data        93440                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.dtb.walker         1792                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.data       198144                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.data       103936                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.data        43520                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.inst          768                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu4.data        66816                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.dtb.walker         1536                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu5.data       406272                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.data         1536                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::total           930816                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu0.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu1.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu2.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu4.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu5.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu7.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::total        12800                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_written::writebacks       750080                       # Number of bytes written to this memory
system.mem_ctrls12.bytes_written::total        750080                       # Number of bytes written to this memory
system.mem_ctrls12.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.data          365                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.dtb.walker            7                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.data          774                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.data          406                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.data          170                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu4.data          261                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.dtb.walker            6                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu5.data         1587                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::total              3636                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_writes::writebacks         2930                       # Number of write requests responded to by this memory
system.mem_ctrls12.num_writes::total             2930                       # Number of write requests responded to by this memory
system.mem_ctrls12.bw_read::system.cpu0.dtb.walker          319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.inst         1274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.data       116293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.dtb.walker         2230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.inst         1274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.data       246605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.dtb.walker          319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.inst         3505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.data       129356                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.dtb.walker          319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.data        54164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.dtb.walker          319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.inst          956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu4.data        83158                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.dtb.walker         1912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.inst         5416                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu5.data       505637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.inst         3505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.data         1912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::total             1158472                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu0.inst         1274                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu1.inst         1274                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu2.inst         3505                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu4.inst          956                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu5.inst         5416                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu7.inst         3505                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::total          15931                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::writebacks        933532                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::total             933532                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_total::writebacks        933532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.dtb.walker          319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.inst         1274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.data       116293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.dtb.walker         2230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.inst         1274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.data       246605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.dtb.walker          319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.inst         3505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.data       129356                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.dtb.walker          319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.data        54164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.dtb.walker          319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.inst          956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu4.data        83158                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.dtb.walker         1912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.inst         5416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu5.data       505637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.inst         3505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.data         1912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::total            2092004                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.readReqs                      3636                       # Number of read requests accepted
system.mem_ctrls12.writeReqs                     2930                       # Number of write requests accepted
system.mem_ctrls12.readBursts                   29088                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls12.writeBursts                  23440                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls12.bytesReadDRAM               930560                       # Total number of bytes read from DRAM
system.mem_ctrls12.bytesReadWrQ                   256                       # Total number of bytes read from write queue
system.mem_ctrls12.bytesWritten                750144                       # Total number of bytes written to DRAM
system.mem_ctrls12.bytesReadSys                930816                       # Total read bytes from the system interface side
system.mem_ctrls12.bytesWrittenSys             750080                       # Total written bytes from the system interface side
system.mem_ctrls12.servicedByWrQ                    8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls12.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls12.neitherReadNorWriteReqs          238                       # Number of requests that are neither read nor write
system.mem_ctrls12.perBankRdBursts::0            3520                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::1            3608                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::2            3520                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::3            3624                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::4            3712                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::5            3656                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::6            3608                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::7            3832                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::0            2874                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::1            2880                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::2            2832                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::3            2904                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::4            2967                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::5            2953                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::6            2928                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::7            3104                       # Per bank write bursts
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls12.totGap                803476269000                       # Total gap between requests
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::5               29088                       # Read request sizes (log2)
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::5              23440                       # Write request sizes (log2)
system.mem_ctrls12.rdQLenPdf::0                  3634                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::1                  3634                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::2                  3634                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::3                  3634                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::4                  3634                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::5                  3634                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::6                  3634                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::7                  3634                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::8                     1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::9                     1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::10                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::11                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::12                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::13                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::14                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::15                    1                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::15                  964                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::16                  964                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::17                  964                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::18                  964                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::19                  964                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::20                  964                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::21                  964                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::22                  964                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::23                  965                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::24                  965                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::25                  965                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::26                  965                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::27                  966                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::28                  966                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::29                  973                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::30                  996                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::31                  995                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::32                  995                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::33                  996                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::34                  996                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::35                  995                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::36                  995                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::37                  988                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::38                  965                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::39                    6                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::40                    6                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::41                    5                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::42                    5                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::43                    5                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::44                    5                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::45                    5                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::46                    5                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.bytesPerActivate::samples         7577                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::mean   221.841890                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::gmean   191.577300                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::stdev    74.548389                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::32-63          948     12.51%     12.51% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::64-95           33      0.44%     12.95% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::96-127           22      0.29%     13.24% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::128-159           17      0.22%     13.46% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::160-191           24      0.32%     13.78% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::192-223           34      0.45%     14.23% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::224-255          936     12.35%     26.58% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::256-287         5563     73.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::total         7577                       # Bytes accessed per row activation
system.mem_ctrls12.rdPerTurnAround::samples          964                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::mean    30.149378                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::gmean    28.200948                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::stdev    10.965938                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::8-9            18      1.87%      1.87% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::16-17          113     11.72%     13.59% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::24-25          347     36.00%     49.59% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::32-33          248     25.73%     75.31% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::40-41          130     13.49%     88.80% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::48-49           68      7.05%     95.85% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::56-57           28      2.90%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::64-65            6      0.62%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::72-73            6      0.62%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::total          964                       # Reads before turning the bus around for writes
system.mem_ctrls12.wrPerTurnAround::samples          965                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::mean    24.298446                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::gmean    24.255999                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::stdev     1.560019                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::16              1      0.10%      0.10% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::24            927     96.06%     96.17% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::32             37      3.83%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::total          965                       # Writes before turning the bus around for reads
system.mem_ctrls12.totQLat                  832286316                       # Total ticks spent queuing
system.mem_ctrls12.totMemAccLat            1325192316                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls12.totBusLat                 93056000                       # Total ticks spent in databus transfers
system.mem_ctrls12.avgQLat                   28620.57                       # Average queueing delay per DRAM burst
system.mem_ctrls12.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls12.avgMemAccLat              45570.57                       # Average memory access latency per DRAM burst
system.mem_ctrls12.avgRdBW                       1.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBW                       0.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls12.avgRdBWSys                    1.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBWSys                    0.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls12.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls12.busUtil                       0.02                       # Data bus utilization in percentage
system.mem_ctrls12.busUtilRead                   0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls12.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls12.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls12.avgWrQLen                    31.02                       # Average write queue length when enqueuing
system.mem_ctrls12.readRowHits                  25417                       # Number of row buffer hits during reads
system.mem_ctrls12.writeRowHits                 19529                       # Number of row buffer hits during writes
system.mem_ctrls12.readRowHitRate               87.40                       # Row buffer hit rate for reads
system.mem_ctrls12.writeRowHitRate              83.31                       # Row buffer hit rate for writes
system.mem_ctrls12.avgGap                122369215.50                       # Average gap between requests
system.mem_ctrls12.pageHitRate                  85.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls12.memoryStateTime::IDLE 732084288309                       # Time in different power states
system.mem_ctrls12.memoryStateTime::REF   70600307400                       # Time in different power states
system.mem_ctrls12.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT     801324235                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls12.actEnergy::0          6080054.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::1               6120576                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::2          6256051.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::3          6339513.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.preEnergy::0          4101624.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::1               4128960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::2               4220352                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::3               4276656                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.readEnergy::0         19597593.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::1         19697433.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::2         19772812.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::3         20021414.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.writeEnergy::0        13008936.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::1        12912721.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::2        13208417.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::3        13277675.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::0      67402246525.440002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::1      67402246525.440002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::2      67402246525.440002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::3      67402246525.440002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.actBackEnergy::0      19641802440.959999                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::1      19644147466.560001                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::2      19646485652.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::3      19648341371.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.preBackEnergy::0      217518874128                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::1      217516817088                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::2      217514766048                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::3      217513138224                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.totalEnergy::0        304605711303.359985                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::1        304606070771.520020                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::2        304606955858.880005                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::3        304607641380.479980                       # Total energy per rank (pJ)
system.mem_ctrls12.averagePower::0          77.854984                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::1          77.855076                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::2          77.855302                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::3          77.855477                       # Core power per rank (mW)
system.mem_ctrls07.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls07.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls07.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls07.atomic_min_count                 0                       # atomic min count
system.mem_ctrls07.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls07.bytes_read::system.cpu0.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu0.data        93184                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.data       199936                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.data       106752                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.data        42240                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.inst          256                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu4.data        63744                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.inst         4608                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu5.data       400896                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::total           919296                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu0.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu1.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu2.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu4.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu5.inst         4608                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu7.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::total        12032                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_written::writebacks       744192                       # Number of bytes written to this memory
system.mem_ctrls07.bytes_written::total        744192                       # Number of bytes written to this memory
system.mem_ctrls07.num_reads::system.cpu0.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu0.data          364                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.data          781                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.data          417                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.data          165                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu4.data          249                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu5.data         1566                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::total              3591                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_writes::writebacks         2907                       # Number of write requests responded to by this memory
system.mem_ctrls07.num_writes::total             2907                       # Number of write requests responded to by this memory
system.mem_ctrls07.bw_read::system.cpu0.inst         2230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu0.data       115975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.inst         1912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.data       248836                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.inst         2230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.data       132861                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.data        52571                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.inst          319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu4.data        79334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.inst         5735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu5.data       498946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.inst         2549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.data          637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::total             1144134                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu0.inst         2230                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu1.inst         1912                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu2.inst         2230                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu4.inst          319                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu5.inst         5735                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu7.inst         2549                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::total          14975                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::writebacks        926204                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::total             926204                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_total::writebacks        926204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.inst         2230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.data       115975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.inst         1912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.data       248836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.inst         2230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.data       132861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.data        52571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.inst          319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu4.data        79334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.inst         5735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu5.data       498946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.inst         2549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.data          637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::total            2070339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.readReqs                      3591                       # Number of read requests accepted
system.mem_ctrls07.writeReqs                     2907                       # Number of write requests accepted
system.mem_ctrls07.readBursts                   28728                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls07.writeBursts                  23256                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls07.bytesReadDRAM               919296                       # Total number of bytes read from DRAM
system.mem_ctrls07.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls07.bytesWritten                744192                       # Total number of bytes written to DRAM
system.mem_ctrls07.bytesReadSys                919296                       # Total read bytes from the system interface side
system.mem_ctrls07.bytesWrittenSys             744192                       # Total written bytes from the system interface side
system.mem_ctrls07.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls07.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls07.neitherReadNorWriteReqs          106                       # Number of requests that are neither read nor write
system.mem_ctrls07.perBankRdBursts::0            3568                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::1            3568                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::2            3576                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::3            3504                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::4            3704                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::5            3632                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::6            3624                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::7            3552                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::0            2928                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::1            2920                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::2            2881                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::3            2832                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::4            2984                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::5            2943                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::6            2936                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::7            2832                       # Per bank write bursts
system.mem_ctrls07.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls07.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls07.totGap                803613182000                       # Total gap between requests
system.mem_ctrls07.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::5               28728                       # Read request sizes (log2)
system.mem_ctrls07.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::5              23256                       # Write request sizes (log2)
system.mem_ctrls07.rdQLenPdf::0                  3591                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::1                  3591                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::2                  3591                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::3                  3591                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::4                  3591                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::5                  3591                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::6                  3591                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::7                  3591                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::15                  959                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::16                  959                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::17                  959                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::18                  959                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::19                  959                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::20                  959                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::21                  959                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::22                  959                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::23                  960                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::24                  960                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::25                  961                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::26                  961                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::27                  961                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::28                  961                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::29                  973                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::30                  987                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::31                  987                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::32                  987                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::33                  986                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::34                  986                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::35                  986                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::36                  986                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::37                  974                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::38                  960                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::40                    1                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::41                    1                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::42                    1                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::43                    1                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::44                    1                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::45                    1                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::46                    1                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.bytesPerActivate::samples         7519                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::mean   221.237931                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::gmean   190.685724                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::stdev    74.999432                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::32-63          954     12.69%     12.69% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::64-95           30      0.40%     13.09% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::96-127           24      0.32%     13.41% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::128-159           29      0.39%     13.79% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::160-191           23      0.31%     14.10% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::192-223           34      0.45%     14.55% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::224-255          937     12.46%     27.01% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::256-287         5488     72.99%    100.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::total         7519                       # Bytes accessed per row activation
system.mem_ctrls07.rdPerTurnAround::samples          960                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::mean    29.925000                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::stdev    11.478892                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::0-1             2      0.21%      0.21% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::8-9            18      1.88%      2.08% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::16-17          127     13.23%     15.31% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::24-25          347     36.15%     51.46% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::32-33          227     23.65%     75.10% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::40-41          135     14.06%     89.17% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::48-49           62      6.46%     95.62% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::56-57           24      2.50%     98.12% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::64-65            9      0.94%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::72-73            7      0.73%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::80-81            2      0.21%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::total          960                       # Reads before turning the bus around for writes
system.mem_ctrls07.wrPerTurnAround::samples          960                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::mean    24.225000                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::gmean    24.192005                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::stdev     1.372833                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::16              1      0.10%      0.10% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::24            931     96.98%     97.08% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::32             28      2.92%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::total          960                       # Writes before turning the bus around for reads
system.mem_ctrls07.totQLat                  817997888                       # Total ticks spent queuing
system.mem_ctrls07.totMemAccLat            1304937488                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls07.totBusLat                 91929600                       # Total ticks spent in databus transfers
system.mem_ctrls07.avgQLat                   28473.89                       # Average queueing delay per DRAM burst
system.mem_ctrls07.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls07.avgMemAccLat              45423.89                       # Average memory access latency per DRAM burst
system.mem_ctrls07.avgRdBW                       1.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBW                       0.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls07.avgRdBWSys                    1.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBWSys                    0.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls07.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls07.busUtil                       0.02                       # Data bus utilization in percentage
system.mem_ctrls07.busUtilRead                   0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls07.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls07.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls07.avgWrQLen                    31.16                       # Average write queue length when enqueuing
system.mem_ctrls07.readRowHits                  25105                       # Number of row buffer hits during reads
system.mem_ctrls07.writeRowHits                 19360                       # Number of row buffer hits during writes
system.mem_ctrls07.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls07.writeRowHitRate              83.25                       # Row buffer hit rate for writes
system.mem_ctrls07.avgGap                123670849.80                       # Average gap between requests
system.mem_ctrls07.pageHitRate                  85.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls07.memoryStateTime::IDLE 732099524569                       # Time in different power states
system.mem_ctrls07.memoryStateTime::REF   70600307400                       # Time in different power states
system.mem_ctrls07.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT     786788191                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls07.actEnergy::0          6201014.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::1               6132672                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::2          6220972.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::3          6331046.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.preEnergy::0          4183224.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::1               4137120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::2               4196688                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::3               4270944                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.readEnergy::0             19953024                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::1         19610073.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::2         19609075.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::3         19852684.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.writeEnergy::0        13091880.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::1        12919772.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::2        13062021.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::3        13168189.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::0      67402246525.440002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::1      67402246525.440002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::2      67402246525.440002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::3      67402246525.440002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.actBackEnergy::0      19642506194.879997                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::1      19642157026.560001                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::2      19646019766.079998                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::3      19648883208.959999                       # Energy for active background per rank (pJ)
system.mem_ctrls07.preBackEnergy::0      217518256800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::1      217518563088                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::2      217515174720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::3      217512662928                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.totalEnergy::0        304606438663.679993                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::1        304605766277.760010                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::2        304606529768.640015                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::3        304607415527.039978                       # Total energy per rank (pJ)
system.mem_ctrls07.averagePower::0          77.855170                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::1          77.854998                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::2          77.855193                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::3          77.855420                       # Core power per rank (mW)
system.mem_ctrls00.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls00.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls00.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls00.atomic_min_count                 0                       # atomic min count
system.mem_ctrls00.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls00.bytes_read::system.cpu0.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.data        93696                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.data       199424                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.data       107520                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.inst          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.data        40192                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.inst          512                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu4.data        68608                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu5.data       406016                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.data         1280                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::total           929536                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu0.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu1.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu2.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu3.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu4.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu5.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu7.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::total        12032                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_written::writebacks       748800                       # Number of bytes written to this memory
system.mem_ctrls00.bytes_written::total        748800                       # Number of bytes written to this memory
system.mem_ctrls00.num_reads::system.cpu0.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.data          366                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.data          779                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.data          420                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.data          157                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu4.data          268                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu5.data         1586                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::total              3631                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_writes::writebacks         2925                       # Number of write requests responded to by this memory
system.mem_ctrls00.num_writes::total             2925                       # Number of write requests responded to by this memory
system.mem_ctrls00.bw_read::system.cpu0.inst         1593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.data       116612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.dtb.walker          637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.inst         2230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.data       248198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.inst         3823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.data       133817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.inst          319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.data        50022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.dtb.walker          319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.inst          637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu4.data        85388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.inst         4461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu5.data       505318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.inst         1912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.data         1593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::total             1156879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu0.inst         1593                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu1.inst         2230                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu2.inst         3823                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu3.inst          319                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu4.inst          637                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu5.inst         4461                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu7.inst         1912                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::total          14975                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::writebacks        931939                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::total             931939                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_total::writebacks        931939                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.inst         1593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.data       116612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.dtb.walker          637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.inst         2230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.data       248198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.inst         3823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.data       133817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.inst          319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.data        50022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.dtb.walker          319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.inst          637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu4.data        85388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.inst         4461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu5.data       505318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.inst         1912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.data         1593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::total            2088818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.readReqs                      3631                       # Number of read requests accepted
system.mem_ctrls00.writeReqs                     2925                       # Number of write requests accepted
system.mem_ctrls00.readBursts                   29048                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls00.writeBursts                  23400                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls00.bytesReadDRAM               929056                       # Total number of bytes read from DRAM
system.mem_ctrls00.bytesReadWrQ                   480                       # Total number of bytes read from write queue
system.mem_ctrls00.bytesWritten                748544                       # Total number of bytes written to DRAM
system.mem_ctrls00.bytesReadSys                929536                       # Total read bytes from the system interface side
system.mem_ctrls00.bytesWrittenSys             748800                       # Total written bytes from the system interface side
system.mem_ctrls00.servicedByWrQ                   15                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls00.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls00.neitherReadNorWriteReqs           98                       # Number of requests that are neither read nor write
system.mem_ctrls00.perBankRdBursts::0            3608                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::1            3552                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::2            3577                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::3            3512                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::4            3736                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::5            3712                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::6            3744                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::7            3592                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::0            2920                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::1            2864                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::2            2913                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::3            2848                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::4            2999                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::5            2952                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::6            2992                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::7            2904                       # Per bank write bursts
system.mem_ctrls00.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls00.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls00.totGap                803607386000                       # Total gap between requests
system.mem_ctrls00.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::5               29048                       # Read request sizes (log2)
system.mem_ctrls00.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::5              23400                       # Write request sizes (log2)
system.mem_ctrls00.rdQLenPdf::0                  3629                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::1                  3628                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::2                  3628                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::3                  3628                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::4                  3629                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::5                  3629                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::6                  3629                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::7                  3629                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::8                     1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::9                     1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::10                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::11                    1                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::15                  969                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::16                  969                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::17                  970                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::18                  970                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::19                  970                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::20                  971                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::21                  971                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::22                  972                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::23                  971                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::24                  971                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::25                  970                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::26                  970                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::27                  970                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::28                  970                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::29                  977                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::30                  983                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::31                  983                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::32                  983                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::33                  983                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::34                  983                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::35                  983                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::36                  982                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::37                  975                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::38                  968                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::40                    2                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::41                    2                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::42                    2                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::43                    2                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::44                    2                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::45                    2                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::46                    2                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.bytesPerActivate::samples         7593                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::mean   220.940340                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::gmean   190.325793                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::stdev    75.163908                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::32-63          963     12.68%     12.68% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::64-95           38      0.50%     13.18% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::96-127           30      0.40%     13.58% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::128-159           19      0.25%     13.83% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::160-191           32      0.42%     14.25% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::192-223           38      0.50%     14.75% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::224-255          952     12.54%     27.29% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::256-287         5521     72.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::total         7593                       # Bytes accessed per row activation
system.mem_ctrls00.rdPerTurnAround::samples          969                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::mean    29.953560                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::stdev    10.065432                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::0-1             1      0.10%      0.10% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::8-9             9      0.93%      1.03% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::16-17           78      8.05%      9.08% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::24-25          414     42.72%     51.81% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::32-33          256     26.42%     78.22% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::40-41          117     12.07%     90.30% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::48-49           60      6.19%     96.49% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::56-57           25      2.58%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::64-65            5      0.52%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::72-73            3      0.31%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::80-81            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::total          969                       # Reads before turning the bus around for writes
system.mem_ctrls00.wrPerTurnAround::samples          969                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::mean    24.140351                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::gmean    24.117851                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::stdev     1.156598                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::19              1      0.10%      0.10% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::21              1      0.10%      0.21% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::24            950     98.04%     98.25% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::32             16      1.65%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::40              1      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::total          969                       # Writes before turning the bus around for reads
system.mem_ctrls00.totQLat                  841840394                       # Total ticks spent queuing
system.mem_ctrls00.totMemAccLat            1333949744                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls00.totBusLat                 92905600                       # Total ticks spent in databus transfers
system.mem_ctrls00.avgQLat                   28995.98                       # Average queueing delay per DRAM burst
system.mem_ctrls00.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls00.avgMemAccLat              45945.98                       # Average memory access latency per DRAM burst
system.mem_ctrls00.avgRdBW                       1.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBW                       0.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls00.avgRdBWSys                    1.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBWSys                    0.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls00.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls00.busUtil                       0.02                       # Data bus utilization in percentage
system.mem_ctrls00.busUtilRead                   0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls00.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls00.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls00.avgWrQLen                    31.03                       # Average write queue length when enqueuing
system.mem_ctrls00.readRowHits                  25353                       # Number of row buffer hits during reads
system.mem_ctrls00.writeRowHits                 19479                       # Number of row buffer hits during writes
system.mem_ctrls00.readRowHitRate               87.32                       # Row buffer hit rate for reads
system.mem_ctrls00.writeRowHitRate              83.24                       # Row buffer hit rate for writes
system.mem_ctrls00.avgGap                122575867.30                       # Average gap between requests
system.mem_ctrls00.pageHitRate                  85.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls00.memoryStateTime::IDLE 732094823091                       # Time in different power states
system.mem_ctrls00.memoryStateTime::REF   70600307400                       # Time in different power states
system.mem_ctrls00.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT     791489669                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls00.actEnergy::0          6242745.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::1          6269961.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::2          6419347.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::3               6501600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.preEnergy::0               4211376                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::1               4229736                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::2               4330512                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::3               4386000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.readEnergy::0         20280499.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::1         20009932.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::2         20228582.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::3         20620953.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.writeEnergy::0        13324124.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::1        13191828.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::2        13367255.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::3        13506600.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::0      67402246525.440002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::1      67402246525.440002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::2      67402246525.440002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::3      67402246525.440002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.actBackEnergy::0      19644346702.079998                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::1      19647612884.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::2      19651332913.919998                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::3      19652941736.639999                       # Energy for active background per rank (pJ)
system.mem_ctrls00.preBackEnergy::0      217516642320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::1      217513777248                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::2      217510514064                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::3      217509102816.000031                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.totalEnergy::0        304607294292.479980                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::1        304607338116.479980                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::2        304608439200                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::3        304609306232.640015                       # Total energy per rank (pJ)
system.mem_ctrls00.averagePower::0          77.855389                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::1          77.855400                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::2          77.855681                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::3          77.855903                       # Core power per rank (mW)
system.mem_ctrls11.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls11.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls11.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls11.atomic_min_count                 0                       # atomic min count
system.mem_ctrls11.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls11.bytes_read::system.cpu0.inst          512                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.data        94208                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.inst          768                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.data       195584                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.data       107008                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.inst          512                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.data        40192                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.inst          512                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu4.data        64000                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu5.data       404224                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.data         1280                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::total           918784                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu0.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu1.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu2.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu3.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu4.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu5.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu7.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::total        10752                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_written::writebacks       740352                       # Number of bytes written to this memory
system.mem_ctrls11.bytes_written::total        740352                       # Number of bytes written to this memory
system.mem_ctrls11.num_reads::system.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.data          368                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.data          764                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.data          418                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.data          157                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu4.data          250                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu5.data         1579                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::total              3589                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_writes::writebacks         2892                       # Number of write requests responded to by this memory
system.mem_ctrls11.num_writes::total             2892                       # Number of write requests responded to by this memory
system.mem_ctrls11.bw_read::system.cpu0.inst          637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.data       117249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.dtb.walker          637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.inst          956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.data       243419                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.inst         1593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.data       133180                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.inst          637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.data        50022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.inst          637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu4.data        79653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.dtb.walker         1274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.inst         7009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu5.data       503088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.inst         1912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.data         1593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::total             1143497                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu0.inst          637                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu1.inst          956                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu2.inst         1593                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu3.inst          637                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu4.inst          637                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu5.inst         7009                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu7.inst         1912                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::total          13382                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::writebacks        921425                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::total             921425                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_total::writebacks        921425                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.inst          637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.data       117249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.dtb.walker          637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.inst          956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.data       243419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.inst         1593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.data       133180                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.inst          637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.data        50022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.inst          637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu4.data        79653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.dtb.walker         1274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.inst         7009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu5.data       503088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.inst         1912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.data         1593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::total            2064922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.readReqs                      3589                       # Number of read requests accepted
system.mem_ctrls11.writeReqs                     2892                       # Number of write requests accepted
system.mem_ctrls11.readBursts                   28712                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls11.writeBursts                  23136                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls11.bytesReadDRAM               918272                       # Total number of bytes read from DRAM
system.mem_ctrls11.bytesReadWrQ                   512                       # Total number of bytes read from write queue
system.mem_ctrls11.bytesWritten                740608                       # Total number of bytes written to DRAM
system.mem_ctrls11.bytesReadSys                918784                       # Total read bytes from the system interface side
system.mem_ctrls11.bytesWrittenSys             740352                       # Total written bytes from the system interface side
system.mem_ctrls11.servicedByWrQ                   16                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls11.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls11.neitherReadNorWriteReqs           98                       # Number of requests that are neither read nor write
system.mem_ctrls11.perBankRdBursts::0            3472                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::1            3600                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::2            3496                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::3            3560                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::4            3656                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::5            3576                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::6            3600                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::7            3736                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::0            2857                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::1            2848                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::2            2800                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::3            2839                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::4            2928                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::5            2872                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::6            2960                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::7            3040                       # Per bank write bursts
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls11.totGap                803486258000                       # Total gap between requests
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::5               28712                       # Read request sizes (log2)
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::5              23136                       # Write request sizes (log2)
system.mem_ctrls11.rdQLenPdf::0                  3587                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::1                  3587                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::2                  3587                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::3                  3587                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::4                  3587                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::5                  3587                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::6                  3587                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::7                  3587                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::15                  948                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::16                  948                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::17                  948                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::18                  948                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::19                  948                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::20                  948                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::21                  948                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::22                  950                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::23                  949                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::24                  949                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::25                  949                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::26                  949                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::27                  949                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::28                  949                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::29                  967                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::30                  990                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::31                  991                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::32                  991                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::33                  991                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::34                  991                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::35                  991                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::36                  991                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::37                  973                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::38                  948                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::39                    4                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::40                    4                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::41                    4                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::42                    4                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::43                    4                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::44                    4                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::45                    4                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::46                    4                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.bytesPerActivate::samples         7473                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::mean   221.983139                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::gmean   191.646384                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::stdev    74.540306                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::32-63          941     12.59%     12.59% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::64-95           26      0.35%     12.94% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::96-127           20      0.27%     13.21% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::128-159           15      0.20%     13.41% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::160-191           18      0.24%     13.65% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::192-223           27      0.36%     14.01% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::224-255          933     12.48%     26.50% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::256-287         5493     73.50%    100.00% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::total         7473                       # Bytes accessed per row activation
system.mem_ctrls11.rdPerTurnAround::samples          948                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::mean    30.270042                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::gmean    28.223044                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::stdev    11.732088                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::8-9            14      1.48%      1.48% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::16-17          122     12.87%     14.35% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::24-25          339     35.76%     50.11% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::32-33          240     25.32%     75.42% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::40-41          125     13.19%     88.61% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::48-49           69      7.28%     95.89% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::56-57           20      2.11%     98.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::64-65            9      0.95%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::72-73            6      0.63%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::80-81            2      0.21%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::104-105            1      0.11%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::112-113            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::total          948                       # Reads before turning the bus around for writes
system.mem_ctrls11.wrPerTurnAround::samples          948                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::mean    24.413502                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::gmean    24.359538                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::stdev     1.772102                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::24            899     94.83%     94.83% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::32             49      5.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::total          948                       # Writes before turning the bus around for reads
system.mem_ctrls11.totQLat                  818831604                       # Total ticks spent queuing
system.mem_ctrls11.totMemAccLat            1305228804                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls11.totBusLat                 91827200                       # Total ticks spent in databus transfers
system.mem_ctrls11.avgQLat                   28534.69                       # Average queueing delay per DRAM burst
system.mem_ctrls11.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls11.avgMemAccLat              45484.69                       # Average memory access latency per DRAM burst
system.mem_ctrls11.avgRdBW                       1.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBW                       0.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls11.avgRdBWSys                    1.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBWSys                    0.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls11.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls11.busUtil                       0.02                       # Data bus utilization in percentage
system.mem_ctrls11.busUtilRead                   0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls11.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls11.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls11.avgWrQLen                    31.19                       # Average write queue length when enqueuing
system.mem_ctrls11.readRowHits                  25074                       # Number of row buffer hits during reads
system.mem_ctrls11.writeRowHits                 19293                       # Number of row buffer hits during writes
system.mem_ctrls11.readRowHitRate               87.38                       # Row buffer hit rate for reads
system.mem_ctrls11.writeRowHitRate              83.39                       # Row buffer hit rate for writes
system.mem_ctrls11.avgGap                123975660.85                       # Average gap between requests
system.mem_ctrls11.pageHitRate                  85.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls11.memoryStateTime::IDLE 732119423948                       # Time in different power states
system.mem_ctrls11.memoryStateTime::REF   70600307400                       # Time in different power states
system.mem_ctrls11.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT     766479096                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls11.actEnergy::0               6135696                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::1          6145977.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::2          6213715.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::3          6348585.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.preEnergy::0               4139160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::1          4146096.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::2               4191792                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::3               4282776                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.readEnergy::0         19864166.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::1         19650009.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::2             19468800                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::3         19905100.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.writeEnergy::0        12936360.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::1            12939264                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::2        12982394.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::3        13254451.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::0      67402246525.440002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::1      67402246525.440002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::2      67402246525.440002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::3      67402246525.440002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.actBackEnergy::0      19643784454.079998                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::1      19645063862.399998                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::2      19649495744.639999                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::3      19651593107.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.preBackEnergy::0      217517135520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::1      217516013232                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::2      217512125616.000031                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::3      217510285824                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.totalEnergy::0        304606241882.880005                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::1        304606204967.039978                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::2        304606724588.160034                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::3        304607916370.559998                       # Total energy per rank (pJ)
system.mem_ctrls11.averagePower::0          77.855120                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::1          77.855110                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::2          77.855243                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::3          77.855548                       # Core power per rank (mW)
system.mem_ctrls04.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls04.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls04.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls04.atomic_min_count                 0                       # atomic min count
system.mem_ctrls04.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls04.bytes_read::system.cpu0.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu0.data        91904                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.data       200192                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.data       106752                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.inst          256                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.data        38656                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu4.data        63744                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.inst         5120                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu5.data       404224                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::total           917248                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu0.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu1.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu2.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu3.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu5.inst         5120                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu7.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::total        11264                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_written::writebacks       741632                       # Number of bytes written to this memory
system.mem_ctrls04.bytes_written::total        741632                       # Number of bytes written to this memory
system.mem_ctrls04.num_reads::system.cpu0.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu0.data          359                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.data          782                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.data          417                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.data          151                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu4.data          249                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.inst           20                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu5.data         1579                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::total              3583                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_writes::writebacks         2897                       # Number of write requests responded to by this memory
system.mem_ctrls04.num_writes::total             2897                       # Number of write requests responded to by this memory
system.mem_ctrls04.bw_read::system.cpu0.inst         2230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu0.data       114382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.inst         1912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.data       249154                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.inst         1593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.data       132861                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.inst          319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.data        48110                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu4.data        79334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.inst         6372                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu5.data       503088                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.inst         1593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.data          637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::total             1141586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu0.inst         2230                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu1.inst         1912                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu2.inst         1593                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu3.inst          319                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu5.inst         6372                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu7.inst         1593                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::total          14019                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::writebacks        923018                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::total             923018                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_total::writebacks        923018                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.inst         2230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.data       114382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.inst         1912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.data       249154                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.inst         1593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.data       132861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.inst          319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.data        48110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu4.data        79334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.inst         6372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu5.data       503088                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.inst         1593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.data          637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::total            2064604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.readReqs                      3583                       # Number of read requests accepted
system.mem_ctrls04.writeReqs                     2897                       # Number of write requests accepted
system.mem_ctrls04.readBursts                   28664                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls04.writeBursts                  23176                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls04.bytesReadDRAM               917248                       # Total number of bytes read from DRAM
system.mem_ctrls04.bytesReadWrQ                     0                       # Total number of bytes read from write queue
system.mem_ctrls04.bytesWritten                741888                       # Total number of bytes written to DRAM
system.mem_ctrls04.bytesReadSys                917248                       # Total read bytes from the system interface side
system.mem_ctrls04.bytesWrittenSys             741632                       # Total written bytes from the system interface side
system.mem_ctrls04.servicedByWrQ                    0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls04.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls04.neitherReadNorWriteReqs         1599                       # Number of requests that are neither read nor write
system.mem_ctrls04.perBankRdBursts::0            3512                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::1            3488                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::2            3504                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::3            3544                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::4            3680                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::5            3744                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::6            3624                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::7            3568                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::0            2888                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::1            2896                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::2            2823                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::3            2840                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::4            2969                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::5            2952                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::6            2936                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::7            2880                       # Per bank write bursts
system.mem_ctrls04.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls04.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls04.totGap                803607210000                       # Total gap between requests
system.mem_ctrls04.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::5               28664                       # Read request sizes (log2)
system.mem_ctrls04.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::5              23176                       # Write request sizes (log2)
system.mem_ctrls04.rdQLenPdf::0                  3581                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::1                  3581                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::2                  3582                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::3                  3582                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::4                  3582                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::5                  3582                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::6                  3582                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::7                  3582                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::8                     2                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::9                     2                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::10                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::11                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::12                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::13                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::14                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::15                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::15                  954                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::16                  954                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::17                  954                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::18                  954                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::19                  954                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::20                  954                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::21                  954                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::22                  956                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::23                  957                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::24                  957                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::25                  957                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::26                  957                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::27                  957                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::28                  957                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::29                  968                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::30                  984                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::31                  984                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::32                  984                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::33                  984                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::34                  984                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::35                  984                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::36                  984                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::37                  973                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::38                  955                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::40                    2                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::41                    2                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::42                    2                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::43                    2                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::44                    2                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::45                    2                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::46                    2                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.bytesPerActivate::samples         7531                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::mean   220.307529                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::gmean   189.544906                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::stdev    75.550280                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::32-63          955     12.68%     12.68% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::64-95           54      0.72%     13.40% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::96-127           34      0.45%     13.85% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::128-159           16      0.21%     14.06% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::160-191           38      0.50%     14.57% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::192-223           56      0.74%     15.31% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::224-255          931     12.36%     27.67% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::256-287         5447     72.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::total         7531                       # Bytes accessed per row activation
system.mem_ctrls04.rdPerTurnAround::samples          957                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::mean    29.951933                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::gmean    28.372928                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::stdev    10.194027                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::8-9             6      0.63%      0.63% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::16-17           98     10.24%     10.87% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::24-25          379     39.60%     50.47% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::32-33          256     26.75%     77.22% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::40-41          142     14.84%     92.06% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::48-49           45      4.70%     96.76% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::56-57           17      1.78%     98.54% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::64-65            9      0.94%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::72-73            2      0.21%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::80-81            2      0.21%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::88-89            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::total          957                       # Reads before turning the bus around for writes
system.mem_ctrls04.wrPerTurnAround::samples          957                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::mean    24.225705                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::gmean    24.190545                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::stdev     1.412455                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::17              2      0.21%      0.21% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::23              2      0.21%      0.42% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::24            924     96.55%     96.97% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::32             29      3.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::total          957                       # Writes before turning the bus around for reads
system.mem_ctrls04.totQLat                  822933664                       # Total ticks spent queuing
system.mem_ctrls04.totMemAccLat            1308788464                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls04.totBusLat                 91724800                       # Total ticks spent in databus transfers
system.mem_ctrls04.avgQLat                   28709.66                       # Average queueing delay per DRAM burst
system.mem_ctrls04.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls04.avgMemAccLat              45659.66                       # Average memory access latency per DRAM burst
system.mem_ctrls04.avgRdBW                       1.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBW                       0.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls04.avgRdBWSys                    1.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBWSys                    0.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls04.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls04.busUtil                       0.02                       # Data bus utilization in percentage
system.mem_ctrls04.busUtilRead                   0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls04.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls04.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls04.avgWrQLen                    31.05                       # Average write queue length when enqueuing
system.mem_ctrls04.readRowHits                  25038                       # Number of row buffer hits during reads
system.mem_ctrls04.writeRowHits                 19279                       # Number of row buffer hits during writes
system.mem_ctrls04.readRowHitRate               87.35                       # Row buffer hit rate for reads
system.mem_ctrls04.writeRowHitRate              83.19                       # Row buffer hit rate for writes
system.mem_ctrls04.avgGap                124013458.33                       # Average gap between requests
system.mem_ctrls04.pageHitRate                  85.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls04.memoryStateTime::IDLE 732089046927                       # Time in different power states
system.mem_ctrls04.memoryStateTime::REF   70600307400                       # Time in different power states
system.mem_ctrls04.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT     797265833                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls04.actEnergy::0          6034089.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::1          6165331.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::2          6306854.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::3          6272380.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.preEnergy::0          4070616.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::1               4159152                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::2               4254624                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::3               4231368                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.readEnergy::0         19198233.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::1         19557158.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::2         19975987.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::3         19638028.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.writeEnergy::0        12952535.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::1        12959170.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::2        13178557.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::3        13042114.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::0      67402246525.440002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::1      67402246525.440002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::2      67402246525.440002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::3      67402246525.440002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.actBackEnergy::0      19641140274.240002                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::1      19644491217.599998                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::2       19646865792                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::3      19649159490.240002                       # Energy for active background per rank (pJ)
system.mem_ctrls04.preBackEnergy::0      217519454976.000031                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::1      217516515552                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::2      217514432592                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::3      217512420576.000031                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.totalEnergy::0        304605097249.920044                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::1        304606094107.200012                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::2        304607260932.479980                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::3        304607010483.840027                       # Total energy per rank (pJ)
system.mem_ctrls04.averagePower::0          77.854827                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::1          77.855082                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::2          77.855380                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::3          77.855316                       # Core power per rank (mW)
system.mem_ctrls03.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls03.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls03.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls03.atomic_min_count                 0                       # atomic min count
system.mem_ctrls03.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls03.bytes_read::system.cpu0.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu0.data        92928                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.data       193536                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.data       108288                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.inst          256                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.data        41728                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.inst          512                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu4.data        63744                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu5.data       408576                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::total           924928                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu0.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu1.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu2.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu3.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu4.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu5.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::total        15616                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_written::writebacks       740864                       # Number of bytes written to this memory
system.mem_ctrls03.bytes_written::total        740864                       # Number of bytes written to this memory
system.mem_ctrls03.num_reads::system.cpu0.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu0.data          363                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.data          756                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.data          423                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.data          163                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu4.data          249                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu5.data         1596                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::total              3613                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_writes::writebacks         2894                       # Number of write requests responded to by this memory
system.mem_ctrls03.num_writes::total             2894                       # Number of write requests responded to by this memory
system.mem_ctrls03.bw_read::system.cpu0.inst         3505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu0.data       115656                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.inst         2230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.data       240870                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.inst         3823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.data       134773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.inst          319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.data        51934                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.inst          637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu4.data        79334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.inst         6691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu5.data       508504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.inst         2230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.data          637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::total             1151144                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu0.inst         3505                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu1.inst         2230                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu2.inst         3823                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu3.inst          319                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu4.inst          637                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu5.inst         6691                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu7.inst         2230                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::total          19435                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::writebacks        922062                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::total             922062                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_total::writebacks        922062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.inst         3505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.data       115656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.inst         2230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.data       240870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.inst         3823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.data       134773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.inst          319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.data        51934                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.inst          637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu4.data        79334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.inst         6691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu5.data       508504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.inst         2230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.data          637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::total            2073206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.readReqs                      3613                       # Number of read requests accepted
system.mem_ctrls03.writeReqs                     2894                       # Number of write requests accepted
system.mem_ctrls03.readBursts                   28904                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls03.writeBursts                  23152                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls03.bytesReadDRAM               924192                       # Total number of bytes read from DRAM
system.mem_ctrls03.bytesReadWrQ                   736                       # Total number of bytes read from write queue
system.mem_ctrls03.bytesWritten                741120                       # Total number of bytes written to DRAM
system.mem_ctrls03.bytesReadSys                924928                       # Total read bytes from the system interface side
system.mem_ctrls03.bytesWrittenSys             740864                       # Total written bytes from the system interface side
system.mem_ctrls03.servicedByWrQ                   23                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls03.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls03.neitherReadNorWriteReqs          300                       # Number of requests that are neither read nor write
system.mem_ctrls03.perBankRdBursts::0            3632                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::1            3505                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::2            3552                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::3            3624                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::4            3696                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::5            3664                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::6            3672                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::7            3536                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::0            2920                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::1            2848                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::2            2864                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::3            2865                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::4            2952                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::5            2932                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::6            2944                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::7            2835                       # Per bank write bursts
system.mem_ctrls03.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls03.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls03.totGap                803622529000                       # Total gap between requests
system.mem_ctrls03.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::5               28904                       # Read request sizes (log2)
system.mem_ctrls03.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::5              23152                       # Write request sizes (log2)
system.mem_ctrls03.rdQLenPdf::0                  3611                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::1                  3610                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::2                  3610                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::3                  3610                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::4                  3610                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::5                  3610                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::6                  3610                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::7                  3610                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::15                  950                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::16                  950                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::17                  952                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::18                  952                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::19                  952                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::20                  953                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::21                  953                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::22                  954                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::23                  956                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::24                  956                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::25                  956                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::26                  956                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::27                  956                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::28                  956                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::29                  967                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::30                  983                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::31                  982                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::32                  982                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::33                  980                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::34                  980                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::35                  980                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::36                  979                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::37                  968                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::38                  951                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::39                    6                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::40                    6                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::41                    6                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::42                    6                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::43                    6                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::44                    6                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::45                    6                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::46                    6                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.bytesPerActivate::samples         7542                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::mean   220.805091                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::gmean   190.026874                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::stdev    75.362924                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::32-63          964     12.78%     12.78% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::64-95           37      0.49%     13.27% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::96-127           28      0.37%     13.64% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::128-159           19      0.25%     13.90% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::160-191           33      0.44%     14.33% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::192-223           35      0.46%     14.80% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::224-255          940     12.46%     27.26% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::256-287         5486     72.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::total         7542                       # Bytes accessed per row activation
system.mem_ctrls03.rdPerTurnAround::samples          955                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::mean    30.250262                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::stdev    10.911748                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::0-1             2      0.21%      0.21% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::8-9             5      0.52%      0.73% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::16-17          114     11.94%     12.67% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::24-25          351     36.75%     49.42% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::32-33          249     26.07%     75.50% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::40-41          144     15.08%     90.58% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::48-49           48      5.03%     95.60% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::56-57           24      2.51%     98.12% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::64-65           14      1.47%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::72-73            1      0.10%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::80-81            2      0.21%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::96-97            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::total          955                       # Reads before turning the bus around for writes
system.mem_ctrls03.wrPerTurnAround::samples          955                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::mean    24.251309                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::gmean    24.210627                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::stdev     1.515706                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::16              1      0.10%      0.10% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::19              3      0.31%      0.42% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::23              1      0.10%      0.52% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::24            917     96.02%     96.54% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::32             33      3.46%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::total          955                       # Writes before turning the bus around for reads
system.mem_ctrls03.totQLat                  850501739                       # Total ticks spent queuing
system.mem_ctrls03.totMemAccLat            1340034689                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls03.totBusLat                 92419200                       # Total ticks spent in databus transfers
system.mem_ctrls03.avgQLat                   29448.49                       # Average queueing delay per DRAM burst
system.mem_ctrls03.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls03.avgMemAccLat              46398.49                       # Average memory access latency per DRAM burst
system.mem_ctrls03.avgRdBW                       1.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBW                       0.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls03.avgRdBWSys                    1.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBWSys                    0.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls03.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls03.busUtil                       0.02                       # Data bus utilization in percentage
system.mem_ctrls03.busUtilRead                   0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls03.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls03.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls03.avgWrQLen                    31.25                       # Average write queue length when enqueuing
system.mem_ctrls03.readRowHits                  25230                       # Number of row buffer hits during reads
system.mem_ctrls03.writeRowHits                 19269                       # Number of row buffer hits during writes
system.mem_ctrls03.readRowHitRate               87.36                       # Row buffer hit rate for reads
system.mem_ctrls03.writeRowHitRate              83.23                       # Row buffer hit rate for writes
system.mem_ctrls03.avgGap                123501233.90                       # Average gap between requests
system.mem_ctrls03.pageHitRate                  85.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls03.memoryStateTime::IDLE 732096269587                       # Time in different power states
system.mem_ctrls03.memoryStateTime::REF   70600307400                       # Time in different power states
system.mem_ctrls03.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT     790043173                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls03.actEnergy::0          6115132.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::1          6180451.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::2          6294758.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::3               6241536                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.preEnergy::0               4125288                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::1               4169352                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::2               4246464                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::3               4210560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.readEnergy::0         19529702.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::1         19709913.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::2         20076326.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::3         19585612.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.writeEnergy::0        12975759.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::1        12982809.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::2            13105152                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::3        13075292.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::0      67402246525.440002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::1      67402246525.440002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::2      67402246525.440002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::3      67402246525.440002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.actBackEnergy::0      19643120755.200001                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::1      19646282367.360001                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::2      19646075306.879997                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::3      19647377314.560001                       # Energy for active background per rank (pJ)
system.mem_ctrls03.preBackEnergy::0      217517717712                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::1      217514944368                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::2      217515126000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::3      217513983888                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.totalEnergy::0        304605830875.200012                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::1        304606515787.200012                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::2        304607170533.119995                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::3        304606720728.960022                       # Total energy per rank (pJ)
system.mem_ctrls03.averagePower::0          77.855015                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::1          77.855190                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::2          77.855357                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::3          77.855242                       # Core power per rank (mW)
system.mem_ctrls05.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls05.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls05.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls05.atomic_min_count                 0                       # atomic min count
system.mem_ctrls05.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls05.bytes_read::system.cpu0.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu0.data        93696                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.data       193536                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.data       103936                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.inst          256                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.data        39936                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.inst          512                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu4.data        68608                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu5.data       407296                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.inst         2816                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::total           924416                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu0.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu1.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu2.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu3.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu4.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu5.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu7.inst         2816                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::total        17408                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_written::writebacks       744192                       # Number of bytes written to this memory
system.mem_ctrls05.bytes_written::total        744192                       # Number of bytes written to this memory
system.mem_ctrls05.num_reads::system.cpu0.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu0.data          366                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.data          756                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.data          406                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.data          156                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu4.data          268                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu5.data         1591                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::total              3611                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_writes::writebacks         2907                       # Number of write requests responded to by this memory
system.mem_ctrls05.num_writes::total             2907                       # Number of write requests responded to by this memory
system.mem_ctrls05.bw_read::system.cpu0.inst         1593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu0.data       116612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.inst         3186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.data       240870                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.inst         3505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.data       129356                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.inst          319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.data        49703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.inst          637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu4.data        85388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.inst         8921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu5.data       506911                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.inst         3505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::total             1150507                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu0.inst         1593                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu1.inst         3186                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu2.inst         3505                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu3.inst          319                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu4.inst          637                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu5.inst         8921                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu7.inst         3505                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::total          21666                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::writebacks        926204                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::total             926204                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_total::writebacks        926204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.inst         1593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.data       116612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.inst         3186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.data       240870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.inst         3505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.data       129356                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.inst          319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.data        49703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.inst          637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu4.data        85388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.inst         8921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu5.data       506911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.inst         3505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::total            2076711                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.readReqs                      3611                       # Number of read requests accepted
system.mem_ctrls05.writeReqs                     2907                       # Number of write requests accepted
system.mem_ctrls05.readBursts                   28888                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls05.writeBursts                  23256                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls05.bytesReadDRAM               923936                       # Total number of bytes read from DRAM
system.mem_ctrls05.bytesReadWrQ                   480                       # Total number of bytes read from write queue
system.mem_ctrls05.bytesWritten                743936                       # Total number of bytes written to DRAM
system.mem_ctrls05.bytesReadSys                924416                       # Total read bytes from the system interface side
system.mem_ctrls05.bytesWrittenSys             744192                       # Total written bytes from the system interface side
system.mem_ctrls05.servicedByWrQ                   15                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls05.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls05.neitherReadNorWriteReqs           23                       # Number of requests that are neither read nor write
system.mem_ctrls05.perBankRdBursts::0            3496                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::1            3536                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::2            3520                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::3            3592                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::4            3720                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::5            3752                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::6            3649                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::7            3608                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::0            2896                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::1            2897                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::2            2824                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::3            2872                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::4            2968                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::5            2992                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::6            2928                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::7            2871                       # Per bank write bursts
system.mem_ctrls05.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls05.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls05.totGap                803633911000                       # Total gap between requests
system.mem_ctrls05.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::5               28888                       # Read request sizes (log2)
system.mem_ctrls05.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::5              23256                       # Write request sizes (log2)
system.mem_ctrls05.rdQLenPdf::0                  3609                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::1                  3608                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::2                  3608                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::3                  3608                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::4                  3608                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::5                  3608                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::6                  3608                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::7                  3608                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::8                     1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::9                     1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::10                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::11                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::12                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::13                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::14                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::15                    1                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::15                  957                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::16                  957                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::17                  957                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::18                  957                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::19                  957                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::20                  957                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::21                  957                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::22                  957                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::23                  958                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::24                  958                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::25                  958                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::26                  958                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::27                  958                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::28                  958                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::29                  973                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::30                  986                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::31                  985                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::32                  985                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::33                  986                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::34                  986                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::35                  986                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::36                  986                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::37                  971                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::38                  958                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::39                    7                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::40                    7                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::41                    6                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::42                    6                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::43                    6                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::44                    6                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::45                    6                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::46                    6                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.bytesPerActivate::samples         7534                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::mean   221.379347                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::gmean   190.855396                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::stdev    74.944215                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::32-63          953     12.65%     12.65% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::64-95           34      0.45%     13.10% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::96-127           27      0.36%     13.46% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::128-159           11      0.15%     13.60% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::160-191           33      0.44%     14.04% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::192-223           35      0.46%     14.51% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::224-255          928     12.32%     26.83% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::256-287         5513     73.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::total         7534                       # Bytes accessed per row activation
system.mem_ctrls05.rdPerTurnAround::samples          957                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::mean    30.161964                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::stdev    11.239495                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::0-1             1      0.10%      0.10% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::8-9            15      1.57%      1.67% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::16-17          122     12.75%     14.42% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::24-25          333     34.80%     49.22% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::32-33          246     25.71%     74.92% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::40-41          141     14.73%     89.66% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::48-49           61      6.37%     96.03% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::56-57           20      2.09%     98.12% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::64-65           11      1.15%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::72-73            5      0.52%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::80-81            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::96-97            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::total          957                       # Reads before turning the bus around for writes
system.mem_ctrls05.wrPerTurnAround::samples          957                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::mean    24.292581                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::gmean    24.253844                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::stdev     1.502466                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::24            922     96.34%     96.34% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::32             35      3.66%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::total          957                       # Writes before turning the bus around for reads
system.mem_ctrls05.totQLat                  821120986                       # Total ticks spent queuing
system.mem_ctrls05.totMemAccLat            1310518336                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls05.totBusLat                 92393600                       # Total ticks spent in databus transfers
system.mem_ctrls05.avgQLat                   28439.06                       # Average queueing delay per DRAM burst
system.mem_ctrls05.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls05.avgMemAccLat              45389.06                       # Average memory access latency per DRAM burst
system.mem_ctrls05.avgRdBW                       1.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBW                       0.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls05.avgRdBWSys                    1.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBWSys                    0.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls05.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls05.busUtil                       0.02                       # Data bus utilization in percentage
system.mem_ctrls05.busUtilRead                   0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls05.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls05.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls05.avgWrQLen                    31.19                       # Average write queue length when enqueuing
system.mem_ctrls05.readRowHits                  25233                       # Number of row buffer hits during reads
system.mem_ctrls05.writeRowHits                 19354                       # Number of row buffer hits during writes
system.mem_ctrls05.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls05.writeRowHitRate              83.22                       # Row buffer hit rate for writes
system.mem_ctrls05.avgGap                123294555.23                       # Average gap between requests
system.mem_ctrls05.pageHitRate                  85.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls05.memoryStateTime::IDLE 732097987653                       # Time in different power states
system.mem_ctrls05.memoryStateTime::REF   70600307400                       # Time in different power states
system.mem_ctrls05.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT     788325107                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls05.actEnergy::0          6031670.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::1          6173798.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::2          6273590.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::3          6275404.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.preEnergy::0          4068984.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::1          4164864.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::2               4232184                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::3               4233408                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.readEnergy::0         19253644.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::1         19713907.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::2         19916083.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::3             19725888                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.writeEnergy::0        12926407.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::1        12962488.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::2        13095198.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::3        13055385.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::0      67402246525.440002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::1      67402246525.440002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::2      67402246525.440002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::3      67402246525.440002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.actBackEnergy::0      19642830027.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::1      19645806795.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::2      19648698583.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::3      19650460294.079998                       # Energy for active background per rank (pJ)
system.mem_ctrls05.preBackEnergy::0      217517972736.000031                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::1      217515361536.000031                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::2      217512824880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::3      217511279520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.totalEnergy::0        304605329996.160034                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::1        304606429915.200012                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::2        304607287045.440002                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::3        304607276425.919983                       # Total energy per rank (pJ)
system.mem_ctrls05.averagePower::0          77.854886                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::1          77.855168                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::2          77.855387                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::3          77.855384                       # Core power per rank (mW)
system.realview.vram.atomic_fadd_count              0                       # atomic fadd count
system.realview.vram.atomic_min_count               0                       # atomic min count
system.realview.vram.atomic_inc_count               0                       # atomic inc count
system.mem_ctrls14.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls14.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls14.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls14.atomic_min_count                 0                       # atomic min count
system.mem_ctrls14.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls14.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu0.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu0.data        94208                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.data       194048                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.data        98816                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.data        38144                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.inst          768                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu4.data        67840                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.inst         4352                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu5.data       409344                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.inst          512                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::total           915456                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu0.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu1.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu2.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu4.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu5.inst         4352                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu7.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::total        10496                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_written::writebacks       742144                       # Number of bytes written to this memory
system.mem_ctrls14.bytes_written::total        742144                       # Number of bytes written to this memory
system.mem_ctrls14.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu0.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu0.data          368                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.data          758                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.data          386                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.data          149                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu4.data          265                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.inst           17                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu5.data         1599                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::total              3576                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_writes::writebacks         2899                       # Number of write requests responded to by this memory
system.mem_ctrls14.num_writes::total             2899                       # Number of write requests responded to by this memory
system.mem_ctrls14.bw_read::system.cpu0.dtb.walker          319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu0.inst         1912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu0.data       117249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.dtb.walker          319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.inst         1274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.data       241508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.dtb.walker          319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.inst         2868                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.data       122984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.data        47473                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.dtb.walker          319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.inst          956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu4.data        84432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.dtb.walker          956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.inst         5416                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu5.data       509460                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.inst          637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.data          956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::total             1139355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu0.inst         1912                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu1.inst         1274                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu2.inst         2868                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu4.inst          956                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu5.inst         5416                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu7.inst          637                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::total          13063                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::writebacks        923655                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::total             923655                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_total::writebacks        923655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.dtb.walker          319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.inst         1912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.data       117249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.dtb.walker          319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.inst         1274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.data       241508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.dtb.walker          319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.inst         2868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.data       122984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.data        47473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.dtb.walker          319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.inst          956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu4.data        84432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.dtb.walker          956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.inst         5416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu5.data       509460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.inst          637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.data          956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::total            2063011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.readReqs                      3576                       # Number of read requests accepted
system.mem_ctrls14.writeReqs                     2899                       # Number of write requests accepted
system.mem_ctrls14.readBursts                   28608                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls14.writeBursts                  23192                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls14.bytesReadDRAM               915200                       # Total number of bytes read from DRAM
system.mem_ctrls14.bytesReadWrQ                   256                       # Total number of bytes read from write queue
system.mem_ctrls14.bytesWritten                741888                       # Total number of bytes written to DRAM
system.mem_ctrls14.bytesReadSys                915456                       # Total read bytes from the system interface side
system.mem_ctrls14.bytesWrittenSys             742144                       # Total written bytes from the system interface side
system.mem_ctrls14.servicedByWrQ                    8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls14.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls14.neitherReadNorWriteReqs            8                       # Number of requests that are neither read nor write
system.mem_ctrls14.perBankRdBursts::0            3584                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::1            3584                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::2            3504                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::3            3544                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::4            3656                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::5            3640                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::6            3552                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::7            3536                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::0            2793                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::1            2928                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::2            2856                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::3            2896                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::4            2952                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::5            2944                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::6            2928                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::7            2887                       # Per bank write bursts
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls14.totGap                803641686000                       # Total gap between requests
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::5               28608                       # Read request sizes (log2)
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::5              23192                       # Write request sizes (log2)
system.mem_ctrls14.rdQLenPdf::0                  3574                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::1                  3574                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::2                  3574                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::3                  3574                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::4                  3574                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::5                  3574                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::6                  3574                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::7                  3574                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::8                     1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::9                     1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::10                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::11                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::12                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::13                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::14                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::15                    1                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::15                  951                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::16                  951                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::17                  951                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::18                  951                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::19                  951                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::20                  951                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::21                  951                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::22                  951                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::23                  952                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::24                  952                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::25                  952                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::26                  952                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::27                  952                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::28                  952                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::29                  959                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::30                  988                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::31                  988                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::32                  989                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::33                  989                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::34                  989                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::35                  989                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::36                  989                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::37                  982                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::38                  953                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::39                    8                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::40                    7                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::41                    7                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::42                    7                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::43                    7                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::44                    7                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::45                    7                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::46                    7                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.bytesPerActivate::samples         7477                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::mean   221.624716                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::gmean   191.182579                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::stdev    74.761206                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::32-63          944     12.63%     12.63% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::64-95           31      0.41%     13.04% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::96-127           24      0.32%     13.36% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::128-159           10      0.13%     13.49% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::160-191           27      0.36%     13.86% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::192-223           31      0.41%     14.27% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::224-255          935     12.51%     26.78% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::256-287         5475     73.22%    100.00% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::total         7477                       # Bytes accessed per row activation
system.mem_ctrls14.rdPerTurnAround::samples          951                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::mean    30.048370                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::gmean    27.890129                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::stdev    11.909562                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::8-9            17      1.79%      1.79% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::16-17          138     14.51%     16.30% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::24-25          327     34.38%     50.68% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::32-33          239     25.13%     75.81% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::40-41          129     13.56%     89.38% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::48-49           47      4.94%     94.32% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::56-57           33      3.47%     97.79% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::64-65           13      1.37%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::72-73            4      0.42%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::80-81            3      0.32%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::112-113            1      0.11%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::total          951                       # Reads before turning the bus around for writes
system.mem_ctrls14.wrPerTurnAround::samples          951                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::mean    24.378549                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::gmean    24.328939                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::stdev     1.699450                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::24            906     95.27%     95.27% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::32             45      4.73%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::total          951                       # Writes before turning the bus around for reads
system.mem_ctrls14.totQLat                  811159640                       # Total ticks spent queuing
system.mem_ctrls14.totMemAccLat            1295929640                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls14.totBusLat                 91520000                       # Total ticks spent in databus transfers
system.mem_ctrls14.avgQLat                   28362.23                       # Average queueing delay per DRAM burst
system.mem_ctrls14.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls14.avgMemAccLat              45312.23                       # Average memory access latency per DRAM burst
system.mem_ctrls14.avgRdBW                       1.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBW                       0.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls14.avgRdBWSys                    1.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBWSys                    0.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls14.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls14.busUtil                       0.02                       # Data bus utilization in percentage
system.mem_ctrls14.busUtilRead                   0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls14.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls14.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls14.avgWrQLen                    31.04                       # Average write queue length when enqueuing
system.mem_ctrls14.readRowHits                  24994                       # Number of row buffer hits during reads
system.mem_ctrls14.writeRowHits                 19313                       # Number of row buffer hits during writes
system.mem_ctrls14.readRowHitRate               87.39                       # Row buffer hit rate for reads
system.mem_ctrls14.writeRowHitRate              83.27                       # Row buffer hit rate for writes
system.mem_ctrls14.avgGap                124114546.10                       # Average gap between requests
system.mem_ctrls14.pageHitRate                  85.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls14.memoryStateTime::IDLE 732102519898                       # Time in different power states
system.mem_ctrls14.memoryStateTime::REF   70600307400                       # Time in different power states
system.mem_ctrls14.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT     783792862                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls14.actEnergy::0          6119366.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::1               6102432                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::2          6285081.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::3          6202828.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.preEnergy::0          4128144.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::1               4116720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::2               4239936                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::3               4184448                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.readEnergy::0         19680460.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::1             19269120                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::2         19781299.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::3             19341504                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.writeEnergy::0        12962903.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::1        12899450.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::2        13168189.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::3        12945899.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::0      67402246525.440002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::1      67402246525.440002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::2      67402246525.440002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::3      67402246525.440002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.actBackEnergy::0       19642856184                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::1      19644417017.279999                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::2      19647892995.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::3      19646653204.799999                       # Energy for active background per rank (pJ)
system.mem_ctrls14.preBackEnergy::0      217517949792                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::1      217516580640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::2      217513531536.000031                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::3      217514619072                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.totalEnergy::0        304605943375.679993                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::1        304605631905.599976                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::2        304607145563.520020                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::3        304606193482.559998                       # Total energy per rank (pJ)
system.mem_ctrls14.averagePower::0          77.855043                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::1          77.854964                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::2          77.855351                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::3          77.855107                       # Core power per rank (mW)
system.mem_ctrls06.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls06.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls06.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls06.atomic_min_count                 0                       # atomic min count
system.mem_ctrls06.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls06.bytes_read::system.cpu0.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu0.data        90880                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.data       192512                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.data       100864                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.inst          256                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.data        41472                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.inst          512                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu4.data        67584                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.inst         4864                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu5.data       410368                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::total           915968                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu0.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu1.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu2.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu3.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu4.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu5.inst         4864                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::total        12288                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_written::writebacks       740864                       # Number of bytes written to this memory
system.mem_ctrls06.bytes_written::total        740864                       # Number of bytes written to this memory
system.mem_ctrls06.num_reads::system.cpu0.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu0.data          355                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.data          752                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.data          394                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.data          162                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu4.data          264                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu5.data         1603                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::total              3578                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_writes::writebacks         2894                       # Number of write requests responded to by this memory
system.mem_ctrls06.num_writes::total             2894                       # Number of write requests responded to by this memory
system.mem_ctrls06.bw_read::system.cpu0.inst         1274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu0.data       113107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.inst         1912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.data       239596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.inst         2868                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.data       125533                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.inst          319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.data        51615                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.inst          637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu4.data        84113                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.inst         6054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu5.data       510735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.inst         2230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::total             1139993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu0.inst         1274                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu1.inst         1912                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu2.inst         2868                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu3.inst          319                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu4.inst          637                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu5.inst         6054                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu7.inst         2230                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::total          15293                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::writebacks        922062                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::total             922062                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_total::writebacks        922062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.inst         1274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.data       113107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.inst         1912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.data       239596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.inst         2868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.data       125533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.inst          319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.data        51615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.inst          637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu4.data        84113                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.inst         6054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu5.data       510735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.inst         2230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::total            2062055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.readReqs                      3578                       # Number of read requests accepted
system.mem_ctrls06.writeReqs                     2894                       # Number of write requests accepted
system.mem_ctrls06.readBursts                   28624                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls06.writeBursts                  23152                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls06.bytesReadDRAM               915456                       # Total number of bytes read from DRAM
system.mem_ctrls06.bytesReadWrQ                   512                       # Total number of bytes read from write queue
system.mem_ctrls06.bytesWritten                740352                       # Total number of bytes written to DRAM
system.mem_ctrls06.bytesReadSys                915968                       # Total read bytes from the system interface side
system.mem_ctrls06.bytesWrittenSys             740864                       # Total written bytes from the system interface side
system.mem_ctrls06.servicedByWrQ                   16                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls06.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls06.neitherReadNorWriteReqs           15                       # Number of requests that are neither read nor write
system.mem_ctrls06.perBankRdBursts::0            3528                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::1            3552                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::2            3544                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::3            3496                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::4            3688                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::5            3584                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::6            3624                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::7            3592                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::0            2896                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::1            2904                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::2            2864                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::3            2808                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::4            2960                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::5            2919                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::6            2937                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::7            2848                       # Per bank write bursts
system.mem_ctrls06.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls06.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls06.totGap                803615262000                       # Total gap between requests
system.mem_ctrls06.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::5               28624                       # Read request sizes (log2)
system.mem_ctrls06.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::5              23152                       # Write request sizes (log2)
system.mem_ctrls06.rdQLenPdf::0                  3576                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::1                  3576                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::2                  3576                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::3                  3576                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::4                  3576                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::5                  3576                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::6                  3576                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::7                  3576                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::8                     0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::9                     0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::15                  954                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::16                  954                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::17                  954                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::18                  954                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::19                  954                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::20                  954                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::21                  954                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::22                  955                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::23                  955                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::24                  955                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::25                  955                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::26                  955                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::27                  955                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::28                  955                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::29                  964                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::30                  984                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::31                  983                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::32                  983                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::33                  983                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::34                  983                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::35                  983                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::36                  983                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::37                  974                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::38                  953                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::40                    2                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::41                    2                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::42                    2                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::43                    2                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::44                    2                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::45                    2                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::46                    2                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.bytesPerActivate::samples         7504                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::mean   220.656716                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::gmean   190.149589                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::stdev    75.227919                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::32-63          941     12.54%     12.54% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::64-95           49      0.65%     13.19% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::96-127           38      0.51%     13.70% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::128-159           19      0.25%     13.95% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::160-191           43      0.57%     14.53% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::192-223           47      0.63%     15.15% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::224-255          918     12.23%     27.39% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::256-287         5449     72.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::total         7504                       # Bytes accessed per row activation
system.mem_ctrls06.rdPerTurnAround::samples          953                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::mean    30.010493                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::stdev    11.944017                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::0-1             2      0.21%      0.21% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::8-9            18      1.89%      2.10% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::16-17          110     11.54%     13.64% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::24-25          371     38.93%     52.57% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::32-33          238     24.97%     77.54% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::40-41          111     11.65%     89.19% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::48-49           50      5.25%     94.44% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::56-57           28      2.94%     97.38% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::64-65           12      1.26%     98.64% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::72-73            8      0.84%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::80-81            3      0.31%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::88-89            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::96-97            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::total          953                       # Reads before turning the bus around for writes
system.mem_ctrls06.wrPerTurnAround::samples          953                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::mean    24.277020                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::gmean    24.240276                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::stdev     1.463443                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::24            920     96.54%     96.54% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::32             33      3.46%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::total          953                       # Writes before turning the bus around for reads
system.mem_ctrls06.totQLat                  810192392                       # Total ticks spent queuing
system.mem_ctrls06.totMemAccLat            1295097992                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls06.totBusLat                 91545600                       # Total ticks spent in databus transfers
system.mem_ctrls06.avgQLat                   28320.48                       # Average queueing delay per DRAM burst
system.mem_ctrls06.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls06.avgMemAccLat              45270.48                       # Average memory access latency per DRAM burst
system.mem_ctrls06.avgRdBW                       1.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBW                       0.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls06.avgRdBWSys                    1.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBWSys                    0.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls06.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls06.busUtil                       0.02                       # Data bus utilization in percentage
system.mem_ctrls06.busUtilRead                   0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls06.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls06.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls06.avgWrQLen                    31.08                       # Average write queue length when enqueuing
system.mem_ctrls06.readRowHits                  25005                       # Number of row buffer hits during reads
system.mem_ctrls06.writeRowHits                 19235                       # Number of row buffer hits during writes
system.mem_ctrls06.readRowHitRate               87.41                       # Row buffer hit rate for reads
system.mem_ctrls06.writeRowHitRate              83.08                       # Row buffer hit rate for writes
system.mem_ctrls06.avgGap                124167994.75                       # Average gap between requests
system.mem_ctrls06.pageHitRate                  85.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls06.memoryStateTime::IDLE 732097877951                       # Time in different power states
system.mem_ctrls06.memoryStateTime::REF   70600307400                       # Time in different power states
system.mem_ctrls06.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT     788434809                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls06.actEnergy::0          6161097.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::1               6126624                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::2          6291129.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::3          6339513.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.preEnergy::0          4156296.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::1               4133040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::2               4244016                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::3               4276656                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.readEnergy::0         19573132.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::1             19261632                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::2         19729382.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::3             19928064                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.writeEnergy::0        12985712.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::1        12833095.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::2        13078609.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::3        13105566.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::0      67402246525.440002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::1      67402246525.440002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::2      67402246525.440002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::3      67402246525.440002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.actBackEnergy::0      19643797805.760002                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::1      19644112883.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::2      19648293163.200001                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::3       19648672920                       # Energy for active background per rank (pJ)
system.mem_ctrls06.preBackEnergy::0      217517123808                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::1      217516847424                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::2      217513180512                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::3      217512847392                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.totalEnergy::0        304606044378.239990                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::1        304605561224.640015                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::2        304607063338.559998                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::3        304607416637.760010                       # Total energy per rank (pJ)
system.mem_ctrls06.averagePower::0          77.855069                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::1          77.854946                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::2          77.855330                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::3          77.855420                       # Core power per rank (mW)
system.mem_ctrls09.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls09.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls09.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls09.atomic_min_count                 0                       # atomic min count
system.mem_ctrls09.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls09.bytes_read::system.cpu0.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.data        93440                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.data       187904                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.data       100352                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.data        43264                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.inst          256                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu4.data        67072                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu5.data       411136                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.data         1280                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::total           920320                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu0.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu1.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu2.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu4.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu5.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu7.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::total        13312                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_written::writebacks       742912                       # Number of bytes written to this memory
system.mem_ctrls09.bytes_written::total        742912                       # Number of bytes written to this memory
system.mem_ctrls09.num_reads::system.cpu0.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.data          365                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.data          734                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.data          392                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.data          169                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu4.data          262                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu5.data         1606                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::total              3595                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_writes::writebacks         2902                       # Number of write requests responded to by this memory
system.mem_ctrls09.num_writes::total             2902                       # Number of write requests responded to by this memory
system.mem_ctrls09.bw_read::system.cpu0.dtb.walker          637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.inst         1912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.data       116293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.dtb.walker          319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.inst         2549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.data       233861                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.dtb.walker          637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.inst         1912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.data       124896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.dtb.walker          319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.data        53845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.dtb.walker          319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.inst          319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu4.data        83476                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.dtb.walker          956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.inst         7965                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu5.data       511690                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.inst         1912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.data         1593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::total             1145409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu0.inst         1912                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu1.inst         2549                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu2.inst         1912                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu4.inst          319                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu5.inst         7965                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu7.inst         1912                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::total          16568                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::writebacks        924611                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::total             924611                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_total::writebacks        924611                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.dtb.walker          637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.inst         1912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.data       116293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.dtb.walker          319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.inst         2549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.data       233861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.dtb.walker          637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.inst         1912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.data       124896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.dtb.walker          319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.data        53845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.dtb.walker          319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.inst          319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu4.data        83476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.dtb.walker          956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.inst         7965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu5.data       511690                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.inst         1912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.data         1593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::total            2070020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.readReqs                      3595                       # Number of read requests accepted
system.mem_ctrls09.writeReqs                     2902                       # Number of write requests accepted
system.mem_ctrls09.readBursts                   28760                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls09.writeBursts                  23216                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls09.bytesReadDRAM               920064                       # Total number of bytes read from DRAM
system.mem_ctrls09.bytesReadWrQ                   256                       # Total number of bytes read from write queue
system.mem_ctrls09.bytesWritten                742656                       # Total number of bytes written to DRAM
system.mem_ctrls09.bytesReadSys                920320                       # Total read bytes from the system interface side
system.mem_ctrls09.bytesWrittenSys             742912                       # Total written bytes from the system interface side
system.mem_ctrls09.servicedByWrQ                    8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls09.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls09.neitherReadNorWriteReqs      6439074                       # Number of requests that are neither read nor write
system.mem_ctrls09.perBankRdBursts::0            3480                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::1            3544                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::2            3560                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::3            3592                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::4            3696                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::5            3656                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::6            3600                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::7            3624                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::0            2840                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::1            2888                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::2            2888                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::3            2832                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::4            2944                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::5            2960                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::6            2952                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::7            2904                       # Per bank write bursts
system.mem_ctrls09.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls09.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls09.totGap                803637559000                       # Total gap between requests
system.mem_ctrls09.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::5               28760                       # Read request sizes (log2)
system.mem_ctrls09.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::5              23216                       # Write request sizes (log2)
system.mem_ctrls09.rdQLenPdf::0                  3593                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::1                  3593                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::2                  3594                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::3                  3594                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::4                  3594                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::5                  3594                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::6                  3594                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::7                  3594                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::8                     1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::9                     1                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::10                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::11                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::12                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::13                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::15                  954                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::16                  954                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::17                  954                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::18                  954                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::19                  954                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::20                  954                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::21                  954                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::22                  954                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::23                  956                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::24                  956                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::25                  956                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::26                  956                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::27                  956                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::28                  956                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::29                  973                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::30                  991                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::31                  990                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::32                  990                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::33                  990                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::34                  990                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::35                  990                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::36                  990                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::37                  973                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::38                  955                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::40                    2                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::41                    2                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::42                    2                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::43                    2                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::44                    2                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::45                    2                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::46                    2                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.bytesPerActivate::samples         7504                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::mean   221.577825                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::gmean   191.026537                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::stdev    74.865034                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::32-63          954     12.71%     12.71% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::64-95           27      0.36%     13.07% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::96-127           20      0.27%     13.34% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::128-159           18      0.24%     13.58% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::160-191           21      0.28%     13.86% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::192-223           29      0.39%     14.25% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::224-255          939     12.51%     26.76% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::256-287         5496     73.24%    100.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::total         7504                       # Bytes accessed per row activation
system.mem_ctrls09.rdPerTurnAround::samples          955                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::mean    30.106806                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::gmean    28.079084                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::stdev    11.711464                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::8-9            11      1.15%      1.15% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::16-17          132     13.82%     14.97% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::24-25          348     36.44%     51.41% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::32-33          237     24.82%     76.23% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::40-41          116     12.15%     88.38% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::48-49           69      7.23%     95.60% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::56-57           24      2.51%     98.12% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::64-65            8      0.84%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::72-73            5      0.52%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::80-81            1      0.10%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::88-89            2      0.21%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::96-97            2      0.21%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::total          955                       # Reads before turning the bus around for writes
system.mem_ctrls09.wrPerTurnAround::samples          955                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::mean    24.301571                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::gmean    24.258694                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::stdev     1.567873                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::16              1      0.10%      0.10% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::24            917     96.02%     96.13% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::32             37      3.87%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::total          955                       # Writes before turning the bus around for reads
system.mem_ctrls09.totQLat                  829145292                       # Total ticks spent queuing
system.mem_ctrls09.totMemAccLat            1316491692                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls09.totBusLat                 92006400                       # Total ticks spent in databus transfers
system.mem_ctrls09.avgQLat                   28837.83                       # Average queueing delay per DRAM burst
system.mem_ctrls09.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls09.avgMemAccLat              45787.83                       # Average memory access latency per DRAM burst
system.mem_ctrls09.avgRdBW                       1.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBW                       0.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls09.avgRdBWSys                    1.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBWSys                    0.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls09.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls09.busUtil                       0.02                       # Data bus utilization in percentage
system.mem_ctrls09.busUtilRead                   0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls09.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls09.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls09.avgWrQLen                    31.15                       # Average write queue length when enqueuing
system.mem_ctrls09.readRowHits                  25131                       # Number of row buffer hits during reads
system.mem_ctrls09.writeRowHits                 19325                       # Number of row buffer hits during writes
system.mem_ctrls09.readRowHitRate               87.41                       # Row buffer hit rate for reads
system.mem_ctrls09.writeRowHitRate              83.24                       # Row buffer hit rate for writes
system.mem_ctrls09.avgGap                123693636.91                       # Average gap between requests
system.mem_ctrls09.pageHitRate                  85.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls09.memoryStateTime::IDLE 732105936670                       # Time in different power states
system.mem_ctrls09.memoryStateTime::REF   70600307400                       # Time in different power states
system.mem_ctrls09.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT     780376090                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls09.actEnergy::0          6028646.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::1               6178032                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::2          6256051.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::3          6294758.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.preEnergy::0          4066944.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::1               4167720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::2               4220352                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::3               4246464                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.readEnergy::0         19165286.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::1         19536691.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::2         19637030.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::3         19660492.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.writeEnergy::0        12872908.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::1        12942581.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::2        13062435.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::3        13052067.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::0      67402246525.440002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::1      67402246525.440002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::2      67402246525.440002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::3      67402246525.440002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.actBackEnergy::0      19638690295.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::1      19642679493.119999                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::2      19644664078.079998                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::3      19645214014.079998                       # Energy for active background per rank (pJ)
system.mem_ctrls09.preBackEnergy::0      217521604080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::1      217518104784                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::2      217516363920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::3      217515881520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.totalEnergy::0        304604674686.719971                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::1        304605855827.520020                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::2        304606450392.959961                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::3        304606595842.559998                       # Total energy per rank (pJ)
system.mem_ctrls09.averagePower::0          77.854719                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::1          77.855021                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::2          77.855173                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::3          77.855210                       # Core power per rank (mW)
system.mem_ctrls02.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls02.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls02.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls02.atomic_min_count                 0                       # atomic min count
system.mem_ctrls02.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls02.bytes_read::system.cpu0.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu0.data        91904                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.data       193280                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.data       102912                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.inst          512                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.data        38144                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.dtb.walker          768                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu4.data        71424                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.inst         5376                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu5.data       412160                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::total           927488                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu0.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu1.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu2.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu3.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu4.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu5.inst         5376                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu7.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::total        16128                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_written::writebacks       744960                       # Number of bytes written to this memory
system.mem_ctrls02.bytes_written::total        744960                       # Number of bytes written to this memory
system.mem_ctrls02.num_reads::system.cpu0.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu0.data          359                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.data          755                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.data          402                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.data          149                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.dtb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu4.data          279                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.inst           21                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu5.data         1610                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::total              3623                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_writes::writebacks         2910                       # Number of write requests responded to by this memory
system.mem_ctrls02.num_writes::total             2910                       # Number of write requests responded to by this memory
system.mem_ctrls02.bw_read::system.cpu0.inst         2549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu0.data       114382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.inst         2868                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.data       240552                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.inst         3186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.data       128082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.inst          637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.data        47473                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.dtb.walker          956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.inst         1274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu4.data        88893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.dtb.walker          319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.inst         6691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu5.data       512965                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.inst         2868                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.data          637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::total             1154330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu0.inst         2549                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu1.inst         2868                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu2.inst         3186                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu3.inst          637                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu4.inst         1274                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu5.inst         6691                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu7.inst         2868                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::total          20073                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::writebacks        927160                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::total             927160                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_total::writebacks        927160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.inst         2549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.data       114382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.inst         2868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.data       240552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.inst         3186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.data       128082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.inst          637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.data        47473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.dtb.walker          956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.inst         1274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu4.data        88893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.dtb.walker          319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.inst         6691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu5.data       512965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.inst         2868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.data          637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::total            2081490                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.readReqs                      3623                       # Number of read requests accepted
system.mem_ctrls02.writeReqs                     2910                       # Number of write requests accepted
system.mem_ctrls02.readBursts                   28984                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls02.writeBursts                  23280                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls02.bytesReadDRAM               927008                       # Total number of bytes read from DRAM
system.mem_ctrls02.bytesReadWrQ                   480                       # Total number of bytes read from write queue
system.mem_ctrls02.bytesWritten                744704                       # Total number of bytes written to DRAM
system.mem_ctrls02.bytesReadSys                927488                       # Total read bytes from the system interface side
system.mem_ctrls02.bytesWrittenSys             744960                       # Total written bytes from the system interface side
system.mem_ctrls02.servicedByWrQ                   15                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls02.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls02.neitherReadNorWriteReqs           50                       # Number of requests that are neither read nor write
system.mem_ctrls02.perBankRdBursts::0            3592                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::1            3512                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::2            3576                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::3            3672                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::4            3665                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::5            3656                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::6            3744                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::7            3552                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::0            2952                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::1            2856                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::2            2832                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::3            2928                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::4            2936                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::5            2904                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::6            3000                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::7            2864                       # Per bank write bursts
system.mem_ctrls02.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls02.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls02.totGap                803486032000                       # Total gap between requests
system.mem_ctrls02.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::5               28984                       # Read request sizes (log2)
system.mem_ctrls02.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::5              23280                       # Write request sizes (log2)
system.mem_ctrls02.rdQLenPdf::0                  3620                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::1                  3619                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::2                  3619                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::3                  3619                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::4                  3619                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::5                  3620                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::6                  3620                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::7                  3620                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::8                     2                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::9                     2                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::10                    2                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::11                    2                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::12                    2                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::13                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::14                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::15                    1                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::15                  957                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::16                  957                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::17                  957                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::18                  957                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::19                  957                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::20                  957                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::21                  957                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::22                  957                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::23                  960                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::24                  960                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::25                  960                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::26                  960                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::27                  960                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::28                  960                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::29                  971                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::30                  993                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::31                  991                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::32                  991                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::33                  991                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::34                  991                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::35                  991                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::36                  991                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::37                  980                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::38                  958                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::39                    2                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::40                    2                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::41                    2                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::42                    2                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::43                    2                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::44                    2                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::45                    2                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::46                    2                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.bytesPerActivate::samples         7541                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::mean   221.683066                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::gmean   191.596648                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::stdev    74.489440                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::32-63          934     12.39%     12.39% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::64-95           31      0.41%     12.80% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::96-127           34      0.45%     13.25% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::128-159           27      0.36%     13.61% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::160-191           35      0.46%     14.07% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::192-223           35      0.46%     14.53% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::224-255          910     12.07%     26.60% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::256-287         5535     73.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::total         7541                       # Bytes accessed per row activation
system.mem_ctrls02.rdPerTurnAround::samples          958                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::mean    30.222338                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::stdev    11.329843                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::0-1             1      0.10%      0.10% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::8-9            14      1.46%      1.57% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::16-17          107     11.17%     12.73% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::24-25          357     37.27%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::32-33          256     26.72%     76.72% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::40-41          125     13.05%     89.77% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::48-49           49      5.11%     94.89% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::56-57           28      2.92%     97.81% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::64-65           13      1.36%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::72-73            5      0.52%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::80-81            1      0.10%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::88-89            2      0.21%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::total          958                       # Reads before turning the bus around for writes
system.mem_ctrls02.wrPerTurnAround::samples          958                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::mean    24.292276                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::gmean    24.250596                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::stdev     1.545602                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::16              1      0.10%      0.10% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::24            921     96.14%     96.24% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::32             36      3.76%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::total          958                       # Writes before turning the bus around for reads
system.mem_ctrls02.totQLat                  828232002                       # Total ticks spent queuing
system.mem_ctrls02.totMemAccLat            1319256552                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls02.totBusLat                 92700800                       # Total ticks spent in databus transfers
system.mem_ctrls02.avgQLat                   28590.29                       # Average queueing delay per DRAM burst
system.mem_ctrls02.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls02.avgMemAccLat              45540.29                       # Average memory access latency per DRAM burst
system.mem_ctrls02.avgRdBW                       1.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBW                       0.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls02.avgRdBWSys                    1.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBWSys                    0.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls02.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls02.busUtil                       0.02                       # Data bus utilization in percentage
system.mem_ctrls02.busUtilRead                   0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls02.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls02.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls02.avgWrQLen                    30.97                       # Average write queue length when enqueuing
system.mem_ctrls02.readRowHits                  25324                       # Number of row buffer hits during reads
system.mem_ctrls02.writeRowHits                 19376                       # Number of row buffer hits during writes
system.mem_ctrls02.readRowHitRate               87.42                       # Row buffer hit rate for reads
system.mem_ctrls02.writeRowHitRate              83.23                       # Row buffer hit rate for writes
system.mem_ctrls02.avgGap                122988830.86                       # Average gap between requests
system.mem_ctrls02.pageHitRate                  85.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls02.memoryStateTime::IDLE 732104793136                       # Time in different power states
system.mem_ctrls02.memoryStateTime::REF   70600307400                       # Time in different power states
system.mem_ctrls02.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT     781277908                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls02.actEnergy::0          6064934.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::1          6260889.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::2          6288105.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::3          6364310.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.preEnergy::0          4091424.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::1               4223616                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::2               4241976                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::3               4293384                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.readEnergy::0         19517721.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::1         20295974.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::2         20040883.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::3         19993958.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.writeEnergy::0        12985712.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::1        13091880.960000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::2        13145379.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::3        13231226.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::0      67402246525.440002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::1      67402246525.440002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::2      67402246525.440002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::3      67402246525.440002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.actBackEnergy::0      19640550994.560001                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::1      19644883341.119999                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::2      19646913562.560001                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::3      19649402611.200001                       # Energy for active background per rank (pJ)
system.mem_ctrls02.preBackEnergy::0      217519971888                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::1      217516171584                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::2      217514390688                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::3      217512207312                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.totalEnergy::0        304605429200.640015                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::1        304607173811.520020                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::2        304607267120.640015                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::3        304607739328.320007                       # Total energy per rank (pJ)
system.mem_ctrls02.averagePower::0          77.854912                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::1          77.855358                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::2          77.855382                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::3          77.855502                       # Core power per rank (mW)
system.mem_ctrls13.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls13.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls13.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls13.atomic_min_count                 0                       # atomic min count
system.mem_ctrls13.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls13.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.inst          768                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.data        93440                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.dtb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.data       196608                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.inst         2560                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.data       103936                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.data        40192                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.inst          512                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu4.data        66048                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.dtb.walker         1280                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu5.data       408320                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.data         1024                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::total           923136                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu0.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu1.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu2.inst         2560                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu4.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu5.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu7.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::total        10240                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_written::writebacks       746752                       # Number of bytes written to this memory
system.mem_ctrls13.bytes_written::total        746752                       # Number of bytes written to this memory
system.mem_ctrls13.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.data          365                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.data          768                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.inst           10                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.data          406                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.data          157                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu4.data          258                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.dtb.walker            5                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu5.data         1595                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::total              3606                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_writes::writebacks         2917                       # Number of write requests responded to by this memory
system.mem_ctrls13.num_writes::total             2917                       # Number of write requests responded to by this memory
system.mem_ctrls13.bw_read::system.cpu0.dtb.walker          319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.inst          956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.data       116293                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.dtb.walker         1593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.inst         1274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.data       244694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.inst         3186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.data       129356                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.dtb.walker          319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.data        50022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.dtb.walker          319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.inst          637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu4.data        82202                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.dtb.walker         1593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.inst         3823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu5.data       508186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.inst         2868                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.data         1274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::total             1148914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu0.inst          956                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu1.inst         1274                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu2.inst         3186                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu4.inst          637                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu5.inst         3823                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu7.inst         2868                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::total          12744                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::writebacks        929390                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::total             929390                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_total::writebacks        929390                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.dtb.walker          319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.inst          956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.data       116293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.dtb.walker         1593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.inst         1274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.data       244694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.inst         3186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.data       129356                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.dtb.walker          319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.data        50022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.dtb.walker          319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.inst          637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu4.data        82202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.dtb.walker         1593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.inst         3823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu5.data       508186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.inst         2868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.data         1274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::total            2078304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.readReqs                      3606                       # Number of read requests accepted
system.mem_ctrls13.writeReqs                     2917                       # Number of write requests accepted
system.mem_ctrls13.readBursts                   28848                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls13.writeBursts                  23336                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls13.bytesReadDRAM               922656                       # Total number of bytes read from DRAM
system.mem_ctrls13.bytesReadWrQ                   480                       # Total number of bytes read from write queue
system.mem_ctrls13.bytesWritten                746752                       # Total number of bytes written to DRAM
system.mem_ctrls13.bytesReadSys                923136                       # Total read bytes from the system interface side
system.mem_ctrls13.bytesWrittenSys             746752                       # Total written bytes from the system interface side
system.mem_ctrls13.servicedByWrQ                   15                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls13.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls13.neitherReadNorWriteReqs           90                       # Number of requests that are neither read nor write
system.mem_ctrls13.perBankRdBursts::0            3488                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::1            3600                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::2            3544                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::3            3544                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::4            3672                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::5            3689                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::6            3648                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::7            3648                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::0            2832                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::1            2888                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::2            2848                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::3            2864                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::4            2945                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::5            3015                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::6            2968                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::7            2976                       # Per bank write bursts
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls13.totGap                803611732000                       # Total gap between requests
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::5               28848                       # Read request sizes (log2)
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::5              23336                       # Write request sizes (log2)
system.mem_ctrls13.rdQLenPdf::0                  3603                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::1                  3602                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::2                  3602                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::3                  3603                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::4                  3603                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::5                  3603                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::6                  3604                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::7                  3604                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::8                     2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::9                     2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::10                    2                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::11                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::12                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::13                    1                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::14                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::15                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::15                  956                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::16                  956                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::17                  957                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::18                  957                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::19                  957                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::20                  957                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::21                  957                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::22                  958                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::23                  960                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::24                  960                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::25                  960                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::26                  960                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::27                  960                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::28                  960                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::29                  971                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::30                  992                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::31                  991                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::32                  992                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::33                  991                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::34                  991                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::35                  991                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::36                  991                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::37                  980                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::38                  958                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::39                   10                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::40                    9                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::41                    9                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::42                    9                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::43                    9                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::44                    9                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::45                    9                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::46                    9                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.bytesPerActivate::samples         7531                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::mean   221.671491                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::gmean   191.277718                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::stdev    74.709871                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::32-63          948     12.59%     12.59% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::64-95           33      0.44%     13.03% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::96-127           22      0.29%     13.32% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::128-159           17      0.23%     13.54% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::160-191           19      0.25%     13.80% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::192-223           34      0.45%     14.25% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::224-255          942     12.51%     26.76% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::256-287         5516     73.24%    100.00% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::total         7531                       # Bytes accessed per row activation
system.mem_ctrls13.rdPerTurnAround::samples          958                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::mean    30.088727                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::stdev    12.019727                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::0-1             1      0.10%      0.10% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::8-9            24      2.51%      2.61% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::16-17          120     12.53%     15.14% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::24-25          352     36.74%     51.88% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::32-33          211     22.03%     73.90% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::40-41          144     15.03%     88.94% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::48-49           64      6.68%     95.62% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::56-57           21      2.19%     97.81% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::64-65           12      1.25%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::72-73            5      0.52%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::80-81            1      0.10%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::96-97            2      0.21%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::104-105            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::total          958                       # Reads before turning the bus around for writes
system.mem_ctrls13.wrPerTurnAround::samples          958                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::mean    24.359081                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::gmean    24.306717                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::stdev     1.728873                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::16              1      0.10%      0.10% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::18              1      0.10%      0.21% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::22              1      0.10%      0.31% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::24            910     94.99%     95.30% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::32             45      4.70%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::total          958                       # Writes before turning the bus around for reads
system.mem_ctrls13.totQLat                  821515758                       # Total ticks spent queuing
system.mem_ctrls13.totMemAccLat            1310235108                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls13.totBusLat                 92265600                       # Total ticks spent in databus transfers
system.mem_ctrls13.avgQLat                   28492.21                       # Average queueing delay per DRAM burst
system.mem_ctrls13.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls13.avgMemAccLat              45442.21                       # Average memory access latency per DRAM burst
system.mem_ctrls13.avgRdBW                       1.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBW                       0.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls13.avgRdBWSys                    1.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBWSys                    0.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls13.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls13.busUtil                       0.02                       # Data bus utilization in percentage
system.mem_ctrls13.busUtilRead                   0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls13.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls13.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls13.avgWrQLen                    30.96                       # Average write queue length when enqueuing
system.mem_ctrls13.readRowHits                  25192                       # Number of row buffer hits during reads
system.mem_ctrls13.writeRowHits                 19446                       # Number of row buffer hits during writes
system.mem_ctrls13.readRowHitRate               87.37                       # Row buffer hit rate for reads
system.mem_ctrls13.writeRowHitRate              83.33                       # Row buffer hit rate for writes
system.mem_ctrls13.avgGap                123196647.55                       # Average gap between requests
system.mem_ctrls13.pageHitRate                  85.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls13.memoryStateTime::IDLE 732097577775                       # Time in different power states
system.mem_ctrls13.memoryStateTime::REF   70600307400                       # Time in different power states
system.mem_ctrls13.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT     788734985                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls13.actEnergy::0          6179846.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::1          6212505.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::2          6378220.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::3          6387292.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.preEnergy::0          4168944.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::1          4190976.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::2               4302768                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::3               4308888                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.readEnergy::0         19582118.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::1         19644518.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::2         19801766.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::3             19700928                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.writeEnergy::0        12972441.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::1        12942581.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::2        13238277.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::3        13204684.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::0      67402246525.440002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::1      67402246525.440002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::2      67402246525.440002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::3      67402246525.440002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.actBackEnergy::0      19643729460.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::1      19645338119.040001                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::2      19650306913.919998                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::3      19649646552.959999                       # Energy for active background per rank (pJ)
system.mem_ctrls13.preBackEnergy::0      217517183760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::1      217515772656.000031                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::2      217511414064                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::3      217511993328                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.totalEnergy::0        304606063096.320007                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::1        304606347882.240051                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::2        304607688535.679993                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::3        304607488200                       # Total energy per rank (pJ)
system.mem_ctrls13.averagePower::0          77.855074                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::1          77.855147                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::2          77.855489                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::3          77.855438                       # Core power per rank (mW)
system.mem_ctrls08.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls08.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls08.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls08.atomic_min_count                 0                       # atomic min count
system.mem_ctrls08.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls08.bytes_read::system.cpu0.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.data        89344                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.data       197632                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.data       102912                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.inst          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.data        39424                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.inst          768                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu4.data        67328                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.inst         7168                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu5.data       405504                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.inst         2304                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::total           921344                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu0.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu1.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu2.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu3.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu4.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu5.inst         7168                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu7.inst         2304                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::total        16384                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_written::writebacks       743936                       # Number of bytes written to this memory
system.mem_ctrls08.bytes_written::total        743936                       # Number of bytes written to this memory
system.mem_ctrls08.num_reads::system.cpu0.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.data          349                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.data          772                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.data          402                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.data          154                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu4.data          263                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.inst           28                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu5.data         1584                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.inst            9                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::total              3599                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_writes::writebacks         2906                       # Number of write requests responded to by this memory
system.mem_ctrls08.num_writes::total             2906                       # Number of write requests responded to by this memory
system.mem_ctrls08.bw_read::system.cpu0.inst         2549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.data       111195                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.dtb.walker         1274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.inst         2549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.data       245968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.dtb.walker          637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.inst         2230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.data       128082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.dtb.walker          319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.inst          319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.data        49066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.dtb.walker          319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.inst          956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu4.data        83795                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.dtb.walker          637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.inst         8921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu5.data       504681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.dtb.walker          319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.inst         2868                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::total             1146683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu0.inst         2549                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu1.inst         2549                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu2.inst         2230                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu3.inst          319                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu4.inst          956                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu5.inst         8921                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu7.inst         2868                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::total          20391                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::writebacks        925886                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::total             925886                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_total::writebacks        925886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.inst         2549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.data       111195                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.dtb.walker         1274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.inst         2549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.data       245968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.dtb.walker          637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.inst         2230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.data       128082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.dtb.walker          319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.inst          319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.data        49066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.dtb.walker          319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.inst          956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu4.data        83795                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.dtb.walker          637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.inst         8921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu5.data       504681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.dtb.walker          319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.inst         2868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::total            2072569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.readReqs                      3599                       # Number of read requests accepted
system.mem_ctrls08.writeReqs                     2906                       # Number of write requests accepted
system.mem_ctrls08.readBursts                   28792                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls08.writeBursts                  23248                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls08.bytesReadDRAM               920832                       # Total number of bytes read from DRAM
system.mem_ctrls08.bytesReadWrQ                   512                       # Total number of bytes read from write queue
system.mem_ctrls08.bytesWritten                743936                       # Total number of bytes written to DRAM
system.mem_ctrls08.bytesReadSys                921344                       # Total read bytes from the system interface side
system.mem_ctrls08.bytesWrittenSys             743936                       # Total written bytes from the system interface side
system.mem_ctrls08.servicedByWrQ                   16                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls08.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls08.neitherReadNorWriteReqs       262393                       # Number of requests that are neither read nor write
system.mem_ctrls08.perBankRdBursts::0            3536                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::1            3552                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::2            3560                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::3            3536                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::4            3728                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::5            3704                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::6            3592                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::7            3568                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::0            2895                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::1            2880                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::2            2889                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::3            2816                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::4            2984                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::5            2960                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::6            2944                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::7            2880                       # Per bank write bursts
system.mem_ctrls08.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls08.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls08.totGap                803637445000                       # Total gap between requests
system.mem_ctrls08.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::5               28792                       # Read request sizes (log2)
system.mem_ctrls08.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::5              23248                       # Write request sizes (log2)
system.mem_ctrls08.rdQLenPdf::0                  3596                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::1                  3596                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::2                  3596                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::3                  3596                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::4                  3596                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::5                  3596                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::6                  3596                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::7                  3596                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::8                     1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::9                     1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::10                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::11                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::12                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::13                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::14                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::15                    1                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::15                  958                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::16                  958                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::17                  958                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::18                  958                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::19                  958                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::20                  958                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::21                  958                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::22                  958                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::23                  959                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::24                  959                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::25                  959                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::26                  959                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::27                  959                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::28                  959                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::29                  969                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::30                  984                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::31                  984                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::32                  984                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::33                  984                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::34                  985                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::35                  985                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::36                  985                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::37                  975                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::38                  960                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::39                    5                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::40                    5                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::41                    5                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::42                    4                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::43                    4                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::44                    4                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::45                    4                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::46                    4                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.bytesPerActivate::samples         7544                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::mean   220.674443                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::gmean   189.999138                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::stdev    75.339152                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::32-63          955     12.66%     12.66% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::64-95           49      0.65%     13.31% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::96-127           31      0.41%     13.72% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::128-159           14      0.19%     13.91% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::160-191           35      0.46%     14.37% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::192-223           49      0.65%     15.02% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::224-255          935     12.39%     27.41% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::256-287         5476     72.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::total         7544                       # Bytes accessed per row activation
system.mem_ctrls08.rdPerTurnAround::samples          959                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::mean    30.006257                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::stdev    11.775029                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::0-1             1      0.10%      0.10% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::8-9            19      1.98%      2.09% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::16-17          125     13.03%     15.12% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::24-25          352     36.70%     51.82% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::32-33          231     24.09%     75.91% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::40-41          125     13.03%     88.95% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::48-49           58      6.05%     94.99% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::56-57           22      2.29%     97.29% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::64-65           16      1.67%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::72-73            8      0.83%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::80-81            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::88-89            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::total          959                       # Reads before turning the bus around for writes
system.mem_ctrls08.wrPerTurnAround::samples          959                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::mean    24.241919                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::gmean    24.206725                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::stdev     1.418589                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::16              1      0.10%      0.10% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::24            928     96.77%     96.87% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::32             30      3.13%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::total          959                       # Writes before turning the bus around for reads
system.mem_ctrls08.totQLat                  820282432                       # Total ticks spent queuing
system.mem_ctrls08.totMemAccLat            1308035632                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls08.totBusLat                 92083200                       # Total ticks spent in databus transfers
system.mem_ctrls08.avgQLat                   28505.78                       # Average queueing delay per DRAM burst
system.mem_ctrls08.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls08.avgMemAccLat              45455.78                       # Average memory access latency per DRAM burst
system.mem_ctrls08.avgRdBW                       1.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBW                       0.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls08.avgRdBWSys                    1.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBWSys                    0.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls08.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls08.busUtil                       0.02                       # Data bus utilization in percentage
system.mem_ctrls08.busUtilRead                   0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls08.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls08.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls08.avgWrQLen                    31.12                       # Average write queue length when enqueuing
system.mem_ctrls08.readRowHits                  25130                       # Number of row buffer hits during reads
system.mem_ctrls08.writeRowHits                 19350                       # Number of row buffer hits during writes
system.mem_ctrls08.readRowHitRate               87.33                       # Row buffer hit rate for reads
system.mem_ctrls08.writeRowHitRate              83.23                       # Row buffer hit rate for writes
system.mem_ctrls08.avgGap                123541498.08                       # Average gap between requests
system.mem_ctrls08.pageHitRate                  85.50                       # Row buffer hit rate, read and write combined
system.mem_ctrls08.memoryStateTime::IDLE 732093364292                       # Time in different power states
system.mem_ctrls08.memoryStateTime::REF   70600307400                       # Time in different power states
system.mem_ctrls08.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT     792948468                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls08.actEnergy::0          6180451.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::1          6310483.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::2          6379430.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::3          6386083.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.preEnergy::0               4169352                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::1               4257072                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::2               4303584                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::3               4308072                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.readEnergy::0         19424870.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::1         19861670.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::2         19717401.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::3         19573132.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.writeEnergy::0        12955852.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::1        12966220.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::2        13055385.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::3        13088563.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::0      67402246525.440002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::1      67402246525.440002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::2      67402246525.440002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::3      67402246525.440002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.actBackEnergy::0      19642717195.200001                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::1      19646048658.240002                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::2      19649696621.760002                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::3      19650037800.959999                       # Energy for active background per rank (pJ)
system.mem_ctrls08.preBackEnergy::0      217518071712                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::1      217515149376.000031                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::2      217511949408                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::3      217511650128                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.totalEnergy::0        304605765959.040039                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::1        304606840006.080017                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::2        304607348356.799988                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::3        304607290305.599976                       # Total energy per rank (pJ)
system.mem_ctrls08.averagePower::0          77.854998                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::1          77.855272                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::2          77.855402                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::3          77.855388                       # Core power per rank (mW)
system.mem_ctrls15.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls15.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls15.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls15.atomic_min_count                 0                       # atomic min count
system.mem_ctrls15.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls15.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.data        90624                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.data       195584                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.data       107008                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.data        39936                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu4.data        64512                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.dtb.walker          512                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.inst         5632                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu5.data       406016                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.data         1536                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::total           920576                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu0.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu1.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu2.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu4.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu5.inst         5632                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu7.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::total        13824                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_written::writebacks       739840                       # Number of bytes written to this memory
system.mem_ctrls15.bytes_written::total        739840                       # Number of bytes written to this memory
system.mem_ctrls15.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.data          354                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.data          764                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.data          418                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.data          156                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu4.data          252                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.dtb.walker            2                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.inst           22                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu5.data         1586                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::total              3596                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_writes::writebacks         2890                       # Number of write requests responded to by this memory
system.mem_ctrls15.num_writes::total             2890                       # Number of write requests responded to by this memory
system.mem_ctrls15.bw_read::system.cpu0.dtb.walker          319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.inst         1912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.data       112789                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.dtb.walker          637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.inst         2549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.data       243419                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.dtb.walker          319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.inst         2549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.data       133180                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.data        49703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.inst         1593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu4.data        80290                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.dtb.walker          637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.inst         7009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu5.data       505318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.inst         1593                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.data         1912                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::total             1145728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu0.inst         1912                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu1.inst         2549                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu2.inst         2549                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu4.inst         1593                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu5.inst         7009                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu7.inst         1593                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::total          17205                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::writebacks        920788                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::total             920788                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_total::writebacks        920788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.dtb.walker          319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.inst         1912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.data       112789                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.dtb.walker          637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.inst         2549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.data       243419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.dtb.walker          319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.inst         2549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.data       133180                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.data        49703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.inst         1593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu4.data        80290                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.dtb.walker          637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.inst         7009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu5.data       505318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.inst         1593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.data         1912                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::total            2066515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.readReqs                      3596                       # Number of read requests accepted
system.mem_ctrls15.writeReqs                     2890                       # Number of write requests accepted
system.mem_ctrls15.readBursts                   28768                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls15.writeBursts                  23120                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls15.bytesReadDRAM               920128                       # Total number of bytes read from DRAM
system.mem_ctrls15.bytesReadWrQ                   448                       # Total number of bytes read from write queue
system.mem_ctrls15.bytesWritten                740096                       # Total number of bytes written to DRAM
system.mem_ctrls15.bytesReadSys                920576                       # Total read bytes from the system interface side
system.mem_ctrls15.bytesWrittenSys             739840                       # Total written bytes from the system interface side
system.mem_ctrls15.servicedByWrQ                   14                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls15.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls15.neitherReadNorWriteReqs           48                       # Number of requests that are neither read nor write
system.mem_ctrls15.perBankRdBursts::0            3504                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::1            3640                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::2            3512                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::3            3608                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::4            3688                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::5            3648                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::6            3554                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::7            3600                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::0            2823                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::1            2888                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::2            2824                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::3            2920                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::4            2936                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::5            2897                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::6            2920                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::7            2920                       # Per bank write bursts
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls15.totGap                803606713000                       # Total gap between requests
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::5               28768                       # Read request sizes (log2)
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::5              23120                       # Write request sizes (log2)
system.mem_ctrls15.rdQLenPdf::0                  3594                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::1                  3592                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::2                  3592                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::3                  3592                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::4                  3592                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::5                  3592                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::6                  3592                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::7                  3592                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::8                     1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::9                     1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::10                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::11                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::12                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::13                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::14                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::15                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::16                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::17                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::18                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::19                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::20                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::21                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::22                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::23                    1                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::15                  950                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::16                  950                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::17                  951                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::18                  951                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::19                  951                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::20                  951                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::21                  951                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::22                  951                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::23                  951                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::24                  951                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::25                  950                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::26                  950                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::27                  950                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::28                  950                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::29                  958                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::30                  980                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::31                  982                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::32                  982                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::33                  983                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::34                  983                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::35                  983                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::36                  983                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::37                  975                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::38                  953                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::39                    7                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::40                    7                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::41                    6                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::42                    6                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::43                    6                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::44                    6                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::45                    6                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::46                    6                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.bytesPerActivate::samples         7513                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::mean   220.980168                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::gmean   190.383230                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::stdev    75.162896                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::32-63          950     12.64%     12.64% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::64-95           42      0.56%     13.20% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::96-127           31      0.41%     13.62% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::128-159           12      0.16%     13.78% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::160-191           35      0.47%     14.24% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::192-223           43      0.57%     14.81% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::224-255          926     12.33%     27.14% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::256-287         5474     72.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::total         7513                       # Bytes accessed per row activation
system.mem_ctrls15.rdPerTurnAround::samples          951                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::mean    30.210305                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::gmean    28.118293                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::stdev    11.433466                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::8-9            18      1.89%      1.89% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::16-17          125     13.14%     15.04% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::24-25          341     35.86%     50.89% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::32-33          213     22.40%     73.29% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::40-41          149     15.67%     88.96% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::48-49           54      5.68%     94.64% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::56-57           33      3.47%     98.11% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::64-65           14      1.47%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::72-73            4      0.42%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::total          951                       # Reads before turning the bus around for writes
system.mem_ctrls15.wrPerTurnAround::samples          951                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::mean    24.319664                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::gmean    24.272822                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::stdev     1.651418                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::16              1      0.11%      0.11% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::24            912     95.90%     96.00% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::32             37      3.89%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::40              1      0.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::total          951                       # Writes before turning the bus around for reads
system.mem_ctrls15.totQLat                  829938212                       # Total ticks spent queuing
system.mem_ctrls15.totMemAccLat            1317318512                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls15.totBusLat                 92012800                       # Total ticks spent in databus transfers
system.mem_ctrls15.avgQLat                   28863.40                       # Average queueing delay per DRAM burst
system.mem_ctrls15.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls15.avgMemAccLat              45813.40                       # Average memory access latency per DRAM burst
system.mem_ctrls15.avgRdBW                       1.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBW                       0.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls15.avgRdBWSys                    1.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBWSys                    0.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls15.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls15.busUtil                       0.02                       # Data bus utilization in percentage
system.mem_ctrls15.busUtilRead                   0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls15.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls15.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls15.avgWrQLen                    31.07                       # Average write queue length when enqueuing
system.mem_ctrls15.readRowHits                  25118                       # Number of row buffer hits during reads
system.mem_ctrls15.writeRowHits                 19251                       # Number of row buffer hits during writes
system.mem_ctrls15.readRowHitRate               87.35                       # Row buffer hit rate for reads
system.mem_ctrls15.writeRowHitRate              83.27                       # Row buffer hit rate for writes
system.mem_ctrls15.avgGap                123898660.65                       # Average gap between requests
system.mem_ctrls15.pageHitRate                  85.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls15.memoryStateTime::IDLE 732093615379                       # Time in different power states
system.mem_ctrls15.memoryStateTime::REF   70600307400                       # Time in different power states
system.mem_ctrls15.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT     792697381                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls15.actEnergy::0          6109084.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::1          6093964.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::2          6306854.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::3               6193152                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.preEnergy::0               4121208                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::1               4111008                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::2               4254624                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::3               4177920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.readEnergy::0         19686451.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::1             19448832                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::2             20052864                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::3             19466304                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.writeEnergy::0        12949217.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::1        12889497.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::2        13258183.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::3        12962488.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::0      67402246525.440002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::1      67402246525.440002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::2      67402246525.440002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::3      67402246525.440002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.actBackEnergy::0      19643671785.599998                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::1      19643488911.360001                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::2      19646139493.439999                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::3      19646645106.240002                       # Energy for active background per rank (pJ)
system.mem_ctrls15.preBackEnergy::0      217517234352                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::1      217517394768                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::2      217515069696.000031                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::3      217514626176.000031                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.totalEnergy::0        304606018624.320007                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::1        304605673507.200012                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::2        304607328240.960022                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::3        304606317672                       # Total energy per rank (pJ)
system.mem_ctrls15.averagePower::0          77.855063                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::1          77.854974                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::2          77.855397                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::3          77.855139                       # Core power per rank (mW)
system.mem_ctrls01.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls01.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls01.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls01.atomic_min_count                 0                       # atomic min count
system.mem_ctrls01.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls01.bytes_read::system.cpu0.inst          768                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu0.data        92928                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.data       194048                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.data       103680                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.data        42496                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu4.data        66304                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.inst         4096                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu5.data       408320                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.inst         2048                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::total           920320                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu0.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu1.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu2.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu4.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu5.inst         4096                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu7.inst         2048                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::total        12032                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_written::writebacks       738560                       # Number of bytes written to this memory
system.mem_ctrls01.bytes_written::total        738560                       # Number of bytes written to this memory
system.mem_ctrls01.num_reads::system.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu0.data          363                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.data          758                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.data          405                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.data          166                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu4.data          259                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu5.data         1595                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::total              3595                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_writes::writebacks         2885                       # Number of write requests responded to by this memory
system.mem_ctrls01.num_writes::total             2885                       # Number of write requests responded to by this memory
system.mem_ctrls01.bw_read::system.cpu0.inst          956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu0.data       115656                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.inst         2549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.data       241508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.inst         2549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.data       129038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.data        52890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.inst         1274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu4.data        82520                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.inst         5098                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu5.data       508186                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.inst         2549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.data          637                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::total             1145409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu0.inst          956                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu1.inst         2549                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu2.inst         2549                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu4.inst         1274                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu5.inst         5098                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu7.inst         2549                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::total          14975                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::writebacks        919195                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::total             919195                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_total::writebacks        919195                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.inst          956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.data       115656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.inst         2549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.data       241508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.inst         2549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.data       129038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.data        52890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.inst         1274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu4.data        82520                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.inst         5098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu5.data       508186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.inst         2549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.data          637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::total            2064604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.readReqs                      3595                       # Number of read requests accepted
system.mem_ctrls01.writeReqs                     2885                       # Number of write requests accepted
system.mem_ctrls01.readBursts                   28760                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls01.writeBursts                  23080                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls01.bytesReadDRAM               919584                       # Total number of bytes read from DRAM
system.mem_ctrls01.bytesReadWrQ                   736                       # Total number of bytes read from write queue
system.mem_ctrls01.bytesWritten                738048                       # Total number of bytes written to DRAM
system.mem_ctrls01.bytesReadSys                920320                       # Total read bytes from the system interface side
system.mem_ctrls01.bytesWrittenSys             738560                       # Total written bytes from the system interface side
system.mem_ctrls01.servicedByWrQ                   23                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls01.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls01.neitherReadNorWriteReqs            3                       # Number of requests that are neither read nor write
system.mem_ctrls01.perBankRdBursts::0            3536                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::1            3528                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::2            3584                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::3            3513                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::4            3728                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::5            3640                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::6            3664                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::7            3544                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::0            2855                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::1            2856                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::2            2856                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::3            2832                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::4            2968                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::5            2920                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::6            2937                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::7            2840                       # Per bank write bursts
system.mem_ctrls01.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls01.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls01.totGap                803486032000                       # Total gap between requests
system.mem_ctrls01.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::5               28760                       # Read request sizes (log2)
system.mem_ctrls01.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::5              23080                       # Write request sizes (log2)
system.mem_ctrls01.rdQLenPdf::0                  3590                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::1                  3589                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::2                  3589                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::3                  3589                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::4                  3589                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::5                  3589                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::6                  3590                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::7                  3590                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::8                     2                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::9                     2                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::10                    2                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::11                    3                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::12                    3                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::13                    3                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::14                    2                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::15                    2                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::16                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::17                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::18                    1                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::15                  949                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::16                  949                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::17                  950                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::18                  950                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::19                  950                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::20                  950                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::21                  950                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::22                  950                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::23                  951                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::24                  951                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::25                  950                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::26                  950                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::27                  950                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::28                  950                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::29                  964                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::30                  982                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::31                  981                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::32                  981                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::33                  981                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::34                  981                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::35                  981                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::36                  981                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::37                  968                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::38                  950                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::39                    4                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::40                    4                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::41                    4                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::42                    4                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::43                    4                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::44                    4                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::45                    3                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::46                    3                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.bytesPerActivate::samples         7476                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::mean   221.731407                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::gmean   191.502972                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::stdev    74.561285                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::32-63          934     12.49%     12.49% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::64-95           30      0.40%     12.89% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::96-127           26      0.35%     13.24% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::128-159           22      0.29%     13.54% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::160-191           29      0.39%     13.92% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::192-223           32      0.43%     14.35% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::224-255          919     12.29%     26.65% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::256-287         5484     73.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::total         7476                       # Bytes accessed per row activation
system.mem_ctrls01.rdPerTurnAround::samples          949                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::mean    30.256059                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::gmean    28.223243                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::stdev    11.478598                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::8-9            14      1.48%      1.48% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::16-17          120     12.64%     14.12% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::24-25          351     36.99%     51.11% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::32-33          230     24.24%     75.34% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::40-41          118     12.43%     87.78% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::48-49           68      7.17%     94.94% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::56-57           29      3.06%     98.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::64-65           12      1.26%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::72-73            5      0.53%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::80-81            2      0.21%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::total          949                       # Reads before turning the bus around for writes
system.mem_ctrls01.wrPerTurnAround::samples          949                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::mean    24.303477                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::gmean    24.258688                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::stdev     1.615000                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::16              1      0.11%      0.11% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::24            912     96.10%     96.21% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::32             35      3.69%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::40              1      0.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::total          949                       # Writes before turning the bus around for reads
system.mem_ctrls01.totQLat                  843717754                       # Total ticks spent queuing
system.mem_ctrls01.totMemAccLat            1330809904                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls01.totBusLat                 91958400                       # Total ticks spent in databus transfers
system.mem_ctrls01.avgQLat                   29359.98                       # Average queueing delay per DRAM burst
system.mem_ctrls01.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls01.avgMemAccLat              46309.98                       # Average memory access latency per DRAM burst
system.mem_ctrls01.avgRdBW                       1.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBW                       0.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls01.avgRdBWSys                    1.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBWSys                    0.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls01.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls01.busUtil                       0.02                       # Data bus utilization in percentage
system.mem_ctrls01.busUtilRead                   0.01                       # Data bus utilization in percentage for reads
system.mem_ctrls01.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls01.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls01.avgWrQLen                    31.26                       # Average write queue length when enqueuing
system.mem_ctrls01.readRowHits                  25120                       # Number of row buffer hits during reads
system.mem_ctrls01.writeRowHits                 19206                       # Number of row buffer hits during writes
system.mem_ctrls01.readRowHitRate               87.41                       # Row buffer hit rate for reads
system.mem_ctrls01.writeRowHitRate              83.21                       # Row buffer hit rate for writes
system.mem_ctrls01.avgGap                123994758.02                       # Average gap between requests
system.mem_ctrls01.pageHitRate                  85.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls01.memoryStateTime::IDLE 732102872390                       # Time in different power states
system.mem_ctrls01.memoryStateTime::REF   70600307400                       # Time in different power states
system.mem_ctrls01.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT     783327154                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls01.actEnergy::0          6080054.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::1          6194361.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::2          6243955.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::3          6379430.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.preEnergy::0          4101624.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::1          4178736.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::2               4212192                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::3               4303584                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.readEnergy::0             19561152                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::1         19817241.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::2         19936550.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::3         20084812.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.writeEnergy::0        12962488.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::1        12992348.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::2        13154918.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::3        13248230.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::0      67402246525.440002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::1      67402246525.440002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::2      67402246525.440002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::3      67402246525.440002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.actBackEnergy::0      19640729983.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::1      19642617714.240002                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::2      19643073805.439999                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::3      19648273409.279999                       # Energy for active background per rank (pJ)
system.mem_ctrls01.preBackEnergy::0      217519814880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::1      217518158976.000031                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::2      217517758896.000031                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::3      217513197840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.totalEnergy::0        304605496707.839966                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::1        304606205903.040039                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::2        304606626842.880005                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::3        304607733832.320007                       # Total energy per rank (pJ)
system.mem_ctrls01.averagePower::0          77.854929                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::1          77.855110                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::2          77.855218                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::3          77.855501                       # Core power per rank (mW)
system.realview.nvmem.atomic_fadd_count             0                       # atomic fadd count
system.realview.nvmem.atomic_min_count              0                       # atomic min count
system.realview.nvmem.atomic_inc_count              0                       # atomic inc count
system.membus.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.membus.clk_domain.clock                    500                       # Clock period in ticks
system.membus.trans_dist::ReadReq               47703                       # Transaction distribution
system.membus.trans_dist::ReadResp              47703                       # Transaction distribution
system.membus.trans_dist::WriteReq                493                       # Transaction distribution
system.membus.trans_dist::WriteResp               493                       # Transaction distribution
system.membus.trans_dist::Writeback             46442                       # Transaction distribution
system.membus.trans_dist::UpgradeReq          7897089                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         709297                       # Transaction distribution
system.membus.trans_dist::UpgradeResp         6900951                       # Transaction distribution
system.membus.trans_dist::ReadExReq            213798                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10958                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio         3132                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.Hmon-slave     15871795                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     15874927                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               15874927                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio         6264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.Hmon-slave     26631425                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     26637689                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                26637689                       # Cumulative packet size per connected master and slave (bytes)
system.membus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadReq     23851500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadResp    770452500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteReq       493000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteResp       246500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::Writeback    766293000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeReq   3958199152                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeReq    354648999                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeResp   3450475500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExReq    106912972                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExResp    180807000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.membus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadReq          186                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadResp          140                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteReq           32                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteResp            2                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::Writeback         1705                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeReq          573                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeReq           25                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeResp         1912                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExReq           12                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExResp            3                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadReq       604991                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadResp       759496                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteResp        29000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::Writeback      7437458                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeReq      5193499                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeReq       278000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeResp     10925000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExReq        40000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExResp        35500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.failedReq                          2533                       # # of times recvTimingReq fails due to busy xbar
system.membus.failedResp                         2057                       # # of times recvTimingResp fails due to busy xbar
system.membus.reqForwardingFail                     0                       # # of times xbar fails to forward req pkt to next component
system.membus.respForwardingFail                    0                       # # of times xbar fails to forward resp pkt to next component
system.membus.pimReqSuccess                         1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.membus.pimReqFail                            0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.membus.pimReqDelayedTime                     0                       # cumulative time PIM req pkts are delayed on this xbar
system.membus.pimRespSuccess                        1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.membus.pimRespFail                           0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.membus.pimRespDelayedTime                    0                       # cumulative time PIM resp pkts are delayed on this xbar
system.membus.totalReqDelayedTime            13553948                       # cumulative time all req pkts are delayed on this xbar
system.membus.totalRespDelayedTime           11748996                       # cumulative time all resp pkts are delayed on this xbar
system.membus.snoops                          1908275                       # Total snoops (count)
system.membus.snoop_fanout::samples           8913255                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 8913255    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             8913255                       # Request fanout histogram
system.membus.reqLayer0.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer0.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer0.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer0.failed                    0                       # # of times layer fails timing
system.membus.reqLayer1.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer1.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer1.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer1.failed                    0                       # # of times layer fails timing
system.membus.reqLayer2.occupancy             1029000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.succeeded                1566                       # # of times layer succeeds timing
system.membus.reqLayer2.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer2.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer2.failed                    0                       # # of times layer fails timing
system.membus.reqLayer3.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer3.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer3.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer3.failed                    0                       # # of times layer fails timing
system.membus.reqLayer4.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer4.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer4.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer4.failed                    0                       # # of times layer fails timing
system.membus.reqLayer5.occupancy          4245563000                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.5                       # Layer utilization (%)
system.membus.reqLayer5.succeeded             7004981                       # # of times layer succeeds timing
system.membus.reqLayer5.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer5.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer5.failed                    0                       # # of times layer fails timing
system.membus.reqLayer6.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer6.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer6.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer6.failed                    0                       # # of times layer fails timing
system.membus.respLayer0.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer0.failed                     0                       # # of times layer fails timing
system.membus.respLayer1.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer1.failed                     0                       # # of times layer fails timing
system.membus.respLayer2.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer2.failed                     0                       # # of times layer fails timing
system.membus.respLayer3.occupancy         4401981500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.5                       # Layer utilization (%)
system.membus.respLayer3.succeeded            6960105                       # # of times layer succeeds timing
system.membus.respLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smcxbar.clk_domain.clock                  1000                       # Clock period in ticks
system.smcxbar.trans_dist::ReadReq              46629                       # Transaction distribution
system.smcxbar.trans_dist::ReadResp             46629                       # Transaction distribution
system.smcxbar.trans_dist::WriteReq                 1                       # Transaction distribution
system.smcxbar.trans_dist::WriteResp                1                       # Transaction distribution
system.smcxbar.trans_dist::Writeback            46442                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeReq         6507593                       # Transaction distribution
system.smcxbar.trans_dist::SCUpgradeReq        393358                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeResp        6900951                       # Transaction distribution
system.smcxbar.trans_dist::ReadExReq            10958                       # Transaction distribution
system.smcxbar.trans_dist::ReadExResp           10958                       # Transaction distribution
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls00.port         2558                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls01.port         2585                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls02.port         2503                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls03.port         2664                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls04.port         3393                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls05.port         2648                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls06.port         2581                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls07.port         2492                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls08.port       134020                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls09.port      3221166                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls10.port       101310                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls11.port         2556                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls12.port         2643                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls13.port         2643                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls14.port         2545                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls15.port         2532                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::total      3490839                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls00.port         2543                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls01.port         2562                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls02.port         2562                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls03.port         2657                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls04.port         3319                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls05.port         2467                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls06.port         2423                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls07.port         2588                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls08.port       133886                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls09.port      3221957                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls10.port       100997                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls11.port         2528                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls12.port         2712                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls13.port         2556                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls14.port         2495                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls15.port         2593                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::total      3490846                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls00.port         2664                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls01.port         2427                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls02.port         2617                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls03.port         2654                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls04.port         3318                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls05.port         2514                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls06.port         2573                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls07.port         2628                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls08.port       133717                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls09.port      3222796                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls10.port       100131                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls11.port         2665                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls12.port         2621                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls13.port         2544                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls14.port         2546                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls15.port         2545                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::total      3490961                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls00.port         2618                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls01.port         2507                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls02.port         2574                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls03.port         2745                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls04.port         3231                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls05.port         2546                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls06.port         2503                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls07.port         2593                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls08.port       133267                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls09.port      3222321                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls10.port       101195                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls11.port         2517                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls12.port         2702                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls13.port         2566                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls14.port         2481                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls15.port         2508                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::total      3490874                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count::total              13963520                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls00.port       416000                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls01.port       422656                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls02.port       409600                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls03.port       414208                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls04.port       422144                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls05.port       431360                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls06.port       422912                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls07.port       408832                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls08.port       417280                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls09.port       412672                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls10.port       419328                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls11.port       407552                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls12.port       418816                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls13.port       427008                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls14.port       416256                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls15.port       411648                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::total      6678272                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls00.port       410880                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls01.port       427776                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls02.port       412672                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls03.port       411392                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls04.port       414464                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls05.port       407040                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls06.port       401664                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls07.port       413184                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls08.port       417792                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls09.port       417792                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls10.port       411392                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls11.port       413184                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls12.port       424448                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls13.port       420096                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls14.port       411136                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls15.port       423680                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::total      6638592                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls00.port       427008                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls01.port       400384                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls02.port       428544                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls03.port       411648                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls04.port       415232                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls05.port       413184                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls06.port       420352                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls07.port       423936                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls08.port       415744                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls09.port       408576                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls10.port       413696                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls11.port       424960                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls12.port       412160                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls13.port       411136                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls14.port       420608                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls15.port       416256                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.pim_sys.s2p.slave            1                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::total      6663425                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls00.port       424448                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls01.port       408064                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls02.port       421632                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls03.port       428544                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls04.port       407040                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls05.port       417024                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls06.port       411904                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls07.port       417536                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls08.port       414464                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls09.port       424192                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls10.port       407296                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls11.port       413440                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls12.port       425472                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls13.port       411648                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls14.port       409600                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls15.port       408832                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::total      6651136                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size::total               26631425                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadReq     65277800                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadResp    459692299                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteReq         2200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteResp         1500                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::Writeback    436551600                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeReq   9110086600                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeReq    550700800                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeResp   9655245651                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExReq     15341200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExResp    108312322                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadReq            7                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadResp            2                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::Writeback            8                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeReq         1359                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeReq            1                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeResp            2                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadReq         4800                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadResp         3700                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::Writeback         3200                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeReq       660600                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeReq          400                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeResp         9798                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.failedReq                         1375                       # # of times recvTimingReq fails due to busy xbar
system.smcxbar.failedResp                           4                       # # of times recvTimingResp fails due to busy xbar
system.smcxbar.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.smcxbar.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.smcxbar.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smcxbar.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smcxbar.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.smcxbar.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smcxbar.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smcxbar.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smcxbar.totalReqDelayedTime             669000                       # cumulative time all req pkts are delayed on this xbar
system.smcxbar.totalRespDelayedTime             13498                       # cumulative time all resp pkts are delayed on this xbar
system.smcxbar.reqLayer0.occupancy           32715600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer0.succeeded               6654                       # # of times layer succeeds timing
system.smcxbar.reqLayer0.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer1.occupancy           32155800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer1.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer1.succeeded               6483                       # # of times layer succeeds timing
system.smcxbar.reqLayer1.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer2.occupancy           32495800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer2.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer2.succeeded               6583                       # # of times layer succeeds timing
system.smcxbar.reqLayer2.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer3.occupancy           32681800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer3.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer3.succeeded               6807                       # # of times layer succeeds timing
system.smcxbar.reqLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer4.occupancy           34486200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer4.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer4.succeeded               8079                       # # of times layer succeeds timing
system.smcxbar.reqLayer4.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer5.occupancy           32413000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer5.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer5.succeeded               6541                       # # of times layer succeeds timing
system.smcxbar.reqLayer5.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer6.occupancy           32233800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer6.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer6.succeeded               6487                       # # of times layer succeeds timing
system.smcxbar.reqLayer6.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer7.occupancy           32501600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer7.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer7.succeeded               6604                       # # of times layer succeeds timing
system.smcxbar.reqLayer7.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer8.occupancy          399704800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer8.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer8.succeeded             268898                       # # of times layer succeeds timing
system.smcxbar.reqLayer8.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer9.occupancy         9046471000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer9.utilization              1.1                       # Layer utilization (%)
system.smcxbar.reqLayer9.succeeded            6445571                       # # of times layer succeeds timing
system.smcxbar.reqLayer9.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer10.occupancy         307657600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer10.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer10.succeeded            203260                       # # of times layer succeeds timing
system.smcxbar.reqLayer10.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer11.occupancy          32346600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer11.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer11.succeeded              6579                       # # of times layer succeeds timing
system.smcxbar.reqLayer11.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer12.occupancy          32965600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer12.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer12.succeeded              6804                       # # of times layer succeeds timing
system.smcxbar.reqLayer12.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer13.occupancy          32594200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer13.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer13.succeeded              6613                       # # of times layer succeeds timing
system.smcxbar.reqLayer13.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer14.occupancy          32267800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer14.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer14.succeeded              6483                       # # of times layer succeeds timing
system.smcxbar.reqLayer14.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer15.occupancy          32266800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer15.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer15.succeeded              6534                       # # of times layer succeeds timing
system.smcxbar.reqLayer15.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer16.occupancy              2200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer16.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer16.succeeded                 1                       # # of times layer succeeds timing
system.smcxbar.reqLayer16.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer0.occupancy        2556048529                       # Layer occupancy (ticks)
system.smcxbar.respLayer0.utilization             0.3                       # Layer utilization (%)
system.smcxbar.respLayer0.succeeded           1739594                       # # of times layer succeeds timing
system.smcxbar.respLayer0.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer1.occupancy        2554832097                       # Layer occupancy (ticks)
system.smcxbar.respLayer1.utilization             0.3                       # Layer utilization (%)
system.smcxbar.respLayer1.succeeded           1739601                       # # of times layer succeeds timing
system.smcxbar.respLayer1.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer2.occupancy        2556805725                       # Layer occupancy (ticks)
system.smcxbar.respLayer2.utilization             0.3                       # Layer utilization (%)
system.smcxbar.respLayer2.succeeded           1739715                       # # of times layer succeeds timing
system.smcxbar.respLayer2.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer3.occupancy        2555565421                       # Layer occupancy (ticks)
system.smcxbar.respLayer3.utilization             0.3                       # Layer utilization (%)
system.smcxbar.respLayer3.succeeded           1739629                       # # of times layer succeeds timing
system.smcxbar.respLayer3.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.respLayer4.failed                    0                       # # of times layer fails timing
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             0                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          0                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            0                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          0                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            0                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          0                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          0                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           0                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           0                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cf1.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf1.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf1.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf1.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf1.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf1.dma_write_txs                            0                       # Number of DMA write transactions.
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                       8                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::system.realview.ide            8                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::system.realview.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.waiting_on_retry                     0                       # Number of times sendTimingReq failed
system.smccontroller.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smccontroller.clk_domain.clock             100                       # Clock period in ticks
system.smccontroller.trans_dist::ReadReq        46629                       # Transaction distribution
system.smccontroller.trans_dist::ReadResp        46629                       # Transaction distribution
system.smccontroller.trans_dist::WriteReq            1                       # Transaction distribution
system.smccontroller.trans_dist::WriteResp            1                       # Transaction distribution
system.smccontroller.trans_dist::Writeback        46442                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeReq      6507593                       # Transaction distribution
system.smccontroller.trans_dist::SCUpgradeReq       393358                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeResp      6900951                       # Transaction distribution
system.smccontroller.trans_dist::ReadExReq        10958                       # Transaction distribution
system.smccontroller.trans_dist::ReadExResp        10958                       # Transaction distribution
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon0-slave      3490839                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon1-slave      3490846                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon2-slave      3490961                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon3-slave      3490874                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::total     13963520                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon0-slave      6678272                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon1-slave      6638592                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon2-slave      6663425                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon3-slave      6651136                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::total     26631425                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadReq     37303200                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadResp    186516000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteReq          900                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteResp          800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::Writeback    185768000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeReq   5206074400                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeReq    314686400                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeResp   5520760800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExReq      8766400                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExResp     43832000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadResp           60                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeResp           53                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExResp            3                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadResp       133800                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeResp       107500                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExResp         8800                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.failedReq                      0                       # # of times recvTimingReq fails due to busy xbar
system.smccontroller.failedResp                   116                       # # of times recvTimingResp fails due to busy xbar
system.smccontroller.reqForwardingFail              0                       # # of times xbar fails to forward req pkt to next component
system.smccontroller.respForwardingFail             0                       # # of times xbar fails to forward resp pkt to next component
system.smccontroller.pimReqSuccess                  1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smccontroller.pimReqFail                     0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smccontroller.pimReqDelayedTime              0                       # cumulative time PIM req pkts are delayed on this xbar
system.smccontroller.pimRespSuccess                 1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smccontroller.pimRespFail                    0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smccontroller.pimRespDelayedTime             0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smccontroller.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.smccontroller.totalRespDelayedTime       250100                       # cumulative time all resp pkts are delayed on this xbar
system.smccontroller.reqLayer0.occupancy   1438279200                       # Layer occupancy (ticks)
system.smccontroller.reqLayer0.utilization          0.2                       # Layer utilization (%)
system.smccontroller.reqLayer0.succeeded      1751245                       # # of times layer succeeds timing
system.smccontroller.reqLayer0.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer1.occupancy   1438260000                       # Layer occupancy (ticks)
system.smccontroller.reqLayer1.utilization          0.2                       # Layer utilization (%)
system.smccontroller.reqLayer1.succeeded      1751245                       # # of times layer succeeds timing
system.smccontroller.reqLayer1.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer2.occupancy   1437892900                       # Layer occupancy (ticks)
system.smccontroller.reqLayer2.utilization          0.2                       # Layer utilization (%)
system.smccontroller.reqLayer2.succeeded      1751246                       # # of times layer succeeds timing
system.smccontroller.reqLayer2.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer3.occupancy   1438167200                       # Layer occupancy (ticks)
system.smccontroller.reqLayer3.utilization          0.2                       # Layer utilization (%)
system.smccontroller.reqLayer3.succeeded      1751245                       # # of times layer succeeds timing
system.smccontroller.reqLayer3.failed               0                       # # of times layer fails timing
system.smccontroller.respLayer0.occupancy   5751109600                       # Layer occupancy (ticks)
system.smccontroller.respLayer0.utilization          0.7                       # Layer utilization (%)
system.smccontroller.respLayer0.succeeded      6958539                       # # of times layer succeeds timing
system.smccontroller.respLayer0.failed              0                       # # of times layer fails timing
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq           38326954                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          38121563                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate       205391                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               493                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              493                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           151666                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq         7913652                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        709329                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        8622981                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq       524015                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp       524015                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           897599                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          897599                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        58794                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      8946946                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side         5391                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       172202                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     10083102                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side        11390                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        79408                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      9116352                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side         5822                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        25254                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      8571929                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side         4243                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side        43030                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side      8754950                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.itb.walker.dma::system.l2.cpu_side           38                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb.walker.dma::system.l2.cpu_side         5774                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side       303280                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side      9868488                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.itb.walker.dma::system.l2.cpu_side           38                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb.walker.dma::system.l2.cpu_side        14087                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side         1060                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side          685                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side           18                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              56072281                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      7525632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      6858784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side         9864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     22041856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     17835504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side        21584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     10164224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     17554472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side        10956                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      3232512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      3189500                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side         8296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side      5507840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side      5332776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.itb.walker.dma::system.l2.cpu_side           76                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb.walker.dma::system.l2.cpu_side        10916                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side     38819840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side     56081156                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.itb.walker.dma::system.l2.cpu_side           76                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb.walker.dma::system.l2.cpu_side        26056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side       135680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side        71705                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side           36                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              194439341                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadReq  19186641976                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadResp  19269486320                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteReq       493000                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteResp       251486                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::Writeback   4932194097                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeReq   4155154538                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeReq    371632483                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeResp   3458808416                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeFailReq    262007500                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExReq    448863360                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExResp    497947959                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadReq     16449863                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadResp         6072                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteReq          145                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::Writeback         1481                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeReq       220559                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeReq         6614                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeResp            8                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeFailReq       392969                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExReq          945                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExResp          127                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadReq  15008269935                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadResp     82024245                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteReq      6182971                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::Writeback     42904955                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeReq    456200781                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeReq     42772498                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeResp       119000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeFailReq    393257000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExReq     18955957                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExResp      1896988                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.failedReq                     17108887                       # # of times recvTimingReq fails due to busy xbar
system.tol2bus.failedResp                        6207                       # # of times recvTimingResp fails due to busy xbar
system.tol2bus.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.tol2bus.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.tol2bus.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.tol2bus.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.tol2bus.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.tol2bus.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.tol2bus.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.tol2bus.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.tol2bus.totalReqDelayedTime        15968544097                       # cumulative time all req pkts are delayed on this xbar
system.tol2bus.totalRespDelayedTime          84040233                       # cumulative time all resp pkts are delayed on this xbar
system.tol2bus.snoops                        40823469                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         48522141                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  47                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47              48522141    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::48                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           48522141                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        29374953454                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.7                       # Layer utilization (%)
system.tol2bus.reqLayer0.succeeded           48523708                       # # of times layer succeeds timing
system.tol2bus.reqLayer0.failed                     0                       # # of times layer fails timing
system.tol2bus.snoopLayer0.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.snoopLayer0.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer0.occupancy         955476295                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.succeeded             29397                       # # of times layer succeeds timing
system.tol2bus.respLayer0.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer1.occupancy      245575437034                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            30.6                       # Layer utilization (%)
system.tol2bus.respLayer1.succeeded           8294755                       # # of times layer succeeds timing
system.tol2bus.respLayer1.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer2.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer2.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer3.occupancy           2929489                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.succeeded              2925                       # # of times layer succeeds timing
system.tol2bus.respLayer3.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer4.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer5.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer5.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer6.occupancy        2798374758                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer6.succeeded             86101                       # # of times layer succeeds timing
system.tol2bus.respLayer6.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer7.occupancy      198316566756                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization            24.7                       # Layer utilization (%)
system.tol2bus.respLayer7.succeeded           8189138                       # # of times layer succeeds timing
system.tol2bus.respLayer7.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer8.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer8.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer9.occupancy           5997991                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.succeeded              5994                       # # of times layer succeeds timing
system.tol2bus.respLayer9.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer10.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer10.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer11.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer11.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer12.occupancy       1290460274                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer12.succeeded            39704                       # # of times layer succeeds timing
system.tol2bus.respLayer12.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer13.occupancy     234077309926                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization           29.1                       # Layer utilization (%)
system.tol2bus.respLayer13.succeeded          8200057                       # # of times layer succeeds timing
system.tol2bus.respLayer13.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer14.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer14.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer15.occupancy          3088485                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.succeeded             3083                       # # of times layer succeeds timing
system.tol2bus.respLayer15.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer16.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer16.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer17.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer17.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer18.occupancy        410453308                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer18.succeeded            12627                       # # of times layer succeeds timing
system.tol2bus.respLayer18.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer19.occupancy     254053165899                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization           31.6                       # Layer utilization (%)
system.tol2bus.respLayer19.succeeded          8217665                       # # of times layer succeeds timing
system.tol2bus.respLayer19.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer20.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer20.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer21.occupancy          2169498                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.succeeded             2169                       # # of times layer succeeds timing
system.tol2bus.respLayer21.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer22.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer22.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer23.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer23.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer24.occupancy        699324776                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer24.succeeded            21515                       # # of times layer succeeds timing
system.tol2bus.respLayer24.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer25.occupancy     251119146246                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization           31.3                       # Layer utilization (%)
system.tol2bus.respLayer25.succeeded          8275722                       # # of times layer succeeds timing
system.tol2bus.respLayer25.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer26.occupancy            19000                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer26.succeeded               19                       # # of times layer succeeds timing
system.tol2bus.respLayer26.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer27.occupancy          3050982                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer27.succeeded             3045                       # # of times layer succeeds timing
system.tol2bus.respLayer27.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer28.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer28.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer29.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer29.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer30.occupancy       4928358336                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.6                       # Layer utilization (%)
system.tol2bus.respLayer30.succeeded           151640                       # # of times layer succeeds timing
system.tol2bus.respLayer30.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer31.occupancy     113427435319                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization           14.1                       # Layer utilization (%)
system.tol2bus.respLayer31.succeeded          6827979                       # # of times layer succeeds timing
system.tol2bus.respLayer31.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer32.occupancy            19000                       # Layer occupancy (ticks)
system.tol2bus.respLayer32.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer32.succeeded               19                       # # of times layer succeeds timing
system.tol2bus.respLayer32.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer33.occupancy          7595440                       # Layer occupancy (ticks)
system.tol2bus.respLayer33.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer33.succeeded             7573                       # # of times layer succeeds timing
system.tol2bus.respLayer33.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer34.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer34.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer35.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer35.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer36.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer36.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer37.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer37.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer38.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer38.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer39.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer39.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer40.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer40.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer41.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer41.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer42.occupancy         17227992                       # Layer occupancy (ticks)
system.tol2bus.respLayer42.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer42.succeeded              530                       # # of times layer succeeds timing
system.tol2bus.respLayer42.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer43.occupancy          9857990                       # Layer occupancy (ticks)
system.tol2bus.respLayer43.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer43.succeeded              376                       # # of times layer succeeds timing
system.tol2bus.respLayer43.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer44.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer44.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer45.occupancy             9000                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.succeeded                9                       # # of times layer succeeds timing
system.tol2bus.respLayer45.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer46.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer46.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer47.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer47.failed                   0                       # # of times layer fails timing
system.pim_sys.itlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.itlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.itlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.stlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.stlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.stlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.dtlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.dtlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.dtlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.dtb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.dtb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.dtb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.dtb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.dtb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.dtb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dtb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.dtb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.dtb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.dtb.hits                         0                       # DTB hits
system.pim_sys.cpu.dtb.misses                       0                       # DTB misses
system.pim_sys.cpu.dtb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.itb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.itb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.itb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.itb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.itb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.itb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.itb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.itb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.itb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.itb.hits                         0                       # DTB hits
system.pim_sys.cpu.itb.misses                       0                       # DTB misses
system.pim_sys.cpu.itb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.numCycles                        0                       # number of cpu cycles simulated
system.pim_sys.cpu.numWorkItemsStarted              0                       # number of work items this cpu started
system.pim_sys.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys.cpu.committedInsts                   0                       # Number of instructions committed
system.pim_sys.cpu.committedOps                     0                       # Number of ops (including micro ops) committed
system.pim_sys.cpu.num_int_alu_accesses             0                       # Number of integer alu accesses
system.pim_sys.cpu.num_fp_alu_accesses              0                       # Number of float alu accesses
system.pim_sys.cpu.num_func_calls                   0                       # number of times a function call or return occured
system.pim_sys.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys.cpu.num_int_insts                    0                       # number of integer instructions
system.pim_sys.cpu.num_fp_insts                     0                       # number of float instructions
system.pim_sys.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys.cpu.num_mem_refs                     0                       # number of memory refs
system.pim_sys.cpu.num_load_insts                   0                       # Number of load instructions
system.pim_sys.cpu.num_store_insts                  0                       # Number of store instructions
system.pim_sys.cpu.num_idle_cycles                  0                       # Number of idle cycles
system.pim_sys.cpu.num_busy_cycles                  0                       # Number of busy cycles
system.pim_sys.cpu.not_idle_fraction                0                       # Percentage of non-idle cycles
system.pim_sys.cpu.idle_fraction                    1                       # Percentage of idle cycles
system.pim_sys.cpu.op_class::No_OpClass             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntAlu                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntMult                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntDiv                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatAdd               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCmp               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCvt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatMult              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatDiv               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatSqrt              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAdd                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAddAcc             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAlu                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCmp                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCvt                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMisc               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMult               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShift              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdSqrt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemRead                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemWrite               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IprAccess              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::total                  0                       # Class of executed instruction
system.pim_sys.cpu.kern.inst.arm                    0                       # number of arm instructions executed
system.pim_sys.cpu.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.pim_sys.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBandwidthHist::samples        80348                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::0        80348    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::total        80348                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys.Smon.totalReadBytes                  0                       # Number of bytes read
system.pim_sys.Smon.writeBandwidthHist::samples        80348                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::0        80348    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::total        80348                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys.Smon.totalWrittenBytes               0                       # Number of bytes written
system.pim_sys.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::0              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::1              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::2              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::3              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::4              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::5              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::6              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::7              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::8              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::9              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::10             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::11             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::12             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::13             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::14             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::15             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::16             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::17             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::18             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::19             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::0             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::1             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::2             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::3             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::4             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::5             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::6             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::7             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::8             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::9             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::mean             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::stdev            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::1-5000             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::total              0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::mean           0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittReqReq::samples              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::mean               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::stdev              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::1-5000               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::total                0                       # Request-to-request inter transaction time
system.pim_sys.Smon.outstandingReadsHist::samples        80348                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::0        80348    100.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::total        80348                       # Outstanding read transactions
system.pim_sys.Smon.outstandingWritesHist::samples        80348                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::0        80348    100.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::total        80348                       # Outstanding write transactions
system.pim_sys.Smon.readTransHist::samples        80348                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::mean             0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::0            80348    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::1                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::2                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::3                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::4                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::5                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::6                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::7                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::8                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::9                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::10               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::11               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::12               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::13               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::14               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::15               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::16               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::17               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::18               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::19               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::total        80348                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::samples        80348                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::0           80348    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::total        80348                       # Histogram of read transactions per sample period
system.pim_sys.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys.pimbus.trans_dist::WriteReq            1                       # Transaction distribution
system.pim_sys.pimbus.trans_dist::WriteResp            1                       # Transaction distribution
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::total            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count::total              2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::total            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size::total               1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteReq         1000                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteResp          700                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.failedReq                     0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys.pimbus.failedResp                    0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys.pimbus.reqForwardingFail             0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys.pimbus.pimReqSuccess                 1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys.pimbus.pimReqFail                    0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys.pimbus.pimReqDelayedTime             0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys.pimbus.pimRespSuccess                1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys.pimbus.pimRespFail                   0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer0.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer1.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer2.occupancy         1000                       # Layer occupancy (ticks)
system.pim_sys.pimbus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.reqLayer2.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer2.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer0.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer1.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer2.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer3.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer4.occupancy          700                       # Layer occupancy (ticks)
system.pim_sys.pimbus.respLayer4.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.respLayer4.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer4.failed             0                       # # of times layer fails timing
system.seriallink0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink0.clk_domain.clock               100                       # Clock period in ticks
system.seriallink1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink1.clk_domain.clock               100                       # Clock period in ticks
system.seriallink2.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink2.clk_domain.clock               100                       # Clock period in ticks
system.seriallink3.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink3.clk_domain.clock               100                       # Clock period in ticks
system.l2.tags.replacements                     57969                       # number of replacements
system.l2.tags.tagsinuse                  8012.874348                       # Cycle average of tags in use
system.l2.tags.total_refs                      137068                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     57969                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.364505                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     4033.998464                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.dtb.walker     3.691205                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.inst    57.052659                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.data   282.712635                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.dtb.walker     4.961877                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.inst    47.753715                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.data   739.346286                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.dtb.walker     1.599476                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.inst    37.314200                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.data   326.368134                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.dtb.walker     1.293472                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.inst     1.408834                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.data   240.215249                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.dtb.walker     1.563451                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.inst    15.779337                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu4.data   246.094439                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.dtb.walker     6.297699                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.itb.walker     0.000137                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.inst    17.730264                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu5.data  1746.037805                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.dtb.walker    11.873945                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.inst   136.190504                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.data    53.590559                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.492431                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.dtb.walker     0.000451                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.inst     0.006964                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.data     0.034511                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.dtb.walker     0.000606                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.inst     0.005829                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.data     0.090252                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.dtb.walker     0.000195                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.inst     0.004555                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.data     0.039840                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.dtb.walker     0.000158                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.inst     0.000172                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.data     0.029323                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.dtb.walker     0.000191                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.inst     0.001926                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu4.data     0.030041                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.dtb.walker     0.000769                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.inst     0.002164                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu5.data     0.213139                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.dtb.walker     0.001449                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.inst     0.016625                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.data     0.006542                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978134                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            32                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          8033                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          606                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          129                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          672                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6615                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.003906                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.980591                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  61680040                       # Number of tag accesses
system.l2.tags.data_accesses                 61680040                       # Number of data accesses
system.l2.ReadReq_hits::system.cpu0.dtb.walker         2459                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.inst        29300                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.data        12950                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.dtb.walker         5371                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.inst        85989                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.data        37176                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.dtb.walker         2731                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.inst        39558                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.data        41191                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.dtb.walker         2070                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.inst        12600                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.data         6122                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.dtb.walker         2720                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.itb.walker           19                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.inst        21449                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.data         9643                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.dtb.walker         6484                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.itb.walker           18                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.inst       151317                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.data        97698                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.dtb.walker            8                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.inst          417                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.data          124                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  567414                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           151666                       # number of Writeback hits
system.l2.Writeback_hits::total                151666                       # number of Writeback hits
system.l2.UpgradeReq_hits::system.cpu0.data         1147                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu1.data         4988                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu2.data         1090                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu3.data          462                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu4.data          778                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu5.data         8530                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu7.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                16998                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu0.data            3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu1.data            8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu2.data           11                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu3.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu4.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu5.data            6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 32                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::system.cpu0.data          673                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu1.data          739                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu2.data          827                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu3.data           90                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu4.data          487                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu5.data         1102                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu7.data           10                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3928                       # number of ReadExReq hits
system.l2.demand_hits::system.cpu0.dtb.walker         2459                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.inst         29300                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.data         13623                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.dtb.walker         5371                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.inst         85989                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.data         37915                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.dtb.walker         2731                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.inst         39558                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.data         42018                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.dtb.walker         2070                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.inst         12600                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.data          6212                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.dtb.walker         2720                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.itb.walker           19                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.inst         21449                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.data         10130                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.dtb.walker         6484                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.itb.walker           18                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.inst        151317                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.data         98800                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.dtb.walker            8                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.inst           417                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.data           134                       # number of demand (read+write) hits
system.l2.demand_hits::total                   571342                       # number of demand (read+write) hits
system.l2.overall_hits::system.cpu0.dtb.walker         2459                       # number of overall hits
system.l2.overall_hits::system.cpu0.inst        29300                       # number of overall hits
system.l2.overall_hits::system.cpu0.data        13623                       # number of overall hits
system.l2.overall_hits::system.cpu1.dtb.walker         5371                       # number of overall hits
system.l2.overall_hits::system.cpu1.inst        85989                       # number of overall hits
system.l2.overall_hits::system.cpu1.data        37915                       # number of overall hits
system.l2.overall_hits::system.cpu2.dtb.walker         2731                       # number of overall hits
system.l2.overall_hits::system.cpu2.inst        39558                       # number of overall hits
system.l2.overall_hits::system.cpu2.data        42018                       # number of overall hits
system.l2.overall_hits::system.cpu3.dtb.walker         2070                       # number of overall hits
system.l2.overall_hits::system.cpu3.inst        12600                       # number of overall hits
system.l2.overall_hits::system.cpu3.data         6212                       # number of overall hits
system.l2.overall_hits::system.cpu4.dtb.walker         2720                       # number of overall hits
system.l2.overall_hits::system.cpu4.itb.walker           19                       # number of overall hits
system.l2.overall_hits::system.cpu4.inst        21449                       # number of overall hits
system.l2.overall_hits::system.cpu4.data        10130                       # number of overall hits
system.l2.overall_hits::system.cpu5.dtb.walker         6484                       # number of overall hits
system.l2.overall_hits::system.cpu5.itb.walker           18                       # number of overall hits
system.l2.overall_hits::system.cpu5.inst       151317                       # number of overall hits
system.l2.overall_hits::system.cpu5.data        98800                       # number of overall hits
system.l2.overall_hits::system.cpu7.dtb.walker            8                       # number of overall hits
system.l2.overall_hits::system.cpu7.inst          417                       # number of overall hits
system.l2.overall_hits::system.cpu7.data          134                       # number of overall hits
system.l2.overall_hits::total                  571342                       # number of overall hits
system.l2.ReadReq_misses::system.cpu0.dtb.walker            7                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.inst           97                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.data         4039                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.dtb.walker           25                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.inst          112                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.data         9721                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.dtb.walker            8                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.inst          146                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.data         4901                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.dtb.walker            4                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.data         2523                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.dtb.walker            9                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.inst           66                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu4.data         3063                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.dtb.walker           30                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.itb.walker            1                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.inst          323                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu5.data        21472                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.dtb.walker            1                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.inst          113                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.data           37                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 46725                       # number of ReadReq misses
system.l2.UpgradeReq_misses::system.cpu0.data       598579                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu1.data      1713254                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu2.data       804274                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu3.data       333803                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu4.data       441147                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu5.data      2616086                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu7.data           15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total            6507158                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu0.data        25410                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu1.data       105796                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu2.data        42086                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu3.data         7287                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu4.data        16208                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu5.data       196567                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu7.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total           393358                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::system.cpu0.data         1773                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu1.data         2661                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu2.data         1640                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu3.data           18                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu4.data         1157                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu5.data         4131                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu7.data           13                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               11393                       # number of ReadExReq misses
system.l2.demand_misses::system.cpu0.dtb.walker            7                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.inst           97                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.data         5812                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.dtb.walker           25                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.inst          112                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.data        12382                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.dtb.walker            8                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.inst          146                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.data         6541                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.dtb.walker            4                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.data         2541                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.dtb.walker            9                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.inst           66                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu4.data         4220                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.dtb.walker           30                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.itb.walker            1                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.inst          323                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu5.data        25603                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.dtb.walker            1                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.inst          113                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.data           50                       # number of demand (read+write) misses
system.l2.demand_misses::total                  58118                       # number of demand (read+write) misses
system.l2.overall_misses::system.cpu0.dtb.walker            7                       # number of overall misses
system.l2.overall_misses::system.cpu0.inst           97                       # number of overall misses
system.l2.overall_misses::system.cpu0.data         5812                       # number of overall misses
system.l2.overall_misses::system.cpu1.dtb.walker           25                       # number of overall misses
system.l2.overall_misses::system.cpu1.inst          112                       # number of overall misses
system.l2.overall_misses::system.cpu1.data        12382                       # number of overall misses
system.l2.overall_misses::system.cpu2.dtb.walker            8                       # number of overall misses
system.l2.overall_misses::system.cpu2.inst          146                       # number of overall misses
system.l2.overall_misses::system.cpu2.data         6541                       # number of overall misses
system.l2.overall_misses::system.cpu3.dtb.walker            4                       # number of overall misses
system.l2.overall_misses::system.cpu3.inst           27                       # number of overall misses
system.l2.overall_misses::system.cpu3.data         2541                       # number of overall misses
system.l2.overall_misses::system.cpu4.dtb.walker            9                       # number of overall misses
system.l2.overall_misses::system.cpu4.inst           66                       # number of overall misses
system.l2.overall_misses::system.cpu4.data         4220                       # number of overall misses
system.l2.overall_misses::system.cpu5.dtb.walker           30                       # number of overall misses
system.l2.overall_misses::system.cpu5.itb.walker            1                       # number of overall misses
system.l2.overall_misses::system.cpu5.inst          323                       # number of overall misses
system.l2.overall_misses::system.cpu5.data        25603                       # number of overall misses
system.l2.overall_misses::system.cpu7.dtb.walker            1                       # number of overall misses
system.l2.overall_misses::system.cpu7.inst          113                       # number of overall misses
system.l2.overall_misses::system.cpu7.data           50                       # number of overall misses
system.l2.overall_misses::total                 58118                       # number of overall misses
system.l2.ReadReq_miss_latency::system.cpu0.dtb.walker       995000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.inst     12566500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.data    523303000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.dtb.walker      3400500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.inst     14364500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.data   1260670000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.dtb.walker       993000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.inst     18738500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.data    632756484                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.dtb.walker       497500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.inst      3201500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.data    325416498                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.dtb.walker      1119500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.inst      7898500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu4.data    397153500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.dtb.walker      3761000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.itb.walker       124000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.inst     41925500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu5.data   2777462998                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.dtb.walker       189000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.inst     14925000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.data      4964500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      6046426480                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu0.data      4239500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu1.data      2019000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu2.data      2611000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu3.data      6978000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu4.data      1565500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu5.data      1108000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu7.data       196000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     18717000                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu0.data       457500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu1.data       326000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu2.data        65500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu3.data      2540000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu4.data        65000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu5.data       652000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu7.data       131000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      4237000                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu0.data    222970000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu1.data    328114500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu2.data    205199000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu3.data      1978000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu4.data    144923500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu5.data    517865000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu7.data      1591500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1422641500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::system.cpu0.dtb.walker       995000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.inst     12566500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.data    746273000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.dtb.walker      3400500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.inst     14364500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.data   1588784500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.dtb.walker       993000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.inst     18738500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.data    837955484                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.dtb.walker       497500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.inst      3201500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.data    327394498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.dtb.walker      1119500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.inst      7898500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu4.data    542077000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.dtb.walker      3761000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.itb.walker       124000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.inst     41925500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu5.data   3295327998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.dtb.walker       189000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.inst     14925000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.data      6556000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       7469067980                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::system.cpu0.dtb.walker       995000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.inst     12566500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.data    746273000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.dtb.walker      3400500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.inst     14364500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.data   1588784500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.dtb.walker       993000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.inst     18738500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.data    837955484                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.dtb.walker       497500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.inst      3201500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.data    327394498                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.dtb.walker      1119500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.inst      7898500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu4.data    542077000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.dtb.walker      3761000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.itb.walker       124000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.inst     41925500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu5.data   3295327998                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.dtb.walker       189000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.inst     14925000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.data      6556000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      7469067980                       # number of overall miss cycles
system.l2.ReadReq_accesses::system.cpu0.dtb.walker         2466                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.inst        29397                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.data        16989                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.dtb.walker         5396                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.inst        86101                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.data        46897                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.dtb.walker         2739                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.inst        39704                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.data        46092                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.dtb.walker         2074                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.inst        12627                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.data         8645                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.dtb.walker         2729                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.itb.walker           19                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.inst        21515                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.data        12706                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.dtb.walker         6514                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.itb.walker           19                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.inst       151640                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.data       119170                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.dtb.walker            9                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.inst          530                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.data          161                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              614139                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       151666                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            151666                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu0.data       599726                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu1.data      1718242                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu2.data       805364                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu3.data       334265                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu4.data       441925                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu5.data      2624616                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu7.data           18                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total          6524156                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu0.data        25413                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu1.data       105804                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu2.data        42097                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu3.data         7289                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu4.data        16210                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu5.data       196573                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu7.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total         393390                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu0.data         2446                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu1.data         3400                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu2.data         2467                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu3.data          108                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu4.data         1644                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu5.data         5233                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu7.data           23                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             15321                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::system.cpu0.dtb.walker         2466                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.inst        29397                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.data        19435                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.dtb.walker         5396                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.inst        86101                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.data        50297                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.dtb.walker         2739                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.inst        39704                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.data        48559                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.dtb.walker         2074                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.inst        12627                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.data         8753                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.dtb.walker         2729                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.itb.walker           19                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.inst        21515                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.data        14350                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.dtb.walker         6514                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.itb.walker           19                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.inst       151640                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.data       124403                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.dtb.walker            9                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.inst          530                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.data          184                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               629460                       # number of demand (read+write) accesses
system.l2.overall_accesses::system.cpu0.dtb.walker         2466                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.inst        29397                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.data        19435                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.dtb.walker         5396                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.inst        86101                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.data        50297                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.dtb.walker         2739                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.inst        39704                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.data        48559                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.dtb.walker         2074                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.inst        12627                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.data         8753                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.dtb.walker         2729                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.itb.walker           19                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.inst        21515                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.data        14350                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.dtb.walker         6514                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.itb.walker           19                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.inst       151640                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.data       124403                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.dtb.walker            9                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.inst          530                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.data          184                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              629460                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::system.cpu0.dtb.walker     0.002839                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.inst     0.003300                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.data     0.237742                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.dtb.walker     0.004633                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.inst     0.001301                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.data     0.207284                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.dtb.walker     0.002921                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.inst     0.003677                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.data     0.106331                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.dtb.walker     0.001929                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.inst     0.002138                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.data     0.291845                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.dtb.walker     0.003298                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.inst     0.003068                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu4.data     0.241067                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.dtb.walker     0.004605                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.itb.walker     0.052632                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.inst     0.002130                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu5.data     0.180180                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.dtb.walker     0.111111                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.inst     0.213208                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.data     0.229814                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.076082                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu0.data     0.998087                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu1.data     0.997097                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu2.data     0.998647                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu3.data     0.998618                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu4.data     0.998240                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu5.data     0.996750                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu7.data     0.833333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.997395                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu0.data     0.999882                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu1.data     0.999924                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu2.data     0.999739                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu3.data     0.999726                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu4.data     0.999877                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu5.data     0.999969                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.999919                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::system.cpu0.data     0.724857                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu1.data     0.782647                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu2.data     0.664775                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu3.data     0.166667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu4.data     0.703771                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu5.data     0.789413                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu7.data     0.565217                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.743620                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::system.cpu0.dtb.walker     0.002839                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.inst     0.003300                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.data     0.299048                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.dtb.walker     0.004633                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.inst     0.001301                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.data     0.246178                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.dtb.walker     0.002921                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.inst     0.003677                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.data     0.134702                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.dtb.walker     0.001929                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.inst     0.002138                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.data     0.290300                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.dtb.walker     0.003298                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.inst     0.003068                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu4.data     0.294077                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.dtb.walker     0.004605                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.itb.walker     0.052632                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.inst     0.002130                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu5.data     0.205807                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.dtb.walker     0.111111                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.inst     0.213208                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.data     0.271739                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.092330                       # miss rate for demand accesses
system.l2.overall_miss_rate::system.cpu0.dtb.walker     0.002839                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.inst     0.003300                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.data     0.299048                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.dtb.walker     0.004633                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.inst     0.001301                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.data     0.246178                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.dtb.walker     0.002921                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.inst     0.003677                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.data     0.134702                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.dtb.walker     0.001929                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.inst     0.002138                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.data     0.290300                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.dtb.walker     0.003298                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.inst     0.003068                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu4.data     0.294077                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.dtb.walker     0.004605                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.itb.walker     0.052632                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.inst     0.002130                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu5.data     0.205807                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.dtb.walker     0.111111                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.inst     0.213208                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.data     0.271739                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.092330                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::system.cpu0.dtb.walker 142142.857143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.inst 129551.546392                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.data 129562.515474                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.dtb.walker       136020                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.inst 128254.464286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.data 129685.217570                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.dtb.walker       124125                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.inst 128345.890411                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.data 129107.627831                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.dtb.walker       124375                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.inst 118574.074074                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.data 128979.983353                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.dtb.walker 124388.888889                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.inst 119674.242424                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu4.data 129661.606268                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.dtb.walker 125366.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.itb.walker       124000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.inst 129800.309598                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu5.data 129352.784929                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.dtb.walker       189000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.inst 132079.646018                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.data 134175.675676                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 129404.526057                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu0.data     7.082607                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu1.data     1.178459                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu2.data     3.246406                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu3.data    20.904545                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu4.data     3.548704                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu5.data     0.423533                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu7.data 13066.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total     2.876371                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu0.data    18.004723                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu1.data     3.081402                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu2.data     1.556337                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu3.data   348.565939                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu4.data     4.010365                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu5.data     3.316935                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu7.data        32750                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total    10.771358                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu0.data 125758.601241                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu1.data 123304.960541                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu2.data 125121.341463                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu3.data 109888.888889                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu4.data 125257.994814                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu5.data 125360.687485                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu7.data 122423.076923                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 124869.788467                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::system.cpu0.dtb.walker 142142.857143                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.inst 129551.546392                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.data 128402.099105                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.dtb.walker       136020                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.inst 128254.464286                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.data 128314.044581                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.dtb.walker       124125                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.inst 128345.890411                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.data 128108.161443                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.dtb.walker       124375                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.inst 118574.074074                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.data 128844.745376                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.dtb.walker 124388.888889                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.inst 119674.242424                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu4.data 128454.265403                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.dtb.walker 125366.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.itb.walker       124000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.inst 129800.309598                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu5.data 128708.666875                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.dtb.walker       189000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.inst 132079.646018                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.data       131120                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 128515.571424                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.dtb.walker 142142.857143                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.inst 129551.546392                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.data 128402.099105                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.dtb.walker       136020                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.inst 128254.464286                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.data 128314.044581                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.dtb.walker       124125                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.inst 128345.890411                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.data 128108.161443                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.dtb.walker       124375                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.inst 118574.074074                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.data 128844.745376                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.dtb.walker 124388.888889                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.inst 119674.242424                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu4.data 128454.265403                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.dtb.walker 125366.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.itb.walker       124000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.inst 129800.309598                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu5.data 128708.666875                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.dtb.walker       189000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.inst 132079.646018                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.data       131120                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 128515.571424                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            0                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                46442                       # number of writebacks
system.l2.writebacks::total                     46442                       # number of writebacks
system.l2.ReadReq_mshr_hits::system.cpu0.inst            8                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.data            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.inst           12                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.data            3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.inst           14                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.inst           16                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.data            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.inst           30                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu4.data            2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.inst            7                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu5.data            2                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 96                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::system.cpu0.inst            8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.inst           12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.data            3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.inst           14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.inst           16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.inst           30                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu4.data            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.inst            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu5.data            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  96                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::system.cpu0.inst            8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.inst           12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.data            3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.inst           14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.inst           16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.inst           30                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu4.data            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.inst            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu5.data            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 96                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::system.cpu0.dtb.walker            7                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.inst           89                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.data         4038                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.dtb.walker           25                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.inst          100                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.data         9718                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.dtb.walker            8                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.inst          132                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.data         4901                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.dtb.walker            4                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.data         2522                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.dtb.walker            9                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu4.data         3061                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.dtb.walker           30                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.itb.walker            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.inst          316                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu5.data        21470                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.dtb.walker            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.inst          113                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.data           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            46629                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu0.data       598579                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu1.data      1713254                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu2.data       804274                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu3.data       333803                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu4.data       441147                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu5.data      2616086                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu7.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total       6507158                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu0.data        25410                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu1.data       105796                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu2.data        42086                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu3.data         7287                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu4.data        16208                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu5.data       196567                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu7.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total       393358                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu0.data         1773                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu1.data         2661                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu2.data         1640                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu3.data           18                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu4.data         1157                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu5.data         4131                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu7.data           13                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11393                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::system.cpu0.dtb.walker            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.inst           89                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.data         5811                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.dtb.walker           25                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.inst          100                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.data        12379                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.dtb.walker            8                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.inst          132                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.data         6541                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.dtb.walker            4                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.data         2540                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.dtb.walker            9                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu4.data         4218                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.dtb.walker           30                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.itb.walker            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.inst          316                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu5.data        25601                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.dtb.walker            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.inst          113                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.data           50                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             58022                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::system.cpu0.dtb.walker            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.inst           89                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.data         5811                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.dtb.walker           25                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.inst          100                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.data        12379                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.dtb.walker            8                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.inst          132                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.data         6541                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.dtb.walker            4                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.data         2540                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.dtb.walker            9                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu4.data         4218                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.dtb.walker           30                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.itb.walker            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.inst          316                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu5.data        25601                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.dtb.walker            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.inst          113                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.data           50                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            58022                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::system.cpu0.dtb.walker       918000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.inst     10946500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.data    478829500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.dtb.walker      3125500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.inst     11929500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.data   1153405000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.dtb.walker       905000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.inst     15755500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.data    578845484                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.dtb.walker       453500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.inst      1358000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.data    297550998                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.dtb.walker      1020500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.inst      4228500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu4.data    363389000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.dtb.walker      3431000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.itb.walker       113000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.inst     37832500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu5.data   2541135498                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.dtb.walker       178000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.inst     13682000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.data      4557500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   5523589980                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu0.data  32548326743                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu1.data  93320132678                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu2.data  43823660528                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu3.data  18124687973                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu4.data  23966645442                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu5.data 142534303024                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu7.data       819498                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total 354318575886                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu0.data   1380670500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu1.data   5748604978                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu2.data   2286679999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu3.data    395915000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu4.data    880650500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu5.data  10714598507                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu7.data       228500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total  21407347984                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu0.data    203467000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu1.data    298843500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu2.data    187159000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu3.data      1780000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu4.data    132196500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu5.data    472424000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu7.data      1448500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1297318500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.dtb.walker       918000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.inst     10946500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.data    682296500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.dtb.walker      3125500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.inst     11929500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.data   1452248500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.dtb.walker       905000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.inst     15755500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.data    766004484                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.dtb.walker       453500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.inst      1358000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.data    299330998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.dtb.walker      1020500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.inst      4228500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu4.data    495585500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.dtb.walker      3431000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.itb.walker       113000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.inst     37832500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu5.data   3013559498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.dtb.walker       178000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.inst     13682000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.data      6006000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   6820908480                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.dtb.walker       918000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.inst     10946500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.data    682296500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.dtb.walker      3125500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.inst     11929500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.data   1452248500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.dtb.walker       905000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.inst     15755500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.data    766004484                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.dtb.walker       453500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.inst      1358000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.data    299330998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.dtb.walker      1020500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.inst      4228500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu4.data    495585500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.dtb.walker      3431000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.itb.walker       113000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.inst     37832500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu5.data   3013559498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.dtb.walker       178000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.inst     13682000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.data      6006000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   6820908480                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu0.data      3659000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu1.data      3424000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu2.data      3663500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu3.data      3495000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu4.data      3707000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu5.data      3502999                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu7.data        80000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     21531499                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu0.data      1640000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu1.data      1620000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu2.data      1660000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu3.data      1649000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu4.data      1620000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu5.data      1640000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu7.data        74500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total      9903500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu0.data      5299000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu1.data      5044000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu2.data      5323500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu3.data      5144000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu4.data      5327000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu5.data      5142999                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu7.data       154500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total     31434999                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::system.cpu0.dtb.walker     0.002839                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.inst     0.003028                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.data     0.237683                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.dtb.walker     0.004633                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.inst     0.001161                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.data     0.207220                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.dtb.walker     0.002921                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.inst     0.003325                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.data     0.106331                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.dtb.walker     0.001929                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.inst     0.000871                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.data     0.291729                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.dtb.walker     0.003298                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.inst     0.001673                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu4.data     0.240910                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.dtb.walker     0.004605                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.itb.walker     0.052632                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.inst     0.002084                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu5.data     0.180163                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.dtb.walker     0.111111                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.inst     0.213208                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.data     0.229814                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.075926                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu0.data     0.998087                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu1.data     0.997097                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu2.data     0.998647                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu3.data     0.998618                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu4.data     0.998240                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu5.data     0.996750                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu7.data     0.833333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.997395                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu0.data     0.999882                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu1.data     0.999924                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu2.data     0.999739                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu3.data     0.999726                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu4.data     0.999877                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu5.data     0.999969                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu7.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.999919                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu0.data     0.724857                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu1.data     0.782647                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu2.data     0.664775                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu3.data     0.166667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu4.data     0.703771                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu5.data     0.789413                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu7.data     0.565217                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.743620                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::system.cpu0.dtb.walker     0.002839                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.inst     0.003028                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.data     0.298997                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.dtb.walker     0.004633                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.inst     0.001161                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.data     0.246118                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.dtb.walker     0.002921                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.inst     0.003325                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.data     0.134702                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.dtb.walker     0.001929                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.inst     0.000871                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.data     0.290186                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.dtb.walker     0.003298                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.inst     0.001673                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu4.data     0.293937                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.dtb.walker     0.004605                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.itb.walker     0.052632                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.inst     0.002084                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu5.data     0.205791                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.dtb.walker     0.111111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.inst     0.213208                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.data     0.271739                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.092177                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::system.cpu0.dtb.walker     0.002839                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.inst     0.003028                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.data     0.298997                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.dtb.walker     0.004633                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.inst     0.001161                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.data     0.246118                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.dtb.walker     0.002921                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.inst     0.003325                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.data     0.134702                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.dtb.walker     0.001929                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.inst     0.000871                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.data     0.290186                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.dtb.walker     0.003298                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.inst     0.001673                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu4.data     0.293937                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.dtb.walker     0.004605                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.itb.walker     0.052632                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.inst     0.002084                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu5.data     0.205791                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.dtb.walker     0.111111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.inst     0.213208                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.data     0.271739                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.092177                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.dtb.walker 131142.857143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 122994.382022                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.data 118580.856860                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.dtb.walker       125020                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.inst       119295                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.data 118687.487137                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.dtb.walker       113125                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 119359.848485                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.data 118107.627831                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.dtb.walker       113375                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 123454.545455                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.data 117982.156225                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.dtb.walker 113388.888889                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 117458.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu4.data 118715.779157                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.dtb.walker 114366.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.itb.walker       113000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 119723.101266                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu5.data 118357.498742                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.dtb.walker       178000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 121079.646018                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.data 123175.675676                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 118458.255163                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54375.991712                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54469.525638                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54488.471004                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54297.558659                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu4.data 54328.025447                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu5.data 54483.798707                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu7.data 54633.200000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 54450.587474                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54335.714286                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54336.694941                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54333.507556                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54331.686565                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu4.data 54334.310217                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu5.data 54508.633224                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu7.data        57125                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 54422.048068                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu0.data 114758.601241                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu1.data 112304.960541                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu2.data 114121.341463                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu3.data 98888.888889                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu4.data 114257.994814                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu5.data 114360.687485                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu7.data 111423.076923                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 113869.788467                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.dtb.walker 131142.857143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.inst 122994.382022                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.data 117414.644639                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.dtb.walker       125020                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.inst       119295                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.data 117315.493982                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.dtb.walker       113125                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.inst 119359.848485                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.data 117108.161443                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.dtb.walker       113375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.inst 123454.545455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.data 117846.849606                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.dtb.walker 113388.888889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.inst 117458.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu4.data 117493.006164                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.dtb.walker 114366.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.itb.walker       113000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.inst 119723.101266                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu5.data 117712.569743                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.dtb.walker       178000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.inst 121079.646018                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.data       120120                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 117557.279653                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.dtb.walker 131142.857143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.inst 122994.382022                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.data 117414.644639                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.dtb.walker       125020                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.inst       119295                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.data 117315.493982                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.dtb.walker       113125                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.inst 119359.848485                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.data 117108.161443                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.dtb.walker       113375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.inst 123454.545455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.data 117846.849606                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.dtb.walker 113388.888889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.inst 117458.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu4.data 117493.006164                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.dtb.walker 114366.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.itb.walker       113000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.inst 119723.101266                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu5.data 117712.569743                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.dtb.walker       178000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.inst 121079.646018                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.data       120120                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 117557.279653                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.waiting_on_retry                       2533                       # Number of times sendTimingReq failed
system.Lmon0.readBurstLengthHist::samples        14436                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::256-271        14436    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::total         14436                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::samples        11651                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::256-271        11651    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::total        11651                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBandwidthHist::samples         80348                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::mean     4598556.280181                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::stdev    14540944.089210                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::0-6.71089e+07        79801     99.32%     99.32% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+07-1.34218e+08          408      0.51%     99.83% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.34218e+08-2.01327e+08          101      0.13%     99.95% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.01327e+08-2.68435e+08           31      0.04%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.68435e+08-3.35544e+08            2      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.35544e+08-4.02653e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.02653e+08-4.69762e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.69762e+08-5.36871e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.36871e+08-6.0398e+08            2      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.0398e+08-6.71089e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+08-7.38198e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::7.38198e+08-8.05306e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.05306e+08-8.72415e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.72415e+08-9.39524e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::9.39524e+08-1.00663e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::total           80348                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.averageReadBandwidth        4599478.010293      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon0.totalReadBytes                   3695616                       # Number of bytes read
system.Lmon0.writeBandwidthHist::samples        80348                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::mean    3711534.823518                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::stdev   13068442.655116                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::0-3.35544e+07        79400     98.82%     98.82% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+07-6.71089e+07          565      0.70%     99.52% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.71089e+07-1.00663e+08          142      0.18%     99.70% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.00663e+08-1.34218e+08          133      0.17%     99.87% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.34218e+08-1.67772e+08           35      0.04%     99.91% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+08-2.01327e+08           31      0.04%     99.95% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.01327e+08-2.34881e+08           33      0.04%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.34881e+08-2.68435e+08            1      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.68435e+08-3.0199e+08            2      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.0199e+08-3.35544e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+08-3.69099e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.69099e+08-4.02653e+08            2      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.02653e+08-4.36208e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.36871e+08-5.70425e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.37534e+08-6.71089e+08            2      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::total          80348                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.averageWriteBandwidth       3712144.520499      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon0.totalWrittenBytes                2982656                       # Number of bytes written
system.Lmon0.readLatencyHist::samples           14436                       # Read request-response latency
system.Lmon0.readLatencyHist::mean       99410.002771                       # Read request-response latency
system.Lmon0.readLatencyHist::gmean      98250.113690                       # Read request-response latency
system.Lmon0.readLatencyHist::stdev      18616.439312                       # Read request-response latency
system.Lmon0.readLatencyHist::0-16383               0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::32768-49151            7      0.05%      0.05% # Read request-response latency
system.Lmon0.readLatencyHist::49152-65535            0      0.00%      0.05% # Read request-response latency
system.Lmon0.readLatencyHist::65536-81919            2      0.01%      0.06% # Read request-response latency
system.Lmon0.readLatencyHist::81920-98303        13168     91.22%     91.28% # Read request-response latency
system.Lmon0.readLatencyHist::98304-114687          204      1.41%     92.69% # Read request-response latency
system.Lmon0.readLatencyHist::114688-131071          248      1.72%     94.41% # Read request-response latency
system.Lmon0.readLatencyHist::131072-147455          226      1.57%     95.98% # Read request-response latency
system.Lmon0.readLatencyHist::147456-163839          215      1.49%     97.46% # Read request-response latency
system.Lmon0.readLatencyHist::163840-180223          230      1.59%     99.06% # Read request-response latency
system.Lmon0.readLatencyHist::180224-196607            1      0.01%     99.06% # Read request-response latency
system.Lmon0.readLatencyHist::196608-212991            1      0.01%     99.07% # Read request-response latency
system.Lmon0.readLatencyHist::212992-229375          134      0.93%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::229376-245759            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::245760-262143            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::262144-278527            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::278528-294911            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::294912-311295            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::311296-327679            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::total             14436                       # Read request-response latency
system.Lmon0.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon0.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon0.ittReadRead::samples               14436                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::mean           55658514.339152                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::stdev          59914271.511386                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::50001-55000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::55001-60000               1      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::60001-65000               1      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::65001-70000               1      0.01%      0.02% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::70001-75000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::75001-80000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::80001-85000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::85001-90000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::90001-95000               0      0.00%      0.02% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::95001-100000              2      0.01%      0.03% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::overflows             14431     99.97%    100.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::min_value             56000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::max_value         675049000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::total                 14436                       # Read-to-read inter transaction time
system.Lmon0.ittWriteWrite::samples             11651                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::mean         68962150.287529                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::stdev        77608420.869754                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::50001-55000             1      0.01%      0.01% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::55001-60000             1      0.01%      0.02% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::60001-65000             0      0.00%      0.02% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::65001-70000             0      0.00%      0.02% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::70001-75000             2      0.02%      0.03% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::75001-80000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::80001-85000             2      0.02%      0.05% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::85001-90000             1      0.01%      0.06% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::90001-95000             1      0.01%      0.07% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::95001-100000            1      0.01%      0.08% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::overflows           11642     99.92%    100.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::min_value           52000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::max_value       751800000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::total               11651                       # Write-to-write inter transaction time
system.Lmon0.ittReqReq::samples                 26087                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::mean             30800236.861272                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::stdev            32458207.785076                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::45001-50000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::50001-55000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::55001-60000                 2      0.01%      0.02% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::60001-65000                 3      0.01%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::65001-70000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::70001-75000                 3      0.01%      0.04% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::75001-80000                 0      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::80001-85000                 3      0.01%      0.05% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::85001-90000                 3      0.01%      0.07% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::90001-95000                 5      0.02%      0.08% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::95001-100000                5      0.02%      0.10% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::overflows               26060     99.90%    100.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::min_value               46000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::max_value           336088000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::total                   26087                       # Request-to-request inter transaction time
system.Lmon0.outstandingReadsHist::samples        80348                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::mean      0.001693                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::stdev     0.041107                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::0            80212     99.83%     99.83% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::1              136      0.17%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::total        80348                       # Outstanding read transactions
system.Lmon0.outstandingWritesHist::samples        80348                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::0           80348    100.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::total        80348                       # Outstanding write transactions
system.Lmon0.readTransHist::samples             80348                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::mean             0.179631                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::stdev            0.567655                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::0-1                 79197     98.57%     98.57% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::2-3                   750      0.93%     99.50% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::4-5                   263      0.33%     99.83% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::6-7                   100      0.12%     99.95% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::8-9                    30      0.04%     99.99% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::10-11                   2      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::12-13                   1      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::14-15                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::16-17                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::18-19                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::20-21                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::22-23                   2      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::24-25                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::26-27                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::28-29                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::30-31                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::total               80348                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::samples            80348                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::mean            0.144982                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::stdev           0.510486                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::0-1                79400     98.82%     98.82% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::2-3                  707      0.88%     99.70% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::4-5                  133      0.17%     99.87% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::6-7                   66      0.08%     99.95% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::8-9                   33      0.04%     99.99% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::10-11                  3      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::12-13                  0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::14-15                  2      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::16-17                  1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::18-19                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::20-21                  1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::22-23                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::24-25                  1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::26-27                  1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::28-29                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::30-31                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::32-33                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::34-35                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::36-37                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::38-39                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::total              80348                       # Histogram of read transactions per sample period
system.Lmon1.readBurstLengthHist::samples        14287                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::256-271        14287    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::total         14287                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::samples        11645                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::256-271        11645    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::total        11645                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBandwidthHist::samples         80348                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::mean     4551082.789864                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::stdev    14608731.191235                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::0-3.35544e+07        79180     98.55%     98.55% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.35544e+07-6.71089e+07          608      0.76%     99.30% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+07-1.00663e+08          158      0.20%     99.50% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.00663e+08-1.34218e+08          251      0.31%     99.81% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.34218e+08-1.67772e+08           73      0.09%     99.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.67772e+08-2.01327e+08           37      0.05%     99.95% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.01327e+08-2.34881e+08           32      0.04%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.34881e+08-2.68435e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.68435e+08-3.0199e+08            1      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.0199e+08-3.35544e+08            3      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.35544e+08-3.69099e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.02653e+08-4.36208e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.36208e+08-4.69762e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.03316e+08-5.36871e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.36871e+08-5.70425e+08            2      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.0398e+08-6.37534e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::total           80348                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.averageReadBandwidth        4552004.872060      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon1.totalReadBytes                   3657472                       # Number of bytes read
system.Lmon1.writeBandwidthHist::samples        80348                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::mean    3709623.139344                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::stdev   12881654.963737                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::0-3.35544e+07        79434     98.86%     98.86% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+07-6.71089e+07          534      0.66%     99.53% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.71089e+07-1.00663e+08          147      0.18%     99.71% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.00663e+08-1.34218e+08          128      0.16%     99.87% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.34218e+08-1.67772e+08           45      0.06%     99.93% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+08-2.01327e+08           22      0.03%     99.95% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.01327e+08-2.34881e+08           30      0.04%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.34881e+08-2.68435e+08            2      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.68435e+08-3.0199e+08            1      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.0199e+08-3.35544e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+08-3.69099e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.02653e+08-4.36208e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.36208e+08-4.69762e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.03316e+08-5.36871e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.70425e+08-6.0398e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.37534e+08-6.71089e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::total          80348                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.averageWriteBandwidth       3710232.850503      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon1.totalWrittenBytes                2981120                       # Number of bytes written
system.Lmon1.readLatencyHist::samples           14287                       # Read request-response latency
system.Lmon1.readLatencyHist::mean       99235.983761                       # Read request-response latency
system.Lmon1.readLatencyHist::gmean      98114.054463                       # Read request-response latency
system.Lmon1.readLatencyHist::stdev      18281.909331                       # Read request-response latency
system.Lmon1.readLatencyHist::0-16383               0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::32768-49151            7      0.05%      0.05% # Read request-response latency
system.Lmon1.readLatencyHist::49152-65535            0      0.00%      0.05% # Read request-response latency
system.Lmon1.readLatencyHist::65536-81919            2      0.01%      0.06% # Read request-response latency
system.Lmon1.readLatencyHist::81920-98303        13085     91.59%     91.65% # Read request-response latency
system.Lmon1.readLatencyHist::98304-114687          210      1.47%     93.12% # Read request-response latency
system.Lmon1.readLatencyHist::114688-131071          201      1.41%     94.53% # Read request-response latency
system.Lmon1.readLatencyHist::131072-147455          207      1.45%     95.98% # Read request-response latency
system.Lmon1.readLatencyHist::147456-163839          227      1.59%     97.56% # Read request-response latency
system.Lmon1.readLatencyHist::163840-180223          224      1.57%     99.13% # Read request-response latency
system.Lmon1.readLatencyHist::180224-196607            1      0.01%     99.14% # Read request-response latency
system.Lmon1.readLatencyHist::196608-212991            0      0.00%     99.14% # Read request-response latency
system.Lmon1.readLatencyHist::212992-229375          121      0.85%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::229376-245759            2      0.01%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::245760-262143            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::262144-278527            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::278528-294911            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::294912-311295            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::311296-327679            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::total             14287                       # Read request-response latency
system.Lmon1.writeLatencyHist::samples              1                       # Write request-response latency
system.Lmon1.writeLatencyHist::mean             11300                       # Write request-response latency
system.Lmon1.writeLatencyHist::gmean     11300.000000                       # Write request-response latency
system.Lmon1.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::0-1023               0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::1024-2047            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::2048-3071            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::3072-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::4096-5119            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::5120-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::6144-7167            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::7168-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::8192-9215            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::11264-12287            1    100.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::12288-13311            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::13312-14335            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::14336-15359            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::15360-16383            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::16384-17407            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::17408-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::18432-19455            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::19456-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::total                1                       # Write request-response latency
system.Lmon1.ittReadRead::samples               14287                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::mean           56248592.846644                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::stdev          62352530.022763                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::50001-55000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::55001-60000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::60001-65000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::65001-70000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::70001-75000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::75001-80000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::80001-85000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::85001-90000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::90001-95000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::95001-100000              1      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::overflows             14286     99.99%    100.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::min_value             96000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::max_value         783016000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::total                 14287                       # Read-to-read inter transaction time
system.Lmon1.ittWriteWrite::samples             11645                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::mean         68998357.664234                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::stdev        77058734.385723                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::55001-60000             1      0.01%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::60001-65000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::65001-70000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::70001-75000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::75001-80000             2      0.02%      0.03% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::80001-85000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::85001-90000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::90001-95000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::95001-100000            2      0.02%      0.04% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::overflows           11640     99.96%    100.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::min_value           59000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::max_value       851580000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::total               11645                       # Write-to-write inter transaction time
system.Lmon1.ittReqReq::samples                 25932                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::mean             30984338.847756                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::stdev            32836465.394776                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::40001-45000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::45001-50000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::50001-55000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::55001-60000                 1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::60001-65000                 2      0.01%      0.02% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::65001-70000                 1      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::70001-75000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::75001-80000                 5      0.02%      0.05% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::80001-85000                 0      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::85001-90000                 1      0.00%      0.05% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::90001-95000                 3      0.01%      0.06% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::95001-100000                6      0.02%      0.08% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::overflows               25910     99.92%    100.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::min_value               45000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::max_value           424338000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::total                   25932                       # Request-to-request inter transaction time
system.Lmon1.outstandingReadsHist::samples        80348                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::mean      0.001742                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::stdev     0.041706                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::0            80208     99.83%     99.83% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::1              140      0.17%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::total        80348                       # Outstanding read transactions
system.Lmon1.outstandingWritesHist::samples        80348                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::0           80348    100.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::total        80348                       # Outstanding write transactions
system.Lmon1.readTransHist::samples             80348                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::mean             0.177764                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::stdev            0.570036                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::0-1                 79176     98.54%     98.54% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::2-3                   770      0.96%     99.50% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::4-5                   255      0.32%     99.82% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::6-7                   105      0.13%     99.95% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::8-9                    33      0.04%     99.99% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::10-11                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::12-13                   4      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::14-15                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::16-17                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::18-19                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::20-21                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::22-23                   2      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::24-25                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::26-27                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::28-29                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::30-31                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::total               80348                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::samples            80348                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::mean            0.144907                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::stdev           0.503190                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::0-1                79434     98.86%     98.86% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::2-3                  681      0.85%     99.71% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::4-5                  128      0.16%     99.87% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::6-7                   67      0.08%     99.95% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::8-9                   30      0.04%     99.99% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::10-11                  3      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::12-13                  0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::14-15                  0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::16-17                  1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::18-19                  1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::20-21                  1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::22-23                  1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::24-25                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::26-27                  1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::28-29                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::30-31                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::32-33                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::34-35                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::36-37                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::38-39                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::total              80348                       # Histogram of read transactions per sample period
system.Lmon2.readBurstLengthHist::samples        14499                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::256-271        14499    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::total         14499                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::samples        11531                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::mean    255.977886                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::gmean   255.876921                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::stdev     2.374689                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::0-15             1      0.01%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::16-31            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::32-47            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::48-63            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::64-79            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::80-95            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::96-111            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::112-127            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::128-143            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::144-159            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::160-175            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::176-191            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::192-207            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::208-223            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::224-239            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::240-255            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::256-271        11530     99.99%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::total        11531                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBandwidthHist::samples         80348                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::mean     4618310.349978                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::stdev    14765736.597231                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::0-6.71089e+07        79791     99.31%     99.31% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+07-1.34218e+08          410      0.51%     99.82% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.34218e+08-2.01327e+08          100      0.12%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.01327e+08-2.68435e+08           40      0.05%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.68435e+08-3.35544e+08            2      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.35544e+08-4.02653e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.02653e+08-4.69762e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.69762e+08-5.36871e+08            2      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.36871e+08-6.0398e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.0398e+08-6.71089e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+08-7.38198e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::7.38198e+08-8.05306e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.05306e+08-8.72415e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.72415e+08-9.39524e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::9.39524e+08-1.00663e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::total           80348                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.averageReadBandwidth        4619550.545251      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon2.totalReadBytes                   3711744                       # Number of bytes read
system.Lmon2.writeBandwidthHist::samples        80348                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::mean    3672982.526012                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::stdev   12855085.241026                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::0-3.35544e+07        79465     98.90%     98.90% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+07-6.71089e+07          502      0.62%     99.53% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.71089e+07-1.00663e+08          137      0.17%     99.70% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.00663e+08-1.34218e+08          133      0.17%     99.86% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.34218e+08-1.67772e+08           41      0.05%     99.91% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+08-2.01327e+08           31      0.04%     99.95% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.01327e+08-2.34881e+08           30      0.04%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.34881e+08-2.68435e+08            2      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.68435e+08-3.0199e+08            1      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.0199e+08-3.35544e+08            1      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+08-3.69099e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.69099e+08-4.02653e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.02653e+08-4.36208e+08            2      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.69762e+08-5.03316e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.36871e+08-5.70425e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.0398e+08-6.37534e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.37534e+08-6.71089e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::total          80348                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.averageWriteBandwidth       3673593.753491      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon2.totalWrittenBytes                2951681                       # Number of bytes written
system.Lmon2.readLatencyHist::samples           14499                       # Read request-response latency
system.Lmon2.readLatencyHist::mean       99562.735361                       # Read request-response latency
system.Lmon2.readLatencyHist::gmean      98343.788719                       # Read request-response latency
system.Lmon2.readLatencyHist::stdev      19235.653026                       # Read request-response latency
system.Lmon2.readLatencyHist::0-16383               0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::32768-49151            2      0.01%      0.01% # Read request-response latency
system.Lmon2.readLatencyHist::49152-65535            0      0.00%      0.01% # Read request-response latency
system.Lmon2.readLatencyHist::65536-81919            1      0.01%      0.02% # Read request-response latency
system.Lmon2.readLatencyHist::81920-98303        13270     91.52%     91.54% # Read request-response latency
system.Lmon2.readLatencyHist::98304-114687          190      1.31%     92.85% # Read request-response latency
system.Lmon2.readLatencyHist::114688-131071          227      1.57%     94.42% # Read request-response latency
system.Lmon2.readLatencyHist::131072-147455          173      1.19%     95.61% # Read request-response latency
system.Lmon2.readLatencyHist::147456-163839          226      1.56%     97.17% # Read request-response latency
system.Lmon2.readLatencyHist::163840-180223          259      1.79%     98.96% # Read request-response latency
system.Lmon2.readLatencyHist::180224-196607            1      0.01%     98.97% # Read request-response latency
system.Lmon2.readLatencyHist::196608-212991            0      0.00%     98.97% # Read request-response latency
system.Lmon2.readLatencyHist::212992-229375          148      1.02%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::229376-245759            1      0.01%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::245760-262143            1      0.01%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::262144-278527            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::278528-294911            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::294912-311295            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::311296-327679            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::total             14499                       # Read request-response latency
system.Lmon2.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon2.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon2.ittReadRead::samples               14499                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::mean           55416636.388716                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::stdev          60179013.768423                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::50001-55000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::55001-60000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::60001-65000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::65001-70000               1      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::70001-75000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::75001-80000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::80001-85000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::85001-90000               1      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::90001-95000               1      0.01%      0.02% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::95001-100000              2      0.01%      0.03% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::overflows             14494     99.97%    100.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::min_value             68000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::max_value         614208000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::total                 14499                       # Read-to-read inter transaction time
system.Lmon2.ittWriteWrite::samples             11531                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::mean         69692323.389125                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::stdev        77585045.919604                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::55001-60000             1      0.01%      0.01% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::60001-65000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::65001-70000             1      0.01%      0.02% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::70001-75000             0      0.00%      0.02% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::75001-80000             0      0.00%      0.02% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::80001-85000             1      0.01%      0.03% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::85001-90000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::90001-95000             2      0.02%      0.04% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::95001-100000            0      0.00%      0.04% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::overflows           11526     99.96%    100.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::min_value           60000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::max_value       779241000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::total               11531                       # Write-to-write inter transaction time
system.Lmon2.ittReqReq::samples                 26030                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::mean             30867704.264310                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::stdev            32474359.984921                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::45001-50000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::50001-55000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::55001-60000                 2      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::60001-65000                 1      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::65001-70000                 4      0.02%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::70001-75000                 1      0.00%      0.03% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::75001-80000                 1      0.00%      0.04% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::80001-85000                 2      0.01%      0.05% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::85001-90000                 2      0.01%      0.05% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::90001-95000                 5      0.02%      0.07% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::95001-100000                5      0.02%      0.09% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::overflows               26006     99.91%    100.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::min_value               46000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::max_value           310488000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::total                   26030                       # Request-to-request inter transaction time
system.Lmon2.outstandingReadsHist::samples        80348                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::mean      0.001518                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::stdev     0.038937                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::0            80226     99.85%     99.85% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::1              122      0.15%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::total        80348                       # Outstanding read transactions
system.Lmon2.outstandingWritesHist::samples        80348                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::0           80348    100.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::total        80348                       # Outstanding write transactions
system.Lmon2.readTransHist::samples             80348                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::mean             0.180403                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::stdev            0.575988                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::0-1                 79163     98.53%     98.53% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::2-3                   793      0.99%     99.51% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::4-5                   248      0.31%     99.82% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::6-7                    98      0.12%     99.94% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::8-9                    38      0.05%     99.99% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::10-11                   1      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::12-13                   2      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::14-15                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::16-17                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::18-19                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::20-21                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::22-23                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::24-25                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::26-27                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::28-29                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::30-31                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::total               80348                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::samples            80348                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::mean            0.143476                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::stdev           0.502152                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::0-1                79465     98.90%     98.90% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::2-3                  639      0.80%     99.70% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::4-5                  133      0.17%     99.86% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::6-7                   72      0.09%     99.95% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::8-9                   30      0.04%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::10-11                  3      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::12-13                  1      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::14-15                  0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::16-17                  2      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::18-19                  1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::20-21                  1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::22-23                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::24-25                  1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::26-27                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::28-29                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::30-31                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::32-33                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::34-35                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::36-37                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::38-39                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::total              80348                       # Histogram of read transactions per sample period
system.Lmon3.readBurstLengthHist::samples        14365                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::256-271        14365    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::total         14365                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::samples        11616                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::256-271        11616    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::total        11616                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBandwidthHist::samples         80348                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::mean     4575934.684124                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::stdev    14690630.768398                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::0-6.71089e+07        79773     99.28%     99.28% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+07-1.34218e+08          442      0.55%     99.83% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.34218e+08-2.01327e+08           88      0.11%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.01327e+08-2.68435e+08           38      0.05%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.68435e+08-3.35544e+08            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.35544e+08-4.02653e+08            3      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.02653e+08-4.69762e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.69762e+08-5.36871e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.36871e+08-6.0398e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.0398e+08-6.71089e+08            2      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+08-7.38198e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::7.38198e+08-8.05306e+08            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.05306e+08-8.72415e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.72415e+08-9.39524e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::9.39524e+08-1.00663e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::total           80348                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.averageReadBandwidth        4576856.582008      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon3.totalReadBytes                   3677440                       # Number of bytes read
system.Lmon3.writeBandwidthHist::samples        80348                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::mean    3700064.718475                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::stdev   12996600.222963                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::0-6.71089e+07        79960     99.52%     99.52% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.71089e+07-1.34218e+08          280      0.35%     99.87% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.34218e+08-2.01327e+08           65      0.08%     99.95% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.01327e+08-2.68435e+08           35      0.04%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.68435e+08-3.35544e+08            2      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+08-4.02653e+08            2      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.02653e+08-4.69762e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::4.69762e+08-5.36871e+08            2      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.36871e+08-6.0398e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.0398e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.71089e+08-7.38198e+08            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::7.38198e+08-8.05306e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::8.05306e+08-8.72415e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::8.72415e+08-9.39524e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::9.39524e+08-1.00663e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::total          80348                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.averageWriteBandwidth       3700993.112190      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon3.totalWrittenBytes                2973696                       # Number of bytes written
system.Lmon3.readLatencyHist::samples           14365                       # Read request-response latency
system.Lmon3.readLatencyHist::mean       99297.960320                       # Read request-response latency
system.Lmon3.readLatencyHist::gmean      98158.944331                       # Read request-response latency
system.Lmon3.readLatencyHist::stdev      18524.589336                       # Read request-response latency
system.Lmon3.readLatencyHist::0-16383               0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::32768-49151            4      0.03%      0.03% # Read request-response latency
system.Lmon3.readLatencyHist::49152-65535            0      0.00%      0.03% # Read request-response latency
system.Lmon3.readLatencyHist::65536-81919            2      0.01%      0.04% # Read request-response latency
system.Lmon3.readLatencyHist::81920-98303        13152     91.56%     91.60% # Read request-response latency
system.Lmon3.readLatencyHist::98304-114687          204      1.42%     93.02% # Read request-response latency
system.Lmon3.readLatencyHist::114688-131071          218      1.52%     94.54% # Read request-response latency
system.Lmon3.readLatencyHist::131072-147455          217      1.51%     96.05% # Read request-response latency
system.Lmon3.readLatencyHist::147456-163839          220      1.53%     97.58% # Read request-response latency
system.Lmon3.readLatencyHist::163840-180223          209      1.45%     99.03% # Read request-response latency
system.Lmon3.readLatencyHist::180224-196607            2      0.01%     99.05% # Read request-response latency
system.Lmon3.readLatencyHist::196608-212991            1      0.01%     99.05% # Read request-response latency
system.Lmon3.readLatencyHist::212992-229375          135      0.94%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::229376-245759            0      0.00%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::245760-262143            1      0.01%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::262144-278527            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::278528-294911            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::294912-311295            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::311296-327679            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::total             14365                       # Read request-response latency
system.Lmon3.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon3.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon3.ittReadRead::samples               14365                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::mean           55933569.369997                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::stdev          61302405.330315                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::50001-55000               1      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::55001-60000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::60001-65000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::65001-70000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::70001-75000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::75001-80000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::80001-85000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::85001-90000               1      0.01%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::90001-95000               0      0.00%      0.01% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::95001-100000              1      0.01%      0.02% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::overflows             14362     99.98%    100.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::min_value             53000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::max_value         539181000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::total                 14365                       # Read-to-read inter transaction time
system.Lmon3.ittWriteWrite::samples             11616                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::mean         69170530.044766                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::stdev        78356696.580746                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::35001-40000             1      0.01%      0.01% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::40001-45000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::45001-50000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::50001-55000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::55001-60000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::60001-65000             0      0.00%      0.01% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::65001-70000             1      0.01%      0.02% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::70001-75000             0      0.00%      0.02% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::75001-80000             0      0.00%      0.02% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::80001-85000             0      0.00%      0.02% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::85001-90000             1      0.01%      0.03% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::90001-95000             0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::95001-100000            0      0.00%      0.03% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::overflows           11613     99.97%    100.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::min_value           36000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::max_value      1009112000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::total               11616                       # Write-to-write inter transaction time
system.Lmon3.ittReqReq::samples                 25981                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::mean             30925896.770717                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::stdev            32978023.316079                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::35001-40000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::45001-50000                 2      0.01%      0.01% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::50001-55000                 1      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::55001-60000                 1      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::60001-65000                 1      0.00%      0.02% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::65001-70000                 2      0.01%      0.03% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::70001-75000                 2      0.01%      0.04% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::75001-80000                 2      0.01%      0.05% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::80001-85000                 3      0.01%      0.06% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::85001-90000                 4      0.02%      0.07% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::90001-95000                 3      0.01%      0.08% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::95001-100000                6      0.02%      0.11% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::overflows               25953     99.89%    100.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::min_value               36000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::max_value           324196000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::total                   25981                       # Request-to-request inter transaction time
system.Lmon3.outstandingReadsHist::samples        80348                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::mean      0.001954                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::stdev     0.044161                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::0            80191     99.80%     99.80% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::1              157      0.20%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::total        80348                       # Outstanding read transactions
system.Lmon3.outstandingWritesHist::samples        80348                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::0           80348    100.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::total        80348                       # Outstanding write transactions
system.Lmon3.readTransHist::samples             80348                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::mean             0.178747                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::stdev            0.572919                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::0-1                 79175     98.54%     98.54% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::2-3                   773      0.96%     99.50% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::4-5                   267      0.33%     99.83% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::6-7                    89      0.11%     99.95% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::8-9                    36      0.04%     99.99% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::10-11                   1      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::12-13                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::14-15                   3      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::16-17                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::18-19                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::20-21                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::22-23                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::24-25                   2      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::26-27                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::28-29                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::30-31                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::total               80348                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::samples            80348                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::mean            0.144534                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::stdev           0.507680                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::0-1                79441     98.87%     98.87% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::2-3                  662      0.82%     99.70% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::4-5                  137      0.17%     99.87% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::6-7                   65      0.08%     99.95% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::8-9                   33      0.04%     99.99% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::10-11                  3      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::12-13                  1      0.00%     99.99% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::14-15                  2      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::16-17                  1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::18-19                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::20-21                  2      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::22-23                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::24-25                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::26-27                  1      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::28-29                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::30-31                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::32-33                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::34-35                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::36-37                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::38-39                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::total              80348                       # Histogram of read transactions per sample period
system.Hmon.readBurstLengthHist::samples       260427                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::mean             256                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::gmean     256.000000                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::stdev              0                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::0-15               0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::16-31              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::32-47              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::48-63              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::64-79              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::80-95              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::96-111             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::256-271       260427    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::total         260427                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::samples        46443                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::mean     255.994509                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::gmean    255.969436                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::stdev      1.183260                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::0-15              1      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::256-271        46442    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::total         46443                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBandwidthHist::samples          80348                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::mean      18343884.104147                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::gmean                0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::stdev     44225554.270961                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::0-1.34218e+08        79536     98.99%     98.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.34218e+08-2.68435e+08          172      0.21%     99.20% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+08-4.02653e+08          187      0.23%     99.44% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.02653e+08-5.36871e+08          424      0.53%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.36871e+08-6.71089e+08           14      0.02%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::6.71089e+08-8.05306e+08            5      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::8.05306e+08-9.39524e+08            3      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::9.39524e+08-1.07374e+09            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.07374e+09-1.20796e+09            2      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.20796e+09-1.34218e+09            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.34218e+09-1.4764e+09            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.4764e+09-1.61061e+09            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.61061e+09-1.74483e+09            0      0.00%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.74483e+09-1.87905e+09            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.87905e+09-2.01327e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.01327e+09-2.14748e+09            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.2817e+09-2.41592e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.41592e+09-2.55014e+09            2      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.55014e+09-2.68435e+09            1      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::total            80348                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.averageReadBandwidth         18347890.009612      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Hmon.totalReadBytes                   14742272                       # Number of bytes read
system.Hmon.writeBandwidthHist::samples         80348                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::mean     14794205.207348                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::gmean               0                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::stdev    37774091.144131                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::0-1.34218e+08        79648     99.13%     99.13% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+08-2.68435e+08          316      0.39%     99.52% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.68435e+08-4.02653e+08          234      0.29%     99.81% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.02653e+08-5.36871e+08          127      0.16%     99.97% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.36871e+08-6.71089e+08           11      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+08-8.05306e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::8.05306e+08-9.39524e+08            3      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::9.39524e+08-1.07374e+09            4      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.07374e+09-1.20796e+09            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.20796e+09-1.34218e+09            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+09-1.4764e+09            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.4764e+09-1.61061e+09            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.61061e+09-1.74483e+09            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.74483e+09-1.87905e+09            3      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.87905e+09-2.01327e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.01327e+09-2.14748e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.14748e+09-2.2817e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.2817e+09-2.41592e+09            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.41592e+09-2.55014e+09            1      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.55014e+09-2.68435e+09            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::total           80348                       # Histogram of write bandwidth (bytes/s)
system.Hmon.averageWriteBandwidth        14796964.236683      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Hmon.totalWrittenBytes                11889153                       # Number of bytes written
system.Hmon.readLatencyHist::samples            57587                       # Read request-response latency
system.Hmon.readLatencyHist::mean        108022.999983                       # Read request-response latency
system.Hmon.readLatencyHist::gmean       106921.460400                       # Read request-response latency
system.Hmon.readLatencyHist::stdev       18745.298111                       # Read request-response latency
system.Hmon.readLatencyHist::0-16383                0      0.00%      0.00% # Read request-response latency
system.Hmon.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Hmon.readLatencyHist::32768-49151           20      0.03%      0.03% # Read request-response latency
system.Hmon.readLatencyHist::49152-65535            0      0.00%      0.03% # Read request-response latency
system.Hmon.readLatencyHist::65536-81919            7      0.01%      0.05% # Read request-response latency
system.Hmon.readLatencyHist::81920-98303            0      0.00%      0.05% # Read request-response latency
system.Hmon.readLatencyHist::98304-114687        53050     92.12%     92.17% # Read request-response latency
system.Hmon.readLatencyHist::114688-131071          867      1.51%     93.67% # Read request-response latency
system.Hmon.readLatencyHist::131072-147455          830      1.44%     95.12% # Read request-response latency
system.Hmon.readLatencyHist::147456-163839          830      1.44%     96.56% # Read request-response latency
system.Hmon.readLatencyHist::163840-180223          933      1.62%     98.18% # Read request-response latency
system.Hmon.readLatencyHist::180224-196607          502      0.87%     99.05% # Read request-response latency
system.Hmon.readLatencyHist::196608-212991            4      0.01%     99.06% # Read request-response latency
system.Hmon.readLatencyHist::212992-229375            1      0.00%     99.06% # Read request-response latency
system.Hmon.readLatencyHist::229376-245759          538      0.93%     99.99% # Read request-response latency
system.Hmon.readLatencyHist::245760-262143            3      0.01%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::262144-278527            2      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::278528-294911            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::294912-311295            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::311296-327679            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::total              57587                       # Read request-response latency
system.Hmon.writeLatencyHist::samples               1                       # Write request-response latency
system.Hmon.writeLatencyHist::mean              20500                       # Write request-response latency
system.Hmon.writeLatencyHist::gmean      20500.000000                       # Write request-response latency
system.Hmon.writeLatencyHist::stdev               0                       # Write request-response latency
system.Hmon.writeLatencyHist::0-2047                0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::2048-4095             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::4096-6143             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::6144-8191             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::8192-10239            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::10240-12287            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::12288-14335            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::14336-16383            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::16384-18431            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::18432-20479            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::20480-22527            1    100.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::22528-24575            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::24576-26623            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::26624-28671            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::28672-30719            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::30720-32767            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::32768-34815            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::34816-36863            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::36864-38911            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::38912-40959            0      0.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::total                 1                       # Write request-response latency
system.Hmon.ittReadRead::samples               260427                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::mean            3085263.402028                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::stdev           1773741.328496                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::underflows                 0      0.00%      0.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::1-5000                    70      0.03%      0.03% # Read-to-read inter transaction time
system.Hmon.ittReadRead::5001-10000               716      0.27%      0.30% # Read-to-read inter transaction time
system.Hmon.ittReadRead::10001-15000             1980      0.76%      1.06% # Read-to-read inter transaction time
system.Hmon.ittReadRead::15001-20000               18      0.01%      1.07% # Read-to-read inter transaction time
system.Hmon.ittReadRead::20001-25000               15      0.01%      1.07% # Read-to-read inter transaction time
system.Hmon.ittReadRead::25001-30000               27      0.01%      1.09% # Read-to-read inter transaction time
system.Hmon.ittReadRead::30001-35000              533      0.20%      1.29% # Read-to-read inter transaction time
system.Hmon.ittReadRead::35001-40000              103      0.04%      1.33% # Read-to-read inter transaction time
system.Hmon.ittReadRead::40001-45000               32      0.01%      1.34% # Read-to-read inter transaction time
system.Hmon.ittReadRead::45001-50000               30      0.01%      1.35% # Read-to-read inter transaction time
system.Hmon.ittReadRead::50001-55000               12      0.00%      1.36% # Read-to-read inter transaction time
system.Hmon.ittReadRead::55001-60000               13      0.00%      1.36% # Read-to-read inter transaction time
system.Hmon.ittReadRead::60001-65000               32      0.01%      1.38% # Read-to-read inter transaction time
system.Hmon.ittReadRead::65001-70000               57      0.02%      1.40% # Read-to-read inter transaction time
system.Hmon.ittReadRead::70001-75000               16      0.01%      1.40% # Read-to-read inter transaction time
system.Hmon.ittReadRead::75001-80000               19      0.01%      1.41% # Read-to-read inter transaction time
system.Hmon.ittReadRead::80001-85000               91      0.03%      1.45% # Read-to-read inter transaction time
system.Hmon.ittReadRead::85001-90000               20      0.01%      1.45% # Read-to-read inter transaction time
system.Hmon.ittReadRead::90001-95000                8      0.00%      1.46% # Read-to-read inter transaction time
system.Hmon.ittReadRead::95001-100000              19      0.01%      1.46% # Read-to-read inter transaction time
system.Hmon.ittReadRead::overflows             256616     98.54%    100.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::min_value                500                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::max_value           23306500                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::total                 260427                       # Read-to-read inter transaction time
system.Hmon.ittWriteWrite::samples              46443                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::mean          17300474.969317                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::stdev         18202938.150227                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::underflows               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::1-5000                   0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::5001-10000               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::10001-15000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::15001-20000           1712      3.69%      3.69% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::20001-25000              6      0.01%      3.70% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::25001-30000             20      0.04%      3.74% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::30001-35000             34      0.07%      3.82% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::35001-40000             18      0.04%      3.85% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::40001-45000             42      0.09%      3.94% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::45001-50000             16      0.03%      3.98% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::50001-55000             19      0.04%      4.02% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::55001-60000             13      0.03%      4.05% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::60001-65000             11      0.02%      4.07% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::65001-70000             27      0.06%      4.13% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::70001-75000              9      0.02%      4.15% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::75001-80000             16      0.03%      4.18% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::80001-85000             17      0.04%      4.22% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::85001-90000             15      0.03%      4.25% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::90001-95000             11      0.02%      4.28% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::95001-100000            11      0.02%      4.30% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::overflows            44446     95.70%    100.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::min_value            16500                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::max_value        205682000                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::total                46443                       # Write-to-write inter transaction time
system.Hmon.ittReqReq::samples                 306870                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::mean              2618326.845244                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::stdev             1924291.787759                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::underflows                   0      0.00%      0.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::1-5000                     100      0.03%      0.03% # Request-to-request inter transaction time
system.Hmon.ittReqReq::5001-10000                 733      0.24%      0.27% # Request-to-request inter transaction time
system.Hmon.ittReqReq::10001-15000               2006      0.65%      0.93% # Request-to-request inter transaction time
system.Hmon.ittReqReq::15001-20000               1872      0.61%      1.54% # Request-to-request inter transaction time
system.Hmon.ittReqReq::20001-25000                227      0.07%      1.61% # Request-to-request inter transaction time
system.Hmon.ittReqReq::25001-30000                168      0.05%      1.66% # Request-to-request inter transaction time
system.Hmon.ittReqReq::30001-35000                625      0.20%      1.87% # Request-to-request inter transaction time
system.Hmon.ittReqReq::35001-40000               2430      0.79%      2.66% # Request-to-request inter transaction time
system.Hmon.ittReqReq::40001-45000                 97      0.03%      2.69% # Request-to-request inter transaction time
system.Hmon.ittReqReq::45001-50000                125      0.04%      2.73% # Request-to-request inter transaction time
system.Hmon.ittReqReq::50001-55000                 80      0.03%      2.76% # Request-to-request inter transaction time
system.Hmon.ittReqReq::55001-60000                 78      0.03%      2.78% # Request-to-request inter transaction time
system.Hmon.ittReqReq::60001-65000                110      0.04%      2.82% # Request-to-request inter transaction time
system.Hmon.ittReqReq::65001-70000                140      0.05%      2.86% # Request-to-request inter transaction time
system.Hmon.ittReqReq::70001-75000                 50      0.02%      2.88% # Request-to-request inter transaction time
system.Hmon.ittReqReq::75001-80000                 55      0.02%      2.90% # Request-to-request inter transaction time
system.Hmon.ittReqReq::80001-85000                144      0.05%      2.95% # Request-to-request inter transaction time
system.Hmon.ittReqReq::85001-90000                 35      0.01%      2.96% # Request-to-request inter transaction time
system.Hmon.ittReqReq::90001-95000                433      0.14%      3.10% # Request-to-request inter transaction time
system.Hmon.ittReqReq::95001-100000               111      0.04%      3.13% # Request-to-request inter transaction time
system.Hmon.ittReqReq::overflows               297251     96.87%    100.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::min_value                  500                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::max_value             15629000                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::total                   306870                       # Request-to-request inter transaction time
system.Hmon.outstandingReadsHist::samples        80348                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::mean       0.007679                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::gmean             0                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::stdev      0.087579                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::0             79733     99.23%     99.23% # Outstanding read transactions
system.Hmon.outstandingReadsHist::1               613      0.76%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::2                 2      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::3                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::4                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::5                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::6                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::7                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::8                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::9                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::10                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::11                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::12                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::13                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::14                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::15                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::16                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::17                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::18                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::19                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::total         80348                       # Outstanding read transactions
system.Hmon.outstandingWritesHist::samples        80348                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::mean             0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::0            80348    100.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::1                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::2                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::3                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::4                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::5                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::6                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::7                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::8                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::9                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::10               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::11               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::12               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::13               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::14               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::15               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::16               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::17               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::18               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::19               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::total        80348                       # Outstanding write transactions
system.Hmon.readTransHist::samples              80348                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::mean              3.241051                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::gmean                    0                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::stdev             1.774958                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::0-7                  79406     98.83%     98.83% # Histogram of read transactions per sample period
system.Hmon.readTransHist::8-15                   459      0.57%     99.40% # Histogram of read transactions per sample period
system.Hmon.readTransHist::16-23                  462      0.57%     99.97% # Histogram of read transactions per sample period
system.Hmon.readTransHist::24-31                   10      0.01%     99.99% # Histogram of read transactions per sample period
system.Hmon.readTransHist::32-39                    4      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.readTransHist::40-47                    1      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.readTransHist::48-55                    1      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.readTransHist::56-63                    0      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.readTransHist::64-71                    1      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::72-79                    0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::80-87                    1      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::88-95                    0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::96-103                   3      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::104-111                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::112-119                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::120-127                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::128-135                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::136-143                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::144-151                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::152-159                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::total                80348                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::samples             80348                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::mean             0.577899                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::stdev            1.475550                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::0-7                 79785     99.30%     99.30% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::8-15                  413      0.51%     99.81% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::16-23                 133      0.17%     99.98% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::24-31                   5      0.01%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::32-39                   6      0.01%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::40-47                   1      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::48-55                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::56-63                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::64-71                   3      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::72-79                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::80-87                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::88-95                   1      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::96-103                  1      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::104-111                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::112-119                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::120-127                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::128-135                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::136-143                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::144-151                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::152-159                 0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::total               80348                       # Histogram of read transactions per sample period
system.iobus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.iobus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.failedReq                              0                       # # of times recvTimingReq fails due to busy xbar
system.iobus.failedResp                             0                       # # of times recvTimingResp fails due to busy xbar
system.iobus.reqForwardingFail                      0                       # # of times xbar fails to forward req pkt to next component
system.iobus.respForwardingFail                     0                       # # of times xbar fails to forward resp pkt to next component
system.iobus.pimReqSuccess                          0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.iobus.pimReqFail                             0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.iobus.pimReqDelayedTime                      0                       # cumulative time PIM req pkts are delayed on this xbar
system.iobus.pimRespSuccess                         0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.iobus.pimRespFail                            0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.iobus.pimRespDelayedTime                     0                       # cumulative time PIM resp pkts are delayed on this xbar
system.iobus.totalReqDelayedTime                    0                       # cumulative time all req pkts are delayed on this xbar
system.iobus.totalRespDelayedTime                   0                       # cumulative time all resp pkts are delayed on this xbar
system.iobus.reqLayer0.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer0.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer1.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer1.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer2.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer2.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer3.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer3.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer4.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer4.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer5.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer5.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer6.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer6.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer7.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer7.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer8.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer8.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer9.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer9.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer10.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer10.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer11.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer11.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer12.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer12.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer13.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer13.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer14.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer14.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer15.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer15.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer16.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer16.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer17.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer17.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer18.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer18.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer19.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer19.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer20.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer20.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer21.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer21.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer22.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer22.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer23.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer23.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer24.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer24.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer25.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer25.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer26.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer26.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer27.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer27.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer28.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer28.failed                      0                       # # of times layer fails timing
system.iobus.respLayer0.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer0.failed                      0                       # # of times layer fails timing
system.iobus.respLayer1.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer1.failed                      0                       # # of times layer fails timing
system.iobus.respLayer2.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer2.failed                      0                       # # of times layer fails timing
system.iobus.respLayer3.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer3.failed                      0                       # # of times layer fails timing
system.iobus.respLayer4.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer4.failed                      0                       # # of times layer fails timing
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                    83173412                       # DTB read hits
system.cpu0.dtb.read_misses                       965                       # DTB read misses
system.cpu0.dtb.write_hits                    8547546                       # DTB write hits
system.cpu0.dtb.write_misses                      561                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       4                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                137                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       7                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     3                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                83174377                       # DTB read accesses
system.cpu0.dtb.write_accesses                8548107                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                         91720958                       # DTB hits
system.cpu0.dtb.misses                           1526                       # DTB misses
system.cpu0.dtb.accesses                     91722484                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                   324560801                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       4                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                137                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses               324560801                       # ITB inst accesses
system.cpu0.itb.hits                        324560801                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                    324560801                       # DTB accesses
system.cpu0.numCycles                      1606893181                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                  320549320                       # Number of instructions committed
system.cpu0.committedOps                    327288380                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses            247072193                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu0.num_func_calls                    1648919                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts     54472298                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                   247072193                       # number of integer instructions
system.cpu0.num_fp_insts                           64                       # number of float instructions
system.cpu0.num_int_register_reads          312555486                       # number of times the integer registers were read
system.cpu0.num_int_register_writes         160071563                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads          1231767636                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes          234406433                       # number of times the CC registers were written
system.cpu0.num_mem_refs                     91845105                       # number of memory refs
system.cpu0.num_load_insts                   83176419                       # Number of load instructions
system.cpu0.num_store_insts                   8668686                       # Number of store instructions
system.cpu0.num_idle_cycles              122331.091835                       # Number of idle cycles
system.cpu0.num_busy_cycles              1606770849.908165                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.999924                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.000076                       # Percentage of idle cycles
system.cpu0.Branches                         69013839                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                235567477     71.95%     71.95% # Class of executed instruction
system.cpu0.op_class::IntMult                    2101      0.00%     71.95% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     71.95% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     71.95% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     71.95% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     71.95% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     71.95% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     71.95% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     71.95% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     71.95% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     71.95% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     71.95% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     71.95% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     71.95% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     71.95% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     71.95% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     71.95% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     71.95% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     71.95% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     71.95% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     71.95% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     71.95% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     71.95% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     71.95% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     71.95% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 8      0.00%     71.95% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     71.95% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     71.95% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     71.95% # Class of executed instruction
system.cpu0.op_class::MemRead                83176419     25.40%     97.35% # Class of executed instruction
system.cpu0.op_class::MemWrite                8668686      2.65%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                 327414692                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      79                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements            29397                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          324961336                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            29397                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         11054.234650                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::system.cpu0.inst          128                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::system.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          124                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        649150999                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       649150999                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::system.cpu0.inst    324531404                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      324531404                       # number of ReadReq hits
system.cpu0.icache.demand_hits::system.cpu0.inst    324531404                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       324531404                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::system.cpu0.inst    324531404                       # number of overall hits
system.cpu0.icache.overall_hits::total      324531404                       # number of overall hits
system.cpu0.icache.ReadReq_misses::system.cpu0.inst        29397                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        29397                       # number of ReadReq misses
system.cpu0.icache.demand_misses::system.cpu0.inst        29397                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         29397                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::system.cpu0.inst        29397                       # number of overall misses
system.cpu0.icache.overall_misses::total        29397                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::system.cpu0.inst    441829795                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    441829795                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::system.cpu0.inst    441829795                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    441829795                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::system.cpu0.inst    441829795                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    441829795                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::system.cpu0.inst    324560801                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    324560801                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::system.cpu0.inst    324560801                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    324560801                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::system.cpu0.inst    324560801                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    324560801                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::system.cpu0.inst     0.000091                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000091                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::system.cpu0.inst     0.000091                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000091                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::system.cpu0.inst     0.000091                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000091                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::system.cpu0.inst 15029.757969                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 15029.757969                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::system.cpu0.inst 15029.757969                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 15029.757969                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::system.cpu0.inst 15029.757969                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 15029.757969                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::system.cpu0.inst        29397                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        29397                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::system.cpu0.inst        29397                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        29397                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::system.cpu0.inst        29397                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        29397                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::system.cpu0.inst    382888205                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    382888205                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::system.cpu0.inst    382888205                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    382888205                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::system.cpu0.inst    382888205                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    382888205                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::system.cpu0.inst     0.000091                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000091                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::system.cpu0.inst     0.000091                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000091                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::system.cpu0.inst     0.000091                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000091                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 13024.737388                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13024.737388                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::system.cpu0.inst 13024.737388                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13024.737388                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::system.cpu0.inst 13024.737388                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13024.737388                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.waiting_on_retry              2016                       # Number of times sendTimingReq failed
system.cpu0.dcache.tags.replacements            15680                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          205.154310                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           84005022                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            15680                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs          5357.463138                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::system.cpu0.data   205.154310                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::system.cpu0.data     0.801384                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.801384                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          179                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           72                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           87                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.699219                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        190907961                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       190907961                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::system.cpu0.data     75624142                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       75624142                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::system.cpu0.data      7441877                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7441877                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::system.cpu0.data         1353                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total         1353                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::system.cpu0.data       266815                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       266815                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::system.cpu0.data        91685                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        91685                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::system.cpu0.data     83066019                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        83066019                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::system.cpu0.data     83067372                       # number of overall hits
system.cpu0.dcache.overall_hits::total       83067372                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::system.cpu0.data      6814106                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      6814106                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::system.cpu0.data       854243                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       854243                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::system.cpu0.data          311                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total          311                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::system.cpu0.data       466503                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total       466503                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::system.cpu0.data       159632                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total       159632                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::system.cpu0.data      7668349                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       7668349                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::system.cpu0.data      7668660                       # number of overall misses
system.cpu0.dcache.overall_misses::total      7668660                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::system.cpu0.data 309598727210                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 309598727210                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::system.cpu0.data  43733744232                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  43733744232                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::system.cpu0.data   8836750113                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   8836750113                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::system.cpu0.data   2014516500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total   2014516500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::system.cpu0.data   3394249000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total   3394249000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::system.cpu0.data 353332471442                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 353332471442                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::system.cpu0.data 353332471442                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 353332471442                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::system.cpu0.data     82438248                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     82438248                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::system.cpu0.data      8296120                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      8296120                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::system.cpu0.data         1664                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         1664                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::system.cpu0.data       733318                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       733318                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::system.cpu0.data       251317                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       251317                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::system.cpu0.data     90734368                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     90734368                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::system.cpu0.data     90736032                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     90736032                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::system.cpu0.data     0.082657                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.082657                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::system.cpu0.data     0.102969                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.102969                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::system.cpu0.data     0.186899                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.186899                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::system.cpu0.data     0.636154                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.636154                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::system.cpu0.data     0.635182                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.635182                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::system.cpu0.data     0.084514                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.084514                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::system.cpu0.data     0.084516                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.084516                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::system.cpu0.data 45434.973746                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 45434.973746                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::system.cpu0.data 51195.905886                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 51195.905886                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::system.cpu0.data 18942.536517                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 18942.536517                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::system.cpu0.data 12619.753558                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 12619.753558                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::system.cpu0.data 46076.733263                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 46076.733263                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::system.cpu0.data 46074.864636                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 46074.864636                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         7353                       # number of writebacks
system.cpu0.dcache.writebacks::total             7353                       # number of writebacks
system.cpu0.dcache.LoadLockedReq_mshr_hits::system.cpu0.data          301                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          301                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::system.cpu0.data      6814106                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      6814106                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::system.cpu0.data       854243                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       854243                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::system.cpu0.data          311                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total          311                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::system.cpu0.data       466202                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total       466202                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::system.cpu0.data       159629                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total       159629                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::system.cpu0.data      7668349                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      7668349                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::system.cpu0.data      7668660                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      7668660                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::system.cpu0.data 291284820782                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 291284820782                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::system.cpu0.data  42012626768                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  42012626768                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::system.cpu0.data      5176004                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      5176004                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::system.cpu0.data   7606110383                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total   7606110383                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::system.cpu0.data   1923432500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total   1923432500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu0.data   3166075000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total   3166075000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::system.cpu0.data 333297447550                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 333297447550                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::system.cpu0.data 333302623554                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 333302623554                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::system.cpu0.data      8171019                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total      8171019                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::system.cpu0.data      4872003                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total      4872003                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::system.cpu0.data     13043022                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total     13043022                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::system.cpu0.data     0.082657                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.082657                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::system.cpu0.data     0.102969                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.102969                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::system.cpu0.data     0.186899                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.186899                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::system.cpu0.data     0.635743                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.635743                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::system.cpu0.data     0.635170                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.635170                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::system.cpu0.data     0.084514                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.084514                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::system.cpu0.data     0.084516                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.084516                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::system.cpu0.data 42747.327497                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 42747.327497                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::system.cpu0.data 49181.119152                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 49181.119152                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu0.data 16643.099678                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 16643.099678                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu0.data 16315.053095                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16315.053095                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu0.data 12049.392654                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 12049.392654                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::system.cpu0.data 43464.042592                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 43464.042592                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::system.cpu0.data 43462.954878                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 43462.954878                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.waiting_on_retry           3569568                       # Number of times sendTimingReq failed
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                    78067717                       # DTB read hits
system.cpu1.dtb.read_misses                      1998                       # DTB read misses
system.cpu1.dtb.write_hits                   13707489                       # DTB write hits
system.cpu1.dtb.write_misses                     1128                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       4                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                137                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                      60                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     9                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                78069715                       # DTB read accesses
system.cpu1.dtb.write_accesses               13708617                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                         91775206                       # DTB hits
system.cpu1.dtb.misses                           3126                       # DTB misses
system.cpu1.dtb.accesses                     91778332                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                   302919298                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       4                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                137                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses               302919298                       # ITB inst accesses
system.cpu1.itb.hits                        302919298                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                    302919298                       # DTB accesses
system.cpu1.numCycles                      1606900329                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                  295666851                       # Number of instructions committed
system.cpu1.committedOps                    305208784                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses            235215091                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu1.num_func_calls                    2362071                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts     47846374                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                   235215091                       # number of integer instructions
system.cpu1.num_fp_insts                           64                       # number of float instructions
system.cpu1.num_int_register_reads          315002048                       # number of times the integer registers were read
system.cpu1.num_int_register_writes         152982709                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads          1150302983                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes          206803622                       # number of times the CC registers were written
system.cpu1.num_mem_refs                     92329514                       # number of memory refs
system.cpu1.num_load_insts                   78070822                       # Number of load instructions
system.cpu1.num_store_insts                  14258692                       # Number of store instructions
system.cpu1.num_idle_cycles              92424.980375                       # Number of idle cycles
system.cpu1.num_busy_cycles              1606807904.019624                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.999942                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.000058                       # Percentage of idle cycles
system.cpu1.Branches                         61276983                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                213434368     69.80%     69.80% # Class of executed instruction
system.cpu1.op_class::IntMult                    2174      0.00%     69.80% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     69.80% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     69.80% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     69.80% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     69.80% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     69.80% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     69.80% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     69.80% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     69.80% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     69.80% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     69.80% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     69.80% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     69.80% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     69.80% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     69.80% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     69.80% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     69.80% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     69.80% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     69.80% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     69.80% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     69.80% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     69.80% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     69.80% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     69.80% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 8      0.00%     69.80% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     69.80% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     69.80% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     69.80% # Class of executed instruction
system.cpu1.op_class::MemRead                78070822     25.53%     95.34% # Class of executed instruction
system.cpu1.op_class::MemWrite               14258692      4.66%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                 305766064                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      88                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements            86101                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          303059182                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            86101                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3519.810246                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::system.cpu1.inst          128                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::system.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          121                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        605924697                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       605924697                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::system.cpu1.inst    302833197                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      302833197                       # number of ReadReq hits
system.cpu1.icache.demand_hits::system.cpu1.inst    302833197                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       302833197                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::system.cpu1.inst    302833197                       # number of overall hits
system.cpu1.icache.overall_hits::total      302833197                       # number of overall hits
system.cpu1.icache.ReadReq_misses::system.cpu1.inst        86101                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        86101                       # number of ReadReq misses
system.cpu1.icache.demand_misses::system.cpu1.inst        86101                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         86101                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::system.cpu1.inst        86101                       # number of overall misses
system.cpu1.icache.overall_misses::total        86101                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::system.cpu1.inst   1189170258                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1189170258                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::system.cpu1.inst   1189170258                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1189170258                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::system.cpu1.inst   1189170258                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1189170258                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::system.cpu1.inst    302919298                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    302919298                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::system.cpu1.inst    302919298                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    302919298                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::system.cpu1.inst    302919298                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    302919298                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::system.cpu1.inst     0.000284                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000284                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::system.cpu1.inst     0.000284                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000284                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::system.cpu1.inst     0.000284                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000284                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::system.cpu1.inst 13811.340844                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 13811.340844                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::system.cpu1.inst 13811.340844                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 13811.340844                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::system.cpu1.inst 13811.340844                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 13811.340844                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::system.cpu1.inst        86101                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        86101                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::system.cpu1.inst        86101                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        86101                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::system.cpu1.inst        86101                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        86101                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::system.cpu1.inst   1016783742                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1016783742                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::system.cpu1.inst   1016783742                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1016783742                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::system.cpu1.inst   1016783742                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1016783742                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::system.cpu1.inst     0.000284                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000284                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::system.cpu1.inst     0.000284                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000284                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::system.cpu1.inst     0.000284                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000284                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 11809.197826                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 11809.197826                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::system.cpu1.inst 11809.197826                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 11809.197826                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::system.cpu1.inst 11809.197826                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 11809.197826                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.waiting_on_retry              2732                       # Number of times sendTimingReq failed
system.cpu1.dcache.tags.replacements            33742                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          188.440112                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           87939325                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            33742                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs          2606.227402                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::system.cpu1.data   188.440112                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::system.cpu1.data     0.736094                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.736094                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          193                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           36                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           68                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.753906                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        189556707                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       189556707                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::system.cpu1.data     71702401                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       71702401                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::system.cpu1.data     10801367                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      10801367                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::system.cpu1.data         1814                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total         1814                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::system.cpu1.data       640934                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       640934                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::system.cpu1.data       439024                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       439024                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::system.cpu1.data     82503768                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        82503768                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::system.cpu1.data     82505582                       # number of overall hits
system.cpu1.dcache.overall_hits::total       82505582                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::system.cpu1.data      5433853                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5433853                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::system.cpu1.data      2223877                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2223877                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::system.cpu1.data          518                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total          518                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::system.cpu1.data       288026                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total       288026                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::system.cpu1.data       243131                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total       243131                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::system.cpu1.data      7657730                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       7657730                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::system.cpu1.data      7658248                       # number of overall misses
system.cpu1.dcache.overall_misses::total      7658248                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::system.cpu1.data 245725027288                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 245725027288                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::system.cpu1.data 126719833271                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 126719833271                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::system.cpu1.data   5766536705                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   5766536705                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::system.cpu1.data   8474679500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total   8474679500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::system.cpu1.data   1815082500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total   1815082500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::system.cpu1.data 372444860559                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 372444860559                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::system.cpu1.data 372444860559                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 372444860559                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::system.cpu1.data     77136254                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     77136254                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::system.cpu1.data     13025244                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     13025244                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::system.cpu1.data         2332                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total         2332                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::system.cpu1.data       928960                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       928960                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::system.cpu1.data       682155                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       682155                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::system.cpu1.data     90161498                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     90161498                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::system.cpu1.data     90163830                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     90163830                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::system.cpu1.data     0.070445                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.070445                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::system.cpu1.data     0.170736                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.170736                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::system.cpu1.data     0.222127                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.222127                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::system.cpu1.data     0.310052                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.310052                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::system.cpu1.data     0.356416                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.356416                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::system.cpu1.data     0.084933                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.084933                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::system.cpu1.data     0.084937                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.084937                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::system.cpu1.data 45221.140007                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 45221.140007                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::system.cpu1.data 56981.493703                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 56981.493703                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::system.cpu1.data 20020.889451                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 20020.889451                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::system.cpu1.data 34856.433363                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 34856.433363                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::system.cpu1.data 48636.457613                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 48636.457613                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::system.cpu1.data 48633.167868                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 48633.167868                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        19369                       # number of writebacks
system.cpu1.dcache.writebacks::total            19369                       # number of writebacks
system.cpu1.dcache.LoadLockedReq_mshr_hits::system.cpu1.data          512                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          512                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::system.cpu1.data      5433853                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      5433853                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::system.cpu1.data      2223877                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      2223877                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::system.cpu1.data          518                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total          518                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::system.cpu1.data       287514                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total       287514                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::system.cpu1.data       243124                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total       243124                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::system.cpu1.data      7657730                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      7657730                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::system.cpu1.data      7658248                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      7658248                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::system.cpu1.data 230990212698                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 230990212698                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::system.cpu1.data 122222216729                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 122222216729                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::system.cpu1.data     10633005                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total     10633005                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::system.cpu1.data   5090588790                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   5090588790                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::system.cpu1.data   8109437500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total   8109437500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu1.data   1694076500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total   1694076500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::system.cpu1.data 353212429427                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 353212429427                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::system.cpu1.data 353223062432                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 353223062432                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::system.cpu1.data      6561515                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      6561515                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::system.cpu1.data      2753500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total      2753500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::system.cpu1.data      9315015                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      9315015                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::system.cpu1.data     0.070445                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.070445                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::system.cpu1.data     0.170736                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.170736                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::system.cpu1.data     0.222127                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.222127                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::system.cpu1.data     0.309501                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.309501                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::system.cpu1.data     0.356406                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.356406                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::system.cpu1.data     0.084933                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.084933                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::system.cpu1.data     0.084937                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.084937                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::system.cpu1.data 42509.470296                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 42509.470296                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::system.cpu1.data 54959.072255                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 54959.072255                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu1.data 20527.036680                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 20527.036680                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu1.data 17705.533609                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17705.533609                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu1.data 33355.150047                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 33355.150047                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::system.cpu1.data 46124.952098                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 46124.952098                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::system.cpu1.data 46123.220668                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 46123.220668                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.waiting_on_retry           2523532                       # Number of times sendTimingReq failed
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                    81918651                       # DTB read hits
system.cpu2.dtb.read_misses                      1022                       # DTB read misses
system.cpu2.dtb.write_hits                    9767378                       # DTB write hits
system.cpu2.dtb.write_misses                      559                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       4                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                137                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                      17                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     4                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                81919673                       # DTB read accesses
system.cpu2.dtb.write_accesses                9767937                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                         91686029                       # DTB hits
system.cpu2.dtb.misses                           1581                       # DTB misses
system.cpu2.dtb.accesses                     91687610                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                   319217298                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       4                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                137                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses               319217298                       # ITB inst accesses
system.cpu2.itb.hits                        319217298                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                    319217298                       # DTB accesses
system.cpu2.numCycles                      1606943347                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                  314571441                       # Number of instructions committed
system.cpu2.committedOps                    322127953                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses            244244072                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu2.num_func_calls                    1865926                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts     52975708                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                   244244072                       # number of integer instructions
system.cpu2.num_fp_insts                           64                       # number of float instructions
system.cpu2.num_int_register_reads          313090500                       # number of times the integer registers were read
system.cpu2.num_int_register_writes         158393698                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads          1212649144                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes          228117653                       # number of times the CC registers were written
system.cpu2.num_mem_refs                     91910659                       # number of memory refs
system.cpu2.num_load_insts                   81921493                       # Number of load instructions
system.cpu2.num_store_insts                   9989166                       # Number of store instructions
system.cpu2.num_idle_cycles              43835.294621                       # Number of idle cycles
system.cpu2.num_busy_cycles              1606899511.705379                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.999973                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.000027                       # Percentage of idle cycles
system.cpu2.Branches                         67304011                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                230442100     71.49%     71.49% # Class of executed instruction
system.cpu2.op_class::IntMult                    2140      0.00%     71.49% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     71.49% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     71.49% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     71.49% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     71.49% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     71.49% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     71.49% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     71.49% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     71.49% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     71.49% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     71.49% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     71.49% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     71.49% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     71.49% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     71.49% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     71.49% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     71.49% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     71.49% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     71.49% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     71.49% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     71.49% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     71.49% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     71.49% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     71.49% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                12      0.00%     71.49% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     71.49% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     71.49% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     71.49% # Class of executed instruction
system.cpu2.op_class::MemRead                81921493     25.41%     96.90% # Class of executed instruction
system.cpu2.op_class::MemWrite                9989166      3.10%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                 322354911                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      68                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements            39704                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          319411295                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            39704                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          8044.813999                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::system.cpu2.inst          128                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::system.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          124                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        638474300                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       638474300                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::system.cpu2.inst    319177594                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      319177594                       # number of ReadReq hits
system.cpu2.icache.demand_hits::system.cpu2.inst    319177594                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       319177594                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::system.cpu2.inst    319177594                       # number of overall hits
system.cpu2.icache.overall_hits::total      319177594                       # number of overall hits
system.cpu2.icache.ReadReq_misses::system.cpu2.inst        39704                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        39704                       # number of ReadReq misses
system.cpu2.icache.demand_misses::system.cpu2.inst        39704                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         39704                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::system.cpu2.inst        39704                       # number of overall misses
system.cpu2.icache.overall_misses::total        39704                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::system.cpu2.inst    577736774                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    577736774                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::system.cpu2.inst    577736774                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    577736774                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::system.cpu2.inst    577736774                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    577736774                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::system.cpu2.inst    319217298                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    319217298                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::system.cpu2.inst    319217298                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    319217298                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::system.cpu2.inst    319217298                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    319217298                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::system.cpu2.inst     0.000124                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000124                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::system.cpu2.inst     0.000124                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000124                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::system.cpu2.inst     0.000124                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000124                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::system.cpu2.inst 14551.097471                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 14551.097471                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::system.cpu2.inst 14551.097471                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 14551.097471                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::system.cpu2.inst 14551.097471                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 14551.097471                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::system.cpu2.inst        39704                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        39704                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::system.cpu2.inst        39704                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        39704                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::system.cpu2.inst        39704                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        39704                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::system.cpu2.inst    498168226                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    498168226                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::system.cpu2.inst    498168226                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    498168226                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::system.cpu2.inst    498168226                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    498168226                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::system.cpu2.inst     0.000124                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000124                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::system.cpu2.inst     0.000124                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000124                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::system.cpu2.inst     0.000124                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000124                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 12547.053848                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 12547.053848                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::system.cpu2.inst 12547.053848                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 12547.053848                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::system.cpu2.inst 12547.053848                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 12547.053848                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.waiting_on_retry              2089                       # Number of times sendTimingReq failed
system.cpu2.dcache.tags.replacements            48820                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          195.398442                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           38138421                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            48820                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           781.204855                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::system.cpu2.data   195.398442                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::system.cpu2.data     0.763275                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.763275                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          230                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          126                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           85                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.898438                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        190483859                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       190483859                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::system.cpu2.data     74606545                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       74606545                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::system.cpu2.data      8320359                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       8320359                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::system.cpu2.data         1307                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total         1307                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::system.cpu2.data       385006                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       385006                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::system.cpu2.data       172377                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       172377                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::system.cpu2.data     82926904                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        82926904                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::system.cpu2.data     82928211                       # number of overall hits
system.cpu2.dcache.overall_hits::total       82928211                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::system.cpu2.data      6504072                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      6504072                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::system.cpu2.data      1095004                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1095004                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::system.cpu2.data          362                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total          362                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::system.cpu2.data       421176                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total       421176                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::system.cpu2.data       179536                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total       179536                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::system.cpu2.data      7599076                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       7599076                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::system.cpu2.data      7599438                       # number of overall misses
system.cpu2.dcache.overall_misses::total      7599438                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::system.cpu2.data 298508370001                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 298508370001                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::system.cpu2.data  59400677601                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  59400677601                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::system.cpu2.data   7621366333                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   7621366333                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::system.cpu2.data   3388693500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total   3388693500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::system.cpu2.data   3148120500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total   3148120500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::system.cpu2.data 357909047602                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 357909047602                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::system.cpu2.data 357909047602                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 357909047602                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::system.cpu2.data     81110617                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     81110617                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::system.cpu2.data      9415363                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      9415363                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::system.cpu2.data         1669                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total         1669                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::system.cpu2.data       806182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       806182                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::system.cpu2.data       351913                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       351913                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::system.cpu2.data     90525980                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     90525980                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::system.cpu2.data     90527649                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     90527649                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::system.cpu2.data     0.080188                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.080188                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::system.cpu2.data     0.116300                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.116300                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::system.cpu2.data     0.216896                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.216896                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::system.cpu2.data     0.522433                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.522433                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::system.cpu2.data     0.510172                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.510172                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::system.cpu2.data     0.083944                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.083944                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::system.cpu2.data     0.083946                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.083946                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::system.cpu2.data 45895.612779                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 45895.612779                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::system.cpu2.data 54246.995994                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 54246.995994                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::system.cpu2.data 18095.443076                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 18095.443076                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::system.cpu2.data 18874.729859                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 18874.729859                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::system.cpu2.data 47099.021987                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 47099.021987                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::system.cpu2.data 47096.778420                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 47096.778420                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        20009                       # number of writebacks
system.cpu2.dcache.writebacks::total            20009                       # number of writebacks
system.cpu2.dcache.LoadLockedReq_mshr_hits::system.cpu2.data          356                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          356                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::system.cpu2.data      6504072                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      6504072                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::system.cpu2.data      1095004                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      1095004                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::system.cpu2.data          362                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total          362                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::system.cpu2.data       420820                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total       420820                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::system.cpu2.data       179533                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total       179533                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::system.cpu2.data      7599076                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      7599076                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::system.cpu2.data      7599438                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      7599438                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::system.cpu2.data 280990143981                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 280990143981                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::system.cpu2.data  57190452399                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  57190452399                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::system.cpu2.data      6011007                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total      6011007                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::system.cpu2.data   6541425663                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total   6541425663                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::system.cpu2.data   3235571500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total   3235571500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu2.data   2942176500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total   2942176500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::system.cpu2.data 338180596380                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 338180596380                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::system.cpu2.data 338186607387                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 338186607387                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::system.cpu2.data      7047513                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total      7047513                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::system.cpu2.data      4741502                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total      4741502                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::system.cpu2.data     11789015                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total     11789015                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::system.cpu2.data     0.080188                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.080188                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::system.cpu2.data     0.116300                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.116300                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::system.cpu2.data     0.216896                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.216896                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::system.cpu2.data     0.521991                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.521991                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::system.cpu2.data     0.510163                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.510163                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::system.cpu2.data     0.083944                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.083944                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::system.cpu2.data     0.083946                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.083946                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::system.cpu2.data 43202.188411                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 43202.188411                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::system.cpu2.data 52228.532863                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 52228.532863                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu2.data 16604.991713                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 16604.991713                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu2.data 15544.474272                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15544.474272                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu2.data 18022.154701                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 18022.154701                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::system.cpu2.data 44502.857503                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 44502.857503                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::system.cpu2.data 44501.528585                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 44501.528585                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.waiting_on_retry           3372494                       # Number of times sendTimingReq failed
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                    85054236                       # DTB read hits
system.cpu3.dtb.read_misses                       773                       # DTB read misses
system.cpu3.dtb.write_hits                    6691056                       # DTB write hits
system.cpu3.dtb.write_misses                      316                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       4                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                137                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     2                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                85055009                       # DTB read accesses
system.cpu3.dtb.write_accesses                6691372                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                         91745292                       # DTB hits
system.cpu3.dtb.misses                           1089                       # DTB misses
system.cpu3.dtb.accesses                     91746381                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                   330361568                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       4                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                137                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses               330361568                       # ITB inst accesses
system.cpu3.itb.hits                        330361568                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                    330361568                       # DTB accesses
system.cpu3.numCycles                      1606918795                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                  327511947                       # Number of instructions committed
system.cpu3.committedOps                    333169509                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses            249936203                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu3.num_func_calls                    1418777                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts     56399659                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                   249936203                       # number of integer instructions
system.cpu3.num_fp_insts                           64                       # number of float instructions
system.cpu3.num_int_register_reads          310973269                       # number of times the integer registers were read
system.cpu3.num_int_register_writes         161798587                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads          1255126933                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes          241421677                       # number of times the CC registers were written
system.cpu3.num_mem_refs                     91792122                       # number of memory refs
system.cpu3.num_load_insts                   85057374                       # Number of load instructions
system.cpu3.num_store_insts                   6734748                       # Number of store instructions
system.cpu3.num_idle_cycles              68913.765785                       # Number of idle cycles
system.cpu3.num_busy_cycles              1606849881.234215                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.999957                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.000043                       # Percentage of idle cycles
system.cpu3.Branches                         71265500                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                241423497     72.45%     72.45% # Class of executed instruction
system.cpu3.op_class::IntMult                    2083      0.00%     72.45% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     72.45% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     72.45% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     72.45% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     72.45% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     72.45% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     72.45% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     72.45% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     72.45% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     72.45% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     72.45% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     72.45% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     72.45% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     72.45% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     72.45% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     72.45% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     72.45% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     72.45% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     72.45% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     72.45% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     72.45% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     72.45% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     72.45% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     72.45% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 8      0.00%     72.45% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     72.45% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     72.45% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     72.45% # Class of executed instruction
system.cpu3.op_class::MemRead                85057374     25.53%     97.98% # Class of executed instruction
system.cpu3.op_class::MemWrite                6734748      2.02%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                 333217710                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      39                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements            12627                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          330554898                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            12627                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         26178.419102                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::system.cpu3.inst          128                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::system.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          122                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        660735763                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       660735763                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::system.cpu3.inst    330348941                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      330348941                       # number of ReadReq hits
system.cpu3.icache.demand_hits::system.cpu3.inst    330348941                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       330348941                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::system.cpu3.inst    330348941                       # number of overall hits
system.cpu3.icache.overall_hits::total      330348941                       # number of overall hits
system.cpu3.icache.ReadReq_misses::system.cpu3.inst        12627                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        12627                       # number of ReadReq misses
system.cpu3.icache.demand_misses::system.cpu3.inst        12627                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         12627                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::system.cpu3.inst        12627                       # number of overall misses
system.cpu3.icache.overall_misses::total        12627                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::system.cpu3.inst    206295808                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    206295808                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::system.cpu3.inst    206295808                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    206295808                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::system.cpu3.inst    206295808                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    206295808                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::system.cpu3.inst    330361568                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    330361568                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::system.cpu3.inst    330361568                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    330361568                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::system.cpu3.inst    330361568                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    330361568                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::system.cpu3.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::system.cpu3.inst     0.000038                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::system.cpu3.inst     0.000038                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::system.cpu3.inst 16337.673873                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 16337.673873                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::system.cpu3.inst 16337.673873                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 16337.673873                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::system.cpu3.inst 16337.673873                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 16337.673873                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::system.cpu3.inst        12627                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        12627                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::system.cpu3.inst        12627                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        12627                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::system.cpu3.inst        12627                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        12627                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::system.cpu3.inst    180890192                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    180890192                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::system.cpu3.inst    180890192                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    180890192                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::system.cpu3.inst    180890192                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    180890192                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::system.cpu3.inst     0.000038                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000038                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::system.cpu3.inst     0.000038                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000038                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::system.cpu3.inst     0.000038                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000038                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 14325.666587                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 14325.666587                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::system.cpu3.inst 14325.666587                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 14325.666587                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::system.cpu3.inst 14325.666587                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 14325.666587                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.waiting_on_retry              1813                       # Number of times sendTimingReq failed
system.cpu3.dcache.tags.replacements             9324                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          205.399592                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           30780088                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             9324                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs          3301.167739                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::system.cpu3.data   205.399592                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::system.cpu3.data     0.802342                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.802342                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          197                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           96                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.769531                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        191217071                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       191217071                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::system.cpu3.data     77296857                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       77296857                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::system.cpu3.data      5994048                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       5994048                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::system.cpu3.data          879                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total          879                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::system.cpu3.data       201473                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       201473                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::system.cpu3.data        34083                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        34083                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::system.cpu3.data     83290905                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        83290905                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::system.cpu3.data     83291784                       # number of overall hits
system.cpu3.dcache.overall_hits::total       83291784                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::system.cpu3.data      7070349                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      7070349                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::system.cpu3.data       523397                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       523397                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::system.cpu3.data          259                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total          259                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::system.cpu3.data       484245                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total       484245                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::system.cpu3.data       139415                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total       139415                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::system.cpu3.data      7593746                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       7593746                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::system.cpu3.data      7594005                       # number of overall misses
system.cpu3.dcache.overall_misses::total      7594005                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::system.cpu3.data 323841855403                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 323841855403                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::system.cpu3.data  24101057461                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  24101057461                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::system.cpu3.data   9020628061                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total   9020628061                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::system.cpu3.data    619150993                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total    619150993                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::system.cpu3.data   3803843500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total   3803843500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::system.cpu3.data 347942912864                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 347942912864                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::system.cpu3.data 347942912864                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 347942912864                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::system.cpu3.data     84367206                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     84367206                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::system.cpu3.data      6517445                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6517445                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::system.cpu3.data         1138                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total         1138                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::system.cpu3.data       685718                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       685718                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::system.cpu3.data       173498                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       173498                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::system.cpu3.data     90884651                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     90884651                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::system.cpu3.data     90885789                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     90885789                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::system.cpu3.data     0.083804                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.083804                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::system.cpu3.data     0.080307                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.080307                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::system.cpu3.data     0.227592                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.227592                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::system.cpu3.data     0.706187                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.706187                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::system.cpu3.data     0.803554                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.803554                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::system.cpu3.data     0.083554                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.083554                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::system.cpu3.data     0.083555                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.083555                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::system.cpu3.data 45802.810498                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 45802.810498                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::system.cpu3.data 46047.374098                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 46047.374098                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::system.cpu3.data 18628.231703                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 18628.231703                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::system.cpu3.data  4441.064398                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  4441.064398                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::system.cpu3.data 45819.666982                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 45819.666982                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::system.cpu3.data 45818.104263                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 45818.104263                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         3702                       # number of writebacks
system.cpu3.dcache.writebacks::total             3702                       # number of writebacks
system.cpu3.dcache.LoadLockedReq_mshr_hits::system.cpu3.data          252                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          252                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::system.cpu3.data      7070349                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      7070349                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::system.cpu3.data       523397                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       523397                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::system.cpu3.data          259                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total          259                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::system.cpu3.data       483993                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total       483993                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::system.cpu3.data       139412                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total       139412                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::system.cpu3.data      7593746                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      7593746                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::system.cpu3.data      7594005                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      7594005                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::system.cpu3.data 304659387597                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 304659387597                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::system.cpu3.data  23051533535                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  23051533535                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::system.cpu3.data      4769005                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total      4769005                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::system.cpu3.data   7735822434                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total   7735822434                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::system.cpu3.data    592745007                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total    592745007                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu3.data   3551421500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total   3551421500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::system.cpu3.data 327710921132                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 327710921132                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::system.cpu3.data 327715690137                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 327715690137                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::system.cpu3.data      7159018                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total      7159018                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::system.cpu3.data      2868503                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      2868503                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::system.cpu3.data     10027521                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     10027521                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::system.cpu3.data     0.083804                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.083804                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::system.cpu3.data     0.080307                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.080307                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::system.cpu3.data     0.227592                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.227592                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::system.cpu3.data     0.705819                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.705819                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::system.cpu3.data     0.803537                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.803537                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::system.cpu3.data     0.083554                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.083554                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::system.cpu3.data     0.083555                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.083555                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::system.cpu3.data 43089.724085                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 43089.724085                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::system.cpu3.data 44042.158314                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 44042.158314                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu3.data 18413.146718                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 18413.146718                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu3.data 15983.335366                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15983.335366                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu3.data  4251.750258                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  4251.750258                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::system.cpu3.data 43155.370371                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 43155.370371                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::system.cpu3.data 43154.526516                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 43154.526516                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.waiting_on_retry           3889872                       # Number of times sendTimingReq failed
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                    84054785                       # DTB read hits
system.cpu4.dtb.read_misses                      1077                       # DTB read misses
system.cpu4.dtb.write_hits                    7666273                       # DTB write hits
system.cpu4.dtb.write_misses                      529                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       4                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                137                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       3                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                    23                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                84055862                       # DTB read accesses
system.cpu4.dtb.write_accesses                7666802                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                         91721058                       # DTB hits
system.cpu4.dtb.misses                           1606                       # DTB misses
system.cpu4.dtb.accesses                     91722664                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                   327468081                       # ITB inst hits
system.cpu4.itb.inst_misses                        10                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       4                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                137                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses               327468091                       # ITB inst accesses
system.cpu4.itb.hits                        327468081                       # DTB hits
system.cpu4.itb.misses                             10                       # DTB misses
system.cpu4.itb.accesses                    327468091                       # DTB accesses
system.cpu4.numCycles                      1606927401                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                  323986159                       # Number of instructions committed
system.cpu4.committedOps                    330194038                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses            248512464                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu4.num_func_calls                    1529962                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts     55408765                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                   248512464                       # number of integer instructions
system.cpu4.num_fp_insts                           64                       # number of float instructions
system.cpu4.num_int_register_reads          311817001                       # number of times the integer registers were read
system.cpu4.num_int_register_writes         160930871                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads          1243135939                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes          237916056                       # number of times the CC registers were written
system.cpu4.num_mem_refs                     91801621                       # number of memory refs
system.cpu4.num_load_insts                   84057492                       # Number of load instructions
system.cpu4.num_store_insts                   7744129                       # Number of store instructions
system.cpu4.num_idle_cycles              59549.446291                       # Number of idle cycles
system.cpu4.num_busy_cycles              1606867851.553709                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.999963                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.000037                       # Percentage of idle cycles
system.cpu4.Branches                         70101414                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                238472606     72.20%     72.20% # Class of executed instruction
system.cpu4.op_class::IntMult                    2089      0.00%     72.20% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     72.20% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     72.20% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     72.20% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     72.20% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     72.20% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     72.20% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     72.20% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     72.20% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     72.20% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     72.20% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     72.20% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     72.20% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     72.20% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     72.20% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     72.20% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     72.20% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     72.20% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     72.20% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     72.20% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     72.20% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     72.20% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     72.20% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     72.20% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 8      0.00%     72.20% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     72.20% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     72.20% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     72.20% # Class of executed instruction
system.cpu4.op_class::MemRead                84057492     25.45%     97.66% # Class of executed instruction
system.cpu4.op_class::MemWrite                7744129      2.34%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                 330276324                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                      89                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements            21515                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs          327581483                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs            21515                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs         15225.725447                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::system.cpu4.inst          128                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::system.cpu4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1          122                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses        654957677                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses       654957677                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::system.cpu4.inst    327446566                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total      327446566                       # number of ReadReq hits
system.cpu4.icache.demand_hits::system.cpu4.inst    327446566                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total       327446566                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::system.cpu4.inst    327446566                       # number of overall hits
system.cpu4.icache.overall_hits::total      327446566                       # number of overall hits
system.cpu4.icache.ReadReq_misses::system.cpu4.inst        21515                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total        21515                       # number of ReadReq misses
system.cpu4.icache.demand_misses::system.cpu4.inst        21515                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total         21515                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::system.cpu4.inst        21515                       # number of overall misses
system.cpu4.icache.overall_misses::total        21515                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::system.cpu4.inst    330735276                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total    330735276                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::system.cpu4.inst    330735276                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total    330735276                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::system.cpu4.inst    330735276                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total    330735276                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::system.cpu4.inst    327468081                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total    327468081                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::system.cpu4.inst    327468081                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total    327468081                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::system.cpu4.inst    327468081                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total    327468081                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::system.cpu4.inst     0.000066                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000066                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::system.cpu4.inst     0.000066                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000066                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::system.cpu4.inst     0.000066                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000066                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::system.cpu4.inst 15372.311225                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 15372.311225                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::system.cpu4.inst 15372.311225                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 15372.311225                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::system.cpu4.inst 15372.311225                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 15372.311225                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_misses::system.cpu4.inst        21515                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total        21515                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::system.cpu4.inst        21515                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total        21515                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::system.cpu4.inst        21515                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total        21515                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::system.cpu4.inst    287530724                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total    287530724                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::system.cpu4.inst    287530724                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total    287530724                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::system.cpu4.inst    287530724                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total    287530724                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::system.cpu4.inst     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::system.cpu4.inst     0.000066                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000066                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::system.cpu4.inst     0.000066                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000066                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::system.cpu4.inst 13364.198187                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 13364.198187                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::system.cpu4.inst 13364.198187                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 13364.198187                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::system.cpu4.inst 13364.198187                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 13364.198187                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.waiting_on_retry              1888                       # Number of times sendTimingReq failed
system.cpu4.dcache.tags.replacements            12986                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          193.922015                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs           33174290                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            12986                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs          2554.619590                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::system.cpu4.data   193.922015                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::system.cpu4.data     0.757508                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.757508                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          194                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           99                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4           77                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.757812                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses        191081712                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses       191081712                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::system.cpu4.data     76396619                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       76396619                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::system.cpu4.data      6768374                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       6768374                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::system.cpu4.data          932                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total          932                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::system.cpu4.data       220498                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total       220498                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::system.cpu4.data        58672                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        58672                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::system.cpu4.data     83164993                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        83164993                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::system.cpu4.data     83165925                       # number of overall hits
system.cpu4.dcache.overall_hits::total       83165925                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::system.cpu4.data      6951594                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total      6951594                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::system.cpu4.data       689902                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total       689902                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::system.cpu4.data          220                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total          220                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::system.cpu4.data       484737                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total       484737                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::system.cpu4.data       149218                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total       149218                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::system.cpu4.data      7641496                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total       7641496                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::system.cpu4.data      7641716                       # number of overall misses
system.cpu4.dcache.overall_misses::total      7641716                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::system.cpu4.data 319182067027                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total 319182067027                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::system.cpu4.data  32177240253                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total  32177240253                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::system.cpu4.data   9208149994                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total   9208149994                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::system.cpu4.data   1286781500                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total   1286781500                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::system.cpu4.data   3558460500                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.StoreCondFailReq_miss_latency::total   3558460500                       # number of StoreCondFailReq miss cycles
system.cpu4.dcache.demand_miss_latency::system.cpu4.data 351359307280                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total 351359307280                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::system.cpu4.data 351359307280                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total 351359307280                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::system.cpu4.data     83348213                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     83348213                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::system.cpu4.data      7458276                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      7458276                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::system.cpu4.data         1152                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total         1152                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::system.cpu4.data       705235                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total       705235                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::system.cpu4.data       207890                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total       207890                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::system.cpu4.data     90806489                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     90806489                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::system.cpu4.data     90807641                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     90807641                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::system.cpu4.data     0.083404                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.083404                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::system.cpu4.data     0.092502                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.092502                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::system.cpu4.data     0.190972                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.190972                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::system.cpu4.data     0.687341                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.687341                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::system.cpu4.data     0.717774                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.717774                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::system.cpu4.data     0.084151                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.084151                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::system.cpu4.data     0.084153                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.084153                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::system.cpu4.data 45914.946561                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 45914.946561                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::system.cpu4.data 46640.305801                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 46640.305801                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::system.cpu4.data 18996.177296                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 18996.177296                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::system.cpu4.data  8623.500516                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total  8623.500516                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::system.cpu4.data          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::system.cpu4.data 45980.434627                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 45980.434627                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::system.cpu4.data 45979.110880                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 45979.110880                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         6477                       # number of writebacks
system.cpu4.dcache.writebacks::total             6477                       # number of writebacks
system.cpu4.dcache.WriteReq_mshr_hits::system.cpu4.data            1                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::system.cpu4.data          211                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.LoadLockedReq_mshr_hits::total          211                       # number of LoadLockedReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::system.cpu4.data            1                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::system.cpu4.data            1                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::system.cpu4.data      6951594                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total      6951594                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::system.cpu4.data       689901                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total       689901                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::system.cpu4.data          220                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total          220                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::system.cpu4.data       484526                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total       484526                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::system.cpu4.data       149215                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total       149215                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::system.cpu4.data      7641495                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total      7641495                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::system.cpu4.data      7641715                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total      7641715                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::system.cpu4.data 300605742967                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total 300605742967                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::system.cpu4.data  30789032747                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total  30789032747                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::system.cpu4.data      3760006                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total      3760006                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::system.cpu4.data   7926388000                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total   7926388000                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::system.cpu4.data   1228789500                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total   1228789500                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu4.data   3318022500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.StoreCondFailReq_mshr_miss_latency::total   3318022500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::system.cpu4.data 331394775714                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total 331394775714                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::system.cpu4.data 331398535720                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total 331398535720                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::system.cpu4.data      7382517                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total      7382517                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::system.cpu4.data      4474506                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.WriteReq_mshr_uncacheable_latency::total      4474506                       # number of WriteReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::system.cpu4.data     11857023                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total     11857023                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::system.cpu4.data     0.083404                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.083404                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::system.cpu4.data     0.092501                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.092501                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::system.cpu4.data     0.190972                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.190972                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::system.cpu4.data     0.687042                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total     0.687042                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::system.cpu4.data     0.717759                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total     0.717759                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::system.cpu4.data     0.084151                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.084151                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::system.cpu4.data     0.084153                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.084153                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::system.cpu4.data 43242.707064                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 43242.707064                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::system.cpu4.data 44628.189765                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 44628.189765                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu4.data 17090.936364                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total 17090.936364                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu4.data 16359.056067                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16359.056067                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu4.data  8235.026639                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total  8235.026639                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu4.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::system.cpu4.data 43367.793307                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 43367.793307                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::system.cpu4.data 43367.036813                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 43367.036813                       # average overall mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::system.cpu4.data          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.waiting_on_retry           3564175                       # Number of times sendTimingReq failed
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                    89231534                       # DTB read hits
system.cpu5.dtb.read_misses                      2804                       # DTB read misses
system.cpu5.dtb.write_hits                   21778383                       # DTB write hits
system.cpu5.dtb.write_misses                     1225                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       4                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                137                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                      39                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     2                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                89234338                       # DTB read accesses
system.cpu5.dtb.write_accesses               21779608                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                        111009917                       # DTB hits
system.cpu5.dtb.misses                           4029                       # DTB misses
system.cpu5.dtb.accesses                    111013946                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                   346320904                       # ITB inst hits
system.cpu5.itb.inst_misses                        10                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       4                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                137                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses               346320914                       # ITB inst accesses
system.cpu5.itb.hits                        346320904                       # DTB hits
system.cpu5.itb.misses                             10                       # DTB misses
system.cpu5.itb.accesses                    346320914                       # DTB accesses
system.cpu5.numCycles                      1606889435                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                  334647105                       # Number of instructions committed
system.cpu5.committedOps                    349764864                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses            274328053                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                    3729372                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts     51953344                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                   274328053                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads          384883591                       # number of times the integer registers were read
system.cpu5.num_int_register_writes         179004794                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads          1317884503                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes          226055753                       # number of times the CC registers were written
system.cpu5.num_mem_refs                    112071965                       # number of memory refs
system.cpu5.num_load_insts                   89235100                       # Number of load instructions
system.cpu5.num_store_insts                  22836865                       # Number of store instructions
system.cpu5.num_idle_cycles              86756.574711                       # Number of idle cycles
system.cpu5.num_busy_cycles              1606802678.425289                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.999946                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.000054                       # Percentage of idle cycles
system.cpu5.Branches                         67358409                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                238756916     68.05%     68.05% # Class of executed instruction
system.cpu5.op_class::IntMult                    2151      0.00%     68.06% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     68.06% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     68.06% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     68.06% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     68.06% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     68.06% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     68.06% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     68.06% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     68.06% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     68.06% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     68.06% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     68.06% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     68.06% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     68.06% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     68.06% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     68.06% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     68.06% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     68.06% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     68.06% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     68.06% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     68.06% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     68.06% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     68.06% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     68.06% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 2      0.00%     68.06% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     68.06% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     68.06% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     68.06% # Class of executed instruction
system.cpu5.op_class::MemRead                89235100     25.44%     93.49% # Class of executed instruction
system.cpu5.op_class::MemWrite               22836865      6.51%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                 350831035                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                      19                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements           151640                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs          346249619                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs           151640                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs          2283.365992                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::system.cpu5.inst          128                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::system.cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1          120                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses        692793448                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses       692793448                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::system.cpu5.inst    346169264                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total      346169264                       # number of ReadReq hits
system.cpu5.icache.demand_hits::system.cpu5.inst    346169264                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total       346169264                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::system.cpu5.inst    346169264                       # number of overall hits
system.cpu5.icache.overall_hits::total      346169264                       # number of overall hits
system.cpu5.icache.ReadReq_misses::system.cpu5.inst       151640                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total       151640                       # number of ReadReq misses
system.cpu5.icache.demand_misses::system.cpu5.inst       151640                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total        151640                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::system.cpu5.inst       151640                       # number of overall misses
system.cpu5.icache.overall_misses::total       151640                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::system.cpu5.inst   2071530336                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total   2071530336                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::system.cpu5.inst   2071530336                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total   2071530336                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::system.cpu5.inst   2071530336                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total   2071530336                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::system.cpu5.inst    346320904                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total    346320904                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::system.cpu5.inst    346320904                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total    346320904                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::system.cpu5.inst    346320904                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total    346320904                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::system.cpu5.inst     0.000438                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000438                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::system.cpu5.inst     0.000438                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000438                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::system.cpu5.inst     0.000438                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000438                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::system.cpu5.inst 13660.843682                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 13660.843682                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::system.cpu5.inst 13660.843682                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 13660.843682                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::system.cpu5.inst 13660.843682                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 13660.843682                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_misses::system.cpu5.inst       151640                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total       151640                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::system.cpu5.inst       151640                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total       151640                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::system.cpu5.inst       151640                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total       151640                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::system.cpu5.inst   1768133664                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total   1768133664                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::system.cpu5.inst   1768133664                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total   1768133664                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::system.cpu5.inst   1768133664                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total   1768133664                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::system.cpu5.inst     0.000438                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000438                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::system.cpu5.inst     0.000438                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000438                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::system.cpu5.inst     0.000438                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000438                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::system.cpu5.inst 11660.074281                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 11660.074281                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::system.cpu5.inst 11660.074281                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 11660.074281                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::system.cpu5.inst 11660.074281                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 11660.074281                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.waiting_on_retry              2927                       # Number of times sendTimingReq failed
system.cpu5.dcache.tags.replacements           138289                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          197.971210                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs           95213028                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs           138289                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs           688.507604                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::system.cpu5.data   197.971210                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::system.cpu5.data     0.773325                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.773325                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          198                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1           65                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2           50                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3           66                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.773438                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses        225447100                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses       225447100                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::system.cpu5.data     85025883                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total       85025883                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::system.cpu5.data     17163851                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total      17163851                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::system.cpu5.data         3066                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total         3066                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::system.cpu5.data      1161361                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total      1161361                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::system.cpu5.data       827284                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total       827284                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::system.cpu5.data    102189734                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total       102189734                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::system.cpu5.data    102192800                       # number of overall hits
system.cpu5.dcache.overall_hits::total      102192800                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::system.cpu5.data      2815530                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total      2815530                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::system.cpu5.data      3424759                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total      3424759                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::system.cpu5.data          493                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total          493                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::system.cpu5.data       225026                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total       225026                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::system.cpu5.data       362404                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total       362404                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::system.cpu5.data      6240289                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total       6240289                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::system.cpu5.data      6240782                       # number of overall misses
system.cpu5.dcache.overall_misses::total      6240782                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::system.cpu5.data 118092974389                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total 118092974389                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::system.cpu5.data 194623801963                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total 194623801963                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::system.cpu5.data   4652448937                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total   4652448937                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::system.cpu5.data  15807761999                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total  15807761999                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::system.cpu5.data       700000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.StoreCondFailReq_miss_latency::total       700000                       # number of StoreCondFailReq miss cycles
system.cpu5.dcache.demand_miss_latency::system.cpu5.data 312716776352                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total 312716776352                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::system.cpu5.data 312716776352                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total 312716776352                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::system.cpu5.data     87841413                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total     87841413                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::system.cpu5.data     20588610                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total     20588610                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::system.cpu5.data         3559                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total         3559                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::system.cpu5.data      1386387                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total      1386387                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::system.cpu5.data      1189688                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total      1189688                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::system.cpu5.data    108430023                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total    108430023                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::system.cpu5.data    108433582                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total    108433582                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::system.cpu5.data     0.032052                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.032052                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::system.cpu5.data     0.166342                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.166342                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::system.cpu5.data     0.138522                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.138522                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::system.cpu5.data     0.162311                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.162311                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::system.cpu5.data     0.304621                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.304621                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::system.cpu5.data     0.057551                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.057551                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::system.cpu5.data     0.057554                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.057554                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::system.cpu5.data 41943.426065                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 41943.426065                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::system.cpu5.data 56828.466459                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 56828.466459                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::system.cpu5.data 20675.161701                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 20675.161701                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::system.cpu5.data 43619.170867                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total 43619.170867                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::system.cpu5.data          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::system.cpu5.data 50112.547087                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 50112.547087                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::system.cpu5.data 50108.588371                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 50108.588371                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        94660                       # number of writebacks
system.cpu5.dcache.writebacks::total            94660                       # number of writebacks
system.cpu5.dcache.LoadLockedReq_mshr_hits::system.cpu5.data          489                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.LoadLockedReq_mshr_hits::total          489                       # number of LoadLockedReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::system.cpu5.data      2815530                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total      2815530                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::system.cpu5.data      3424759                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total      3424759                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::system.cpu5.data          493                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total          493                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::system.cpu5.data       224537                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total       224537                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::system.cpu5.data       362403                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total       362403                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::system.cpu5.data      6240289                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total      6240289                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::system.cpu5.data      6240782                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total      6240782                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::system.cpu5.data 111908404551                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total 111908404551                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::system.cpu5.data 187679419031                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total 187679419031                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::system.cpu5.data      9126003                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total      9126003                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::system.cpu5.data   4194365060                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total   4194365060                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::system.cpu5.data  15083001001                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total  15083001001                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu5.data       654000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.StoreCondFailReq_mshr_miss_latency::total       654000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::system.cpu5.data 299587823582                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total 299587823582                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::system.cpu5.data 299596949585                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total 299596949585                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::system.cpu5.data      6824999                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total      6824999                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::system.cpu5.data      2793500                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.WriteReq_mshr_uncacheable_latency::total      2793500                       # number of WriteReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::system.cpu5.data      9618499                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total      9618499                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::system.cpu5.data     0.032052                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.032052                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::system.cpu5.data     0.166342                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.166342                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::system.cpu5.data     0.138522                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.138522                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::system.cpu5.data     0.161958                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total     0.161958                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::system.cpu5.data     0.304620                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total     0.304620                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::system.cpu5.data     0.057551                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.057551                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::system.cpu5.data     0.057554                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.057554                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::system.cpu5.data 39746.834362                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 39746.834362                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::system.cpu5.data 54800.766720                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 54800.766720                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu5.data 18511.162272                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total 18511.162272                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu5.data 18680.061905                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18680.061905                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu5.data 41619.415405                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total 41619.415405                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu5.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::system.cpu5.data 48008.645686                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 48008.645686                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::system.cpu5.data 48006.315488                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 48006.315488                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::system.cpu5.data          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.waiting_on_retry            175108                       # Number of times sendTimingReq failed
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       4                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                137                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       4                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                137                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::system.cpu6.inst          128                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::system.cpu6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu6.dcache.tags.replacements                0                       # number of replacements
system.cpu6.dcache.tags.tagsinuse                 182                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::system.cpu6.data          182                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::system.cpu6.data     0.710938                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.710938                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          182                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          182                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.710938                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                        7450                       # DTB read hits
system.cpu7.dtb.read_misses                         4                       # DTB read misses
system.cpu7.dtb.write_hits                       5402                       # DTB write hits
system.cpu7.dtb.write_misses                        1                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       4                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                137                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       2                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                    7454                       # DTB read accesses
system.cpu7.dtb.write_accesses                   5403                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                            12852                       # DTB hits
system.cpu7.dtb.misses                              5                       # DTB misses
system.cpu7.dtb.accesses                        12857                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                       34001                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       4                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                137                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                   34001                       # ITB inst accesses
system.cpu7.itb.hits                            34001                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                        34001                       # DTB accesses
system.cpu7.numCycles                      1606972248                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                      33398                       # Number of instructions committed
system.cpu7.committedOps                        38686                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                34766                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu7.num_func_calls                       1704                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts         4351                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                       34766                       # number of integer instructions
system.cpu7.num_fp_insts                           64                       # number of float instructions
system.cpu7.num_int_register_reads              60880                       # number of times the integer registers were read
system.cpu7.num_int_register_writes             23998                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads              141259                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes              15117                       # number of times the CC registers were written
system.cpu7.num_mem_refs                        13644                       # number of memory refs
system.cpu7.num_load_insts                       7654                       # Number of load instructions
system.cpu7.num_store_insts                      5990                       # Number of store instructions
system.cpu7.num_idle_cycles              1606776337.963769                       # Number of idle cycles
system.cpu7.num_busy_cycles              195910.036231                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.000122                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.999878                       # Percentage of idle cycles
system.cpu7.Branches                             6190                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                    25840     65.31%     65.31% # Class of executed instruction
system.cpu7.op_class::IntMult                      70      0.18%     65.49% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     65.49% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     65.49% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     65.49% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     65.49% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     65.49% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     65.49% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     65.49% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     65.49% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     65.49% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     65.49% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     65.49% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     65.49% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     65.49% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     65.49% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     65.49% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     65.49% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     65.49% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     65.49% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     65.49% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     65.49% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     65.49% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     65.49% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     65.49% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                10      0.03%     65.51% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     65.51% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     65.51% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     65.51% # Class of executed instruction
system.cpu7.op_class::MemRead                    7654     19.35%     84.86% # Class of executed instruction
system.cpu7.op_class::MemWrite                   5990     15.14%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                     39565                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       6                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements              530                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs             135411                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              530                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs           255.492453                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::system.cpu7.inst          128                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::system.cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           99                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses            68532                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses           68532                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::system.cpu7.inst        33471                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total          33471                       # number of ReadReq hits
system.cpu7.icache.demand_hits::system.cpu7.inst        33471                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total           33471                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::system.cpu7.inst        33471                       # number of overall hits
system.cpu7.icache.overall_hits::total          33471                       # number of overall hits
system.cpu7.icache.ReadReq_misses::system.cpu7.inst          530                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total          530                       # number of ReadReq misses
system.cpu7.icache.demand_misses::system.cpu7.inst          530                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total           530                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::system.cpu7.inst          530                       # number of overall misses
system.cpu7.icache.overall_misses::total          530                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::system.cpu7.inst     22754992                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     22754992                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::system.cpu7.inst     22754992                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     22754992                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::system.cpu7.inst     22754992                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     22754992                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::system.cpu7.inst        34001                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total        34001                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::system.cpu7.inst        34001                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total        34001                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::system.cpu7.inst        34001                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total        34001                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::system.cpu7.inst     0.015588                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.015588                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::system.cpu7.inst     0.015588                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.015588                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::system.cpu7.inst     0.015588                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.015588                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::system.cpu7.inst 42933.947170                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 42933.947170                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::system.cpu7.inst 42933.947170                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 42933.947170                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::system.cpu7.inst 42933.947170                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 42933.947170                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_misses::system.cpu7.inst          530                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total          530                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::system.cpu7.inst          530                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total          530                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::system.cpu7.inst          530                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total          530                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::system.cpu7.inst     21689008                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     21689008                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::system.cpu7.inst     21689008                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     21689008                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::system.cpu7.inst     21689008                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     21689008                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::system.cpu7.inst     0.015588                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.015588                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::system.cpu7.inst     0.015588                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.015588                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::system.cpu7.inst     0.015588                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.015588                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 40922.656604                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 40922.656604                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::system.cpu7.inst 40922.656604                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 40922.656604                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::system.cpu7.inst 40922.656604                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 40922.656604                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.waiting_on_retry                89                       # Number of times sendTimingReq failed
system.cpu7.dcache.tags.replacements              188                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          212.147274                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs            7085739                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs              188                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs         37690.101064                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::system.cpu7.data   212.147274                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::system.cpu7.data     0.828700                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.828700                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          235                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1          102                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          122                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.917969                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses            25992                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses           25992                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::system.cpu7.data         6981                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total           6981                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::system.cpu7.data         5192                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total          5192                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::system.cpu7.data           59                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total           59                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::system.cpu7.data          118                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          118                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::system.cpu7.data          109                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          109                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::system.cpu7.data        12173                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total           12173                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::system.cpu7.data        12232                       # number of overall hits
system.cpu7.dcache.overall_hits::total          12232                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::system.cpu7.data          249                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          249                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::system.cpu7.data           70                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           70                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::system.cpu7.data           18                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total           18                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::system.cpu7.data           21                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total           21                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::system.cpu7.data           28                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total           28                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::system.cpu7.data          319                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           319                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::system.cpu7.data          337                       # number of overall misses
system.cpu7.dcache.overall_misses::total          337                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::system.cpu7.data      7994992                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total      7994992                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::system.cpu7.data      3376498                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      3376498                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::system.cpu7.data       459500                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total       459500                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::system.cpu7.data       754000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total       754000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.demand_miss_latency::system.cpu7.data     11371490                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total     11371490                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::system.cpu7.data     11371490                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total     11371490                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::system.cpu7.data         7230                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total         7230                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::system.cpu7.data         5262                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total         5262                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::system.cpu7.data           77                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total           77                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::system.cpu7.data          139                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          139                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::system.cpu7.data          137                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          137                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::system.cpu7.data        12492                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total        12492                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::system.cpu7.data        12569                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total        12569                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::system.cpu7.data     0.034440                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.034440                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::system.cpu7.data     0.013303                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.013303                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::system.cpu7.data     0.233766                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.233766                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::system.cpu7.data     0.151079                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.151079                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::system.cpu7.data     0.204380                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.204380                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::system.cpu7.data     0.025536                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.025536                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::system.cpu7.data     0.026812                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.026812                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::system.cpu7.data 32108.401606                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 32108.401606                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::system.cpu7.data 48235.685714                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 48235.685714                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::system.cpu7.data 21880.952381                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 21880.952381                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::system.cpu7.data 26928.571429                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 26928.571429                       # average StoreCondReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::system.cpu7.data 35647.304075                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 35647.304075                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::system.cpu7.data 33743.293769                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 33743.293769                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           96                       # number of writebacks
system.cpu7.dcache.writebacks::total               96                       # number of writebacks
system.cpu7.dcache.LoadLockedReq_mshr_hits::system.cpu7.data           17                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total           17                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::system.cpu7.data          249                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          249                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::system.cpu7.data           70                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           70                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::system.cpu7.data           18                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total           18                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::system.cpu7.data            4                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::system.cpu7.data           28                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total           28                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::system.cpu7.data          319                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          319                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::system.cpu7.data          337                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          337                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::system.cpu7.data      7490008                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total      7490008                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::system.cpu7.data      3235502                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      3235502                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::system.cpu7.data       423000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total       423000                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::system.cpu7.data        30500                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total        30500                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::system.cpu7.data       698000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total       698000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::system.cpu7.data     10725510                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     10725510                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::system.cpu7.data     11148510                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     11148510                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::system.cpu7.data       143500                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total       143500                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::system.cpu7.data       109000                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total       109000                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::system.cpu7.data       252500                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total       252500                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::system.cpu7.data     0.034440                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.034440                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::system.cpu7.data     0.013303                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.013303                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::system.cpu7.data     0.233766                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.233766                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::system.cpu7.data     0.028777                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.028777                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::system.cpu7.data     0.204380                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.204380                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::system.cpu7.data     0.025536                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.025536                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::system.cpu7.data     0.026812                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.026812                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::system.cpu7.data 30080.353414                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 30080.353414                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::system.cpu7.data 46221.457143                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 46221.457143                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu7.data        23500                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total        23500                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu7.data         7625                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total         7625                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu7.data 24928.571429                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 24928.571429                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::system.cpu7.data 33622.288401                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 33622.288401                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::system.cpu7.data 33081.632047                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 33081.632047                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.waiting_on_retry                61                       # Number of times sendTimingReq failed
sim_ticks.pim 803485959000 # Number of ticks simulated [sim_ticks]
system.mem_ctrls.total_actEnergy                       -325520294.400000
system.mem_ctrls.total_actEnergy                       398292854.400000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.mem_ctrls.total_preEnergy                       -219597024.000000
system.mem_ctrls.total_preEnergy                       268689624.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.mem_ctrls.total_readEnergy                       -1031649715.200000
system.mem_ctrls.total_readEnergy                       1261537305.600000
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.mem_ctrls.total_writeEnergy                       -681511034.880000
system.mem_ctrls.total_writeEnergy                       835591127.040000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.mem_ctrls.total_refreshEnergy                       -3427850459381.758301
system.mem_ctrls.total_refreshEnergy                       4313743777628.156738
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.mem_ctrls.total_actBackEnergy                       -999242757325.440186
system.mem_ctrls.total_actBackEnergy                       1257329444163.840088
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.mem_ctrls.total_preBackEnergy                       -11061987944160.000000
system.mem_ctrls.total_preBackEnergy                       13920985060032.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
total_sim_seconds                       0.803486
system.cpu.totalNumCycles                       11248444736.000000
system.pim.totalNumCycles                       0.000000
system.cpu.totalIdleCycles                       1607250149.117387
system.pim.totalIdleCycles                       0.000000
system.cpu.int_instructions                       1499342842.000000
system.pim.int_instructions                       0.000000
system.cpu.fp_instructions                       384.000000
system.pim.fp_instructions                       0.000000
system.cpu.branch_instructions                       406326346.000000
system.pim.branch_instructions                       0.000000
system.cpu.load_instructions                       501526354.000000
system.pim.load_instructions                       0.000000
system.cpu.store_instructions                       70238276.000000
system.pim.store_instructions                       0.000000
system.cpu.committed_instructions                       1916966221.000000
system.pim.committed_instructions                       0.000000
system.cpu.int_regfile_reads                       1948382775.000000
system.pim.int_regfile_reads                       0.000000
system.cpu.int_regfile_writes                       973206220.000000
system.pim.int_regfile_writes                       0.000000
system.cpu.float_regfile_reads                       384.000000
system.pim.float_regfile_reads                       0.000000
system.cpu.float_regfile_writes                       0.000000
system.pim.float_regfile_writes                       0.000000
system.cpu.function_calls                       12556731.000000
system.pim.function_calls                       0.000000
system.cpu.ialu_accesses                       1499342842.000000
system.pim.ialu_accesses                       0.000000
system.cpu.fpu_accesses                       384.000000
system.pim.fpu_accesses                       0.000000
system.cpu.itlb.total_accesses                       1950881971.000000
system.pim.itlb.total_accesses                       0.000000
system.cpu.itlb.total_misses                       20.000000
system.pim.itlb.total_misses                       0.000000
system.cpu.icache.read_accesses                       1950881951.000000
system.pim.icache.read_accesses                       0.000000
system.cpu.icache.read_misses                       341514.000000
system.pim.icache.read_misses                       0.000000
system.cpu.dcache.read_accesses                       496249181.000000
system.pim.dcache.read_accesses                       0.000000
system.cpu.dcache.write_accesses                       65306320.000000
system.pim.dcache.write_accesses                       0.000000
system.cpu.dtlb.total_accesses                       569684274.000000
system.pim.dtlb.total_accesses                       0.000000
system.cpu.dtlb.total_misses                       12962.000000
system.pim.dtlb.total_misses                       0.000000
system.cpu.dcache.read_misses                       35589753.000000
system.pim.dcache.read_misses                       0.000000
system.cpu.dcache.write_misses                       8811252.000000
system.pim.dcache.write_misses                       0.000000
total_interconnect_accesses                       69540217
system.mem_ctrls.total_reads                       57587.000000
system.pim_vault_ctrls.total_reads                       0.000000
system.mem_ctrls.total_writes                       46442.000000
system.pim_vault_ctrls.total_writes                       0.000000
system.mem_ctrls.activations                       120318.000000
system.pim_vault_ctrls.activations                       0.000000
system.mem_ctrls.total_readRowHits                       402371.000000
system.pim_vault_ctrls.total_readRowHits                       0.000000
system.mem_ctrls.total_writeRowHits                       309291.000000
system.pim_vault_ctrls.total_writeRowHits                       0.000000
system.smcxbar.reads_from_pim                       46629.000000
                       0.000000
system.smcxbar.writes_to_pim                       1.000000
                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys0                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys1                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys2                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys3                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys4                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys5                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys6                       0.000000
not_applicable                       0.000000
system.smcxbar.pkts_to_pim_sys7                       0.000000
