[N
23
7
18 adder_subtractor_n
18
8 iInstExt
16
10 ADDR_WIDTH
2
8 mux2t1_n
4
1 N
21
5 mixed
11
18 sign_extendernto32
14
3 rtl
9
5 fetch
8
9 structure
6
14 ripple_adder_n
10
4 regn
12
10 behavioral
23
12 OUTPUT_TRACE
20
2 tb
17
15 riscv_processor
15
10 DATA_WIDTH
3
10 structural
13
3 mem
5
19 ones_complementor_n
22
9 gCLK_HPER
1
97 /home/an2187/CPRE3810/Project_V3/cpre3810_Proj1/cpre3810-toolflow/containers/sim_container_0/work
19
9 iInstAddr
]
[G
1
17
8
1
4
1
0
32
0
0 0
0
0
]
[G
1
6
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
10
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
20
21
1
23
0
0
0
0
8 8
109
115
46
116
114
97
99
101
1
1
1 8 1 1
]
[G
1
7
8
1
4
1
0
32
0
0 0
0
0
]
[G
1
13
14
1
16
1
0
10
0
0 0
0
0
]
[G
1
5
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
20
21
1
22
0
0
0
0
8 8
-128
-106
-104
0
0
0
0
0
0
0
]
[G
1
11
12
1
4
1
0
12
0
0 0
0
0
]
[G
1
11
12
2
4
1
0
13
0
0 0
0
0
]
[G
1
11
12
3
4
1
0
32
0
0 0
0
0
]
[G
1
11
12
4
4
1
0
21
0
0 0
0
0
]
[G
1
20
21
1
4
1
0
32
0
0 0
0
0
]
[G
1
9
8
1
4
1
0
32
0
0 0
0
0
]
[G
1
13
14
1
15
1
0
32
0
0 0
0
0
]
[G
1
2
3
1
4
1
0
32
0
0 0
0
0
]
[P
1
17
8
18
19
1
0
0
]
