Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date             : Tue Sep  2 11:03:28 2025
| Host             : user11-B70TV-AN5TB8W running 64-bit Ubuntu 24.04.3 LTS
| Command          : report_power -file soc_hi_wrapper_power_routed.rpt -pb soc_hi_wrapper_power_summary_routed.pb -rpx soc_hi_wrapper_power_routed.rpx
| Design           : soc_hi_wrapper
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.201        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.128        |
| Device Static (W)        | 0.073        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 84.0         |
| Junction Temperature (C) | 26.0         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.009 |        8 |       --- |             --- |
| Slice Logic              |     0.002 |     5427 |       --- |             --- |
|   LUT as Logic           |     0.002 |     2326 |     20800 |           11.18 |
|   CARRY4                 |    <0.001 |      113 |      8150 |            1.39 |
|   LUT as Distributed RAM |    <0.001 |       64 |      9600 |            0.67 |
|   Register               |    <0.001 |     1649 |     41600 |            3.96 |
|   F7/F8 Muxes            |    <0.001 |       20 |     32600 |            0.06 |
|   LUT as Shift Register  |    <0.001 |       43 |      9600 |            0.45 |
|   Others                 |     0.000 |      614 |       --- |             --- |
| Signals                  |     0.006 |     4090 |       --- |             --- |
| Block RAM                |     0.002 |       32 |        50 |           64.00 |
| MMCM                     |     0.106 |        1 |         5 |           20.00 |
| DSPs                     |    <0.001 |        4 |        90 |            4.44 |
| I/O                      |    <0.001 |        4 |       106 |            3.77 |
| Static Power             |     0.073 |          |           |                 |
| Total                    |     0.201 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.032 |       0.022 |      0.011 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.071 |       0.059 |      0.013 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                         | Domain                                                                                        | Constraint (ns) |
+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------+
| clk_out1_soc_hi_clk_wiz_0                                                                     | soc_hi_i/clk_wiz/inst/clk_out1_soc_hi_clk_wiz_0                                               |            10.0 |
| clkfbout_soc_hi_clk_wiz_0                                                                     | soc_hi_i/clk_wiz/inst/clkfbout_soc_hi_clk_wiz_0                                               |            10.0 |
| soc_hi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native/O | soc_hi_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Test_Access_Port.BUFG_UPDATE/Using_FPGA.Native_0 |            66.7 |
| soc_hi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TCK                                         | soc_hi_i/mdm_1/U0/Use_E2.BSCAN_I/tck                                                          |            33.3 |
| soc_hi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE                                      | soc_hi_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_n_9                                         |            33.3 |
| sys_clock                                                                                     | sys_clock                                                                                     |            10.0 |
+-----------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------+-----------+
| Name                                | Power (W) |
+-------------------------------------+-----------+
| soc_hi_wrapper                      |     0.128 |
|   soc_hi_i                          |     0.127 |
|     clk_wiz                         |     0.106 |
|       inst                          |     0.106 |
|     microblaze_riscv_0              |     0.016 |
|       U0                            |     0.016 |
|     microblaze_riscv_0_local_memory |     0.003 |
|       lmb_bram                      |     0.002 |
+-------------------------------------+-----------+


