// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus II License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition"

// DATE "11/30/2018 20:46:00"

// 
// Device: Altera EPM1270T144C5 Package TQFP144
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module sequencer_test (
	clk,
	rst,
	code);
input 	clk;
input 	rst;
output 	[27:0] code;

// Design Ports Information
// code[0]	=>  Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// code[1]	=>  Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// code[2]	=>  Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// code[3]	=>  Location: PIN_50,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// code[4]	=>  Location: PIN_45,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// code[5]	=>  Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// code[6]	=>  Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// code[7]	=>  Location: PIN_49,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// code[8]	=>  Location: PIN_120,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// code[9]	=>  Location: PIN_119,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// code[10]	=>  Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// code[11]	=>  Location: PIN_117,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// code[12]	=>  Location: PIN_123,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// code[13]	=>  Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// code[14]	=>  Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// code[15]	=>  Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// code[16]	=>  Location: PIN_61,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// code[17]	=>  Location: PIN_63,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// code[18]	=>  Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// code[19]	=>  Location: PIN_62,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// code[20]	=>  Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// code[21]	=>  Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// code[22]	=>  Location: PIN_29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// code[23]	=>  Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// code[24]	=>  Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// code[25]	=>  Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// code[26]	=>  Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// code[27]	=>  Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// rst	=>  Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clk	=>  Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("sequencer_test_v.sdo");
// synopsys translate_on

wire \clk~combout ;
wire \u_clk_0|Add0~40_combout ;
wire \u_clk_0|Add0~42 ;
wire \u_clk_0|Add0~42COUT1_148 ;
wire \u_clk_0|Add0~50_combout ;
wire \u_clk_0|Add0~52 ;
wire \u_clk_0|Add0~52COUT1_149 ;
wire \u_clk_0|Add0~55_combout ;
wire \u_clk_0|Add0~35_combout ;
wire \u_clk_0|Add0~37 ;
wire \u_clk_0|Add0~37COUT1_141 ;
wire \u_clk_0|Add0~30_combout ;
wire \u_clk_0|Add0~32 ;
wire \u_clk_0|Add0~32COUT1_142 ;
wire \u_clk_0|Add0~25_combout ;
wire \u_clk_0|Add0~27 ;
wire \u_clk_0|Add0~27COUT1_143 ;
wire \u_clk_0|Add0~20_combout ;
wire \u_clk_0|Add0~22 ;
wire \u_clk_0|Add0~10_combout ;
wire \u_clk_0|Add0~12 ;
wire \u_clk_0|Add0~12COUT1_144 ;
wire \u_clk_0|Add0~15_combout ;
wire \u_clk_0|Add0~17 ;
wire \u_clk_0|Add0~17COUT1_145 ;
wire \u_clk_0|Add0~5_combout ;
wire \u_clk_0|Add0~7 ;
wire \u_clk_0|Add0~7COUT1_146 ;
wire \u_clk_0|Add0~0_combout ;
wire \u_clk_0|Add0~2 ;
wire \u_clk_0|Add0~2COUT1_147 ;
wire \u_clk_0|Add0~45_combout ;
wire \u_clk_0|Add0~47 ;
wire \u_clk_0|Add0~57 ;
wire \u_clk_0|Add0~57COUT1_150 ;
wire \u_clk_0|Add0~60_combout ;
wire \u_clk_0|Add0~70_combout ;
wire \u_clk_0|Add0~72 ;
wire \u_clk_0|Add0~72COUT1_152 ;
wire \u_clk_0|Add0~75_combout ;
wire \u_clk_0|Add0~62 ;
wire \u_clk_0|Add0~62COUT1_151 ;
wire \u_clk_0|Add0~65_combout ;
wire \u_clk_0|Add0~67 ;
wire \u_clk_0|Add0~77 ;
wire \u_clk_0|Add0~77COUT1_153 ;
wire \u_clk_0|Add0~80_combout ;
wire \u_clk_0|Add0~82 ;
wire \u_clk_0|Add0~82COUT1_154 ;
wire \u_clk_0|Add0~85_combout ;
wire \u_clk_0|Add0~95_combout ;
wire \u_clk_0|Add0~87 ;
wire \u_clk_0|Add0~87COUT1_155 ;
wire \u_clk_0|Add0~90_combout ;
wire \u_clk_0|Add0~92 ;
wire \u_clk_0|Add0~97 ;
wire \u_clk_0|Add0~97COUT1_156 ;
wire \u_clk_0|Add0~100_combout ;
wire \u_clk_0|Add0~102 ;
wire \u_clk_0|Add0~102COUT1_157 ;
wire \u_clk_0|Add0~105_combout ;
wire \u_clk_0|Add0~107 ;
wire \u_clk_0|Add0~107COUT1_158 ;
wire \u_clk_0|Add0~110_combout ;
wire \u_clk_0|Add0~112 ;
wire \u_clk_0|Add0~112COUT1_159 ;
wire \u_clk_0|Add0~115_combout ;
wire \u_clk_0|Add0~117 ;
wire \u_clk_0|Add0~122COUT1_160 ;
wire \u_clk_0|Add0~127 ;
wire \u_clk_0|Add0~127COUT1_161 ;
wire \u_clk_0|Add0~130_combout ;
wire \u_clk_0|Add0~132 ;
wire \u_clk_0|Add0~132COUT1_162 ;
wire \u_clk_0|Add0~135_combout ;
wire \u_clk_0|Add0~120_combout ;
wire \u_clk_0|Add0~122 ;
wire \u_clk_0|Add0~125_combout ;
wire \u_clk_0|Equal0~7 ;
wire \u_clk_0|Equal0~5 ;
wire \u_clk_0|Equal0~6 ;
wire \u_clk_0|Equal0~2 ;
wire \u_clk_0|Equal0~1 ;
wire \u_clk_0|Equal0~0 ;
wire \u_clk_0|Equal0~3 ;
wire \u_clk_0|Equal0~4_combout ;
wire \u_clk_0|Equal0~8_combout ;
wire \u_clk_0|clkout~regout ;
wire \rst~combout ;
wire \u_clk_1|Add0~50_combout ;
wire \u_clk_1|Add0~52 ;
wire \u_clk_1|Add0~52COUT1_148 ;
wire \u_clk_1|Add0~40_combout ;
wire \u_clk_1|Add0~42 ;
wire \u_clk_1|Add0~42COUT1_149 ;
wire \u_clk_1|Add0~55_combout ;
wire \u_clk_1|Add0~10_combout ;
wire \u_clk_1|Add0~12 ;
wire \u_clk_1|Add0~12COUT1_144 ;
wire \u_clk_1|Add0~5_combout ;
wire \u_clk_1|Add0~7 ;
wire \u_clk_1|Add0~7COUT1_145 ;
wire \u_clk_1|Add0~0_combout ;
wire \u_clk_1|Add0~2 ;
wire \u_clk_1|Add0~2COUT1_146 ;
wire \u_clk_1|Add0~20_combout ;
wire \u_clk_1|Add0~35_combout ;
wire \u_clk_1|Add0~37 ;
wire \u_clk_1|Add0~37COUT1_141 ;
wire \u_clk_1|Add0~30_combout ;
wire \u_clk_1|Add0~32 ;
wire \u_clk_1|Add0~32COUT1_142 ;
wire \u_clk_1|Add0~25_combout ;
wire \u_clk_1|Add0~27 ;
wire \u_clk_1|Add0~27COUT1_143 ;
wire \u_clk_1|Add0~15_combout ;
wire \u_clk_1|Add0~17 ;
wire \u_clk_1|Add0~22 ;
wire \u_clk_1|Add0~22COUT1_147 ;
wire \u_clk_1|Add0~45_combout ;
wire \u_clk_1|Add0~47 ;
wire \u_clk_1|Add0~75_combout ;
wire \u_clk_1|Add0~57 ;
wire \u_clk_1|Add0~57COUT1_150 ;
wire \u_clk_1|Add0~65_combout ;
wire \u_clk_1|Add0~77 ;
wire \u_clk_1|Add0~77COUT1_152 ;
wire \u_clk_1|Add0~60_combout ;
wire \u_clk_1|Add0~67 ;
wire \u_clk_1|Add0~67COUT1_151 ;
wire \u_clk_1|Add0~70_combout ;
wire \u_clk_1|Add0~72 ;
wire \u_clk_1|Add0~90_combout ;
wire \u_clk_1|Add0~62 ;
wire \u_clk_1|Add0~62COUT1_153 ;
wire \u_clk_1|Add0~95_combout ;
wire \u_clk_1|Add0~97 ;
wire \u_clk_1|Add0~97COUT1_154 ;
wire \u_clk_1|Add0~80_combout ;
wire \u_clk_1|Add0~82 ;
wire \u_clk_1|Add0~82COUT1_155 ;
wire \u_clk_1|Add0~85_combout ;
wire \u_clk_1|Add0~87 ;
wire \u_clk_1|Add0~92 ;
wire \u_clk_1|Add0~92COUT1_156 ;
wire \u_clk_1|Add0~100_combout ;
wire \u_clk_1|Add0~102 ;
wire \u_clk_1|Add0~102COUT1_157 ;
wire \u_clk_1|Add0~105_combout ;
wire \u_clk_1|Add0~107 ;
wire \u_clk_1|Add0~107COUT1_158 ;
wire \u_clk_1|Add0~110_combout ;
wire \u_clk_1|Add0~112 ;
wire \u_clk_1|Add0~112COUT1_159 ;
wire \u_clk_1|Add0~115_combout ;
wire \u_clk_1|Add0~117 ;
wire \u_clk_1|Add0~122COUT1_160 ;
wire \u_clk_1|Add0~127COUT1_161 ;
wire \u_clk_1|Add0~132 ;
wire \u_clk_1|Add0~132COUT1_162 ;
wire \u_clk_1|Add0~135_combout ;
wire \u_clk_1|Add0~120_combout ;
wire \u_clk_1|Add0~122 ;
wire \u_clk_1|Add0~125_combout ;
wire \u_clk_1|Add0~127 ;
wire \u_clk_1|Add0~130_combout ;
wire \u_clk_1|Equal0~7 ;
wire \u_clk_1|Equal0~6 ;
wire \u_clk_1|Equal0~5 ;
wire \u_clk_1|Equal0~2 ;
wire \u_clk_1|Equal0~3 ;
wire \u_clk_1|Equal0~1 ;
wire \u_clk_1|Equal0~0 ;
wire \u_clk_1|Equal0~4_combout ;
wire \u_clk_1|Equal0~8_combout ;
wire \u_clk_1|clkout~regout ;
wire \u_clk_2|Add0~35_combout ;
wire \u_clk_2|Add0~37 ;
wire \u_clk_2|Add0~37COUT1_141 ;
wire \u_clk_2|Add0~30_combout ;
wire \u_clk_2|Add0~32 ;
wire \u_clk_2|Add0~32COUT1_142 ;
wire \u_clk_2|Add0~25_combout ;
wire \u_clk_2|Add0~27 ;
wire \u_clk_2|Add0~27COUT1_143 ;
wire \u_clk_2|Add0~20_combout ;
wire \u_clk_2|Add0~22 ;
wire \u_clk_2|Add0~15_combout ;
wire \u_clk_2|Add0~17 ;
wire \u_clk_2|Add0~17COUT1_144 ;
wire \u_clk_2|Add0~5_combout ;
wire \u_clk_2|Add0~7 ;
wire \u_clk_2|Add0~7COUT1_145 ;
wire \u_clk_2|Add0~10_combout ;
wire \u_clk_2|Add0~12 ;
wire \u_clk_2|Add0~12COUT1_146 ;
wire \u_clk_2|Add0~0_combout ;
wire \u_clk_2|Add0~2 ;
wire \u_clk_2|Add0~2COUT1_147 ;
wire \u_clk_2|Add0~40_combout ;
wire \u_clk_2|Add0~42 ;
wire \u_clk_2|Add0~70_combout ;
wire \u_clk_2|Add0~50_combout ;
wire \u_clk_2|Add0~52 ;
wire \u_clk_2|Add0~52COUT1_148 ;
wire \u_clk_2|Add0~45_combout ;
wire \u_clk_2|Add0~47 ;
wire \u_clk_2|Add0~47COUT1_149 ;
wire \u_clk_2|Add0~55_combout ;
wire \u_clk_2|Add0~57 ;
wire \u_clk_2|Add0~57COUT1_150 ;
wire \u_clk_2|Add0~65_combout ;
wire \u_clk_2|Add0~72 ;
wire \u_clk_2|Add0~72COUT1_152 ;
wire \u_clk_2|Add0~75_combout ;
wire \u_clk_2|Add0~67 ;
wire \u_clk_2|Add0~67COUT1_151 ;
wire \u_clk_2|Add0~60_combout ;
wire \u_clk_2|Add0~62 ;
wire \u_clk_2|Add0~77 ;
wire \u_clk_2|Add0~77COUT1_153 ;
wire \u_clk_2|Add0~90_combout ;
wire \u_clk_2|Add0~92 ;
wire \u_clk_2|Add0~92COUT1_154 ;
wire \u_clk_2|Add0~80_combout ;
wire \u_clk_2|Add0~82 ;
wire \u_clk_2|Add0~82COUT1_155 ;
wire \u_clk_2|Add0~85_combout ;
wire \u_clk_2|Add0~87 ;
wire \u_clk_2|Add0~95_combout ;
wire \u_clk_2|Equal0~5 ;
wire \u_clk_2|Add0~97 ;
wire \u_clk_2|Add0~97COUT1_156 ;
wire \u_clk_2|Add0~105_combout ;
wire \u_clk_2|Add0~107 ;
wire \u_clk_2|Add0~107COUT1_157 ;
wire \u_clk_2|Add0~100_combout ;
wire \u_clk_2|Add0~102 ;
wire \u_clk_2|Add0~102COUT1_158 ;
wire \u_clk_2|Add0~110_combout ;
wire \u_clk_2|Add0~112 ;
wire \u_clk_2|Add0~112COUT1_159 ;
wire \u_clk_2|Add0~115_combout ;
wire \u_clk_2|Equal0~6 ;
wire \u_clk_2|Add0~117 ;
wire \u_clk_2|Add0~120_combout ;
wire \u_clk_2|Add0~122 ;
wire \u_clk_2|Add0~122COUT1_160 ;
wire \u_clk_2|Add0~125_combout ;
wire \u_clk_2|Add0~127 ;
wire \u_clk_2|Add0~127COUT1_161 ;
wire \u_clk_2|Add0~130_combout ;
wire \u_clk_2|Add0~132 ;
wire \u_clk_2|Add0~132COUT1_162 ;
wire \u_clk_2|Add0~135_combout ;
wire \u_clk_2|Equal0~7 ;
wire \u_clk_2|Equal0~1 ;
wire \u_clk_2|Equal0~0 ;
wire \u_clk_2|Equal0~3 ;
wire \u_clk_2|Equal0~2 ;
wire \u_clk_2|Equal0~4_combout ;
wire \u_clk_2|Equal0~8_combout ;
wire \u_clk_2|clkout~regout ;
wire \u_clk_3|Add0~35_combout ;
wire \u_clk_3|Add0~37 ;
wire \u_clk_3|Add0~37COUT1_141 ;
wire \u_clk_3|Add0~30_combout ;
wire \u_clk_3|Add0~32 ;
wire \u_clk_3|Add0~32COUT1_142 ;
wire \u_clk_3|Add0~25_combout ;
wire \u_clk_3|Add0~27 ;
wire \u_clk_3|Add0~27COUT1_143 ;
wire \u_clk_3|Add0~20_combout ;
wire \u_clk_3|Add0~22 ;
wire \u_clk_3|Add0~15_combout ;
wire \u_clk_3|Add0~17 ;
wire \u_clk_3|Add0~17COUT1_144 ;
wire \u_clk_3|Add0~10_combout ;
wire \u_clk_3|Add0~12 ;
wire \u_clk_3|Add0~12COUT1_145 ;
wire \u_clk_3|Add0~0_combout ;
wire \u_clk_3|Add0~2 ;
wire \u_clk_3|Add0~2COUT1_146 ;
wire \u_clk_3|Add0~5_combout ;
wire \u_clk_3|Add0~7 ;
wire \u_clk_3|Add0~7COUT1_147 ;
wire \u_clk_3|Add0~40_combout ;
wire \u_clk_3|Add0~42 ;
wire \u_clk_3|Add0~60_combout ;
wire \u_clk_3|Add0~62 ;
wire \u_clk_3|Add0~62COUT1_152 ;
wire \u_clk_3|Add0~75_combout ;
wire \u_clk_3|Add0~45_combout ;
wire \u_clk_3|Add0~47 ;
wire \u_clk_3|Add0~47COUT1_148 ;
wire \u_clk_3|Add0~55_combout ;
wire \u_clk_3|Add0~57 ;
wire \u_clk_3|Add0~57COUT1_149 ;
wire \u_clk_3|Add0~50_combout ;
wire \u_clk_3|Add0~52 ;
wire \u_clk_3|Add0~52COUT1_150 ;
wire \u_clk_3|Add0~65_combout ;
wire \u_clk_3|Add0~67 ;
wire \u_clk_3|Add0~67COUT1_151 ;
wire \u_clk_3|Add0~70_combout ;
wire \u_clk_3|Add0~72 ;
wire \u_clk_3|Add0~77 ;
wire \u_clk_3|Add0~77COUT1_153 ;
wire \u_clk_3|Add0~90_combout ;
wire \u_clk_3|Add0~85_combout ;
wire \u_clk_3|Add0~92 ;
wire \u_clk_3|Add0~92COUT1_154 ;
wire \u_clk_3|Add0~95_combout ;
wire \u_clk_3|Add0~97 ;
wire \u_clk_3|Add0~97COUT1_155 ;
wire \u_clk_3|Add0~80_combout ;
wire \u_clk_3|Add0~82 ;
wire \u_clk_3|Add0~87 ;
wire \u_clk_3|Add0~87COUT1_156 ;
wire \u_clk_3|Add0~105_combout ;
wire \u_clk_3|Add0~107COUT1_157 ;
wire \u_clk_3|Add0~112COUT1_158 ;
wire \u_clk_3|Add0~102 ;
wire \u_clk_3|Add0~102COUT1_159 ;
wire \u_clk_3|Add0~115_combout ;
wire \u_clk_3|Add0~107 ;
wire \u_clk_3|Add0~110_combout ;
wire \u_clk_3|Add0~112 ;
wire \u_clk_3|Add0~100_combout ;
wire \u_clk_3|Equal0~6 ;
wire \u_clk_3|Add0~117 ;
wire \u_clk_3|Add0~120_combout ;
wire \u_clk_3|Add0~122 ;
wire \u_clk_3|Add0~122COUT1_160 ;
wire \u_clk_3|Add0~125_combout ;
wire \u_clk_3|Add0~127 ;
wire \u_clk_3|Add0~127COUT1_161 ;
wire \u_clk_3|Add0~130_combout ;
wire \u_clk_3|Add0~132 ;
wire \u_clk_3|Add0~132COUT1_162 ;
wire \u_clk_3|Add0~135_combout ;
wire \u_clk_3|Equal0~7 ;
wire \u_clk_3|Equal0~5 ;
wire \u_clk_3|Equal0~0 ;
wire \u_clk_3|Equal0~2 ;
wire \u_clk_3|Equal0~3 ;
wire \u_clk_3|Equal0~1 ;
wire \u_clk_3|Equal0~4_combout ;
wire \u_clk_3|Equal0~8_combout ;
wire \u_clk_3|clkout~regout ;
wire \u_clk_4|Add0~45_combout ;
wire \u_clk_4|Add0~25_combout ;
wire \u_clk_4|Add0~27 ;
wire \u_clk_4|Add0~27COUT1_144 ;
wire \u_clk_4|Add0~20_combout ;
wire \u_clk_4|Add0~22 ;
wire \u_clk_4|Add0~22COUT1_145 ;
wire \u_clk_4|Add0~5_combout ;
wire \u_clk_4|Add0~10_combout ;
wire \u_clk_4|Add0~7 ;
wire \u_clk_4|Add0~7COUT1_146 ;
wire \u_clk_4|Add0~0_combout ;
wire \u_clk_4|Add0~12 ;
wire \u_clk_4|Add0~12COUT1_148 ;
wire \u_clk_4|Add0~50_combout ;
wire \u_clk_4|Add0~47 ;
wire \u_clk_4|Add0~47COUT1_141 ;
wire \u_clk_4|Add0~40_combout ;
wire \u_clk_4|Add0~52 ;
wire \u_clk_4|Add0~52COUT1_149 ;
wire \u_clk_4|Add0~55_combout ;
wire \u_clk_4|Add0~42 ;
wire \u_clk_4|Add0~42COUT1_142 ;
wire \u_clk_4|Add0~35_combout ;
wire \u_clk_4|Add0~37 ;
wire \u_clk_4|Add0~37COUT1_143 ;
wire \u_clk_4|Add0~30_combout ;
wire \u_clk_4|Add0~32 ;
wire \u_clk_4|Add0~2 ;
wire \u_clk_4|Add0~2COUT1_147 ;
wire \u_clk_4|Add0~15_combout ;
wire \u_clk_4|Add0~17 ;
wire \u_clk_4|Add0~57 ;
wire \u_clk_4|Add0~57COUT1_150 ;
wire \u_clk_4|Add0~60_combout ;
wire \u_clk_4|Add0~62 ;
wire \u_clk_4|Add0~62COUT1_151 ;
wire \u_clk_4|Add0~65_combout ;
wire \u_clk_4|Add0~67 ;
wire \u_clk_4|Add0~70_combout ;
wire \u_clk_4|Add0~72 ;
wire \u_clk_4|Add0~72COUT1_152 ;
wire \u_clk_4|Add0~75_combout ;
wire \u_clk_4|Add0~77 ;
wire \u_clk_4|Add0~77COUT1_153 ;
wire \u_clk_4|Add0~87COUT1_154 ;
wire \u_clk_4|Add0~82 ;
wire \u_clk_4|Add0~82COUT1_155 ;
wire \u_clk_4|Add0~90_combout ;
wire \u_clk_4|Add0~85_combout ;
wire \u_clk_4|Add0~92 ;
wire \u_clk_4|Add0~95_combout ;
wire \u_clk_4|Add0~87 ;
wire \u_clk_4|Add0~80_combout ;
wire \u_clk_4|Equal0~5 ;
wire \u_clk_4|Add0~97 ;
wire \u_clk_4|Add0~97COUT1_156 ;
wire \u_clk_4|Add0~100_combout ;
wire \u_clk_4|Add0~102 ;
wire \u_clk_4|Add0~102COUT1_157 ;
wire \u_clk_4|Add0~105_combout ;
wire \u_clk_4|Add0~107 ;
wire \u_clk_4|Add0~107COUT1_158 ;
wire \u_clk_4|Add0~110_combout ;
wire \u_clk_4|Add0~112 ;
wire \u_clk_4|Add0~112COUT1_159 ;
wire \u_clk_4|Add0~115_combout ;
wire \u_clk_4|Equal0~6 ;
wire \u_clk_4|Equal0~3 ;
wire \u_clk_4|Equal0~1 ;
wire \u_clk_4|Equal0~2 ;
wire \u_clk_4|Equal0~0 ;
wire \u_clk_4|Equal0~4_combout ;
wire \u_clk_4|Add0~117 ;
wire \u_clk_4|Add0~120_combout ;
wire \u_clk_4|Add0~122 ;
wire \u_clk_4|Add0~122COUT1_160 ;
wire \u_clk_4|Add0~125_combout ;
wire \u_clk_4|Add0~127 ;
wire \u_clk_4|Add0~127COUT1_161 ;
wire \u_clk_4|Add0~130_combout ;
wire \u_clk_4|Add0~132 ;
wire \u_clk_4|Add0~132COUT1_162 ;
wire \u_clk_4|Add0~135_combout ;
wire \u_clk_4|Equal0~7 ;
wire \u_clk_4|Equal0~8_combout ;
wire \u_clk_4|clkout~regout ;
wire \u_clk_5|Add0~75_combout ;
wire \u_clk_5|Add0~77 ;
wire \u_clk_5|Add0~77COUT1_152 ;
wire \u_clk_5|Add0~65_combout ;
wire \u_clk_5|Add0~40_combout ;
wire \u_clk_5|Add0~42 ;
wire \u_clk_5|Add0~42COUT1_148 ;
wire \u_clk_5|Add0~45_combout ;
wire \u_clk_5|Add0~35_combout ;
wire \u_clk_5|Add0~37 ;
wire \u_clk_5|Add0~37COUT1_141 ;
wire \u_clk_5|Add0~30_combout ;
wire \u_clk_5|Add0~32 ;
wire \u_clk_5|Add0~32COUT1_142 ;
wire \u_clk_5|Add0~25_combout ;
wire \u_clk_5|Add0~27 ;
wire \u_clk_5|Add0~27COUT1_143 ;
wire \u_clk_5|Add0~20_combout ;
wire \u_clk_5|Add0~22 ;
wire \u_clk_5|Add0~15_combout ;
wire \u_clk_5|Add0~17 ;
wire \u_clk_5|Add0~17COUT1_144 ;
wire \u_clk_5|Add0~10_combout ;
wire \u_clk_5|Add0~12 ;
wire \u_clk_5|Add0~12COUT1_145 ;
wire \u_clk_5|Add0~5_combout ;
wire \u_clk_5|Add0~7 ;
wire \u_clk_5|Add0~7COUT1_146 ;
wire \u_clk_5|Add0~0_combout ;
wire \u_clk_5|Add0~2 ;
wire \u_clk_5|Add0~2COUT1_147 ;
wire \u_clk_5|Add0~50_combout ;
wire \u_clk_5|Add0~47 ;
wire \u_clk_5|Add0~47COUT1_149 ;
wire \u_clk_5|Add0~55_combout ;
wire \u_clk_5|Add0~52 ;
wire \u_clk_5|Add0~57 ;
wire \u_clk_5|Add0~57COUT1_150 ;
wire \u_clk_5|Add0~60_combout ;
wire \u_clk_5|Add0~62 ;
wire \u_clk_5|Add0~62COUT1_151 ;
wire \u_clk_5|Add0~70_combout ;
wire \u_clk_5|Add0~72 ;
wire \u_clk_5|Add0~67 ;
wire \u_clk_5|Add0~67COUT1_153 ;
wire \u_clk_5|Add0~85_combout ;
wire \u_clk_5|Add0~80_combout ;
wire \u_clk_5|Add0~87 ;
wire \u_clk_5|Add0~87COUT1_154 ;
wire \u_clk_5|Add0~90_combout ;
wire \u_clk_5|Add0~92 ;
wire \u_clk_5|Add0~92COUT1_155 ;
wire \u_clk_5|Add0~95_combout ;
wire \u_clk_5|Add0~97 ;
wire \u_clk_5|Add0~82 ;
wire \u_clk_5|Add0~82COUT1_156 ;
wire \u_clk_5|Add0~100_combout ;
wire \u_clk_5|Add0~102 ;
wire \u_clk_5|Add0~102COUT1_157 ;
wire \u_clk_5|Add0~110_combout ;
wire \u_clk_5|Add0~112 ;
wire \u_clk_5|Add0~112COUT1_158 ;
wire \u_clk_5|Add0~115_combout ;
wire \u_clk_5|Add0~117 ;
wire \u_clk_5|Add0~117COUT1_159 ;
wire \u_clk_5|Add0~105_combout ;
wire \u_clk_5|Equal0~6 ;
wire \u_clk_5|Equal0~5 ;
wire \u_clk_5|Add0~107 ;
wire \u_clk_5|Add0~120_combout ;
wire \u_clk_5|Add0~122 ;
wire \u_clk_5|Add0~122COUT1_160 ;
wire \u_clk_5|Add0~125_combout ;
wire \u_clk_5|Add0~127 ;
wire \u_clk_5|Add0~127COUT1_161 ;
wire \u_clk_5|Add0~130_combout ;
wire \u_clk_5|Add0~132 ;
wire \u_clk_5|Add0~132COUT1_162 ;
wire \u_clk_5|Add0~135_combout ;
wire \u_clk_5|Equal0~7 ;
wire \u_clk_5|Equal0~1 ;
wire \u_clk_5|Equal0~2 ;
wire \u_clk_5|Equal0~0 ;
wire \u_clk_5|Equal0~3 ;
wire \u_clk_5|Equal0~4_combout ;
wire \u_clk_5|Equal0~8_combout ;
wire \u_clk_5|clkout~regout ;
wire \u_clk_6|Add0~55_combout ;
wire \u_clk_6|Add0~57 ;
wire \u_clk_6|Add0~57COUT1_141 ;
wire \u_clk_6|Add0~50_combout ;
wire \u_clk_6|Add0~52 ;
wire \u_clk_6|Add0~52COUT1_142 ;
wire \u_clk_6|Add0~45_combout ;
wire \u_clk_6|Add0~47 ;
wire \u_clk_6|Add0~47COUT1_143 ;
wire \u_clk_6|Add0~40_combout ;
wire \u_clk_6|Add0~42 ;
wire \u_clk_6|Add0~35_combout ;
wire \u_clk_6|Add0~37 ;
wire \u_clk_6|Add0~37COUT1_144 ;
wire \u_clk_6|Add0~20_combout ;
wire \u_clk_6|Add0~22 ;
wire \u_clk_6|Add0~22COUT1_145 ;
wire \u_clk_6|Add0~30_combout ;
wire \u_clk_6|Add0~32 ;
wire \u_clk_6|Add0~32COUT1_146 ;
wire \u_clk_6|Add0~25_combout ;
wire \u_clk_6|Add0~27 ;
wire \u_clk_6|Add0~27COUT1_147 ;
wire \u_clk_6|Add0~15_combout ;
wire \u_clk_6|Add0~17 ;
wire \u_clk_6|Add0~10_combout ;
wire \u_clk_6|Add0~12 ;
wire \u_clk_6|Add0~12COUT1_148 ;
wire \u_clk_6|Add0~5_combout ;
wire \u_clk_6|Add0~7 ;
wire \u_clk_6|Add0~7COUT1_149 ;
wire \u_clk_6|Add0~0_combout ;
wire \u_clk_6|Add0~2 ;
wire \u_clk_6|Add0~2COUT1_150 ;
wire \u_clk_6|Add0~60_combout ;
wire \u_clk_6|Add0~62 ;
wire \u_clk_6|Add0~62COUT1_151 ;
wire \u_clk_6|Add0~65_combout ;
wire \u_clk_6|Add0~67 ;
wire \u_clk_6|Add0~75_combout ;
wire \u_clk_6|Add0~77 ;
wire \u_clk_6|Add0~77COUT1_152 ;
wire \u_clk_6|Add0~70_combout ;
wire \u_clk_6|Add0~72 ;
wire \u_clk_6|Add0~72COUT1_153 ;
wire \u_clk_6|Add0~97COUT1_154 ;
wire \u_clk_6|Add0~82 ;
wire \u_clk_6|Add0~82COUT1_155 ;
wire \u_clk_6|Add0~85_combout ;
wire \u_clk_6|Add0~87 ;
wire \u_clk_6|Add0~90_combout ;
wire \u_clk_6|Add0~95_combout ;
wire \u_clk_6|Add0~97 ;
wire \u_clk_6|Add0~80_combout ;
wire \u_clk_6|Equal0~5 ;
wire \u_clk_6|Add0~92 ;
wire \u_clk_6|Add0~92COUT1_156 ;
wire \u_clk_6|Add0~100_combout ;
wire \u_clk_6|Add0~102 ;
wire \u_clk_6|Add0~102COUT1_157 ;
wire \u_clk_6|Add0~105_combout ;
wire \u_clk_6|Add0~107 ;
wire \u_clk_6|Add0~107COUT1_158 ;
wire \u_clk_6|Add0~115_combout ;
wire \u_clk_6|Add0~117 ;
wire \u_clk_6|Add0~117COUT1_159 ;
wire \u_clk_6|Add0~110_combout ;
wire \u_clk_6|Equal0~6 ;
wire \u_clk_6|Add0~112 ;
wire \u_clk_6|Add0~122COUT1_160 ;
wire \u_clk_6|Add0~127COUT1_161 ;
wire \u_clk_6|Add0~132 ;
wire \u_clk_6|Add0~132COUT1_162 ;
wire \u_clk_6|Add0~135_combout ;
wire \u_clk_6|Add0~120_combout ;
wire \u_clk_6|Add0~122 ;
wire \u_clk_6|Add0~125_combout ;
wire \u_clk_6|Add0~127 ;
wire \u_clk_6|Add0~130_combout ;
wire \u_clk_6|Equal0~7 ;
wire \u_clk_6|Equal0~3 ;
wire \u_clk_6|Equal0~1 ;
wire \u_clk_6|Equal0~0 ;
wire \u_clk_6|Equal0~2 ;
wire \u_clk_6|Equal0~4_combout ;
wire \u_clk_6|Equal0~8_combout ;
wire \u_clk_6|clkout~regout ;
wire [3:0] \u_sequencer_num_0|code ;
wire [3:0] \u_sequencer_num_1|code ;
wire [3:0] \u_sequencer_num_2|code ;
wire [3:0] \u_sequencer_num_3|code ;
wire [3:0] \u_sequencer_num_4|code ;
wire [3:0] \u_sequencer_eng|code ;
wire [27:0] \u_clk_1|cnt ;
wire [3:0] \u_sequencer_chi|code ;
wire [27:0] \u_clk_0|cnt ;
wire [27:0] \u_clk_2|cnt ;
wire [27:0] \u_clk_3|cnt ;
wire [27:0] \u_clk_4|cnt ;
wire [27:0] \u_clk_5|cnt ;
wire [27:0] \u_clk_6|cnt ;


// Location: PIN_18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\clk~combout ),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X11_Y4_N0
maxii_lcell \u_clk_0|Add0~40 (
// Equation(s):
// \u_clk_0|Add0~40_combout  = \u_clk_0|cnt [9] $ ((((\u_clk_0|Add0~47 ))))
// \u_clk_0|Add0~42  = CARRY(((!\u_clk_0|Add0~47 )) # (!\u_clk_0|cnt [9]))
// \u_clk_0|Add0~42COUT1_148  = CARRY(((!\u_clk_0|Add0~47 )) # (!\u_clk_0|cnt [9]))

	.clk(gnd),
	.dataa(\u_clk_0|cnt [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_0|Add0~47 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Add0~40_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_0|Add0~42 ),
	.cout1(\u_clk_0|Add0~42COUT1_148 ));
// synopsys translate_off
defparam \u_clk_0|Add0~40 .cin_used = "true";
defparam \u_clk_0|Add0~40 .lut_mask = "5a5f";
defparam \u_clk_0|Add0~40 .operation_mode = "arithmetic";
defparam \u_clk_0|Add0~40 .output_mode = "comb_only";
defparam \u_clk_0|Add0~40 .register_cascade_mode = "off";
defparam \u_clk_0|Add0~40 .sum_lutc_input = "cin";
defparam \u_clk_0|Add0~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N2
maxii_lcell \u_clk_0|cnt[9] (
// Equation(s):
// \u_clk_0|cnt [9] = DFFEAS((((\u_clk_0|Add0~40_combout  & !\u_clk_0|Equal0~8_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_0|Add0~40_combout ),
	.datad(\u_clk_0|Equal0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_0|cnt [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|cnt[9] .lut_mask = "00f0";
defparam \u_clk_0|cnt[9] .operation_mode = "normal";
defparam \u_clk_0|cnt[9] .output_mode = "reg_only";
defparam \u_clk_0|cnt[9] .register_cascade_mode = "off";
defparam \u_clk_0|cnt[9] .sum_lutc_input = "datac";
defparam \u_clk_0|cnt[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N1
maxii_lcell \u_clk_0|Add0~50 (
// Equation(s):
// \u_clk_0|Add0~50_combout  = (\u_clk_0|cnt [10] $ ((!(!\u_clk_0|Add0~47  & \u_clk_0|Add0~42 ) # (\u_clk_0|Add0~47  & \u_clk_0|Add0~42COUT1_148 ))))
// \u_clk_0|Add0~52  = CARRY(((\u_clk_0|cnt [10] & !\u_clk_0|Add0~42 )))
// \u_clk_0|Add0~52COUT1_149  = CARRY(((\u_clk_0|cnt [10] & !\u_clk_0|Add0~42COUT1_148 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_0|cnt [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_0|Add0~47 ),
	.cin0(\u_clk_0|Add0~42 ),
	.cin1(\u_clk_0|Add0~42COUT1_148 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Add0~50_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_0|Add0~52 ),
	.cout1(\u_clk_0|Add0~52COUT1_149 ));
// synopsys translate_off
defparam \u_clk_0|Add0~50 .cin0_used = "true";
defparam \u_clk_0|Add0~50 .cin1_used = "true";
defparam \u_clk_0|Add0~50 .cin_used = "true";
defparam \u_clk_0|Add0~50 .lut_mask = "c30c";
defparam \u_clk_0|Add0~50 .operation_mode = "arithmetic";
defparam \u_clk_0|Add0~50 .output_mode = "comb_only";
defparam \u_clk_0|Add0~50 .register_cascade_mode = "off";
defparam \u_clk_0|Add0~50 .sum_lutc_input = "cin";
defparam \u_clk_0|Add0~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N4
maxii_lcell \u_clk_0|cnt[10] (
// Equation(s):
// \u_clk_0|cnt [10] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_0|Add0~50_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_0|Add0~50_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_0|cnt [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|cnt[10] .lut_mask = "0000";
defparam \u_clk_0|cnt[10] .operation_mode = "normal";
defparam \u_clk_0|cnt[10] .output_mode = "reg_only";
defparam \u_clk_0|cnt[10] .register_cascade_mode = "off";
defparam \u_clk_0|cnt[10] .sum_lutc_input = "datac";
defparam \u_clk_0|cnt[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N2
maxii_lcell \u_clk_0|Add0~55 (
// Equation(s):
// \u_clk_0|Add0~55_combout  = (\u_clk_0|cnt [11] $ (((!\u_clk_0|Add0~47  & \u_clk_0|Add0~52 ) # (\u_clk_0|Add0~47  & \u_clk_0|Add0~52COUT1_149 ))))
// \u_clk_0|Add0~57  = CARRY(((!\u_clk_0|Add0~52 ) # (!\u_clk_0|cnt [11])))
// \u_clk_0|Add0~57COUT1_150  = CARRY(((!\u_clk_0|Add0~52COUT1_149 ) # (!\u_clk_0|cnt [11])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_0|cnt [11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_0|Add0~47 ),
	.cin0(\u_clk_0|Add0~52 ),
	.cin1(\u_clk_0|Add0~52COUT1_149 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Add0~55_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_0|Add0~57 ),
	.cout1(\u_clk_0|Add0~57COUT1_150 ));
// synopsys translate_off
defparam \u_clk_0|Add0~55 .cin0_used = "true";
defparam \u_clk_0|Add0~55 .cin1_used = "true";
defparam \u_clk_0|Add0~55 .cin_used = "true";
defparam \u_clk_0|Add0~55 .lut_mask = "3c3f";
defparam \u_clk_0|Add0~55 .operation_mode = "arithmetic";
defparam \u_clk_0|Add0~55 .output_mode = "comb_only";
defparam \u_clk_0|Add0~55 .register_cascade_mode = "off";
defparam \u_clk_0|Add0~55 .sum_lutc_input = "cin";
defparam \u_clk_0|Add0~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N6
maxii_lcell \u_clk_0|cnt[11] (
// Equation(s):
// \u_clk_0|cnt [11] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_0|Add0~55_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_0|Add0~55_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_0|cnt [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|cnt[11] .lut_mask = "0000";
defparam \u_clk_0|cnt[11] .operation_mode = "normal";
defparam \u_clk_0|cnt[11] .output_mode = "reg_only";
defparam \u_clk_0|cnt[11] .register_cascade_mode = "off";
defparam \u_clk_0|cnt[11] .sum_lutc_input = "datac";
defparam \u_clk_0|cnt[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N1
maxii_lcell \u_clk_0|Add0~35 (
// Equation(s):
// \u_clk_0|Add0~35_combout  = ((!\u_clk_0|cnt [0]))
// \u_clk_0|Add0~37  = CARRY(((\u_clk_0|cnt [0])))
// \u_clk_0|Add0~37COUT1_141  = CARRY(((\u_clk_0|cnt [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_0|cnt [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Add0~35_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_0|Add0~37 ),
	.cout1(\u_clk_0|Add0~37COUT1_141 ));
// synopsys translate_off
defparam \u_clk_0|Add0~35 .lut_mask = "33cc";
defparam \u_clk_0|Add0~35 .operation_mode = "arithmetic";
defparam \u_clk_0|Add0~35 .output_mode = "comb_only";
defparam \u_clk_0|Add0~35 .register_cascade_mode = "off";
defparam \u_clk_0|Add0~35 .sum_lutc_input = "datac";
defparam \u_clk_0|Add0~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N7
maxii_lcell \u_clk_0|cnt[0] (
// Equation(s):
// \u_clk_0|cnt [0] = DFFEAS((((\u_clk_0|Add0~35_combout  & !\u_clk_0|Equal0~8_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_0|Add0~35_combout ),
	.datad(\u_clk_0|Equal0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_0|cnt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|cnt[0] .lut_mask = "00f0";
defparam \u_clk_0|cnt[0] .operation_mode = "normal";
defparam \u_clk_0|cnt[0] .output_mode = "reg_only";
defparam \u_clk_0|cnt[0] .register_cascade_mode = "off";
defparam \u_clk_0|cnt[0] .sum_lutc_input = "datac";
defparam \u_clk_0|cnt[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N2
maxii_lcell \u_clk_0|Add0~30 (
// Equation(s):
// \u_clk_0|Add0~30_combout  = (\u_clk_0|cnt [1] $ ((\u_clk_0|Add0~37 )))
// \u_clk_0|Add0~32  = CARRY(((!\u_clk_0|Add0~37 ) # (!\u_clk_0|cnt [1])))
// \u_clk_0|Add0~32COUT1_142  = CARRY(((!\u_clk_0|Add0~37COUT1_141 ) # (!\u_clk_0|cnt [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_0|cnt [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u_clk_0|Add0~37 ),
	.cin1(\u_clk_0|Add0~37COUT1_141 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Add0~30_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_0|Add0~32 ),
	.cout1(\u_clk_0|Add0~32COUT1_142 ));
// synopsys translate_off
defparam \u_clk_0|Add0~30 .cin0_used = "true";
defparam \u_clk_0|Add0~30 .cin1_used = "true";
defparam \u_clk_0|Add0~30 .lut_mask = "3c3f";
defparam \u_clk_0|Add0~30 .operation_mode = "arithmetic";
defparam \u_clk_0|Add0~30 .output_mode = "comb_only";
defparam \u_clk_0|Add0~30 .register_cascade_mode = "off";
defparam \u_clk_0|Add0~30 .sum_lutc_input = "cin";
defparam \u_clk_0|Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N0
maxii_lcell \u_clk_0|cnt[1] (
// Equation(s):
// \u_clk_0|cnt [1] = DFFEAS((((\u_clk_0|Add0~30_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_0|Add0~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_0|cnt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|cnt[1] .lut_mask = "ff00";
defparam \u_clk_0|cnt[1] .operation_mode = "normal";
defparam \u_clk_0|cnt[1] .output_mode = "reg_only";
defparam \u_clk_0|cnt[1] .register_cascade_mode = "off";
defparam \u_clk_0|cnt[1] .sum_lutc_input = "datac";
defparam \u_clk_0|cnt[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N3
maxii_lcell \u_clk_0|Add0~25 (
// Equation(s):
// \u_clk_0|Add0~25_combout  = (\u_clk_0|cnt [2] $ ((!\u_clk_0|Add0~32 )))
// \u_clk_0|Add0~27  = CARRY(((\u_clk_0|cnt [2] & !\u_clk_0|Add0~32 )))
// \u_clk_0|Add0~27COUT1_143  = CARRY(((\u_clk_0|cnt [2] & !\u_clk_0|Add0~32COUT1_142 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_0|cnt [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u_clk_0|Add0~32 ),
	.cin1(\u_clk_0|Add0~32COUT1_142 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Add0~25_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_0|Add0~27 ),
	.cout1(\u_clk_0|Add0~27COUT1_143 ));
// synopsys translate_off
defparam \u_clk_0|Add0~25 .cin0_used = "true";
defparam \u_clk_0|Add0~25 .cin1_used = "true";
defparam \u_clk_0|Add0~25 .lut_mask = "c30c";
defparam \u_clk_0|Add0~25 .operation_mode = "arithmetic";
defparam \u_clk_0|Add0~25 .output_mode = "comb_only";
defparam \u_clk_0|Add0~25 .register_cascade_mode = "off";
defparam \u_clk_0|Add0~25 .sum_lutc_input = "cin";
defparam \u_clk_0|Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N4
maxii_lcell \u_clk_0|cnt[2] (
// Equation(s):
// \u_clk_0|cnt [2] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_0|Add0~25_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_0|Add0~25_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_0|cnt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|cnt[2] .lut_mask = "0000";
defparam \u_clk_0|cnt[2] .operation_mode = "normal";
defparam \u_clk_0|cnt[2] .output_mode = "reg_only";
defparam \u_clk_0|cnt[2] .register_cascade_mode = "off";
defparam \u_clk_0|cnt[2] .sum_lutc_input = "datac";
defparam \u_clk_0|cnt[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N4
maxii_lcell \u_clk_0|Add0~20 (
// Equation(s):
// \u_clk_0|Add0~20_combout  = (\u_clk_0|cnt [3] $ ((\u_clk_0|Add0~27 )))
// \u_clk_0|Add0~22  = CARRY(((!\u_clk_0|Add0~27COUT1_143 ) # (!\u_clk_0|cnt [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_0|cnt [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u_clk_0|Add0~27 ),
	.cin1(\u_clk_0|Add0~27COUT1_143 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Add0~20_combout ),
	.regout(),
	.cout(\u_clk_0|Add0~22 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|Add0~20 .cin0_used = "true";
defparam \u_clk_0|Add0~20 .cin1_used = "true";
defparam \u_clk_0|Add0~20 .lut_mask = "3c3f";
defparam \u_clk_0|Add0~20 .operation_mode = "arithmetic";
defparam \u_clk_0|Add0~20 .output_mode = "comb_only";
defparam \u_clk_0|Add0~20 .register_cascade_mode = "off";
defparam \u_clk_0|Add0~20 .sum_lutc_input = "cin";
defparam \u_clk_0|Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N2
maxii_lcell \u_clk_0|cnt[3] (
// Equation(s):
// \u_clk_0|Equal0~1  = (!\u_clk_0|cnt [1] & (!\u_clk_0|cnt [0] & (!B7_cnt[3] & !\u_clk_0|cnt [2])))
// \u_clk_0|cnt [3] = DFFEAS(\u_clk_0|Equal0~1 , GLOBAL(\clk~combout ), VCC, , , \u_clk_0|Add0~20_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_0|cnt [1]),
	.datab(\u_clk_0|cnt [0]),
	.datac(\u_clk_0|Add0~20_combout ),
	.datad(\u_clk_0|cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Equal0~1 ),
	.regout(\u_clk_0|cnt [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|cnt[3] .lut_mask = "0001";
defparam \u_clk_0|cnt[3] .operation_mode = "normal";
defparam \u_clk_0|cnt[3] .output_mode = "reg_and_comb";
defparam \u_clk_0|cnt[3] .register_cascade_mode = "off";
defparam \u_clk_0|cnt[3] .sum_lutc_input = "qfbk";
defparam \u_clk_0|cnt[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N5
maxii_lcell \u_clk_0|Add0~10 (
// Equation(s):
// \u_clk_0|Add0~10_combout  = \u_clk_0|cnt [4] $ ((((!\u_clk_0|Add0~22 ))))
// \u_clk_0|Add0~12  = CARRY((\u_clk_0|cnt [4] & ((!\u_clk_0|Add0~22 ))))
// \u_clk_0|Add0~12COUT1_144  = CARRY((\u_clk_0|cnt [4] & ((!\u_clk_0|Add0~22 ))))

	.clk(gnd),
	.dataa(\u_clk_0|cnt [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_0|Add0~22 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_0|Add0~12 ),
	.cout1(\u_clk_0|Add0~12COUT1_144 ));
// synopsys translate_off
defparam \u_clk_0|Add0~10 .cin_used = "true";
defparam \u_clk_0|Add0~10 .lut_mask = "a50a";
defparam \u_clk_0|Add0~10 .operation_mode = "arithmetic";
defparam \u_clk_0|Add0~10 .output_mode = "comb_only";
defparam \u_clk_0|Add0~10 .register_cascade_mode = "off";
defparam \u_clk_0|Add0~10 .sum_lutc_input = "cin";
defparam \u_clk_0|Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N5
maxii_lcell \u_clk_0|cnt[4] (
// Equation(s):
// \u_clk_0|cnt [4] = DFFEAS((!\u_clk_0|Equal0~8_combout  & (((\u_clk_0|Add0~10_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\u_clk_0|Equal0~8_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_0|Add0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_0|cnt [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|cnt[4] .lut_mask = "5500";
defparam \u_clk_0|cnt[4] .operation_mode = "normal";
defparam \u_clk_0|cnt[4] .output_mode = "reg_only";
defparam \u_clk_0|cnt[4] .register_cascade_mode = "off";
defparam \u_clk_0|cnt[4] .sum_lutc_input = "datac";
defparam \u_clk_0|cnt[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N6
maxii_lcell \u_clk_0|Add0~15 (
// Equation(s):
// \u_clk_0|Add0~15_combout  = \u_clk_0|cnt [5] $ (((((!\u_clk_0|Add0~22  & \u_clk_0|Add0~12 ) # (\u_clk_0|Add0~22  & \u_clk_0|Add0~12COUT1_144 )))))
// \u_clk_0|Add0~17  = CARRY(((!\u_clk_0|Add0~12 )) # (!\u_clk_0|cnt [5]))
// \u_clk_0|Add0~17COUT1_145  = CARRY(((!\u_clk_0|Add0~12COUT1_144 )) # (!\u_clk_0|cnt [5]))

	.clk(gnd),
	.dataa(\u_clk_0|cnt [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_0|Add0~22 ),
	.cin0(\u_clk_0|Add0~12 ),
	.cin1(\u_clk_0|Add0~12COUT1_144 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Add0~15_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_0|Add0~17 ),
	.cout1(\u_clk_0|Add0~17COUT1_145 ));
// synopsys translate_off
defparam \u_clk_0|Add0~15 .cin0_used = "true";
defparam \u_clk_0|Add0~15 .cin1_used = "true";
defparam \u_clk_0|Add0~15 .cin_used = "true";
defparam \u_clk_0|Add0~15 .lut_mask = "5a5f";
defparam \u_clk_0|Add0~15 .operation_mode = "arithmetic";
defparam \u_clk_0|Add0~15 .output_mode = "comb_only";
defparam \u_clk_0|Add0~15 .register_cascade_mode = "off";
defparam \u_clk_0|Add0~15 .sum_lutc_input = "cin";
defparam \u_clk_0|Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N0
maxii_lcell \u_clk_0|cnt[5] (
// Equation(s):
// \u_clk_0|Equal0~0  = (\u_clk_0|cnt [4] & (\u_clk_0|cnt [6] & (!B7_cnt[5] & \u_clk_0|cnt [7])))
// \u_clk_0|cnt [5] = DFFEAS(\u_clk_0|Equal0~0 , GLOBAL(\clk~combout ), VCC, , , \u_clk_0|Add0~15_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_0|cnt [4]),
	.datab(\u_clk_0|cnt [6]),
	.datac(\u_clk_0|Add0~15_combout ),
	.datad(\u_clk_0|cnt [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Equal0~0 ),
	.regout(\u_clk_0|cnt [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|cnt[5] .lut_mask = "0800";
defparam \u_clk_0|cnt[5] .operation_mode = "normal";
defparam \u_clk_0|cnt[5] .output_mode = "reg_and_comb";
defparam \u_clk_0|cnt[5] .register_cascade_mode = "off";
defparam \u_clk_0|cnt[5] .sum_lutc_input = "qfbk";
defparam \u_clk_0|cnt[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X10_Y4_N7
maxii_lcell \u_clk_0|Add0~5 (
// Equation(s):
// \u_clk_0|Add0~5_combout  = \u_clk_0|cnt [6] $ ((((!(!\u_clk_0|Add0~22  & \u_clk_0|Add0~17 ) # (\u_clk_0|Add0~22  & \u_clk_0|Add0~17COUT1_145 )))))
// \u_clk_0|Add0~7  = CARRY((\u_clk_0|cnt [6] & ((!\u_clk_0|Add0~17 ))))
// \u_clk_0|Add0~7COUT1_146  = CARRY((\u_clk_0|cnt [6] & ((!\u_clk_0|Add0~17COUT1_145 ))))

	.clk(gnd),
	.dataa(\u_clk_0|cnt [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_0|Add0~22 ),
	.cin0(\u_clk_0|Add0~17 ),
	.cin1(\u_clk_0|Add0~17COUT1_145 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_0|Add0~7 ),
	.cout1(\u_clk_0|Add0~7COUT1_146 ));
// synopsys translate_off
defparam \u_clk_0|Add0~5 .cin0_used = "true";
defparam \u_clk_0|Add0~5 .cin1_used = "true";
defparam \u_clk_0|Add0~5 .cin_used = "true";
defparam \u_clk_0|Add0~5 .lut_mask = "a50a";
defparam \u_clk_0|Add0~5 .operation_mode = "arithmetic";
defparam \u_clk_0|Add0~5 .output_mode = "comb_only";
defparam \u_clk_0|Add0~5 .register_cascade_mode = "off";
defparam \u_clk_0|Add0~5 .sum_lutc_input = "cin";
defparam \u_clk_0|Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N1
maxii_lcell \u_clk_0|cnt[6] (
// Equation(s):
// \u_clk_0|cnt [6] = DFFEAS((!\u_clk_0|Equal0~8_combout  & (((\u_clk_0|Add0~5_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\u_clk_0|Equal0~8_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_0|Add0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_0|cnt [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|cnt[6] .lut_mask = "5500";
defparam \u_clk_0|cnt[6] .operation_mode = "normal";
defparam \u_clk_0|cnt[6] .output_mode = "reg_only";
defparam \u_clk_0|cnt[6] .register_cascade_mode = "off";
defparam \u_clk_0|cnt[6] .sum_lutc_input = "datac";
defparam \u_clk_0|cnt[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N8
maxii_lcell \u_clk_0|Add0~0 (
// Equation(s):
// \u_clk_0|Add0~0_combout  = \u_clk_0|cnt [7] $ (((((!\u_clk_0|Add0~22  & \u_clk_0|Add0~7 ) # (\u_clk_0|Add0~22  & \u_clk_0|Add0~7COUT1_146 )))))
// \u_clk_0|Add0~2  = CARRY(((!\u_clk_0|Add0~7 )) # (!\u_clk_0|cnt [7]))
// \u_clk_0|Add0~2COUT1_147  = CARRY(((!\u_clk_0|Add0~7COUT1_146 )) # (!\u_clk_0|cnt [7]))

	.clk(gnd),
	.dataa(\u_clk_0|cnt [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_0|Add0~22 ),
	.cin0(\u_clk_0|Add0~7 ),
	.cin1(\u_clk_0|Add0~7COUT1_146 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_0|Add0~2 ),
	.cout1(\u_clk_0|Add0~2COUT1_147 ));
// synopsys translate_off
defparam \u_clk_0|Add0~0 .cin0_used = "true";
defparam \u_clk_0|Add0~0 .cin1_used = "true";
defparam \u_clk_0|Add0~0 .cin_used = "true";
defparam \u_clk_0|Add0~0 .lut_mask = "5a5f";
defparam \u_clk_0|Add0~0 .operation_mode = "arithmetic";
defparam \u_clk_0|Add0~0 .output_mode = "comb_only";
defparam \u_clk_0|Add0~0 .register_cascade_mode = "off";
defparam \u_clk_0|Add0~0 .sum_lutc_input = "cin";
defparam \u_clk_0|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N9
maxii_lcell \u_clk_0|cnt[7] (
// Equation(s):
// \u_clk_0|cnt [7] = DFFEAS((!\u_clk_0|Equal0~8_combout  & (((\u_clk_0|Add0~0_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\u_clk_0|Equal0~8_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_0|Add0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_0|cnt [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|cnt[7] .lut_mask = "5500";
defparam \u_clk_0|cnt[7] .operation_mode = "normal";
defparam \u_clk_0|cnt[7] .output_mode = "reg_only";
defparam \u_clk_0|cnt[7] .register_cascade_mode = "off";
defparam \u_clk_0|cnt[7] .sum_lutc_input = "datac";
defparam \u_clk_0|cnt[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y4_N9
maxii_lcell \u_clk_0|Add0~45 (
// Equation(s):
// \u_clk_0|Add0~45_combout  = (\u_clk_0|cnt [8] $ ((!(!\u_clk_0|Add0~22  & \u_clk_0|Add0~2 ) # (\u_clk_0|Add0~22  & \u_clk_0|Add0~2COUT1_147 ))))
// \u_clk_0|Add0~47  = CARRY(((\u_clk_0|cnt [8] & !\u_clk_0|Add0~2COUT1_147 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_0|cnt [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_0|Add0~22 ),
	.cin0(\u_clk_0|Add0~2 ),
	.cin1(\u_clk_0|Add0~2COUT1_147 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Add0~45_combout ),
	.regout(),
	.cout(\u_clk_0|Add0~47 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|Add0~45 .cin0_used = "true";
defparam \u_clk_0|Add0~45 .cin1_used = "true";
defparam \u_clk_0|Add0~45 .cin_used = "true";
defparam \u_clk_0|Add0~45 .lut_mask = "c30c";
defparam \u_clk_0|Add0~45 .operation_mode = "arithmetic";
defparam \u_clk_0|Add0~45 .output_mode = "comb_only";
defparam \u_clk_0|Add0~45 .register_cascade_mode = "off";
defparam \u_clk_0|Add0~45 .sum_lutc_input = "cin";
defparam \u_clk_0|Add0~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N6
maxii_lcell \u_clk_0|cnt[8] (
// Equation(s):
// \u_clk_0|Equal0~2  = (!\u_clk_0|cnt [11] & (!\u_clk_0|cnt [10] & (!B7_cnt[8] & \u_clk_0|cnt [9])))
// \u_clk_0|cnt [8] = DFFEAS(\u_clk_0|Equal0~2 , GLOBAL(\clk~combout ), VCC, , , \u_clk_0|Add0~45_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_0|cnt [11]),
	.datab(\u_clk_0|cnt [10]),
	.datac(\u_clk_0|Add0~45_combout ),
	.datad(\u_clk_0|cnt [9]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Equal0~2 ),
	.regout(\u_clk_0|cnt [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|cnt[8] .lut_mask = "0100";
defparam \u_clk_0|cnt[8] .operation_mode = "normal";
defparam \u_clk_0|cnt[8] .output_mode = "reg_and_comb";
defparam \u_clk_0|cnt[8] .register_cascade_mode = "off";
defparam \u_clk_0|cnt[8] .sum_lutc_input = "qfbk";
defparam \u_clk_0|cnt[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N3
maxii_lcell \u_clk_0|Add0~60 (
// Equation(s):
// \u_clk_0|Add0~60_combout  = (\u_clk_0|cnt [12] $ ((!(!\u_clk_0|Add0~47  & \u_clk_0|Add0~57 ) # (\u_clk_0|Add0~47  & \u_clk_0|Add0~57COUT1_150 ))))
// \u_clk_0|Add0~62  = CARRY(((\u_clk_0|cnt [12] & !\u_clk_0|Add0~57 )))
// \u_clk_0|Add0~62COUT1_151  = CARRY(((\u_clk_0|cnt [12] & !\u_clk_0|Add0~57COUT1_150 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_0|cnt [12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_0|Add0~47 ),
	.cin0(\u_clk_0|Add0~57 ),
	.cin1(\u_clk_0|Add0~57COUT1_150 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Add0~60_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_0|Add0~62 ),
	.cout1(\u_clk_0|Add0~62COUT1_151 ));
// synopsys translate_off
defparam \u_clk_0|Add0~60 .cin0_used = "true";
defparam \u_clk_0|Add0~60 .cin1_used = "true";
defparam \u_clk_0|Add0~60 .cin_used = "true";
defparam \u_clk_0|Add0~60 .lut_mask = "c30c";
defparam \u_clk_0|Add0~60 .operation_mode = "arithmetic";
defparam \u_clk_0|Add0~60 .output_mode = "comb_only";
defparam \u_clk_0|Add0~60 .register_cascade_mode = "off";
defparam \u_clk_0|Add0~60 .sum_lutc_input = "cin";
defparam \u_clk_0|Add0~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N8
maxii_lcell \u_clk_0|cnt[12] (
// Equation(s):
// \u_clk_0|cnt [12] = DFFEAS((((!\u_clk_0|Equal0~8_combout  & \u_clk_0|Add0~60_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_0|Equal0~8_combout ),
	.datad(\u_clk_0|Add0~60_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_0|cnt [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|cnt[12] .lut_mask = "0f00";
defparam \u_clk_0|cnt[12] .operation_mode = "normal";
defparam \u_clk_0|cnt[12] .output_mode = "reg_only";
defparam \u_clk_0|cnt[12] .register_cascade_mode = "off";
defparam \u_clk_0|cnt[12] .sum_lutc_input = "datac";
defparam \u_clk_0|cnt[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N5
maxii_lcell \u_clk_0|Add0~70 (
// Equation(s):
// \u_clk_0|Add0~70_combout  = \u_clk_0|cnt [14] $ ((((!\u_clk_0|Add0~67 ))))
// \u_clk_0|Add0~72  = CARRY((\u_clk_0|cnt [14] & ((!\u_clk_0|Add0~67 ))))
// \u_clk_0|Add0~72COUT1_152  = CARRY((\u_clk_0|cnt [14] & ((!\u_clk_0|Add0~67 ))))

	.clk(gnd),
	.dataa(\u_clk_0|cnt [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_0|Add0~67 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Add0~70_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_0|Add0~72 ),
	.cout1(\u_clk_0|Add0~72COUT1_152 ));
// synopsys translate_off
defparam \u_clk_0|Add0~70 .cin_used = "true";
defparam \u_clk_0|Add0~70 .lut_mask = "a50a";
defparam \u_clk_0|Add0~70 .operation_mode = "arithmetic";
defparam \u_clk_0|Add0~70 .output_mode = "comb_only";
defparam \u_clk_0|Add0~70 .register_cascade_mode = "off";
defparam \u_clk_0|Add0~70 .sum_lutc_input = "cin";
defparam \u_clk_0|Add0~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y5_N2
maxii_lcell \u_clk_0|cnt[14] (
// Equation(s):
// \u_clk_0|cnt [14] = DFFEAS((((\u_clk_0|Add0~70_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_0|Add0~70_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_0|cnt [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|cnt[14] .lut_mask = "ff00";
defparam \u_clk_0|cnt[14] .operation_mode = "normal";
defparam \u_clk_0|cnt[14] .output_mode = "reg_only";
defparam \u_clk_0|cnt[14] .register_cascade_mode = "off";
defparam \u_clk_0|cnt[14] .sum_lutc_input = "datac";
defparam \u_clk_0|cnt[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N6
maxii_lcell \u_clk_0|Add0~75 (
// Equation(s):
// \u_clk_0|Add0~75_combout  = (\u_clk_0|cnt [15] $ (((!\u_clk_0|Add0~67  & \u_clk_0|Add0~72 ) # (\u_clk_0|Add0~67  & \u_clk_0|Add0~72COUT1_152 ))))
// \u_clk_0|Add0~77  = CARRY(((!\u_clk_0|Add0~72 ) # (!\u_clk_0|cnt [15])))
// \u_clk_0|Add0~77COUT1_153  = CARRY(((!\u_clk_0|Add0~72COUT1_152 ) # (!\u_clk_0|cnt [15])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_0|cnt [15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_0|Add0~67 ),
	.cin0(\u_clk_0|Add0~72 ),
	.cin1(\u_clk_0|Add0~72COUT1_152 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Add0~75_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_0|Add0~77 ),
	.cout1(\u_clk_0|Add0~77COUT1_153 ));
// synopsys translate_off
defparam \u_clk_0|Add0~75 .cin0_used = "true";
defparam \u_clk_0|Add0~75 .cin1_used = "true";
defparam \u_clk_0|Add0~75 .cin_used = "true";
defparam \u_clk_0|Add0~75 .lut_mask = "3c3f";
defparam \u_clk_0|Add0~75 .operation_mode = "arithmetic";
defparam \u_clk_0|Add0~75 .output_mode = "comb_only";
defparam \u_clk_0|Add0~75 .register_cascade_mode = "off";
defparam \u_clk_0|Add0~75 .sum_lutc_input = "cin";
defparam \u_clk_0|Add0~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N9
maxii_lcell \u_clk_0|cnt[15] (
// Equation(s):
// \u_clk_0|cnt [15] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_0|Add0~75_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_0|Add0~75_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_0|cnt [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|cnt[15] .lut_mask = "0000";
defparam \u_clk_0|cnt[15] .operation_mode = "normal";
defparam \u_clk_0|cnt[15] .output_mode = "reg_only";
defparam \u_clk_0|cnt[15] .register_cascade_mode = "off";
defparam \u_clk_0|cnt[15] .sum_lutc_input = "datac";
defparam \u_clk_0|cnt[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N4
maxii_lcell \u_clk_0|Add0~65 (
// Equation(s):
// \u_clk_0|Add0~65_combout  = (\u_clk_0|cnt [13] $ (((!\u_clk_0|Add0~47  & \u_clk_0|Add0~62 ) # (\u_clk_0|Add0~47  & \u_clk_0|Add0~62COUT1_151 ))))
// \u_clk_0|Add0~67  = CARRY(((!\u_clk_0|Add0~62COUT1_151 ) # (!\u_clk_0|cnt [13])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_0|cnt [13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_0|Add0~47 ),
	.cin0(\u_clk_0|Add0~62 ),
	.cin1(\u_clk_0|Add0~62COUT1_151 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Add0~65_combout ),
	.regout(),
	.cout(\u_clk_0|Add0~67 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|Add0~65 .cin0_used = "true";
defparam \u_clk_0|Add0~65 .cin1_used = "true";
defparam \u_clk_0|Add0~65 .cin_used = "true";
defparam \u_clk_0|Add0~65 .lut_mask = "3c3f";
defparam \u_clk_0|Add0~65 .operation_mode = "arithmetic";
defparam \u_clk_0|Add0~65 .output_mode = "comb_only";
defparam \u_clk_0|Add0~65 .register_cascade_mode = "off";
defparam \u_clk_0|Add0~65 .sum_lutc_input = "cin";
defparam \u_clk_0|Add0~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N3
maxii_lcell \u_clk_0|cnt[13] (
// Equation(s):
// \u_clk_0|Equal0~3  = (\u_clk_0|cnt [12] & (!\u_clk_0|cnt [15] & (!B7_cnt[13] & !\u_clk_0|cnt [14])))
// \u_clk_0|cnt [13] = DFFEAS(\u_clk_0|Equal0~3 , GLOBAL(\clk~combout ), VCC, , , \u_clk_0|Add0~65_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_0|cnt [12]),
	.datab(\u_clk_0|cnt [15]),
	.datac(\u_clk_0|Add0~65_combout ),
	.datad(\u_clk_0|cnt [14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Equal0~3 ),
	.regout(\u_clk_0|cnt [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|cnt[13] .lut_mask = "0002";
defparam \u_clk_0|cnt[13] .operation_mode = "normal";
defparam \u_clk_0|cnt[13] .output_mode = "reg_and_comb";
defparam \u_clk_0|cnt[13] .register_cascade_mode = "off";
defparam \u_clk_0|cnt[13] .sum_lutc_input = "qfbk";
defparam \u_clk_0|cnt[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N7
maxii_lcell \u_clk_0|Add0~80 (
// Equation(s):
// \u_clk_0|Add0~80_combout  = (\u_clk_0|cnt [16] $ ((!(!\u_clk_0|Add0~67  & \u_clk_0|Add0~77 ) # (\u_clk_0|Add0~67  & \u_clk_0|Add0~77COUT1_153 ))))
// \u_clk_0|Add0~82  = CARRY(((\u_clk_0|cnt [16] & !\u_clk_0|Add0~77 )))
// \u_clk_0|Add0~82COUT1_154  = CARRY(((\u_clk_0|cnt [16] & !\u_clk_0|Add0~77COUT1_153 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_0|cnt [16]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_0|Add0~67 ),
	.cin0(\u_clk_0|Add0~77 ),
	.cin1(\u_clk_0|Add0~77COUT1_153 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Add0~80_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_0|Add0~82 ),
	.cout1(\u_clk_0|Add0~82COUT1_154 ));
// synopsys translate_off
defparam \u_clk_0|Add0~80 .cin0_used = "true";
defparam \u_clk_0|Add0~80 .cin1_used = "true";
defparam \u_clk_0|Add0~80 .cin_used = "true";
defparam \u_clk_0|Add0~80 .lut_mask = "c30c";
defparam \u_clk_0|Add0~80 .operation_mode = "arithmetic";
defparam \u_clk_0|Add0~80 .output_mode = "comb_only";
defparam \u_clk_0|Add0~80 .register_cascade_mode = "off";
defparam \u_clk_0|Add0~80 .sum_lutc_input = "cin";
defparam \u_clk_0|Add0~80 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N9
maxii_lcell \u_clk_0|cnt[16] (
// Equation(s):
// \u_clk_0|cnt [16] = DFFEAS(((\u_clk_0|Add0~80_combout  & ((!\u_clk_0|Equal0~8_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u_clk_0|Add0~80_combout ),
	.datac(vcc),
	.datad(\u_clk_0|Equal0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_0|cnt [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|cnt[16] .lut_mask = "00cc";
defparam \u_clk_0|cnt[16] .operation_mode = "normal";
defparam \u_clk_0|cnt[16] .output_mode = "reg_only";
defparam \u_clk_0|cnt[16] .register_cascade_mode = "off";
defparam \u_clk_0|cnt[16] .sum_lutc_input = "datac";
defparam \u_clk_0|cnt[16] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y4_N8
maxii_lcell \u_clk_0|Add0~85 (
// Equation(s):
// \u_clk_0|Add0~85_combout  = (\u_clk_0|cnt [17] $ (((!\u_clk_0|Add0~67  & \u_clk_0|Add0~82 ) # (\u_clk_0|Add0~67  & \u_clk_0|Add0~82COUT1_154 ))))
// \u_clk_0|Add0~87  = CARRY(((!\u_clk_0|Add0~82 ) # (!\u_clk_0|cnt [17])))
// \u_clk_0|Add0~87COUT1_155  = CARRY(((!\u_clk_0|Add0~82COUT1_154 ) # (!\u_clk_0|cnt [17])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_0|cnt [17]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_0|Add0~67 ),
	.cin0(\u_clk_0|Add0~82 ),
	.cin1(\u_clk_0|Add0~82COUT1_154 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Add0~85_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_0|Add0~87 ),
	.cout1(\u_clk_0|Add0~87COUT1_155 ));
// synopsys translate_off
defparam \u_clk_0|Add0~85 .cin0_used = "true";
defparam \u_clk_0|Add0~85 .cin1_used = "true";
defparam \u_clk_0|Add0~85 .cin_used = "true";
defparam \u_clk_0|Add0~85 .lut_mask = "3c3f";
defparam \u_clk_0|Add0~85 .operation_mode = "arithmetic";
defparam \u_clk_0|Add0~85 .output_mode = "comb_only";
defparam \u_clk_0|Add0~85 .register_cascade_mode = "off";
defparam \u_clk_0|Add0~85 .sum_lutc_input = "cin";
defparam \u_clk_0|Add0~85 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N6
maxii_lcell \u_clk_0|cnt[17] (
// Equation(s):
// \u_clk_0|cnt [17] = DFFEAS((((\u_clk_0|Add0~85_combout  & !\u_clk_0|Equal0~8_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_0|Add0~85_combout ),
	.datad(\u_clk_0|Equal0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_0|cnt [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|cnt[17] .lut_mask = "00f0";
defparam \u_clk_0|cnt[17] .operation_mode = "normal";
defparam \u_clk_0|cnt[17] .output_mode = "reg_only";
defparam \u_clk_0|cnt[17] .register_cascade_mode = "off";
defparam \u_clk_0|cnt[17] .sum_lutc_input = "datac";
defparam \u_clk_0|cnt[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N0
maxii_lcell \u_clk_0|Add0~95 (
// Equation(s):
// \u_clk_0|Add0~95_combout  = (\u_clk_0|cnt [19] $ ((\u_clk_0|Add0~92 )))
// \u_clk_0|Add0~97  = CARRY(((!\u_clk_0|Add0~92 ) # (!\u_clk_0|cnt [19])))
// \u_clk_0|Add0~97COUT1_156  = CARRY(((!\u_clk_0|Add0~92 ) # (!\u_clk_0|cnt [19])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_0|cnt [19]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_0|Add0~92 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Add0~95_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_0|Add0~97 ),
	.cout1(\u_clk_0|Add0~97COUT1_156 ));
// synopsys translate_off
defparam \u_clk_0|Add0~95 .cin_used = "true";
defparam \u_clk_0|Add0~95 .lut_mask = "3c3f";
defparam \u_clk_0|Add0~95 .operation_mode = "arithmetic";
defparam \u_clk_0|Add0~95 .output_mode = "comb_only";
defparam \u_clk_0|Add0~95 .register_cascade_mode = "off";
defparam \u_clk_0|Add0~95 .sum_lutc_input = "cin";
defparam \u_clk_0|Add0~95 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N0
maxii_lcell \u_clk_0|cnt[19] (
// Equation(s):
// \u_clk_0|cnt [19] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_0|Add0~95_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_0|Add0~95_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_0|cnt [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|cnt[19] .lut_mask = "0000";
defparam \u_clk_0|cnt[19] .operation_mode = "normal";
defparam \u_clk_0|cnt[19] .output_mode = "reg_only";
defparam \u_clk_0|cnt[19] .register_cascade_mode = "off";
defparam \u_clk_0|cnt[19] .sum_lutc_input = "datac";
defparam \u_clk_0|cnt[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y4_N9
maxii_lcell \u_clk_0|Add0~90 (
// Equation(s):
// \u_clk_0|Add0~90_combout  = \u_clk_0|cnt [18] $ ((((!(!\u_clk_0|Add0~67  & \u_clk_0|Add0~87 ) # (\u_clk_0|Add0~67  & \u_clk_0|Add0~87COUT1_155 )))))
// \u_clk_0|Add0~92  = CARRY((\u_clk_0|cnt [18] & ((!\u_clk_0|Add0~87COUT1_155 ))))

	.clk(gnd),
	.dataa(\u_clk_0|cnt [18]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_0|Add0~67 ),
	.cin0(\u_clk_0|Add0~87 ),
	.cin1(\u_clk_0|Add0~87COUT1_155 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Add0~90_combout ),
	.regout(),
	.cout(\u_clk_0|Add0~92 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|Add0~90 .cin0_used = "true";
defparam \u_clk_0|Add0~90 .cin1_used = "true";
defparam \u_clk_0|Add0~90 .cin_used = "true";
defparam \u_clk_0|Add0~90 .lut_mask = "a50a";
defparam \u_clk_0|Add0~90 .operation_mode = "arithmetic";
defparam \u_clk_0|Add0~90 .output_mode = "comb_only";
defparam \u_clk_0|Add0~90 .register_cascade_mode = "off";
defparam \u_clk_0|Add0~90 .sum_lutc_input = "cin";
defparam \u_clk_0|Add0~90 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N5
maxii_lcell \u_clk_0|cnt[18] (
// Equation(s):
// \u_clk_0|Equal0~5  = (\u_clk_0|cnt [17] & (!\u_clk_0|cnt [19] & (!B7_cnt[18] & \u_clk_0|cnt [16])))
// \u_clk_0|cnt [18] = DFFEAS(\u_clk_0|Equal0~5 , GLOBAL(\clk~combout ), VCC, , , \u_clk_0|Add0~90_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_0|cnt [17]),
	.datab(\u_clk_0|cnt [19]),
	.datac(\u_clk_0|Add0~90_combout ),
	.datad(\u_clk_0|cnt [16]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Equal0~5 ),
	.regout(\u_clk_0|cnt [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|cnt[18] .lut_mask = "0200";
defparam \u_clk_0|cnt[18] .operation_mode = "normal";
defparam \u_clk_0|cnt[18] .output_mode = "reg_and_comb";
defparam \u_clk_0|cnt[18] .register_cascade_mode = "off";
defparam \u_clk_0|cnt[18] .sum_lutc_input = "qfbk";
defparam \u_clk_0|cnt[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y4_N1
maxii_lcell \u_clk_0|Add0~100 (
// Equation(s):
// \u_clk_0|Add0~100_combout  = \u_clk_0|cnt [20] $ ((((!(!\u_clk_0|Add0~92  & \u_clk_0|Add0~97 ) # (\u_clk_0|Add0~92  & \u_clk_0|Add0~97COUT1_156 )))))
// \u_clk_0|Add0~102  = CARRY((\u_clk_0|cnt [20] & ((!\u_clk_0|Add0~97 ))))
// \u_clk_0|Add0~102COUT1_157  = CARRY((\u_clk_0|cnt [20] & ((!\u_clk_0|Add0~97COUT1_156 ))))

	.clk(gnd),
	.dataa(\u_clk_0|cnt [20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_0|Add0~92 ),
	.cin0(\u_clk_0|Add0~97 ),
	.cin1(\u_clk_0|Add0~97COUT1_156 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Add0~100_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_0|Add0~102 ),
	.cout1(\u_clk_0|Add0~102COUT1_157 ));
// synopsys translate_off
defparam \u_clk_0|Add0~100 .cin0_used = "true";
defparam \u_clk_0|Add0~100 .cin1_used = "true";
defparam \u_clk_0|Add0~100 .cin_used = "true";
defparam \u_clk_0|Add0~100 .lut_mask = "a50a";
defparam \u_clk_0|Add0~100 .operation_mode = "arithmetic";
defparam \u_clk_0|Add0~100 .output_mode = "comb_only";
defparam \u_clk_0|Add0~100 .register_cascade_mode = "off";
defparam \u_clk_0|Add0~100 .sum_lutc_input = "cin";
defparam \u_clk_0|Add0~100 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N7
maxii_lcell \u_clk_0|cnt[20] (
// Equation(s):
// \u_clk_0|cnt [20] = DFFEAS((((\u_clk_0|Add0~100_combout  & !\u_clk_0|Equal0~8_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_0|Add0~100_combout ),
	.datad(\u_clk_0|Equal0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_0|cnt [20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|cnt[20] .lut_mask = "00f0";
defparam \u_clk_0|cnt[20] .operation_mode = "normal";
defparam \u_clk_0|cnt[20] .output_mode = "reg_only";
defparam \u_clk_0|cnt[20] .register_cascade_mode = "off";
defparam \u_clk_0|cnt[20] .sum_lutc_input = "datac";
defparam \u_clk_0|cnt[20] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N2
maxii_lcell \u_clk_0|Add0~105 (
// Equation(s):
// \u_clk_0|Add0~105_combout  = (\u_clk_0|cnt [21] $ (((!\u_clk_0|Add0~92  & \u_clk_0|Add0~102 ) # (\u_clk_0|Add0~92  & \u_clk_0|Add0~102COUT1_157 ))))
// \u_clk_0|Add0~107  = CARRY(((!\u_clk_0|Add0~102 ) # (!\u_clk_0|cnt [21])))
// \u_clk_0|Add0~107COUT1_158  = CARRY(((!\u_clk_0|Add0~102COUT1_157 ) # (!\u_clk_0|cnt [21])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_0|cnt [21]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_0|Add0~92 ),
	.cin0(\u_clk_0|Add0~102 ),
	.cin1(\u_clk_0|Add0~102COUT1_157 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Add0~105_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_0|Add0~107 ),
	.cout1(\u_clk_0|Add0~107COUT1_158 ));
// synopsys translate_off
defparam \u_clk_0|Add0~105 .cin0_used = "true";
defparam \u_clk_0|Add0~105 .cin1_used = "true";
defparam \u_clk_0|Add0~105 .cin_used = "true";
defparam \u_clk_0|Add0~105 .lut_mask = "3c3f";
defparam \u_clk_0|Add0~105 .operation_mode = "arithmetic";
defparam \u_clk_0|Add0~105 .output_mode = "comb_only";
defparam \u_clk_0|Add0~105 .register_cascade_mode = "off";
defparam \u_clk_0|Add0~105 .sum_lutc_input = "cin";
defparam \u_clk_0|Add0~105 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N2
maxii_lcell \u_clk_0|cnt[21] (
// Equation(s):
// \u_clk_0|Equal0~6  = (!\u_clk_0|cnt [23] & (\u_clk_0|cnt [20] & (!B7_cnt[21] & !\u_clk_0|cnt [22])))
// \u_clk_0|cnt [21] = DFFEAS(\u_clk_0|Equal0~6 , GLOBAL(\clk~combout ), VCC, , , \u_clk_0|Add0~105_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_0|cnt [23]),
	.datab(\u_clk_0|cnt [20]),
	.datac(\u_clk_0|Add0~105_combout ),
	.datad(\u_clk_0|cnt [22]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Equal0~6 ),
	.regout(\u_clk_0|cnt [21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|cnt[21] .lut_mask = "0004";
defparam \u_clk_0|cnt[21] .operation_mode = "normal";
defparam \u_clk_0|cnt[21] .output_mode = "reg_and_comb";
defparam \u_clk_0|cnt[21] .register_cascade_mode = "off";
defparam \u_clk_0|cnt[21] .sum_lutc_input = "qfbk";
defparam \u_clk_0|cnt[21] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y4_N3
maxii_lcell \u_clk_0|Add0~110 (
// Equation(s):
// \u_clk_0|Add0~110_combout  = (\u_clk_0|cnt [22] $ ((!(!\u_clk_0|Add0~92  & \u_clk_0|Add0~107 ) # (\u_clk_0|Add0~92  & \u_clk_0|Add0~107COUT1_158 ))))
// \u_clk_0|Add0~112  = CARRY(((\u_clk_0|cnt [22] & !\u_clk_0|Add0~107 )))
// \u_clk_0|Add0~112COUT1_159  = CARRY(((\u_clk_0|cnt [22] & !\u_clk_0|Add0~107COUT1_158 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_0|cnt [22]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_0|Add0~92 ),
	.cin0(\u_clk_0|Add0~107 ),
	.cin1(\u_clk_0|Add0~107COUT1_158 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Add0~110_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_0|Add0~112 ),
	.cout1(\u_clk_0|Add0~112COUT1_159 ));
// synopsys translate_off
defparam \u_clk_0|Add0~110 .cin0_used = "true";
defparam \u_clk_0|Add0~110 .cin1_used = "true";
defparam \u_clk_0|Add0~110 .cin_used = "true";
defparam \u_clk_0|Add0~110 .lut_mask = "c30c";
defparam \u_clk_0|Add0~110 .operation_mode = "arithmetic";
defparam \u_clk_0|Add0~110 .output_mode = "comb_only";
defparam \u_clk_0|Add0~110 .register_cascade_mode = "off";
defparam \u_clk_0|Add0~110 .sum_lutc_input = "cin";
defparam \u_clk_0|Add0~110 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N8
maxii_lcell \u_clk_0|cnt[22] (
// Equation(s):
// \u_clk_0|cnt [22] = DFFEAS((((\u_clk_0|Add0~110_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_0|Add0~110_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_0|cnt [22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|cnt[22] .lut_mask = "ff00";
defparam \u_clk_0|cnt[22] .operation_mode = "normal";
defparam \u_clk_0|cnt[22] .output_mode = "reg_only";
defparam \u_clk_0|cnt[22] .register_cascade_mode = "off";
defparam \u_clk_0|cnt[22] .sum_lutc_input = "datac";
defparam \u_clk_0|cnt[22] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N4
maxii_lcell \u_clk_0|Add0~115 (
// Equation(s):
// \u_clk_0|Add0~115_combout  = (\u_clk_0|cnt [23] $ (((!\u_clk_0|Add0~92  & \u_clk_0|Add0~112 ) # (\u_clk_0|Add0~92  & \u_clk_0|Add0~112COUT1_159 ))))
// \u_clk_0|Add0~117  = CARRY(((!\u_clk_0|Add0~112COUT1_159 ) # (!\u_clk_0|cnt [23])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_0|cnt [23]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_0|Add0~92 ),
	.cin0(\u_clk_0|Add0~112 ),
	.cin1(\u_clk_0|Add0~112COUT1_159 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Add0~115_combout ),
	.regout(),
	.cout(\u_clk_0|Add0~117 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|Add0~115 .cin0_used = "true";
defparam \u_clk_0|Add0~115 .cin1_used = "true";
defparam \u_clk_0|Add0~115 .cin_used = "true";
defparam \u_clk_0|Add0~115 .lut_mask = "3c3f";
defparam \u_clk_0|Add0~115 .operation_mode = "arithmetic";
defparam \u_clk_0|Add0~115 .output_mode = "comb_only";
defparam \u_clk_0|Add0~115 .register_cascade_mode = "off";
defparam \u_clk_0|Add0~115 .sum_lutc_input = "cin";
defparam \u_clk_0|Add0~115 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N5
maxii_lcell \u_clk_0|cnt[23] (
// Equation(s):
// \u_clk_0|cnt [23] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_0|Add0~115_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_0|Add0~115_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_0|cnt [23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|cnt[23] .lut_mask = "0000";
defparam \u_clk_0|cnt[23] .operation_mode = "normal";
defparam \u_clk_0|cnt[23] .output_mode = "reg_only";
defparam \u_clk_0|cnt[23] .register_cascade_mode = "off";
defparam \u_clk_0|cnt[23] .sum_lutc_input = "datac";
defparam \u_clk_0|cnt[23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y4_N5
maxii_lcell \u_clk_0|Add0~120 (
// Equation(s):
// \u_clk_0|Add0~120_combout  = (\u_clk_0|cnt [24] $ ((!\u_clk_0|Add0~117 )))
// \u_clk_0|Add0~122  = CARRY(((\u_clk_0|cnt [24] & !\u_clk_0|Add0~117 )))
// \u_clk_0|Add0~122COUT1_160  = CARRY(((\u_clk_0|cnt [24] & !\u_clk_0|Add0~117 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_0|cnt [24]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_0|Add0~117 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Add0~120_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_0|Add0~122 ),
	.cout1(\u_clk_0|Add0~122COUT1_160 ));
// synopsys translate_off
defparam \u_clk_0|Add0~120 .cin_used = "true";
defparam \u_clk_0|Add0~120 .lut_mask = "c30c";
defparam \u_clk_0|Add0~120 .operation_mode = "arithmetic";
defparam \u_clk_0|Add0~120 .output_mode = "comb_only";
defparam \u_clk_0|Add0~120 .register_cascade_mode = "off";
defparam \u_clk_0|Add0~120 .sum_lutc_input = "cin";
defparam \u_clk_0|Add0~120 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N6
maxii_lcell \u_clk_0|Add0~125 (
// Equation(s):
// \u_clk_0|Add0~125_combout  = (\u_clk_0|cnt [25] $ (((!\u_clk_0|Add0~117  & \u_clk_0|Add0~122 ) # (\u_clk_0|Add0~117  & \u_clk_0|Add0~122COUT1_160 ))))
// \u_clk_0|Add0~127  = CARRY(((!\u_clk_0|Add0~122 ) # (!\u_clk_0|cnt [25])))
// \u_clk_0|Add0~127COUT1_161  = CARRY(((!\u_clk_0|Add0~122COUT1_160 ) # (!\u_clk_0|cnt [25])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_0|cnt [25]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_0|Add0~117 ),
	.cin0(\u_clk_0|Add0~122 ),
	.cin1(\u_clk_0|Add0~122COUT1_160 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Add0~125_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_0|Add0~127 ),
	.cout1(\u_clk_0|Add0~127COUT1_161 ));
// synopsys translate_off
defparam \u_clk_0|Add0~125 .cin0_used = "true";
defparam \u_clk_0|Add0~125 .cin1_used = "true";
defparam \u_clk_0|Add0~125 .cin_used = "true";
defparam \u_clk_0|Add0~125 .lut_mask = "3c3f";
defparam \u_clk_0|Add0~125 .operation_mode = "arithmetic";
defparam \u_clk_0|Add0~125 .output_mode = "comb_only";
defparam \u_clk_0|Add0~125 .register_cascade_mode = "off";
defparam \u_clk_0|Add0~125 .sum_lutc_input = "cin";
defparam \u_clk_0|Add0~125 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N7
maxii_lcell \u_clk_0|Add0~130 (
// Equation(s):
// \u_clk_0|Add0~130_combout  = (\u_clk_0|cnt [26] $ ((!(!\u_clk_0|Add0~117  & \u_clk_0|Add0~127 ) # (\u_clk_0|Add0~117  & \u_clk_0|Add0~127COUT1_161 ))))
// \u_clk_0|Add0~132  = CARRY(((\u_clk_0|cnt [26] & !\u_clk_0|Add0~127 )))
// \u_clk_0|Add0~132COUT1_162  = CARRY(((\u_clk_0|cnt [26] & !\u_clk_0|Add0~127COUT1_161 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_0|cnt [26]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_0|Add0~117 ),
	.cin0(\u_clk_0|Add0~127 ),
	.cin1(\u_clk_0|Add0~127COUT1_161 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Add0~130_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_0|Add0~132 ),
	.cout1(\u_clk_0|Add0~132COUT1_162 ));
// synopsys translate_off
defparam \u_clk_0|Add0~130 .cin0_used = "true";
defparam \u_clk_0|Add0~130 .cin1_used = "true";
defparam \u_clk_0|Add0~130 .cin_used = "true";
defparam \u_clk_0|Add0~130 .lut_mask = "c30c";
defparam \u_clk_0|Add0~130 .operation_mode = "arithmetic";
defparam \u_clk_0|Add0~130 .output_mode = "comb_only";
defparam \u_clk_0|Add0~130 .register_cascade_mode = "off";
defparam \u_clk_0|Add0~130 .sum_lutc_input = "cin";
defparam \u_clk_0|Add0~130 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y4_N9
maxii_lcell \u_clk_0|cnt[26] (
// Equation(s):
// \u_clk_0|cnt [26] = DFFEAS((((\u_clk_0|Add0~130_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_0|Add0~130_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_0|cnt [26]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|cnt[26] .lut_mask = "ff00";
defparam \u_clk_0|cnt[26] .operation_mode = "normal";
defparam \u_clk_0|cnt[26] .output_mode = "reg_only";
defparam \u_clk_0|cnt[26] .register_cascade_mode = "off";
defparam \u_clk_0|cnt[26] .sum_lutc_input = "datac";
defparam \u_clk_0|cnt[26] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y4_N8
maxii_lcell \u_clk_0|Add0~135 (
// Equation(s):
// \u_clk_0|Add0~135_combout  = (((!\u_clk_0|Add0~117  & \u_clk_0|Add0~132 ) # (\u_clk_0|Add0~117  & \u_clk_0|Add0~132COUT1_162 ) $ (\u_clk_0|cnt [27])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_0|cnt [27]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_0|Add0~117 ),
	.cin0(\u_clk_0|Add0~132 ),
	.cin1(\u_clk_0|Add0~132COUT1_162 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Add0~135_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|Add0~135 .cin0_used = "true";
defparam \u_clk_0|Add0~135 .cin1_used = "true";
defparam \u_clk_0|Add0~135 .cin_used = "true";
defparam \u_clk_0|Add0~135 .lut_mask = "0ff0";
defparam \u_clk_0|Add0~135 .operation_mode = "normal";
defparam \u_clk_0|Add0~135 .output_mode = "comb_only";
defparam \u_clk_0|Add0~135 .register_cascade_mode = "off";
defparam \u_clk_0|Add0~135 .sum_lutc_input = "cin";
defparam \u_clk_0|Add0~135 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y4_N4
maxii_lcell \u_clk_0|cnt[27] (
// Equation(s):
// \u_clk_0|cnt [27] = DFFEAS((((\u_clk_0|Add0~135_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_0|Add0~135_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_0|cnt [27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|cnt[27] .lut_mask = "ff00";
defparam \u_clk_0|cnt[27] .operation_mode = "normal";
defparam \u_clk_0|cnt[27] .output_mode = "reg_only";
defparam \u_clk_0|cnt[27] .register_cascade_mode = "off";
defparam \u_clk_0|cnt[27] .sum_lutc_input = "datac";
defparam \u_clk_0|cnt[27] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N1
maxii_lcell \u_clk_0|cnt[24] (
// Equation(s):
// \u_clk_0|Equal0~7  = (!\u_clk_0|cnt [25] & (!\u_clk_0|cnt [27] & (!B7_cnt[24] & !\u_clk_0|cnt [26])))
// \u_clk_0|cnt [24] = DFFEAS(\u_clk_0|Equal0~7 , GLOBAL(\clk~combout ), VCC, , , \u_clk_0|Add0~120_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_0|cnt [25]),
	.datab(\u_clk_0|cnt [27]),
	.datac(\u_clk_0|Add0~120_combout ),
	.datad(\u_clk_0|cnt [26]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Equal0~7 ),
	.regout(\u_clk_0|cnt [24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|cnt[24] .lut_mask = "0001";
defparam \u_clk_0|cnt[24] .operation_mode = "normal";
defparam \u_clk_0|cnt[24] .output_mode = "reg_and_comb";
defparam \u_clk_0|cnt[24] .register_cascade_mode = "off";
defparam \u_clk_0|cnt[24] .sum_lutc_input = "qfbk";
defparam \u_clk_0|cnt[24] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y4_N5
maxii_lcell \u_clk_0|cnt[25] (
// Equation(s):
// \u_clk_0|cnt [25] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_0|Add0~125_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_0|Add0~125_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_0|cnt [25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|cnt[25] .lut_mask = "0000";
defparam \u_clk_0|cnt[25] .operation_mode = "normal";
defparam \u_clk_0|cnt[25] .output_mode = "reg_only";
defparam \u_clk_0|cnt[25] .register_cascade_mode = "off";
defparam \u_clk_0|cnt[25] .sum_lutc_input = "datac";
defparam \u_clk_0|cnt[25] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y4_N7
maxii_lcell \u_clk_0|Equal0~4 (
// Equation(s):
// \u_clk_0|Equal0~4_combout  = (\u_clk_0|Equal0~2  & (\u_clk_0|Equal0~1  & (\u_clk_0|Equal0~0  & \u_clk_0|Equal0~3 )))

	.clk(gnd),
	.dataa(\u_clk_0|Equal0~2 ),
	.datab(\u_clk_0|Equal0~1 ),
	.datac(\u_clk_0|Equal0~0 ),
	.datad(\u_clk_0|Equal0~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Equal0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|Equal0~4 .lut_mask = "8000";
defparam \u_clk_0|Equal0~4 .operation_mode = "normal";
defparam \u_clk_0|Equal0~4 .output_mode = "comb_only";
defparam \u_clk_0|Equal0~4 .register_cascade_mode = "off";
defparam \u_clk_0|Equal0~4 .sum_lutc_input = "datac";
defparam \u_clk_0|Equal0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y4_N8
maxii_lcell \u_clk_0|Equal0~8 (
// Equation(s):
// \u_clk_0|Equal0~8_combout  = (\u_clk_0|Equal0~7  & (\u_clk_0|Equal0~5  & (\u_clk_0|Equal0~6  & \u_clk_0|Equal0~4_combout )))

	.clk(gnd),
	.dataa(\u_clk_0|Equal0~7 ),
	.datab(\u_clk_0|Equal0~5 ),
	.datac(\u_clk_0|Equal0~6 ),
	.datad(\u_clk_0|Equal0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_0|Equal0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|Equal0~8 .lut_mask = "8000";
defparam \u_clk_0|Equal0~8 .operation_mode = "normal";
defparam \u_clk_0|Equal0~8 .output_mode = "comb_only";
defparam \u_clk_0|Equal0~8 .register_cascade_mode = "off";
defparam \u_clk_0|Equal0~8 .sum_lutc_input = "datac";
defparam \u_clk_0|Equal0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y4_N3
maxii_lcell \u_clk_0|clkout (
// Equation(s):
// \u_clk_0|clkout~regout  = DFFEAS(\u_clk_0|clkout~regout  $ ((((\u_clk_0|Equal0~8_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\u_clk_0|clkout~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_0|Equal0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_0|clkout~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_0|clkout .lut_mask = "55aa";
defparam \u_clk_0|clkout .operation_mode = "normal";
defparam \u_clk_0|clkout .output_mode = "reg_only";
defparam \u_clk_0|clkout .register_cascade_mode = "off";
defparam \u_clk_0|clkout .sum_lutc_input = "datac";
defparam \u_clk_0|clkout .synch_mode = "off";
// synopsys translate_on

// Location: PIN_40,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxii_io \rst~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\rst~combout ),
	.padio(rst));
// synopsys translate_off
defparam \rst~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X6_Y4_N9
maxii_lcell \u_sequencer_num_0|code[0] (
// Equation(s):
// \u_sequencer_num_0|code [0] = DFFEAS((((!\u_sequencer_num_0|code [0]))), GLOBAL(\u_clk_0|clkout~regout ), !\rst~combout , , , , , , )

	.clk(\u_clk_0|clkout~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_sequencer_num_0|code [0]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_sequencer_num_0|code [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_sequencer_num_0|code[0] .lut_mask = "00ff";
defparam \u_sequencer_num_0|code[0] .operation_mode = "normal";
defparam \u_sequencer_num_0|code[0] .output_mode = "reg_only";
defparam \u_sequencer_num_0|code[0] .register_cascade_mode = "off";
defparam \u_sequencer_num_0|code[0] .sum_lutc_input = "datac";
defparam \u_sequencer_num_0|code[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N7
maxii_lcell \u_sequencer_num_0|code[2] (
// Equation(s):
// \u_sequencer_num_0|code [2] = DFFEAS((\u_sequencer_num_0|code [2] $ (((\u_sequencer_num_0|code [0] & \u_sequencer_num_0|code [1])))), GLOBAL(\u_clk_0|clkout~regout ), !\rst~combout , , , , , , )

	.clk(\u_clk_0|clkout~regout ),
	.dataa(vcc),
	.datab(\u_sequencer_num_0|code [0]),
	.datac(\u_sequencer_num_0|code [2]),
	.datad(\u_sequencer_num_0|code [1]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_sequencer_num_0|code [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_sequencer_num_0|code[2] .lut_mask = "3cf0";
defparam \u_sequencer_num_0|code[2] .operation_mode = "normal";
defparam \u_sequencer_num_0|code[2] .output_mode = "reg_only";
defparam \u_sequencer_num_0|code[2] .register_cascade_mode = "off";
defparam \u_sequencer_num_0|code[2] .sum_lutc_input = "datac";
defparam \u_sequencer_num_0|code[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N4
maxii_lcell \u_sequencer_num_0|code[3] (
// Equation(s):
// \u_sequencer_num_0|code [3] = DFFEAS((\u_sequencer_num_0|code [3] & ((\u_sequencer_num_0|code [1] $ (\u_sequencer_num_0|code [2])) # (!\u_sequencer_num_0|code [0]))) # (!\u_sequencer_num_0|code [3] & (\u_sequencer_num_0|code [1] & (\u_sequencer_num_0|code 
// [2] & \u_sequencer_num_0|code [0]))), GLOBAL(\u_clk_0|clkout~regout ), !\rst~combout , , , , , , )

	.clk(\u_clk_0|clkout~regout ),
	.dataa(\u_sequencer_num_0|code [3]),
	.datab(\u_sequencer_num_0|code [1]),
	.datac(\u_sequencer_num_0|code [2]),
	.datad(\u_sequencer_num_0|code [0]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_sequencer_num_0|code [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_sequencer_num_0|code[3] .lut_mask = "68aa";
defparam \u_sequencer_num_0|code[3] .operation_mode = "normal";
defparam \u_sequencer_num_0|code[3] .output_mode = "reg_only";
defparam \u_sequencer_num_0|code[3] .register_cascade_mode = "off";
defparam \u_sequencer_num_0|code[3] .sum_lutc_input = "datac";
defparam \u_sequencer_num_0|code[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N2
maxii_lcell \u_sequencer_num_0|code[1] (
// Equation(s):
// \u_sequencer_num_0|code [1] = DFFEAS((\u_sequencer_num_0|code [1] & (((!\u_sequencer_num_0|code [0])))) # (!\u_sequencer_num_0|code [1] & (\u_sequencer_num_0|code [0] & ((\u_sequencer_num_0|code [2]) # (!\u_sequencer_num_0|code [3])))), 
// GLOBAL(\u_clk_0|clkout~regout ), !\rst~combout , , , , , , )

	.clk(\u_clk_0|clkout~regout ),
	.dataa(\u_sequencer_num_0|code [3]),
	.datab(\u_sequencer_num_0|code [1]),
	.datac(\u_sequencer_num_0|code [2]),
	.datad(\u_sequencer_num_0|code [0]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_sequencer_num_0|code [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_sequencer_num_0|code[1] .lut_mask = "31cc";
defparam \u_sequencer_num_0|code[1] .operation_mode = "normal";
defparam \u_sequencer_num_0|code[1] .output_mode = "reg_only";
defparam \u_sequencer_num_0|code[1] .register_cascade_mode = "off";
defparam \u_sequencer_num_0|code[1] .sum_lutc_input = "datac";
defparam \u_sequencer_num_0|code[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N0
maxii_lcell \u_clk_1|Add0~50 (
// Equation(s):
// \u_clk_1|Add0~50_combout  = (\u_clk_1|cnt [9] $ ((\u_clk_1|Add0~47 )))
// \u_clk_1|Add0~52  = CARRY(((!\u_clk_1|Add0~47 ) # (!\u_clk_1|cnt [9])))
// \u_clk_1|Add0~52COUT1_148  = CARRY(((!\u_clk_1|Add0~47 ) # (!\u_clk_1|cnt [9])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_1|cnt [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_1|Add0~47 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Add0~50_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_1|Add0~52 ),
	.cout1(\u_clk_1|Add0~52COUT1_148 ));
// synopsys translate_off
defparam \u_clk_1|Add0~50 .cin_used = "true";
defparam \u_clk_1|Add0~50 .lut_mask = "3c3f";
defparam \u_clk_1|Add0~50 .operation_mode = "arithmetic";
defparam \u_clk_1|Add0~50 .output_mode = "comb_only";
defparam \u_clk_1|Add0~50 .register_cascade_mode = "off";
defparam \u_clk_1|Add0~50 .sum_lutc_input = "cin";
defparam \u_clk_1|Add0~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N6
maxii_lcell \u_clk_1|cnt[9] (
// Equation(s):
// \u_clk_1|cnt [9] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_1|Add0~50_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_1|Add0~50_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_1|cnt [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|cnt[9] .lut_mask = "0000";
defparam \u_clk_1|cnt[9] .operation_mode = "normal";
defparam \u_clk_1|cnt[9] .output_mode = "reg_only";
defparam \u_clk_1|cnt[9] .register_cascade_mode = "off";
defparam \u_clk_1|cnt[9] .sum_lutc_input = "datac";
defparam \u_clk_1|cnt[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y6_N1
maxii_lcell \u_clk_1|Add0~40 (
// Equation(s):
// \u_clk_1|Add0~40_combout  = (\u_clk_1|cnt [10] $ ((!(!\u_clk_1|Add0~47  & \u_clk_1|Add0~52 ) # (\u_clk_1|Add0~47  & \u_clk_1|Add0~52COUT1_148 ))))
// \u_clk_1|Add0~42  = CARRY(((\u_clk_1|cnt [10] & !\u_clk_1|Add0~52 )))
// \u_clk_1|Add0~42COUT1_149  = CARRY(((\u_clk_1|cnt [10] & !\u_clk_1|Add0~52COUT1_148 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_1|cnt [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_1|Add0~47 ),
	.cin0(\u_clk_1|Add0~52 ),
	.cin1(\u_clk_1|Add0~52COUT1_148 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Add0~40_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_1|Add0~42 ),
	.cout1(\u_clk_1|Add0~42COUT1_149 ));
// synopsys translate_off
defparam \u_clk_1|Add0~40 .cin0_used = "true";
defparam \u_clk_1|Add0~40 .cin1_used = "true";
defparam \u_clk_1|Add0~40 .cin_used = "true";
defparam \u_clk_1|Add0~40 .lut_mask = "c30c";
defparam \u_clk_1|Add0~40 .operation_mode = "arithmetic";
defparam \u_clk_1|Add0~40 .output_mode = "comb_only";
defparam \u_clk_1|Add0~40 .register_cascade_mode = "off";
defparam \u_clk_1|Add0~40 .sum_lutc_input = "cin";
defparam \u_clk_1|Add0~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N1
maxii_lcell \u_clk_1|cnt[10] (
// Equation(s):
// \u_clk_1|cnt [10] = DFFEAS(((!\u_clk_1|Equal0~8_combout  & ((\u_clk_1|Add0~40_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u_clk_1|Equal0~8_combout ),
	.datac(vcc),
	.datad(\u_clk_1|Add0~40_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_1|cnt [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|cnt[10] .lut_mask = "3300";
defparam \u_clk_1|cnt[10] .operation_mode = "normal";
defparam \u_clk_1|cnt[10] .output_mode = "reg_only";
defparam \u_clk_1|cnt[10] .register_cascade_mode = "off";
defparam \u_clk_1|cnt[10] .sum_lutc_input = "datac";
defparam \u_clk_1|cnt[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N2
maxii_lcell \u_clk_1|Add0~55 (
// Equation(s):
// \u_clk_1|Add0~55_combout  = (\u_clk_1|cnt [11] $ (((!\u_clk_1|Add0~47  & \u_clk_1|Add0~42 ) # (\u_clk_1|Add0~47  & \u_clk_1|Add0~42COUT1_149 ))))
// \u_clk_1|Add0~57  = CARRY(((!\u_clk_1|Add0~42 ) # (!\u_clk_1|cnt [11])))
// \u_clk_1|Add0~57COUT1_150  = CARRY(((!\u_clk_1|Add0~42COUT1_149 ) # (!\u_clk_1|cnt [11])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_1|cnt [11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_1|Add0~47 ),
	.cin0(\u_clk_1|Add0~42 ),
	.cin1(\u_clk_1|Add0~42COUT1_149 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Add0~55_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_1|Add0~57 ),
	.cout1(\u_clk_1|Add0~57COUT1_150 ));
// synopsys translate_off
defparam \u_clk_1|Add0~55 .cin0_used = "true";
defparam \u_clk_1|Add0~55 .cin1_used = "true";
defparam \u_clk_1|Add0~55 .cin_used = "true";
defparam \u_clk_1|Add0~55 .lut_mask = "3c3f";
defparam \u_clk_1|Add0~55 .operation_mode = "arithmetic";
defparam \u_clk_1|Add0~55 .output_mode = "comb_only";
defparam \u_clk_1|Add0~55 .register_cascade_mode = "off";
defparam \u_clk_1|Add0~55 .sum_lutc_input = "cin";
defparam \u_clk_1|Add0~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N0
maxii_lcell \u_clk_1|cnt[11] (
// Equation(s):
// \u_clk_1|cnt [11] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_1|Add0~55_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_1|Add0~55_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_1|cnt [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|cnt[11] .lut_mask = "0000";
defparam \u_clk_1|cnt[11] .operation_mode = "normal";
defparam \u_clk_1|cnt[11] .output_mode = "reg_only";
defparam \u_clk_1|cnt[11] .register_cascade_mode = "off";
defparam \u_clk_1|cnt[11] .sum_lutc_input = "datac";
defparam \u_clk_1|cnt[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y6_N5
maxii_lcell \u_clk_1|Add0~10 (
// Equation(s):
// \u_clk_1|Add0~10_combout  = (\u_clk_1|cnt [4] $ ((!\u_clk_1|Add0~17 )))
// \u_clk_1|Add0~12  = CARRY(((\u_clk_1|cnt [4] & !\u_clk_1|Add0~17 )))
// \u_clk_1|Add0~12COUT1_144  = CARRY(((\u_clk_1|cnt [4] & !\u_clk_1|Add0~17 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_1|cnt [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_1|Add0~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_1|Add0~12 ),
	.cout1(\u_clk_1|Add0~12COUT1_144 ));
// synopsys translate_off
defparam \u_clk_1|Add0~10 .cin_used = "true";
defparam \u_clk_1|Add0~10 .lut_mask = "c30c";
defparam \u_clk_1|Add0~10 .operation_mode = "arithmetic";
defparam \u_clk_1|Add0~10 .output_mode = "comb_only";
defparam \u_clk_1|Add0~10 .register_cascade_mode = "off";
defparam \u_clk_1|Add0~10 .sum_lutc_input = "cin";
defparam \u_clk_1|Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N2
maxii_lcell \u_clk_1|cnt[4] (
// Equation(s):
// \u_clk_1|cnt [4] = DFFEAS((((\u_clk_1|Add0~10_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_1|Add0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_1|cnt [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|cnt[4] .lut_mask = "ff00";
defparam \u_clk_1|cnt[4] .operation_mode = "normal";
defparam \u_clk_1|cnt[4] .output_mode = "reg_only";
defparam \u_clk_1|cnt[4] .register_cascade_mode = "off";
defparam \u_clk_1|cnt[4] .sum_lutc_input = "datac";
defparam \u_clk_1|cnt[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N6
maxii_lcell \u_clk_1|Add0~5 (
// Equation(s):
// \u_clk_1|Add0~5_combout  = (\u_clk_1|cnt [5] $ (((!\u_clk_1|Add0~17  & \u_clk_1|Add0~12 ) # (\u_clk_1|Add0~17  & \u_clk_1|Add0~12COUT1_144 ))))
// \u_clk_1|Add0~7  = CARRY(((!\u_clk_1|Add0~12 ) # (!\u_clk_1|cnt [5])))
// \u_clk_1|Add0~7COUT1_145  = CARRY(((!\u_clk_1|Add0~12COUT1_144 ) # (!\u_clk_1|cnt [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_1|cnt [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_1|Add0~17 ),
	.cin0(\u_clk_1|Add0~12 ),
	.cin1(\u_clk_1|Add0~12COUT1_144 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_1|Add0~7 ),
	.cout1(\u_clk_1|Add0~7COUT1_145 ));
// synopsys translate_off
defparam \u_clk_1|Add0~5 .cin0_used = "true";
defparam \u_clk_1|Add0~5 .cin1_used = "true";
defparam \u_clk_1|Add0~5 .cin_used = "true";
defparam \u_clk_1|Add0~5 .lut_mask = "3c3f";
defparam \u_clk_1|Add0~5 .operation_mode = "arithmetic";
defparam \u_clk_1|Add0~5 .output_mode = "comb_only";
defparam \u_clk_1|Add0~5 .register_cascade_mode = "off";
defparam \u_clk_1|Add0~5 .sum_lutc_input = "cin";
defparam \u_clk_1|Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N7
maxii_lcell \u_clk_1|cnt[5] (
// Equation(s):
// \u_clk_1|cnt [5] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_1|Add0~5_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_1|Add0~5_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_1|cnt [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|cnt[5] .lut_mask = "0000";
defparam \u_clk_1|cnt[5] .operation_mode = "normal";
defparam \u_clk_1|cnt[5] .output_mode = "reg_only";
defparam \u_clk_1|cnt[5] .register_cascade_mode = "off";
defparam \u_clk_1|cnt[5] .sum_lutc_input = "datac";
defparam \u_clk_1|cnt[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y6_N7
maxii_lcell \u_clk_1|Add0~0 (
// Equation(s):
// \u_clk_1|Add0~0_combout  = (\u_clk_1|cnt [6] $ ((!(!\u_clk_1|Add0~17  & \u_clk_1|Add0~7 ) # (\u_clk_1|Add0~17  & \u_clk_1|Add0~7COUT1_145 ))))
// \u_clk_1|Add0~2  = CARRY(((\u_clk_1|cnt [6] & !\u_clk_1|Add0~7 )))
// \u_clk_1|Add0~2COUT1_146  = CARRY(((\u_clk_1|cnt [6] & !\u_clk_1|Add0~7COUT1_145 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_1|cnt [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_1|Add0~17 ),
	.cin0(\u_clk_1|Add0~7 ),
	.cin1(\u_clk_1|Add0~7COUT1_145 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_1|Add0~2 ),
	.cout1(\u_clk_1|Add0~2COUT1_146 ));
// synopsys translate_off
defparam \u_clk_1|Add0~0 .cin0_used = "true";
defparam \u_clk_1|Add0~0 .cin1_used = "true";
defparam \u_clk_1|Add0~0 .cin_used = "true";
defparam \u_clk_1|Add0~0 .lut_mask = "c30c";
defparam \u_clk_1|Add0~0 .operation_mode = "arithmetic";
defparam \u_clk_1|Add0~0 .output_mode = "comb_only";
defparam \u_clk_1|Add0~0 .register_cascade_mode = "off";
defparam \u_clk_1|Add0~0 .sum_lutc_input = "cin";
defparam \u_clk_1|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N8
maxii_lcell \u_clk_1|cnt[6] (
// Equation(s):
// \u_clk_1|Equal0~0  = (!\u_clk_1|cnt [3] & (!\u_clk_1|cnt [5] & (!B6_cnt[6] & !\u_clk_1|cnt [4])))
// \u_clk_1|cnt [6] = DFFEAS(\u_clk_1|Equal0~0 , GLOBAL(\clk~combout ), VCC, , , \u_clk_1|Add0~0_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_1|cnt [3]),
	.datab(\u_clk_1|cnt [5]),
	.datac(\u_clk_1|Add0~0_combout ),
	.datad(\u_clk_1|cnt [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Equal0~0 ),
	.regout(\u_clk_1|cnt [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|cnt[6] .lut_mask = "0001";
defparam \u_clk_1|cnt[6] .operation_mode = "normal";
defparam \u_clk_1|cnt[6] .output_mode = "reg_and_comb";
defparam \u_clk_1|cnt[6] .register_cascade_mode = "off";
defparam \u_clk_1|cnt[6] .sum_lutc_input = "qfbk";
defparam \u_clk_1|cnt[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y6_N8
maxii_lcell \u_clk_1|Add0~20 (
// Equation(s):
// \u_clk_1|Add0~20_combout  = (\u_clk_1|cnt [7] $ (((!\u_clk_1|Add0~17  & \u_clk_1|Add0~2 ) # (\u_clk_1|Add0~17  & \u_clk_1|Add0~2COUT1_146 ))))
// \u_clk_1|Add0~22  = CARRY(((!\u_clk_1|Add0~2 ) # (!\u_clk_1|cnt [7])))
// \u_clk_1|Add0~22COUT1_147  = CARRY(((!\u_clk_1|Add0~2COUT1_146 ) # (!\u_clk_1|cnt [7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_1|cnt [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_1|Add0~17 ),
	.cin0(\u_clk_1|Add0~2 ),
	.cin1(\u_clk_1|Add0~2COUT1_146 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Add0~20_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_1|Add0~22 ),
	.cout1(\u_clk_1|Add0~22COUT1_147 ));
// synopsys translate_off
defparam \u_clk_1|Add0~20 .cin0_used = "true";
defparam \u_clk_1|Add0~20 .cin1_used = "true";
defparam \u_clk_1|Add0~20 .cin_used = "true";
defparam \u_clk_1|Add0~20 .lut_mask = "3c3f";
defparam \u_clk_1|Add0~20 .operation_mode = "arithmetic";
defparam \u_clk_1|Add0~20 .output_mode = "comb_only";
defparam \u_clk_1|Add0~20 .register_cascade_mode = "off";
defparam \u_clk_1|Add0~20 .sum_lutc_input = "cin";
defparam \u_clk_1|Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N6
maxii_lcell \u_clk_1|cnt[7] (
// Equation(s):
// \u_clk_1|cnt [7] = DFFEAS(((!\u_clk_1|Equal0~8_combout  & ((\u_clk_1|Add0~20_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u_clk_1|Equal0~8_combout ),
	.datac(vcc),
	.datad(\u_clk_1|Add0~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_1|cnt [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|cnt[7] .lut_mask = "3300";
defparam \u_clk_1|cnt[7] .operation_mode = "normal";
defparam \u_clk_1|cnt[7] .output_mode = "reg_only";
defparam \u_clk_1|cnt[7] .register_cascade_mode = "off";
defparam \u_clk_1|cnt[7] .sum_lutc_input = "datac";
defparam \u_clk_1|cnt[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N1
maxii_lcell \u_clk_1|Add0~35 (
// Equation(s):
// \u_clk_1|Add0~35_combout  = ((!\u_clk_1|cnt [0]))
// \u_clk_1|Add0~37  = CARRY(((\u_clk_1|cnt [0])))
// \u_clk_1|Add0~37COUT1_141  = CARRY(((\u_clk_1|cnt [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_1|cnt [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Add0~35_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_1|Add0~37 ),
	.cout1(\u_clk_1|Add0~37COUT1_141 ));
// synopsys translate_off
defparam \u_clk_1|Add0~35 .lut_mask = "33cc";
defparam \u_clk_1|Add0~35 .operation_mode = "arithmetic";
defparam \u_clk_1|Add0~35 .output_mode = "comb_only";
defparam \u_clk_1|Add0~35 .register_cascade_mode = "off";
defparam \u_clk_1|Add0~35 .sum_lutc_input = "datac";
defparam \u_clk_1|Add0~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N6
maxii_lcell \u_clk_1|cnt[0] (
// Equation(s):
// \u_clk_1|cnt [0] = DFFEAS((((\u_clk_1|Add0~35_combout  & !\u_clk_1|Equal0~8_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_1|Add0~35_combout ),
	.datad(\u_clk_1|Equal0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_1|cnt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|cnt[0] .lut_mask = "00f0";
defparam \u_clk_1|cnt[0] .operation_mode = "normal";
defparam \u_clk_1|cnt[0] .output_mode = "reg_only";
defparam \u_clk_1|cnt[0] .register_cascade_mode = "off";
defparam \u_clk_1|cnt[0] .sum_lutc_input = "datac";
defparam \u_clk_1|cnt[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N2
maxii_lcell \u_clk_1|Add0~30 (
// Equation(s):
// \u_clk_1|Add0~30_combout  = (\u_clk_1|cnt [1] $ ((\u_clk_1|Add0~37 )))
// \u_clk_1|Add0~32  = CARRY(((!\u_clk_1|Add0~37 ) # (!\u_clk_1|cnt [1])))
// \u_clk_1|Add0~32COUT1_142  = CARRY(((!\u_clk_1|Add0~37COUT1_141 ) # (!\u_clk_1|cnt [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_1|cnt [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u_clk_1|Add0~37 ),
	.cin1(\u_clk_1|Add0~37COUT1_141 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Add0~30_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_1|Add0~32 ),
	.cout1(\u_clk_1|Add0~32COUT1_142 ));
// synopsys translate_off
defparam \u_clk_1|Add0~30 .cin0_used = "true";
defparam \u_clk_1|Add0~30 .cin1_used = "true";
defparam \u_clk_1|Add0~30 .lut_mask = "3c3f";
defparam \u_clk_1|Add0~30 .operation_mode = "arithmetic";
defparam \u_clk_1|Add0~30 .output_mode = "comb_only";
defparam \u_clk_1|Add0~30 .register_cascade_mode = "off";
defparam \u_clk_1|Add0~30 .sum_lutc_input = "cin";
defparam \u_clk_1|Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N0
maxii_lcell \u_clk_1|cnt[1] (
// Equation(s):
// \u_clk_1|cnt [1] = DFFEAS((((\u_clk_1|Add0~30_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_1|Add0~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_1|cnt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|cnt[1] .lut_mask = "ff00";
defparam \u_clk_1|cnt[1] .operation_mode = "normal";
defparam \u_clk_1|cnt[1] .output_mode = "reg_only";
defparam \u_clk_1|cnt[1] .register_cascade_mode = "off";
defparam \u_clk_1|cnt[1] .sum_lutc_input = "datac";
defparam \u_clk_1|cnt[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y6_N3
maxii_lcell \u_clk_1|Add0~25 (
// Equation(s):
// \u_clk_1|Add0~25_combout  = (\u_clk_1|cnt [2] $ ((!\u_clk_1|Add0~32 )))
// \u_clk_1|Add0~27  = CARRY(((\u_clk_1|cnt [2] & !\u_clk_1|Add0~32 )))
// \u_clk_1|Add0~27COUT1_143  = CARRY(((\u_clk_1|cnt [2] & !\u_clk_1|Add0~32COUT1_142 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_1|cnt [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u_clk_1|Add0~32 ),
	.cin1(\u_clk_1|Add0~32COUT1_142 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Add0~25_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_1|Add0~27 ),
	.cout1(\u_clk_1|Add0~27COUT1_143 ));
// synopsys translate_off
defparam \u_clk_1|Add0~25 .cin0_used = "true";
defparam \u_clk_1|Add0~25 .cin1_used = "true";
defparam \u_clk_1|Add0~25 .lut_mask = "c30c";
defparam \u_clk_1|Add0~25 .operation_mode = "arithmetic";
defparam \u_clk_1|Add0~25 .output_mode = "comb_only";
defparam \u_clk_1|Add0~25 .register_cascade_mode = "off";
defparam \u_clk_1|Add0~25 .sum_lutc_input = "cin";
defparam \u_clk_1|Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N7
maxii_lcell \u_clk_1|cnt[2] (
// Equation(s):
// \u_clk_1|Equal0~1  = (\u_clk_1|cnt [7] & (!\u_clk_1|cnt [0] & (!B6_cnt[2] & !\u_clk_1|cnt [1])))
// \u_clk_1|cnt [2] = DFFEAS(\u_clk_1|Equal0~1 , GLOBAL(\clk~combout ), VCC, , , \u_clk_1|Add0~25_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_1|cnt [7]),
	.datab(\u_clk_1|cnt [0]),
	.datac(\u_clk_1|Add0~25_combout ),
	.datad(\u_clk_1|cnt [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Equal0~1 ),
	.regout(\u_clk_1|cnt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|cnt[2] .lut_mask = "0002";
defparam \u_clk_1|cnt[2] .operation_mode = "normal";
defparam \u_clk_1|cnt[2] .output_mode = "reg_and_comb";
defparam \u_clk_1|cnt[2] .register_cascade_mode = "off";
defparam \u_clk_1|cnt[2] .sum_lutc_input = "qfbk";
defparam \u_clk_1|cnt[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y6_N4
maxii_lcell \u_clk_1|Add0~15 (
// Equation(s):
// \u_clk_1|Add0~15_combout  = (\u_clk_1|cnt [3] $ ((\u_clk_1|Add0~27 )))
// \u_clk_1|Add0~17  = CARRY(((!\u_clk_1|Add0~27COUT1_143 ) # (!\u_clk_1|cnt [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_1|cnt [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u_clk_1|Add0~27 ),
	.cin1(\u_clk_1|Add0~27COUT1_143 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Add0~15_combout ),
	.regout(),
	.cout(\u_clk_1|Add0~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|Add0~15 .cin0_used = "true";
defparam \u_clk_1|Add0~15 .cin1_used = "true";
defparam \u_clk_1|Add0~15 .lut_mask = "3c3f";
defparam \u_clk_1|Add0~15 .operation_mode = "arithmetic";
defparam \u_clk_1|Add0~15 .output_mode = "comb_only";
defparam \u_clk_1|Add0~15 .register_cascade_mode = "off";
defparam \u_clk_1|Add0~15 .sum_lutc_input = "cin";
defparam \u_clk_1|Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N4
maxii_lcell \u_clk_1|cnt[3] (
// Equation(s):
// \u_clk_1|cnt [3] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_1|Add0~15_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_1|Add0~15_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_1|cnt [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|cnt[3] .lut_mask = "0000";
defparam \u_clk_1|cnt[3] .operation_mode = "normal";
defparam \u_clk_1|cnt[3] .output_mode = "reg_only";
defparam \u_clk_1|cnt[3] .register_cascade_mode = "off";
defparam \u_clk_1|cnt[3] .sum_lutc_input = "datac";
defparam \u_clk_1|cnt[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y6_N9
maxii_lcell \u_clk_1|Add0~45 (
// Equation(s):
// \u_clk_1|Add0~45_combout  = (\u_clk_1|cnt [8] $ ((!(!\u_clk_1|Add0~17  & \u_clk_1|Add0~22 ) # (\u_clk_1|Add0~17  & \u_clk_1|Add0~22COUT1_147 ))))
// \u_clk_1|Add0~47  = CARRY(((\u_clk_1|cnt [8] & !\u_clk_1|Add0~22COUT1_147 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_1|cnt [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_1|Add0~17 ),
	.cin0(\u_clk_1|Add0~22 ),
	.cin1(\u_clk_1|Add0~22COUT1_147 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Add0~45_combout ),
	.regout(),
	.cout(\u_clk_1|Add0~47 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|Add0~45 .cin0_used = "true";
defparam \u_clk_1|Add0~45 .cin1_used = "true";
defparam \u_clk_1|Add0~45 .cin_used = "true";
defparam \u_clk_1|Add0~45 .lut_mask = "c30c";
defparam \u_clk_1|Add0~45 .operation_mode = "arithmetic";
defparam \u_clk_1|Add0~45 .output_mode = "comb_only";
defparam \u_clk_1|Add0~45 .register_cascade_mode = "off";
defparam \u_clk_1|Add0~45 .sum_lutc_input = "cin";
defparam \u_clk_1|Add0~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N7
maxii_lcell \u_clk_1|cnt[8] (
// Equation(s):
// \u_clk_1|Equal0~2  = (!\u_clk_1|cnt [9] & (!\u_clk_1|cnt [11] & (!B6_cnt[8] & \u_clk_1|cnt [10])))
// \u_clk_1|cnt [8] = DFFEAS(\u_clk_1|Equal0~2 , GLOBAL(\clk~combout ), VCC, , , \u_clk_1|Add0~45_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_1|cnt [9]),
	.datab(\u_clk_1|cnt [11]),
	.datac(\u_clk_1|Add0~45_combout ),
	.datad(\u_clk_1|cnt [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Equal0~2 ),
	.regout(\u_clk_1|cnt [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|cnt[8] .lut_mask = "0100";
defparam \u_clk_1|cnt[8] .operation_mode = "normal";
defparam \u_clk_1|cnt[8] .output_mode = "reg_and_comb";
defparam \u_clk_1|cnt[8] .register_cascade_mode = "off";
defparam \u_clk_1|cnt[8] .sum_lutc_input = "qfbk";
defparam \u_clk_1|cnt[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y6_N5
maxii_lcell \u_clk_1|Add0~75 (
// Equation(s):
// \u_clk_1|Add0~75_combout  = (\u_clk_1|cnt [14] $ ((!\u_clk_1|Add0~72 )))
// \u_clk_1|Add0~77  = CARRY(((\u_clk_1|cnt [14] & !\u_clk_1|Add0~72 )))
// \u_clk_1|Add0~77COUT1_152  = CARRY(((\u_clk_1|cnt [14] & !\u_clk_1|Add0~72 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_1|cnt [14]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_1|Add0~72 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Add0~75_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_1|Add0~77 ),
	.cout1(\u_clk_1|Add0~77COUT1_152 ));
// synopsys translate_off
defparam \u_clk_1|Add0~75 .cin_used = "true";
defparam \u_clk_1|Add0~75 .lut_mask = "c30c";
defparam \u_clk_1|Add0~75 .operation_mode = "arithmetic";
defparam \u_clk_1|Add0~75 .output_mode = "comb_only";
defparam \u_clk_1|Add0~75 .register_cascade_mode = "off";
defparam \u_clk_1|Add0~75 .sum_lutc_input = "cin";
defparam \u_clk_1|Add0~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N4
maxii_lcell \u_clk_1|cnt[14] (
// Equation(s):
// \u_clk_1|cnt [14] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_1|Add0~75_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_1|Add0~75_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_1|cnt [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|cnt[14] .lut_mask = "0000";
defparam \u_clk_1|cnt[14] .operation_mode = "normal";
defparam \u_clk_1|cnt[14] .output_mode = "reg_only";
defparam \u_clk_1|cnt[14] .register_cascade_mode = "off";
defparam \u_clk_1|cnt[14] .sum_lutc_input = "datac";
defparam \u_clk_1|cnt[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y6_N3
maxii_lcell \u_clk_1|Add0~65 (
// Equation(s):
// \u_clk_1|Add0~65_combout  = (\u_clk_1|cnt [12] $ ((!(!\u_clk_1|Add0~47  & \u_clk_1|Add0~57 ) # (\u_clk_1|Add0~47  & \u_clk_1|Add0~57COUT1_150 ))))
// \u_clk_1|Add0~67  = CARRY(((\u_clk_1|cnt [12] & !\u_clk_1|Add0~57 )))
// \u_clk_1|Add0~67COUT1_151  = CARRY(((\u_clk_1|cnt [12] & !\u_clk_1|Add0~57COUT1_150 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_1|cnt [12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_1|Add0~47 ),
	.cin0(\u_clk_1|Add0~57 ),
	.cin1(\u_clk_1|Add0~57COUT1_150 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Add0~65_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_1|Add0~67 ),
	.cout1(\u_clk_1|Add0~67COUT1_151 ));
// synopsys translate_off
defparam \u_clk_1|Add0~65 .cin0_used = "true";
defparam \u_clk_1|Add0~65 .cin1_used = "true";
defparam \u_clk_1|Add0~65 .cin_used = "true";
defparam \u_clk_1|Add0~65 .lut_mask = "c30c";
defparam \u_clk_1|Add0~65 .operation_mode = "arithmetic";
defparam \u_clk_1|Add0~65 .output_mode = "comb_only";
defparam \u_clk_1|Add0~65 .register_cascade_mode = "off";
defparam \u_clk_1|Add0~65 .sum_lutc_input = "cin";
defparam \u_clk_1|Add0~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N6
maxii_lcell \u_clk_1|Add0~60 (
// Equation(s):
// \u_clk_1|Add0~60_combout  = (\u_clk_1|cnt [15] $ (((!\u_clk_1|Add0~72  & \u_clk_1|Add0~77 ) # (\u_clk_1|Add0~72  & \u_clk_1|Add0~77COUT1_152 ))))
// \u_clk_1|Add0~62  = CARRY(((!\u_clk_1|Add0~77 ) # (!\u_clk_1|cnt [15])))
// \u_clk_1|Add0~62COUT1_153  = CARRY(((!\u_clk_1|Add0~77COUT1_152 ) # (!\u_clk_1|cnt [15])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_1|cnt [15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_1|Add0~72 ),
	.cin0(\u_clk_1|Add0~77 ),
	.cin1(\u_clk_1|Add0~77COUT1_152 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Add0~60_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_1|Add0~62 ),
	.cout1(\u_clk_1|Add0~62COUT1_153 ));
// synopsys translate_off
defparam \u_clk_1|Add0~60 .cin0_used = "true";
defparam \u_clk_1|Add0~60 .cin1_used = "true";
defparam \u_clk_1|Add0~60 .cin_used = "true";
defparam \u_clk_1|Add0~60 .lut_mask = "3c3f";
defparam \u_clk_1|Add0~60 .operation_mode = "arithmetic";
defparam \u_clk_1|Add0~60 .output_mode = "comb_only";
defparam \u_clk_1|Add0~60 .register_cascade_mode = "off";
defparam \u_clk_1|Add0~60 .sum_lutc_input = "cin";
defparam \u_clk_1|Add0~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N8
maxii_lcell \u_clk_1|cnt[15] (
// Equation(s):
// \u_clk_1|cnt [15] = DFFEAS(((!\u_clk_1|Equal0~8_combout  & ((\u_clk_1|Add0~60_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u_clk_1|Equal0~8_combout ),
	.datac(vcc),
	.datad(\u_clk_1|Add0~60_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_1|cnt [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|cnt[15] .lut_mask = "3300";
defparam \u_clk_1|cnt[15] .operation_mode = "normal";
defparam \u_clk_1|cnt[15] .output_mode = "reg_only";
defparam \u_clk_1|cnt[15] .register_cascade_mode = "off";
defparam \u_clk_1|cnt[15] .sum_lutc_input = "datac";
defparam \u_clk_1|cnt[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N5
maxii_lcell \u_clk_1|cnt[12] (
// Equation(s):
// \u_clk_1|Equal0~3  = (!\u_clk_1|cnt [14] & (!\u_clk_1|cnt [13] & (!B6_cnt[12] & \u_clk_1|cnt [15])))
// \u_clk_1|cnt [12] = DFFEAS(\u_clk_1|Equal0~3 , GLOBAL(\clk~combout ), VCC, , , \u_clk_1|Add0~65_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_1|cnt [14]),
	.datab(\u_clk_1|cnt [13]),
	.datac(\u_clk_1|Add0~65_combout ),
	.datad(\u_clk_1|cnt [15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Equal0~3 ),
	.regout(\u_clk_1|cnt [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|cnt[12] .lut_mask = "0100";
defparam \u_clk_1|cnt[12] .operation_mode = "normal";
defparam \u_clk_1|cnt[12] .output_mode = "reg_and_comb";
defparam \u_clk_1|cnt[12] .register_cascade_mode = "off";
defparam \u_clk_1|cnt[12] .sum_lutc_input = "qfbk";
defparam \u_clk_1|cnt[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y6_N4
maxii_lcell \u_clk_1|Add0~70 (
// Equation(s):
// \u_clk_1|Add0~70_combout  = (\u_clk_1|cnt [13] $ (((!\u_clk_1|Add0~47  & \u_clk_1|Add0~67 ) # (\u_clk_1|Add0~47  & \u_clk_1|Add0~67COUT1_151 ))))
// \u_clk_1|Add0~72  = CARRY(((!\u_clk_1|Add0~67COUT1_151 ) # (!\u_clk_1|cnt [13])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_1|cnt [13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_1|Add0~47 ),
	.cin0(\u_clk_1|Add0~67 ),
	.cin1(\u_clk_1|Add0~67COUT1_151 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Add0~70_combout ),
	.regout(),
	.cout(\u_clk_1|Add0~72 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|Add0~70 .cin0_used = "true";
defparam \u_clk_1|Add0~70 .cin1_used = "true";
defparam \u_clk_1|Add0~70 .cin_used = "true";
defparam \u_clk_1|Add0~70 .lut_mask = "3c3f";
defparam \u_clk_1|Add0~70 .operation_mode = "arithmetic";
defparam \u_clk_1|Add0~70 .output_mode = "comb_only";
defparam \u_clk_1|Add0~70 .register_cascade_mode = "off";
defparam \u_clk_1|Add0~70 .sum_lutc_input = "cin";
defparam \u_clk_1|Add0~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N2
maxii_lcell \u_clk_1|cnt[13] (
// Equation(s):
// \u_clk_1|cnt [13] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_1|Add0~70_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_1|Add0~70_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_1|cnt [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|cnt[13] .lut_mask = "0000";
defparam \u_clk_1|cnt[13] .operation_mode = "normal";
defparam \u_clk_1|cnt[13] .output_mode = "reg_only";
defparam \u_clk_1|cnt[13] .register_cascade_mode = "off";
defparam \u_clk_1|cnt[13] .sum_lutc_input = "datac";
defparam \u_clk_1|cnt[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y6_N0
maxii_lcell \u_clk_1|Add0~90 (
// Equation(s):
// \u_clk_1|Add0~90_combout  = (\u_clk_1|cnt [19] $ ((\u_clk_1|Add0~87 )))
// \u_clk_1|Add0~92  = CARRY(((!\u_clk_1|Add0~87 ) # (!\u_clk_1|cnt [19])))
// \u_clk_1|Add0~92COUT1_156  = CARRY(((!\u_clk_1|Add0~87 ) # (!\u_clk_1|cnt [19])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_1|cnt [19]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_1|Add0~87 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Add0~90_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_1|Add0~92 ),
	.cout1(\u_clk_1|Add0~92COUT1_156 ));
// synopsys translate_off
defparam \u_clk_1|Add0~90 .cin_used = "true";
defparam \u_clk_1|Add0~90 .lut_mask = "3c3f";
defparam \u_clk_1|Add0~90 .operation_mode = "arithmetic";
defparam \u_clk_1|Add0~90 .output_mode = "comb_only";
defparam \u_clk_1|Add0~90 .register_cascade_mode = "off";
defparam \u_clk_1|Add0~90 .sum_lutc_input = "cin";
defparam \u_clk_1|Add0~90 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N4
maxii_lcell \u_clk_1|cnt[19] (
// Equation(s):
// \u_clk_1|cnt [19] = DFFEAS(((!\u_clk_1|Equal0~8_combout  & ((\u_clk_1|Add0~90_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u_clk_1|Equal0~8_combout ),
	.datac(vcc),
	.datad(\u_clk_1|Add0~90_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_1|cnt [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|cnt[19] .lut_mask = "3300";
defparam \u_clk_1|cnt[19] .operation_mode = "normal";
defparam \u_clk_1|cnt[19] .output_mode = "reg_only";
defparam \u_clk_1|cnt[19] .register_cascade_mode = "off";
defparam \u_clk_1|cnt[19] .sum_lutc_input = "datac";
defparam \u_clk_1|cnt[19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N7
maxii_lcell \u_clk_1|Add0~95 (
// Equation(s):
// \u_clk_1|Add0~95_combout  = (\u_clk_1|cnt [16] $ ((!(!\u_clk_1|Add0~72  & \u_clk_1|Add0~62 ) # (\u_clk_1|Add0~72  & \u_clk_1|Add0~62COUT1_153 ))))
// \u_clk_1|Add0~97  = CARRY(((\u_clk_1|cnt [16] & !\u_clk_1|Add0~62 )))
// \u_clk_1|Add0~97COUT1_154  = CARRY(((\u_clk_1|cnt [16] & !\u_clk_1|Add0~62COUT1_153 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_1|cnt [16]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_1|Add0~72 ),
	.cin0(\u_clk_1|Add0~62 ),
	.cin1(\u_clk_1|Add0~62COUT1_153 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Add0~95_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_1|Add0~97 ),
	.cout1(\u_clk_1|Add0~97COUT1_154 ));
// synopsys translate_off
defparam \u_clk_1|Add0~95 .cin0_used = "true";
defparam \u_clk_1|Add0~95 .cin1_used = "true";
defparam \u_clk_1|Add0~95 .cin_used = "true";
defparam \u_clk_1|Add0~95 .lut_mask = "c30c";
defparam \u_clk_1|Add0~95 .operation_mode = "arithmetic";
defparam \u_clk_1|Add0~95 .output_mode = "comb_only";
defparam \u_clk_1|Add0~95 .register_cascade_mode = "off";
defparam \u_clk_1|Add0~95 .sum_lutc_input = "cin";
defparam \u_clk_1|Add0~95 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N9
maxii_lcell \u_clk_1|cnt[16] (
// Equation(s):
// \u_clk_1|Equal0~5  = (\u_clk_1|cnt [18] & (\u_clk_1|cnt [19] & (!B6_cnt[16] & \u_clk_1|cnt [17])))
// \u_clk_1|cnt [16] = DFFEAS(\u_clk_1|Equal0~5 , GLOBAL(\clk~combout ), VCC, , , \u_clk_1|Add0~95_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_1|cnt [18]),
	.datab(\u_clk_1|cnt [19]),
	.datac(\u_clk_1|Add0~95_combout ),
	.datad(\u_clk_1|cnt [17]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Equal0~5 ),
	.regout(\u_clk_1|cnt [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|cnt[16] .lut_mask = "0800";
defparam \u_clk_1|cnt[16] .operation_mode = "normal";
defparam \u_clk_1|cnt[16] .output_mode = "reg_and_comb";
defparam \u_clk_1|cnt[16] .register_cascade_mode = "off";
defparam \u_clk_1|cnt[16] .sum_lutc_input = "qfbk";
defparam \u_clk_1|cnt[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y6_N8
maxii_lcell \u_clk_1|Add0~80 (
// Equation(s):
// \u_clk_1|Add0~80_combout  = (\u_clk_1|cnt [17] $ (((!\u_clk_1|Add0~72  & \u_clk_1|Add0~97 ) # (\u_clk_1|Add0~72  & \u_clk_1|Add0~97COUT1_154 ))))
// \u_clk_1|Add0~82  = CARRY(((!\u_clk_1|Add0~97 ) # (!\u_clk_1|cnt [17])))
// \u_clk_1|Add0~82COUT1_155  = CARRY(((!\u_clk_1|Add0~97COUT1_154 ) # (!\u_clk_1|cnt [17])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_1|cnt [17]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_1|Add0~72 ),
	.cin0(\u_clk_1|Add0~97 ),
	.cin1(\u_clk_1|Add0~97COUT1_154 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Add0~80_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_1|Add0~82 ),
	.cout1(\u_clk_1|Add0~82COUT1_155 ));
// synopsys translate_off
defparam \u_clk_1|Add0~80 .cin0_used = "true";
defparam \u_clk_1|Add0~80 .cin1_used = "true";
defparam \u_clk_1|Add0~80 .cin_used = "true";
defparam \u_clk_1|Add0~80 .lut_mask = "3c3f";
defparam \u_clk_1|Add0~80 .operation_mode = "arithmetic";
defparam \u_clk_1|Add0~80 .output_mode = "comb_only";
defparam \u_clk_1|Add0~80 .register_cascade_mode = "off";
defparam \u_clk_1|Add0~80 .sum_lutc_input = "cin";
defparam \u_clk_1|Add0~80 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N3
maxii_lcell \u_clk_1|cnt[17] (
// Equation(s):
// \u_clk_1|cnt [17] = DFFEAS((((\u_clk_1|Add0~80_combout  & !\u_clk_1|Equal0~8_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_1|Add0~80_combout ),
	.datad(\u_clk_1|Equal0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_1|cnt [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|cnt[17] .lut_mask = "00f0";
defparam \u_clk_1|cnt[17] .operation_mode = "normal";
defparam \u_clk_1|cnt[17] .output_mode = "reg_only";
defparam \u_clk_1|cnt[17] .register_cascade_mode = "off";
defparam \u_clk_1|cnt[17] .sum_lutc_input = "datac";
defparam \u_clk_1|cnt[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y6_N9
maxii_lcell \u_clk_1|Add0~85 (
// Equation(s):
// \u_clk_1|Add0~85_combout  = (\u_clk_1|cnt [18] $ ((!(!\u_clk_1|Add0~72  & \u_clk_1|Add0~82 ) # (\u_clk_1|Add0~72  & \u_clk_1|Add0~82COUT1_155 ))))
// \u_clk_1|Add0~87  = CARRY(((\u_clk_1|cnt [18] & !\u_clk_1|Add0~82COUT1_155 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_1|cnt [18]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_1|Add0~72 ),
	.cin0(\u_clk_1|Add0~82 ),
	.cin1(\u_clk_1|Add0~82COUT1_155 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Add0~85_combout ),
	.regout(),
	.cout(\u_clk_1|Add0~87 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|Add0~85 .cin0_used = "true";
defparam \u_clk_1|Add0~85 .cin1_used = "true";
defparam \u_clk_1|Add0~85 .cin_used = "true";
defparam \u_clk_1|Add0~85 .lut_mask = "c30c";
defparam \u_clk_1|Add0~85 .operation_mode = "arithmetic";
defparam \u_clk_1|Add0~85 .output_mode = "comb_only";
defparam \u_clk_1|Add0~85 .register_cascade_mode = "off";
defparam \u_clk_1|Add0~85 .sum_lutc_input = "cin";
defparam \u_clk_1|Add0~85 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N9
maxii_lcell \u_clk_1|cnt[18] (
// Equation(s):
// \u_clk_1|cnt [18] = DFFEAS(((!\u_clk_1|Equal0~8_combout  & ((\u_clk_1|Add0~85_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u_clk_1|Equal0~8_combout ),
	.datac(vcc),
	.datad(\u_clk_1|Add0~85_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_1|cnt [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|cnt[18] .lut_mask = "3300";
defparam \u_clk_1|cnt[18] .operation_mode = "normal";
defparam \u_clk_1|cnt[18] .output_mode = "reg_only";
defparam \u_clk_1|cnt[18] .register_cascade_mode = "off";
defparam \u_clk_1|cnt[18] .sum_lutc_input = "datac";
defparam \u_clk_1|cnt[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N1
maxii_lcell \u_clk_1|Add0~100 (
// Equation(s):
// \u_clk_1|Add0~100_combout  = \u_clk_1|cnt [20] $ ((((!(!\u_clk_1|Add0~87  & \u_clk_1|Add0~92 ) # (\u_clk_1|Add0~87  & \u_clk_1|Add0~92COUT1_156 )))))
// \u_clk_1|Add0~102  = CARRY((\u_clk_1|cnt [20] & ((!\u_clk_1|Add0~92 ))))
// \u_clk_1|Add0~102COUT1_157  = CARRY((\u_clk_1|cnt [20] & ((!\u_clk_1|Add0~92COUT1_156 ))))

	.clk(gnd),
	.dataa(\u_clk_1|cnt [20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_1|Add0~87 ),
	.cin0(\u_clk_1|Add0~92 ),
	.cin1(\u_clk_1|Add0~92COUT1_156 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Add0~100_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_1|Add0~102 ),
	.cout1(\u_clk_1|Add0~102COUT1_157 ));
// synopsys translate_off
defparam \u_clk_1|Add0~100 .cin0_used = "true";
defparam \u_clk_1|Add0~100 .cin1_used = "true";
defparam \u_clk_1|Add0~100 .cin_used = "true";
defparam \u_clk_1|Add0~100 .lut_mask = "a50a";
defparam \u_clk_1|Add0~100 .operation_mode = "arithmetic";
defparam \u_clk_1|Add0~100 .output_mode = "comb_only";
defparam \u_clk_1|Add0~100 .register_cascade_mode = "off";
defparam \u_clk_1|Add0~100 .sum_lutc_input = "cin";
defparam \u_clk_1|Add0~100 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N3
maxii_lcell \u_clk_1|cnt[20] (
// Equation(s):
// \u_clk_1|cnt [20] = DFFEAS((((\u_clk_1|Add0~100_combout  & !\u_clk_1|Equal0~8_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_1|Add0~100_combout ),
	.datad(\u_clk_1|Equal0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_1|cnt [20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|cnt[20] .lut_mask = "00f0";
defparam \u_clk_1|cnt[20] .operation_mode = "normal";
defparam \u_clk_1|cnt[20] .output_mode = "reg_only";
defparam \u_clk_1|cnt[20] .register_cascade_mode = "off";
defparam \u_clk_1|cnt[20] .sum_lutc_input = "datac";
defparam \u_clk_1|cnt[20] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N2
maxii_lcell \u_clk_1|Add0~105 (
// Equation(s):
// \u_clk_1|Add0~105_combout  = (\u_clk_1|cnt [21] $ (((!\u_clk_1|Add0~87  & \u_clk_1|Add0~102 ) # (\u_clk_1|Add0~87  & \u_clk_1|Add0~102COUT1_157 ))))
// \u_clk_1|Add0~107  = CARRY(((!\u_clk_1|Add0~102 ) # (!\u_clk_1|cnt [21])))
// \u_clk_1|Add0~107COUT1_158  = CARRY(((!\u_clk_1|Add0~102COUT1_157 ) # (!\u_clk_1|cnt [21])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_1|cnt [21]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_1|Add0~87 ),
	.cin0(\u_clk_1|Add0~102 ),
	.cin1(\u_clk_1|Add0~102COUT1_157 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Add0~105_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_1|Add0~107 ),
	.cout1(\u_clk_1|Add0~107COUT1_158 ));
// synopsys translate_off
defparam \u_clk_1|Add0~105 .cin0_used = "true";
defparam \u_clk_1|Add0~105 .cin1_used = "true";
defparam \u_clk_1|Add0~105 .cin_used = "true";
defparam \u_clk_1|Add0~105 .lut_mask = "3c3f";
defparam \u_clk_1|Add0~105 .operation_mode = "arithmetic";
defparam \u_clk_1|Add0~105 .output_mode = "comb_only";
defparam \u_clk_1|Add0~105 .register_cascade_mode = "off";
defparam \u_clk_1|Add0~105 .sum_lutc_input = "cin";
defparam \u_clk_1|Add0~105 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N1
maxii_lcell \u_clk_1|cnt[21] (
// Equation(s):
// \u_clk_1|Equal0~6  = (!\u_clk_1|cnt [22] & (!\u_clk_1|cnt [23] & (!B6_cnt[21] & \u_clk_1|cnt [20])))
// \u_clk_1|cnt [21] = DFFEAS(\u_clk_1|Equal0~6 , GLOBAL(\clk~combout ), VCC, , , \u_clk_1|Add0~105_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_1|cnt [22]),
	.datab(\u_clk_1|cnt [23]),
	.datac(\u_clk_1|Add0~105_combout ),
	.datad(\u_clk_1|cnt [20]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Equal0~6 ),
	.regout(\u_clk_1|cnt [21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|cnt[21] .lut_mask = "0100";
defparam \u_clk_1|cnt[21] .operation_mode = "normal";
defparam \u_clk_1|cnt[21] .output_mode = "reg_and_comb";
defparam \u_clk_1|cnt[21] .register_cascade_mode = "off";
defparam \u_clk_1|cnt[21] .sum_lutc_input = "qfbk";
defparam \u_clk_1|cnt[21] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y6_N3
maxii_lcell \u_clk_1|Add0~110 (
// Equation(s):
// \u_clk_1|Add0~110_combout  = \u_clk_1|cnt [22] $ ((((!(!\u_clk_1|Add0~87  & \u_clk_1|Add0~107 ) # (\u_clk_1|Add0~87  & \u_clk_1|Add0~107COUT1_158 )))))
// \u_clk_1|Add0~112  = CARRY((\u_clk_1|cnt [22] & ((!\u_clk_1|Add0~107 ))))
// \u_clk_1|Add0~112COUT1_159  = CARRY((\u_clk_1|cnt [22] & ((!\u_clk_1|Add0~107COUT1_158 ))))

	.clk(gnd),
	.dataa(\u_clk_1|cnt [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_1|Add0~87 ),
	.cin0(\u_clk_1|Add0~107 ),
	.cin1(\u_clk_1|Add0~107COUT1_158 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Add0~110_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_1|Add0~112 ),
	.cout1(\u_clk_1|Add0~112COUT1_159 ));
// synopsys translate_off
defparam \u_clk_1|Add0~110 .cin0_used = "true";
defparam \u_clk_1|Add0~110 .cin1_used = "true";
defparam \u_clk_1|Add0~110 .cin_used = "true";
defparam \u_clk_1|Add0~110 .lut_mask = "a50a";
defparam \u_clk_1|Add0~110 .operation_mode = "arithmetic";
defparam \u_clk_1|Add0~110 .output_mode = "comb_only";
defparam \u_clk_1|Add0~110 .register_cascade_mode = "off";
defparam \u_clk_1|Add0~110 .sum_lutc_input = "cin";
defparam \u_clk_1|Add0~110 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N5
maxii_lcell \u_clk_1|cnt[22] (
// Equation(s):
// \u_clk_1|cnt [22] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_1|Add0~110_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_1|Add0~110_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_1|cnt [22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|cnt[22] .lut_mask = "0000";
defparam \u_clk_1|cnt[22] .operation_mode = "normal";
defparam \u_clk_1|cnt[22] .output_mode = "reg_only";
defparam \u_clk_1|cnt[22] .register_cascade_mode = "off";
defparam \u_clk_1|cnt[22] .sum_lutc_input = "datac";
defparam \u_clk_1|cnt[22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y6_N4
maxii_lcell \u_clk_1|Add0~115 (
// Equation(s):
// \u_clk_1|Add0~115_combout  = (\u_clk_1|cnt [23] $ (((!\u_clk_1|Add0~87  & \u_clk_1|Add0~112 ) # (\u_clk_1|Add0~87  & \u_clk_1|Add0~112COUT1_159 ))))
// \u_clk_1|Add0~117  = CARRY(((!\u_clk_1|Add0~112COUT1_159 ) # (!\u_clk_1|cnt [23])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_1|cnt [23]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_1|Add0~87 ),
	.cin0(\u_clk_1|Add0~112 ),
	.cin1(\u_clk_1|Add0~112COUT1_159 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Add0~115_combout ),
	.regout(),
	.cout(\u_clk_1|Add0~117 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|Add0~115 .cin0_used = "true";
defparam \u_clk_1|Add0~115 .cin1_used = "true";
defparam \u_clk_1|Add0~115 .cin_used = "true";
defparam \u_clk_1|Add0~115 .lut_mask = "3c3f";
defparam \u_clk_1|Add0~115 .operation_mode = "arithmetic";
defparam \u_clk_1|Add0~115 .output_mode = "comb_only";
defparam \u_clk_1|Add0~115 .register_cascade_mode = "off";
defparam \u_clk_1|Add0~115 .sum_lutc_input = "cin";
defparam \u_clk_1|Add0~115 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y6_N9
maxii_lcell \u_clk_1|cnt[23] (
// Equation(s):
// \u_clk_1|cnt [23] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_1|Add0~115_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_1|Add0~115_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_1|cnt [23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|cnt[23] .lut_mask = "0000";
defparam \u_clk_1|cnt[23] .operation_mode = "normal";
defparam \u_clk_1|cnt[23] .output_mode = "reg_only";
defparam \u_clk_1|cnt[23] .register_cascade_mode = "off";
defparam \u_clk_1|cnt[23] .sum_lutc_input = "datac";
defparam \u_clk_1|cnt[23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y6_N5
maxii_lcell \u_clk_1|Add0~120 (
// Equation(s):
// \u_clk_1|Add0~120_combout  = (\u_clk_1|cnt [24] $ ((!\u_clk_1|Add0~117 )))
// \u_clk_1|Add0~122  = CARRY(((\u_clk_1|cnt [24] & !\u_clk_1|Add0~117 )))
// \u_clk_1|Add0~122COUT1_160  = CARRY(((\u_clk_1|cnt [24] & !\u_clk_1|Add0~117 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_1|cnt [24]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_1|Add0~117 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Add0~120_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_1|Add0~122 ),
	.cout1(\u_clk_1|Add0~122COUT1_160 ));
// synopsys translate_off
defparam \u_clk_1|Add0~120 .cin_used = "true";
defparam \u_clk_1|Add0~120 .lut_mask = "c30c";
defparam \u_clk_1|Add0~120 .operation_mode = "arithmetic";
defparam \u_clk_1|Add0~120 .output_mode = "comb_only";
defparam \u_clk_1|Add0~120 .register_cascade_mode = "off";
defparam \u_clk_1|Add0~120 .sum_lutc_input = "cin";
defparam \u_clk_1|Add0~120 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N6
maxii_lcell \u_clk_1|Add0~125 (
// Equation(s):
// \u_clk_1|Add0~125_combout  = (\u_clk_1|cnt [25] $ (((!\u_clk_1|Add0~117  & \u_clk_1|Add0~122 ) # (\u_clk_1|Add0~117  & \u_clk_1|Add0~122COUT1_160 ))))
// \u_clk_1|Add0~127  = CARRY(((!\u_clk_1|Add0~122 ) # (!\u_clk_1|cnt [25])))
// \u_clk_1|Add0~127COUT1_161  = CARRY(((!\u_clk_1|Add0~122COUT1_160 ) # (!\u_clk_1|cnt [25])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_1|cnt [25]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_1|Add0~117 ),
	.cin0(\u_clk_1|Add0~122 ),
	.cin1(\u_clk_1|Add0~122COUT1_160 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Add0~125_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_1|Add0~127 ),
	.cout1(\u_clk_1|Add0~127COUT1_161 ));
// synopsys translate_off
defparam \u_clk_1|Add0~125 .cin0_used = "true";
defparam \u_clk_1|Add0~125 .cin1_used = "true";
defparam \u_clk_1|Add0~125 .cin_used = "true";
defparam \u_clk_1|Add0~125 .lut_mask = "3c3f";
defparam \u_clk_1|Add0~125 .operation_mode = "arithmetic";
defparam \u_clk_1|Add0~125 .output_mode = "comb_only";
defparam \u_clk_1|Add0~125 .register_cascade_mode = "off";
defparam \u_clk_1|Add0~125 .sum_lutc_input = "cin";
defparam \u_clk_1|Add0~125 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N7
maxii_lcell \u_clk_1|Add0~130 (
// Equation(s):
// \u_clk_1|Add0~130_combout  = (\u_clk_1|cnt [26] $ ((!(!\u_clk_1|Add0~117  & \u_clk_1|Add0~127 ) # (\u_clk_1|Add0~117  & \u_clk_1|Add0~127COUT1_161 ))))
// \u_clk_1|Add0~132  = CARRY(((\u_clk_1|cnt [26] & !\u_clk_1|Add0~127 )))
// \u_clk_1|Add0~132COUT1_162  = CARRY(((\u_clk_1|cnt [26] & !\u_clk_1|Add0~127COUT1_161 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_1|cnt [26]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_1|Add0~117 ),
	.cin0(\u_clk_1|Add0~127 ),
	.cin1(\u_clk_1|Add0~127COUT1_161 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Add0~130_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_1|Add0~132 ),
	.cout1(\u_clk_1|Add0~132COUT1_162 ));
// synopsys translate_off
defparam \u_clk_1|Add0~130 .cin0_used = "true";
defparam \u_clk_1|Add0~130 .cin1_used = "true";
defparam \u_clk_1|Add0~130 .cin_used = "true";
defparam \u_clk_1|Add0~130 .lut_mask = "c30c";
defparam \u_clk_1|Add0~130 .operation_mode = "arithmetic";
defparam \u_clk_1|Add0~130 .output_mode = "comb_only";
defparam \u_clk_1|Add0~130 .register_cascade_mode = "off";
defparam \u_clk_1|Add0~130 .sum_lutc_input = "cin";
defparam \u_clk_1|Add0~130 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y6_N8
maxii_lcell \u_clk_1|Add0~135 (
// Equation(s):
// \u_clk_1|Add0~135_combout  = \u_clk_1|cnt [27] $ (((((!\u_clk_1|Add0~117  & \u_clk_1|Add0~132 ) # (\u_clk_1|Add0~117  & \u_clk_1|Add0~132COUT1_162 )))))

	.clk(gnd),
	.dataa(\u_clk_1|cnt [27]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_1|Add0~117 ),
	.cin0(\u_clk_1|Add0~132 ),
	.cin1(\u_clk_1|Add0~132COUT1_162 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Add0~135_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|Add0~135 .cin0_used = "true";
defparam \u_clk_1|Add0~135 .cin1_used = "true";
defparam \u_clk_1|Add0~135 .cin_used = "true";
defparam \u_clk_1|Add0~135 .lut_mask = "5a5a";
defparam \u_clk_1|Add0~135 .operation_mode = "normal";
defparam \u_clk_1|Add0~135 .output_mode = "comb_only";
defparam \u_clk_1|Add0~135 .register_cascade_mode = "off";
defparam \u_clk_1|Add0~135 .sum_lutc_input = "cin";
defparam \u_clk_1|Add0~135 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N0
maxii_lcell \u_clk_1|cnt[27] (
// Equation(s):
// \u_clk_1|cnt [27] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_1|Add0~135_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_1|Add0~135_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_1|cnt [27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|cnt[27] .lut_mask = "0000";
defparam \u_clk_1|cnt[27] .operation_mode = "normal";
defparam \u_clk_1|cnt[27] .output_mode = "reg_only";
defparam \u_clk_1|cnt[27] .register_cascade_mode = "off";
defparam \u_clk_1|cnt[27] .sum_lutc_input = "datac";
defparam \u_clk_1|cnt[27] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y6_N8
maxii_lcell \u_clk_1|cnt[24] (
// Equation(s):
// \u_clk_1|Equal0~7  = (!\u_clk_1|cnt [26] & (!\u_clk_1|cnt [27] & (!B6_cnt[24] & !\u_clk_1|cnt [25])))
// \u_clk_1|cnt [24] = DFFEAS(\u_clk_1|Equal0~7 , GLOBAL(\clk~combout ), VCC, , , \u_clk_1|Add0~120_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_1|cnt [26]),
	.datab(\u_clk_1|cnt [27]),
	.datac(\u_clk_1|Add0~120_combout ),
	.datad(\u_clk_1|cnt [25]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Equal0~7 ),
	.regout(\u_clk_1|cnt [24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|cnt[24] .lut_mask = "0001";
defparam \u_clk_1|cnt[24] .operation_mode = "normal";
defparam \u_clk_1|cnt[24] .output_mode = "reg_and_comb";
defparam \u_clk_1|cnt[24] .register_cascade_mode = "off";
defparam \u_clk_1|cnt[24] .sum_lutc_input = "qfbk";
defparam \u_clk_1|cnt[24] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y5_N2
maxii_lcell \u_clk_1|cnt[25] (
// Equation(s):
// \u_clk_1|cnt [25] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_1|Add0~125_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_1|Add0~125_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_1|cnt [25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|cnt[25] .lut_mask = "0000";
defparam \u_clk_1|cnt[25] .operation_mode = "normal";
defparam \u_clk_1|cnt[25] .output_mode = "reg_only";
defparam \u_clk_1|cnt[25] .register_cascade_mode = "off";
defparam \u_clk_1|cnt[25] .sum_lutc_input = "datac";
defparam \u_clk_1|cnt[25] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y6_N5
maxii_lcell \u_clk_1|cnt[26] (
// Equation(s):
// \u_clk_1|cnt [26] = DFFEAS((((\u_clk_1|Add0~130_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_1|Add0~130_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_1|cnt [26]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|cnt[26] .lut_mask = "ff00";
defparam \u_clk_1|cnt[26] .operation_mode = "normal";
defparam \u_clk_1|cnt[26] .output_mode = "reg_only";
defparam \u_clk_1|cnt[26] .register_cascade_mode = "off";
defparam \u_clk_1|cnt[26] .sum_lutc_input = "datac";
defparam \u_clk_1|cnt[26] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N1
maxii_lcell \u_clk_1|Equal0~4 (
// Equation(s):
// \u_clk_1|Equal0~4_combout  = (\u_clk_1|Equal0~2  & (\u_clk_1|Equal0~3  & (\u_clk_1|Equal0~1  & \u_clk_1|Equal0~0 )))

	.clk(gnd),
	.dataa(\u_clk_1|Equal0~2 ),
	.datab(\u_clk_1|Equal0~3 ),
	.datac(\u_clk_1|Equal0~1 ),
	.datad(\u_clk_1|Equal0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Equal0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|Equal0~4 .lut_mask = "8000";
defparam \u_clk_1|Equal0~4 .operation_mode = "normal";
defparam \u_clk_1|Equal0~4 .output_mode = "comb_only";
defparam \u_clk_1|Equal0~4 .register_cascade_mode = "off";
defparam \u_clk_1|Equal0~4 .sum_lutc_input = "datac";
defparam \u_clk_1|Equal0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y6_N2
maxii_lcell \u_clk_1|Equal0~8 (
// Equation(s):
// \u_clk_1|Equal0~8_combout  = (\u_clk_1|Equal0~7  & (\u_clk_1|Equal0~6  & (\u_clk_1|Equal0~5  & \u_clk_1|Equal0~4_combout )))

	.clk(gnd),
	.dataa(\u_clk_1|Equal0~7 ),
	.datab(\u_clk_1|Equal0~6 ),
	.datac(\u_clk_1|Equal0~5 ),
	.datad(\u_clk_1|Equal0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_1|Equal0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|Equal0~8 .lut_mask = "8000";
defparam \u_clk_1|Equal0~8 .operation_mode = "normal";
defparam \u_clk_1|Equal0~8 .output_mode = "comb_only";
defparam \u_clk_1|Equal0~8 .register_cascade_mode = "off";
defparam \u_clk_1|Equal0~8 .sum_lutc_input = "datac";
defparam \u_clk_1|Equal0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y6_N9
maxii_lcell \u_clk_1|clkout (
// Equation(s):
// \u_clk_1|clkout~regout  = DFFEAS((\u_clk_1|clkout~regout  $ (((\u_clk_1|Equal0~8_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u_clk_1|clkout~regout ),
	.datac(vcc),
	.datad(\u_clk_1|Equal0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_1|clkout~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_1|clkout .lut_mask = "33cc";
defparam \u_clk_1|clkout .operation_mode = "normal";
defparam \u_clk_1|clkout .output_mode = "reg_only";
defparam \u_clk_1|clkout .register_cascade_mode = "off";
defparam \u_clk_1|clkout .sum_lutc_input = "datac";
defparam \u_clk_1|clkout .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N1
maxii_lcell \u_sequencer_num_1|code[0] (
// Equation(s):
// \u_sequencer_num_1|code [0] = DFFEAS((((!\u_sequencer_num_1|code [0]))), GLOBAL(\u_clk_1|clkout~regout ), !\rst~combout , , , , , , )

	.clk(\u_clk_1|clkout~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_sequencer_num_1|code [0]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_sequencer_num_1|code [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_sequencer_num_1|code[0] .lut_mask = "00ff";
defparam \u_sequencer_num_1|code[0] .operation_mode = "normal";
defparam \u_sequencer_num_1|code[0] .output_mode = "reg_only";
defparam \u_sequencer_num_1|code[0] .register_cascade_mode = "off";
defparam \u_sequencer_num_1|code[0] .sum_lutc_input = "datac";
defparam \u_sequencer_num_1|code[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N5
maxii_lcell \u_sequencer_num_1|code[2] (
// Equation(s):
// \u_sequencer_num_1|code [2] = DFFEAS((\u_sequencer_num_1|code [2] $ (((\u_sequencer_num_1|code [0] & \u_sequencer_num_1|code [1])))), GLOBAL(\u_clk_1|clkout~regout ), !\rst~combout , , , , , , )

	.clk(\u_clk_1|clkout~regout ),
	.dataa(vcc),
	.datab(\u_sequencer_num_1|code [0]),
	.datac(\u_sequencer_num_1|code [2]),
	.datad(\u_sequencer_num_1|code [1]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_sequencer_num_1|code [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_sequencer_num_1|code[2] .lut_mask = "3cf0";
defparam \u_sequencer_num_1|code[2] .operation_mode = "normal";
defparam \u_sequencer_num_1|code[2] .output_mode = "reg_only";
defparam \u_sequencer_num_1|code[2] .register_cascade_mode = "off";
defparam \u_sequencer_num_1|code[2] .sum_lutc_input = "datac";
defparam \u_sequencer_num_1|code[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N0
maxii_lcell \u_sequencer_num_1|code[3] (
// Equation(s):
// \u_sequencer_num_1|code [3] = DFFEAS((\u_sequencer_num_1|code [1] & (\u_sequencer_num_1|code [3] $ (((\u_sequencer_num_1|code [2] & \u_sequencer_num_1|code [0]))))) # (!\u_sequencer_num_1|code [1] & (\u_sequencer_num_1|code [3] & ((\u_sequencer_num_1|code 
// [2]) # (!\u_sequencer_num_1|code [0])))), GLOBAL(\u_clk_1|clkout~regout ), !\rst~combout , , , , , , )

	.clk(\u_clk_1|clkout~regout ),
	.dataa(\u_sequencer_num_1|code [1]),
	.datab(\u_sequencer_num_1|code [3]),
	.datac(\u_sequencer_num_1|code [2]),
	.datad(\u_sequencer_num_1|code [0]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_sequencer_num_1|code [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_sequencer_num_1|code[3] .lut_mask = "68cc";
defparam \u_sequencer_num_1|code[3] .operation_mode = "normal";
defparam \u_sequencer_num_1|code[3] .output_mode = "reg_only";
defparam \u_sequencer_num_1|code[3] .register_cascade_mode = "off";
defparam \u_sequencer_num_1|code[3] .sum_lutc_input = "datac";
defparam \u_sequencer_num_1|code[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y4_N3
maxii_lcell \u_sequencer_num_1|code[1] (
// Equation(s):
// \u_sequencer_num_1|code [1] = DFFEAS((\u_sequencer_num_1|code [1] & (((!\u_sequencer_num_1|code [0])))) # (!\u_sequencer_num_1|code [1] & (\u_sequencer_num_1|code [0] & ((\u_sequencer_num_1|code [2]) # (!\u_sequencer_num_1|code [3])))), 
// GLOBAL(\u_clk_1|clkout~regout ), !\rst~combout , , , , , , )

	.clk(\u_clk_1|clkout~regout ),
	.dataa(\u_sequencer_num_1|code [1]),
	.datab(\u_sequencer_num_1|code [3]),
	.datac(\u_sequencer_num_1|code [2]),
	.datad(\u_sequencer_num_1|code [0]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_sequencer_num_1|code [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_sequencer_num_1|code[1] .lut_mask = "51aa";
defparam \u_sequencer_num_1|code[1] .operation_mode = "normal";
defparam \u_sequencer_num_1|code[1] .output_mode = "reg_only";
defparam \u_sequencer_num_1|code[1] .register_cascade_mode = "off";
defparam \u_sequencer_num_1|code[1] .sum_lutc_input = "datac";
defparam \u_sequencer_num_1|code[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N1
maxii_lcell \u_clk_2|Add0~35 (
// Equation(s):
// \u_clk_2|Add0~35_combout  = ((!\u_clk_2|cnt [0]))
// \u_clk_2|Add0~37  = CARRY(((\u_clk_2|cnt [0])))
// \u_clk_2|Add0~37COUT1_141  = CARRY(((\u_clk_2|cnt [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_2|cnt [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Add0~35_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_2|Add0~37 ),
	.cout1(\u_clk_2|Add0~37COUT1_141 ));
// synopsys translate_off
defparam \u_clk_2|Add0~35 .lut_mask = "33cc";
defparam \u_clk_2|Add0~35 .operation_mode = "arithmetic";
defparam \u_clk_2|Add0~35 .output_mode = "comb_only";
defparam \u_clk_2|Add0~35 .register_cascade_mode = "off";
defparam \u_clk_2|Add0~35 .sum_lutc_input = "datac";
defparam \u_clk_2|Add0~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N5
maxii_lcell \u_clk_2|cnt[0] (
// Equation(s):
// \u_clk_2|cnt [0] = DFFEAS((((\u_clk_2|Add0~35_combout  & !\u_clk_2|Equal0~8_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_2|Add0~35_combout ),
	.datad(\u_clk_2|Equal0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_2|cnt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|cnt[0] .lut_mask = "00f0";
defparam \u_clk_2|cnt[0] .operation_mode = "normal";
defparam \u_clk_2|cnt[0] .output_mode = "reg_only";
defparam \u_clk_2|cnt[0] .register_cascade_mode = "off";
defparam \u_clk_2|cnt[0] .sum_lutc_input = "datac";
defparam \u_clk_2|cnt[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N2
maxii_lcell \u_clk_2|Add0~30 (
// Equation(s):
// \u_clk_2|Add0~30_combout  = (\u_clk_2|cnt [1] $ ((\u_clk_2|Add0~37 )))
// \u_clk_2|Add0~32  = CARRY(((!\u_clk_2|Add0~37 ) # (!\u_clk_2|cnt [1])))
// \u_clk_2|Add0~32COUT1_142  = CARRY(((!\u_clk_2|Add0~37COUT1_141 ) # (!\u_clk_2|cnt [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_2|cnt [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u_clk_2|Add0~37 ),
	.cin1(\u_clk_2|Add0~37COUT1_141 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Add0~30_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_2|Add0~32 ),
	.cout1(\u_clk_2|Add0~32COUT1_142 ));
// synopsys translate_off
defparam \u_clk_2|Add0~30 .cin0_used = "true";
defparam \u_clk_2|Add0~30 .cin1_used = "true";
defparam \u_clk_2|Add0~30 .lut_mask = "3c3f";
defparam \u_clk_2|Add0~30 .operation_mode = "arithmetic";
defparam \u_clk_2|Add0~30 .output_mode = "comb_only";
defparam \u_clk_2|Add0~30 .register_cascade_mode = "off";
defparam \u_clk_2|Add0~30 .sum_lutc_input = "cin";
defparam \u_clk_2|Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N3
maxii_lcell \u_clk_2|cnt[1] (
// Equation(s):
// \u_clk_2|cnt [1] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_2|Add0~30_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_2|Add0~30_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_2|cnt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|cnt[1] .lut_mask = "0000";
defparam \u_clk_2|cnt[1] .operation_mode = "normal";
defparam \u_clk_2|cnt[1] .output_mode = "reg_only";
defparam \u_clk_2|cnt[1] .register_cascade_mode = "off";
defparam \u_clk_2|cnt[1] .sum_lutc_input = "datac";
defparam \u_clk_2|cnt[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y10_N3
maxii_lcell \u_clk_2|Add0~25 (
// Equation(s):
// \u_clk_2|Add0~25_combout  = \u_clk_2|cnt [2] $ ((((!\u_clk_2|Add0~32 ))))
// \u_clk_2|Add0~27  = CARRY((\u_clk_2|cnt [2] & ((!\u_clk_2|Add0~32 ))))
// \u_clk_2|Add0~27COUT1_143  = CARRY((\u_clk_2|cnt [2] & ((!\u_clk_2|Add0~32COUT1_142 ))))

	.clk(gnd),
	.dataa(\u_clk_2|cnt [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u_clk_2|Add0~32 ),
	.cin1(\u_clk_2|Add0~32COUT1_142 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Add0~25_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_2|Add0~27 ),
	.cout1(\u_clk_2|Add0~27COUT1_143 ));
// synopsys translate_off
defparam \u_clk_2|Add0~25 .cin0_used = "true";
defparam \u_clk_2|Add0~25 .cin1_used = "true";
defparam \u_clk_2|Add0~25 .lut_mask = "a50a";
defparam \u_clk_2|Add0~25 .operation_mode = "arithmetic";
defparam \u_clk_2|Add0~25 .output_mode = "comb_only";
defparam \u_clk_2|Add0~25 .register_cascade_mode = "off";
defparam \u_clk_2|Add0~25 .sum_lutc_input = "cin";
defparam \u_clk_2|Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N8
maxii_lcell \u_clk_2|cnt[2] (
// Equation(s):
// \u_clk_2|cnt [2] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_2|Add0~25_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_2|Add0~25_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_2|cnt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|cnt[2] .lut_mask = "0000";
defparam \u_clk_2|cnt[2] .operation_mode = "normal";
defparam \u_clk_2|cnt[2] .output_mode = "reg_only";
defparam \u_clk_2|cnt[2] .register_cascade_mode = "off";
defparam \u_clk_2|cnt[2] .sum_lutc_input = "datac";
defparam \u_clk_2|cnt[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y10_N4
maxii_lcell \u_clk_2|Add0~20 (
// Equation(s):
// \u_clk_2|Add0~20_combout  = \u_clk_2|cnt [3] $ ((((\u_clk_2|Add0~27 ))))
// \u_clk_2|Add0~22  = CARRY(((!\u_clk_2|Add0~27COUT1_143 )) # (!\u_clk_2|cnt [3]))

	.clk(gnd),
	.dataa(\u_clk_2|cnt [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u_clk_2|Add0~27 ),
	.cin1(\u_clk_2|Add0~27COUT1_143 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Add0~20_combout ),
	.regout(),
	.cout(\u_clk_2|Add0~22 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|Add0~20 .cin0_used = "true";
defparam \u_clk_2|Add0~20 .cin1_used = "true";
defparam \u_clk_2|Add0~20 .lut_mask = "5a5f";
defparam \u_clk_2|Add0~20 .operation_mode = "arithmetic";
defparam \u_clk_2|Add0~20 .output_mode = "comb_only";
defparam \u_clk_2|Add0~20 .register_cascade_mode = "off";
defparam \u_clk_2|Add0~20 .sum_lutc_input = "cin";
defparam \u_clk_2|Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N5
maxii_lcell \u_clk_2|cnt[3] (
// Equation(s):
// \u_clk_2|Equal0~1  = (!\u_clk_2|cnt [1] & (!\u_clk_2|cnt [2] & (!B5_cnt[3] & !\u_clk_2|cnt [0])))
// \u_clk_2|cnt [3] = DFFEAS(\u_clk_2|Equal0~1 , GLOBAL(\clk~combout ), VCC, , , \u_clk_2|Add0~20_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_2|cnt [1]),
	.datab(\u_clk_2|cnt [2]),
	.datac(\u_clk_2|Add0~20_combout ),
	.datad(\u_clk_2|cnt [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Equal0~1 ),
	.regout(\u_clk_2|cnt [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|cnt[3] .lut_mask = "0001";
defparam \u_clk_2|cnt[3] .operation_mode = "normal";
defparam \u_clk_2|cnt[3] .output_mode = "reg_and_comb";
defparam \u_clk_2|cnt[3] .register_cascade_mode = "off";
defparam \u_clk_2|cnt[3] .sum_lutc_input = "qfbk";
defparam \u_clk_2|cnt[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y10_N5
maxii_lcell \u_clk_2|Add0~15 (
// Equation(s):
// \u_clk_2|Add0~15_combout  = (\u_clk_2|cnt [4] $ ((!\u_clk_2|Add0~22 )))
// \u_clk_2|Add0~17  = CARRY(((\u_clk_2|cnt [4] & !\u_clk_2|Add0~22 )))
// \u_clk_2|Add0~17COUT1_144  = CARRY(((\u_clk_2|cnt [4] & !\u_clk_2|Add0~22 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_2|cnt [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_2|Add0~22 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Add0~15_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_2|Add0~17 ),
	.cout1(\u_clk_2|Add0~17COUT1_144 ));
// synopsys translate_off
defparam \u_clk_2|Add0~15 .cin_used = "true";
defparam \u_clk_2|Add0~15 .lut_mask = "c30c";
defparam \u_clk_2|Add0~15 .operation_mode = "arithmetic";
defparam \u_clk_2|Add0~15 .output_mode = "comb_only";
defparam \u_clk_2|Add0~15 .register_cascade_mode = "off";
defparam \u_clk_2|Add0~15 .sum_lutc_input = "cin";
defparam \u_clk_2|Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N0
maxii_lcell \u_clk_2|cnt[4] (
// Equation(s):
// \u_clk_2|cnt [4] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_2|Add0~15_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_2|Add0~15_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_2|cnt [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|cnt[4] .lut_mask = "0000";
defparam \u_clk_2|cnt[4] .operation_mode = "normal";
defparam \u_clk_2|cnt[4] .output_mode = "reg_only";
defparam \u_clk_2|cnt[4] .register_cascade_mode = "off";
defparam \u_clk_2|cnt[4] .sum_lutc_input = "datac";
defparam \u_clk_2|cnt[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y10_N6
maxii_lcell \u_clk_2|Add0~5 (
// Equation(s):
// \u_clk_2|Add0~5_combout  = (\u_clk_2|cnt [5] $ (((!\u_clk_2|Add0~22  & \u_clk_2|Add0~17 ) # (\u_clk_2|Add0~22  & \u_clk_2|Add0~17COUT1_144 ))))
// \u_clk_2|Add0~7  = CARRY(((!\u_clk_2|Add0~17 ) # (!\u_clk_2|cnt [5])))
// \u_clk_2|Add0~7COUT1_145  = CARRY(((!\u_clk_2|Add0~17COUT1_144 ) # (!\u_clk_2|cnt [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_2|cnt [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_2|Add0~22 ),
	.cin0(\u_clk_2|Add0~17 ),
	.cin1(\u_clk_2|Add0~17COUT1_144 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_2|Add0~7 ),
	.cout1(\u_clk_2|Add0~7COUT1_145 ));
// synopsys translate_off
defparam \u_clk_2|Add0~5 .cin0_used = "true";
defparam \u_clk_2|Add0~5 .cin1_used = "true";
defparam \u_clk_2|Add0~5 .cin_used = "true";
defparam \u_clk_2|Add0~5 .lut_mask = "3c3f";
defparam \u_clk_2|Add0~5 .operation_mode = "arithmetic";
defparam \u_clk_2|Add0~5 .output_mode = "comb_only";
defparam \u_clk_2|Add0~5 .register_cascade_mode = "off";
defparam \u_clk_2|Add0~5 .sum_lutc_input = "cin";
defparam \u_clk_2|Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N9
maxii_lcell \u_clk_2|cnt[5] (
// Equation(s):
// \u_clk_2|cnt [5] = DFFEAS((((\u_clk_2|Add0~5_combout  & !\u_clk_2|Equal0~8_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_2|Add0~5_combout ),
	.datad(\u_clk_2|Equal0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_2|cnt [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|cnt[5] .lut_mask = "00f0";
defparam \u_clk_2|cnt[5] .operation_mode = "normal";
defparam \u_clk_2|cnt[5] .output_mode = "reg_only";
defparam \u_clk_2|cnt[5] .register_cascade_mode = "off";
defparam \u_clk_2|cnt[5] .sum_lutc_input = "datac";
defparam \u_clk_2|cnt[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N7
maxii_lcell \u_clk_2|Add0~10 (
// Equation(s):
// \u_clk_2|Add0~10_combout  = (\u_clk_2|cnt [6] $ ((!(!\u_clk_2|Add0~22  & \u_clk_2|Add0~7 ) # (\u_clk_2|Add0~22  & \u_clk_2|Add0~7COUT1_145 ))))
// \u_clk_2|Add0~12  = CARRY(((\u_clk_2|cnt [6] & !\u_clk_2|Add0~7 )))
// \u_clk_2|Add0~12COUT1_146  = CARRY(((\u_clk_2|cnt [6] & !\u_clk_2|Add0~7COUT1_145 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_2|cnt [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_2|Add0~22 ),
	.cin0(\u_clk_2|Add0~7 ),
	.cin1(\u_clk_2|Add0~7COUT1_145 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_2|Add0~12 ),
	.cout1(\u_clk_2|Add0~12COUT1_146 ));
// synopsys translate_off
defparam \u_clk_2|Add0~10 .cin0_used = "true";
defparam \u_clk_2|Add0~10 .cin1_used = "true";
defparam \u_clk_2|Add0~10 .cin_used = "true";
defparam \u_clk_2|Add0~10 .lut_mask = "c30c";
defparam \u_clk_2|Add0~10 .operation_mode = "arithmetic";
defparam \u_clk_2|Add0~10 .output_mode = "comb_only";
defparam \u_clk_2|Add0~10 .register_cascade_mode = "off";
defparam \u_clk_2|Add0~10 .sum_lutc_input = "cin";
defparam \u_clk_2|Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N7
maxii_lcell \u_clk_2|cnt[6] (
// Equation(s):
// \u_clk_2|Equal0~0  = (!\u_clk_2|cnt [4] & (\u_clk_2|cnt [5] & (!B5_cnt[6] & \u_clk_2|cnt [7])))
// \u_clk_2|cnt [6] = DFFEAS(\u_clk_2|Equal0~0 , GLOBAL(\clk~combout ), VCC, , , \u_clk_2|Add0~10_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_2|cnt [4]),
	.datab(\u_clk_2|cnt [5]),
	.datac(\u_clk_2|Add0~10_combout ),
	.datad(\u_clk_2|cnt [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Equal0~0 ),
	.regout(\u_clk_2|cnt [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|cnt[6] .lut_mask = "0400";
defparam \u_clk_2|cnt[6] .operation_mode = "normal";
defparam \u_clk_2|cnt[6] .output_mode = "reg_and_comb";
defparam \u_clk_2|cnt[6] .register_cascade_mode = "off";
defparam \u_clk_2|cnt[6] .sum_lutc_input = "qfbk";
defparam \u_clk_2|cnt[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y10_N8
maxii_lcell \u_clk_2|Add0~0 (
// Equation(s):
// \u_clk_2|Add0~0_combout  = (\u_clk_2|cnt [7] $ (((!\u_clk_2|Add0~22  & \u_clk_2|Add0~12 ) # (\u_clk_2|Add0~22  & \u_clk_2|Add0~12COUT1_146 ))))
// \u_clk_2|Add0~2  = CARRY(((!\u_clk_2|Add0~12 ) # (!\u_clk_2|cnt [7])))
// \u_clk_2|Add0~2COUT1_147  = CARRY(((!\u_clk_2|Add0~12COUT1_146 ) # (!\u_clk_2|cnt [7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_2|cnt [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_2|Add0~22 ),
	.cin0(\u_clk_2|Add0~12 ),
	.cin1(\u_clk_2|Add0~12COUT1_146 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_2|Add0~2 ),
	.cout1(\u_clk_2|Add0~2COUT1_147 ));
// synopsys translate_off
defparam \u_clk_2|Add0~0 .cin0_used = "true";
defparam \u_clk_2|Add0~0 .cin1_used = "true";
defparam \u_clk_2|Add0~0 .cin_used = "true";
defparam \u_clk_2|Add0~0 .lut_mask = "3c3f";
defparam \u_clk_2|Add0~0 .operation_mode = "arithmetic";
defparam \u_clk_2|Add0~0 .output_mode = "comb_only";
defparam \u_clk_2|Add0~0 .register_cascade_mode = "off";
defparam \u_clk_2|Add0~0 .sum_lutc_input = "cin";
defparam \u_clk_2|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N6
maxii_lcell \u_clk_2|cnt[7] (
// Equation(s):
// \u_clk_2|cnt [7] = DFFEAS(((!\u_clk_2|Equal0~8_combout  & ((\u_clk_2|Add0~0_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u_clk_2|Equal0~8_combout ),
	.datac(vcc),
	.datad(\u_clk_2|Add0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_2|cnt [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|cnt[7] .lut_mask = "3300";
defparam \u_clk_2|cnt[7] .operation_mode = "normal";
defparam \u_clk_2|cnt[7] .output_mode = "reg_only";
defparam \u_clk_2|cnt[7] .register_cascade_mode = "off";
defparam \u_clk_2|cnt[7] .sum_lutc_input = "datac";
defparam \u_clk_2|cnt[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y10_N9
maxii_lcell \u_clk_2|Add0~40 (
// Equation(s):
// \u_clk_2|Add0~40_combout  = (\u_clk_2|cnt [8] $ ((!(!\u_clk_2|Add0~22  & \u_clk_2|Add0~2 ) # (\u_clk_2|Add0~22  & \u_clk_2|Add0~2COUT1_147 ))))
// \u_clk_2|Add0~42  = CARRY(((\u_clk_2|cnt [8] & !\u_clk_2|Add0~2COUT1_147 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_2|cnt [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_2|Add0~22 ),
	.cin0(\u_clk_2|Add0~2 ),
	.cin1(\u_clk_2|Add0~2COUT1_147 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Add0~40_combout ),
	.regout(),
	.cout(\u_clk_2|Add0~42 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|Add0~40 .cin0_used = "true";
defparam \u_clk_2|Add0~40 .cin1_used = "true";
defparam \u_clk_2|Add0~40 .cin_used = "true";
defparam \u_clk_2|Add0~40 .lut_mask = "c30c";
defparam \u_clk_2|Add0~40 .operation_mode = "arithmetic";
defparam \u_clk_2|Add0~40 .output_mode = "comb_only";
defparam \u_clk_2|Add0~40 .register_cascade_mode = "off";
defparam \u_clk_2|Add0~40 .sum_lutc_input = "cin";
defparam \u_clk_2|Add0~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N2
maxii_lcell \u_clk_2|cnt[8] (
// Equation(s):
// \u_clk_2|cnt [8] = DFFEAS(((!\u_clk_2|Equal0~8_combout  & ((\u_clk_2|Add0~40_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u_clk_2|Equal0~8_combout ),
	.datac(vcc),
	.datad(\u_clk_2|Add0~40_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_2|cnt [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|cnt[8] .lut_mask = "3300";
defparam \u_clk_2|cnt[8] .operation_mode = "normal";
defparam \u_clk_2|cnt[8] .output_mode = "reg_only";
defparam \u_clk_2|cnt[8] .register_cascade_mode = "off";
defparam \u_clk_2|cnt[8] .sum_lutc_input = "datac";
defparam \u_clk_2|cnt[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N5
maxii_lcell \u_clk_2|Add0~70 (
// Equation(s):
// \u_clk_2|Add0~70_combout  = (\u_clk_2|cnt [14] $ ((!\u_clk_2|Add0~62 )))
// \u_clk_2|Add0~72  = CARRY(((\u_clk_2|cnt [14] & !\u_clk_2|Add0~62 )))
// \u_clk_2|Add0~72COUT1_152  = CARRY(((\u_clk_2|cnt [14] & !\u_clk_2|Add0~62 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_2|cnt [14]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_2|Add0~62 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Add0~70_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_2|Add0~72 ),
	.cout1(\u_clk_2|Add0~72COUT1_152 ));
// synopsys translate_off
defparam \u_clk_2|Add0~70 .cin_used = "true";
defparam \u_clk_2|Add0~70 .lut_mask = "c30c";
defparam \u_clk_2|Add0~70 .operation_mode = "arithmetic";
defparam \u_clk_2|Add0~70 .output_mode = "comb_only";
defparam \u_clk_2|Add0~70 .register_cascade_mode = "off";
defparam \u_clk_2|Add0~70 .sum_lutc_input = "cin";
defparam \u_clk_2|Add0~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N6
maxii_lcell \u_clk_2|cnt[14] (
// Equation(s):
// \u_clk_2|cnt [14] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_2|Add0~70_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_2|Add0~70_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_2|cnt [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|cnt[14] .lut_mask = "0000";
defparam \u_clk_2|cnt[14] .operation_mode = "normal";
defparam \u_clk_2|cnt[14] .output_mode = "reg_only";
defparam \u_clk_2|cnt[14] .register_cascade_mode = "off";
defparam \u_clk_2|cnt[14] .sum_lutc_input = "datac";
defparam \u_clk_2|cnt[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y10_N0
maxii_lcell \u_clk_2|Add0~50 (
// Equation(s):
// \u_clk_2|Add0~50_combout  = \u_clk_2|cnt [9] $ ((((\u_clk_2|Add0~42 ))))
// \u_clk_2|Add0~52  = CARRY(((!\u_clk_2|Add0~42 )) # (!\u_clk_2|cnt [9]))
// \u_clk_2|Add0~52COUT1_148  = CARRY(((!\u_clk_2|Add0~42 )) # (!\u_clk_2|cnt [9]))

	.clk(gnd),
	.dataa(\u_clk_2|cnt [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_2|Add0~42 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Add0~50_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_2|Add0~52 ),
	.cout1(\u_clk_2|Add0~52COUT1_148 ));
// synopsys translate_off
defparam \u_clk_2|Add0~50 .cin_used = "true";
defparam \u_clk_2|Add0~50 .lut_mask = "5a5f";
defparam \u_clk_2|Add0~50 .operation_mode = "arithmetic";
defparam \u_clk_2|Add0~50 .output_mode = "comb_only";
defparam \u_clk_2|Add0~50 .register_cascade_mode = "off";
defparam \u_clk_2|Add0~50 .sum_lutc_input = "cin";
defparam \u_clk_2|Add0~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N3
maxii_lcell \u_clk_2|cnt[9] (
// Equation(s):
// \u_clk_2|Equal0~2  = (\u_clk_2|cnt [10] & (\u_clk_2|cnt [8] & (!B5_cnt[9] & !\u_clk_2|cnt [11])))
// \u_clk_2|cnt [9] = DFFEAS(\u_clk_2|Equal0~2 , GLOBAL(\clk~combout ), VCC, , , \u_clk_2|Add0~50_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_2|cnt [10]),
	.datab(\u_clk_2|cnt [8]),
	.datac(\u_clk_2|Add0~50_combout ),
	.datad(\u_clk_2|cnt [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Equal0~2 ),
	.regout(\u_clk_2|cnt [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|cnt[9] .lut_mask = "0008";
defparam \u_clk_2|cnt[9] .operation_mode = "normal";
defparam \u_clk_2|cnt[9] .output_mode = "reg_and_comb";
defparam \u_clk_2|cnt[9] .register_cascade_mode = "off";
defparam \u_clk_2|cnt[9] .sum_lutc_input = "qfbk";
defparam \u_clk_2|cnt[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y10_N1
maxii_lcell \u_clk_2|Add0~45 (
// Equation(s):
// \u_clk_2|Add0~45_combout  = (\u_clk_2|cnt [10] $ ((!(!\u_clk_2|Add0~42  & \u_clk_2|Add0~52 ) # (\u_clk_2|Add0~42  & \u_clk_2|Add0~52COUT1_148 ))))
// \u_clk_2|Add0~47  = CARRY(((\u_clk_2|cnt [10] & !\u_clk_2|Add0~52 )))
// \u_clk_2|Add0~47COUT1_149  = CARRY(((\u_clk_2|cnt [10] & !\u_clk_2|Add0~52COUT1_148 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_2|cnt [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_2|Add0~42 ),
	.cin0(\u_clk_2|Add0~52 ),
	.cin1(\u_clk_2|Add0~52COUT1_148 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Add0~45_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_2|Add0~47 ),
	.cout1(\u_clk_2|Add0~47COUT1_149 ));
// synopsys translate_off
defparam \u_clk_2|Add0~45 .cin0_used = "true";
defparam \u_clk_2|Add0~45 .cin1_used = "true";
defparam \u_clk_2|Add0~45 .cin_used = "true";
defparam \u_clk_2|Add0~45 .lut_mask = "c30c";
defparam \u_clk_2|Add0~45 .operation_mode = "arithmetic";
defparam \u_clk_2|Add0~45 .output_mode = "comb_only";
defparam \u_clk_2|Add0~45 .register_cascade_mode = "off";
defparam \u_clk_2|Add0~45 .sum_lutc_input = "cin";
defparam \u_clk_2|Add0~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N6
maxii_lcell \u_clk_2|cnt[10] (
// Equation(s):
// \u_clk_2|cnt [10] = DFFEAS((!\u_clk_2|Equal0~8_combout  & (((\u_clk_2|Add0~45_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\u_clk_2|Equal0~8_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_2|Add0~45_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_2|cnt [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|cnt[10] .lut_mask = "5500";
defparam \u_clk_2|cnt[10] .operation_mode = "normal";
defparam \u_clk_2|cnt[10] .output_mode = "reg_only";
defparam \u_clk_2|cnt[10] .register_cascade_mode = "off";
defparam \u_clk_2|cnt[10] .sum_lutc_input = "datac";
defparam \u_clk_2|cnt[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N2
maxii_lcell \u_clk_2|Add0~55 (
// Equation(s):
// \u_clk_2|Add0~55_combout  = (\u_clk_2|cnt [11] $ (((!\u_clk_2|Add0~42  & \u_clk_2|Add0~47 ) # (\u_clk_2|Add0~42  & \u_clk_2|Add0~47COUT1_149 ))))
// \u_clk_2|Add0~57  = CARRY(((!\u_clk_2|Add0~47 ) # (!\u_clk_2|cnt [11])))
// \u_clk_2|Add0~57COUT1_150  = CARRY(((!\u_clk_2|Add0~47COUT1_149 ) # (!\u_clk_2|cnt [11])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_2|cnt [11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_2|Add0~42 ),
	.cin0(\u_clk_2|Add0~47 ),
	.cin1(\u_clk_2|Add0~47COUT1_149 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Add0~55_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_2|Add0~57 ),
	.cout1(\u_clk_2|Add0~57COUT1_150 ));
// synopsys translate_off
defparam \u_clk_2|Add0~55 .cin0_used = "true";
defparam \u_clk_2|Add0~55 .cin1_used = "true";
defparam \u_clk_2|Add0~55 .cin_used = "true";
defparam \u_clk_2|Add0~55 .lut_mask = "3c3f";
defparam \u_clk_2|Add0~55 .operation_mode = "arithmetic";
defparam \u_clk_2|Add0~55 .output_mode = "comb_only";
defparam \u_clk_2|Add0~55 .register_cascade_mode = "off";
defparam \u_clk_2|Add0~55 .sum_lutc_input = "cin";
defparam \u_clk_2|Add0~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N9
maxii_lcell \u_clk_2|cnt[11] (
// Equation(s):
// \u_clk_2|cnt [11] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_2|Add0~55_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_2|Add0~55_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_2|cnt [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|cnt[11] .lut_mask = "0000";
defparam \u_clk_2|cnt[11] .operation_mode = "normal";
defparam \u_clk_2|cnt[11] .output_mode = "reg_only";
defparam \u_clk_2|cnt[11] .register_cascade_mode = "off";
defparam \u_clk_2|cnt[11] .sum_lutc_input = "datac";
defparam \u_clk_2|cnt[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y10_N3
maxii_lcell \u_clk_2|Add0~65 (
// Equation(s):
// \u_clk_2|Add0~65_combout  = (\u_clk_2|cnt [12] $ ((!(!\u_clk_2|Add0~42  & \u_clk_2|Add0~57 ) # (\u_clk_2|Add0~42  & \u_clk_2|Add0~57COUT1_150 ))))
// \u_clk_2|Add0~67  = CARRY(((\u_clk_2|cnt [12] & !\u_clk_2|Add0~57 )))
// \u_clk_2|Add0~67COUT1_151  = CARRY(((\u_clk_2|cnt [12] & !\u_clk_2|Add0~57COUT1_150 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_2|cnt [12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_2|Add0~42 ),
	.cin0(\u_clk_2|Add0~57 ),
	.cin1(\u_clk_2|Add0~57COUT1_150 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Add0~65_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_2|Add0~67 ),
	.cout1(\u_clk_2|Add0~67COUT1_151 ));
// synopsys translate_off
defparam \u_clk_2|Add0~65 .cin0_used = "true";
defparam \u_clk_2|Add0~65 .cin1_used = "true";
defparam \u_clk_2|Add0~65 .cin_used = "true";
defparam \u_clk_2|Add0~65 .lut_mask = "c30c";
defparam \u_clk_2|Add0~65 .operation_mode = "arithmetic";
defparam \u_clk_2|Add0~65 .output_mode = "comb_only";
defparam \u_clk_2|Add0~65 .register_cascade_mode = "off";
defparam \u_clk_2|Add0~65 .sum_lutc_input = "cin";
defparam \u_clk_2|Add0~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N6
maxii_lcell \u_clk_2|Add0~75 (
// Equation(s):
// \u_clk_2|Add0~75_combout  = (\u_clk_2|cnt [15] $ (((!\u_clk_2|Add0~62  & \u_clk_2|Add0~72 ) # (\u_clk_2|Add0~62  & \u_clk_2|Add0~72COUT1_152 ))))
// \u_clk_2|Add0~77  = CARRY(((!\u_clk_2|Add0~72 ) # (!\u_clk_2|cnt [15])))
// \u_clk_2|Add0~77COUT1_153  = CARRY(((!\u_clk_2|Add0~72COUT1_152 ) # (!\u_clk_2|cnt [15])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_2|cnt [15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_2|Add0~62 ),
	.cin0(\u_clk_2|Add0~72 ),
	.cin1(\u_clk_2|Add0~72COUT1_152 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Add0~75_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_2|Add0~77 ),
	.cout1(\u_clk_2|Add0~77COUT1_153 ));
// synopsys translate_off
defparam \u_clk_2|Add0~75 .cin0_used = "true";
defparam \u_clk_2|Add0~75 .cin1_used = "true";
defparam \u_clk_2|Add0~75 .cin_used = "true";
defparam \u_clk_2|Add0~75 .lut_mask = "3c3f";
defparam \u_clk_2|Add0~75 .operation_mode = "arithmetic";
defparam \u_clk_2|Add0~75 .output_mode = "comb_only";
defparam \u_clk_2|Add0~75 .register_cascade_mode = "off";
defparam \u_clk_2|Add0~75 .sum_lutc_input = "cin";
defparam \u_clk_2|Add0~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y9_N2
maxii_lcell \u_clk_2|cnt[15] (
// Equation(s):
// \u_clk_2|cnt [15] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_2|Add0~75_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_2|Add0~75_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_2|cnt [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|cnt[15] .lut_mask = "0000";
defparam \u_clk_2|cnt[15] .operation_mode = "normal";
defparam \u_clk_2|cnt[15] .output_mode = "reg_only";
defparam \u_clk_2|cnt[15] .register_cascade_mode = "off";
defparam \u_clk_2|cnt[15] .sum_lutc_input = "datac";
defparam \u_clk_2|cnt[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y10_N4
maxii_lcell \u_clk_2|cnt[12] (
// Equation(s):
// \u_clk_2|Equal0~3  = (\u_clk_2|cnt [13] & (!\u_clk_2|cnt [14] & (!B5_cnt[12] & !\u_clk_2|cnt [15])))
// \u_clk_2|cnt [12] = DFFEAS(\u_clk_2|Equal0~3 , GLOBAL(\clk~combout ), VCC, , , \u_clk_2|Add0~65_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_2|cnt [13]),
	.datab(\u_clk_2|cnt [14]),
	.datac(\u_clk_2|Add0~65_combout ),
	.datad(\u_clk_2|cnt [15]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Equal0~3 ),
	.regout(\u_clk_2|cnt [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|cnt[12] .lut_mask = "0002";
defparam \u_clk_2|cnt[12] .operation_mode = "normal";
defparam \u_clk_2|cnt[12] .output_mode = "reg_and_comb";
defparam \u_clk_2|cnt[12] .register_cascade_mode = "off";
defparam \u_clk_2|cnt[12] .sum_lutc_input = "qfbk";
defparam \u_clk_2|cnt[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y10_N4
maxii_lcell \u_clk_2|Add0~60 (
// Equation(s):
// \u_clk_2|Add0~60_combout  = (\u_clk_2|cnt [13] $ (((!\u_clk_2|Add0~42  & \u_clk_2|Add0~67 ) # (\u_clk_2|Add0~42  & \u_clk_2|Add0~67COUT1_151 ))))
// \u_clk_2|Add0~62  = CARRY(((!\u_clk_2|Add0~67COUT1_151 ) # (!\u_clk_2|cnt [13])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_2|cnt [13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_2|Add0~42 ),
	.cin0(\u_clk_2|Add0~67 ),
	.cin1(\u_clk_2|Add0~67COUT1_151 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Add0~60_combout ),
	.regout(),
	.cout(\u_clk_2|Add0~62 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|Add0~60 .cin0_used = "true";
defparam \u_clk_2|Add0~60 .cin1_used = "true";
defparam \u_clk_2|Add0~60 .cin_used = "true";
defparam \u_clk_2|Add0~60 .lut_mask = "3c3f";
defparam \u_clk_2|Add0~60 .operation_mode = "arithmetic";
defparam \u_clk_2|Add0~60 .output_mode = "comb_only";
defparam \u_clk_2|Add0~60 .register_cascade_mode = "off";
defparam \u_clk_2|Add0~60 .sum_lutc_input = "cin";
defparam \u_clk_2|Add0~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N0
maxii_lcell \u_clk_2|cnt[13] (
// Equation(s):
// \u_clk_2|cnt [13] = DFFEAS((!\u_clk_2|Equal0~8_combout  & (((\u_clk_2|Add0~60_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\u_clk_2|Equal0~8_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_2|Add0~60_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_2|cnt [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|cnt[13] .lut_mask = "5500";
defparam \u_clk_2|cnt[13] .operation_mode = "normal";
defparam \u_clk_2|cnt[13] .output_mode = "reg_only";
defparam \u_clk_2|cnt[13] .register_cascade_mode = "off";
defparam \u_clk_2|cnt[13] .sum_lutc_input = "datac";
defparam \u_clk_2|cnt[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N7
maxii_lcell \u_clk_2|Add0~90 (
// Equation(s):
// \u_clk_2|Add0~90_combout  = (\u_clk_2|cnt [16] $ ((!(!\u_clk_2|Add0~62  & \u_clk_2|Add0~77 ) # (\u_clk_2|Add0~62  & \u_clk_2|Add0~77COUT1_153 ))))
// \u_clk_2|Add0~92  = CARRY(((\u_clk_2|cnt [16] & !\u_clk_2|Add0~77 )))
// \u_clk_2|Add0~92COUT1_154  = CARRY(((\u_clk_2|cnt [16] & !\u_clk_2|Add0~77COUT1_153 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_2|cnt [16]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_2|Add0~62 ),
	.cin0(\u_clk_2|Add0~77 ),
	.cin1(\u_clk_2|Add0~77COUT1_153 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Add0~90_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_2|Add0~92 ),
	.cout1(\u_clk_2|Add0~92COUT1_154 ));
// synopsys translate_off
defparam \u_clk_2|Add0~90 .cin0_used = "true";
defparam \u_clk_2|Add0~90 .cin1_used = "true";
defparam \u_clk_2|Add0~90 .cin_used = "true";
defparam \u_clk_2|Add0~90 .lut_mask = "c30c";
defparam \u_clk_2|Add0~90 .operation_mode = "arithmetic";
defparam \u_clk_2|Add0~90 .output_mode = "comb_only";
defparam \u_clk_2|Add0~90 .register_cascade_mode = "off";
defparam \u_clk_2|Add0~90 .sum_lutc_input = "cin";
defparam \u_clk_2|Add0~90 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N8
maxii_lcell \u_clk_2|cnt[16] (
// Equation(s):
// \u_clk_2|Equal0~5  = (!\u_clk_2|cnt [19] & (\u_clk_2|cnt [17] & (!B5_cnt[16] & \u_clk_2|cnt [18])))
// \u_clk_2|cnt [16] = DFFEAS(\u_clk_2|Equal0~5 , GLOBAL(\clk~combout ), VCC, , , \u_clk_2|Add0~90_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_2|cnt [19]),
	.datab(\u_clk_2|cnt [17]),
	.datac(\u_clk_2|Add0~90_combout ),
	.datad(\u_clk_2|cnt [18]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Equal0~5 ),
	.regout(\u_clk_2|cnt [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|cnt[16] .lut_mask = "0400";
defparam \u_clk_2|cnt[16] .operation_mode = "normal";
defparam \u_clk_2|cnt[16] .output_mode = "reg_and_comb";
defparam \u_clk_2|cnt[16] .register_cascade_mode = "off";
defparam \u_clk_2|cnt[16] .sum_lutc_input = "qfbk";
defparam \u_clk_2|cnt[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y10_N8
maxii_lcell \u_clk_2|Add0~80 (
// Equation(s):
// \u_clk_2|Add0~80_combout  = \u_clk_2|cnt [17] $ (((((!\u_clk_2|Add0~62  & \u_clk_2|Add0~92 ) # (\u_clk_2|Add0~62  & \u_clk_2|Add0~92COUT1_154 )))))
// \u_clk_2|Add0~82  = CARRY(((!\u_clk_2|Add0~92 )) # (!\u_clk_2|cnt [17]))
// \u_clk_2|Add0~82COUT1_155  = CARRY(((!\u_clk_2|Add0~92COUT1_154 )) # (!\u_clk_2|cnt [17]))

	.clk(gnd),
	.dataa(\u_clk_2|cnt [17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_2|Add0~62 ),
	.cin0(\u_clk_2|Add0~92 ),
	.cin1(\u_clk_2|Add0~92COUT1_154 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Add0~80_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_2|Add0~82 ),
	.cout1(\u_clk_2|Add0~82COUT1_155 ));
// synopsys translate_off
defparam \u_clk_2|Add0~80 .cin0_used = "true";
defparam \u_clk_2|Add0~80 .cin1_used = "true";
defparam \u_clk_2|Add0~80 .cin_used = "true";
defparam \u_clk_2|Add0~80 .lut_mask = "5a5f";
defparam \u_clk_2|Add0~80 .operation_mode = "arithmetic";
defparam \u_clk_2|Add0~80 .output_mode = "comb_only";
defparam \u_clk_2|Add0~80 .register_cascade_mode = "off";
defparam \u_clk_2|Add0~80 .sum_lutc_input = "cin";
defparam \u_clk_2|Add0~80 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N7
maxii_lcell \u_clk_2|cnt[17] (
// Equation(s):
// \u_clk_2|cnt [17] = DFFEAS((!\u_clk_2|Equal0~8_combout  & (((\u_clk_2|Add0~80_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\u_clk_2|Equal0~8_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_2|Add0~80_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_2|cnt [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|cnt[17] .lut_mask = "5500";
defparam \u_clk_2|cnt[17] .operation_mode = "normal";
defparam \u_clk_2|cnt[17] .output_mode = "reg_only";
defparam \u_clk_2|cnt[17] .register_cascade_mode = "off";
defparam \u_clk_2|cnt[17] .sum_lutc_input = "datac";
defparam \u_clk_2|cnt[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y10_N9
maxii_lcell \u_clk_2|Add0~85 (
// Equation(s):
// \u_clk_2|Add0~85_combout  = (\u_clk_2|cnt [18] $ ((!(!\u_clk_2|Add0~62  & \u_clk_2|Add0~82 ) # (\u_clk_2|Add0~62  & \u_clk_2|Add0~82COUT1_155 ))))
// \u_clk_2|Add0~87  = CARRY(((\u_clk_2|cnt [18] & !\u_clk_2|Add0~82COUT1_155 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_2|cnt [18]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_2|Add0~62 ),
	.cin0(\u_clk_2|Add0~82 ),
	.cin1(\u_clk_2|Add0~82COUT1_155 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Add0~85_combout ),
	.regout(),
	.cout(\u_clk_2|Add0~87 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|Add0~85 .cin0_used = "true";
defparam \u_clk_2|Add0~85 .cin1_used = "true";
defparam \u_clk_2|Add0~85 .cin_used = "true";
defparam \u_clk_2|Add0~85 .lut_mask = "c30c";
defparam \u_clk_2|Add0~85 .operation_mode = "arithmetic";
defparam \u_clk_2|Add0~85 .output_mode = "comb_only";
defparam \u_clk_2|Add0~85 .register_cascade_mode = "off";
defparam \u_clk_2|Add0~85 .sum_lutc_input = "cin";
defparam \u_clk_2|Add0~85 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N1
maxii_lcell \u_clk_2|cnt[18] (
// Equation(s):
// \u_clk_2|cnt [18] = DFFEAS((!\u_clk_2|Equal0~8_combout  & (((\u_clk_2|Add0~85_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\u_clk_2|Equal0~8_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_2|Add0~85_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_2|cnt [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|cnt[18] .lut_mask = "5500";
defparam \u_clk_2|cnt[18] .operation_mode = "normal";
defparam \u_clk_2|cnt[18] .output_mode = "reg_only";
defparam \u_clk_2|cnt[18] .register_cascade_mode = "off";
defparam \u_clk_2|cnt[18] .sum_lutc_input = "datac";
defparam \u_clk_2|cnt[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N0
maxii_lcell \u_clk_2|Add0~95 (
// Equation(s):
// \u_clk_2|Add0~95_combout  = (\u_clk_2|cnt [19] $ ((\u_clk_2|Add0~87 )))
// \u_clk_2|Add0~97  = CARRY(((!\u_clk_2|Add0~87 ) # (!\u_clk_2|cnt [19])))
// \u_clk_2|Add0~97COUT1_156  = CARRY(((!\u_clk_2|Add0~87 ) # (!\u_clk_2|cnt [19])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_2|cnt [19]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_2|Add0~87 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Add0~95_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_2|Add0~97 ),
	.cout1(\u_clk_2|Add0~97COUT1_156 ));
// synopsys translate_off
defparam \u_clk_2|Add0~95 .cin_used = "true";
defparam \u_clk_2|Add0~95 .lut_mask = "3c3f";
defparam \u_clk_2|Add0~95 .operation_mode = "arithmetic";
defparam \u_clk_2|Add0~95 .output_mode = "comb_only";
defparam \u_clk_2|Add0~95 .register_cascade_mode = "off";
defparam \u_clk_2|Add0~95 .sum_lutc_input = "cin";
defparam \u_clk_2|Add0~95 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N4
maxii_lcell \u_clk_2|cnt[19] (
// Equation(s):
// \u_clk_2|cnt [19] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_2|Add0~95_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_2|Add0~95_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_2|cnt [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|cnt[19] .lut_mask = "0000";
defparam \u_clk_2|cnt[19] .operation_mode = "normal";
defparam \u_clk_2|cnt[19] .output_mode = "reg_only";
defparam \u_clk_2|cnt[19] .register_cascade_mode = "off";
defparam \u_clk_2|cnt[19] .sum_lutc_input = "datac";
defparam \u_clk_2|cnt[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y10_N1
maxii_lcell \u_clk_2|Add0~105 (
// Equation(s):
// \u_clk_2|Add0~105_combout  = \u_clk_2|cnt [20] $ ((((!(!\u_clk_2|Add0~87  & \u_clk_2|Add0~97 ) # (\u_clk_2|Add0~87  & \u_clk_2|Add0~97COUT1_156 )))))
// \u_clk_2|Add0~107  = CARRY((\u_clk_2|cnt [20] & ((!\u_clk_2|Add0~97 ))))
// \u_clk_2|Add0~107COUT1_157  = CARRY((\u_clk_2|cnt [20] & ((!\u_clk_2|Add0~97COUT1_156 ))))

	.clk(gnd),
	.dataa(\u_clk_2|cnt [20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_2|Add0~87 ),
	.cin0(\u_clk_2|Add0~97 ),
	.cin1(\u_clk_2|Add0~97COUT1_156 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Add0~105_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_2|Add0~107 ),
	.cout1(\u_clk_2|Add0~107COUT1_157 ));
// synopsys translate_off
defparam \u_clk_2|Add0~105 .cin0_used = "true";
defparam \u_clk_2|Add0~105 .cin1_used = "true";
defparam \u_clk_2|Add0~105 .cin_used = "true";
defparam \u_clk_2|Add0~105 .lut_mask = "a50a";
defparam \u_clk_2|Add0~105 .operation_mode = "arithmetic";
defparam \u_clk_2|Add0~105 .output_mode = "comb_only";
defparam \u_clk_2|Add0~105 .register_cascade_mode = "off";
defparam \u_clk_2|Add0~105 .sum_lutc_input = "cin";
defparam \u_clk_2|Add0~105 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N1
maxii_lcell \u_clk_2|cnt[20] (
// Equation(s):
// \u_clk_2|Equal0~6  = (!\u_clk_2|cnt [23] & (\u_clk_2|cnt [21] & (!B5_cnt[20] & !\u_clk_2|cnt [22])))
// \u_clk_2|cnt [20] = DFFEAS(\u_clk_2|Equal0~6 , GLOBAL(\clk~combout ), VCC, , , \u_clk_2|Add0~105_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_2|cnt [23]),
	.datab(\u_clk_2|cnt [21]),
	.datac(\u_clk_2|Add0~105_combout ),
	.datad(\u_clk_2|cnt [22]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Equal0~6 ),
	.regout(\u_clk_2|cnt [20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|cnt[20] .lut_mask = "0004";
defparam \u_clk_2|cnt[20] .operation_mode = "normal";
defparam \u_clk_2|cnt[20] .output_mode = "reg_and_comb";
defparam \u_clk_2|cnt[20] .register_cascade_mode = "off";
defparam \u_clk_2|cnt[20] .sum_lutc_input = "qfbk";
defparam \u_clk_2|cnt[20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y10_N2
maxii_lcell \u_clk_2|Add0~100 (
// Equation(s):
// \u_clk_2|Add0~100_combout  = \u_clk_2|cnt [21] $ (((((!\u_clk_2|Add0~87  & \u_clk_2|Add0~107 ) # (\u_clk_2|Add0~87  & \u_clk_2|Add0~107COUT1_157 )))))
// \u_clk_2|Add0~102  = CARRY(((!\u_clk_2|Add0~107 )) # (!\u_clk_2|cnt [21]))
// \u_clk_2|Add0~102COUT1_158  = CARRY(((!\u_clk_2|Add0~107COUT1_157 )) # (!\u_clk_2|cnt [21]))

	.clk(gnd),
	.dataa(\u_clk_2|cnt [21]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_2|Add0~87 ),
	.cin0(\u_clk_2|Add0~107 ),
	.cin1(\u_clk_2|Add0~107COUT1_157 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Add0~100_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_2|Add0~102 ),
	.cout1(\u_clk_2|Add0~102COUT1_158 ));
// synopsys translate_off
defparam \u_clk_2|Add0~100 .cin0_used = "true";
defparam \u_clk_2|Add0~100 .cin1_used = "true";
defparam \u_clk_2|Add0~100 .cin_used = "true";
defparam \u_clk_2|Add0~100 .lut_mask = "5a5f";
defparam \u_clk_2|Add0~100 .operation_mode = "arithmetic";
defparam \u_clk_2|Add0~100 .output_mode = "comb_only";
defparam \u_clk_2|Add0~100 .register_cascade_mode = "off";
defparam \u_clk_2|Add0~100 .sum_lutc_input = "cin";
defparam \u_clk_2|Add0~100 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N7
maxii_lcell \u_clk_2|cnt[21] (
// Equation(s):
// \u_clk_2|cnt [21] = DFFEAS((((!\u_clk_2|Equal0~8_combout  & \u_clk_2|Add0~100_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_2|Equal0~8_combout ),
	.datad(\u_clk_2|Add0~100_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_2|cnt [21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|cnt[21] .lut_mask = "0f00";
defparam \u_clk_2|cnt[21] .operation_mode = "normal";
defparam \u_clk_2|cnt[21] .output_mode = "reg_only";
defparam \u_clk_2|cnt[21] .register_cascade_mode = "off";
defparam \u_clk_2|cnt[21] .sum_lutc_input = "datac";
defparam \u_clk_2|cnt[21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N3
maxii_lcell \u_clk_2|Add0~110 (
// Equation(s):
// \u_clk_2|Add0~110_combout  = (\u_clk_2|cnt [22] $ ((!(!\u_clk_2|Add0~87  & \u_clk_2|Add0~102 ) # (\u_clk_2|Add0~87  & \u_clk_2|Add0~102COUT1_158 ))))
// \u_clk_2|Add0~112  = CARRY(((\u_clk_2|cnt [22] & !\u_clk_2|Add0~102 )))
// \u_clk_2|Add0~112COUT1_159  = CARRY(((\u_clk_2|cnt [22] & !\u_clk_2|Add0~102COUT1_158 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_2|cnt [22]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_2|Add0~87 ),
	.cin0(\u_clk_2|Add0~102 ),
	.cin1(\u_clk_2|Add0~102COUT1_158 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Add0~110_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_2|Add0~112 ),
	.cout1(\u_clk_2|Add0~112COUT1_159 ));
// synopsys translate_off
defparam \u_clk_2|Add0~110 .cin0_used = "true";
defparam \u_clk_2|Add0~110 .cin1_used = "true";
defparam \u_clk_2|Add0~110 .cin_used = "true";
defparam \u_clk_2|Add0~110 .lut_mask = "c30c";
defparam \u_clk_2|Add0~110 .operation_mode = "arithmetic";
defparam \u_clk_2|Add0~110 .output_mode = "comb_only";
defparam \u_clk_2|Add0~110 .register_cascade_mode = "off";
defparam \u_clk_2|Add0~110 .sum_lutc_input = "cin";
defparam \u_clk_2|Add0~110 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N8
maxii_lcell \u_clk_2|cnt[22] (
// Equation(s):
// \u_clk_2|cnt [22] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_2|Add0~110_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_2|Add0~110_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_2|cnt [22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|cnt[22] .lut_mask = "0000";
defparam \u_clk_2|cnt[22] .operation_mode = "normal";
defparam \u_clk_2|cnt[22] .output_mode = "reg_only";
defparam \u_clk_2|cnt[22] .register_cascade_mode = "off";
defparam \u_clk_2|cnt[22] .sum_lutc_input = "datac";
defparam \u_clk_2|cnt[22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y10_N4
maxii_lcell \u_clk_2|Add0~115 (
// Equation(s):
// \u_clk_2|Add0~115_combout  = (\u_clk_2|cnt [23] $ (((!\u_clk_2|Add0~87  & \u_clk_2|Add0~112 ) # (\u_clk_2|Add0~87  & \u_clk_2|Add0~112COUT1_159 ))))
// \u_clk_2|Add0~117  = CARRY(((!\u_clk_2|Add0~112COUT1_159 ) # (!\u_clk_2|cnt [23])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_2|cnt [23]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_2|Add0~87 ),
	.cin0(\u_clk_2|Add0~112 ),
	.cin1(\u_clk_2|Add0~112COUT1_159 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Add0~115_combout ),
	.regout(),
	.cout(\u_clk_2|Add0~117 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|Add0~115 .cin0_used = "true";
defparam \u_clk_2|Add0~115 .cin1_used = "true";
defparam \u_clk_2|Add0~115 .cin_used = "true";
defparam \u_clk_2|Add0~115 .lut_mask = "3c3f";
defparam \u_clk_2|Add0~115 .operation_mode = "arithmetic";
defparam \u_clk_2|Add0~115 .output_mode = "comb_only";
defparam \u_clk_2|Add0~115 .register_cascade_mode = "off";
defparam \u_clk_2|Add0~115 .sum_lutc_input = "cin";
defparam \u_clk_2|Add0~115 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N6
maxii_lcell \u_clk_2|cnt[23] (
// Equation(s):
// \u_clk_2|cnt [23] = DFFEAS((((\u_clk_2|Add0~115_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_2|Add0~115_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_2|cnt [23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|cnt[23] .lut_mask = "ff00";
defparam \u_clk_2|cnt[23] .operation_mode = "normal";
defparam \u_clk_2|cnt[23] .output_mode = "reg_only";
defparam \u_clk_2|cnt[23] .register_cascade_mode = "off";
defparam \u_clk_2|cnt[23] .sum_lutc_input = "datac";
defparam \u_clk_2|cnt[23] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N5
maxii_lcell \u_clk_2|Add0~120 (
// Equation(s):
// \u_clk_2|Add0~120_combout  = (\u_clk_2|cnt [24] $ ((!\u_clk_2|Add0~117 )))
// \u_clk_2|Add0~122  = CARRY(((\u_clk_2|cnt [24] & !\u_clk_2|Add0~117 )))
// \u_clk_2|Add0~122COUT1_160  = CARRY(((\u_clk_2|cnt [24] & !\u_clk_2|Add0~117 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_2|cnt [24]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_2|Add0~117 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Add0~120_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_2|Add0~122 ),
	.cout1(\u_clk_2|Add0~122COUT1_160 ));
// synopsys translate_off
defparam \u_clk_2|Add0~120 .cin_used = "true";
defparam \u_clk_2|Add0~120 .lut_mask = "c30c";
defparam \u_clk_2|Add0~120 .operation_mode = "arithmetic";
defparam \u_clk_2|Add0~120 .output_mode = "comb_only";
defparam \u_clk_2|Add0~120 .register_cascade_mode = "off";
defparam \u_clk_2|Add0~120 .sum_lutc_input = "cin";
defparam \u_clk_2|Add0~120 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N9
maxii_lcell \u_clk_2|cnt[24] (
// Equation(s):
// \u_clk_2|Equal0~7  = (!\u_clk_2|cnt [27] & (!\u_clk_2|cnt [26] & (!B5_cnt[24] & !\u_clk_2|cnt [25])))
// \u_clk_2|cnt [24] = DFFEAS(\u_clk_2|Equal0~7 , GLOBAL(\clk~combout ), VCC, , , \u_clk_2|Add0~120_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_2|cnt [27]),
	.datab(\u_clk_2|cnt [26]),
	.datac(\u_clk_2|Add0~120_combout ),
	.datad(\u_clk_2|cnt [25]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Equal0~7 ),
	.regout(\u_clk_2|cnt [24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|cnt[24] .lut_mask = "0001";
defparam \u_clk_2|cnt[24] .operation_mode = "normal";
defparam \u_clk_2|cnt[24] .output_mode = "reg_and_comb";
defparam \u_clk_2|cnt[24] .register_cascade_mode = "off";
defparam \u_clk_2|cnt[24] .sum_lutc_input = "qfbk";
defparam \u_clk_2|cnt[24] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y10_N6
maxii_lcell \u_clk_2|Add0~125 (
// Equation(s):
// \u_clk_2|Add0~125_combout  = (\u_clk_2|cnt [25] $ (((!\u_clk_2|Add0~117  & \u_clk_2|Add0~122 ) # (\u_clk_2|Add0~117  & \u_clk_2|Add0~122COUT1_160 ))))
// \u_clk_2|Add0~127  = CARRY(((!\u_clk_2|Add0~122 ) # (!\u_clk_2|cnt [25])))
// \u_clk_2|Add0~127COUT1_161  = CARRY(((!\u_clk_2|Add0~122COUT1_160 ) # (!\u_clk_2|cnt [25])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_2|cnt [25]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_2|Add0~117 ),
	.cin0(\u_clk_2|Add0~122 ),
	.cin1(\u_clk_2|Add0~122COUT1_160 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Add0~125_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_2|Add0~127 ),
	.cout1(\u_clk_2|Add0~127COUT1_161 ));
// synopsys translate_off
defparam \u_clk_2|Add0~125 .cin0_used = "true";
defparam \u_clk_2|Add0~125 .cin1_used = "true";
defparam \u_clk_2|Add0~125 .cin_used = "true";
defparam \u_clk_2|Add0~125 .lut_mask = "3c3f";
defparam \u_clk_2|Add0~125 .operation_mode = "arithmetic";
defparam \u_clk_2|Add0~125 .output_mode = "comb_only";
defparam \u_clk_2|Add0~125 .register_cascade_mode = "off";
defparam \u_clk_2|Add0~125 .sum_lutc_input = "cin";
defparam \u_clk_2|Add0~125 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N2
maxii_lcell \u_clk_2|cnt[25] (
// Equation(s):
// \u_clk_2|cnt [25] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_2|Add0~125_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_2|Add0~125_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_2|cnt [25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|cnt[25] .lut_mask = "0000";
defparam \u_clk_2|cnt[25] .operation_mode = "normal";
defparam \u_clk_2|cnt[25] .output_mode = "reg_only";
defparam \u_clk_2|cnt[25] .register_cascade_mode = "off";
defparam \u_clk_2|cnt[25] .sum_lutc_input = "datac";
defparam \u_clk_2|cnt[25] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y10_N7
maxii_lcell \u_clk_2|Add0~130 (
// Equation(s):
// \u_clk_2|Add0~130_combout  = (\u_clk_2|cnt [26] $ ((!(!\u_clk_2|Add0~117  & \u_clk_2|Add0~127 ) # (\u_clk_2|Add0~117  & \u_clk_2|Add0~127COUT1_161 ))))
// \u_clk_2|Add0~132  = CARRY(((\u_clk_2|cnt [26] & !\u_clk_2|Add0~127 )))
// \u_clk_2|Add0~132COUT1_162  = CARRY(((\u_clk_2|cnt [26] & !\u_clk_2|Add0~127COUT1_161 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_2|cnt [26]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_2|Add0~117 ),
	.cin0(\u_clk_2|Add0~127 ),
	.cin1(\u_clk_2|Add0~127COUT1_161 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Add0~130_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_2|Add0~132 ),
	.cout1(\u_clk_2|Add0~132COUT1_162 ));
// synopsys translate_off
defparam \u_clk_2|Add0~130 .cin0_used = "true";
defparam \u_clk_2|Add0~130 .cin1_used = "true";
defparam \u_clk_2|Add0~130 .cin_used = "true";
defparam \u_clk_2|Add0~130 .lut_mask = "c30c";
defparam \u_clk_2|Add0~130 .operation_mode = "arithmetic";
defparam \u_clk_2|Add0~130 .output_mode = "comb_only";
defparam \u_clk_2|Add0~130 .register_cascade_mode = "off";
defparam \u_clk_2|Add0~130 .sum_lutc_input = "cin";
defparam \u_clk_2|Add0~130 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y10_N9
maxii_lcell \u_clk_2|cnt[26] (
// Equation(s):
// \u_clk_2|cnt [26] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_2|Add0~130_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_2|Add0~130_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_2|cnt [26]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|cnt[26] .lut_mask = "0000";
defparam \u_clk_2|cnt[26] .operation_mode = "normal";
defparam \u_clk_2|cnt[26] .output_mode = "reg_only";
defparam \u_clk_2|cnt[26] .register_cascade_mode = "off";
defparam \u_clk_2|cnt[26] .sum_lutc_input = "datac";
defparam \u_clk_2|cnt[26] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X8_Y10_N8
maxii_lcell \u_clk_2|Add0~135 (
// Equation(s):
// \u_clk_2|Add0~135_combout  = (((!\u_clk_2|Add0~117  & \u_clk_2|Add0~132 ) # (\u_clk_2|Add0~117  & \u_clk_2|Add0~132COUT1_162 ) $ (\u_clk_2|cnt [27])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_2|cnt [27]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_2|Add0~117 ),
	.cin0(\u_clk_2|Add0~132 ),
	.cin1(\u_clk_2|Add0~132COUT1_162 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Add0~135_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|Add0~135 .cin0_used = "true";
defparam \u_clk_2|Add0~135 .cin1_used = "true";
defparam \u_clk_2|Add0~135 .cin_used = "true";
defparam \u_clk_2|Add0~135 .lut_mask = "0ff0";
defparam \u_clk_2|Add0~135 .operation_mode = "normal";
defparam \u_clk_2|Add0~135 .output_mode = "comb_only";
defparam \u_clk_2|Add0~135 .register_cascade_mode = "off";
defparam \u_clk_2|Add0~135 .sum_lutc_input = "cin";
defparam \u_clk_2|Add0~135 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y10_N3
maxii_lcell \u_clk_2|cnt[27] (
// Equation(s):
// \u_clk_2|cnt [27] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_2|Add0~135_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_2|Add0~135_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_2|cnt [27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|cnt[27] .lut_mask = "0000";
defparam \u_clk_2|cnt[27] .operation_mode = "normal";
defparam \u_clk_2|cnt[27] .output_mode = "reg_only";
defparam \u_clk_2|cnt[27] .register_cascade_mode = "off";
defparam \u_clk_2|cnt[27] .sum_lutc_input = "datac";
defparam \u_clk_2|cnt[27] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y10_N0
maxii_lcell \u_clk_2|Equal0~4 (
// Equation(s):
// \u_clk_2|Equal0~4_combout  = (\u_clk_2|Equal0~1  & (\u_clk_2|Equal0~0  & (\u_clk_2|Equal0~3  & \u_clk_2|Equal0~2 )))

	.clk(gnd),
	.dataa(\u_clk_2|Equal0~1 ),
	.datab(\u_clk_2|Equal0~0 ),
	.datac(\u_clk_2|Equal0~3 ),
	.datad(\u_clk_2|Equal0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Equal0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|Equal0~4 .lut_mask = "8000";
defparam \u_clk_2|Equal0~4 .operation_mode = "normal";
defparam \u_clk_2|Equal0~4 .output_mode = "comb_only";
defparam \u_clk_2|Equal0~4 .register_cascade_mode = "off";
defparam \u_clk_2|Equal0~4 .sum_lutc_input = "datac";
defparam \u_clk_2|Equal0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y10_N1
maxii_lcell \u_clk_2|Equal0~8 (
// Equation(s):
// \u_clk_2|Equal0~8_combout  = (\u_clk_2|Equal0~5  & (\u_clk_2|Equal0~6  & (\u_clk_2|Equal0~7  & \u_clk_2|Equal0~4_combout )))

	.clk(gnd),
	.dataa(\u_clk_2|Equal0~5 ),
	.datab(\u_clk_2|Equal0~6 ),
	.datac(\u_clk_2|Equal0~7 ),
	.datad(\u_clk_2|Equal0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_2|Equal0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|Equal0~8 .lut_mask = "8000";
defparam \u_clk_2|Equal0~8 .operation_mode = "normal";
defparam \u_clk_2|Equal0~8 .output_mode = "comb_only";
defparam \u_clk_2|Equal0~8 .register_cascade_mode = "off";
defparam \u_clk_2|Equal0~8 .sum_lutc_input = "datac";
defparam \u_clk_2|Equal0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y10_N2
maxii_lcell \u_clk_2|clkout (
// Equation(s):
// \u_clk_2|clkout~regout  = DFFEAS((\u_clk_2|clkout~regout  $ (((\u_clk_2|Equal0~8_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u_clk_2|clkout~regout ),
	.datac(vcc),
	.datad(\u_clk_2|Equal0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_2|clkout~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_2|clkout .lut_mask = "33cc";
defparam \u_clk_2|clkout .operation_mode = "normal";
defparam \u_clk_2|clkout .output_mode = "reg_only";
defparam \u_clk_2|clkout .register_cascade_mode = "off";
defparam \u_clk_2|clkout .sum_lutc_input = "datac";
defparam \u_clk_2|clkout .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N9
maxii_lcell \u_sequencer_num_2|code[0] (
// Equation(s):
// \u_sequencer_num_2|code [0] = DFFEAS((((!\u_sequencer_num_2|code [0]))), GLOBAL(\u_clk_2|clkout~regout ), !\rst~combout , , , , , , )

	.clk(\u_clk_2|clkout~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_sequencer_num_2|code [0]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_sequencer_num_2|code [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_sequencer_num_2|code[0] .lut_mask = "00ff";
defparam \u_sequencer_num_2|code[0] .operation_mode = "normal";
defparam \u_sequencer_num_2|code[0] .output_mode = "reg_only";
defparam \u_sequencer_num_2|code[0] .register_cascade_mode = "off";
defparam \u_sequencer_num_2|code[0] .sum_lutc_input = "datac";
defparam \u_sequencer_num_2|code[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N6
maxii_lcell \u_sequencer_num_2|code[2] (
// Equation(s):
// \u_sequencer_num_2|code [2] = DFFEAS((\u_sequencer_num_2|code [2] $ (((\u_sequencer_num_2|code [0] & \u_sequencer_num_2|code [1])))), GLOBAL(\u_clk_2|clkout~regout ), !\rst~combout , , , , , , )

	.clk(\u_clk_2|clkout~regout ),
	.dataa(vcc),
	.datab(\u_sequencer_num_2|code [0]),
	.datac(\u_sequencer_num_2|code [2]),
	.datad(\u_sequencer_num_2|code [1]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_sequencer_num_2|code [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_sequencer_num_2|code[2] .lut_mask = "3cf0";
defparam \u_sequencer_num_2|code[2] .operation_mode = "normal";
defparam \u_sequencer_num_2|code[2] .output_mode = "reg_only";
defparam \u_sequencer_num_2|code[2] .register_cascade_mode = "off";
defparam \u_sequencer_num_2|code[2] .sum_lutc_input = "datac";
defparam \u_sequencer_num_2|code[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N7
maxii_lcell \u_sequencer_num_2|code[3] (
// Equation(s):
// \u_sequencer_num_2|code [3] = DFFEAS((\u_sequencer_num_2|code [1] & (\u_sequencer_num_2|code [3] $ (((\u_sequencer_num_2|code [2] & \u_sequencer_num_2|code [0]))))) # (!\u_sequencer_num_2|code [1] & (\u_sequencer_num_2|code [3] & ((\u_sequencer_num_2|code 
// [2]) # (!\u_sequencer_num_2|code [0])))), GLOBAL(\u_clk_2|clkout~regout ), !\rst~combout , , , , , , )

	.clk(\u_clk_2|clkout~regout ),
	.dataa(\u_sequencer_num_2|code [1]),
	.datab(\u_sequencer_num_2|code [3]),
	.datac(\u_sequencer_num_2|code [2]),
	.datad(\u_sequencer_num_2|code [0]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_sequencer_num_2|code [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_sequencer_num_2|code[3] .lut_mask = "68cc";
defparam \u_sequencer_num_2|code[3] .operation_mode = "normal";
defparam \u_sequencer_num_2|code[3] .output_mode = "reg_only";
defparam \u_sequencer_num_2|code[3] .register_cascade_mode = "off";
defparam \u_sequencer_num_2|code[3] .sum_lutc_input = "datac";
defparam \u_sequencer_num_2|code[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y10_N8
maxii_lcell \u_sequencer_num_2|code[1] (
// Equation(s):
// \u_sequencer_num_2|code [1] = DFFEAS((\u_sequencer_num_2|code [1] & (((!\u_sequencer_num_2|code [0])))) # (!\u_sequencer_num_2|code [1] & (\u_sequencer_num_2|code [0] & ((\u_sequencer_num_2|code [2]) # (!\u_sequencer_num_2|code [3])))), 
// GLOBAL(\u_clk_2|clkout~regout ), !\rst~combout , , , , , , )

	.clk(\u_clk_2|clkout~regout ),
	.dataa(\u_sequencer_num_2|code [1]),
	.datab(\u_sequencer_num_2|code [3]),
	.datac(\u_sequencer_num_2|code [2]),
	.datad(\u_sequencer_num_2|code [0]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_sequencer_num_2|code [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_sequencer_num_2|code[1] .lut_mask = "51aa";
defparam \u_sequencer_num_2|code[1] .operation_mode = "normal";
defparam \u_sequencer_num_2|code[1] .output_mode = "reg_only";
defparam \u_sequencer_num_2|code[1] .register_cascade_mode = "off";
defparam \u_sequencer_num_2|code[1] .sum_lutc_input = "datac";
defparam \u_sequencer_num_2|code[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N1
maxii_lcell \u_clk_3|Add0~35 (
// Equation(s):
// \u_clk_3|Add0~35_combout  = ((!\u_clk_3|cnt [0]))
// \u_clk_3|Add0~37  = CARRY(((\u_clk_3|cnt [0])))
// \u_clk_3|Add0~37COUT1_141  = CARRY(((\u_clk_3|cnt [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_3|cnt [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Add0~35_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_3|Add0~37 ),
	.cout1(\u_clk_3|Add0~37COUT1_141 ));
// synopsys translate_off
defparam \u_clk_3|Add0~35 .lut_mask = "33cc";
defparam \u_clk_3|Add0~35 .operation_mode = "arithmetic";
defparam \u_clk_3|Add0~35 .output_mode = "comb_only";
defparam \u_clk_3|Add0~35 .register_cascade_mode = "off";
defparam \u_clk_3|Add0~35 .sum_lutc_input = "datac";
defparam \u_clk_3|Add0~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N6
maxii_lcell \u_clk_3|cnt[0] (
// Equation(s):
// \u_clk_3|cnt [0] = DFFEAS((\u_clk_3|Add0~35_combout  & (((!\u_clk_3|Equal0~8_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\u_clk_3|Add0~35_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_3|Equal0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_3|cnt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|cnt[0] .lut_mask = "00aa";
defparam \u_clk_3|cnt[0] .operation_mode = "normal";
defparam \u_clk_3|cnt[0] .output_mode = "reg_only";
defparam \u_clk_3|cnt[0] .register_cascade_mode = "off";
defparam \u_clk_3|cnt[0] .sum_lutc_input = "datac";
defparam \u_clk_3|cnt[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N2
maxii_lcell \u_clk_3|Add0~30 (
// Equation(s):
// \u_clk_3|Add0~30_combout  = (\u_clk_3|cnt [1] $ ((\u_clk_3|Add0~37 )))
// \u_clk_3|Add0~32  = CARRY(((!\u_clk_3|Add0~37 ) # (!\u_clk_3|cnt [1])))
// \u_clk_3|Add0~32COUT1_142  = CARRY(((!\u_clk_3|Add0~37COUT1_141 ) # (!\u_clk_3|cnt [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_3|cnt [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u_clk_3|Add0~37 ),
	.cin1(\u_clk_3|Add0~37COUT1_141 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Add0~30_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_3|Add0~32 ),
	.cout1(\u_clk_3|Add0~32COUT1_142 ));
// synopsys translate_off
defparam \u_clk_3|Add0~30 .cin0_used = "true";
defparam \u_clk_3|Add0~30 .cin1_used = "true";
defparam \u_clk_3|Add0~30 .lut_mask = "3c3f";
defparam \u_clk_3|Add0~30 .operation_mode = "arithmetic";
defparam \u_clk_3|Add0~30 .output_mode = "comb_only";
defparam \u_clk_3|Add0~30 .register_cascade_mode = "off";
defparam \u_clk_3|Add0~30 .sum_lutc_input = "cin";
defparam \u_clk_3|Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N2
maxii_lcell \u_clk_3|cnt[1] (
// Equation(s):
// \u_clk_3|cnt [1] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_3|Add0~30_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_3|Add0~30_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_3|cnt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|cnt[1] .lut_mask = "0000";
defparam \u_clk_3|cnt[1] .operation_mode = "normal";
defparam \u_clk_3|cnt[1] .output_mode = "reg_only";
defparam \u_clk_3|cnt[1] .register_cascade_mode = "off";
defparam \u_clk_3|cnt[1] .sum_lutc_input = "datac";
defparam \u_clk_3|cnt[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y7_N3
maxii_lcell \u_clk_3|Add0~25 (
// Equation(s):
// \u_clk_3|Add0~25_combout  = \u_clk_3|cnt [2] $ ((((!\u_clk_3|Add0~32 ))))
// \u_clk_3|Add0~27  = CARRY((\u_clk_3|cnt [2] & ((!\u_clk_3|Add0~32 ))))
// \u_clk_3|Add0~27COUT1_143  = CARRY((\u_clk_3|cnt [2] & ((!\u_clk_3|Add0~32COUT1_142 ))))

	.clk(gnd),
	.dataa(\u_clk_3|cnt [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u_clk_3|Add0~32 ),
	.cin1(\u_clk_3|Add0~32COUT1_142 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Add0~25_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_3|Add0~27 ),
	.cout1(\u_clk_3|Add0~27COUT1_143 ));
// synopsys translate_off
defparam \u_clk_3|Add0~25 .cin0_used = "true";
defparam \u_clk_3|Add0~25 .cin1_used = "true";
defparam \u_clk_3|Add0~25 .lut_mask = "a50a";
defparam \u_clk_3|Add0~25 .operation_mode = "arithmetic";
defparam \u_clk_3|Add0~25 .output_mode = "comb_only";
defparam \u_clk_3|Add0~25 .register_cascade_mode = "off";
defparam \u_clk_3|Add0~25 .sum_lutc_input = "cin";
defparam \u_clk_3|Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N0
maxii_lcell \u_clk_3|cnt[2] (
// Equation(s):
// \u_clk_3|cnt [2] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_3|Add0~25_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_3|Add0~25_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_3|cnt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|cnt[2] .lut_mask = "0000";
defparam \u_clk_3|cnt[2] .operation_mode = "normal";
defparam \u_clk_3|cnt[2] .output_mode = "reg_only";
defparam \u_clk_3|cnt[2] .register_cascade_mode = "off";
defparam \u_clk_3|cnt[2] .sum_lutc_input = "datac";
defparam \u_clk_3|cnt[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y7_N4
maxii_lcell \u_clk_3|Add0~20 (
// Equation(s):
// \u_clk_3|Add0~20_combout  = (\u_clk_3|cnt [3] $ ((\u_clk_3|Add0~27 )))
// \u_clk_3|Add0~22  = CARRY(((!\u_clk_3|Add0~27COUT1_143 ) # (!\u_clk_3|cnt [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_3|cnt [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u_clk_3|Add0~27 ),
	.cin1(\u_clk_3|Add0~27COUT1_143 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Add0~20_combout ),
	.regout(),
	.cout(\u_clk_3|Add0~22 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|Add0~20 .cin0_used = "true";
defparam \u_clk_3|Add0~20 .cin1_used = "true";
defparam \u_clk_3|Add0~20 .lut_mask = "3c3f";
defparam \u_clk_3|Add0~20 .operation_mode = "arithmetic";
defparam \u_clk_3|Add0~20 .output_mode = "comb_only";
defparam \u_clk_3|Add0~20 .register_cascade_mode = "off";
defparam \u_clk_3|Add0~20 .sum_lutc_input = "cin";
defparam \u_clk_3|Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N7
maxii_lcell \u_clk_3|cnt[3] (
// Equation(s):
// \u_clk_3|Equal0~1  = (!\u_clk_3|cnt [0] & (!\u_clk_3|cnt [2] & (!B4_cnt[3] & !\u_clk_3|cnt [1])))
// \u_clk_3|cnt [3] = DFFEAS(\u_clk_3|Equal0~1 , GLOBAL(\clk~combout ), VCC, , , \u_clk_3|Add0~20_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_3|cnt [0]),
	.datab(\u_clk_3|cnt [2]),
	.datac(\u_clk_3|Add0~20_combout ),
	.datad(\u_clk_3|cnt [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Equal0~1 ),
	.regout(\u_clk_3|cnt [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|cnt[3] .lut_mask = "0001";
defparam \u_clk_3|cnt[3] .operation_mode = "normal";
defparam \u_clk_3|cnt[3] .output_mode = "reg_and_comb";
defparam \u_clk_3|cnt[3] .register_cascade_mode = "off";
defparam \u_clk_3|cnt[3] .sum_lutc_input = "qfbk";
defparam \u_clk_3|cnt[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y7_N5
maxii_lcell \u_clk_3|Add0~15 (
// Equation(s):
// \u_clk_3|Add0~15_combout  = \u_clk_3|cnt [4] $ ((((!\u_clk_3|Add0~22 ))))
// \u_clk_3|Add0~17  = CARRY((\u_clk_3|cnt [4] & ((!\u_clk_3|Add0~22 ))))
// \u_clk_3|Add0~17COUT1_144  = CARRY((\u_clk_3|cnt [4] & ((!\u_clk_3|Add0~22 ))))

	.clk(gnd),
	.dataa(\u_clk_3|cnt [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_3|Add0~22 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Add0~15_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_3|Add0~17 ),
	.cout1(\u_clk_3|Add0~17COUT1_144 ));
// synopsys translate_off
defparam \u_clk_3|Add0~15 .cin_used = "true";
defparam \u_clk_3|Add0~15 .lut_mask = "a50a";
defparam \u_clk_3|Add0~15 .operation_mode = "arithmetic";
defparam \u_clk_3|Add0~15 .output_mode = "comb_only";
defparam \u_clk_3|Add0~15 .register_cascade_mode = "off";
defparam \u_clk_3|Add0~15 .sum_lutc_input = "cin";
defparam \u_clk_3|Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N1
maxii_lcell \u_clk_3|cnt[4] (
// Equation(s):
// \u_clk_3|cnt [4] = DFFEAS((((\u_clk_3|Add0~15_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_3|Add0~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_3|cnt [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|cnt[4] .lut_mask = "ff00";
defparam \u_clk_3|cnt[4] .operation_mode = "normal";
defparam \u_clk_3|cnt[4] .output_mode = "reg_only";
defparam \u_clk_3|cnt[4] .register_cascade_mode = "off";
defparam \u_clk_3|cnt[4] .sum_lutc_input = "datac";
defparam \u_clk_3|cnt[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N6
maxii_lcell \u_clk_3|Add0~10 (
// Equation(s):
// \u_clk_3|Add0~10_combout  = (\u_clk_3|cnt [5] $ (((!\u_clk_3|Add0~22  & \u_clk_3|Add0~17 ) # (\u_clk_3|Add0~22  & \u_clk_3|Add0~17COUT1_144 ))))
// \u_clk_3|Add0~12  = CARRY(((!\u_clk_3|Add0~17 ) # (!\u_clk_3|cnt [5])))
// \u_clk_3|Add0~12COUT1_145  = CARRY(((!\u_clk_3|Add0~17COUT1_144 ) # (!\u_clk_3|cnt [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_3|cnt [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_3|Add0~22 ),
	.cin0(\u_clk_3|Add0~17 ),
	.cin1(\u_clk_3|Add0~17COUT1_144 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_3|Add0~12 ),
	.cout1(\u_clk_3|Add0~12COUT1_145 ));
// synopsys translate_off
defparam \u_clk_3|Add0~10 .cin0_used = "true";
defparam \u_clk_3|Add0~10 .cin1_used = "true";
defparam \u_clk_3|Add0~10 .cin_used = "true";
defparam \u_clk_3|Add0~10 .lut_mask = "3c3f";
defparam \u_clk_3|Add0~10 .operation_mode = "arithmetic";
defparam \u_clk_3|Add0~10 .output_mode = "comb_only";
defparam \u_clk_3|Add0~10 .register_cascade_mode = "off";
defparam \u_clk_3|Add0~10 .sum_lutc_input = "cin";
defparam \u_clk_3|Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N0
maxii_lcell \u_clk_3|cnt[5] (
// Equation(s):
// \u_clk_3|cnt [5] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_3|Add0~10_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_3|Add0~10_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_3|cnt [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|cnt[5] .lut_mask = "0000";
defparam \u_clk_3|cnt[5] .operation_mode = "normal";
defparam \u_clk_3|cnt[5] .output_mode = "reg_only";
defparam \u_clk_3|cnt[5] .register_cascade_mode = "off";
defparam \u_clk_3|cnt[5] .sum_lutc_input = "datac";
defparam \u_clk_3|cnt[5] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y7_N7
maxii_lcell \u_clk_3|Add0~0 (
// Equation(s):
// \u_clk_3|Add0~0_combout  = (\u_clk_3|cnt [6] $ ((!(!\u_clk_3|Add0~22  & \u_clk_3|Add0~12 ) # (\u_clk_3|Add0~22  & \u_clk_3|Add0~12COUT1_145 ))))
// \u_clk_3|Add0~2  = CARRY(((\u_clk_3|cnt [6] & !\u_clk_3|Add0~12 )))
// \u_clk_3|Add0~2COUT1_146  = CARRY(((\u_clk_3|cnt [6] & !\u_clk_3|Add0~12COUT1_145 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_3|cnt [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_3|Add0~22 ),
	.cin0(\u_clk_3|Add0~12 ),
	.cin1(\u_clk_3|Add0~12COUT1_145 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_3|Add0~2 ),
	.cout1(\u_clk_3|Add0~2COUT1_146 ));
// synopsys translate_off
defparam \u_clk_3|Add0~0 .cin0_used = "true";
defparam \u_clk_3|Add0~0 .cin1_used = "true";
defparam \u_clk_3|Add0~0 .cin_used = "true";
defparam \u_clk_3|Add0~0 .lut_mask = "c30c";
defparam \u_clk_3|Add0~0 .operation_mode = "arithmetic";
defparam \u_clk_3|Add0~0 .output_mode = "comb_only";
defparam \u_clk_3|Add0~0 .register_cascade_mode = "off";
defparam \u_clk_3|Add0~0 .sum_lutc_input = "cin";
defparam \u_clk_3|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N4
maxii_lcell \u_clk_3|cnt[6] (
// Equation(s):
// \u_clk_3|cnt [6] = DFFEAS((!\u_clk_3|Equal0~8_combout  & (((\u_clk_3|Add0~0_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\u_clk_3|Equal0~8_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_3|Add0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_3|cnt [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|cnt[6] .lut_mask = "5500";
defparam \u_clk_3|cnt[6] .operation_mode = "normal";
defparam \u_clk_3|cnt[6] .output_mode = "reg_only";
defparam \u_clk_3|cnt[6] .register_cascade_mode = "off";
defparam \u_clk_3|cnt[6] .sum_lutc_input = "datac";
defparam \u_clk_3|cnt[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X11_Y7_N8
maxii_lcell \u_clk_3|Add0~5 (
// Equation(s):
// \u_clk_3|Add0~5_combout  = \u_clk_3|cnt [7] $ (((((!\u_clk_3|Add0~22  & \u_clk_3|Add0~2 ) # (\u_clk_3|Add0~22  & \u_clk_3|Add0~2COUT1_146 )))))
// \u_clk_3|Add0~7  = CARRY(((!\u_clk_3|Add0~2 )) # (!\u_clk_3|cnt [7]))
// \u_clk_3|Add0~7COUT1_147  = CARRY(((!\u_clk_3|Add0~2COUT1_146 )) # (!\u_clk_3|cnt [7]))

	.clk(gnd),
	.dataa(\u_clk_3|cnt [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_3|Add0~22 ),
	.cin0(\u_clk_3|Add0~2 ),
	.cin1(\u_clk_3|Add0~2COUT1_146 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_3|Add0~7 ),
	.cout1(\u_clk_3|Add0~7COUT1_147 ));
// synopsys translate_off
defparam \u_clk_3|Add0~5 .cin0_used = "true";
defparam \u_clk_3|Add0~5 .cin1_used = "true";
defparam \u_clk_3|Add0~5 .cin_used = "true";
defparam \u_clk_3|Add0~5 .lut_mask = "5a5f";
defparam \u_clk_3|Add0~5 .operation_mode = "arithmetic";
defparam \u_clk_3|Add0~5 .output_mode = "comb_only";
defparam \u_clk_3|Add0~5 .register_cascade_mode = "off";
defparam \u_clk_3|Add0~5 .sum_lutc_input = "cin";
defparam \u_clk_3|Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N5
maxii_lcell \u_clk_3|cnt[7] (
// Equation(s):
// \u_clk_3|Equal0~0  = (!\u_clk_3|cnt [5] & (!\u_clk_3|cnt [4] & (!B4_cnt[7] & \u_clk_3|cnt [6])))
// \u_clk_3|cnt [7] = DFFEAS(\u_clk_3|Equal0~0 , GLOBAL(\clk~combout ), VCC, , , \u_clk_3|Add0~5_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_3|cnt [5]),
	.datab(\u_clk_3|cnt [4]),
	.datac(\u_clk_3|Add0~5_combout ),
	.datad(\u_clk_3|cnt [6]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Equal0~0 ),
	.regout(\u_clk_3|cnt [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|cnt[7] .lut_mask = "0100";
defparam \u_clk_3|cnt[7] .operation_mode = "normal";
defparam \u_clk_3|cnt[7] .output_mode = "reg_and_comb";
defparam \u_clk_3|cnt[7] .register_cascade_mode = "off";
defparam \u_clk_3|cnt[7] .sum_lutc_input = "qfbk";
defparam \u_clk_3|cnt[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X11_Y7_N9
maxii_lcell \u_clk_3|Add0~40 (
// Equation(s):
// \u_clk_3|Add0~40_combout  = \u_clk_3|cnt [8] $ ((((!(!\u_clk_3|Add0~22  & \u_clk_3|Add0~7 ) # (\u_clk_3|Add0~22  & \u_clk_3|Add0~7COUT1_147 )))))
// \u_clk_3|Add0~42  = CARRY((\u_clk_3|cnt [8] & ((!\u_clk_3|Add0~7COUT1_147 ))))

	.clk(gnd),
	.dataa(\u_clk_3|cnt [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_3|Add0~22 ),
	.cin0(\u_clk_3|Add0~7 ),
	.cin1(\u_clk_3|Add0~7COUT1_147 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Add0~40_combout ),
	.regout(),
	.cout(\u_clk_3|Add0~42 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|Add0~40 .cin0_used = "true";
defparam \u_clk_3|Add0~40 .cin1_used = "true";
defparam \u_clk_3|Add0~40 .cin_used = "true";
defparam \u_clk_3|Add0~40 .lut_mask = "a50a";
defparam \u_clk_3|Add0~40 .operation_mode = "arithmetic";
defparam \u_clk_3|Add0~40 .output_mode = "comb_only";
defparam \u_clk_3|Add0~40 .register_cascade_mode = "off";
defparam \u_clk_3|Add0~40 .sum_lutc_input = "cin";
defparam \u_clk_3|Add0~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N9
maxii_lcell \u_clk_3|cnt[8] (
// Equation(s):
// \u_clk_3|cnt [8] = DFFEAS((((\u_clk_3|Add0~40_combout  & !\u_clk_3|Equal0~8_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_3|Add0~40_combout ),
	.datad(\u_clk_3|Equal0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_3|cnt [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|cnt[8] .lut_mask = "00f0";
defparam \u_clk_3|cnt[8] .operation_mode = "normal";
defparam \u_clk_3|cnt[8] .output_mode = "reg_only";
defparam \u_clk_3|cnt[8] .register_cascade_mode = "off";
defparam \u_clk_3|cnt[8] .sum_lutc_input = "datac";
defparam \u_clk_3|cnt[8] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N5
maxii_lcell \u_clk_3|Add0~60 (
// Equation(s):
// \u_clk_3|Add0~60_combout  = (\u_clk_3|cnt [14] $ ((!\u_clk_3|Add0~72 )))
// \u_clk_3|Add0~62  = CARRY(((\u_clk_3|cnt [14] & !\u_clk_3|Add0~72 )))
// \u_clk_3|Add0~62COUT1_152  = CARRY(((\u_clk_3|cnt [14] & !\u_clk_3|Add0~72 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_3|cnt [14]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_3|Add0~72 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Add0~60_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_3|Add0~62 ),
	.cout1(\u_clk_3|Add0~62COUT1_152 ));
// synopsys translate_off
defparam \u_clk_3|Add0~60 .cin_used = "true";
defparam \u_clk_3|Add0~60 .lut_mask = "c30c";
defparam \u_clk_3|Add0~60 .operation_mode = "arithmetic";
defparam \u_clk_3|Add0~60 .output_mode = "comb_only";
defparam \u_clk_3|Add0~60 .register_cascade_mode = "off";
defparam \u_clk_3|Add0~60 .sum_lutc_input = "cin";
defparam \u_clk_3|Add0~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N8
maxii_lcell \u_clk_3|cnt[14] (
// Equation(s):
// \u_clk_3|cnt [14] = DFFEAS((((\u_clk_3|Add0~60_combout  & !\u_clk_3|Equal0~8_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_3|Add0~60_combout ),
	.datad(\u_clk_3|Equal0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_3|cnt [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|cnt[14] .lut_mask = "00f0";
defparam \u_clk_3|cnt[14] .operation_mode = "normal";
defparam \u_clk_3|cnt[14] .output_mode = "reg_only";
defparam \u_clk_3|cnt[14] .register_cascade_mode = "off";
defparam \u_clk_3|cnt[14] .sum_lutc_input = "datac";
defparam \u_clk_3|cnt[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N6
maxii_lcell \u_clk_3|Add0~75 (
// Equation(s):
// \u_clk_3|Add0~75_combout  = (\u_clk_3|cnt [15] $ (((!\u_clk_3|Add0~72  & \u_clk_3|Add0~62 ) # (\u_clk_3|Add0~72  & \u_clk_3|Add0~62COUT1_152 ))))
// \u_clk_3|Add0~77  = CARRY(((!\u_clk_3|Add0~62 ) # (!\u_clk_3|cnt [15])))
// \u_clk_3|Add0~77COUT1_153  = CARRY(((!\u_clk_3|Add0~62COUT1_152 ) # (!\u_clk_3|cnt [15])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_3|cnt [15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_3|Add0~72 ),
	.cin0(\u_clk_3|Add0~62 ),
	.cin1(\u_clk_3|Add0~62COUT1_152 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Add0~75_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_3|Add0~77 ),
	.cout1(\u_clk_3|Add0~77COUT1_153 ));
// synopsys translate_off
defparam \u_clk_3|Add0~75 .cin0_used = "true";
defparam \u_clk_3|Add0~75 .cin1_used = "true";
defparam \u_clk_3|Add0~75 .cin_used = "true";
defparam \u_clk_3|Add0~75 .lut_mask = "3c3f";
defparam \u_clk_3|Add0~75 .operation_mode = "arithmetic";
defparam \u_clk_3|Add0~75 .output_mode = "comb_only";
defparam \u_clk_3|Add0~75 .register_cascade_mode = "off";
defparam \u_clk_3|Add0~75 .sum_lutc_input = "cin";
defparam \u_clk_3|Add0~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N4
maxii_lcell \u_clk_3|cnt[15] (
// Equation(s):
// \u_clk_3|cnt [15] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_3|Add0~75_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_3|Add0~75_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_3|cnt [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|cnt[15] .lut_mask = "0000";
defparam \u_clk_3|cnt[15] .operation_mode = "normal";
defparam \u_clk_3|cnt[15] .output_mode = "reg_only";
defparam \u_clk_3|cnt[15] .register_cascade_mode = "off";
defparam \u_clk_3|cnt[15] .sum_lutc_input = "datac";
defparam \u_clk_3|cnt[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N0
maxii_lcell \u_clk_3|Add0~45 (
// Equation(s):
// \u_clk_3|Add0~45_combout  = (\u_clk_3|cnt [9] $ ((\u_clk_3|Add0~42 )))
// \u_clk_3|Add0~47  = CARRY(((!\u_clk_3|Add0~42 ) # (!\u_clk_3|cnt [9])))
// \u_clk_3|Add0~47COUT1_148  = CARRY(((!\u_clk_3|Add0~42 ) # (!\u_clk_3|cnt [9])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_3|cnt [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_3|Add0~42 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Add0~45_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_3|Add0~47 ),
	.cout1(\u_clk_3|Add0~47COUT1_148 ));
// synopsys translate_off
defparam \u_clk_3|Add0~45 .cin_used = "true";
defparam \u_clk_3|Add0~45 .lut_mask = "3c3f";
defparam \u_clk_3|Add0~45 .operation_mode = "arithmetic";
defparam \u_clk_3|Add0~45 .output_mode = "comb_only";
defparam \u_clk_3|Add0~45 .register_cascade_mode = "off";
defparam \u_clk_3|Add0~45 .sum_lutc_input = "cin";
defparam \u_clk_3|Add0~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N4
maxii_lcell \u_clk_3|cnt[9] (
// Equation(s):
// \u_clk_3|cnt [9] = DFFEAS((((!\u_clk_3|Equal0~8_combout  & \u_clk_3|Add0~45_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_3|Equal0~8_combout ),
	.datad(\u_clk_3|Add0~45_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_3|cnt [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|cnt[9] .lut_mask = "0f00";
defparam \u_clk_3|cnt[9] .operation_mode = "normal";
defparam \u_clk_3|cnt[9] .output_mode = "reg_only";
defparam \u_clk_3|cnt[9] .register_cascade_mode = "off";
defparam \u_clk_3|cnt[9] .sum_lutc_input = "datac";
defparam \u_clk_3|cnt[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N1
maxii_lcell \u_clk_3|Add0~55 (
// Equation(s):
// \u_clk_3|Add0~55_combout  = (\u_clk_3|cnt [10] $ ((!(!\u_clk_3|Add0~42  & \u_clk_3|Add0~47 ) # (\u_clk_3|Add0~42  & \u_clk_3|Add0~47COUT1_148 ))))
// \u_clk_3|Add0~57  = CARRY(((\u_clk_3|cnt [10] & !\u_clk_3|Add0~47 )))
// \u_clk_3|Add0~57COUT1_149  = CARRY(((\u_clk_3|cnt [10] & !\u_clk_3|Add0~47COUT1_148 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_3|cnt [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_3|Add0~42 ),
	.cin0(\u_clk_3|Add0~47 ),
	.cin1(\u_clk_3|Add0~47COUT1_148 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Add0~55_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_3|Add0~57 ),
	.cout1(\u_clk_3|Add0~57COUT1_149 ));
// synopsys translate_off
defparam \u_clk_3|Add0~55 .cin0_used = "true";
defparam \u_clk_3|Add0~55 .cin1_used = "true";
defparam \u_clk_3|Add0~55 .cin_used = "true";
defparam \u_clk_3|Add0~55 .lut_mask = "c30c";
defparam \u_clk_3|Add0~55 .operation_mode = "arithmetic";
defparam \u_clk_3|Add0~55 .output_mode = "comb_only";
defparam \u_clk_3|Add0~55 .register_cascade_mode = "off";
defparam \u_clk_3|Add0~55 .sum_lutc_input = "cin";
defparam \u_clk_3|Add0~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N6
maxii_lcell \u_clk_3|cnt[10] (
// Equation(s):
// \u_clk_3|Equal0~2  = (\u_clk_3|cnt [9] & (\u_clk_3|cnt [8] & (!B4_cnt[10] & \u_clk_3|cnt [11])))
// \u_clk_3|cnt [10] = DFFEAS(\u_clk_3|Equal0~2 , GLOBAL(\clk~combout ), VCC, , , \u_clk_3|Add0~55_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_3|cnt [9]),
	.datab(\u_clk_3|cnt [8]),
	.datac(\u_clk_3|Add0~55_combout ),
	.datad(\u_clk_3|cnt [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Equal0~2 ),
	.regout(\u_clk_3|cnt [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|cnt[10] .lut_mask = "0800";
defparam \u_clk_3|cnt[10] .operation_mode = "normal";
defparam \u_clk_3|cnt[10] .output_mode = "reg_and_comb";
defparam \u_clk_3|cnt[10] .register_cascade_mode = "off";
defparam \u_clk_3|cnt[10] .sum_lutc_input = "qfbk";
defparam \u_clk_3|cnt[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N2
maxii_lcell \u_clk_3|Add0~50 (
// Equation(s):
// \u_clk_3|Add0~50_combout  = (\u_clk_3|cnt [11] $ (((!\u_clk_3|Add0~42  & \u_clk_3|Add0~57 ) # (\u_clk_3|Add0~42  & \u_clk_3|Add0~57COUT1_149 ))))
// \u_clk_3|Add0~52  = CARRY(((!\u_clk_3|Add0~57 ) # (!\u_clk_3|cnt [11])))
// \u_clk_3|Add0~52COUT1_150  = CARRY(((!\u_clk_3|Add0~57COUT1_149 ) # (!\u_clk_3|cnt [11])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_3|cnt [11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_3|Add0~42 ),
	.cin0(\u_clk_3|Add0~57 ),
	.cin1(\u_clk_3|Add0~57COUT1_149 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Add0~50_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_3|Add0~52 ),
	.cout1(\u_clk_3|Add0~52COUT1_150 ));
// synopsys translate_off
defparam \u_clk_3|Add0~50 .cin0_used = "true";
defparam \u_clk_3|Add0~50 .cin1_used = "true";
defparam \u_clk_3|Add0~50 .cin_used = "true";
defparam \u_clk_3|Add0~50 .lut_mask = "3c3f";
defparam \u_clk_3|Add0~50 .operation_mode = "arithmetic";
defparam \u_clk_3|Add0~50 .output_mode = "comb_only";
defparam \u_clk_3|Add0~50 .register_cascade_mode = "off";
defparam \u_clk_3|Add0~50 .sum_lutc_input = "cin";
defparam \u_clk_3|Add0~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N9
maxii_lcell \u_clk_3|cnt[11] (
// Equation(s):
// \u_clk_3|cnt [11] = DFFEAS((((!\u_clk_3|Equal0~8_combout  & \u_clk_3|Add0~50_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_3|Equal0~8_combout ),
	.datad(\u_clk_3|Add0~50_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_3|cnt [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|cnt[11] .lut_mask = "0f00";
defparam \u_clk_3|cnt[11] .operation_mode = "normal";
defparam \u_clk_3|cnt[11] .output_mode = "reg_only";
defparam \u_clk_3|cnt[11] .register_cascade_mode = "off";
defparam \u_clk_3|cnt[11] .sum_lutc_input = "datac";
defparam \u_clk_3|cnt[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y7_N3
maxii_lcell \u_clk_3|Add0~65 (
// Equation(s):
// \u_clk_3|Add0~65_combout  = (\u_clk_3|cnt [12] $ ((!(!\u_clk_3|Add0~42  & \u_clk_3|Add0~52 ) # (\u_clk_3|Add0~42  & \u_clk_3|Add0~52COUT1_150 ))))
// \u_clk_3|Add0~67  = CARRY(((\u_clk_3|cnt [12] & !\u_clk_3|Add0~52 )))
// \u_clk_3|Add0~67COUT1_151  = CARRY(((\u_clk_3|cnt [12] & !\u_clk_3|Add0~52COUT1_150 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_3|cnt [12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_3|Add0~42 ),
	.cin0(\u_clk_3|Add0~52 ),
	.cin1(\u_clk_3|Add0~52COUT1_150 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Add0~65_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_3|Add0~67 ),
	.cout1(\u_clk_3|Add0~67COUT1_151 ));
// synopsys translate_off
defparam \u_clk_3|Add0~65 .cin0_used = "true";
defparam \u_clk_3|Add0~65 .cin1_used = "true";
defparam \u_clk_3|Add0~65 .cin_used = "true";
defparam \u_clk_3|Add0~65 .lut_mask = "c30c";
defparam \u_clk_3|Add0~65 .operation_mode = "arithmetic";
defparam \u_clk_3|Add0~65 .output_mode = "comb_only";
defparam \u_clk_3|Add0~65 .register_cascade_mode = "off";
defparam \u_clk_3|Add0~65 .sum_lutc_input = "cin";
defparam \u_clk_3|Add0~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N9
maxii_lcell \u_clk_3|cnt[12] (
// Equation(s):
// \u_clk_3|Equal0~3  = (!\u_clk_3|cnt [15] & (!\u_clk_3|cnt [13] & (!B4_cnt[12] & \u_clk_3|cnt [14])))
// \u_clk_3|cnt [12] = DFFEAS(\u_clk_3|Equal0~3 , GLOBAL(\clk~combout ), VCC, , , \u_clk_3|Add0~65_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_3|cnt [15]),
	.datab(\u_clk_3|cnt [13]),
	.datac(\u_clk_3|Add0~65_combout ),
	.datad(\u_clk_3|cnt [14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Equal0~3 ),
	.regout(\u_clk_3|cnt [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|cnt[12] .lut_mask = "0100";
defparam \u_clk_3|cnt[12] .operation_mode = "normal";
defparam \u_clk_3|cnt[12] .output_mode = "reg_and_comb";
defparam \u_clk_3|cnt[12] .register_cascade_mode = "off";
defparam \u_clk_3|cnt[12] .sum_lutc_input = "qfbk";
defparam \u_clk_3|cnt[12] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N4
maxii_lcell \u_clk_3|Add0~70 (
// Equation(s):
// \u_clk_3|Add0~70_combout  = (\u_clk_3|cnt [13] $ (((!\u_clk_3|Add0~42  & \u_clk_3|Add0~67 ) # (\u_clk_3|Add0~42  & \u_clk_3|Add0~67COUT1_151 ))))
// \u_clk_3|Add0~72  = CARRY(((!\u_clk_3|Add0~67COUT1_151 ) # (!\u_clk_3|cnt [13])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_3|cnt [13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_3|Add0~42 ),
	.cin0(\u_clk_3|Add0~67 ),
	.cin1(\u_clk_3|Add0~67COUT1_151 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Add0~70_combout ),
	.regout(),
	.cout(\u_clk_3|Add0~72 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|Add0~70 .cin0_used = "true";
defparam \u_clk_3|Add0~70 .cin1_used = "true";
defparam \u_clk_3|Add0~70 .cin_used = "true";
defparam \u_clk_3|Add0~70 .lut_mask = "3c3f";
defparam \u_clk_3|Add0~70 .operation_mode = "arithmetic";
defparam \u_clk_3|Add0~70 .output_mode = "comb_only";
defparam \u_clk_3|Add0~70 .register_cascade_mode = "off";
defparam \u_clk_3|Add0~70 .sum_lutc_input = "cin";
defparam \u_clk_3|Add0~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y7_N2
maxii_lcell \u_clk_3|cnt[13] (
// Equation(s):
// \u_clk_3|cnt [13] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_3|Add0~70_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_3|Add0~70_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_3|cnt [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|cnt[13] .lut_mask = "0000";
defparam \u_clk_3|cnt[13] .operation_mode = "normal";
defparam \u_clk_3|cnt[13] .output_mode = "reg_only";
defparam \u_clk_3|cnt[13] .register_cascade_mode = "off";
defparam \u_clk_3|cnt[13] .sum_lutc_input = "datac";
defparam \u_clk_3|cnt[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N7
maxii_lcell \u_clk_3|Add0~90 (
// Equation(s):
// \u_clk_3|Add0~90_combout  = \u_clk_3|cnt [16] $ ((((!(!\u_clk_3|Add0~72  & \u_clk_3|Add0~77 ) # (\u_clk_3|Add0~72  & \u_clk_3|Add0~77COUT1_153 )))))
// \u_clk_3|Add0~92  = CARRY((\u_clk_3|cnt [16] & ((!\u_clk_3|Add0~77 ))))
// \u_clk_3|Add0~92COUT1_154  = CARRY((\u_clk_3|cnt [16] & ((!\u_clk_3|Add0~77COUT1_153 ))))

	.clk(gnd),
	.dataa(\u_clk_3|cnt [16]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_3|Add0~72 ),
	.cin0(\u_clk_3|Add0~77 ),
	.cin1(\u_clk_3|Add0~77COUT1_153 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Add0~90_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_3|Add0~92 ),
	.cout1(\u_clk_3|Add0~92COUT1_154 ));
// synopsys translate_off
defparam \u_clk_3|Add0~90 .cin0_used = "true";
defparam \u_clk_3|Add0~90 .cin1_used = "true";
defparam \u_clk_3|Add0~90 .cin_used = "true";
defparam \u_clk_3|Add0~90 .lut_mask = "a50a";
defparam \u_clk_3|Add0~90 .operation_mode = "arithmetic";
defparam \u_clk_3|Add0~90 .output_mode = "comb_only";
defparam \u_clk_3|Add0~90 .register_cascade_mode = "off";
defparam \u_clk_3|Add0~90 .sum_lutc_input = "cin";
defparam \u_clk_3|Add0~90 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N0
maxii_lcell \u_clk_3|Add0~85 (
// Equation(s):
// \u_clk_3|Add0~85_combout  = (\u_clk_3|cnt [19] $ ((\u_clk_3|Add0~82 )))
// \u_clk_3|Add0~87  = CARRY(((!\u_clk_3|Add0~82 ) # (!\u_clk_3|cnt [19])))
// \u_clk_3|Add0~87COUT1_156  = CARRY(((!\u_clk_3|Add0~82 ) # (!\u_clk_3|cnt [19])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_3|cnt [19]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_3|Add0~82 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Add0~85_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_3|Add0~87 ),
	.cout1(\u_clk_3|Add0~87COUT1_156 ));
// synopsys translate_off
defparam \u_clk_3|Add0~85 .cin_used = "true";
defparam \u_clk_3|Add0~85 .lut_mask = "3c3f";
defparam \u_clk_3|Add0~85 .operation_mode = "arithmetic";
defparam \u_clk_3|Add0~85 .output_mode = "comb_only";
defparam \u_clk_3|Add0~85 .register_cascade_mode = "off";
defparam \u_clk_3|Add0~85 .sum_lutc_input = "cin";
defparam \u_clk_3|Add0~85 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N8
maxii_lcell \u_clk_3|cnt[19] (
// Equation(s):
// \u_clk_3|cnt [19] = DFFEAS((((!\u_clk_3|Equal0~8_combout  & \u_clk_3|Add0~85_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_3|Equal0~8_combout ),
	.datad(\u_clk_3|Add0~85_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_3|cnt [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|cnt[19] .lut_mask = "0f00";
defparam \u_clk_3|cnt[19] .operation_mode = "normal";
defparam \u_clk_3|cnt[19] .output_mode = "reg_only";
defparam \u_clk_3|cnt[19] .register_cascade_mode = "off";
defparam \u_clk_3|cnt[19] .sum_lutc_input = "datac";
defparam \u_clk_3|cnt[19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N4
maxii_lcell \u_clk_3|cnt[16] (
// Equation(s):
// \u_clk_3|Equal0~5  = (\u_clk_3|cnt [18] & (!\u_clk_3|cnt [17] & (!B4_cnt[16] & \u_clk_3|cnt [19])))
// \u_clk_3|cnt [16] = DFFEAS(\u_clk_3|Equal0~5 , GLOBAL(\clk~combout ), VCC, , , \u_clk_3|Add0~90_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_3|cnt [18]),
	.datab(\u_clk_3|cnt [17]),
	.datac(\u_clk_3|Add0~90_combout ),
	.datad(\u_clk_3|cnt [19]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Equal0~5 ),
	.regout(\u_clk_3|cnt [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|cnt[16] .lut_mask = "0200";
defparam \u_clk_3|cnt[16] .operation_mode = "normal";
defparam \u_clk_3|cnt[16] .output_mode = "reg_and_comb";
defparam \u_clk_3|cnt[16] .register_cascade_mode = "off";
defparam \u_clk_3|cnt[16] .sum_lutc_input = "qfbk";
defparam \u_clk_3|cnt[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N8
maxii_lcell \u_clk_3|Add0~95 (
// Equation(s):
// \u_clk_3|Add0~95_combout  = (\u_clk_3|cnt [17] $ (((!\u_clk_3|Add0~72  & \u_clk_3|Add0~92 ) # (\u_clk_3|Add0~72  & \u_clk_3|Add0~92COUT1_154 ))))
// \u_clk_3|Add0~97  = CARRY(((!\u_clk_3|Add0~92 ) # (!\u_clk_3|cnt [17])))
// \u_clk_3|Add0~97COUT1_155  = CARRY(((!\u_clk_3|Add0~92COUT1_154 ) # (!\u_clk_3|cnt [17])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_3|cnt [17]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_3|Add0~72 ),
	.cin0(\u_clk_3|Add0~92 ),
	.cin1(\u_clk_3|Add0~92COUT1_154 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Add0~95_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_3|Add0~97 ),
	.cout1(\u_clk_3|Add0~97COUT1_155 ));
// synopsys translate_off
defparam \u_clk_3|Add0~95 .cin0_used = "true";
defparam \u_clk_3|Add0~95 .cin1_used = "true";
defparam \u_clk_3|Add0~95 .cin_used = "true";
defparam \u_clk_3|Add0~95 .lut_mask = "3c3f";
defparam \u_clk_3|Add0~95 .operation_mode = "arithmetic";
defparam \u_clk_3|Add0~95 .output_mode = "comb_only";
defparam \u_clk_3|Add0~95 .register_cascade_mode = "off";
defparam \u_clk_3|Add0~95 .sum_lutc_input = "cin";
defparam \u_clk_3|Add0~95 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N9
maxii_lcell \u_clk_3|cnt[17] (
// Equation(s):
// \u_clk_3|cnt [17] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_3|Add0~95_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_3|Add0~95_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_3|cnt [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|cnt[17] .lut_mask = "0000";
defparam \u_clk_3|cnt[17] .operation_mode = "normal";
defparam \u_clk_3|cnt[17] .output_mode = "reg_only";
defparam \u_clk_3|cnt[17] .register_cascade_mode = "off";
defparam \u_clk_3|cnt[17] .sum_lutc_input = "datac";
defparam \u_clk_3|cnt[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X12_Y7_N9
maxii_lcell \u_clk_3|Add0~80 (
// Equation(s):
// \u_clk_3|Add0~80_combout  = (\u_clk_3|cnt [18] $ ((!(!\u_clk_3|Add0~72  & \u_clk_3|Add0~97 ) # (\u_clk_3|Add0~72  & \u_clk_3|Add0~97COUT1_155 ))))
// \u_clk_3|Add0~82  = CARRY(((\u_clk_3|cnt [18] & !\u_clk_3|Add0~97COUT1_155 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_3|cnt [18]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_3|Add0~72 ),
	.cin0(\u_clk_3|Add0~97 ),
	.cin1(\u_clk_3|Add0~97COUT1_155 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Add0~80_combout ),
	.regout(),
	.cout(\u_clk_3|Add0~82 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|Add0~80 .cin0_used = "true";
defparam \u_clk_3|Add0~80 .cin1_used = "true";
defparam \u_clk_3|Add0~80 .cin_used = "true";
defparam \u_clk_3|Add0~80 .lut_mask = "c30c";
defparam \u_clk_3|Add0~80 .operation_mode = "arithmetic";
defparam \u_clk_3|Add0~80 .output_mode = "comb_only";
defparam \u_clk_3|Add0~80 .register_cascade_mode = "off";
defparam \u_clk_3|Add0~80 .sum_lutc_input = "cin";
defparam \u_clk_3|Add0~80 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N3
maxii_lcell \u_clk_3|cnt[18] (
// Equation(s):
// \u_clk_3|cnt [18] = DFFEAS((((!\u_clk_3|Equal0~8_combout  & \u_clk_3|Add0~80_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_3|Equal0~8_combout ),
	.datad(\u_clk_3|Add0~80_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_3|cnt [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|cnt[18] .lut_mask = "0f00";
defparam \u_clk_3|cnt[18] .operation_mode = "normal";
defparam \u_clk_3|cnt[18] .output_mode = "reg_only";
defparam \u_clk_3|cnt[18] .register_cascade_mode = "off";
defparam \u_clk_3|cnt[18] .sum_lutc_input = "datac";
defparam \u_clk_3|cnt[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N1
maxii_lcell \u_clk_3|Add0~105 (
// Equation(s):
// \u_clk_3|Add0~105_combout  = (\u_clk_3|cnt [20] $ ((!(!\u_clk_3|Add0~82  & \u_clk_3|Add0~87 ) # (\u_clk_3|Add0~82  & \u_clk_3|Add0~87COUT1_156 ))))
// \u_clk_3|Add0~107  = CARRY(((\u_clk_3|cnt [20] & !\u_clk_3|Add0~87 )))
// \u_clk_3|Add0~107COUT1_157  = CARRY(((\u_clk_3|cnt [20] & !\u_clk_3|Add0~87COUT1_156 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_3|cnt [20]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_3|Add0~82 ),
	.cin0(\u_clk_3|Add0~87 ),
	.cin1(\u_clk_3|Add0~87COUT1_156 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Add0~105_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_3|Add0~107 ),
	.cout1(\u_clk_3|Add0~107COUT1_157 ));
// synopsys translate_off
defparam \u_clk_3|Add0~105 .cin0_used = "true";
defparam \u_clk_3|Add0~105 .cin1_used = "true";
defparam \u_clk_3|Add0~105 .cin_used = "true";
defparam \u_clk_3|Add0~105 .lut_mask = "c30c";
defparam \u_clk_3|Add0~105 .operation_mode = "arithmetic";
defparam \u_clk_3|Add0~105 .output_mode = "comb_only";
defparam \u_clk_3|Add0~105 .register_cascade_mode = "off";
defparam \u_clk_3|Add0~105 .sum_lutc_input = "cin";
defparam \u_clk_3|Add0~105 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N2
maxii_lcell \u_clk_3|Add0~110 (
// Equation(s):
// \u_clk_3|Add0~110_combout  = (\u_clk_3|cnt [21] $ (((!\u_clk_3|Add0~82  & \u_clk_3|Add0~107 ) # (\u_clk_3|Add0~82  & \u_clk_3|Add0~107COUT1_157 ))))
// \u_clk_3|Add0~112  = CARRY(((!\u_clk_3|Add0~107 ) # (!\u_clk_3|cnt [21])))
// \u_clk_3|Add0~112COUT1_158  = CARRY(((!\u_clk_3|Add0~107COUT1_157 ) # (!\u_clk_3|cnt [21])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_3|cnt [21]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_3|Add0~82 ),
	.cin0(\u_clk_3|Add0~107 ),
	.cin1(\u_clk_3|Add0~107COUT1_157 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Add0~110_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_3|Add0~112 ),
	.cout1(\u_clk_3|Add0~112COUT1_158 ));
// synopsys translate_off
defparam \u_clk_3|Add0~110 .cin0_used = "true";
defparam \u_clk_3|Add0~110 .cin1_used = "true";
defparam \u_clk_3|Add0~110 .cin_used = "true";
defparam \u_clk_3|Add0~110 .lut_mask = "3c3f";
defparam \u_clk_3|Add0~110 .operation_mode = "arithmetic";
defparam \u_clk_3|Add0~110 .output_mode = "comb_only";
defparam \u_clk_3|Add0~110 .register_cascade_mode = "off";
defparam \u_clk_3|Add0~110 .sum_lutc_input = "cin";
defparam \u_clk_3|Add0~110 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N3
maxii_lcell \u_clk_3|Add0~100 (
// Equation(s):
// \u_clk_3|Add0~100_combout  = (\u_clk_3|cnt [22] $ ((!(!\u_clk_3|Add0~82  & \u_clk_3|Add0~112 ) # (\u_clk_3|Add0~82  & \u_clk_3|Add0~112COUT1_158 ))))
// \u_clk_3|Add0~102  = CARRY(((\u_clk_3|cnt [22] & !\u_clk_3|Add0~112 )))
// \u_clk_3|Add0~102COUT1_159  = CARRY(((\u_clk_3|cnt [22] & !\u_clk_3|Add0~112COUT1_158 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_3|cnt [22]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_3|Add0~82 ),
	.cin0(\u_clk_3|Add0~112 ),
	.cin1(\u_clk_3|Add0~112COUT1_158 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Add0~100_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_3|Add0~102 ),
	.cout1(\u_clk_3|Add0~102COUT1_159 ));
// synopsys translate_off
defparam \u_clk_3|Add0~100 .cin0_used = "true";
defparam \u_clk_3|Add0~100 .cin1_used = "true";
defparam \u_clk_3|Add0~100 .cin_used = "true";
defparam \u_clk_3|Add0~100 .lut_mask = "c30c";
defparam \u_clk_3|Add0~100 .operation_mode = "arithmetic";
defparam \u_clk_3|Add0~100 .output_mode = "comb_only";
defparam \u_clk_3|Add0~100 .register_cascade_mode = "off";
defparam \u_clk_3|Add0~100 .sum_lutc_input = "cin";
defparam \u_clk_3|Add0~100 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N4
maxii_lcell \u_clk_3|Add0~115 (
// Equation(s):
// \u_clk_3|Add0~115_combout  = (\u_clk_3|cnt [23] $ (((!\u_clk_3|Add0~82  & \u_clk_3|Add0~102 ) # (\u_clk_3|Add0~82  & \u_clk_3|Add0~102COUT1_159 ))))
// \u_clk_3|Add0~117  = CARRY(((!\u_clk_3|Add0~102COUT1_159 ) # (!\u_clk_3|cnt [23])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_3|cnt [23]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_3|Add0~82 ),
	.cin0(\u_clk_3|Add0~102 ),
	.cin1(\u_clk_3|Add0~102COUT1_159 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Add0~115_combout ),
	.regout(),
	.cout(\u_clk_3|Add0~117 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|Add0~115 .cin0_used = "true";
defparam \u_clk_3|Add0~115 .cin1_used = "true";
defparam \u_clk_3|Add0~115 .cin_used = "true";
defparam \u_clk_3|Add0~115 .lut_mask = "3c3f";
defparam \u_clk_3|Add0~115 .operation_mode = "arithmetic";
defparam \u_clk_3|Add0~115 .output_mode = "comb_only";
defparam \u_clk_3|Add0~115 .register_cascade_mode = "off";
defparam \u_clk_3|Add0~115 .sum_lutc_input = "cin";
defparam \u_clk_3|Add0~115 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N9
maxii_lcell \u_clk_3|cnt[23] (
// Equation(s):
// \u_clk_3|cnt [23] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_3|Add0~115_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_3|Add0~115_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_3|cnt [23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|cnt[23] .lut_mask = "0000";
defparam \u_clk_3|cnt[23] .operation_mode = "normal";
defparam \u_clk_3|cnt[23] .output_mode = "reg_only";
defparam \u_clk_3|cnt[23] .register_cascade_mode = "off";
defparam \u_clk_3|cnt[23] .sum_lutc_input = "datac";
defparam \u_clk_3|cnt[23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y7_N1
maxii_lcell \u_clk_3|cnt[20] (
// Equation(s):
// \u_clk_3|Equal0~6  = (\u_clk_3|cnt [22] & (!\u_clk_3|cnt [21] & (!B4_cnt[20] & !\u_clk_3|cnt [23])))
// \u_clk_3|cnt [20] = DFFEAS(\u_clk_3|Equal0~6 , GLOBAL(\clk~combout ), VCC, , , \u_clk_3|Add0~105_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_3|cnt [22]),
	.datab(\u_clk_3|cnt [21]),
	.datac(\u_clk_3|Add0~105_combout ),
	.datad(\u_clk_3|cnt [23]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Equal0~6 ),
	.regout(\u_clk_3|cnt [20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|cnt[20] .lut_mask = "0002";
defparam \u_clk_3|cnt[20] .operation_mode = "normal";
defparam \u_clk_3|cnt[20] .output_mode = "reg_and_comb";
defparam \u_clk_3|cnt[20] .register_cascade_mode = "off";
defparam \u_clk_3|cnt[20] .sum_lutc_input = "qfbk";
defparam \u_clk_3|cnt[20] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y7_N2
maxii_lcell \u_clk_3|cnt[21] (
// Equation(s):
// \u_clk_3|cnt [21] = DFFEAS((((\u_clk_3|Add0~110_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_3|Add0~110_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_3|cnt [21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|cnt[21] .lut_mask = "ff00";
defparam \u_clk_3|cnt[21] .operation_mode = "normal";
defparam \u_clk_3|cnt[21] .output_mode = "reg_only";
defparam \u_clk_3|cnt[21] .register_cascade_mode = "off";
defparam \u_clk_3|cnt[21] .sum_lutc_input = "datac";
defparam \u_clk_3|cnt[21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N5
maxii_lcell \u_clk_3|cnt[22] (
// Equation(s):
// \u_clk_3|cnt [22] = DFFEAS((((!\u_clk_3|Equal0~8_combout  & \u_clk_3|Add0~100_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_3|Equal0~8_combout ),
	.datad(\u_clk_3|Add0~100_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_3|cnt [22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|cnt[22] .lut_mask = "0f00";
defparam \u_clk_3|cnt[22] .operation_mode = "normal";
defparam \u_clk_3|cnt[22] .output_mode = "reg_only";
defparam \u_clk_3|cnt[22] .register_cascade_mode = "off";
defparam \u_clk_3|cnt[22] .sum_lutc_input = "datac";
defparam \u_clk_3|cnt[22] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N5
maxii_lcell \u_clk_3|Add0~120 (
// Equation(s):
// \u_clk_3|Add0~120_combout  = \u_clk_3|cnt [24] $ ((((!\u_clk_3|Add0~117 ))))
// \u_clk_3|Add0~122  = CARRY((\u_clk_3|cnt [24] & ((!\u_clk_3|Add0~117 ))))
// \u_clk_3|Add0~122COUT1_160  = CARRY((\u_clk_3|cnt [24] & ((!\u_clk_3|Add0~117 ))))

	.clk(gnd),
	.dataa(\u_clk_3|cnt [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_3|Add0~117 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Add0~120_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_3|Add0~122 ),
	.cout1(\u_clk_3|Add0~122COUT1_160 ));
// synopsys translate_off
defparam \u_clk_3|Add0~120 .cin_used = "true";
defparam \u_clk_3|Add0~120 .lut_mask = "a50a";
defparam \u_clk_3|Add0~120 .operation_mode = "arithmetic";
defparam \u_clk_3|Add0~120 .output_mode = "comb_only";
defparam \u_clk_3|Add0~120 .register_cascade_mode = "off";
defparam \u_clk_3|Add0~120 .sum_lutc_input = "cin";
defparam \u_clk_3|Add0~120 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N6
maxii_lcell \u_clk_3|cnt[24] (
// Equation(s):
// \u_clk_3|Equal0~7  = (!\u_clk_3|cnt [27] & (!\u_clk_3|cnt [26] & (!B4_cnt[24] & !\u_clk_3|cnt [25])))
// \u_clk_3|cnt [24] = DFFEAS(\u_clk_3|Equal0~7 , GLOBAL(\clk~combout ), VCC, , , \u_clk_3|Add0~120_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_3|cnt [27]),
	.datab(\u_clk_3|cnt [26]),
	.datac(\u_clk_3|Add0~120_combout ),
	.datad(\u_clk_3|cnt [25]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Equal0~7 ),
	.regout(\u_clk_3|cnt [24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|cnt[24] .lut_mask = "0001";
defparam \u_clk_3|cnt[24] .operation_mode = "normal";
defparam \u_clk_3|cnt[24] .output_mode = "reg_and_comb";
defparam \u_clk_3|cnt[24] .register_cascade_mode = "off";
defparam \u_clk_3|cnt[24] .sum_lutc_input = "qfbk";
defparam \u_clk_3|cnt[24] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y7_N6
maxii_lcell \u_clk_3|Add0~125 (
// Equation(s):
// \u_clk_3|Add0~125_combout  = \u_clk_3|cnt [25] $ (((((!\u_clk_3|Add0~117  & \u_clk_3|Add0~122 ) # (\u_clk_3|Add0~117  & \u_clk_3|Add0~122COUT1_160 )))))
// \u_clk_3|Add0~127  = CARRY(((!\u_clk_3|Add0~122 )) # (!\u_clk_3|cnt [25]))
// \u_clk_3|Add0~127COUT1_161  = CARRY(((!\u_clk_3|Add0~122COUT1_160 )) # (!\u_clk_3|cnt [25]))

	.clk(gnd),
	.dataa(\u_clk_3|cnt [25]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_3|Add0~117 ),
	.cin0(\u_clk_3|Add0~122 ),
	.cin1(\u_clk_3|Add0~122COUT1_160 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Add0~125_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_3|Add0~127 ),
	.cout1(\u_clk_3|Add0~127COUT1_161 ));
// synopsys translate_off
defparam \u_clk_3|Add0~125 .cin0_used = "true";
defparam \u_clk_3|Add0~125 .cin1_used = "true";
defparam \u_clk_3|Add0~125 .cin_used = "true";
defparam \u_clk_3|Add0~125 .lut_mask = "5a5f";
defparam \u_clk_3|Add0~125 .operation_mode = "arithmetic";
defparam \u_clk_3|Add0~125 .output_mode = "comb_only";
defparam \u_clk_3|Add0~125 .register_cascade_mode = "off";
defparam \u_clk_3|Add0~125 .sum_lutc_input = "cin";
defparam \u_clk_3|Add0~125 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N3
maxii_lcell \u_clk_3|cnt[25] (
// Equation(s):
// \u_clk_3|cnt [25] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_3|Add0~125_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_3|Add0~125_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_3|cnt [25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|cnt[25] .lut_mask = "0000";
defparam \u_clk_3|cnt[25] .operation_mode = "normal";
defparam \u_clk_3|cnt[25] .output_mode = "reg_only";
defparam \u_clk_3|cnt[25] .register_cascade_mode = "off";
defparam \u_clk_3|cnt[25] .sum_lutc_input = "datac";
defparam \u_clk_3|cnt[25] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X13_Y7_N7
maxii_lcell \u_clk_3|Add0~130 (
// Equation(s):
// \u_clk_3|Add0~130_combout  = \u_clk_3|cnt [26] $ ((((!(!\u_clk_3|Add0~117  & \u_clk_3|Add0~127 ) # (\u_clk_3|Add0~117  & \u_clk_3|Add0~127COUT1_161 )))))
// \u_clk_3|Add0~132  = CARRY((\u_clk_3|cnt [26] & ((!\u_clk_3|Add0~127 ))))
// \u_clk_3|Add0~132COUT1_162  = CARRY((\u_clk_3|cnt [26] & ((!\u_clk_3|Add0~127COUT1_161 ))))

	.clk(gnd),
	.dataa(\u_clk_3|cnt [26]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_3|Add0~117 ),
	.cin0(\u_clk_3|Add0~127 ),
	.cin1(\u_clk_3|Add0~127COUT1_161 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Add0~130_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_3|Add0~132 ),
	.cout1(\u_clk_3|Add0~132COUT1_162 ));
// synopsys translate_off
defparam \u_clk_3|Add0~130 .cin0_used = "true";
defparam \u_clk_3|Add0~130 .cin1_used = "true";
defparam \u_clk_3|Add0~130 .cin_used = "true";
defparam \u_clk_3|Add0~130 .lut_mask = "a50a";
defparam \u_clk_3|Add0~130 .operation_mode = "arithmetic";
defparam \u_clk_3|Add0~130 .output_mode = "comb_only";
defparam \u_clk_3|Add0~130 .register_cascade_mode = "off";
defparam \u_clk_3|Add0~130 .sum_lutc_input = "cin";
defparam \u_clk_3|Add0~130 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y7_N7
maxii_lcell \u_clk_3|cnt[26] (
// Equation(s):
// \u_clk_3|cnt [26] = DFFEAS((((\u_clk_3|Add0~130_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_3|Add0~130_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_3|cnt [26]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|cnt[26] .lut_mask = "ff00";
defparam \u_clk_3|cnt[26] .operation_mode = "normal";
defparam \u_clk_3|cnt[26] .output_mode = "reg_only";
defparam \u_clk_3|cnt[26] .register_cascade_mode = "off";
defparam \u_clk_3|cnt[26] .sum_lutc_input = "datac";
defparam \u_clk_3|cnt[26] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N8
maxii_lcell \u_clk_3|Add0~135 (
// Equation(s):
// \u_clk_3|Add0~135_combout  = (((!\u_clk_3|Add0~117  & \u_clk_3|Add0~132 ) # (\u_clk_3|Add0~117  & \u_clk_3|Add0~132COUT1_162 ) $ (\u_clk_3|cnt [27])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_3|cnt [27]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_3|Add0~117 ),
	.cin0(\u_clk_3|Add0~132 ),
	.cin1(\u_clk_3|Add0~132COUT1_162 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Add0~135_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|Add0~135 .cin0_used = "true";
defparam \u_clk_3|Add0~135 .cin1_used = "true";
defparam \u_clk_3|Add0~135 .cin_used = "true";
defparam \u_clk_3|Add0~135 .lut_mask = "0ff0";
defparam \u_clk_3|Add0~135 .operation_mode = "normal";
defparam \u_clk_3|Add0~135 .output_mode = "comb_only";
defparam \u_clk_3|Add0~135 .register_cascade_mode = "off";
defparam \u_clk_3|Add0~135 .sum_lutc_input = "cin";
defparam \u_clk_3|Add0~135 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y7_N9
maxii_lcell \u_clk_3|cnt[27] (
// Equation(s):
// \u_clk_3|cnt [27] = DFFEAS((((\u_clk_3|Add0~135_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_3|Add0~135_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_3|cnt [27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|cnt[27] .lut_mask = "ff00";
defparam \u_clk_3|cnt[27] .operation_mode = "normal";
defparam \u_clk_3|cnt[27] .output_mode = "reg_only";
defparam \u_clk_3|cnt[27] .register_cascade_mode = "off";
defparam \u_clk_3|cnt[27] .sum_lutc_input = "datac";
defparam \u_clk_3|cnt[27] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N8
maxii_lcell \u_clk_3|Equal0~4 (
// Equation(s):
// \u_clk_3|Equal0~4_combout  = (\u_clk_3|Equal0~0  & (\u_clk_3|Equal0~2  & (\u_clk_3|Equal0~3  & \u_clk_3|Equal0~1 )))

	.clk(gnd),
	.dataa(\u_clk_3|Equal0~0 ),
	.datab(\u_clk_3|Equal0~2 ),
	.datac(\u_clk_3|Equal0~3 ),
	.datad(\u_clk_3|Equal0~1 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Equal0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|Equal0~4 .lut_mask = "8000";
defparam \u_clk_3|Equal0~4 .operation_mode = "normal";
defparam \u_clk_3|Equal0~4 .output_mode = "comb_only";
defparam \u_clk_3|Equal0~4 .register_cascade_mode = "off";
defparam \u_clk_3|Equal0~4 .sum_lutc_input = "datac";
defparam \u_clk_3|Equal0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N3
maxii_lcell \u_clk_3|Equal0~8 (
// Equation(s):
// \u_clk_3|Equal0~8_combout  = (\u_clk_3|Equal0~6  & (\u_clk_3|Equal0~7  & (\u_clk_3|Equal0~5  & \u_clk_3|Equal0~4_combout )))

	.clk(gnd),
	.dataa(\u_clk_3|Equal0~6 ),
	.datab(\u_clk_3|Equal0~7 ),
	.datac(\u_clk_3|Equal0~5 ),
	.datad(\u_clk_3|Equal0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_3|Equal0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|Equal0~8 .lut_mask = "8000";
defparam \u_clk_3|Equal0~8 .operation_mode = "normal";
defparam \u_clk_3|Equal0~8 .output_mode = "comb_only";
defparam \u_clk_3|Equal0~8 .register_cascade_mode = "off";
defparam \u_clk_3|Equal0~8 .sum_lutc_input = "datac";
defparam \u_clk_3|Equal0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N0
maxii_lcell \u_clk_3|clkout (
// Equation(s):
// \u_clk_3|clkout~regout  = DFFEAS((\u_clk_3|clkout~regout  $ ((\u_clk_3|Equal0~8_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u_clk_3|clkout~regout ),
	.datac(\u_clk_3|Equal0~8_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_3|clkout~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_3|clkout .lut_mask = "3c3c";
defparam \u_clk_3|clkout .operation_mode = "normal";
defparam \u_clk_3|clkout .output_mode = "reg_only";
defparam \u_clk_3|clkout .register_cascade_mode = "off";
defparam \u_clk_3|clkout .sum_lutc_input = "datac";
defparam \u_clk_3|clkout .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N1
maxii_lcell \u_sequencer_num_3|code[0] (
// Equation(s):
// \u_sequencer_num_3|code [0] = DFFEAS((((!\u_sequencer_num_3|code [0]))), \u_clk_3|clkout~regout , !\rst~combout , , , , , , )

	.clk(\u_clk_3|clkout~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_sequencer_num_3|code [0]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_sequencer_num_3|code [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_sequencer_num_3|code[0] .lut_mask = "00ff";
defparam \u_sequencer_num_3|code[0] .operation_mode = "normal";
defparam \u_sequencer_num_3|code[0] .output_mode = "reg_only";
defparam \u_sequencer_num_3|code[0] .register_cascade_mode = "off";
defparam \u_sequencer_num_3|code[0] .sum_lutc_input = "datac";
defparam \u_sequencer_num_3|code[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N7
maxii_lcell \u_sequencer_num_3|code[2] (
// Equation(s):
// \u_sequencer_num_3|code [2] = DFFEAS((\u_sequencer_num_3|code [2] $ (((\u_sequencer_num_3|code [1] & \u_sequencer_num_3|code [0])))), \u_clk_3|clkout~regout , !\rst~combout , , , , , , )

	.clk(\u_clk_3|clkout~regout ),
	.dataa(vcc),
	.datab(\u_sequencer_num_3|code [2]),
	.datac(\u_sequencer_num_3|code [1]),
	.datad(\u_sequencer_num_3|code [0]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_sequencer_num_3|code [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_sequencer_num_3|code[2] .lut_mask = "3ccc";
defparam \u_sequencer_num_3|code[2] .operation_mode = "normal";
defparam \u_sequencer_num_3|code[2] .output_mode = "reg_only";
defparam \u_sequencer_num_3|code[2] .register_cascade_mode = "off";
defparam \u_sequencer_num_3|code[2] .sum_lutc_input = "datac";
defparam \u_sequencer_num_3|code[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N2
maxii_lcell \u_sequencer_num_3|code[3] (
// Equation(s):
// \u_sequencer_num_3|code [3] = DFFEAS((\u_sequencer_num_3|code [1] & (\u_sequencer_num_3|code [3] $ (((\u_sequencer_num_3|code [2] & \u_sequencer_num_3|code [0]))))) # (!\u_sequencer_num_3|code [1] & (\u_sequencer_num_3|code [3] & ((\u_sequencer_num_3|code 
// [2]) # (!\u_sequencer_num_3|code [0])))), \u_clk_3|clkout~regout , !\rst~combout , , , , , , )

	.clk(\u_clk_3|clkout~regout ),
	.dataa(\u_sequencer_num_3|code [1]),
	.datab(\u_sequencer_num_3|code [3]),
	.datac(\u_sequencer_num_3|code [2]),
	.datad(\u_sequencer_num_3|code [0]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_sequencer_num_3|code [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_sequencer_num_3|code[3] .lut_mask = "68cc";
defparam \u_sequencer_num_3|code[3] .operation_mode = "normal";
defparam \u_sequencer_num_3|code[3] .output_mode = "reg_only";
defparam \u_sequencer_num_3|code[3] .register_cascade_mode = "off";
defparam \u_sequencer_num_3|code[3] .sum_lutc_input = "datac";
defparam \u_sequencer_num_3|code[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N5
maxii_lcell \u_sequencer_num_3|code[1] (
// Equation(s):
// \u_sequencer_num_3|code [1] = DFFEAS((\u_sequencer_num_3|code [1] & (((!\u_sequencer_num_3|code [0])))) # (!\u_sequencer_num_3|code [1] & (\u_sequencer_num_3|code [0] & ((\u_sequencer_num_3|code [2]) # (!\u_sequencer_num_3|code [3])))), 
// \u_clk_3|clkout~regout , !\rst~combout , , , , , , )

	.clk(\u_clk_3|clkout~regout ),
	.dataa(\u_sequencer_num_3|code [1]),
	.datab(\u_sequencer_num_3|code [3]),
	.datac(\u_sequencer_num_3|code [2]),
	.datad(\u_sequencer_num_3|code [0]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_sequencer_num_3|code [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_sequencer_num_3|code[1] .lut_mask = "51aa";
defparam \u_sequencer_num_3|code[1] .operation_mode = "normal";
defparam \u_sequencer_num_3|code[1] .output_mode = "reg_only";
defparam \u_sequencer_num_3|code[1] .register_cascade_mode = "off";
defparam \u_sequencer_num_3|code[1] .sum_lutc_input = "datac";
defparam \u_sequencer_num_3|code[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y2_N1
maxii_lcell \u_clk_4|Add0~45 (
// Equation(s):
// \u_clk_4|Add0~45_combout  = (!\u_clk_4|cnt [0])
// \u_clk_4|Add0~47  = CARRY((\u_clk_4|cnt [0]))
// \u_clk_4|Add0~47COUT1_141  = CARRY((\u_clk_4|cnt [0]))

	.clk(gnd),
	.dataa(\u_clk_4|cnt [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Add0~45_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_4|Add0~47 ),
	.cout1(\u_clk_4|Add0~47COUT1_141 ));
// synopsys translate_off
defparam \u_clk_4|Add0~45 .lut_mask = "55aa";
defparam \u_clk_4|Add0~45 .operation_mode = "arithmetic";
defparam \u_clk_4|Add0~45 .output_mode = "comb_only";
defparam \u_clk_4|Add0~45 .register_cascade_mode = "off";
defparam \u_clk_4|Add0~45 .sum_lutc_input = "datac";
defparam \u_clk_4|Add0~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y2_N1
maxii_lcell \u_clk_4|cnt[0] (
// Equation(s):
// \u_clk_4|cnt [0] = DFFEAS((((!\u_clk_4|Equal0~8_combout  & \u_clk_4|Add0~45_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_4|Equal0~8_combout ),
	.datad(\u_clk_4|Add0~45_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_4|cnt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|cnt[0] .lut_mask = "0f00";
defparam \u_clk_4|cnt[0] .operation_mode = "normal";
defparam \u_clk_4|cnt[0] .output_mode = "reg_only";
defparam \u_clk_4|cnt[0] .register_cascade_mode = "off";
defparam \u_clk_4|cnt[0] .sum_lutc_input = "datac";
defparam \u_clk_4|cnt[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y2_N5
maxii_lcell \u_clk_4|Add0~25 (
// Equation(s):
// \u_clk_4|Add0~25_combout  = (\u_clk_4|cnt [4] $ ((!\u_clk_4|Add0~32 )))
// \u_clk_4|Add0~27  = CARRY(((\u_clk_4|cnt [4] & !\u_clk_4|Add0~32 )))
// \u_clk_4|Add0~27COUT1_144  = CARRY(((\u_clk_4|cnt [4] & !\u_clk_4|Add0~32 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_4|cnt [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_4|Add0~32 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Add0~25_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_4|Add0~27 ),
	.cout1(\u_clk_4|Add0~27COUT1_144 ));
// synopsys translate_off
defparam \u_clk_4|Add0~25 .cin_used = "true";
defparam \u_clk_4|Add0~25 .lut_mask = "c30c";
defparam \u_clk_4|Add0~25 .operation_mode = "arithmetic";
defparam \u_clk_4|Add0~25 .output_mode = "comb_only";
defparam \u_clk_4|Add0~25 .register_cascade_mode = "off";
defparam \u_clk_4|Add0~25 .sum_lutc_input = "cin";
defparam \u_clk_4|Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y2_N7
maxii_lcell \u_clk_4|cnt[4] (
// Equation(s):
// \u_clk_4|Equal0~1  = (\u_clk_4|cnt [5] & (!\u_clk_4|cnt [3] & (!B3_cnt[4] & !\u_clk_4|cnt [2])))
// \u_clk_4|cnt [4] = DFFEAS(\u_clk_4|Equal0~1 , GLOBAL(\clk~combout ), VCC, , , \u_clk_4|Add0~25_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_4|cnt [5]),
	.datab(\u_clk_4|cnt [3]),
	.datac(\u_clk_4|Add0~25_combout ),
	.datad(\u_clk_4|cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Equal0~1 ),
	.regout(\u_clk_4|cnt [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|cnt[4] .lut_mask = "0002";
defparam \u_clk_4|cnt[4] .operation_mode = "normal";
defparam \u_clk_4|cnt[4] .output_mode = "reg_and_comb";
defparam \u_clk_4|cnt[4] .register_cascade_mode = "off";
defparam \u_clk_4|cnt[4] .sum_lutc_input = "qfbk";
defparam \u_clk_4|cnt[4] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y2_N6
maxii_lcell \u_clk_4|Add0~20 (
// Equation(s):
// \u_clk_4|Add0~20_combout  = (\u_clk_4|cnt [5] $ (((!\u_clk_4|Add0~32  & \u_clk_4|Add0~27 ) # (\u_clk_4|Add0~32  & \u_clk_4|Add0~27COUT1_144 ))))
// \u_clk_4|Add0~22  = CARRY(((!\u_clk_4|Add0~27 ) # (!\u_clk_4|cnt [5])))
// \u_clk_4|Add0~22COUT1_145  = CARRY(((!\u_clk_4|Add0~27COUT1_144 ) # (!\u_clk_4|cnt [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_4|cnt [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_4|Add0~32 ),
	.cin0(\u_clk_4|Add0~27 ),
	.cin1(\u_clk_4|Add0~27COUT1_144 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Add0~20_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_4|Add0~22 ),
	.cout1(\u_clk_4|Add0~22COUT1_145 ));
// synopsys translate_off
defparam \u_clk_4|Add0~20 .cin0_used = "true";
defparam \u_clk_4|Add0~20 .cin1_used = "true";
defparam \u_clk_4|Add0~20 .cin_used = "true";
defparam \u_clk_4|Add0~20 .lut_mask = "3c3f";
defparam \u_clk_4|Add0~20 .operation_mode = "arithmetic";
defparam \u_clk_4|Add0~20 .output_mode = "comb_only";
defparam \u_clk_4|Add0~20 .register_cascade_mode = "off";
defparam \u_clk_4|Add0~20 .sum_lutc_input = "cin";
defparam \u_clk_4|Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y2_N6
maxii_lcell \u_clk_4|cnt[5] (
// Equation(s):
// \u_clk_4|cnt [5] = DFFEAS((((!\u_clk_4|Equal0~8_combout  & \u_clk_4|Add0~20_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_4|Equal0~8_combout ),
	.datad(\u_clk_4|Add0~20_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_4|cnt [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|cnt[5] .lut_mask = "0f00";
defparam \u_clk_4|cnt[5] .operation_mode = "normal";
defparam \u_clk_4|cnt[5] .output_mode = "reg_only";
defparam \u_clk_4|cnt[5] .register_cascade_mode = "off";
defparam \u_clk_4|cnt[5] .sum_lutc_input = "datac";
defparam \u_clk_4|cnt[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y2_N7
maxii_lcell \u_clk_4|Add0~5 (
// Equation(s):
// \u_clk_4|Add0~5_combout  = \u_clk_4|cnt [6] $ ((((!(!\u_clk_4|Add0~32  & \u_clk_4|Add0~22 ) # (\u_clk_4|Add0~32  & \u_clk_4|Add0~22COUT1_145 )))))
// \u_clk_4|Add0~7  = CARRY((\u_clk_4|cnt [6] & ((!\u_clk_4|Add0~22 ))))
// \u_clk_4|Add0~7COUT1_146  = CARRY((\u_clk_4|cnt [6] & ((!\u_clk_4|Add0~22COUT1_145 ))))

	.clk(gnd),
	.dataa(\u_clk_4|cnt [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_4|Add0~32 ),
	.cin0(\u_clk_4|Add0~22 ),
	.cin1(\u_clk_4|Add0~22COUT1_145 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_4|Add0~7 ),
	.cout1(\u_clk_4|Add0~7COUT1_146 ));
// synopsys translate_off
defparam \u_clk_4|Add0~5 .cin0_used = "true";
defparam \u_clk_4|Add0~5 .cin1_used = "true";
defparam \u_clk_4|Add0~5 .cin_used = "true";
defparam \u_clk_4|Add0~5 .lut_mask = "a50a";
defparam \u_clk_4|Add0~5 .operation_mode = "arithmetic";
defparam \u_clk_4|Add0~5 .output_mode = "comb_only";
defparam \u_clk_4|Add0~5 .register_cascade_mode = "off";
defparam \u_clk_4|Add0~5 .sum_lutc_input = "cin";
defparam \u_clk_4|Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y2_N9
maxii_lcell \u_clk_4|cnt[6] (
// Equation(s):
// \u_clk_4|cnt [6] = DFFEAS((\u_clk_4|Add0~5_combout  & (((!\u_clk_4|Equal0~8_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\u_clk_4|Add0~5_combout ),
	.datab(vcc),
	.datac(\u_clk_4|Equal0~8_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_4|cnt [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|cnt[6] .lut_mask = "0a0a";
defparam \u_clk_4|cnt[6] .operation_mode = "normal";
defparam \u_clk_4|cnt[6] .output_mode = "reg_only";
defparam \u_clk_4|cnt[6] .register_cascade_mode = "off";
defparam \u_clk_4|cnt[6] .sum_lutc_input = "datac";
defparam \u_clk_4|cnt[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y2_N0
maxii_lcell \u_clk_4|Add0~10 (
// Equation(s):
// \u_clk_4|Add0~10_combout  = \u_clk_4|cnt [9] $ ((((\u_clk_4|Add0~17 ))))
// \u_clk_4|Add0~12  = CARRY(((!\u_clk_4|Add0~17 )) # (!\u_clk_4|cnt [9]))
// \u_clk_4|Add0~12COUT1_148  = CARRY(((!\u_clk_4|Add0~17 )) # (!\u_clk_4|cnt [9]))

	.clk(gnd),
	.dataa(\u_clk_4|cnt [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_4|Add0~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_4|Add0~12 ),
	.cout1(\u_clk_4|Add0~12COUT1_148 ));
// synopsys translate_off
defparam \u_clk_4|Add0~10 .cin_used = "true";
defparam \u_clk_4|Add0~10 .lut_mask = "5a5f";
defparam \u_clk_4|Add0~10 .operation_mode = "arithmetic";
defparam \u_clk_4|Add0~10 .output_mode = "comb_only";
defparam \u_clk_4|Add0~10 .register_cascade_mode = "off";
defparam \u_clk_4|Add0~10 .sum_lutc_input = "cin";
defparam \u_clk_4|Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y2_N8
maxii_lcell \u_clk_4|Add0~0 (
// Equation(s):
// \u_clk_4|Add0~0_combout  = (\u_clk_4|cnt [7] $ (((!\u_clk_4|Add0~32  & \u_clk_4|Add0~7 ) # (\u_clk_4|Add0~32  & \u_clk_4|Add0~7COUT1_146 ))))
// \u_clk_4|Add0~2  = CARRY(((!\u_clk_4|Add0~7 ) # (!\u_clk_4|cnt [7])))
// \u_clk_4|Add0~2COUT1_147  = CARRY(((!\u_clk_4|Add0~7COUT1_146 ) # (!\u_clk_4|cnt [7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_4|cnt [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_4|Add0~32 ),
	.cin0(\u_clk_4|Add0~7 ),
	.cin1(\u_clk_4|Add0~7COUT1_146 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_4|Add0~2 ),
	.cout1(\u_clk_4|Add0~2COUT1_147 ));
// synopsys translate_off
defparam \u_clk_4|Add0~0 .cin0_used = "true";
defparam \u_clk_4|Add0~0 .cin1_used = "true";
defparam \u_clk_4|Add0~0 .cin_used = "true";
defparam \u_clk_4|Add0~0 .lut_mask = "3c3f";
defparam \u_clk_4|Add0~0 .operation_mode = "arithmetic";
defparam \u_clk_4|Add0~0 .output_mode = "comb_only";
defparam \u_clk_4|Add0~0 .register_cascade_mode = "off";
defparam \u_clk_4|Add0~0 .sum_lutc_input = "cin";
defparam \u_clk_4|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y2_N2
maxii_lcell \u_clk_4|cnt[7] (
// Equation(s):
// \u_clk_4|cnt [7] = DFFEAS((((!\u_clk_4|Equal0~8_combout  & \u_clk_4|Add0~0_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_4|Equal0~8_combout ),
	.datad(\u_clk_4|Add0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_4|cnt [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|cnt[7] .lut_mask = "0f00";
defparam \u_clk_4|cnt[7] .operation_mode = "normal";
defparam \u_clk_4|cnt[7] .output_mode = "reg_only";
defparam \u_clk_4|cnt[7] .register_cascade_mode = "off";
defparam \u_clk_4|cnt[7] .sum_lutc_input = "datac";
defparam \u_clk_4|cnt[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y2_N4
maxii_lcell \u_clk_4|cnt[9] (
// Equation(s):
// \u_clk_4|Equal0~0  = (!\u_clk_4|cnt [8] & (\u_clk_4|cnt [6] & (!B3_cnt[9] & \u_clk_4|cnt [7])))
// \u_clk_4|cnt [9] = DFFEAS(\u_clk_4|Equal0~0 , GLOBAL(\clk~combout ), VCC, , , \u_clk_4|Add0~10_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_4|cnt [8]),
	.datab(\u_clk_4|cnt [6]),
	.datac(\u_clk_4|Add0~10_combout ),
	.datad(\u_clk_4|cnt [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Equal0~0 ),
	.regout(\u_clk_4|cnt [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|cnt[9] .lut_mask = "0400";
defparam \u_clk_4|cnt[9] .operation_mode = "normal";
defparam \u_clk_4|cnt[9] .output_mode = "reg_and_comb";
defparam \u_clk_4|cnt[9] .register_cascade_mode = "off";
defparam \u_clk_4|cnt[9] .sum_lutc_input = "qfbk";
defparam \u_clk_4|cnt[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y2_N1
maxii_lcell \u_clk_4|Add0~50 (
// Equation(s):
// \u_clk_4|Add0~50_combout  = (\u_clk_4|cnt [10] $ ((!(!\u_clk_4|Add0~17  & \u_clk_4|Add0~12 ) # (\u_clk_4|Add0~17  & \u_clk_4|Add0~12COUT1_148 ))))
// \u_clk_4|Add0~52  = CARRY(((\u_clk_4|cnt [10] & !\u_clk_4|Add0~12 )))
// \u_clk_4|Add0~52COUT1_149  = CARRY(((\u_clk_4|cnt [10] & !\u_clk_4|Add0~12COUT1_148 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_4|cnt [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_4|Add0~17 ),
	.cin0(\u_clk_4|Add0~12 ),
	.cin1(\u_clk_4|Add0~12COUT1_148 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Add0~50_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_4|Add0~52 ),
	.cout1(\u_clk_4|Add0~52COUT1_149 ));
// synopsys translate_off
defparam \u_clk_4|Add0~50 .cin0_used = "true";
defparam \u_clk_4|Add0~50 .cin1_used = "true";
defparam \u_clk_4|Add0~50 .cin_used = "true";
defparam \u_clk_4|Add0~50 .lut_mask = "c30c";
defparam \u_clk_4|Add0~50 .operation_mode = "arithmetic";
defparam \u_clk_4|Add0~50 .output_mode = "comb_only";
defparam \u_clk_4|Add0~50 .register_cascade_mode = "off";
defparam \u_clk_4|Add0~50 .sum_lutc_input = "cin";
defparam \u_clk_4|Add0~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y3_N9
maxii_lcell \u_clk_4|cnt[10] (
// Equation(s):
// \u_clk_4|cnt [10] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_4|Add0~50_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_4|Add0~50_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_4|cnt [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|cnt[10] .lut_mask = "0000";
defparam \u_clk_4|cnt[10] .operation_mode = "normal";
defparam \u_clk_4|cnt[10] .output_mode = "reg_only";
defparam \u_clk_4|cnt[10] .register_cascade_mode = "off";
defparam \u_clk_4|cnt[10] .sum_lutc_input = "datac";
defparam \u_clk_4|cnt[10] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y2_N2
maxii_lcell \u_clk_4|Add0~40 (
// Equation(s):
// \u_clk_4|Add0~40_combout  = (\u_clk_4|cnt [1] $ ((\u_clk_4|Add0~47 )))
// \u_clk_4|Add0~42  = CARRY(((!\u_clk_4|Add0~47 ) # (!\u_clk_4|cnt [1])))
// \u_clk_4|Add0~42COUT1_142  = CARRY(((!\u_clk_4|Add0~47COUT1_141 ) # (!\u_clk_4|cnt [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_4|cnt [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u_clk_4|Add0~47 ),
	.cin1(\u_clk_4|Add0~47COUT1_141 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Add0~40_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_4|Add0~42 ),
	.cout1(\u_clk_4|Add0~42COUT1_142 ));
// synopsys translate_off
defparam \u_clk_4|Add0~40 .cin0_used = "true";
defparam \u_clk_4|Add0~40 .cin1_used = "true";
defparam \u_clk_4|Add0~40 .lut_mask = "3c3f";
defparam \u_clk_4|Add0~40 .operation_mode = "arithmetic";
defparam \u_clk_4|Add0~40 .output_mode = "comb_only";
defparam \u_clk_4|Add0~40 .register_cascade_mode = "off";
defparam \u_clk_4|Add0~40 .sum_lutc_input = "cin";
defparam \u_clk_4|Add0~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y2_N2
maxii_lcell \u_clk_4|Add0~55 (
// Equation(s):
// \u_clk_4|Add0~55_combout  = (\u_clk_4|cnt [11] $ (((!\u_clk_4|Add0~17  & \u_clk_4|Add0~52 ) # (\u_clk_4|Add0~17  & \u_clk_4|Add0~52COUT1_149 ))))
// \u_clk_4|Add0~57  = CARRY(((!\u_clk_4|Add0~52 ) # (!\u_clk_4|cnt [11])))
// \u_clk_4|Add0~57COUT1_150  = CARRY(((!\u_clk_4|Add0~52COUT1_149 ) # (!\u_clk_4|cnt [11])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_4|cnt [11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_4|Add0~17 ),
	.cin0(\u_clk_4|Add0~52 ),
	.cin1(\u_clk_4|Add0~52COUT1_149 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Add0~55_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_4|Add0~57 ),
	.cout1(\u_clk_4|Add0~57COUT1_150 ));
// synopsys translate_off
defparam \u_clk_4|Add0~55 .cin0_used = "true";
defparam \u_clk_4|Add0~55 .cin1_used = "true";
defparam \u_clk_4|Add0~55 .cin_used = "true";
defparam \u_clk_4|Add0~55 .lut_mask = "3c3f";
defparam \u_clk_4|Add0~55 .operation_mode = "arithmetic";
defparam \u_clk_4|Add0~55 .output_mode = "comb_only";
defparam \u_clk_4|Add0~55 .register_cascade_mode = "off";
defparam \u_clk_4|Add0~55 .sum_lutc_input = "cin";
defparam \u_clk_4|Add0~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y1_N8
maxii_lcell \u_clk_4|cnt[11] (
// Equation(s):
// \u_clk_4|cnt [11] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_4|Add0~55_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_4|Add0~55_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_4|cnt [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|cnt[11] .lut_mask = "0000";
defparam \u_clk_4|cnt[11] .operation_mode = "normal";
defparam \u_clk_4|cnt[11] .output_mode = "reg_only";
defparam \u_clk_4|cnt[11] .register_cascade_mode = "off";
defparam \u_clk_4|cnt[11] .sum_lutc_input = "datac";
defparam \u_clk_4|cnt[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y2_N0
maxii_lcell \u_clk_4|cnt[1] (
// Equation(s):
// \u_clk_4|Equal0~2  = (!\u_clk_4|cnt [0] & (!\u_clk_4|cnt [10] & (!B3_cnt[1] & !\u_clk_4|cnt [11])))
// \u_clk_4|cnt [1] = DFFEAS(\u_clk_4|Equal0~2 , GLOBAL(\clk~combout ), VCC, , , \u_clk_4|Add0~40_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_4|cnt [0]),
	.datab(\u_clk_4|cnt [10]),
	.datac(\u_clk_4|Add0~40_combout ),
	.datad(\u_clk_4|cnt [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Equal0~2 ),
	.regout(\u_clk_4|cnt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|cnt[1] .lut_mask = "0001";
defparam \u_clk_4|cnt[1] .operation_mode = "normal";
defparam \u_clk_4|cnt[1] .output_mode = "reg_and_comb";
defparam \u_clk_4|cnt[1] .register_cascade_mode = "off";
defparam \u_clk_4|cnt[1] .sum_lutc_input = "qfbk";
defparam \u_clk_4|cnt[1] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y2_N3
maxii_lcell \u_clk_4|Add0~35 (
// Equation(s):
// \u_clk_4|Add0~35_combout  = (\u_clk_4|cnt [2] $ ((!\u_clk_4|Add0~42 )))
// \u_clk_4|Add0~37  = CARRY(((\u_clk_4|cnt [2] & !\u_clk_4|Add0~42 )))
// \u_clk_4|Add0~37COUT1_143  = CARRY(((\u_clk_4|cnt [2] & !\u_clk_4|Add0~42COUT1_142 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_4|cnt [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u_clk_4|Add0~42 ),
	.cin1(\u_clk_4|Add0~42COUT1_142 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Add0~35_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_4|Add0~37 ),
	.cout1(\u_clk_4|Add0~37COUT1_143 ));
// synopsys translate_off
defparam \u_clk_4|Add0~35 .cin0_used = "true";
defparam \u_clk_4|Add0~35 .cin1_used = "true";
defparam \u_clk_4|Add0~35 .lut_mask = "c30c";
defparam \u_clk_4|Add0~35 .operation_mode = "arithmetic";
defparam \u_clk_4|Add0~35 .output_mode = "comb_only";
defparam \u_clk_4|Add0~35 .register_cascade_mode = "off";
defparam \u_clk_4|Add0~35 .sum_lutc_input = "cin";
defparam \u_clk_4|Add0~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N9
maxii_lcell \u_clk_4|cnt[2] (
// Equation(s):
// \u_clk_4|cnt [2] = DFFEAS((((\u_clk_4|Add0~35_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_4|Add0~35_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_4|cnt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|cnt[2] .lut_mask = "ff00";
defparam \u_clk_4|cnt[2] .operation_mode = "normal";
defparam \u_clk_4|cnt[2] .output_mode = "reg_only";
defparam \u_clk_4|cnt[2] .register_cascade_mode = "off";
defparam \u_clk_4|cnt[2] .sum_lutc_input = "datac";
defparam \u_clk_4|cnt[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y2_N4
maxii_lcell \u_clk_4|Add0~30 (
// Equation(s):
// \u_clk_4|Add0~30_combout  = (\u_clk_4|cnt [3] $ ((\u_clk_4|Add0~37 )))
// \u_clk_4|Add0~32  = CARRY(((!\u_clk_4|Add0~37COUT1_143 ) # (!\u_clk_4|cnt [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_4|cnt [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u_clk_4|Add0~37 ),
	.cin1(\u_clk_4|Add0~37COUT1_143 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Add0~30_combout ),
	.regout(),
	.cout(\u_clk_4|Add0~32 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|Add0~30 .cin0_used = "true";
defparam \u_clk_4|Add0~30 .cin1_used = "true";
defparam \u_clk_4|Add0~30 .lut_mask = "3c3f";
defparam \u_clk_4|Add0~30 .operation_mode = "arithmetic";
defparam \u_clk_4|Add0~30 .output_mode = "comb_only";
defparam \u_clk_4|Add0~30 .register_cascade_mode = "off";
defparam \u_clk_4|Add0~30 .sum_lutc_input = "cin";
defparam \u_clk_4|Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y2_N8
maxii_lcell \u_clk_4|cnt[3] (
// Equation(s):
// \u_clk_4|cnt [3] = DFFEAS((((\u_clk_4|Add0~30_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_4|Add0~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_4|cnt [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|cnt[3] .lut_mask = "ff00";
defparam \u_clk_4|cnt[3] .operation_mode = "normal";
defparam \u_clk_4|cnt[3] .output_mode = "reg_only";
defparam \u_clk_4|cnt[3] .register_cascade_mode = "off";
defparam \u_clk_4|cnt[3] .sum_lutc_input = "datac";
defparam \u_clk_4|cnt[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y2_N9
maxii_lcell \u_clk_4|Add0~15 (
// Equation(s):
// \u_clk_4|Add0~15_combout  = (\u_clk_4|cnt [8] $ ((!(!\u_clk_4|Add0~32  & \u_clk_4|Add0~2 ) # (\u_clk_4|Add0~32  & \u_clk_4|Add0~2COUT1_147 ))))
// \u_clk_4|Add0~17  = CARRY(((\u_clk_4|cnt [8] & !\u_clk_4|Add0~2COUT1_147 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_4|cnt [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_4|Add0~32 ),
	.cin0(\u_clk_4|Add0~2 ),
	.cin1(\u_clk_4|Add0~2COUT1_147 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Add0~15_combout ),
	.regout(),
	.cout(\u_clk_4|Add0~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|Add0~15 .cin0_used = "true";
defparam \u_clk_4|Add0~15 .cin1_used = "true";
defparam \u_clk_4|Add0~15 .cin_used = "true";
defparam \u_clk_4|Add0~15 .lut_mask = "c30c";
defparam \u_clk_4|Add0~15 .operation_mode = "arithmetic";
defparam \u_clk_4|Add0~15 .output_mode = "comb_only";
defparam \u_clk_4|Add0~15 .register_cascade_mode = "off";
defparam \u_clk_4|Add0~15 .sum_lutc_input = "cin";
defparam \u_clk_4|Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y2_N3
maxii_lcell \u_clk_4|cnt[8] (
// Equation(s):
// \u_clk_4|cnt [8] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_4|Add0~15_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_4|Add0~15_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_4|cnt [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|cnt[8] .lut_mask = "0000";
defparam \u_clk_4|cnt[8] .operation_mode = "normal";
defparam \u_clk_4|cnt[8] .output_mode = "reg_only";
defparam \u_clk_4|cnt[8] .register_cascade_mode = "off";
defparam \u_clk_4|cnt[8] .sum_lutc_input = "datac";
defparam \u_clk_4|cnt[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y2_N3
maxii_lcell \u_clk_4|Add0~60 (
// Equation(s):
// \u_clk_4|Add0~60_combout  = \u_clk_4|cnt [12] $ ((((!(!\u_clk_4|Add0~17  & \u_clk_4|Add0~57 ) # (\u_clk_4|Add0~17  & \u_clk_4|Add0~57COUT1_150 )))))
// \u_clk_4|Add0~62  = CARRY((\u_clk_4|cnt [12] & ((!\u_clk_4|Add0~57 ))))
// \u_clk_4|Add0~62COUT1_151  = CARRY((\u_clk_4|cnt [12] & ((!\u_clk_4|Add0~57COUT1_150 ))))

	.clk(gnd),
	.dataa(\u_clk_4|cnt [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_4|Add0~17 ),
	.cin0(\u_clk_4|Add0~57 ),
	.cin1(\u_clk_4|Add0~57COUT1_150 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Add0~60_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_4|Add0~62 ),
	.cout1(\u_clk_4|Add0~62COUT1_151 ));
// synopsys translate_off
defparam \u_clk_4|Add0~60 .cin0_used = "true";
defparam \u_clk_4|Add0~60 .cin1_used = "true";
defparam \u_clk_4|Add0~60 .cin_used = "true";
defparam \u_clk_4|Add0~60 .lut_mask = "a50a";
defparam \u_clk_4|Add0~60 .operation_mode = "arithmetic";
defparam \u_clk_4|Add0~60 .output_mode = "comb_only";
defparam \u_clk_4|Add0~60 .register_cascade_mode = "off";
defparam \u_clk_4|Add0~60 .sum_lutc_input = "cin";
defparam \u_clk_4|Add0~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N6
maxii_lcell \u_clk_4|cnt[12] (
// Equation(s):
// \u_clk_4|cnt [12] = DFFEAS((!\u_clk_4|Equal0~8_combout  & (((\u_clk_4|Add0~60_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\u_clk_4|Equal0~8_combout ),
	.datab(vcc),
	.datac(\u_clk_4|Add0~60_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_4|cnt [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|cnt[12] .lut_mask = "5050";
defparam \u_clk_4|cnt[12] .operation_mode = "normal";
defparam \u_clk_4|cnt[12] .output_mode = "reg_only";
defparam \u_clk_4|cnt[12] .register_cascade_mode = "off";
defparam \u_clk_4|cnt[12] .sum_lutc_input = "datac";
defparam \u_clk_4|cnt[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y2_N4
maxii_lcell \u_clk_4|Add0~65 (
// Equation(s):
// \u_clk_4|Add0~65_combout  = (\u_clk_4|cnt [13] $ (((!\u_clk_4|Add0~17  & \u_clk_4|Add0~62 ) # (\u_clk_4|Add0~17  & \u_clk_4|Add0~62COUT1_151 ))))
// \u_clk_4|Add0~67  = CARRY(((!\u_clk_4|Add0~62COUT1_151 ) # (!\u_clk_4|cnt [13])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_4|cnt [13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_4|Add0~17 ),
	.cin0(\u_clk_4|Add0~62 ),
	.cin1(\u_clk_4|Add0~62COUT1_151 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Add0~65_combout ),
	.regout(),
	.cout(\u_clk_4|Add0~67 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|Add0~65 .cin0_used = "true";
defparam \u_clk_4|Add0~65 .cin1_used = "true";
defparam \u_clk_4|Add0~65 .cin_used = "true";
defparam \u_clk_4|Add0~65 .lut_mask = "3c3f";
defparam \u_clk_4|Add0~65 .operation_mode = "arithmetic";
defparam \u_clk_4|Add0~65 .output_mode = "comb_only";
defparam \u_clk_4|Add0~65 .register_cascade_mode = "off";
defparam \u_clk_4|Add0~65 .sum_lutc_input = "cin";
defparam \u_clk_4|Add0~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N2
maxii_lcell \u_clk_4|cnt[13] (
// Equation(s):
// \u_clk_4|cnt [13] = DFFEAS((!\u_clk_4|Equal0~8_combout  & (((\u_clk_4|Add0~65_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\u_clk_4|Equal0~8_combout ),
	.datab(vcc),
	.datac(\u_clk_4|Add0~65_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_4|cnt [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|cnt[13] .lut_mask = "5050";
defparam \u_clk_4|cnt[13] .operation_mode = "normal";
defparam \u_clk_4|cnt[13] .output_mode = "reg_only";
defparam \u_clk_4|cnt[13] .register_cascade_mode = "off";
defparam \u_clk_4|cnt[13] .sum_lutc_input = "datac";
defparam \u_clk_4|cnt[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y2_N5
maxii_lcell \u_clk_4|Add0~70 (
// Equation(s):
// \u_clk_4|Add0~70_combout  = (\u_clk_4|cnt [14] $ ((!\u_clk_4|Add0~67 )))
// \u_clk_4|Add0~72  = CARRY(((\u_clk_4|cnt [14] & !\u_clk_4|Add0~67 )))
// \u_clk_4|Add0~72COUT1_152  = CARRY(((\u_clk_4|cnt [14] & !\u_clk_4|Add0~67 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_4|cnt [14]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_4|Add0~67 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Add0~70_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_4|Add0~72 ),
	.cout1(\u_clk_4|Add0~72COUT1_152 ));
// synopsys translate_off
defparam \u_clk_4|Add0~70 .cin_used = "true";
defparam \u_clk_4|Add0~70 .lut_mask = "c30c";
defparam \u_clk_4|Add0~70 .operation_mode = "arithmetic";
defparam \u_clk_4|Add0~70 .output_mode = "comb_only";
defparam \u_clk_4|Add0~70 .register_cascade_mode = "off";
defparam \u_clk_4|Add0~70 .sum_lutc_input = "cin";
defparam \u_clk_4|Add0~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N0
maxii_lcell \u_clk_4|cnt[14] (
// Equation(s):
// \u_clk_4|cnt [14] = DFFEAS((((!\u_clk_4|Equal0~8_combout  & \u_clk_4|Add0~70_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_4|Equal0~8_combout ),
	.datad(\u_clk_4|Add0~70_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_4|cnt [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|cnt[14] .lut_mask = "0f00";
defparam \u_clk_4|cnt[14] .operation_mode = "normal";
defparam \u_clk_4|cnt[14] .output_mode = "reg_only";
defparam \u_clk_4|cnt[14] .register_cascade_mode = "off";
defparam \u_clk_4|cnt[14] .sum_lutc_input = "datac";
defparam \u_clk_4|cnt[14] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y2_N6
maxii_lcell \u_clk_4|Add0~75 (
// Equation(s):
// \u_clk_4|Add0~75_combout  = (\u_clk_4|cnt [15] $ (((!\u_clk_4|Add0~67  & \u_clk_4|Add0~72 ) # (\u_clk_4|Add0~67  & \u_clk_4|Add0~72COUT1_152 ))))
// \u_clk_4|Add0~77  = CARRY(((!\u_clk_4|Add0~72 ) # (!\u_clk_4|cnt [15])))
// \u_clk_4|Add0~77COUT1_153  = CARRY(((!\u_clk_4|Add0~72COUT1_152 ) # (!\u_clk_4|cnt [15])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_4|cnt [15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_4|Add0~67 ),
	.cin0(\u_clk_4|Add0~72 ),
	.cin1(\u_clk_4|Add0~72COUT1_152 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Add0~75_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_4|Add0~77 ),
	.cout1(\u_clk_4|Add0~77COUT1_153 ));
// synopsys translate_off
defparam \u_clk_4|Add0~75 .cin0_used = "true";
defparam \u_clk_4|Add0~75 .cin1_used = "true";
defparam \u_clk_4|Add0~75 .cin_used = "true";
defparam \u_clk_4|Add0~75 .lut_mask = "3c3f";
defparam \u_clk_4|Add0~75 .operation_mode = "arithmetic";
defparam \u_clk_4|Add0~75 .output_mode = "comb_only";
defparam \u_clk_4|Add0~75 .register_cascade_mode = "off";
defparam \u_clk_4|Add0~75 .sum_lutc_input = "cin";
defparam \u_clk_4|Add0~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N8
maxii_lcell \u_clk_4|cnt[15] (
// Equation(s):
// \u_clk_4|Equal0~3  = (\u_clk_4|cnt [12] & (\u_clk_4|cnt [13] & (!B3_cnt[15] & \u_clk_4|cnt [14])))
// \u_clk_4|cnt [15] = DFFEAS(\u_clk_4|Equal0~3 , GLOBAL(\clk~combout ), VCC, , , \u_clk_4|Add0~75_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_4|cnt [12]),
	.datab(\u_clk_4|cnt [13]),
	.datac(\u_clk_4|Add0~75_combout ),
	.datad(\u_clk_4|cnt [14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Equal0~3 ),
	.regout(\u_clk_4|cnt [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|cnt[15] .lut_mask = "0800";
defparam \u_clk_4|cnt[15] .operation_mode = "normal";
defparam \u_clk_4|cnt[15] .output_mode = "reg_and_comb";
defparam \u_clk_4|cnt[15] .register_cascade_mode = "off";
defparam \u_clk_4|cnt[15] .sum_lutc_input = "qfbk";
defparam \u_clk_4|cnt[15] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X15_Y2_N7
maxii_lcell \u_clk_4|Add0~85 (
// Equation(s):
// \u_clk_4|Add0~85_combout  = (\u_clk_4|cnt [16] $ ((!(!\u_clk_4|Add0~67  & \u_clk_4|Add0~77 ) # (\u_clk_4|Add0~67  & \u_clk_4|Add0~77COUT1_153 ))))
// \u_clk_4|Add0~87  = CARRY(((\u_clk_4|cnt [16] & !\u_clk_4|Add0~77 )))
// \u_clk_4|Add0~87COUT1_154  = CARRY(((\u_clk_4|cnt [16] & !\u_clk_4|Add0~77COUT1_153 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_4|cnt [16]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_4|Add0~67 ),
	.cin0(\u_clk_4|Add0~77 ),
	.cin1(\u_clk_4|Add0~77COUT1_153 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Add0~85_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_4|Add0~87 ),
	.cout1(\u_clk_4|Add0~87COUT1_154 ));
// synopsys translate_off
defparam \u_clk_4|Add0~85 .cin0_used = "true";
defparam \u_clk_4|Add0~85 .cin1_used = "true";
defparam \u_clk_4|Add0~85 .cin_used = "true";
defparam \u_clk_4|Add0~85 .lut_mask = "c30c";
defparam \u_clk_4|Add0~85 .operation_mode = "arithmetic";
defparam \u_clk_4|Add0~85 .output_mode = "comb_only";
defparam \u_clk_4|Add0~85 .register_cascade_mode = "off";
defparam \u_clk_4|Add0~85 .sum_lutc_input = "cin";
defparam \u_clk_4|Add0~85 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y2_N8
maxii_lcell \u_clk_4|Add0~80 (
// Equation(s):
// \u_clk_4|Add0~80_combout  = (\u_clk_4|cnt [17] $ (((!\u_clk_4|Add0~67  & \u_clk_4|Add0~87 ) # (\u_clk_4|Add0~67  & \u_clk_4|Add0~87COUT1_154 ))))
// \u_clk_4|Add0~82  = CARRY(((!\u_clk_4|Add0~87 ) # (!\u_clk_4|cnt [17])))
// \u_clk_4|Add0~82COUT1_155  = CARRY(((!\u_clk_4|Add0~87COUT1_154 ) # (!\u_clk_4|cnt [17])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_4|cnt [17]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_4|Add0~67 ),
	.cin0(\u_clk_4|Add0~87 ),
	.cin1(\u_clk_4|Add0~87COUT1_154 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Add0~80_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_4|Add0~82 ),
	.cout1(\u_clk_4|Add0~82COUT1_155 ));
// synopsys translate_off
defparam \u_clk_4|Add0~80 .cin0_used = "true";
defparam \u_clk_4|Add0~80 .cin1_used = "true";
defparam \u_clk_4|Add0~80 .cin_used = "true";
defparam \u_clk_4|Add0~80 .lut_mask = "3c3f";
defparam \u_clk_4|Add0~80 .operation_mode = "arithmetic";
defparam \u_clk_4|Add0~80 .output_mode = "comb_only";
defparam \u_clk_4|Add0~80 .register_cascade_mode = "off";
defparam \u_clk_4|Add0~80 .sum_lutc_input = "cin";
defparam \u_clk_4|Add0~80 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y2_N9
maxii_lcell \u_clk_4|Add0~90 (
// Equation(s):
// \u_clk_4|Add0~90_combout  = \u_clk_4|cnt [18] $ ((((!(!\u_clk_4|Add0~67  & \u_clk_4|Add0~82 ) # (\u_clk_4|Add0~67  & \u_clk_4|Add0~82COUT1_155 )))))
// \u_clk_4|Add0~92  = CARRY((\u_clk_4|cnt [18] & ((!\u_clk_4|Add0~82COUT1_155 ))))

	.clk(gnd),
	.dataa(\u_clk_4|cnt [18]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_4|Add0~67 ),
	.cin0(\u_clk_4|Add0~82 ),
	.cin1(\u_clk_4|Add0~82COUT1_155 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Add0~90_combout ),
	.regout(),
	.cout(\u_clk_4|Add0~92 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|Add0~90 .cin0_used = "true";
defparam \u_clk_4|Add0~90 .cin1_used = "true";
defparam \u_clk_4|Add0~90 .cin_used = "true";
defparam \u_clk_4|Add0~90 .lut_mask = "a50a";
defparam \u_clk_4|Add0~90 .operation_mode = "arithmetic";
defparam \u_clk_4|Add0~90 .output_mode = "comb_only";
defparam \u_clk_4|Add0~90 .register_cascade_mode = "off";
defparam \u_clk_4|Add0~90 .sum_lutc_input = "cin";
defparam \u_clk_4|Add0~90 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X14_Y3_N0
maxii_lcell \u_clk_4|cnt[18] (
// Equation(s):
// \u_clk_4|cnt [18] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_4|Add0~90_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_4|Add0~90_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_4|cnt [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|cnt[18] .lut_mask = "0000";
defparam \u_clk_4|cnt[18] .operation_mode = "normal";
defparam \u_clk_4|cnt[18] .output_mode = "reg_only";
defparam \u_clk_4|cnt[18] .register_cascade_mode = "off";
defparam \u_clk_4|cnt[18] .sum_lutc_input = "datac";
defparam \u_clk_4|cnt[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y2_N0
maxii_lcell \u_clk_4|Add0~95 (
// Equation(s):
// \u_clk_4|Add0~95_combout  = (\u_clk_4|cnt [19] $ ((\u_clk_4|Add0~92 )))
// \u_clk_4|Add0~97  = CARRY(((!\u_clk_4|Add0~92 ) # (!\u_clk_4|cnt [19])))
// \u_clk_4|Add0~97COUT1_156  = CARRY(((!\u_clk_4|Add0~92 ) # (!\u_clk_4|cnt [19])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_4|cnt [19]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_4|Add0~92 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Add0~95_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_4|Add0~97 ),
	.cout1(\u_clk_4|Add0~97COUT1_156 ));
// synopsys translate_off
defparam \u_clk_4|Add0~95 .cin_used = "true";
defparam \u_clk_4|Add0~95 .lut_mask = "3c3f";
defparam \u_clk_4|Add0~95 .operation_mode = "arithmetic";
defparam \u_clk_4|Add0~95 .output_mode = "comb_only";
defparam \u_clk_4|Add0~95 .register_cascade_mode = "off";
defparam \u_clk_4|Add0~95 .sum_lutc_input = "cin";
defparam \u_clk_4|Add0~95 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X15_Y3_N5
maxii_lcell \u_clk_4|cnt[19] (
// Equation(s):
// \u_clk_4|cnt [19] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_4|Add0~95_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_4|Add0~95_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_4|cnt [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|cnt[19] .lut_mask = "0000";
defparam \u_clk_4|cnt[19] .operation_mode = "normal";
defparam \u_clk_4|cnt[19] .output_mode = "reg_only";
defparam \u_clk_4|cnt[19] .register_cascade_mode = "off";
defparam \u_clk_4|cnt[19] .sum_lutc_input = "datac";
defparam \u_clk_4|cnt[19] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y3_N7
maxii_lcell \u_clk_4|cnt[16] (
// Equation(s):
// \u_clk_4|Equal0~5  = (\u_clk_4|cnt [17] & (!\u_clk_4|cnt [18] & (!B3_cnt[16] & !\u_clk_4|cnt [19])))
// \u_clk_4|cnt [16] = DFFEAS(\u_clk_4|Equal0~5 , GLOBAL(\clk~combout ), VCC, , , \u_clk_4|Add0~85_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_4|cnt [17]),
	.datab(\u_clk_4|cnt [18]),
	.datac(\u_clk_4|Add0~85_combout ),
	.datad(\u_clk_4|cnt [19]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Equal0~5 ),
	.regout(\u_clk_4|cnt [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|cnt[16] .lut_mask = "0002";
defparam \u_clk_4|cnt[16] .operation_mode = "normal";
defparam \u_clk_4|cnt[16] .output_mode = "reg_and_comb";
defparam \u_clk_4|cnt[16] .register_cascade_mode = "off";
defparam \u_clk_4|cnt[16] .sum_lutc_input = "qfbk";
defparam \u_clk_4|cnt[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X14_Y3_N6
maxii_lcell \u_clk_4|cnt[17] (
// Equation(s):
// \u_clk_4|cnt [17] = DFFEAS((((!\u_clk_4|Equal0~8_combout  & \u_clk_4|Add0~80_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_4|Equal0~8_combout ),
	.datad(\u_clk_4|Add0~80_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_4|cnt [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|cnt[17] .lut_mask = "0f00";
defparam \u_clk_4|cnt[17] .operation_mode = "normal";
defparam \u_clk_4|cnt[17] .output_mode = "reg_only";
defparam \u_clk_4|cnt[17] .register_cascade_mode = "off";
defparam \u_clk_4|cnt[17] .sum_lutc_input = "datac";
defparam \u_clk_4|cnt[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y2_N1
maxii_lcell \u_clk_4|Add0~100 (
// Equation(s):
// \u_clk_4|Add0~100_combout  = (\u_clk_4|cnt [20] $ ((!(!\u_clk_4|Add0~92  & \u_clk_4|Add0~97 ) # (\u_clk_4|Add0~92  & \u_clk_4|Add0~97COUT1_156 ))))
// \u_clk_4|Add0~102  = CARRY(((\u_clk_4|cnt [20] & !\u_clk_4|Add0~97 )))
// \u_clk_4|Add0~102COUT1_157  = CARRY(((\u_clk_4|cnt [20] & !\u_clk_4|Add0~97COUT1_156 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_4|cnt [20]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_4|Add0~92 ),
	.cin0(\u_clk_4|Add0~97 ),
	.cin1(\u_clk_4|Add0~97COUT1_156 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Add0~100_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_4|Add0~102 ),
	.cout1(\u_clk_4|Add0~102COUT1_157 ));
// synopsys translate_off
defparam \u_clk_4|Add0~100 .cin0_used = "true";
defparam \u_clk_4|Add0~100 .cin1_used = "true";
defparam \u_clk_4|Add0~100 .cin_used = "true";
defparam \u_clk_4|Add0~100 .lut_mask = "c30c";
defparam \u_clk_4|Add0~100 .operation_mode = "arithmetic";
defparam \u_clk_4|Add0~100 .output_mode = "comb_only";
defparam \u_clk_4|Add0~100 .register_cascade_mode = "off";
defparam \u_clk_4|Add0~100 .sum_lutc_input = "cin";
defparam \u_clk_4|Add0~100 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N1
maxii_lcell \u_clk_4|cnt[20] (
// Equation(s):
// \u_clk_4|cnt [20] = DFFEAS((((!\u_clk_4|Equal0~8_combout  & \u_clk_4|Add0~100_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_4|Equal0~8_combout ),
	.datad(\u_clk_4|Add0~100_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_4|cnt [20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|cnt[20] .lut_mask = "0f00";
defparam \u_clk_4|cnt[20] .operation_mode = "normal";
defparam \u_clk_4|cnt[20] .output_mode = "reg_only";
defparam \u_clk_4|cnt[20] .register_cascade_mode = "off";
defparam \u_clk_4|cnt[20] .sum_lutc_input = "datac";
defparam \u_clk_4|cnt[20] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y2_N2
maxii_lcell \u_clk_4|Add0~105 (
// Equation(s):
// \u_clk_4|Add0~105_combout  = (\u_clk_4|cnt [21] $ (((!\u_clk_4|Add0~92  & \u_clk_4|Add0~102 ) # (\u_clk_4|Add0~92  & \u_clk_4|Add0~102COUT1_157 ))))
// \u_clk_4|Add0~107  = CARRY(((!\u_clk_4|Add0~102 ) # (!\u_clk_4|cnt [21])))
// \u_clk_4|Add0~107COUT1_158  = CARRY(((!\u_clk_4|Add0~102COUT1_157 ) # (!\u_clk_4|cnt [21])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_4|cnt [21]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_4|Add0~92 ),
	.cin0(\u_clk_4|Add0~102 ),
	.cin1(\u_clk_4|Add0~102COUT1_157 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Add0~105_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_4|Add0~107 ),
	.cout1(\u_clk_4|Add0~107COUT1_158 ));
// synopsys translate_off
defparam \u_clk_4|Add0~105 .cin0_used = "true";
defparam \u_clk_4|Add0~105 .cin1_used = "true";
defparam \u_clk_4|Add0~105 .cin_used = "true";
defparam \u_clk_4|Add0~105 .lut_mask = "3c3f";
defparam \u_clk_4|Add0~105 .operation_mode = "arithmetic";
defparam \u_clk_4|Add0~105 .output_mode = "comb_only";
defparam \u_clk_4|Add0~105 .register_cascade_mode = "off";
defparam \u_clk_4|Add0~105 .sum_lutc_input = "cin";
defparam \u_clk_4|Add0~105 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N3
maxii_lcell \u_clk_4|cnt[21] (
// Equation(s):
// \u_clk_4|cnt [21] = DFFEAS((!\u_clk_4|Equal0~8_combout  & (((\u_clk_4|Add0~105_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\u_clk_4|Equal0~8_combout ),
	.datab(vcc),
	.datac(\u_clk_4|Add0~105_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_4|cnt [21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|cnt[21] .lut_mask = "5050";
defparam \u_clk_4|cnt[21] .operation_mode = "normal";
defparam \u_clk_4|cnt[21] .output_mode = "reg_only";
defparam \u_clk_4|cnt[21] .register_cascade_mode = "off";
defparam \u_clk_4|cnt[21] .sum_lutc_input = "datac";
defparam \u_clk_4|cnt[21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y2_N3
maxii_lcell \u_clk_4|Add0~110 (
// Equation(s):
// \u_clk_4|Add0~110_combout  = \u_clk_4|cnt [22] $ ((((!(!\u_clk_4|Add0~92  & \u_clk_4|Add0~107 ) # (\u_clk_4|Add0~92  & \u_clk_4|Add0~107COUT1_158 )))))
// \u_clk_4|Add0~112  = CARRY((\u_clk_4|cnt [22] & ((!\u_clk_4|Add0~107 ))))
// \u_clk_4|Add0~112COUT1_159  = CARRY((\u_clk_4|cnt [22] & ((!\u_clk_4|Add0~107COUT1_158 ))))

	.clk(gnd),
	.dataa(\u_clk_4|cnt [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_4|Add0~92 ),
	.cin0(\u_clk_4|Add0~107 ),
	.cin1(\u_clk_4|Add0~107COUT1_158 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Add0~110_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_4|Add0~112 ),
	.cout1(\u_clk_4|Add0~112COUT1_159 ));
// synopsys translate_off
defparam \u_clk_4|Add0~110 .cin0_used = "true";
defparam \u_clk_4|Add0~110 .cin1_used = "true";
defparam \u_clk_4|Add0~110 .cin_used = "true";
defparam \u_clk_4|Add0~110 .lut_mask = "a50a";
defparam \u_clk_4|Add0~110 .operation_mode = "arithmetic";
defparam \u_clk_4|Add0~110 .output_mode = "comb_only";
defparam \u_clk_4|Add0~110 .register_cascade_mode = "off";
defparam \u_clk_4|Add0~110 .sum_lutc_input = "cin";
defparam \u_clk_4|Add0~110 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N5
maxii_lcell \u_clk_4|cnt[22] (
// Equation(s):
// \u_clk_4|cnt [22] = DFFEAS((((!\u_clk_4|Equal0~8_combout  & \u_clk_4|Add0~110_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_4|Equal0~8_combout ),
	.datad(\u_clk_4|Add0~110_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_4|cnt [22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|cnt[22] .lut_mask = "0f00";
defparam \u_clk_4|cnt[22] .operation_mode = "normal";
defparam \u_clk_4|cnt[22] .output_mode = "reg_only";
defparam \u_clk_4|cnt[22] .register_cascade_mode = "off";
defparam \u_clk_4|cnt[22] .sum_lutc_input = "datac";
defparam \u_clk_4|cnt[22] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y2_N7
maxii_lcell \u_clk_4|cnt[23] (
// Equation(s):
// \u_clk_4|Equal0~6  = (\u_clk_4|cnt [22] & (\u_clk_4|cnt [20] & (!B3_cnt[23] & \u_clk_4|cnt [21])))
// \u_clk_4|cnt [23] = DFFEAS(\u_clk_4|Equal0~6 , GLOBAL(\clk~combout ), VCC, , , \u_clk_4|Add0~115_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_4|cnt [22]),
	.datab(\u_clk_4|cnt [20]),
	.datac(\u_clk_4|Add0~115_combout ),
	.datad(\u_clk_4|cnt [21]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Equal0~6 ),
	.regout(\u_clk_4|cnt [23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|cnt[23] .lut_mask = "0800";
defparam \u_clk_4|cnt[23] .operation_mode = "normal";
defparam \u_clk_4|cnt[23] .output_mode = "reg_and_comb";
defparam \u_clk_4|cnt[23] .register_cascade_mode = "off";
defparam \u_clk_4|cnt[23] .sum_lutc_input = "qfbk";
defparam \u_clk_4|cnt[23] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y2_N4
maxii_lcell \u_clk_4|Add0~115 (
// Equation(s):
// \u_clk_4|Add0~115_combout  = (\u_clk_4|cnt [23] $ (((!\u_clk_4|Add0~92  & \u_clk_4|Add0~112 ) # (\u_clk_4|Add0~92  & \u_clk_4|Add0~112COUT1_159 ))))
// \u_clk_4|Add0~117  = CARRY(((!\u_clk_4|Add0~112COUT1_159 ) # (!\u_clk_4|cnt [23])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_4|cnt [23]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_4|Add0~92 ),
	.cin0(\u_clk_4|Add0~112 ),
	.cin1(\u_clk_4|Add0~112COUT1_159 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Add0~115_combout ),
	.regout(),
	.cout(\u_clk_4|Add0~117 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|Add0~115 .cin0_used = "true";
defparam \u_clk_4|Add0~115 .cin1_used = "true";
defparam \u_clk_4|Add0~115 .cin_used = "true";
defparam \u_clk_4|Add0~115 .lut_mask = "3c3f";
defparam \u_clk_4|Add0~115 .operation_mode = "arithmetic";
defparam \u_clk_4|Add0~115 .output_mode = "comb_only";
defparam \u_clk_4|Add0~115 .register_cascade_mode = "off";
defparam \u_clk_4|Add0~115 .sum_lutc_input = "cin";
defparam \u_clk_4|Add0~115 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y2_N5
maxii_lcell \u_clk_4|Equal0~4 (
// Equation(s):
// \u_clk_4|Equal0~4_combout  = (\u_clk_4|Equal0~3  & (\u_clk_4|Equal0~1  & (\u_clk_4|Equal0~2  & \u_clk_4|Equal0~0 )))

	.clk(gnd),
	.dataa(\u_clk_4|Equal0~3 ),
	.datab(\u_clk_4|Equal0~1 ),
	.datac(\u_clk_4|Equal0~2 ),
	.datad(\u_clk_4|Equal0~0 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Equal0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|Equal0~4 .lut_mask = "8000";
defparam \u_clk_4|Equal0~4 .operation_mode = "normal";
defparam \u_clk_4|Equal0~4 .output_mode = "comb_only";
defparam \u_clk_4|Equal0~4 .register_cascade_mode = "off";
defparam \u_clk_4|Equal0~4 .sum_lutc_input = "datac";
defparam \u_clk_4|Equal0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y2_N5
maxii_lcell \u_clk_4|Add0~120 (
// Equation(s):
// \u_clk_4|Add0~120_combout  = (\u_clk_4|cnt [24] $ ((!\u_clk_4|Add0~117 )))
// \u_clk_4|Add0~122  = CARRY(((\u_clk_4|cnt [24] & !\u_clk_4|Add0~117 )))
// \u_clk_4|Add0~122COUT1_160  = CARRY(((\u_clk_4|cnt [24] & !\u_clk_4|Add0~117 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_4|cnt [24]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_4|Add0~117 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Add0~120_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_4|Add0~122 ),
	.cout1(\u_clk_4|Add0~122COUT1_160 ));
// synopsys translate_off
defparam \u_clk_4|Add0~120 .cin_used = "true";
defparam \u_clk_4|Add0~120 .lut_mask = "c30c";
defparam \u_clk_4|Add0~120 .operation_mode = "arithmetic";
defparam \u_clk_4|Add0~120 .output_mode = "comb_only";
defparam \u_clk_4|Add0~120 .register_cascade_mode = "off";
defparam \u_clk_4|Add0~120 .sum_lutc_input = "cin";
defparam \u_clk_4|Add0~120 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y3_N6
maxii_lcell \u_clk_4|cnt[24] (
// Equation(s):
// \u_clk_4|Equal0~7  = (!\u_clk_4|cnt [27] & (!\u_clk_4|cnt [25] & (!B3_cnt[24] & !\u_clk_4|cnt [26])))
// \u_clk_4|cnt [24] = DFFEAS(\u_clk_4|Equal0~7 , GLOBAL(\clk~combout ), VCC, , , \u_clk_4|Add0~120_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_4|cnt [27]),
	.datab(\u_clk_4|cnt [25]),
	.datac(\u_clk_4|Add0~120_combout ),
	.datad(\u_clk_4|cnt [26]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Equal0~7 ),
	.regout(\u_clk_4|cnt [24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|cnt[24] .lut_mask = "0001";
defparam \u_clk_4|cnt[24] .operation_mode = "normal";
defparam \u_clk_4|cnt[24] .output_mode = "reg_and_comb";
defparam \u_clk_4|cnt[24] .register_cascade_mode = "off";
defparam \u_clk_4|cnt[24] .sum_lutc_input = "qfbk";
defparam \u_clk_4|cnt[24] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y2_N6
maxii_lcell \u_clk_4|Add0~125 (
// Equation(s):
// \u_clk_4|Add0~125_combout  = (\u_clk_4|cnt [25] $ (((!\u_clk_4|Add0~117  & \u_clk_4|Add0~122 ) # (\u_clk_4|Add0~117  & \u_clk_4|Add0~122COUT1_160 ))))
// \u_clk_4|Add0~127  = CARRY(((!\u_clk_4|Add0~122 ) # (!\u_clk_4|cnt [25])))
// \u_clk_4|Add0~127COUT1_161  = CARRY(((!\u_clk_4|Add0~122COUT1_160 ) # (!\u_clk_4|cnt [25])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_4|cnt [25]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_4|Add0~117 ),
	.cin0(\u_clk_4|Add0~122 ),
	.cin1(\u_clk_4|Add0~122COUT1_160 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Add0~125_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_4|Add0~127 ),
	.cout1(\u_clk_4|Add0~127COUT1_161 ));
// synopsys translate_off
defparam \u_clk_4|Add0~125 .cin0_used = "true";
defparam \u_clk_4|Add0~125 .cin1_used = "true";
defparam \u_clk_4|Add0~125 .cin_used = "true";
defparam \u_clk_4|Add0~125 .lut_mask = "3c3f";
defparam \u_clk_4|Add0~125 .operation_mode = "arithmetic";
defparam \u_clk_4|Add0~125 .output_mode = "comb_only";
defparam \u_clk_4|Add0~125 .register_cascade_mode = "off";
defparam \u_clk_4|Add0~125 .sum_lutc_input = "cin";
defparam \u_clk_4|Add0~125 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y3_N9
maxii_lcell \u_clk_4|cnt[25] (
// Equation(s):
// \u_clk_4|cnt [25] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_4|Add0~125_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_4|Add0~125_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_4|cnt [25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|cnt[25] .lut_mask = "0000";
defparam \u_clk_4|cnt[25] .operation_mode = "normal";
defparam \u_clk_4|cnt[25] .output_mode = "reg_only";
defparam \u_clk_4|cnt[25] .register_cascade_mode = "off";
defparam \u_clk_4|cnt[25] .sum_lutc_input = "datac";
defparam \u_clk_4|cnt[25] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y2_N7
maxii_lcell \u_clk_4|Add0~130 (
// Equation(s):
// \u_clk_4|Add0~130_combout  = (\u_clk_4|cnt [26] $ ((!(!\u_clk_4|Add0~117  & \u_clk_4|Add0~127 ) # (\u_clk_4|Add0~117  & \u_clk_4|Add0~127COUT1_161 ))))
// \u_clk_4|Add0~132  = CARRY(((\u_clk_4|cnt [26] & !\u_clk_4|Add0~127 )))
// \u_clk_4|Add0~132COUT1_162  = CARRY(((\u_clk_4|cnt [26] & !\u_clk_4|Add0~127COUT1_161 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_4|cnt [26]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_4|Add0~117 ),
	.cin0(\u_clk_4|Add0~127 ),
	.cin1(\u_clk_4|Add0~127COUT1_161 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Add0~130_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_4|Add0~132 ),
	.cout1(\u_clk_4|Add0~132COUT1_162 ));
// synopsys translate_off
defparam \u_clk_4|Add0~130 .cin0_used = "true";
defparam \u_clk_4|Add0~130 .cin1_used = "true";
defparam \u_clk_4|Add0~130 .cin_used = "true";
defparam \u_clk_4|Add0~130 .lut_mask = "c30c";
defparam \u_clk_4|Add0~130 .operation_mode = "arithmetic";
defparam \u_clk_4|Add0~130 .output_mode = "comb_only";
defparam \u_clk_4|Add0~130 .register_cascade_mode = "off";
defparam \u_clk_4|Add0~130 .sum_lutc_input = "cin";
defparam \u_clk_4|Add0~130 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y2_N9
maxii_lcell \u_clk_4|cnt[26] (
// Equation(s):
// \u_clk_4|cnt [26] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_4|Add0~130_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_4|Add0~130_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_4|cnt [26]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|cnt[26] .lut_mask = "0000";
defparam \u_clk_4|cnt[26] .operation_mode = "normal";
defparam \u_clk_4|cnt[26] .output_mode = "reg_only";
defparam \u_clk_4|cnt[26] .register_cascade_mode = "off";
defparam \u_clk_4|cnt[26] .sum_lutc_input = "datac";
defparam \u_clk_4|cnt[26] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X16_Y2_N8
maxii_lcell \u_clk_4|Add0~135 (
// Equation(s):
// \u_clk_4|Add0~135_combout  = (((!\u_clk_4|Add0~117  & \u_clk_4|Add0~132 ) # (\u_clk_4|Add0~117  & \u_clk_4|Add0~132COUT1_162 ) $ (\u_clk_4|cnt [27])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_4|cnt [27]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_4|Add0~117 ),
	.cin0(\u_clk_4|Add0~132 ),
	.cin1(\u_clk_4|Add0~132COUT1_162 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Add0~135_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|Add0~135 .cin0_used = "true";
defparam \u_clk_4|Add0~135 .cin1_used = "true";
defparam \u_clk_4|Add0~135 .cin_used = "true";
defparam \u_clk_4|Add0~135 .lut_mask = "0ff0";
defparam \u_clk_4|Add0~135 .operation_mode = "normal";
defparam \u_clk_4|Add0~135 .output_mode = "comb_only";
defparam \u_clk_4|Add0~135 .register_cascade_mode = "off";
defparam \u_clk_4|Add0~135 .sum_lutc_input = "cin";
defparam \u_clk_4|Add0~135 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X16_Y3_N7
maxii_lcell \u_clk_4|cnt[27] (
// Equation(s):
// \u_clk_4|cnt [27] = DFFEAS((((\u_clk_4|Add0~135_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_4|Add0~135_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_4|cnt [27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|cnt[27] .lut_mask = "ff00";
defparam \u_clk_4|cnt[27] .operation_mode = "normal";
defparam \u_clk_4|cnt[27] .output_mode = "reg_only";
defparam \u_clk_4|cnt[27] .register_cascade_mode = "off";
defparam \u_clk_4|cnt[27] .sum_lutc_input = "datac";
defparam \u_clk_4|cnt[27] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X13_Y2_N0
maxii_lcell \u_clk_4|Equal0~8 (
// Equation(s):
// \u_clk_4|Equal0~8_combout  = (\u_clk_4|Equal0~5  & (\u_clk_4|Equal0~6  & (\u_clk_4|Equal0~4_combout  & \u_clk_4|Equal0~7 )))

	.clk(gnd),
	.dataa(\u_clk_4|Equal0~5 ),
	.datab(\u_clk_4|Equal0~6 ),
	.datac(\u_clk_4|Equal0~4_combout ),
	.datad(\u_clk_4|Equal0~7 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_4|Equal0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|Equal0~8 .lut_mask = "8000";
defparam \u_clk_4|Equal0~8 .operation_mode = "normal";
defparam \u_clk_4|Equal0~8 .output_mode = "comb_only";
defparam \u_clk_4|Equal0~8 .register_cascade_mode = "off";
defparam \u_clk_4|Equal0~8 .sum_lutc_input = "datac";
defparam \u_clk_4|Equal0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N3
maxii_lcell \u_clk_4|clkout (
// Equation(s):
// \u_clk_4|clkout~regout  = DFFEAS(\u_clk_4|clkout~regout  $ ((((\u_clk_4|Equal0~8_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\u_clk_4|clkout~regout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_4|Equal0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_4|clkout~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_4|clkout .lut_mask = "55aa";
defparam \u_clk_4|clkout .operation_mode = "normal";
defparam \u_clk_4|clkout .output_mode = "reg_only";
defparam \u_clk_4|clkout .register_cascade_mode = "off";
defparam \u_clk_4|clkout .sum_lutc_input = "datac";
defparam \u_clk_4|clkout .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N1
maxii_lcell \u_sequencer_num_4|code[0] (
// Equation(s):
// \u_sequencer_num_4|code [0] = DFFEAS((((!\u_sequencer_num_4|code [0]))), \u_clk_4|clkout~regout , !\rst~combout , , , , , , )

	.clk(\u_clk_4|clkout~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_sequencer_num_4|code [0]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_sequencer_num_4|code [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_sequencer_num_4|code[0] .lut_mask = "00ff";
defparam \u_sequencer_num_4|code[0] .operation_mode = "normal";
defparam \u_sequencer_num_4|code[0] .output_mode = "reg_only";
defparam \u_sequencer_num_4|code[0] .register_cascade_mode = "off";
defparam \u_sequencer_num_4|code[0] .sum_lutc_input = "datac";
defparam \u_sequencer_num_4|code[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N2
maxii_lcell \u_sequencer_num_4|code[2] (
// Equation(s):
// \u_sequencer_num_4|code [2] = DFFEAS((\u_sequencer_num_4|code [2] $ (((\u_sequencer_num_4|code [1] & \u_sequencer_num_4|code [0])))), \u_clk_4|clkout~regout , !\rst~combout , , , , , , )

	.clk(\u_clk_4|clkout~regout ),
	.dataa(vcc),
	.datab(\u_sequencer_num_4|code [2]),
	.datac(\u_sequencer_num_4|code [1]),
	.datad(\u_sequencer_num_4|code [0]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_sequencer_num_4|code [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_sequencer_num_4|code[2] .lut_mask = "3ccc";
defparam \u_sequencer_num_4|code[2] .operation_mode = "normal";
defparam \u_sequencer_num_4|code[2] .output_mode = "reg_only";
defparam \u_sequencer_num_4|code[2] .register_cascade_mode = "off";
defparam \u_sequencer_num_4|code[2] .sum_lutc_input = "datac";
defparam \u_sequencer_num_4|code[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N4
maxii_lcell \u_sequencer_num_4|code[3] (
// Equation(s):
// \u_sequencer_num_4|code [3] = DFFEAS((\u_sequencer_num_4|code [3] & ((\u_sequencer_num_4|code [2] $ (\u_sequencer_num_4|code [1])) # (!\u_sequencer_num_4|code [0]))) # (!\u_sequencer_num_4|code [3] & (\u_sequencer_num_4|code [2] & (\u_sequencer_num_4|code 
// [1] & \u_sequencer_num_4|code [0]))), \u_clk_4|clkout~regout , !\rst~combout , , , , , , )

	.clk(\u_clk_4|clkout~regout ),
	.dataa(\u_sequencer_num_4|code [3]),
	.datab(\u_sequencer_num_4|code [2]),
	.datac(\u_sequencer_num_4|code [1]),
	.datad(\u_sequencer_num_4|code [0]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_sequencer_num_4|code [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_sequencer_num_4|code[3] .lut_mask = "68aa";
defparam \u_sequencer_num_4|code[3] .operation_mode = "normal";
defparam \u_sequencer_num_4|code[3] .output_mode = "reg_only";
defparam \u_sequencer_num_4|code[3] .register_cascade_mode = "off";
defparam \u_sequencer_num_4|code[3] .sum_lutc_input = "datac";
defparam \u_sequencer_num_4|code[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X12_Y3_N5
maxii_lcell \u_sequencer_num_4|code[1] (
// Equation(s):
// \u_sequencer_num_4|code [1] = DFFEAS((\u_sequencer_num_4|code [1] & (((!\u_sequencer_num_4|code [0])))) # (!\u_sequencer_num_4|code [1] & (\u_sequencer_num_4|code [0] & ((\u_sequencer_num_4|code [2]) # (!\u_sequencer_num_4|code [3])))), 
// \u_clk_4|clkout~regout , !\rst~combout , , , , , , )

	.clk(\u_clk_4|clkout~regout ),
	.dataa(\u_sequencer_num_4|code [1]),
	.datab(\u_sequencer_num_4|code [2]),
	.datac(\u_sequencer_num_4|code [3]),
	.datad(\u_sequencer_num_4|code [0]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_sequencer_num_4|code [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_sequencer_num_4|code[1] .lut_mask = "45aa";
defparam \u_sequencer_num_4|code[1] .operation_mode = "normal";
defparam \u_sequencer_num_4|code[1] .output_mode = "reg_only";
defparam \u_sequencer_num_4|code[1] .register_cascade_mode = "off";
defparam \u_sequencer_num_4|code[1] .sum_lutc_input = "datac";
defparam \u_sequencer_num_4|code[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N5
maxii_lcell \u_clk_5|Add0~75 (
// Equation(s):
// \u_clk_5|Add0~75_combout  = \u_clk_5|cnt [14] $ ((((!\u_clk_5|Add0~72 ))))
// \u_clk_5|Add0~77  = CARRY((\u_clk_5|cnt [14] & ((!\u_clk_5|Add0~72 ))))
// \u_clk_5|Add0~77COUT1_152  = CARRY((\u_clk_5|cnt [14] & ((!\u_clk_5|Add0~72 ))))

	.clk(gnd),
	.dataa(\u_clk_5|cnt [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_5|Add0~72 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Add0~75_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_5|Add0~77 ),
	.cout1(\u_clk_5|Add0~77COUT1_152 ));
// synopsys translate_off
defparam \u_clk_5|Add0~75 .cin_used = "true";
defparam \u_clk_5|Add0~75 .lut_mask = "a50a";
defparam \u_clk_5|Add0~75 .operation_mode = "arithmetic";
defparam \u_clk_5|Add0~75 .output_mode = "comb_only";
defparam \u_clk_5|Add0~75 .register_cascade_mode = "off";
defparam \u_clk_5|Add0~75 .sum_lutc_input = "cin";
defparam \u_clk_5|Add0~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N1
maxii_lcell \u_clk_5|cnt[14] (
// Equation(s):
// \u_clk_5|cnt [14] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_5|Add0~75_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_5|Add0~75_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_5|cnt [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|cnt[14] .lut_mask = "0000";
defparam \u_clk_5|cnt[14] .operation_mode = "normal";
defparam \u_clk_5|cnt[14] .output_mode = "reg_only";
defparam \u_clk_5|cnt[14] .register_cascade_mode = "off";
defparam \u_clk_5|cnt[14] .sum_lutc_input = "datac";
defparam \u_clk_5|cnt[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N6
maxii_lcell \u_clk_5|Add0~65 (
// Equation(s):
// \u_clk_5|Add0~65_combout  = (\u_clk_5|cnt [15] $ (((!\u_clk_5|Add0~72  & \u_clk_5|Add0~77 ) # (\u_clk_5|Add0~72  & \u_clk_5|Add0~77COUT1_152 ))))
// \u_clk_5|Add0~67  = CARRY(((!\u_clk_5|Add0~77 ) # (!\u_clk_5|cnt [15])))
// \u_clk_5|Add0~67COUT1_153  = CARRY(((!\u_clk_5|Add0~77COUT1_152 ) # (!\u_clk_5|cnt [15])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_5|cnt [15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_5|Add0~72 ),
	.cin0(\u_clk_5|Add0~77 ),
	.cin1(\u_clk_5|Add0~77COUT1_152 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Add0~65_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_5|Add0~67 ),
	.cout1(\u_clk_5|Add0~67COUT1_153 ));
// synopsys translate_off
defparam \u_clk_5|Add0~65 .cin0_used = "true";
defparam \u_clk_5|Add0~65 .cin1_used = "true";
defparam \u_clk_5|Add0~65 .cin_used = "true";
defparam \u_clk_5|Add0~65 .lut_mask = "3c3f";
defparam \u_clk_5|Add0~65 .operation_mode = "arithmetic";
defparam \u_clk_5|Add0~65 .output_mode = "comb_only";
defparam \u_clk_5|Add0~65 .register_cascade_mode = "off";
defparam \u_clk_5|Add0~65 .sum_lutc_input = "cin";
defparam \u_clk_5|Add0~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N5
maxii_lcell \u_clk_5|cnt[15] (
// Equation(s):
// \u_clk_5|cnt [15] = DFFEAS(((!\u_clk_5|Equal0~8_combout  & ((\u_clk_5|Add0~65_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u_clk_5|Equal0~8_combout ),
	.datac(vcc),
	.datad(\u_clk_5|Add0~65_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_5|cnt [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|cnt[15] .lut_mask = "3300";
defparam \u_clk_5|cnt[15] .operation_mode = "normal";
defparam \u_clk_5|cnt[15] .output_mode = "reg_only";
defparam \u_clk_5|cnt[15] .register_cascade_mode = "off";
defparam \u_clk_5|cnt[15] .sum_lutc_input = "datac";
defparam \u_clk_5|cnt[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N0
maxii_lcell \u_clk_5|Add0~40 (
// Equation(s):
// \u_clk_5|Add0~40_combout  = (\u_clk_5|cnt [9] $ ((\u_clk_5|Add0~52 )))
// \u_clk_5|Add0~42  = CARRY(((!\u_clk_5|Add0~52 ) # (!\u_clk_5|cnt [9])))
// \u_clk_5|Add0~42COUT1_148  = CARRY(((!\u_clk_5|Add0~52 ) # (!\u_clk_5|cnt [9])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_5|cnt [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_5|Add0~52 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Add0~40_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_5|Add0~42 ),
	.cout1(\u_clk_5|Add0~42COUT1_148 ));
// synopsys translate_off
defparam \u_clk_5|Add0~40 .cin_used = "true";
defparam \u_clk_5|Add0~40 .lut_mask = "3c3f";
defparam \u_clk_5|Add0~40 .operation_mode = "arithmetic";
defparam \u_clk_5|Add0~40 .output_mode = "comb_only";
defparam \u_clk_5|Add0~40 .register_cascade_mode = "off";
defparam \u_clk_5|Add0~40 .sum_lutc_input = "cin";
defparam \u_clk_5|Add0~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N0
maxii_lcell \u_clk_5|cnt[9] (
// Equation(s):
// \u_clk_5|cnt [9] = DFFEAS(((!\u_clk_5|Equal0~8_combout  & ((\u_clk_5|Add0~40_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u_clk_5|Equal0~8_combout ),
	.datac(vcc),
	.datad(\u_clk_5|Add0~40_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_5|cnt [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|cnt[9] .lut_mask = "3300";
defparam \u_clk_5|cnt[9] .operation_mode = "normal";
defparam \u_clk_5|cnt[9] .output_mode = "reg_only";
defparam \u_clk_5|cnt[9] .register_cascade_mode = "off";
defparam \u_clk_5|cnt[9] .sum_lutc_input = "datac";
defparam \u_clk_5|cnt[9] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N1
maxii_lcell \u_clk_5|Add0~45 (
// Equation(s):
// \u_clk_5|Add0~45_combout  = (\u_clk_5|cnt [10] $ ((!(!\u_clk_5|Add0~52  & \u_clk_5|Add0~42 ) # (\u_clk_5|Add0~52  & \u_clk_5|Add0~42COUT1_148 ))))
// \u_clk_5|Add0~47  = CARRY(((\u_clk_5|cnt [10] & !\u_clk_5|Add0~42 )))
// \u_clk_5|Add0~47COUT1_149  = CARRY(((\u_clk_5|cnt [10] & !\u_clk_5|Add0~42COUT1_148 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_5|cnt [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_5|Add0~52 ),
	.cin0(\u_clk_5|Add0~42 ),
	.cin1(\u_clk_5|Add0~42COUT1_148 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Add0~45_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_5|Add0~47 ),
	.cout1(\u_clk_5|Add0~47COUT1_149 ));
// synopsys translate_off
defparam \u_clk_5|Add0~45 .cin0_used = "true";
defparam \u_clk_5|Add0~45 .cin1_used = "true";
defparam \u_clk_5|Add0~45 .cin_used = "true";
defparam \u_clk_5|Add0~45 .lut_mask = "c30c";
defparam \u_clk_5|Add0~45 .operation_mode = "arithmetic";
defparam \u_clk_5|Add0~45 .output_mode = "comb_only";
defparam \u_clk_5|Add0~45 .register_cascade_mode = "off";
defparam \u_clk_5|Add0~45 .sum_lutc_input = "cin";
defparam \u_clk_5|Add0~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N3
maxii_lcell \u_clk_5|cnt[10] (
// Equation(s):
// \u_clk_5|cnt [10] = DFFEAS(((!\u_clk_5|Equal0~8_combout  & ((\u_clk_5|Add0~45_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u_clk_5|Equal0~8_combout ),
	.datac(vcc),
	.datad(\u_clk_5|Add0~45_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_5|cnt [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|cnt[10] .lut_mask = "3300";
defparam \u_clk_5|cnt[10] .operation_mode = "normal";
defparam \u_clk_5|cnt[10] .output_mode = "reg_only";
defparam \u_clk_5|cnt[10] .register_cascade_mode = "off";
defparam \u_clk_5|cnt[10] .sum_lutc_input = "datac";
defparam \u_clk_5|cnt[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N1
maxii_lcell \u_clk_5|Add0~35 (
// Equation(s):
// \u_clk_5|Add0~35_combout  = ((!\u_clk_5|cnt [0]))
// \u_clk_5|Add0~37  = CARRY(((\u_clk_5|cnt [0])))
// \u_clk_5|Add0~37COUT1_141  = CARRY(((\u_clk_5|cnt [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_5|cnt [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Add0~35_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_5|Add0~37 ),
	.cout1(\u_clk_5|Add0~37COUT1_141 ));
// synopsys translate_off
defparam \u_clk_5|Add0~35 .lut_mask = "33cc";
defparam \u_clk_5|Add0~35 .operation_mode = "arithmetic";
defparam \u_clk_5|Add0~35 .output_mode = "comb_only";
defparam \u_clk_5|Add0~35 .register_cascade_mode = "off";
defparam \u_clk_5|Add0~35 .sum_lutc_input = "datac";
defparam \u_clk_5|Add0~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N4
maxii_lcell \u_clk_5|cnt[0] (
// Equation(s):
// \u_clk_5|cnt [0] = DFFEAS(((\u_clk_5|Add0~35_combout  & ((!\u_clk_5|Equal0~8_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u_clk_5|Add0~35_combout ),
	.datac(vcc),
	.datad(\u_clk_5|Equal0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_5|cnt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|cnt[0] .lut_mask = "00cc";
defparam \u_clk_5|cnt[0] .operation_mode = "normal";
defparam \u_clk_5|cnt[0] .output_mode = "reg_only";
defparam \u_clk_5|cnt[0] .register_cascade_mode = "off";
defparam \u_clk_5|cnt[0] .sum_lutc_input = "datac";
defparam \u_clk_5|cnt[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N2
maxii_lcell \u_clk_5|Add0~30 (
// Equation(s):
// \u_clk_5|Add0~30_combout  = (\u_clk_5|cnt [1] $ ((\u_clk_5|Add0~37 )))
// \u_clk_5|Add0~32  = CARRY(((!\u_clk_5|Add0~37 ) # (!\u_clk_5|cnt [1])))
// \u_clk_5|Add0~32COUT1_142  = CARRY(((!\u_clk_5|Add0~37COUT1_141 ) # (!\u_clk_5|cnt [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_5|cnt [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u_clk_5|Add0~37 ),
	.cin1(\u_clk_5|Add0~37COUT1_141 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Add0~30_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_5|Add0~32 ),
	.cout1(\u_clk_5|Add0~32COUT1_142 ));
// synopsys translate_off
defparam \u_clk_5|Add0~30 .cin0_used = "true";
defparam \u_clk_5|Add0~30 .cin1_used = "true";
defparam \u_clk_5|Add0~30 .lut_mask = "3c3f";
defparam \u_clk_5|Add0~30 .operation_mode = "arithmetic";
defparam \u_clk_5|Add0~30 .output_mode = "comb_only";
defparam \u_clk_5|Add0~30 .register_cascade_mode = "off";
defparam \u_clk_5|Add0~30 .sum_lutc_input = "cin";
defparam \u_clk_5|Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N0
maxii_lcell \u_clk_5|cnt[1] (
// Equation(s):
// \u_clk_5|cnt [1] = DFFEAS((((\u_clk_5|Add0~30_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_5|Add0~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_5|cnt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|cnt[1] .lut_mask = "ff00";
defparam \u_clk_5|cnt[1] .operation_mode = "normal";
defparam \u_clk_5|cnt[1] .output_mode = "reg_only";
defparam \u_clk_5|cnt[1] .register_cascade_mode = "off";
defparam \u_clk_5|cnt[1] .sum_lutc_input = "datac";
defparam \u_clk_5|cnt[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N3
maxii_lcell \u_clk_5|Add0~25 (
// Equation(s):
// \u_clk_5|Add0~25_combout  = (\u_clk_5|cnt [2] $ ((!\u_clk_5|Add0~32 )))
// \u_clk_5|Add0~27  = CARRY(((\u_clk_5|cnt [2] & !\u_clk_5|Add0~32 )))
// \u_clk_5|Add0~27COUT1_143  = CARRY(((\u_clk_5|cnt [2] & !\u_clk_5|Add0~32COUT1_142 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_5|cnt [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u_clk_5|Add0~32 ),
	.cin1(\u_clk_5|Add0~32COUT1_142 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Add0~25_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_5|Add0~27 ),
	.cout1(\u_clk_5|Add0~27COUT1_143 ));
// synopsys translate_off
defparam \u_clk_5|Add0~25 .cin0_used = "true";
defparam \u_clk_5|Add0~25 .cin1_used = "true";
defparam \u_clk_5|Add0~25 .lut_mask = "c30c";
defparam \u_clk_5|Add0~25 .operation_mode = "arithmetic";
defparam \u_clk_5|Add0~25 .output_mode = "comb_only";
defparam \u_clk_5|Add0~25 .register_cascade_mode = "off";
defparam \u_clk_5|Add0~25 .sum_lutc_input = "cin";
defparam \u_clk_5|Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N5
maxii_lcell \u_clk_5|cnt[2] (
// Equation(s):
// \u_clk_5|cnt [2] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_5|Add0~25_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_5|Add0~25_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_5|cnt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|cnt[2] .lut_mask = "0000";
defparam \u_clk_5|cnt[2] .operation_mode = "normal";
defparam \u_clk_5|cnt[2] .output_mode = "reg_only";
defparam \u_clk_5|cnt[2] .register_cascade_mode = "off";
defparam \u_clk_5|cnt[2] .sum_lutc_input = "datac";
defparam \u_clk_5|cnt[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y6_N4
maxii_lcell \u_clk_5|Add0~20 (
// Equation(s):
// \u_clk_5|Add0~20_combout  = (\u_clk_5|cnt [3] $ ((\u_clk_5|Add0~27 )))
// \u_clk_5|Add0~22  = CARRY(((!\u_clk_5|Add0~27COUT1_143 ) # (!\u_clk_5|cnt [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_5|cnt [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u_clk_5|Add0~27 ),
	.cin1(\u_clk_5|Add0~27COUT1_143 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Add0~20_combout ),
	.regout(),
	.cout(\u_clk_5|Add0~22 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|Add0~20 .cin0_used = "true";
defparam \u_clk_5|Add0~20 .cin1_used = "true";
defparam \u_clk_5|Add0~20 .lut_mask = "3c3f";
defparam \u_clk_5|Add0~20 .operation_mode = "arithmetic";
defparam \u_clk_5|Add0~20 .output_mode = "comb_only";
defparam \u_clk_5|Add0~20 .register_cascade_mode = "off";
defparam \u_clk_5|Add0~20 .sum_lutc_input = "cin";
defparam \u_clk_5|Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N6
maxii_lcell \u_clk_5|cnt[3] (
// Equation(s):
// \u_clk_5|Equal0~1  = (!\u_clk_5|cnt [0] & (!\u_clk_5|cnt [1] & (!B2_cnt[3] & !\u_clk_5|cnt [2])))
// \u_clk_5|cnt [3] = DFFEAS(\u_clk_5|Equal0~1 , GLOBAL(\clk~combout ), VCC, , , \u_clk_5|Add0~20_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_5|cnt [0]),
	.datab(\u_clk_5|cnt [1]),
	.datac(\u_clk_5|Add0~20_combout ),
	.datad(\u_clk_5|cnt [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Equal0~1 ),
	.regout(\u_clk_5|cnt [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|cnt[3] .lut_mask = "0001";
defparam \u_clk_5|cnt[3] .operation_mode = "normal";
defparam \u_clk_5|cnt[3] .output_mode = "reg_and_comb";
defparam \u_clk_5|cnt[3] .register_cascade_mode = "off";
defparam \u_clk_5|cnt[3] .sum_lutc_input = "qfbk";
defparam \u_clk_5|cnt[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y6_N5
maxii_lcell \u_clk_5|Add0~15 (
// Equation(s):
// \u_clk_5|Add0~15_combout  = \u_clk_5|cnt [4] $ ((((!\u_clk_5|Add0~22 ))))
// \u_clk_5|Add0~17  = CARRY((\u_clk_5|cnt [4] & ((!\u_clk_5|Add0~22 ))))
// \u_clk_5|Add0~17COUT1_144  = CARRY((\u_clk_5|cnt [4] & ((!\u_clk_5|Add0~22 ))))

	.clk(gnd),
	.dataa(\u_clk_5|cnt [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_5|Add0~22 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Add0~15_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_5|Add0~17 ),
	.cout1(\u_clk_5|Add0~17COUT1_144 ));
// synopsys translate_off
defparam \u_clk_5|Add0~15 .cin_used = "true";
defparam \u_clk_5|Add0~15 .lut_mask = "a50a";
defparam \u_clk_5|Add0~15 .operation_mode = "arithmetic";
defparam \u_clk_5|Add0~15 .output_mode = "comb_only";
defparam \u_clk_5|Add0~15 .register_cascade_mode = "off";
defparam \u_clk_5|Add0~15 .sum_lutc_input = "cin";
defparam \u_clk_5|Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y6_N5
maxii_lcell \u_clk_5|cnt[4] (
// Equation(s):
// \u_clk_5|cnt [4] = DFFEAS((((\u_clk_5|Add0~15_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_5|Add0~15_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_5|cnt [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|cnt[4] .lut_mask = "ff00";
defparam \u_clk_5|cnt[4] .operation_mode = "normal";
defparam \u_clk_5|cnt[4] .output_mode = "reg_only";
defparam \u_clk_5|cnt[4] .register_cascade_mode = "off";
defparam \u_clk_5|cnt[4] .sum_lutc_input = "datac";
defparam \u_clk_5|cnt[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N6
maxii_lcell \u_clk_5|Add0~10 (
// Equation(s):
// \u_clk_5|Add0~10_combout  = (\u_clk_5|cnt [5] $ (((!\u_clk_5|Add0~22  & \u_clk_5|Add0~17 ) # (\u_clk_5|Add0~22  & \u_clk_5|Add0~17COUT1_144 ))))
// \u_clk_5|Add0~12  = CARRY(((!\u_clk_5|Add0~17 ) # (!\u_clk_5|cnt [5])))
// \u_clk_5|Add0~12COUT1_145  = CARRY(((!\u_clk_5|Add0~17COUT1_144 ) # (!\u_clk_5|cnt [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_5|cnt [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_5|Add0~22 ),
	.cin0(\u_clk_5|Add0~17 ),
	.cin1(\u_clk_5|Add0~17COUT1_144 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_5|Add0~12 ),
	.cout1(\u_clk_5|Add0~12COUT1_145 ));
// synopsys translate_off
defparam \u_clk_5|Add0~10 .cin0_used = "true";
defparam \u_clk_5|Add0~10 .cin1_used = "true";
defparam \u_clk_5|Add0~10 .cin_used = "true";
defparam \u_clk_5|Add0~10 .lut_mask = "3c3f";
defparam \u_clk_5|Add0~10 .operation_mode = "arithmetic";
defparam \u_clk_5|Add0~10 .output_mode = "comb_only";
defparam \u_clk_5|Add0~10 .register_cascade_mode = "off";
defparam \u_clk_5|Add0~10 .sum_lutc_input = "cin";
defparam \u_clk_5|Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N7
maxii_lcell \u_clk_5|cnt[5] (
// Equation(s):
// \u_clk_5|cnt [5] = DFFEAS((((\u_clk_5|Add0~10_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_5|Add0~10_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_5|cnt [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|cnt[5] .lut_mask = "ff00";
defparam \u_clk_5|cnt[5] .operation_mode = "normal";
defparam \u_clk_5|cnt[5] .output_mode = "reg_only";
defparam \u_clk_5|cnt[5] .register_cascade_mode = "off";
defparam \u_clk_5|cnt[5] .sum_lutc_input = "datac";
defparam \u_clk_5|cnt[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N7
maxii_lcell \u_clk_5|Add0~5 (
// Equation(s):
// \u_clk_5|Add0~5_combout  = (\u_clk_5|cnt [6] $ ((!(!\u_clk_5|Add0~22  & \u_clk_5|Add0~12 ) # (\u_clk_5|Add0~22  & \u_clk_5|Add0~12COUT1_145 ))))
// \u_clk_5|Add0~7  = CARRY(((\u_clk_5|cnt [6] & !\u_clk_5|Add0~12 )))
// \u_clk_5|Add0~7COUT1_146  = CARRY(((\u_clk_5|cnt [6] & !\u_clk_5|Add0~12COUT1_145 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_5|cnt [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_5|Add0~22 ),
	.cin0(\u_clk_5|Add0~12 ),
	.cin1(\u_clk_5|Add0~12COUT1_145 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_5|Add0~7 ),
	.cout1(\u_clk_5|Add0~7COUT1_146 ));
// synopsys translate_off
defparam \u_clk_5|Add0~5 .cin0_used = "true";
defparam \u_clk_5|Add0~5 .cin1_used = "true";
defparam \u_clk_5|Add0~5 .cin_used = "true";
defparam \u_clk_5|Add0~5 .lut_mask = "c30c";
defparam \u_clk_5|Add0~5 .operation_mode = "arithmetic";
defparam \u_clk_5|Add0~5 .output_mode = "comb_only";
defparam \u_clk_5|Add0~5 .register_cascade_mode = "off";
defparam \u_clk_5|Add0~5 .sum_lutc_input = "cin";
defparam \u_clk_5|Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N8
maxii_lcell \u_clk_5|cnt[6] (
// Equation(s):
// \u_clk_5|Equal0~0  = (!\u_clk_5|cnt [4] & (!\u_clk_5|cnt [5] & (!B2_cnt[6] & \u_clk_5|cnt [7])))
// \u_clk_5|cnt [6] = DFFEAS(\u_clk_5|Equal0~0 , GLOBAL(\clk~combout ), VCC, , , \u_clk_5|Add0~5_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_5|cnt [4]),
	.datab(\u_clk_5|cnt [5]),
	.datac(\u_clk_5|Add0~5_combout ),
	.datad(\u_clk_5|cnt [7]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Equal0~0 ),
	.regout(\u_clk_5|cnt [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|cnt[6] .lut_mask = "0100";
defparam \u_clk_5|cnt[6] .operation_mode = "normal";
defparam \u_clk_5|cnt[6] .output_mode = "reg_and_comb";
defparam \u_clk_5|cnt[6] .register_cascade_mode = "off";
defparam \u_clk_5|cnt[6] .sum_lutc_input = "qfbk";
defparam \u_clk_5|cnt[6] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X2_Y6_N8
maxii_lcell \u_clk_5|Add0~0 (
// Equation(s):
// \u_clk_5|Add0~0_combout  = (\u_clk_5|cnt [7] $ (((!\u_clk_5|Add0~22  & \u_clk_5|Add0~7 ) # (\u_clk_5|Add0~22  & \u_clk_5|Add0~7COUT1_146 ))))
// \u_clk_5|Add0~2  = CARRY(((!\u_clk_5|Add0~7 ) # (!\u_clk_5|cnt [7])))
// \u_clk_5|Add0~2COUT1_147  = CARRY(((!\u_clk_5|Add0~7COUT1_146 ) # (!\u_clk_5|cnt [7])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_5|cnt [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_5|Add0~22 ),
	.cin0(\u_clk_5|Add0~7 ),
	.cin1(\u_clk_5|Add0~7COUT1_146 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_5|Add0~2 ),
	.cout1(\u_clk_5|Add0~2COUT1_147 ));
// synopsys translate_off
defparam \u_clk_5|Add0~0 .cin0_used = "true";
defparam \u_clk_5|Add0~0 .cin1_used = "true";
defparam \u_clk_5|Add0~0 .cin_used = "true";
defparam \u_clk_5|Add0~0 .lut_mask = "3c3f";
defparam \u_clk_5|Add0~0 .operation_mode = "arithmetic";
defparam \u_clk_5|Add0~0 .output_mode = "comb_only";
defparam \u_clk_5|Add0~0 .register_cascade_mode = "off";
defparam \u_clk_5|Add0~0 .sum_lutc_input = "cin";
defparam \u_clk_5|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N0
maxii_lcell \u_clk_5|cnt[7] (
// Equation(s):
// \u_clk_5|cnt [7] = DFFEAS((((!\u_clk_5|Equal0~8_combout  & \u_clk_5|Add0~0_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_5|Equal0~8_combout ),
	.datad(\u_clk_5|Add0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_5|cnt [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|cnt[7] .lut_mask = "0f00";
defparam \u_clk_5|cnt[7] .operation_mode = "normal";
defparam \u_clk_5|cnt[7] .output_mode = "reg_only";
defparam \u_clk_5|cnt[7] .register_cascade_mode = "off";
defparam \u_clk_5|cnt[7] .sum_lutc_input = "datac";
defparam \u_clk_5|cnt[7] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y6_N9
maxii_lcell \u_clk_5|Add0~50 (
// Equation(s):
// \u_clk_5|Add0~50_combout  = (\u_clk_5|cnt [8] $ ((!(!\u_clk_5|Add0~22  & \u_clk_5|Add0~2 ) # (\u_clk_5|Add0~22  & \u_clk_5|Add0~2COUT1_147 ))))
// \u_clk_5|Add0~52  = CARRY(((\u_clk_5|cnt [8] & !\u_clk_5|Add0~2COUT1_147 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_5|cnt [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_5|Add0~22 ),
	.cin0(\u_clk_5|Add0~2 ),
	.cin1(\u_clk_5|Add0~2COUT1_147 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Add0~50_combout ),
	.regout(),
	.cout(\u_clk_5|Add0~52 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|Add0~50 .cin0_used = "true";
defparam \u_clk_5|Add0~50 .cin1_used = "true";
defparam \u_clk_5|Add0~50 .cin_used = "true";
defparam \u_clk_5|Add0~50 .lut_mask = "c30c";
defparam \u_clk_5|Add0~50 .operation_mode = "arithmetic";
defparam \u_clk_5|Add0~50 .output_mode = "comb_only";
defparam \u_clk_5|Add0~50 .register_cascade_mode = "off";
defparam \u_clk_5|Add0~50 .sum_lutc_input = "cin";
defparam \u_clk_5|Add0~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N2
maxii_lcell \u_clk_5|Add0~55 (
// Equation(s):
// \u_clk_5|Add0~55_combout  = \u_clk_5|cnt [11] $ (((((!\u_clk_5|Add0~52  & \u_clk_5|Add0~47 ) # (\u_clk_5|Add0~52  & \u_clk_5|Add0~47COUT1_149 )))))
// \u_clk_5|Add0~57  = CARRY(((!\u_clk_5|Add0~47 )) # (!\u_clk_5|cnt [11]))
// \u_clk_5|Add0~57COUT1_150  = CARRY(((!\u_clk_5|Add0~47COUT1_149 )) # (!\u_clk_5|cnt [11]))

	.clk(gnd),
	.dataa(\u_clk_5|cnt [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_5|Add0~52 ),
	.cin0(\u_clk_5|Add0~47 ),
	.cin1(\u_clk_5|Add0~47COUT1_149 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Add0~55_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_5|Add0~57 ),
	.cout1(\u_clk_5|Add0~57COUT1_150 ));
// synopsys translate_off
defparam \u_clk_5|Add0~55 .cin0_used = "true";
defparam \u_clk_5|Add0~55 .cin1_used = "true";
defparam \u_clk_5|Add0~55 .cin_used = "true";
defparam \u_clk_5|Add0~55 .lut_mask = "5a5f";
defparam \u_clk_5|Add0~55 .operation_mode = "arithmetic";
defparam \u_clk_5|Add0~55 .output_mode = "comb_only";
defparam \u_clk_5|Add0~55 .register_cascade_mode = "off";
defparam \u_clk_5|Add0~55 .sum_lutc_input = "cin";
defparam \u_clk_5|Add0~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N8
maxii_lcell \u_clk_5|cnt[11] (
// Equation(s):
// \u_clk_5|cnt [11] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_5|Add0~55_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_5|Add0~55_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_5|cnt [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|cnt[11] .lut_mask = "0000";
defparam \u_clk_5|cnt[11] .operation_mode = "normal";
defparam \u_clk_5|cnt[11] .output_mode = "reg_only";
defparam \u_clk_5|cnt[11] .register_cascade_mode = "off";
defparam \u_clk_5|cnt[11] .sum_lutc_input = "datac";
defparam \u_clk_5|cnt[11] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N7
maxii_lcell \u_clk_5|cnt[8] (
// Equation(s):
// \u_clk_5|Equal0~2  = (\u_clk_5|cnt [10] & (\u_clk_5|cnt [9] & (!B2_cnt[8] & !\u_clk_5|cnt [11])))
// \u_clk_5|cnt [8] = DFFEAS(\u_clk_5|Equal0~2 , GLOBAL(\clk~combout ), VCC, , , \u_clk_5|Add0~50_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_5|cnt [10]),
	.datab(\u_clk_5|cnt [9]),
	.datac(\u_clk_5|Add0~50_combout ),
	.datad(\u_clk_5|cnt [11]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Equal0~2 ),
	.regout(\u_clk_5|cnt [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|cnt[8] .lut_mask = "0008";
defparam \u_clk_5|cnt[8] .operation_mode = "normal";
defparam \u_clk_5|cnt[8] .output_mode = "reg_and_comb";
defparam \u_clk_5|cnt[8] .register_cascade_mode = "off";
defparam \u_clk_5|cnt[8] .sum_lutc_input = "qfbk";
defparam \u_clk_5|cnt[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N3
maxii_lcell \u_clk_5|Add0~60 (
// Equation(s):
// \u_clk_5|Add0~60_combout  = (\u_clk_5|cnt [12] $ ((!(!\u_clk_5|Add0~52  & \u_clk_5|Add0~57 ) # (\u_clk_5|Add0~52  & \u_clk_5|Add0~57COUT1_150 ))))
// \u_clk_5|Add0~62  = CARRY(((\u_clk_5|cnt [12] & !\u_clk_5|Add0~57 )))
// \u_clk_5|Add0~62COUT1_151  = CARRY(((\u_clk_5|cnt [12] & !\u_clk_5|Add0~57COUT1_150 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_5|cnt [12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_5|Add0~52 ),
	.cin0(\u_clk_5|Add0~57 ),
	.cin1(\u_clk_5|Add0~57COUT1_150 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Add0~60_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_5|Add0~62 ),
	.cout1(\u_clk_5|Add0~62COUT1_151 ));
// synopsys translate_off
defparam \u_clk_5|Add0~60 .cin0_used = "true";
defparam \u_clk_5|Add0~60 .cin1_used = "true";
defparam \u_clk_5|Add0~60 .cin_used = "true";
defparam \u_clk_5|Add0~60 .lut_mask = "c30c";
defparam \u_clk_5|Add0~60 .operation_mode = "arithmetic";
defparam \u_clk_5|Add0~60 .output_mode = "comb_only";
defparam \u_clk_5|Add0~60 .register_cascade_mode = "off";
defparam \u_clk_5|Add0~60 .sum_lutc_input = "cin";
defparam \u_clk_5|Add0~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N8
maxii_lcell \u_clk_5|cnt[12] (
// Equation(s):
// \u_clk_5|cnt [12] = DFFEAS(((!\u_clk_5|Equal0~8_combout  & ((\u_clk_5|Add0~60_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u_clk_5|Equal0~8_combout ),
	.datac(vcc),
	.datad(\u_clk_5|Add0~60_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_5|cnt [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|cnt[12] .lut_mask = "3300";
defparam \u_clk_5|cnt[12] .operation_mode = "normal";
defparam \u_clk_5|cnt[12] .output_mode = "reg_only";
defparam \u_clk_5|cnt[12] .register_cascade_mode = "off";
defparam \u_clk_5|cnt[12] .sum_lutc_input = "datac";
defparam \u_clk_5|cnt[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y6_N4
maxii_lcell \u_clk_5|Add0~70 (
// Equation(s):
// \u_clk_5|Add0~70_combout  = (\u_clk_5|cnt [13] $ (((!\u_clk_5|Add0~52  & \u_clk_5|Add0~62 ) # (\u_clk_5|Add0~52  & \u_clk_5|Add0~62COUT1_151 ))))
// \u_clk_5|Add0~72  = CARRY(((!\u_clk_5|Add0~62COUT1_151 ) # (!\u_clk_5|cnt [13])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_5|cnt [13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_5|Add0~52 ),
	.cin0(\u_clk_5|Add0~62 ),
	.cin1(\u_clk_5|Add0~62COUT1_151 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Add0~70_combout ),
	.regout(),
	.cout(\u_clk_5|Add0~72 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|Add0~70 .cin0_used = "true";
defparam \u_clk_5|Add0~70 .cin1_used = "true";
defparam \u_clk_5|Add0~70 .cin_used = "true";
defparam \u_clk_5|Add0~70 .lut_mask = "3c3f";
defparam \u_clk_5|Add0~70 .operation_mode = "arithmetic";
defparam \u_clk_5|Add0~70 .output_mode = "comb_only";
defparam \u_clk_5|Add0~70 .register_cascade_mode = "off";
defparam \u_clk_5|Add0~70 .sum_lutc_input = "cin";
defparam \u_clk_5|Add0~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N1
maxii_lcell \u_clk_5|cnt[13] (
// Equation(s):
// \u_clk_5|Equal0~3  = (\u_clk_5|cnt [15] & (\u_clk_5|cnt [12] & (!B2_cnt[13] & !\u_clk_5|cnt [14])))
// \u_clk_5|cnt [13] = DFFEAS(\u_clk_5|Equal0~3 , GLOBAL(\clk~combout ), VCC, , , \u_clk_5|Add0~70_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_5|cnt [15]),
	.datab(\u_clk_5|cnt [12]),
	.datac(\u_clk_5|Add0~70_combout ),
	.datad(\u_clk_5|cnt [14]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Equal0~3 ),
	.regout(\u_clk_5|cnt [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|cnt[13] .lut_mask = "0008";
defparam \u_clk_5|cnt[13] .operation_mode = "normal";
defparam \u_clk_5|cnt[13] .output_mode = "reg_and_comb";
defparam \u_clk_5|cnt[13] .register_cascade_mode = "off";
defparam \u_clk_5|cnt[13] .sum_lutc_input = "qfbk";
defparam \u_clk_5|cnt[13] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N7
maxii_lcell \u_clk_5|Add0~85 (
// Equation(s):
// \u_clk_5|Add0~85_combout  = (\u_clk_5|cnt [16] $ ((!(!\u_clk_5|Add0~72  & \u_clk_5|Add0~67 ) # (\u_clk_5|Add0~72  & \u_clk_5|Add0~67COUT1_153 ))))
// \u_clk_5|Add0~87  = CARRY(((\u_clk_5|cnt [16] & !\u_clk_5|Add0~67 )))
// \u_clk_5|Add0~87COUT1_154  = CARRY(((\u_clk_5|cnt [16] & !\u_clk_5|Add0~67COUT1_153 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_5|cnt [16]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_5|Add0~72 ),
	.cin0(\u_clk_5|Add0~67 ),
	.cin1(\u_clk_5|Add0~67COUT1_153 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Add0~85_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_5|Add0~87 ),
	.cout1(\u_clk_5|Add0~87COUT1_154 ));
// synopsys translate_off
defparam \u_clk_5|Add0~85 .cin0_used = "true";
defparam \u_clk_5|Add0~85 .cin1_used = "true";
defparam \u_clk_5|Add0~85 .cin_used = "true";
defparam \u_clk_5|Add0~85 .lut_mask = "c30c";
defparam \u_clk_5|Add0~85 .operation_mode = "arithmetic";
defparam \u_clk_5|Add0~85 .output_mode = "comb_only";
defparam \u_clk_5|Add0~85 .register_cascade_mode = "off";
defparam \u_clk_5|Add0~85 .sum_lutc_input = "cin";
defparam \u_clk_5|Add0~85 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N0
maxii_lcell \u_clk_5|Add0~80 (
// Equation(s):
// \u_clk_5|Add0~80_combout  = (\u_clk_5|cnt [19] $ ((\u_clk_5|Add0~97 )))
// \u_clk_5|Add0~82  = CARRY(((!\u_clk_5|Add0~97 ) # (!\u_clk_5|cnt [19])))
// \u_clk_5|Add0~82COUT1_156  = CARRY(((!\u_clk_5|Add0~97 ) # (!\u_clk_5|cnt [19])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_5|cnt [19]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_5|Add0~97 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Add0~80_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_5|Add0~82 ),
	.cout1(\u_clk_5|Add0~82COUT1_156 ));
// synopsys translate_off
defparam \u_clk_5|Add0~80 .cin_used = "true";
defparam \u_clk_5|Add0~80 .lut_mask = "3c3f";
defparam \u_clk_5|Add0~80 .operation_mode = "arithmetic";
defparam \u_clk_5|Add0~80 .output_mode = "comb_only";
defparam \u_clk_5|Add0~80 .register_cascade_mode = "off";
defparam \u_clk_5|Add0~80 .sum_lutc_input = "cin";
defparam \u_clk_5|Add0~80 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N3
maxii_lcell \u_clk_5|cnt[19] (
// Equation(s):
// \u_clk_5|cnt [19] = DFFEAS((((!\u_clk_5|Equal0~8_combout  & \u_clk_5|Add0~80_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_5|Equal0~8_combout ),
	.datad(\u_clk_5|Add0~80_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_5|cnt [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|cnt[19] .lut_mask = "0f00";
defparam \u_clk_5|cnt[19] .operation_mode = "normal";
defparam \u_clk_5|cnt[19] .output_mode = "reg_only";
defparam \u_clk_5|cnt[19] .register_cascade_mode = "off";
defparam \u_clk_5|cnt[19] .sum_lutc_input = "datac";
defparam \u_clk_5|cnt[19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N9
maxii_lcell \u_clk_5|cnt[16] (
// Equation(s):
// \u_clk_5|Equal0~5  = (!\u_clk_5|cnt [18] & (!\u_clk_5|cnt [17] & (!B2_cnt[16] & \u_clk_5|cnt [19])))
// \u_clk_5|cnt [16] = DFFEAS(\u_clk_5|Equal0~5 , GLOBAL(\clk~combout ), VCC, , , \u_clk_5|Add0~85_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_5|cnt [18]),
	.datab(\u_clk_5|cnt [17]),
	.datac(\u_clk_5|Add0~85_combout ),
	.datad(\u_clk_5|cnt [19]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Equal0~5 ),
	.regout(\u_clk_5|cnt [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|cnt[16] .lut_mask = "0100";
defparam \u_clk_5|cnt[16] .operation_mode = "normal";
defparam \u_clk_5|cnt[16] .output_mode = "reg_and_comb";
defparam \u_clk_5|cnt[16] .register_cascade_mode = "off";
defparam \u_clk_5|cnt[16] .sum_lutc_input = "qfbk";
defparam \u_clk_5|cnt[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N8
maxii_lcell \u_clk_5|Add0~90 (
// Equation(s):
// \u_clk_5|Add0~90_combout  = \u_clk_5|cnt [17] $ (((((!\u_clk_5|Add0~72  & \u_clk_5|Add0~87 ) # (\u_clk_5|Add0~72  & \u_clk_5|Add0~87COUT1_154 )))))
// \u_clk_5|Add0~92  = CARRY(((!\u_clk_5|Add0~87 )) # (!\u_clk_5|cnt [17]))
// \u_clk_5|Add0~92COUT1_155  = CARRY(((!\u_clk_5|Add0~87COUT1_154 )) # (!\u_clk_5|cnt [17]))

	.clk(gnd),
	.dataa(\u_clk_5|cnt [17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_5|Add0~72 ),
	.cin0(\u_clk_5|Add0~87 ),
	.cin1(\u_clk_5|Add0~87COUT1_154 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Add0~90_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_5|Add0~92 ),
	.cout1(\u_clk_5|Add0~92COUT1_155 ));
// synopsys translate_off
defparam \u_clk_5|Add0~90 .cin0_used = "true";
defparam \u_clk_5|Add0~90 .cin1_used = "true";
defparam \u_clk_5|Add0~90 .cin_used = "true";
defparam \u_clk_5|Add0~90 .lut_mask = "5a5f";
defparam \u_clk_5|Add0~90 .operation_mode = "arithmetic";
defparam \u_clk_5|Add0~90 .output_mode = "comb_only";
defparam \u_clk_5|Add0~90 .register_cascade_mode = "off";
defparam \u_clk_5|Add0~90 .sum_lutc_input = "cin";
defparam \u_clk_5|Add0~90 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N7
maxii_lcell \u_clk_5|cnt[17] (
// Equation(s):
// \u_clk_5|cnt [17] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_5|Add0~90_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_5|Add0~90_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_5|cnt [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|cnt[17] .lut_mask = "0000";
defparam \u_clk_5|cnt[17] .operation_mode = "normal";
defparam \u_clk_5|cnt[17] .output_mode = "reg_only";
defparam \u_clk_5|cnt[17] .register_cascade_mode = "off";
defparam \u_clk_5|cnt[17] .sum_lutc_input = "datac";
defparam \u_clk_5|cnt[17] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y6_N9
maxii_lcell \u_clk_5|Add0~95 (
// Equation(s):
// \u_clk_5|Add0~95_combout  = (\u_clk_5|cnt [18] $ ((!(!\u_clk_5|Add0~72  & \u_clk_5|Add0~92 ) # (\u_clk_5|Add0~72  & \u_clk_5|Add0~92COUT1_155 ))))
// \u_clk_5|Add0~97  = CARRY(((\u_clk_5|cnt [18] & !\u_clk_5|Add0~92COUT1_155 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_5|cnt [18]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_5|Add0~72 ),
	.cin0(\u_clk_5|Add0~92 ),
	.cin1(\u_clk_5|Add0~92COUT1_155 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Add0~95_combout ),
	.regout(),
	.cout(\u_clk_5|Add0~97 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|Add0~95 .cin0_used = "true";
defparam \u_clk_5|Add0~95 .cin1_used = "true";
defparam \u_clk_5|Add0~95 .cin_used = "true";
defparam \u_clk_5|Add0~95 .lut_mask = "c30c";
defparam \u_clk_5|Add0~95 .operation_mode = "arithmetic";
defparam \u_clk_5|Add0~95 .output_mode = "comb_only";
defparam \u_clk_5|Add0~95 .register_cascade_mode = "off";
defparam \u_clk_5|Add0~95 .sum_lutc_input = "cin";
defparam \u_clk_5|Add0~95 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N4
maxii_lcell \u_clk_5|cnt[18] (
// Equation(s):
// \u_clk_5|cnt [18] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_5|Add0~95_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_5|Add0~95_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_5|cnt [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|cnt[18] .lut_mask = "0000";
defparam \u_clk_5|cnt[18] .operation_mode = "normal";
defparam \u_clk_5|cnt[18] .output_mode = "reg_only";
defparam \u_clk_5|cnt[18] .register_cascade_mode = "off";
defparam \u_clk_5|cnt[18] .sum_lutc_input = "datac";
defparam \u_clk_5|cnt[18] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N1
maxii_lcell \u_clk_5|Add0~100 (
// Equation(s):
// \u_clk_5|Add0~100_combout  = (\u_clk_5|cnt [20] $ ((!(!\u_clk_5|Add0~97  & \u_clk_5|Add0~82 ) # (\u_clk_5|Add0~97  & \u_clk_5|Add0~82COUT1_156 ))))
// \u_clk_5|Add0~102  = CARRY(((\u_clk_5|cnt [20] & !\u_clk_5|Add0~82 )))
// \u_clk_5|Add0~102COUT1_157  = CARRY(((\u_clk_5|cnt [20] & !\u_clk_5|Add0~82COUT1_156 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_5|cnt [20]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_5|Add0~97 ),
	.cin0(\u_clk_5|Add0~82 ),
	.cin1(\u_clk_5|Add0~82COUT1_156 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Add0~100_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_5|Add0~102 ),
	.cout1(\u_clk_5|Add0~102COUT1_157 ));
// synopsys translate_off
defparam \u_clk_5|Add0~100 .cin0_used = "true";
defparam \u_clk_5|Add0~100 .cin1_used = "true";
defparam \u_clk_5|Add0~100 .cin_used = "true";
defparam \u_clk_5|Add0~100 .lut_mask = "c30c";
defparam \u_clk_5|Add0~100 .operation_mode = "arithmetic";
defparam \u_clk_5|Add0~100 .output_mode = "comb_only";
defparam \u_clk_5|Add0~100 .register_cascade_mode = "off";
defparam \u_clk_5|Add0~100 .sum_lutc_input = "cin";
defparam \u_clk_5|Add0~100 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N5
maxii_lcell \u_clk_5|cnt[20] (
// Equation(s):
// \u_clk_5|cnt [20] = DFFEAS((((!\u_clk_5|Equal0~8_combout  & \u_clk_5|Add0~100_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_5|Equal0~8_combout ),
	.datad(\u_clk_5|Add0~100_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_5|cnt [20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|cnt[20] .lut_mask = "0f00";
defparam \u_clk_5|cnt[20] .operation_mode = "normal";
defparam \u_clk_5|cnt[20] .output_mode = "reg_only";
defparam \u_clk_5|cnt[20] .register_cascade_mode = "off";
defparam \u_clk_5|cnt[20] .sum_lutc_input = "datac";
defparam \u_clk_5|cnt[20] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N2
maxii_lcell \u_clk_5|Add0~110 (
// Equation(s):
// \u_clk_5|Add0~110_combout  = (\u_clk_5|cnt [21] $ (((!\u_clk_5|Add0~97  & \u_clk_5|Add0~102 ) # (\u_clk_5|Add0~97  & \u_clk_5|Add0~102COUT1_157 ))))
// \u_clk_5|Add0~112  = CARRY(((!\u_clk_5|Add0~102 ) # (!\u_clk_5|cnt [21])))
// \u_clk_5|Add0~112COUT1_158  = CARRY(((!\u_clk_5|Add0~102COUT1_157 ) # (!\u_clk_5|cnt [21])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_5|cnt [21]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_5|Add0~97 ),
	.cin0(\u_clk_5|Add0~102 ),
	.cin1(\u_clk_5|Add0~102COUT1_157 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Add0~110_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_5|Add0~112 ),
	.cout1(\u_clk_5|Add0~112COUT1_158 ));
// synopsys translate_off
defparam \u_clk_5|Add0~110 .cin0_used = "true";
defparam \u_clk_5|Add0~110 .cin1_used = "true";
defparam \u_clk_5|Add0~110 .cin_used = "true";
defparam \u_clk_5|Add0~110 .lut_mask = "3c3f";
defparam \u_clk_5|Add0~110 .operation_mode = "arithmetic";
defparam \u_clk_5|Add0~110 .output_mode = "comb_only";
defparam \u_clk_5|Add0~110 .register_cascade_mode = "off";
defparam \u_clk_5|Add0~110 .sum_lutc_input = "cin";
defparam \u_clk_5|Add0~110 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N0
maxii_lcell \u_clk_5|cnt[21] (
// Equation(s):
// \u_clk_5|Equal0~6  = (\u_clk_5|cnt [20] & (\u_clk_5|cnt [23] & (!B2_cnt[21] & !\u_clk_5|cnt [22])))
// \u_clk_5|cnt [21] = DFFEAS(\u_clk_5|Equal0~6 , GLOBAL(\clk~combout ), VCC, , , \u_clk_5|Add0~110_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_5|cnt [20]),
	.datab(\u_clk_5|cnt [23]),
	.datac(\u_clk_5|Add0~110_combout ),
	.datad(\u_clk_5|cnt [22]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Equal0~6 ),
	.regout(\u_clk_5|cnt [21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|cnt[21] .lut_mask = "0008";
defparam \u_clk_5|cnt[21] .operation_mode = "normal";
defparam \u_clk_5|cnt[21] .output_mode = "reg_and_comb";
defparam \u_clk_5|cnt[21] .register_cascade_mode = "off";
defparam \u_clk_5|cnt[21] .sum_lutc_input = "qfbk";
defparam \u_clk_5|cnt[21] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N3
maxii_lcell \u_clk_5|Add0~115 (
// Equation(s):
// \u_clk_5|Add0~115_combout  = (\u_clk_5|cnt [22] $ ((!(!\u_clk_5|Add0~97  & \u_clk_5|Add0~112 ) # (\u_clk_5|Add0~97  & \u_clk_5|Add0~112COUT1_158 ))))
// \u_clk_5|Add0~117  = CARRY(((\u_clk_5|cnt [22] & !\u_clk_5|Add0~112 )))
// \u_clk_5|Add0~117COUT1_159  = CARRY(((\u_clk_5|cnt [22] & !\u_clk_5|Add0~112COUT1_158 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_5|cnt [22]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_5|Add0~97 ),
	.cin0(\u_clk_5|Add0~112 ),
	.cin1(\u_clk_5|Add0~112COUT1_158 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Add0~115_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_5|Add0~117 ),
	.cout1(\u_clk_5|Add0~117COUT1_159 ));
// synopsys translate_off
defparam \u_clk_5|Add0~115 .cin0_used = "true";
defparam \u_clk_5|Add0~115 .cin1_used = "true";
defparam \u_clk_5|Add0~115 .cin_used = "true";
defparam \u_clk_5|Add0~115 .lut_mask = "c30c";
defparam \u_clk_5|Add0~115 .operation_mode = "arithmetic";
defparam \u_clk_5|Add0~115 .output_mode = "comb_only";
defparam \u_clk_5|Add0~115 .register_cascade_mode = "off";
defparam \u_clk_5|Add0~115 .sum_lutc_input = "cin";
defparam \u_clk_5|Add0~115 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N8
maxii_lcell \u_clk_5|cnt[22] (
// Equation(s):
// \u_clk_5|cnt [22] = DFFEAS((((\u_clk_5|Add0~115_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_5|Add0~115_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_5|cnt [22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|cnt[22] .lut_mask = "ff00";
defparam \u_clk_5|cnt[22] .operation_mode = "normal";
defparam \u_clk_5|cnt[22] .output_mode = "reg_only";
defparam \u_clk_5|cnt[22] .register_cascade_mode = "off";
defparam \u_clk_5|cnt[22] .sum_lutc_input = "datac";
defparam \u_clk_5|cnt[22] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N4
maxii_lcell \u_clk_5|Add0~105 (
// Equation(s):
// \u_clk_5|Add0~105_combout  = (\u_clk_5|cnt [23] $ (((!\u_clk_5|Add0~97  & \u_clk_5|Add0~117 ) # (\u_clk_5|Add0~97  & \u_clk_5|Add0~117COUT1_159 ))))
// \u_clk_5|Add0~107  = CARRY(((!\u_clk_5|Add0~117COUT1_159 ) # (!\u_clk_5|cnt [23])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_5|cnt [23]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_5|Add0~97 ),
	.cin0(\u_clk_5|Add0~117 ),
	.cin1(\u_clk_5|Add0~117COUT1_159 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Add0~105_combout ),
	.regout(),
	.cout(\u_clk_5|Add0~107 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|Add0~105 .cin0_used = "true";
defparam \u_clk_5|Add0~105 .cin1_used = "true";
defparam \u_clk_5|Add0~105 .cin_used = "true";
defparam \u_clk_5|Add0~105 .lut_mask = "3c3f";
defparam \u_clk_5|Add0~105 .operation_mode = "arithmetic";
defparam \u_clk_5|Add0~105 .output_mode = "comb_only";
defparam \u_clk_5|Add0~105 .register_cascade_mode = "off";
defparam \u_clk_5|Add0~105 .sum_lutc_input = "cin";
defparam \u_clk_5|Add0~105 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y5_N2
maxii_lcell \u_clk_5|cnt[23] (
// Equation(s):
// \u_clk_5|cnt [23] = DFFEAS((((!\u_clk_5|Equal0~8_combout  & \u_clk_5|Add0~105_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_5|Equal0~8_combout ),
	.datad(\u_clk_5|Add0~105_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_5|cnt [23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|cnt[23] .lut_mask = "0f00";
defparam \u_clk_5|cnt[23] .operation_mode = "normal";
defparam \u_clk_5|cnt[23] .output_mode = "reg_only";
defparam \u_clk_5|cnt[23] .register_cascade_mode = "off";
defparam \u_clk_5|cnt[23] .sum_lutc_input = "datac";
defparam \u_clk_5|cnt[23] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N5
maxii_lcell \u_clk_5|Add0~120 (
// Equation(s):
// \u_clk_5|Add0~120_combout  = \u_clk_5|cnt [24] $ ((((!\u_clk_5|Add0~107 ))))
// \u_clk_5|Add0~122  = CARRY((\u_clk_5|cnt [24] & ((!\u_clk_5|Add0~107 ))))
// \u_clk_5|Add0~122COUT1_160  = CARRY((\u_clk_5|cnt [24] & ((!\u_clk_5|Add0~107 ))))

	.clk(gnd),
	.dataa(\u_clk_5|cnt [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_5|Add0~107 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Add0~120_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_5|Add0~122 ),
	.cout1(\u_clk_5|Add0~122COUT1_160 ));
// synopsys translate_off
defparam \u_clk_5|Add0~120 .cin_used = "true";
defparam \u_clk_5|Add0~120 .lut_mask = "a50a";
defparam \u_clk_5|Add0~120 .operation_mode = "arithmetic";
defparam \u_clk_5|Add0~120 .output_mode = "comb_only";
defparam \u_clk_5|Add0~120 .register_cascade_mode = "off";
defparam \u_clk_5|Add0~120 .sum_lutc_input = "cin";
defparam \u_clk_5|Add0~120 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N6
maxii_lcell \u_clk_5|cnt[24] (
// Equation(s):
// \u_clk_5|Equal0~7  = (!\u_clk_5|cnt [27] & (!\u_clk_5|cnt [26] & (!B2_cnt[24] & !\u_clk_5|cnt [25])))
// \u_clk_5|cnt [24] = DFFEAS(\u_clk_5|Equal0~7 , GLOBAL(\clk~combout ), VCC, , , \u_clk_5|Add0~120_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_5|cnt [27]),
	.datab(\u_clk_5|cnt [26]),
	.datac(\u_clk_5|Add0~120_combout ),
	.datad(\u_clk_5|cnt [25]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Equal0~7 ),
	.regout(\u_clk_5|cnt [24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|cnt[24] .lut_mask = "0001";
defparam \u_clk_5|cnt[24] .operation_mode = "normal";
defparam \u_clk_5|cnt[24] .output_mode = "reg_and_comb";
defparam \u_clk_5|cnt[24] .register_cascade_mode = "off";
defparam \u_clk_5|cnt[24] .sum_lutc_input = "qfbk";
defparam \u_clk_5|cnt[24] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N6
maxii_lcell \u_clk_5|Add0~125 (
// Equation(s):
// \u_clk_5|Add0~125_combout  = \u_clk_5|cnt [25] $ (((((!\u_clk_5|Add0~107  & \u_clk_5|Add0~122 ) # (\u_clk_5|Add0~107  & \u_clk_5|Add0~122COUT1_160 )))))
// \u_clk_5|Add0~127  = CARRY(((!\u_clk_5|Add0~122 )) # (!\u_clk_5|cnt [25]))
// \u_clk_5|Add0~127COUT1_161  = CARRY(((!\u_clk_5|Add0~122COUT1_160 )) # (!\u_clk_5|cnt [25]))

	.clk(gnd),
	.dataa(\u_clk_5|cnt [25]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_5|Add0~107 ),
	.cin0(\u_clk_5|Add0~122 ),
	.cin1(\u_clk_5|Add0~122COUT1_160 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Add0~125_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_5|Add0~127 ),
	.cout1(\u_clk_5|Add0~127COUT1_161 ));
// synopsys translate_off
defparam \u_clk_5|Add0~125 .cin0_used = "true";
defparam \u_clk_5|Add0~125 .cin1_used = "true";
defparam \u_clk_5|Add0~125 .cin_used = "true";
defparam \u_clk_5|Add0~125 .lut_mask = "5a5f";
defparam \u_clk_5|Add0~125 .operation_mode = "arithmetic";
defparam \u_clk_5|Add0~125 .output_mode = "comb_only";
defparam \u_clk_5|Add0~125 .register_cascade_mode = "off";
defparam \u_clk_5|Add0~125 .sum_lutc_input = "cin";
defparam \u_clk_5|Add0~125 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N3
maxii_lcell \u_clk_5|cnt[25] (
// Equation(s):
// \u_clk_5|cnt [25] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_5|Add0~125_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_5|Add0~125_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_5|cnt [25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|cnt[25] .lut_mask = "0000";
defparam \u_clk_5|cnt[25] .operation_mode = "normal";
defparam \u_clk_5|cnt[25] .output_mode = "reg_only";
defparam \u_clk_5|cnt[25] .register_cascade_mode = "off";
defparam \u_clk_5|cnt[25] .sum_lutc_input = "datac";
defparam \u_clk_5|cnt[25] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N7
maxii_lcell \u_clk_5|Add0~130 (
// Equation(s):
// \u_clk_5|Add0~130_combout  = (\u_clk_5|cnt [26] $ ((!(!\u_clk_5|Add0~107  & \u_clk_5|Add0~127 ) # (\u_clk_5|Add0~107  & \u_clk_5|Add0~127COUT1_161 ))))
// \u_clk_5|Add0~132  = CARRY(((\u_clk_5|cnt [26] & !\u_clk_5|Add0~127 )))
// \u_clk_5|Add0~132COUT1_162  = CARRY(((\u_clk_5|cnt [26] & !\u_clk_5|Add0~127COUT1_161 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_5|cnt [26]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_5|Add0~107 ),
	.cin0(\u_clk_5|Add0~127 ),
	.cin1(\u_clk_5|Add0~127COUT1_161 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Add0~130_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_5|Add0~132 ),
	.cout1(\u_clk_5|Add0~132COUT1_162 ));
// synopsys translate_off
defparam \u_clk_5|Add0~130 .cin0_used = "true";
defparam \u_clk_5|Add0~130 .cin1_used = "true";
defparam \u_clk_5|Add0~130 .cin_used = "true";
defparam \u_clk_5|Add0~130 .lut_mask = "c30c";
defparam \u_clk_5|Add0~130 .operation_mode = "arithmetic";
defparam \u_clk_5|Add0~130 .output_mode = "comb_only";
defparam \u_clk_5|Add0~130 .register_cascade_mode = "off";
defparam \u_clk_5|Add0~130 .sum_lutc_input = "cin";
defparam \u_clk_5|Add0~130 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y6_N9
maxii_lcell \u_clk_5|cnt[26] (
// Equation(s):
// \u_clk_5|cnt [26] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_5|Add0~130_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_5|Add0~130_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_5|cnt [26]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|cnt[26] .lut_mask = "0000";
defparam \u_clk_5|cnt[26] .operation_mode = "normal";
defparam \u_clk_5|cnt[26] .output_mode = "reg_only";
defparam \u_clk_5|cnt[26] .register_cascade_mode = "off";
defparam \u_clk_5|cnt[26] .sum_lutc_input = "datac";
defparam \u_clk_5|cnt[26] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y6_N8
maxii_lcell \u_clk_5|Add0~135 (
// Equation(s):
// \u_clk_5|Add0~135_combout  = (((!\u_clk_5|Add0~107  & \u_clk_5|Add0~132 ) # (\u_clk_5|Add0~107  & \u_clk_5|Add0~132COUT1_162 ) $ (\u_clk_5|cnt [27])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_5|cnt [27]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_5|Add0~107 ),
	.cin0(\u_clk_5|Add0~132 ),
	.cin1(\u_clk_5|Add0~132COUT1_162 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Add0~135_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|Add0~135 .cin0_used = "true";
defparam \u_clk_5|Add0~135 .cin1_used = "true";
defparam \u_clk_5|Add0~135 .cin_used = "true";
defparam \u_clk_5|Add0~135 .lut_mask = "0ff0";
defparam \u_clk_5|Add0~135 .operation_mode = "normal";
defparam \u_clk_5|Add0~135 .output_mode = "comb_only";
defparam \u_clk_5|Add0~135 .register_cascade_mode = "off";
defparam \u_clk_5|Add0~135 .sum_lutc_input = "cin";
defparam \u_clk_5|Add0~135 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y6_N5
maxii_lcell \u_clk_5|cnt[27] (
// Equation(s):
// \u_clk_5|cnt [27] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_5|Add0~135_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_5|Add0~135_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_5|cnt [27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|cnt[27] .lut_mask = "0000";
defparam \u_clk_5|cnt[27] .operation_mode = "normal";
defparam \u_clk_5|cnt[27] .output_mode = "reg_only";
defparam \u_clk_5|cnt[27] .register_cascade_mode = "off";
defparam \u_clk_5|cnt[27] .sum_lutc_input = "datac";
defparam \u_clk_5|cnt[27] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X3_Y5_N2
maxii_lcell \u_clk_5|Equal0~4 (
// Equation(s):
// \u_clk_5|Equal0~4_combout  = (\u_clk_5|Equal0~1  & (\u_clk_5|Equal0~2  & (\u_clk_5|Equal0~0  & \u_clk_5|Equal0~3 )))

	.clk(gnd),
	.dataa(\u_clk_5|Equal0~1 ),
	.datab(\u_clk_5|Equal0~2 ),
	.datac(\u_clk_5|Equal0~0 ),
	.datad(\u_clk_5|Equal0~3 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Equal0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|Equal0~4 .lut_mask = "8000";
defparam \u_clk_5|Equal0~4 .operation_mode = "normal";
defparam \u_clk_5|Equal0~4 .output_mode = "comb_only";
defparam \u_clk_5|Equal0~4 .register_cascade_mode = "off";
defparam \u_clk_5|Equal0~4 .sum_lutc_input = "datac";
defparam \u_clk_5|Equal0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y5_N9
maxii_lcell \u_clk_5|Equal0~8 (
// Equation(s):
// \u_clk_5|Equal0~8_combout  = (\u_clk_5|Equal0~6  & (\u_clk_5|Equal0~5  & (\u_clk_5|Equal0~7  & \u_clk_5|Equal0~4_combout )))

	.clk(gnd),
	.dataa(\u_clk_5|Equal0~6 ),
	.datab(\u_clk_5|Equal0~5 ),
	.datac(\u_clk_5|Equal0~7 ),
	.datad(\u_clk_5|Equal0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_5|Equal0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|Equal0~8 .lut_mask = "8000";
defparam \u_clk_5|Equal0~8 .operation_mode = "normal";
defparam \u_clk_5|Equal0~8 .output_mode = "comb_only";
defparam \u_clk_5|Equal0~8 .register_cascade_mode = "off";
defparam \u_clk_5|Equal0~8 .sum_lutc_input = "datac";
defparam \u_clk_5|Equal0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N9
maxii_lcell \u_clk_5|clkout (
// Equation(s):
// \u_clk_5|clkout~regout  = DFFEAS(((\u_clk_5|Equal0~8_combout  $ (\u_clk_5|clkout~regout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_5|Equal0~8_combout ),
	.datad(\u_clk_5|clkout~regout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_5|clkout~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_5|clkout .lut_mask = "0ff0";
defparam \u_clk_5|clkout .operation_mode = "normal";
defparam \u_clk_5|clkout .output_mode = "reg_only";
defparam \u_clk_5|clkout .register_cascade_mode = "off";
defparam \u_clk_5|clkout .sum_lutc_input = "datac";
defparam \u_clk_5|clkout .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N4
maxii_lcell \u_sequencer_eng|code[0] (
// Equation(s):
// \u_sequencer_eng|code [0] = DFFEAS((((!\u_sequencer_eng|code [0]))), \u_clk_5|clkout~regout , !\rst~combout , , , , , , )

	.clk(\u_clk_5|clkout~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_sequencer_eng|code [0]),
	.datad(vcc),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_sequencer_eng|code [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_sequencer_eng|code[0] .lut_mask = "0f0f";
defparam \u_sequencer_eng|code[0] .operation_mode = "normal";
defparam \u_sequencer_eng|code[0] .output_mode = "reg_only";
defparam \u_sequencer_eng|code[0] .register_cascade_mode = "off";
defparam \u_sequencer_eng|code[0] .sum_lutc_input = "datac";
defparam \u_sequencer_eng|code[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N6
maxii_lcell \u_sequencer_eng|code[2] (
// Equation(s):
// \u_sequencer_eng|code [2] = DFFEAS(\u_sequencer_eng|code [2] $ ((((\u_sequencer_eng|code [0] & !\u_sequencer_eng|code [1])))), \u_clk_5|clkout~regout , !\rst~combout , , , , , , )

	.clk(\u_clk_5|clkout~regout ),
	.dataa(\u_sequencer_eng|code [2]),
	.datab(vcc),
	.datac(\u_sequencer_eng|code [0]),
	.datad(\u_sequencer_eng|code [1]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_sequencer_eng|code [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_sequencer_eng|code[2] .lut_mask = "aa5a";
defparam \u_sequencer_eng|code[2] .operation_mode = "normal";
defparam \u_sequencer_eng|code[2] .output_mode = "reg_only";
defparam \u_sequencer_eng|code[2] .register_cascade_mode = "off";
defparam \u_sequencer_eng|code[2] .sum_lutc_input = "datac";
defparam \u_sequencer_eng|code[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N3
maxii_lcell \u_sequencer_eng|code[1] (
// Equation(s):
// \u_sequencer_eng|code [1] = DFFEAS((\u_sequencer_eng|code [0] & (((!\u_sequencer_eng|code [2] & !\u_sequencer_eng|code [1])))) # (!\u_sequencer_eng|code [0] & (((\u_sequencer_eng|code [1])))), \u_clk_5|clkout~regout , !\rst~combout , , , , , , )

	.clk(\u_clk_5|clkout~regout ),
	.dataa(\u_sequencer_eng|code [0]),
	.datab(vcc),
	.datac(\u_sequencer_eng|code [2]),
	.datad(\u_sequencer_eng|code [1]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_sequencer_eng|code [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_sequencer_eng|code[1] .lut_mask = "550a";
defparam \u_sequencer_eng|code[1] .operation_mode = "normal";
defparam \u_sequencer_eng|code[1] .output_mode = "reg_only";
defparam \u_sequencer_eng|code[1] .register_cascade_mode = "off";
defparam \u_sequencer_eng|code[1] .sum_lutc_input = "datac";
defparam \u_sequencer_eng|code[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N1
maxii_lcell \u_clk_6|Add0~55 (
// Equation(s):
// \u_clk_6|Add0~55_combout  = ((!\u_clk_6|cnt [0]))
// \u_clk_6|Add0~57  = CARRY(((\u_clk_6|cnt [0])))
// \u_clk_6|Add0~57COUT1_141  = CARRY(((\u_clk_6|cnt [0])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_6|cnt [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Add0~55_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_6|Add0~57 ),
	.cout1(\u_clk_6|Add0~57COUT1_141 ));
// synopsys translate_off
defparam \u_clk_6|Add0~55 .lut_mask = "33cc";
defparam \u_clk_6|Add0~55 .operation_mode = "arithmetic";
defparam \u_clk_6|Add0~55 .output_mode = "comb_only";
defparam \u_clk_6|Add0~55 .register_cascade_mode = "off";
defparam \u_clk_6|Add0~55 .sum_lutc_input = "datac";
defparam \u_clk_6|Add0~55 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N3
maxii_lcell \u_clk_6|cnt[0] (
// Equation(s):
// \u_clk_6|cnt [0] = DFFEAS((((!\u_clk_6|Equal0~8_combout  & \u_clk_6|Add0~55_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_6|Equal0~8_combout ),
	.datad(\u_clk_6|Add0~55_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_6|cnt [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|cnt[0] .lut_mask = "0f00";
defparam \u_clk_6|cnt[0] .operation_mode = "normal";
defparam \u_clk_6|cnt[0] .output_mode = "reg_only";
defparam \u_clk_6|cnt[0] .register_cascade_mode = "off";
defparam \u_clk_6|cnt[0] .sum_lutc_input = "datac";
defparam \u_clk_6|cnt[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N2
maxii_lcell \u_clk_6|Add0~50 (
// Equation(s):
// \u_clk_6|Add0~50_combout  = (\u_clk_6|cnt [1] $ ((\u_clk_6|Add0~57 )))
// \u_clk_6|Add0~52  = CARRY(((!\u_clk_6|Add0~57 ) # (!\u_clk_6|cnt [1])))
// \u_clk_6|Add0~52COUT1_142  = CARRY(((!\u_clk_6|Add0~57COUT1_141 ) # (!\u_clk_6|cnt [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_6|cnt [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u_clk_6|Add0~57 ),
	.cin1(\u_clk_6|Add0~57COUT1_141 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Add0~50_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_6|Add0~52 ),
	.cout1(\u_clk_6|Add0~52COUT1_142 ));
// synopsys translate_off
defparam \u_clk_6|Add0~50 .cin0_used = "true";
defparam \u_clk_6|Add0~50 .cin1_used = "true";
defparam \u_clk_6|Add0~50 .lut_mask = "3c3f";
defparam \u_clk_6|Add0~50 .operation_mode = "arithmetic";
defparam \u_clk_6|Add0~50 .output_mode = "comb_only";
defparam \u_clk_6|Add0~50 .register_cascade_mode = "off";
defparam \u_clk_6|Add0~50 .sum_lutc_input = "cin";
defparam \u_clk_6|Add0~50 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N0
maxii_lcell \u_clk_6|cnt[1] (
// Equation(s):
// \u_clk_6|cnt [1] = DFFEAS((((\u_clk_6|Add0~50_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_6|Add0~50_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_6|cnt [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|cnt[1] .lut_mask = "ff00";
defparam \u_clk_6|cnt[1] .operation_mode = "normal";
defparam \u_clk_6|cnt[1] .output_mode = "reg_only";
defparam \u_clk_6|cnt[1] .register_cascade_mode = "off";
defparam \u_clk_6|cnt[1] .sum_lutc_input = "datac";
defparam \u_clk_6|cnt[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N3
maxii_lcell \u_clk_6|Add0~45 (
// Equation(s):
// \u_clk_6|Add0~45_combout  = \u_clk_6|cnt [2] $ ((((!\u_clk_6|Add0~52 ))))
// \u_clk_6|Add0~47  = CARRY((\u_clk_6|cnt [2] & ((!\u_clk_6|Add0~52 ))))
// \u_clk_6|Add0~47COUT1_143  = CARRY((\u_clk_6|cnt [2] & ((!\u_clk_6|Add0~52COUT1_142 ))))

	.clk(gnd),
	.dataa(\u_clk_6|cnt [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u_clk_6|Add0~52 ),
	.cin1(\u_clk_6|Add0~52COUT1_142 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Add0~45_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_6|Add0~47 ),
	.cout1(\u_clk_6|Add0~47COUT1_143 ));
// synopsys translate_off
defparam \u_clk_6|Add0~45 .cin0_used = "true";
defparam \u_clk_6|Add0~45 .cin1_used = "true";
defparam \u_clk_6|Add0~45 .lut_mask = "a50a";
defparam \u_clk_6|Add0~45 .operation_mode = "arithmetic";
defparam \u_clk_6|Add0~45 .output_mode = "comb_only";
defparam \u_clk_6|Add0~45 .register_cascade_mode = "off";
defparam \u_clk_6|Add0~45 .sum_lutc_input = "cin";
defparam \u_clk_6|Add0~45 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N7
maxii_lcell \u_clk_6|cnt[2] (
// Equation(s):
// \u_clk_6|cnt [2] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_6|Add0~45_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_6|Add0~45_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_6|cnt [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|cnt[2] .lut_mask = "0000";
defparam \u_clk_6|cnt[2] .operation_mode = "normal";
defparam \u_clk_6|cnt[2] .output_mode = "reg_only";
defparam \u_clk_6|cnt[2] .register_cascade_mode = "off";
defparam \u_clk_6|cnt[2] .sum_lutc_input = "datac";
defparam \u_clk_6|cnt[2] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y8_N4
maxii_lcell \u_clk_6|Add0~40 (
// Equation(s):
// \u_clk_6|Add0~40_combout  = (\u_clk_6|cnt [3] $ ((\u_clk_6|Add0~47 )))
// \u_clk_6|Add0~42  = CARRY(((!\u_clk_6|Add0~47COUT1_143 ) # (!\u_clk_6|cnt [3])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_6|cnt [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\u_clk_6|Add0~47 ),
	.cin1(\u_clk_6|Add0~47COUT1_143 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Add0~40_combout ),
	.regout(),
	.cout(\u_clk_6|Add0~42 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|Add0~40 .cin0_used = "true";
defparam \u_clk_6|Add0~40 .cin1_used = "true";
defparam \u_clk_6|Add0~40 .lut_mask = "3c3f";
defparam \u_clk_6|Add0~40 .operation_mode = "arithmetic";
defparam \u_clk_6|Add0~40 .output_mode = "comb_only";
defparam \u_clk_6|Add0~40 .register_cascade_mode = "off";
defparam \u_clk_6|Add0~40 .sum_lutc_input = "cin";
defparam \u_clk_6|Add0~40 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N9
maxii_lcell \u_clk_6|cnt[3] (
// Equation(s):
// \u_clk_6|Equal0~2  = (!\u_clk_6|cnt [0] & (!\u_clk_6|cnt [2] & (!B1_cnt[3] & !\u_clk_6|cnt [1])))
// \u_clk_6|cnt [3] = DFFEAS(\u_clk_6|Equal0~2 , GLOBAL(\clk~combout ), VCC, , , \u_clk_6|Add0~40_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_6|cnt [0]),
	.datab(\u_clk_6|cnt [2]),
	.datac(\u_clk_6|Add0~40_combout ),
	.datad(\u_clk_6|cnt [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Equal0~2 ),
	.regout(\u_clk_6|cnt [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|cnt[3] .lut_mask = "0001";
defparam \u_clk_6|cnt[3] .operation_mode = "normal";
defparam \u_clk_6|cnt[3] .output_mode = "reg_and_comb";
defparam \u_clk_6|cnt[3] .register_cascade_mode = "off";
defparam \u_clk_6|cnt[3] .sum_lutc_input = "qfbk";
defparam \u_clk_6|cnt[3] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y8_N5
maxii_lcell \u_clk_6|Add0~35 (
// Equation(s):
// \u_clk_6|Add0~35_combout  = (\u_clk_6|cnt [4] $ ((!\u_clk_6|Add0~42 )))
// \u_clk_6|Add0~37  = CARRY(((\u_clk_6|cnt [4] & !\u_clk_6|Add0~42 )))
// \u_clk_6|Add0~37COUT1_144  = CARRY(((\u_clk_6|cnt [4] & !\u_clk_6|Add0~42 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_6|cnt [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_6|Add0~42 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Add0~35_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_6|Add0~37 ),
	.cout1(\u_clk_6|Add0~37COUT1_144 ));
// synopsys translate_off
defparam \u_clk_6|Add0~35 .cin_used = "true";
defparam \u_clk_6|Add0~35 .lut_mask = "c30c";
defparam \u_clk_6|Add0~35 .operation_mode = "arithmetic";
defparam \u_clk_6|Add0~35 .output_mode = "comb_only";
defparam \u_clk_6|Add0~35 .register_cascade_mode = "off";
defparam \u_clk_6|Add0~35 .sum_lutc_input = "cin";
defparam \u_clk_6|Add0~35 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N2
maxii_lcell \u_clk_6|cnt[4] (
// Equation(s):
// \u_clk_6|cnt [4] = DFFEAS((((\u_clk_6|Add0~35_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_6|Add0~35_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_6|cnt [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|cnt[4] .lut_mask = "ff00";
defparam \u_clk_6|cnt[4] .operation_mode = "normal";
defparam \u_clk_6|cnt[4] .output_mode = "reg_only";
defparam \u_clk_6|cnt[4] .register_cascade_mode = "off";
defparam \u_clk_6|cnt[4] .sum_lutc_input = "datac";
defparam \u_clk_6|cnt[4] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N6
maxii_lcell \u_clk_6|Add0~20 (
// Equation(s):
// \u_clk_6|Add0~20_combout  = (\u_clk_6|cnt [5] $ (((!\u_clk_6|Add0~42  & \u_clk_6|Add0~37 ) # (\u_clk_6|Add0~42  & \u_clk_6|Add0~37COUT1_144 ))))
// \u_clk_6|Add0~22  = CARRY(((!\u_clk_6|Add0~37 ) # (!\u_clk_6|cnt [5])))
// \u_clk_6|Add0~22COUT1_145  = CARRY(((!\u_clk_6|Add0~37COUT1_144 ) # (!\u_clk_6|cnt [5])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_6|cnt [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_6|Add0~42 ),
	.cin0(\u_clk_6|Add0~37 ),
	.cin1(\u_clk_6|Add0~37COUT1_144 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Add0~20_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_6|Add0~22 ),
	.cout1(\u_clk_6|Add0~22COUT1_145 ));
// synopsys translate_off
defparam \u_clk_6|Add0~20 .cin0_used = "true";
defparam \u_clk_6|Add0~20 .cin1_used = "true";
defparam \u_clk_6|Add0~20 .cin_used = "true";
defparam \u_clk_6|Add0~20 .lut_mask = "3c3f";
defparam \u_clk_6|Add0~20 .operation_mode = "arithmetic";
defparam \u_clk_6|Add0~20 .output_mode = "comb_only";
defparam \u_clk_6|Add0~20 .register_cascade_mode = "off";
defparam \u_clk_6|Add0~20 .sum_lutc_input = "cin";
defparam \u_clk_6|Add0~20 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N6
maxii_lcell \u_clk_6|cnt[5] (
// Equation(s):
// \u_clk_6|cnt [5] = DFFEAS((((\u_clk_6|Add0~20_combout  & !\u_clk_6|Equal0~8_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_6|Add0~20_combout ),
	.datad(\u_clk_6|Equal0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_6|cnt [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|cnt[5] .lut_mask = "00f0";
defparam \u_clk_6|cnt[5] .operation_mode = "normal";
defparam \u_clk_6|cnt[5] .output_mode = "reg_only";
defparam \u_clk_6|cnt[5] .register_cascade_mode = "off";
defparam \u_clk_6|cnt[5] .sum_lutc_input = "datac";
defparam \u_clk_6|cnt[5] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N7
maxii_lcell \u_clk_6|Add0~30 (
// Equation(s):
// \u_clk_6|Add0~30_combout  = (\u_clk_6|cnt [6] $ ((!(!\u_clk_6|Add0~42  & \u_clk_6|Add0~22 ) # (\u_clk_6|Add0~42  & \u_clk_6|Add0~22COUT1_145 ))))
// \u_clk_6|Add0~32  = CARRY(((\u_clk_6|cnt [6] & !\u_clk_6|Add0~22 )))
// \u_clk_6|Add0~32COUT1_146  = CARRY(((\u_clk_6|cnt [6] & !\u_clk_6|Add0~22COUT1_145 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_6|cnt [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_6|Add0~42 ),
	.cin0(\u_clk_6|Add0~22 ),
	.cin1(\u_clk_6|Add0~22COUT1_145 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Add0~30_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_6|Add0~32 ),
	.cout1(\u_clk_6|Add0~32COUT1_146 ));
// synopsys translate_off
defparam \u_clk_6|Add0~30 .cin0_used = "true";
defparam \u_clk_6|Add0~30 .cin1_used = "true";
defparam \u_clk_6|Add0~30 .cin_used = "true";
defparam \u_clk_6|Add0~30 .lut_mask = "c30c";
defparam \u_clk_6|Add0~30 .operation_mode = "arithmetic";
defparam \u_clk_6|Add0~30 .output_mode = "comb_only";
defparam \u_clk_6|Add0~30 .register_cascade_mode = "off";
defparam \u_clk_6|Add0~30 .sum_lutc_input = "cin";
defparam \u_clk_6|Add0~30 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N7
maxii_lcell \u_clk_6|cnt[6] (
// Equation(s):
// \u_clk_6|cnt [6] = DFFEAS((((\u_clk_6|Add0~30_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_6|Add0~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_6|cnt [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|cnt[6] .lut_mask = "ff00";
defparam \u_clk_6|cnt[6] .operation_mode = "normal";
defparam \u_clk_6|cnt[6] .output_mode = "reg_only";
defparam \u_clk_6|cnt[6] .register_cascade_mode = "off";
defparam \u_clk_6|cnt[6] .sum_lutc_input = "datac";
defparam \u_clk_6|cnt[6] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X4_Y8_N8
maxii_lcell \u_clk_6|Add0~25 (
// Equation(s):
// \u_clk_6|Add0~25_combout  = \u_clk_6|cnt [7] $ (((((!\u_clk_6|Add0~42  & \u_clk_6|Add0~32 ) # (\u_clk_6|Add0~42  & \u_clk_6|Add0~32COUT1_146 )))))
// \u_clk_6|Add0~27  = CARRY(((!\u_clk_6|Add0~32 )) # (!\u_clk_6|cnt [7]))
// \u_clk_6|Add0~27COUT1_147  = CARRY(((!\u_clk_6|Add0~32COUT1_146 )) # (!\u_clk_6|cnt [7]))

	.clk(gnd),
	.dataa(\u_clk_6|cnt [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_6|Add0~42 ),
	.cin0(\u_clk_6|Add0~32 ),
	.cin1(\u_clk_6|Add0~32COUT1_146 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Add0~25_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_6|Add0~27 ),
	.cout1(\u_clk_6|Add0~27COUT1_147 ));
// synopsys translate_off
defparam \u_clk_6|Add0~25 .cin0_used = "true";
defparam \u_clk_6|Add0~25 .cin1_used = "true";
defparam \u_clk_6|Add0~25 .cin_used = "true";
defparam \u_clk_6|Add0~25 .lut_mask = "5a5f";
defparam \u_clk_6|Add0~25 .operation_mode = "arithmetic";
defparam \u_clk_6|Add0~25 .output_mode = "comb_only";
defparam \u_clk_6|Add0~25 .register_cascade_mode = "off";
defparam \u_clk_6|Add0~25 .sum_lutc_input = "cin";
defparam \u_clk_6|Add0~25 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X3_Y8_N5
maxii_lcell \u_clk_6|cnt[7] (
// Equation(s):
// \u_clk_6|Equal0~1  = (\u_clk_6|cnt [5] & (!\u_clk_6|cnt [6] & (!B1_cnt[7] & !\u_clk_6|cnt [4])))
// \u_clk_6|cnt [7] = DFFEAS(\u_clk_6|Equal0~1 , GLOBAL(\clk~combout ), VCC, , , \u_clk_6|Add0~25_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_6|cnt [5]),
	.datab(\u_clk_6|cnt [6]),
	.datac(\u_clk_6|Add0~25_combout ),
	.datad(\u_clk_6|cnt [4]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Equal0~1 ),
	.regout(\u_clk_6|cnt [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|cnt[7] .lut_mask = "0002";
defparam \u_clk_6|cnt[7] .operation_mode = "normal";
defparam \u_clk_6|cnt[7] .output_mode = "reg_and_comb";
defparam \u_clk_6|cnt[7] .register_cascade_mode = "off";
defparam \u_clk_6|cnt[7] .sum_lutc_input = "qfbk";
defparam \u_clk_6|cnt[7] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X4_Y8_N9
maxii_lcell \u_clk_6|Add0~15 (
// Equation(s):
// \u_clk_6|Add0~15_combout  = (\u_clk_6|cnt [8] $ ((!(!\u_clk_6|Add0~42  & \u_clk_6|Add0~27 ) # (\u_clk_6|Add0~42  & \u_clk_6|Add0~27COUT1_147 ))))
// \u_clk_6|Add0~17  = CARRY(((\u_clk_6|cnt [8] & !\u_clk_6|Add0~27COUT1_147 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_6|cnt [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_6|Add0~42 ),
	.cin0(\u_clk_6|Add0~27 ),
	.cin1(\u_clk_6|Add0~27COUT1_147 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Add0~15_combout ),
	.regout(),
	.cout(\u_clk_6|Add0~17 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|Add0~15 .cin0_used = "true";
defparam \u_clk_6|Add0~15 .cin1_used = "true";
defparam \u_clk_6|Add0~15 .cin_used = "true";
defparam \u_clk_6|Add0~15 .lut_mask = "c30c";
defparam \u_clk_6|Add0~15 .operation_mode = "arithmetic";
defparam \u_clk_6|Add0~15 .output_mode = "comb_only";
defparam \u_clk_6|Add0~15 .register_cascade_mode = "off";
defparam \u_clk_6|Add0~15 .sum_lutc_input = "cin";
defparam \u_clk_6|Add0~15 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N4
maxii_lcell \u_clk_6|cnt[8] (
// Equation(s):
// \u_clk_6|cnt [8] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_6|Add0~15_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_6|Add0~15_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_6|cnt [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|cnt[8] .lut_mask = "0000";
defparam \u_clk_6|cnt[8] .operation_mode = "normal";
defparam \u_clk_6|cnt[8] .output_mode = "reg_only";
defparam \u_clk_6|cnt[8] .register_cascade_mode = "off";
defparam \u_clk_6|cnt[8] .sum_lutc_input = "datac";
defparam \u_clk_6|cnt[8] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y8_N0
maxii_lcell \u_clk_6|Add0~10 (
// Equation(s):
// \u_clk_6|Add0~10_combout  = (\u_clk_6|cnt [9] $ ((\u_clk_6|Add0~17 )))
// \u_clk_6|Add0~12  = CARRY(((!\u_clk_6|Add0~17 ) # (!\u_clk_6|cnt [9])))
// \u_clk_6|Add0~12COUT1_148  = CARRY(((!\u_clk_6|Add0~17 ) # (!\u_clk_6|cnt [9])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_6|cnt [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_6|Add0~17 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Add0~10_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_6|Add0~12 ),
	.cout1(\u_clk_6|Add0~12COUT1_148 ));
// synopsys translate_off
defparam \u_clk_6|Add0~10 .cin_used = "true";
defparam \u_clk_6|Add0~10 .lut_mask = "3c3f";
defparam \u_clk_6|Add0~10 .operation_mode = "arithmetic";
defparam \u_clk_6|Add0~10 .output_mode = "comb_only";
defparam \u_clk_6|Add0~10 .register_cascade_mode = "off";
defparam \u_clk_6|Add0~10 .sum_lutc_input = "cin";
defparam \u_clk_6|Add0~10 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N5
maxii_lcell \u_clk_6|cnt[9] (
// Equation(s):
// \u_clk_6|Equal0~0  = (!\u_clk_6|cnt [8] & (\u_clk_6|cnt [11] & (!B1_cnt[9] & \u_clk_6|cnt [10])))
// \u_clk_6|cnt [9] = DFFEAS(\u_clk_6|Equal0~0 , GLOBAL(\clk~combout ), VCC, , , \u_clk_6|Add0~10_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_6|cnt [8]),
	.datab(\u_clk_6|cnt [11]),
	.datac(\u_clk_6|Add0~10_combout ),
	.datad(\u_clk_6|cnt [10]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Equal0~0 ),
	.regout(\u_clk_6|cnt [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|cnt[9] .lut_mask = "0400";
defparam \u_clk_6|cnt[9] .operation_mode = "normal";
defparam \u_clk_6|cnt[9] .output_mode = "reg_and_comb";
defparam \u_clk_6|cnt[9] .register_cascade_mode = "off";
defparam \u_clk_6|cnt[9] .sum_lutc_input = "qfbk";
defparam \u_clk_6|cnt[9] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y8_N1
maxii_lcell \u_clk_6|Add0~5 (
// Equation(s):
// \u_clk_6|Add0~5_combout  = (\u_clk_6|cnt [10] $ ((!(!\u_clk_6|Add0~17  & \u_clk_6|Add0~12 ) # (\u_clk_6|Add0~17  & \u_clk_6|Add0~12COUT1_148 ))))
// \u_clk_6|Add0~7  = CARRY(((\u_clk_6|cnt [10] & !\u_clk_6|Add0~12 )))
// \u_clk_6|Add0~7COUT1_149  = CARRY(((\u_clk_6|cnt [10] & !\u_clk_6|Add0~12COUT1_148 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_6|cnt [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_6|Add0~17 ),
	.cin0(\u_clk_6|Add0~12 ),
	.cin1(\u_clk_6|Add0~12COUT1_148 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Add0~5_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_6|Add0~7 ),
	.cout1(\u_clk_6|Add0~7COUT1_149 ));
// synopsys translate_off
defparam \u_clk_6|Add0~5 .cin0_used = "true";
defparam \u_clk_6|Add0~5 .cin1_used = "true";
defparam \u_clk_6|Add0~5 .cin_used = "true";
defparam \u_clk_6|Add0~5 .lut_mask = "c30c";
defparam \u_clk_6|Add0~5 .operation_mode = "arithmetic";
defparam \u_clk_6|Add0~5 .output_mode = "comb_only";
defparam \u_clk_6|Add0~5 .register_cascade_mode = "off";
defparam \u_clk_6|Add0~5 .sum_lutc_input = "cin";
defparam \u_clk_6|Add0~5 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N1
maxii_lcell \u_clk_6|cnt[10] (
// Equation(s):
// \u_clk_6|cnt [10] = DFFEAS((((!\u_clk_6|Equal0~8_combout  & \u_clk_6|Add0~5_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_6|Equal0~8_combout ),
	.datad(\u_clk_6|Add0~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_6|cnt [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|cnt[10] .lut_mask = "0f00";
defparam \u_clk_6|cnt[10] .operation_mode = "normal";
defparam \u_clk_6|cnt[10] .output_mode = "reg_only";
defparam \u_clk_6|cnt[10] .register_cascade_mode = "off";
defparam \u_clk_6|cnt[10] .sum_lutc_input = "datac";
defparam \u_clk_6|cnt[10] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N2
maxii_lcell \u_clk_6|Add0~0 (
// Equation(s):
// \u_clk_6|Add0~0_combout  = (\u_clk_6|cnt [11] $ (((!\u_clk_6|Add0~17  & \u_clk_6|Add0~7 ) # (\u_clk_6|Add0~17  & \u_clk_6|Add0~7COUT1_149 ))))
// \u_clk_6|Add0~2  = CARRY(((!\u_clk_6|Add0~7 ) # (!\u_clk_6|cnt [11])))
// \u_clk_6|Add0~2COUT1_150  = CARRY(((!\u_clk_6|Add0~7COUT1_149 ) # (!\u_clk_6|cnt [11])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_6|cnt [11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_6|Add0~17 ),
	.cin0(\u_clk_6|Add0~7 ),
	.cin1(\u_clk_6|Add0~7COUT1_149 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Add0~0_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_6|Add0~2 ),
	.cout1(\u_clk_6|Add0~2COUT1_150 ));
// synopsys translate_off
defparam \u_clk_6|Add0~0 .cin0_used = "true";
defparam \u_clk_6|Add0~0 .cin1_used = "true";
defparam \u_clk_6|Add0~0 .cin_used = "true";
defparam \u_clk_6|Add0~0 .lut_mask = "3c3f";
defparam \u_clk_6|Add0~0 .operation_mode = "arithmetic";
defparam \u_clk_6|Add0~0 .output_mode = "comb_only";
defparam \u_clk_6|Add0~0 .register_cascade_mode = "off";
defparam \u_clk_6|Add0~0 .sum_lutc_input = "cin";
defparam \u_clk_6|Add0~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y7_N0
maxii_lcell \u_clk_6|cnt[11] (
// Equation(s):
// \u_clk_6|cnt [11] = DFFEAS((((!\u_clk_6|Equal0~8_combout  & \u_clk_6|Add0~0_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_6|Equal0~8_combout ),
	.datad(\u_clk_6|Add0~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_6|cnt [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|cnt[11] .lut_mask = "0f00";
defparam \u_clk_6|cnt[11] .operation_mode = "normal";
defparam \u_clk_6|cnt[11] .output_mode = "reg_only";
defparam \u_clk_6|cnt[11] .register_cascade_mode = "off";
defparam \u_clk_6|cnt[11] .sum_lutc_input = "datac";
defparam \u_clk_6|cnt[11] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N3
maxii_lcell \u_clk_6|Add0~60 (
// Equation(s):
// \u_clk_6|Add0~60_combout  = (\u_clk_6|cnt [12] $ ((!(!\u_clk_6|Add0~17  & \u_clk_6|Add0~2 ) # (\u_clk_6|Add0~17  & \u_clk_6|Add0~2COUT1_150 ))))
// \u_clk_6|Add0~62  = CARRY(((\u_clk_6|cnt [12] & !\u_clk_6|Add0~2 )))
// \u_clk_6|Add0~62COUT1_151  = CARRY(((\u_clk_6|cnt [12] & !\u_clk_6|Add0~2COUT1_150 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_6|cnt [12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_6|Add0~17 ),
	.cin0(\u_clk_6|Add0~2 ),
	.cin1(\u_clk_6|Add0~2COUT1_150 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Add0~60_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_6|Add0~62 ),
	.cout1(\u_clk_6|Add0~62COUT1_151 ));
// synopsys translate_off
defparam \u_clk_6|Add0~60 .cin0_used = "true";
defparam \u_clk_6|Add0~60 .cin1_used = "true";
defparam \u_clk_6|Add0~60 .cin_used = "true";
defparam \u_clk_6|Add0~60 .lut_mask = "c30c";
defparam \u_clk_6|Add0~60 .operation_mode = "arithmetic";
defparam \u_clk_6|Add0~60 .output_mode = "comb_only";
defparam \u_clk_6|Add0~60 .register_cascade_mode = "off";
defparam \u_clk_6|Add0~60 .sum_lutc_input = "cin";
defparam \u_clk_6|Add0~60 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N9
maxii_lcell \u_clk_6|cnt[12] (
// Equation(s):
// \u_clk_6|cnt [12] = DFFEAS((((!\u_clk_6|Equal0~8_combout  & \u_clk_6|Add0~60_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_6|Equal0~8_combout ),
	.datad(\u_clk_6|Add0~60_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_6|cnt [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|cnt[12] .lut_mask = "0f00";
defparam \u_clk_6|cnt[12] .operation_mode = "normal";
defparam \u_clk_6|cnt[12] .output_mode = "reg_only";
defparam \u_clk_6|cnt[12] .register_cascade_mode = "off";
defparam \u_clk_6|cnt[12] .sum_lutc_input = "datac";
defparam \u_clk_6|cnt[12] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N4
maxii_lcell \u_clk_6|Add0~65 (
// Equation(s):
// \u_clk_6|Add0~65_combout  = \u_clk_6|cnt [13] $ (((((!\u_clk_6|Add0~17  & \u_clk_6|Add0~62 ) # (\u_clk_6|Add0~17  & \u_clk_6|Add0~62COUT1_151 )))))
// \u_clk_6|Add0~67  = CARRY(((!\u_clk_6|Add0~62COUT1_151 )) # (!\u_clk_6|cnt [13]))

	.clk(gnd),
	.dataa(\u_clk_6|cnt [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_6|Add0~17 ),
	.cin0(\u_clk_6|Add0~62 ),
	.cin1(\u_clk_6|Add0~62COUT1_151 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Add0~65_combout ),
	.regout(),
	.cout(\u_clk_6|Add0~67 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|Add0~65 .cin0_used = "true";
defparam \u_clk_6|Add0~65 .cin1_used = "true";
defparam \u_clk_6|Add0~65 .cin_used = "true";
defparam \u_clk_6|Add0~65 .lut_mask = "5a5f";
defparam \u_clk_6|Add0~65 .operation_mode = "arithmetic";
defparam \u_clk_6|Add0~65 .output_mode = "comb_only";
defparam \u_clk_6|Add0~65 .register_cascade_mode = "off";
defparam \u_clk_6|Add0~65 .sum_lutc_input = "cin";
defparam \u_clk_6|Add0~65 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N7
maxii_lcell \u_clk_6|cnt[13] (
// Equation(s):
// \u_clk_6|cnt [13] = DFFEAS((((\u_clk_6|Add0~65_combout  & !\u_clk_6|Equal0~8_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_6|Add0~65_combout ),
	.datad(\u_clk_6|Equal0~8_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_6|cnt [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|cnt[13] .lut_mask = "00f0";
defparam \u_clk_6|cnt[13] .operation_mode = "normal";
defparam \u_clk_6|cnt[13] .output_mode = "reg_only";
defparam \u_clk_6|cnt[13] .register_cascade_mode = "off";
defparam \u_clk_6|cnt[13] .sum_lutc_input = "datac";
defparam \u_clk_6|cnt[13] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N5
maxii_lcell \u_clk_6|Add0~75 (
// Equation(s):
// \u_clk_6|Add0~75_combout  = (\u_clk_6|cnt [14] $ ((!\u_clk_6|Add0~67 )))
// \u_clk_6|Add0~77  = CARRY(((\u_clk_6|cnt [14] & !\u_clk_6|Add0~67 )))
// \u_clk_6|Add0~77COUT1_152  = CARRY(((\u_clk_6|cnt [14] & !\u_clk_6|Add0~67 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_6|cnt [14]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_6|Add0~67 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Add0~75_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_6|Add0~77 ),
	.cout1(\u_clk_6|Add0~77COUT1_152 ));
// synopsys translate_off
defparam \u_clk_6|Add0~75 .cin_used = "true";
defparam \u_clk_6|Add0~75 .lut_mask = "c30c";
defparam \u_clk_6|Add0~75 .operation_mode = "arithmetic";
defparam \u_clk_6|Add0~75 .output_mode = "comb_only";
defparam \u_clk_6|Add0~75 .register_cascade_mode = "off";
defparam \u_clk_6|Add0~75 .sum_lutc_input = "cin";
defparam \u_clk_6|Add0~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N4
maxii_lcell \u_clk_6|cnt[14] (
// Equation(s):
// \u_clk_6|Equal0~3  = (\u_clk_6|cnt [13] & (\u_clk_6|cnt [15] & (!B1_cnt[14] & \u_clk_6|cnt [12])))
// \u_clk_6|cnt [14] = DFFEAS(\u_clk_6|Equal0~3 , GLOBAL(\clk~combout ), VCC, , , \u_clk_6|Add0~75_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_6|cnt [13]),
	.datab(\u_clk_6|cnt [15]),
	.datac(\u_clk_6|Add0~75_combout ),
	.datad(\u_clk_6|cnt [12]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Equal0~3 ),
	.regout(\u_clk_6|cnt [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|cnt[14] .lut_mask = "0800";
defparam \u_clk_6|cnt[14] .operation_mode = "normal";
defparam \u_clk_6|cnt[14] .output_mode = "reg_and_comb";
defparam \u_clk_6|cnt[14] .register_cascade_mode = "off";
defparam \u_clk_6|cnt[14] .sum_lutc_input = "qfbk";
defparam \u_clk_6|cnt[14] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X5_Y8_N6
maxii_lcell \u_clk_6|Add0~70 (
// Equation(s):
// \u_clk_6|Add0~70_combout  = (\u_clk_6|cnt [15] $ (((!\u_clk_6|Add0~67  & \u_clk_6|Add0~77 ) # (\u_clk_6|Add0~67  & \u_clk_6|Add0~77COUT1_152 ))))
// \u_clk_6|Add0~72  = CARRY(((!\u_clk_6|Add0~77 ) # (!\u_clk_6|cnt [15])))
// \u_clk_6|Add0~72COUT1_153  = CARRY(((!\u_clk_6|Add0~77COUT1_152 ) # (!\u_clk_6|cnt [15])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_6|cnt [15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_6|Add0~67 ),
	.cin0(\u_clk_6|Add0~77 ),
	.cin1(\u_clk_6|Add0~77COUT1_152 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Add0~70_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_6|Add0~72 ),
	.cout1(\u_clk_6|Add0~72COUT1_153 ));
// synopsys translate_off
defparam \u_clk_6|Add0~70 .cin0_used = "true";
defparam \u_clk_6|Add0~70 .cin1_used = "true";
defparam \u_clk_6|Add0~70 .cin_used = "true";
defparam \u_clk_6|Add0~70 .lut_mask = "3c3f";
defparam \u_clk_6|Add0~70 .operation_mode = "arithmetic";
defparam \u_clk_6|Add0~70 .output_mode = "comb_only";
defparam \u_clk_6|Add0~70 .register_cascade_mode = "off";
defparam \u_clk_6|Add0~70 .sum_lutc_input = "cin";
defparam \u_clk_6|Add0~70 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N0
maxii_lcell \u_clk_6|cnt[15] (
// Equation(s):
// \u_clk_6|cnt [15] = DFFEAS((((!\u_clk_6|Equal0~8_combout  & \u_clk_6|Add0~70_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_6|Equal0~8_combout ),
	.datad(\u_clk_6|Add0~70_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_6|cnt [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|cnt[15] .lut_mask = "0f00";
defparam \u_clk_6|cnt[15] .operation_mode = "normal";
defparam \u_clk_6|cnt[15] .output_mode = "reg_only";
defparam \u_clk_6|cnt[15] .register_cascade_mode = "off";
defparam \u_clk_6|cnt[15] .sum_lutc_input = "datac";
defparam \u_clk_6|cnt[15] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N7
maxii_lcell \u_clk_6|Add0~95 (
// Equation(s):
// \u_clk_6|Add0~95_combout  = \u_clk_6|cnt [16] $ ((((!(!\u_clk_6|Add0~67  & \u_clk_6|Add0~72 ) # (\u_clk_6|Add0~67  & \u_clk_6|Add0~72COUT1_153 )))))
// \u_clk_6|Add0~97  = CARRY((\u_clk_6|cnt [16] & ((!\u_clk_6|Add0~72 ))))
// \u_clk_6|Add0~97COUT1_154  = CARRY((\u_clk_6|cnt [16] & ((!\u_clk_6|Add0~72COUT1_153 ))))

	.clk(gnd),
	.dataa(\u_clk_6|cnt [16]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_6|Add0~67 ),
	.cin0(\u_clk_6|Add0~72 ),
	.cin1(\u_clk_6|Add0~72COUT1_153 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Add0~95_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_6|Add0~97 ),
	.cout1(\u_clk_6|Add0~97COUT1_154 ));
// synopsys translate_off
defparam \u_clk_6|Add0~95 .cin0_used = "true";
defparam \u_clk_6|Add0~95 .cin1_used = "true";
defparam \u_clk_6|Add0~95 .cin_used = "true";
defparam \u_clk_6|Add0~95 .lut_mask = "a50a";
defparam \u_clk_6|Add0~95 .operation_mode = "arithmetic";
defparam \u_clk_6|Add0~95 .output_mode = "comb_only";
defparam \u_clk_6|Add0~95 .register_cascade_mode = "off";
defparam \u_clk_6|Add0~95 .sum_lutc_input = "cin";
defparam \u_clk_6|Add0~95 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N8
maxii_lcell \u_clk_6|Add0~80 (
// Equation(s):
// \u_clk_6|Add0~80_combout  = (\u_clk_6|cnt [17] $ (((!\u_clk_6|Add0~67  & \u_clk_6|Add0~97 ) # (\u_clk_6|Add0~67  & \u_clk_6|Add0~97COUT1_154 ))))
// \u_clk_6|Add0~82  = CARRY(((!\u_clk_6|Add0~97 ) # (!\u_clk_6|cnt [17])))
// \u_clk_6|Add0~82COUT1_155  = CARRY(((!\u_clk_6|Add0~97COUT1_154 ) # (!\u_clk_6|cnt [17])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_6|cnt [17]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_6|Add0~67 ),
	.cin0(\u_clk_6|Add0~97 ),
	.cin1(\u_clk_6|Add0~97COUT1_154 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Add0~80_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_6|Add0~82 ),
	.cout1(\u_clk_6|Add0~82COUT1_155 ));
// synopsys translate_off
defparam \u_clk_6|Add0~80 .cin0_used = "true";
defparam \u_clk_6|Add0~80 .cin1_used = "true";
defparam \u_clk_6|Add0~80 .cin_used = "true";
defparam \u_clk_6|Add0~80 .lut_mask = "3c3f";
defparam \u_clk_6|Add0~80 .operation_mode = "arithmetic";
defparam \u_clk_6|Add0~80 .output_mode = "comb_only";
defparam \u_clk_6|Add0~80 .register_cascade_mode = "off";
defparam \u_clk_6|Add0~80 .sum_lutc_input = "cin";
defparam \u_clk_6|Add0~80 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X5_Y8_N9
maxii_lcell \u_clk_6|Add0~85 (
// Equation(s):
// \u_clk_6|Add0~85_combout  = \u_clk_6|cnt [18] $ ((((!(!\u_clk_6|Add0~67  & \u_clk_6|Add0~82 ) # (\u_clk_6|Add0~67  & \u_clk_6|Add0~82COUT1_155 )))))
// \u_clk_6|Add0~87  = CARRY((\u_clk_6|cnt [18] & ((!\u_clk_6|Add0~82COUT1_155 ))))

	.clk(gnd),
	.dataa(\u_clk_6|cnt [18]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_6|Add0~67 ),
	.cin0(\u_clk_6|Add0~82 ),
	.cin1(\u_clk_6|Add0~82COUT1_155 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Add0~85_combout ),
	.regout(),
	.cout(\u_clk_6|Add0~87 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|Add0~85 .cin0_used = "true";
defparam \u_clk_6|Add0~85 .cin1_used = "true";
defparam \u_clk_6|Add0~85 .cin_used = "true";
defparam \u_clk_6|Add0~85 .lut_mask = "a50a";
defparam \u_clk_6|Add0~85 .operation_mode = "arithmetic";
defparam \u_clk_6|Add0~85 .output_mode = "comb_only";
defparam \u_clk_6|Add0~85 .register_cascade_mode = "off";
defparam \u_clk_6|Add0~85 .sum_lutc_input = "cin";
defparam \u_clk_6|Add0~85 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N1
maxii_lcell \u_clk_6|cnt[18] (
// Equation(s):
// \u_clk_6|cnt [18] = DFFEAS((((!\u_clk_6|Equal0~8_combout  & \u_clk_6|Add0~85_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_6|Equal0~8_combout ),
	.datad(\u_clk_6|Add0~85_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_6|cnt [18]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|cnt[18] .lut_mask = "0f00";
defparam \u_clk_6|cnt[18] .operation_mode = "normal";
defparam \u_clk_6|cnt[18] .output_mode = "reg_only";
defparam \u_clk_6|cnt[18] .register_cascade_mode = "off";
defparam \u_clk_6|cnt[18] .sum_lutc_input = "datac";
defparam \u_clk_6|cnt[18] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N0
maxii_lcell \u_clk_6|Add0~90 (
// Equation(s):
// \u_clk_6|Add0~90_combout  = (\u_clk_6|cnt [19] $ ((\u_clk_6|Add0~87 )))
// \u_clk_6|Add0~92  = CARRY(((!\u_clk_6|Add0~87 ) # (!\u_clk_6|cnt [19])))
// \u_clk_6|Add0~92COUT1_156  = CARRY(((!\u_clk_6|Add0~87 ) # (!\u_clk_6|cnt [19])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_6|cnt [19]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_6|Add0~87 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Add0~90_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_6|Add0~92 ),
	.cout1(\u_clk_6|Add0~92COUT1_156 ));
// synopsys translate_off
defparam \u_clk_6|Add0~90 .cin_used = "true";
defparam \u_clk_6|Add0~90 .lut_mask = "3c3f";
defparam \u_clk_6|Add0~90 .operation_mode = "arithmetic";
defparam \u_clk_6|Add0~90 .output_mode = "comb_only";
defparam \u_clk_6|Add0~90 .register_cascade_mode = "off";
defparam \u_clk_6|Add0~90 .sum_lutc_input = "cin";
defparam \u_clk_6|Add0~90 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N5
maxii_lcell \u_clk_6|cnt[19] (
// Equation(s):
// \u_clk_6|cnt [19] = DFFEAS((((!\u_clk_6|Equal0~8_combout  & \u_clk_6|Add0~90_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_6|Equal0~8_combout ),
	.datad(\u_clk_6|Add0~90_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_6|cnt [19]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|cnt[19] .lut_mask = "0f00";
defparam \u_clk_6|cnt[19] .operation_mode = "normal";
defparam \u_clk_6|cnt[19] .output_mode = "reg_only";
defparam \u_clk_6|cnt[19] .register_cascade_mode = "off";
defparam \u_clk_6|cnt[19] .sum_lutc_input = "datac";
defparam \u_clk_6|cnt[19] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N8
maxii_lcell \u_clk_6|cnt[16] (
// Equation(s):
// \u_clk_6|Equal0~5  = (\u_clk_6|cnt [17] & (\u_clk_6|cnt [19] & (!B1_cnt[16] & \u_clk_6|cnt [18])))
// \u_clk_6|cnt [16] = DFFEAS(\u_clk_6|Equal0~5 , GLOBAL(\clk~combout ), VCC, , , \u_clk_6|Add0~95_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_6|cnt [17]),
	.datab(\u_clk_6|cnt [19]),
	.datac(\u_clk_6|Add0~95_combout ),
	.datad(\u_clk_6|cnt [18]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Equal0~5 ),
	.regout(\u_clk_6|cnt [16]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|cnt[16] .lut_mask = "0800";
defparam \u_clk_6|cnt[16] .operation_mode = "normal";
defparam \u_clk_6|cnt[16] .output_mode = "reg_and_comb";
defparam \u_clk_6|cnt[16] .register_cascade_mode = "off";
defparam \u_clk_6|cnt[16] .sum_lutc_input = "qfbk";
defparam \u_clk_6|cnt[16] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N2
maxii_lcell \u_clk_6|cnt[17] (
// Equation(s):
// \u_clk_6|cnt [17] = DFFEAS((!\u_clk_6|Equal0~8_combout  & (((\u_clk_6|Add0~80_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\u_clk_6|Equal0~8_combout ),
	.datab(vcc),
	.datac(\u_clk_6|Add0~80_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_6|cnt [17]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|cnt[17] .lut_mask = "5050";
defparam \u_clk_6|cnt[17] .operation_mode = "normal";
defparam \u_clk_6|cnt[17] .output_mode = "reg_only";
defparam \u_clk_6|cnt[17] .register_cascade_mode = "off";
defparam \u_clk_6|cnt[17] .sum_lutc_input = "datac";
defparam \u_clk_6|cnt[17] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N1
maxii_lcell \u_clk_6|Add0~100 (
// Equation(s):
// \u_clk_6|Add0~100_combout  = \u_clk_6|cnt [20] $ ((((!(!\u_clk_6|Add0~87  & \u_clk_6|Add0~92 ) # (\u_clk_6|Add0~87  & \u_clk_6|Add0~92COUT1_156 )))))
// \u_clk_6|Add0~102  = CARRY((\u_clk_6|cnt [20] & ((!\u_clk_6|Add0~92 ))))
// \u_clk_6|Add0~102COUT1_157  = CARRY((\u_clk_6|cnt [20] & ((!\u_clk_6|Add0~92COUT1_156 ))))

	.clk(gnd),
	.dataa(\u_clk_6|cnt [20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_6|Add0~87 ),
	.cin0(\u_clk_6|Add0~92 ),
	.cin1(\u_clk_6|Add0~92COUT1_156 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Add0~100_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_6|Add0~102 ),
	.cout1(\u_clk_6|Add0~102COUT1_157 ));
// synopsys translate_off
defparam \u_clk_6|Add0~100 .cin0_used = "true";
defparam \u_clk_6|Add0~100 .cin1_used = "true";
defparam \u_clk_6|Add0~100 .cin_used = "true";
defparam \u_clk_6|Add0~100 .lut_mask = "a50a";
defparam \u_clk_6|Add0~100 .operation_mode = "arithmetic";
defparam \u_clk_6|Add0~100 .output_mode = "comb_only";
defparam \u_clk_6|Add0~100 .register_cascade_mode = "off";
defparam \u_clk_6|Add0~100 .sum_lutc_input = "cin";
defparam \u_clk_6|Add0~100 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N9
maxii_lcell \u_clk_6|cnt[20] (
// Equation(s):
// \u_clk_6|cnt [20] = DFFEAS((((!\u_clk_6|Equal0~8_combout  & \u_clk_6|Add0~100_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_6|Equal0~8_combout ),
	.datad(\u_clk_6|Add0~100_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_6|cnt [20]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|cnt[20] .lut_mask = "0f00";
defparam \u_clk_6|cnt[20] .operation_mode = "normal";
defparam \u_clk_6|cnt[20] .output_mode = "reg_only";
defparam \u_clk_6|cnt[20] .register_cascade_mode = "off";
defparam \u_clk_6|cnt[20] .sum_lutc_input = "datac";
defparam \u_clk_6|cnt[20] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N2
maxii_lcell \u_clk_6|Add0~105 (
// Equation(s):
// \u_clk_6|Add0~105_combout  = (\u_clk_6|cnt [21] $ (((!\u_clk_6|Add0~87  & \u_clk_6|Add0~102 ) # (\u_clk_6|Add0~87  & \u_clk_6|Add0~102COUT1_157 ))))
// \u_clk_6|Add0~107  = CARRY(((!\u_clk_6|Add0~102 ) # (!\u_clk_6|cnt [21])))
// \u_clk_6|Add0~107COUT1_158  = CARRY(((!\u_clk_6|Add0~102COUT1_157 ) # (!\u_clk_6|cnt [21])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_6|cnt [21]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_6|Add0~87 ),
	.cin0(\u_clk_6|Add0~102 ),
	.cin1(\u_clk_6|Add0~102COUT1_157 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Add0~105_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_6|Add0~107 ),
	.cout1(\u_clk_6|Add0~107COUT1_158 ));
// synopsys translate_off
defparam \u_clk_6|Add0~105 .cin0_used = "true";
defparam \u_clk_6|Add0~105 .cin1_used = "true";
defparam \u_clk_6|Add0~105 .cin_used = "true";
defparam \u_clk_6|Add0~105 .lut_mask = "3c3f";
defparam \u_clk_6|Add0~105 .operation_mode = "arithmetic";
defparam \u_clk_6|Add0~105 .output_mode = "comb_only";
defparam \u_clk_6|Add0~105 .register_cascade_mode = "off";
defparam \u_clk_6|Add0~105 .sum_lutc_input = "cin";
defparam \u_clk_6|Add0~105 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N2
maxii_lcell \u_clk_6|cnt[21] (
// Equation(s):
// \u_clk_6|cnt [21] = DFFEAS((((!\u_clk_6|Equal0~8_combout  & \u_clk_6|Add0~105_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_6|Equal0~8_combout ),
	.datad(\u_clk_6|Add0~105_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_6|cnt [21]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|cnt[21] .lut_mask = "0f00";
defparam \u_clk_6|cnt[21] .operation_mode = "normal";
defparam \u_clk_6|cnt[21] .output_mode = "reg_only";
defparam \u_clk_6|cnt[21] .register_cascade_mode = "off";
defparam \u_clk_6|cnt[21] .sum_lutc_input = "datac";
defparam \u_clk_6|cnt[21] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N3
maxii_lcell \u_clk_6|Add0~115 (
// Equation(s):
// \u_clk_6|Add0~115_combout  = (\u_clk_6|cnt [22] $ ((!(!\u_clk_6|Add0~87  & \u_clk_6|Add0~107 ) # (\u_clk_6|Add0~87  & \u_clk_6|Add0~107COUT1_158 ))))
// \u_clk_6|Add0~117  = CARRY(((\u_clk_6|cnt [22] & !\u_clk_6|Add0~107 )))
// \u_clk_6|Add0~117COUT1_159  = CARRY(((\u_clk_6|cnt [22] & !\u_clk_6|Add0~107COUT1_158 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_6|cnt [22]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_6|Add0~87 ),
	.cin0(\u_clk_6|Add0~107 ),
	.cin1(\u_clk_6|Add0~107COUT1_158 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Add0~115_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_6|Add0~117 ),
	.cout1(\u_clk_6|Add0~117COUT1_159 ));
// synopsys translate_off
defparam \u_clk_6|Add0~115 .cin0_used = "true";
defparam \u_clk_6|Add0~115 .cin1_used = "true";
defparam \u_clk_6|Add0~115 .cin_used = "true";
defparam \u_clk_6|Add0~115 .lut_mask = "c30c";
defparam \u_clk_6|Add0~115 .operation_mode = "arithmetic";
defparam \u_clk_6|Add0~115 .output_mode = "comb_only";
defparam \u_clk_6|Add0~115 .register_cascade_mode = "off";
defparam \u_clk_6|Add0~115 .sum_lutc_input = "cin";
defparam \u_clk_6|Add0~115 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N4
maxii_lcell \u_clk_6|cnt[22] (
// Equation(s):
// \u_clk_6|Equal0~6  = (\u_clk_6|cnt [21] & (\u_clk_6|cnt [23] & (!B1_cnt[22] & \u_clk_6|cnt [20])))
// \u_clk_6|cnt [22] = DFFEAS(\u_clk_6|Equal0~6 , GLOBAL(\clk~combout ), VCC, , , \u_clk_6|Add0~115_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_6|cnt [21]),
	.datab(\u_clk_6|cnt [23]),
	.datac(\u_clk_6|Add0~115_combout ),
	.datad(\u_clk_6|cnt [20]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Equal0~6 ),
	.regout(\u_clk_6|cnt [22]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|cnt[22] .lut_mask = "0800";
defparam \u_clk_6|cnt[22] .operation_mode = "normal";
defparam \u_clk_6|cnt[22] .output_mode = "reg_and_comb";
defparam \u_clk_6|cnt[22] .register_cascade_mode = "off";
defparam \u_clk_6|cnt[22] .sum_lutc_input = "qfbk";
defparam \u_clk_6|cnt[22] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y8_N4
maxii_lcell \u_clk_6|Add0~110 (
// Equation(s):
// \u_clk_6|Add0~110_combout  = (\u_clk_6|cnt [23] $ (((!\u_clk_6|Add0~87  & \u_clk_6|Add0~117 ) # (\u_clk_6|Add0~87  & \u_clk_6|Add0~117COUT1_159 ))))
// \u_clk_6|Add0~112  = CARRY(((!\u_clk_6|Add0~117COUT1_159 ) # (!\u_clk_6|cnt [23])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_6|cnt [23]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_6|Add0~87 ),
	.cin0(\u_clk_6|Add0~117 ),
	.cin1(\u_clk_6|Add0~117COUT1_159 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Add0~110_combout ),
	.regout(),
	.cout(\u_clk_6|Add0~112 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|Add0~110 .cin0_used = "true";
defparam \u_clk_6|Add0~110 .cin1_used = "true";
defparam \u_clk_6|Add0~110 .cin_used = "true";
defparam \u_clk_6|Add0~110 .lut_mask = "3c3f";
defparam \u_clk_6|Add0~110 .operation_mode = "arithmetic";
defparam \u_clk_6|Add0~110 .output_mode = "comb_only";
defparam \u_clk_6|Add0~110 .register_cascade_mode = "off";
defparam \u_clk_6|Add0~110 .sum_lutc_input = "cin";
defparam \u_clk_6|Add0~110 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N6
maxii_lcell \u_clk_6|cnt[23] (
// Equation(s):
// \u_clk_6|cnt [23] = DFFEAS((((!\u_clk_6|Equal0~8_combout  & \u_clk_6|Add0~110_combout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_6|Equal0~8_combout ),
	.datad(\u_clk_6|Add0~110_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_6|cnt [23]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|cnt[23] .lut_mask = "0f00";
defparam \u_clk_6|cnt[23] .operation_mode = "normal";
defparam \u_clk_6|cnt[23] .output_mode = "reg_only";
defparam \u_clk_6|cnt[23] .register_cascade_mode = "off";
defparam \u_clk_6|cnt[23] .sum_lutc_input = "datac";
defparam \u_clk_6|cnt[23] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N5
maxii_lcell \u_clk_6|Add0~120 (
// Equation(s):
// \u_clk_6|Add0~120_combout  = (\u_clk_6|cnt [24] $ ((!\u_clk_6|Add0~112 )))
// \u_clk_6|Add0~122  = CARRY(((\u_clk_6|cnt [24] & !\u_clk_6|Add0~112 )))
// \u_clk_6|Add0~122COUT1_160  = CARRY(((\u_clk_6|cnt [24] & !\u_clk_6|Add0~112 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_6|cnt [24]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_6|Add0~112 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Add0~120_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_6|Add0~122 ),
	.cout1(\u_clk_6|Add0~122COUT1_160 ));
// synopsys translate_off
defparam \u_clk_6|Add0~120 .cin_used = "true";
defparam \u_clk_6|Add0~120 .lut_mask = "c30c";
defparam \u_clk_6|Add0~120 .operation_mode = "arithmetic";
defparam \u_clk_6|Add0~120 .output_mode = "comb_only";
defparam \u_clk_6|Add0~120 .register_cascade_mode = "off";
defparam \u_clk_6|Add0~120 .sum_lutc_input = "cin";
defparam \u_clk_6|Add0~120 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N6
maxii_lcell \u_clk_6|Add0~125 (
// Equation(s):
// \u_clk_6|Add0~125_combout  = \u_clk_6|cnt [25] $ (((((!\u_clk_6|Add0~112  & \u_clk_6|Add0~122 ) # (\u_clk_6|Add0~112  & \u_clk_6|Add0~122COUT1_160 )))))
// \u_clk_6|Add0~127  = CARRY(((!\u_clk_6|Add0~122 )) # (!\u_clk_6|cnt [25]))
// \u_clk_6|Add0~127COUT1_161  = CARRY(((!\u_clk_6|Add0~122COUT1_160 )) # (!\u_clk_6|cnt [25]))

	.clk(gnd),
	.dataa(\u_clk_6|cnt [25]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_6|Add0~112 ),
	.cin0(\u_clk_6|Add0~122 ),
	.cin1(\u_clk_6|Add0~122COUT1_160 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Add0~125_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_6|Add0~127 ),
	.cout1(\u_clk_6|Add0~127COUT1_161 ));
// synopsys translate_off
defparam \u_clk_6|Add0~125 .cin0_used = "true";
defparam \u_clk_6|Add0~125 .cin1_used = "true";
defparam \u_clk_6|Add0~125 .cin_used = "true";
defparam \u_clk_6|Add0~125 .lut_mask = "5a5f";
defparam \u_clk_6|Add0~125 .operation_mode = "arithmetic";
defparam \u_clk_6|Add0~125 .output_mode = "comb_only";
defparam \u_clk_6|Add0~125 .register_cascade_mode = "off";
defparam \u_clk_6|Add0~125 .sum_lutc_input = "cin";
defparam \u_clk_6|Add0~125 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N7
maxii_lcell \u_clk_6|Add0~130 (
// Equation(s):
// \u_clk_6|Add0~130_combout  = (\u_clk_6|cnt [26] $ ((!(!\u_clk_6|Add0~112  & \u_clk_6|Add0~127 ) # (\u_clk_6|Add0~112  & \u_clk_6|Add0~127COUT1_161 ))))
// \u_clk_6|Add0~132  = CARRY(((\u_clk_6|cnt [26] & !\u_clk_6|Add0~127 )))
// \u_clk_6|Add0~132COUT1_162  = CARRY(((\u_clk_6|cnt [26] & !\u_clk_6|Add0~127COUT1_161 )))

	.clk(gnd),
	.dataa(vcc),
	.datab(\u_clk_6|cnt [26]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_6|Add0~112 ),
	.cin0(\u_clk_6|Add0~127 ),
	.cin1(\u_clk_6|Add0~127COUT1_161 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Add0~130_combout ),
	.regout(),
	.cout(),
	.cout0(\u_clk_6|Add0~132 ),
	.cout1(\u_clk_6|Add0~132COUT1_162 ));
// synopsys translate_off
defparam \u_clk_6|Add0~130 .cin0_used = "true";
defparam \u_clk_6|Add0~130 .cin1_used = "true";
defparam \u_clk_6|Add0~130 .cin_used = "true";
defparam \u_clk_6|Add0~130 .lut_mask = "c30c";
defparam \u_clk_6|Add0~130 .operation_mode = "arithmetic";
defparam \u_clk_6|Add0~130 .output_mode = "comb_only";
defparam \u_clk_6|Add0~130 .register_cascade_mode = "off";
defparam \u_clk_6|Add0~130 .sum_lutc_input = "cin";
defparam \u_clk_6|Add0~130 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y8_N8
maxii_lcell \u_clk_6|Add0~135 (
// Equation(s):
// \u_clk_6|Add0~135_combout  = (((!\u_clk_6|Add0~112  & \u_clk_6|Add0~132 ) # (\u_clk_6|Add0~112  & \u_clk_6|Add0~132COUT1_162 ) $ (\u_clk_6|cnt [27])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u_clk_6|cnt [27]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\u_clk_6|Add0~112 ),
	.cin0(\u_clk_6|Add0~132 ),
	.cin1(\u_clk_6|Add0~132COUT1_162 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Add0~135_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|Add0~135 .cin0_used = "true";
defparam \u_clk_6|Add0~135 .cin1_used = "true";
defparam \u_clk_6|Add0~135 .cin_used = "true";
defparam \u_clk_6|Add0~135 .lut_mask = "0ff0";
defparam \u_clk_6|Add0~135 .operation_mode = "normal";
defparam \u_clk_6|Add0~135 .output_mode = "comb_only";
defparam \u_clk_6|Add0~135 .register_cascade_mode = "off";
defparam \u_clk_6|Add0~135 .sum_lutc_input = "cin";
defparam \u_clk_6|Add0~135 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y8_N9
maxii_lcell \u_clk_6|cnt[27] (
// Equation(s):
// \u_clk_6|cnt [27] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_6|Add0~135_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_6|Add0~135_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_6|cnt [27]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|cnt[27] .lut_mask = "0000";
defparam \u_clk_6|cnt[27] .operation_mode = "normal";
defparam \u_clk_6|cnt[27] .output_mode = "reg_only";
defparam \u_clk_6|cnt[27] .register_cascade_mode = "off";
defparam \u_clk_6|cnt[27] .sum_lutc_input = "datac";
defparam \u_clk_6|cnt[27] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y8_N7
maxii_lcell \u_clk_6|cnt[24] (
// Equation(s):
// \u_clk_6|Equal0~7  = (!\u_clk_6|cnt [26] & (!\u_clk_6|cnt [27] & (!B1_cnt[24] & !\u_clk_6|cnt [25])))
// \u_clk_6|cnt [24] = DFFEAS(\u_clk_6|Equal0~7 , GLOBAL(\clk~combout ), VCC, , , \u_clk_6|Add0~120_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(\u_clk_6|cnt [26]),
	.datab(\u_clk_6|cnt [27]),
	.datac(\u_clk_6|Add0~120_combout ),
	.datad(\u_clk_6|cnt [25]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Equal0~7 ),
	.regout(\u_clk_6|cnt [24]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|cnt[24] .lut_mask = "0001";
defparam \u_clk_6|cnt[24] .operation_mode = "normal";
defparam \u_clk_6|cnt[24] .output_mode = "reg_and_comb";
defparam \u_clk_6|cnt[24] .register_cascade_mode = "off";
defparam \u_clk_6|cnt[24] .sum_lutc_input = "qfbk";
defparam \u_clk_6|cnt[24] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X7_Y8_N3
maxii_lcell \u_clk_6|cnt[25] (
// Equation(s):
// \u_clk_6|cnt [25] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_6|Add0~125_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_6|Add0~125_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_6|cnt [25]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|cnt[25] .lut_mask = "0000";
defparam \u_clk_6|cnt[25] .operation_mode = "normal";
defparam \u_clk_6|cnt[25] .output_mode = "reg_only";
defparam \u_clk_6|cnt[25] .register_cascade_mode = "off";
defparam \u_clk_6|cnt[25] .sum_lutc_input = "datac";
defparam \u_clk_6|cnt[25] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y8_N9
maxii_lcell \u_clk_6|cnt[26] (
// Equation(s):
// \u_clk_6|cnt [26] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , , \u_clk_6|Add0~130_combout , , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_clk_6|Add0~130_combout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_6|cnt [26]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|cnt[26] .lut_mask = "0000";
defparam \u_clk_6|cnt[26] .operation_mode = "normal";
defparam \u_clk_6|cnt[26] .output_mode = "reg_only";
defparam \u_clk_6|cnt[26] .register_cascade_mode = "off";
defparam \u_clk_6|cnt[26] .sum_lutc_input = "datac";
defparam \u_clk_6|cnt[26] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X6_Y7_N3
maxii_lcell \u_clk_6|Equal0~4 (
// Equation(s):
// \u_clk_6|Equal0~4_combout  = (\u_clk_6|Equal0~3  & (\u_clk_6|Equal0~1  & (\u_clk_6|Equal0~0  & \u_clk_6|Equal0~2 )))

	.clk(gnd),
	.dataa(\u_clk_6|Equal0~3 ),
	.datab(\u_clk_6|Equal0~1 ),
	.datac(\u_clk_6|Equal0~0 ),
	.datad(\u_clk_6|Equal0~2 ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Equal0~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|Equal0~4 .lut_mask = "8000";
defparam \u_clk_6|Equal0~4 .operation_mode = "normal";
defparam \u_clk_6|Equal0~4 .output_mode = "comb_only";
defparam \u_clk_6|Equal0~4 .register_cascade_mode = "off";
defparam \u_clk_6|Equal0~4 .sum_lutc_input = "datac";
defparam \u_clk_6|Equal0~4 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X6_Y7_N6
maxii_lcell \u_clk_6|Equal0~8 (
// Equation(s):
// \u_clk_6|Equal0~8_combout  = (\u_clk_6|Equal0~5  & (\u_clk_6|Equal0~6  & (\u_clk_6|Equal0~7  & \u_clk_6|Equal0~4_combout )))

	.clk(gnd),
	.dataa(\u_clk_6|Equal0~5 ),
	.datab(\u_clk_6|Equal0~6 ),
	.datac(\u_clk_6|Equal0~7 ),
	.datad(\u_clk_6|Equal0~4_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\u_clk_6|Equal0~8_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|Equal0~8 .lut_mask = "8000";
defparam \u_clk_6|Equal0~8 .operation_mode = "normal";
defparam \u_clk_6|Equal0~8 .output_mode = "comb_only";
defparam \u_clk_6|Equal0~8 .register_cascade_mode = "off";
defparam \u_clk_6|Equal0~8 .sum_lutc_input = "datac";
defparam \u_clk_6|Equal0~8 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N0
maxii_lcell \u_clk_6|clkout (
// Equation(s):
// \u_clk_6|clkout~regout  = DFFEAS((\u_clk_6|Equal0~8_combout  $ ((\u_clk_6|clkout~regout ))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\u_clk_6|Equal0~8_combout ),
	.datac(\u_clk_6|clkout~regout ),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_clk_6|clkout~regout ),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_clk_6|clkout .lut_mask = "3c3c";
defparam \u_clk_6|clkout .operation_mode = "normal";
defparam \u_clk_6|clkout .output_mode = "reg_only";
defparam \u_clk_6|clkout .register_cascade_mode = "off";
defparam \u_clk_6|clkout .sum_lutc_input = "datac";
defparam \u_clk_6|clkout .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N8
maxii_lcell \u_sequencer_chi|code[1] (
// Equation(s):
// \u_sequencer_chi|code [1] = DFFEAS(((\u_sequencer_chi|code [0] $ (\u_sequencer_chi|code [1]))), \u_clk_6|clkout~regout , !\rst~combout , , , , , , )

	.clk(\u_clk_6|clkout~regout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\u_sequencer_chi|code [0]),
	.datad(\u_sequencer_chi|code [1]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_sequencer_chi|code [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_sequencer_chi|code[1] .lut_mask = "0ff0";
defparam \u_sequencer_chi|code[1] .operation_mode = "normal";
defparam \u_sequencer_chi|code[1] .output_mode = "reg_only";
defparam \u_sequencer_chi|code[1] .register_cascade_mode = "off";
defparam \u_sequencer_chi|code[1] .sum_lutc_input = "datac";
defparam \u_sequencer_chi|code[1] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N1
maxii_lcell \u_sequencer_chi|code[3] (
// Equation(s):
// \u_sequencer_chi|code [3] = DFFEAS(\u_sequencer_chi|code [3] $ (((\u_sequencer_chi|code [1] & (\u_sequencer_chi|code [0] & \u_sequencer_chi|code [2])))), \u_clk_6|clkout~regout , !\rst~combout , , , , , , )

	.clk(\u_clk_6|clkout~regout ),
	.dataa(\u_sequencer_chi|code [1]),
	.datab(\u_sequencer_chi|code [3]),
	.datac(\u_sequencer_chi|code [0]),
	.datad(\u_sequencer_chi|code [2]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_sequencer_chi|code [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_sequencer_chi|code[3] .lut_mask = "6ccc";
defparam \u_sequencer_chi|code[3] .operation_mode = "normal";
defparam \u_sequencer_chi|code[3] .output_mode = "reg_only";
defparam \u_sequencer_chi|code[3] .register_cascade_mode = "off";
defparam \u_sequencer_chi|code[3] .sum_lutc_input = "datac";
defparam \u_sequencer_chi|code[3] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N3
maxii_lcell \u_sequencer_chi|code[2] (
// Equation(s):
// \u_sequencer_chi|code [2] = DFFEAS((\u_sequencer_chi|code [0] & (\u_sequencer_chi|code [2] $ (((\u_sequencer_chi|code [1]))))) # (!\u_sequencer_chi|code [0] & (\u_sequencer_chi|code [2] & ((\u_sequencer_chi|code [3]) # (\u_sequencer_chi|code [1])))), 
// \u_clk_6|clkout~regout , !\rst~combout , , , , , , )

	.clk(\u_clk_6|clkout~regout ),
	.dataa(\u_sequencer_chi|code [2]),
	.datab(\u_sequencer_chi|code [3]),
	.datac(\u_sequencer_chi|code [0]),
	.datad(\u_sequencer_chi|code [1]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_sequencer_chi|code [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_sequencer_chi|code[2] .lut_mask = "5aa8";
defparam \u_sequencer_chi|code[2] .operation_mode = "normal";
defparam \u_sequencer_chi|code[2] .output_mode = "reg_only";
defparam \u_sequencer_chi|code[2] .register_cascade_mode = "off";
defparam \u_sequencer_chi|code[2] .sum_lutc_input = "datac";
defparam \u_sequencer_chi|code[2] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N7
maxii_lcell \u_sequencer_chi|code[0] (
// Equation(s):
// \u_sequencer_chi|code [0] = DFFEAS((!\u_sequencer_chi|code [0] & (((\u_sequencer_chi|code [1]) # (\u_sequencer_chi|code [3])) # (!\u_sequencer_chi|code [2]))), \u_clk_6|clkout~regout , !\rst~combout , , , , , , )

	.clk(\u_clk_6|clkout~regout ),
	.dataa(\u_sequencer_chi|code [2]),
	.datab(\u_sequencer_chi|code [1]),
	.datac(\u_sequencer_chi|code [0]),
	.datad(\u_sequencer_chi|code [3]),
	.aclr(\rst~combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\u_sequencer_chi|code [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \u_sequencer_chi|code[0] .lut_mask = "0f0d";
defparam \u_sequencer_chi|code[0] .operation_mode = "normal";
defparam \u_sequencer_chi|code[0] .output_mode = "reg_only";
defparam \u_sequencer_chi|code[0] .register_cascade_mode = "off";
defparam \u_sequencer_chi|code[0] .sum_lutc_input = "datac";
defparam \u_sequencer_chi|code[0] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_44,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \code[0]~I (
	.datain(\u_sequencer_num_0|code [0]),
	.oe(vcc),
	.combout(),
	.padio(code[0]));
// synopsys translate_off
defparam \code[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_42,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \code[1]~I (
	.datain(\u_sequencer_num_0|code [1]),
	.oe(vcc),
	.combout(),
	.padio(code[1]));
// synopsys translate_off
defparam \code[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_51,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \code[2]~I (
	.datain(\u_sequencer_num_0|code [2]),
	.oe(vcc),
	.combout(),
	.padio(code[2]));
// synopsys translate_off
defparam \code[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_50,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \code[3]~I (
	.datain(\u_sequencer_num_0|code [3]),
	.oe(vcc),
	.combout(),
	.padio(code[3]));
// synopsys translate_off
defparam \code[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_45,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \code[4]~I (
	.datain(\u_sequencer_num_1|code [0]),
	.oe(vcc),
	.combout(),
	.padio(code[4]));
// synopsys translate_off
defparam \code[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_48,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \code[5]~I (
	.datain(\u_sequencer_num_1|code [1]),
	.oe(vcc),
	.combout(),
	.padio(code[5]));
// synopsys translate_off
defparam \code[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_43,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \code[6]~I (
	.datain(\u_sequencer_num_1|code [2]),
	.oe(vcc),
	.combout(),
	.padio(code[6]));
// synopsys translate_off
defparam \code[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_49,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \code[7]~I (
	.datain(\u_sequencer_num_1|code [3]),
	.oe(vcc),
	.combout(),
	.padio(code[7]));
// synopsys translate_off
defparam \code[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_120,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \code[8]~I (
	.datain(\u_sequencer_num_2|code [0]),
	.oe(vcc),
	.combout(),
	.padio(code[8]));
// synopsys translate_off
defparam \code[8]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_119,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \code[9]~I (
	.datain(\u_sequencer_num_2|code [1]),
	.oe(vcc),
	.combout(),
	.padio(code[9]));
// synopsys translate_off
defparam \code[9]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_118,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \code[10]~I (
	.datain(\u_sequencer_num_2|code [2]),
	.oe(vcc),
	.combout(),
	.padio(code[10]));
// synopsys translate_off
defparam \code[10]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_117,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \code[11]~I (
	.datain(\u_sequencer_num_2|code [3]),
	.oe(vcc),
	.combout(),
	.padio(code[11]));
// synopsys translate_off
defparam \code[11]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_123,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \code[12]~I (
	.datain(\u_sequencer_num_3|code [0]),
	.oe(vcc),
	.combout(),
	.padio(code[12]));
// synopsys translate_off
defparam \code[12]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_58,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \code[13]~I (
	.datain(\u_sequencer_num_3|code [1]),
	.oe(vcc),
	.combout(),
	.padio(code[13]));
// synopsys translate_off
defparam \code[13]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_60,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \code[14]~I (
	.datain(\u_sequencer_num_3|code [2]),
	.oe(vcc),
	.combout(),
	.padio(code[14]));
// synopsys translate_off
defparam \code[14]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_125,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \code[15]~I (
	.datain(\u_sequencer_num_3|code [3]),
	.oe(vcc),
	.combout(),
	.padio(code[15]));
// synopsys translate_off
defparam \code[15]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_61,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \code[16]~I (
	.datain(\u_sequencer_num_4|code [0]),
	.oe(vcc),
	.combout(),
	.padio(code[16]));
// synopsys translate_off
defparam \code[16]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_63,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \code[17]~I (
	.datain(\u_sequencer_num_4|code [1]),
	.oe(vcc),
	.combout(),
	.padio(code[17]));
// synopsys translate_off
defparam \code[17]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_59,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \code[18]~I (
	.datain(\u_sequencer_num_4|code [2]),
	.oe(vcc),
	.combout(),
	.padio(code[18]));
// synopsys translate_off
defparam \code[18]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_62,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \code[19]~I (
	.datain(\u_sequencer_num_4|code [3]),
	.oe(vcc),
	.combout(),
	.padio(code[19]));
// synopsys translate_off
defparam \code[19]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_30,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \code[20]~I (
	.datain(\u_sequencer_eng|code [0]),
	.oe(vcc),
	.combout(),
	.padio(code[20]));
// synopsys translate_off
defparam \code[20]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \code[21]~I (
	.datain(!\u_sequencer_eng|code [1]),
	.oe(vcc),
	.combout(),
	.padio(code[21]));
// synopsys translate_off
defparam \code[21]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_29,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \code[22]~I (
	.datain(\u_sequencer_eng|code [2]),
	.oe(vcc),
	.combout(),
	.padio(code[22]));
// synopsys translate_off
defparam \code[22]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \code[23]~I (
	.datain(vcc),
	.oe(vcc),
	.combout(),
	.padio(code[23]));
// synopsys translate_off
defparam \code[23]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_55,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \code[24]~I (
	.datain(\u_sequencer_chi|code [0]),
	.oe(vcc),
	.combout(),
	.padio(code[24]));
// synopsys translate_off
defparam \code[24]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_132,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \code[25]~I (
	.datain(\u_sequencer_chi|code [1]),
	.oe(vcc),
	.combout(),
	.padio(code[25]));
// synopsys translate_off
defparam \code[25]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_133,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \code[26]~I (
	.datain(\u_sequencer_chi|code [2]),
	.oe(vcc),
	.combout(),
	.padio(code[26]));
// synopsys translate_off
defparam \code[26]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_134,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxii_io \code[27]~I (
	.datain(\u_sequencer_chi|code [3]),
	.oe(vcc),
	.combout(),
	.padio(code[27]));
// synopsys translate_off
defparam \code[27]~I .operation_mode = "output";
// synopsys translate_on

endmodule
