Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed May 30 00:58:13 2018
| Host         : LAPTOP-CQ3P38QL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -30.796     -971.530                     33                 5622        0.062        0.000                      0                 5622        3.000        0.000                       0                  1974  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                       ------------       ----------      --------------
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          
sys_clock                                                   {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         
  clkfbout_design_1_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.466        0.000                      0                  222        0.066        0.000                      0                  222       15.686        0.000                       0                   233  
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       11.663        0.000                      0                   46        0.386        0.000                      0                   46       16.166        0.000                       0                    39  
sys_clock                                                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_1_0                                 -30.796     -971.530                     33                 5354        0.062        0.000                      0                 5354        3.750        0.000                       0                  1698  
  clkfbout_design_1_clk_wiz_1_0                                                                                                                                                                               7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.466ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.466ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.938ns  (logic 0.704ns (23.961%)  route 2.234ns (76.039%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.381ns = ( 20.048 - 16.667 ) 
    Source Clock Delay      (SCD):    3.803ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080     2.080    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.176 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.627     3.803    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X35Y101        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y101        FDCE (Prop_fdce_C_Q)         0.456     4.259 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/Q
                         net (fo=3, routed)           1.035     5.294    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/tdi_shifter_reg[0][5]
    SLICE_X36Y101        LUT6 (Prop_lut6_I0_O)        0.124     5.418 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.656     6.074    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X37Y101        LUT5 (Prop_lut5_I0_O)        0.124     6.198 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.544     6.742    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X36Y102        FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783    18.450    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.541 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.507    20.048    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X36Y102        FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.397    20.445    
                         clock uncertainty           -0.035    20.410    
    SLICE_X36Y102        FDRE (Setup_fdre_C_CE)      -0.202    20.208    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         20.208    
                         arrival time                          -6.742    
  -------------------------------------------------------------------
                         slack                                 13.466    

Slack (MET) :             14.093ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.529ns  (logic 0.707ns (27.961%)  route 1.822ns (72.039%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.382ns = ( 36.715 - 33.333 ) 
    Source Clock Delay      (SCD):    3.803ns = ( 20.470 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    18.747    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.843 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.627    20.470    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X36Y102        FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDRE (Prop_fdre_C_Q)         0.459    20.929 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.815    21.744    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X35Y102        LUT6 (Prop_lut6_I4_O)        0.124    21.868 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           1.007    22.875    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_22_out__0
    SLICE_X31Y102        LUT6 (Prop_lut6_I1_O)        0.124    22.999 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    22.999    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X31Y102        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783    35.116    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.207 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.508    36.715    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X31Y102        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.380    37.095    
                         clock uncertainty           -0.035    37.060    
    SLICE_X31Y102        FDCE (Setup_fdce_C_D)        0.031    37.091    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         37.091    
                         arrival time                         -22.999    
  -------------------------------------------------------------------
                         slack                                 14.093    

Slack (MET) :             14.120ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.502ns  (logic 0.707ns (28.262%)  route 1.795ns (71.738%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.381ns = ( 36.714 - 33.333 ) 
    Source Clock Delay      (SCD):    3.803ns = ( 20.470 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    18.747    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.843 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.627    20.470    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X36Y102        FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDRE (Prop_fdre_C_Q)         0.459    20.929 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.621    21.550    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X36Y102        LUT6 (Prop_lut6_I0_O)        0.124    21.674 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.173    22.848    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X31Y105        LUT6 (Prop_lut6_I0_O)        0.124    22.972 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    22.972    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X31Y105        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783    35.116    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.207 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.507    36.714    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X31Y105        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.380    37.094    
                         clock uncertainty           -0.035    37.059    
    SLICE_X31Y105        FDCE (Setup_fdce_C_D)        0.032    37.091    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         37.091    
                         arrival time                         -22.972    
  -------------------------------------------------------------------
                         slack                                 14.120    

Slack (MET) :             14.122ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.499ns  (logic 0.707ns (28.296%)  route 1.792ns (71.704%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.381ns = ( 36.714 - 33.333 ) 
    Source Clock Delay      (SCD):    3.803ns = ( 20.470 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    18.747    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.843 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.627    20.470    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X36Y102        FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDRE (Prop_fdre_C_Q)         0.459    20.929 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.621    21.550    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X36Y102        LUT6 (Prop_lut6_I0_O)        0.124    21.674 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.170    22.845    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X31Y105        LUT4 (Prop_lut4_I0_O)        0.124    22.969 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    22.969    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X31Y105        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783    35.116    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.207 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.507    36.714    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X31Y105        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.380    37.094    
                         clock uncertainty           -0.035    37.059    
    SLICE_X31Y105        FDCE (Setup_fdce_C_D)        0.031    37.090    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         37.090    
                         arrival time                         -22.969    
  -------------------------------------------------------------------
                         slack                                 14.122    

Slack (MET) :             14.137ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.528ns  (logic 0.736ns (29.119%)  route 1.792ns (70.882%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.381ns = ( 36.714 - 33.333 ) 
    Source Clock Delay      (SCD):    3.803ns = ( 20.470 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    18.747    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.843 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.627    20.470    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X36Y102        FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDRE (Prop_fdre_C_Q)         0.459    20.929 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.621    21.550    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X36Y102        LUT6 (Prop_lut6_I0_O)        0.124    21.674 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.170    22.845    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X31Y105        LUT5 (Prop_lut5_I0_O)        0.153    22.998 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    22.998    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X31Y105        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783    35.116    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.207 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.507    36.714    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X31Y105        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.380    37.094    
                         clock uncertainty           -0.035    37.059    
    SLICE_X31Y105        FDCE (Setup_fdce_C_D)        0.075    37.134    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         37.134    
                         arrival time                         -22.998    
  -------------------------------------------------------------------
                         slack                                 14.137    

Slack (MET) :             14.203ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.418ns  (logic 0.707ns (29.245%)  route 1.711ns (70.755%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.381ns = ( 36.714 - 33.333 ) 
    Source Clock Delay      (SCD):    3.803ns = ( 20.470 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    18.747    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.843 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.627    20.470    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X36Y102        FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDRE (Prop_fdre_C_Q)         0.459    20.929 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.621    21.550    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X36Y102        LUT6 (Prop_lut6_I0_O)        0.124    21.674 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.089    22.763    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X31Y105        LUT2 (Prop_lut2_I0_O)        0.124    22.887 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    22.887    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X31Y105        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783    35.116    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.207 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.507    36.714    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X31Y105        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.380    37.094    
                         clock uncertainty           -0.035    37.059    
    SLICE_X31Y105        FDCE (Setup_fdce_C_D)        0.031    37.090    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         37.090    
                         arrival time                         -22.887    
  -------------------------------------------------------------------
                         slack                                 14.203    

Slack (MET) :             14.219ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.446ns  (logic 0.735ns (30.055%)  route 1.711ns (69.945%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.381ns = ( 36.714 - 33.333 ) 
    Source Clock Delay      (SCD):    3.803ns = ( 20.470 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    18.747    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.843 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.627    20.470    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X36Y102        FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDRE (Prop_fdre_C_Q)         0.459    20.929 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.621    21.550    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X36Y102        LUT6 (Prop_lut6_I0_O)        0.124    21.674 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.089    22.763    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X31Y105        LUT3 (Prop_lut3_I0_O)        0.152    22.915 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    22.915    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X31Y105        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783    35.116    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.207 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.507    36.714    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X31Y105        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.380    37.094    
                         clock uncertainty           -0.035    37.059    
    SLICE_X31Y105        FDCE (Setup_fdce_C_D)        0.075    37.134    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         37.134    
                         arrival time                         -22.915    
  -------------------------------------------------------------------
                         slack                                 14.219    

Slack (MET) :             14.226ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.440ns  (logic 0.707ns (28.978%)  route 1.733ns (71.022%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.381ns = ( 36.714 - 33.333 ) 
    Source Clock Delay      (SCD):    3.803ns = ( 20.470 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    18.747    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.843 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.627    20.470    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X36Y102        FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDRE (Prop_fdre_C_Q)         0.459    20.929 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.621    21.550    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X36Y102        LUT6 (Prop_lut6_I0_O)        0.124    21.674 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.112    22.786    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X30Y104        LUT3 (Prop_lut3_I0_O)        0.124    22.910 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    22.910    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X30Y104        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783    35.116    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.207 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.507    36.714    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X30Y104        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.380    37.094    
                         clock uncertainty           -0.035    37.059    
    SLICE_X30Y104        FDCE (Setup_fdce_C_D)        0.077    37.136    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         37.136    
                         arrival time                         -22.910    
  -------------------------------------------------------------------
                         slack                                 14.226    

Slack (MET) :             14.238ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.432ns  (logic 0.707ns (29.074%)  route 1.725ns (70.926%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.381ns = ( 36.714 - 33.333 ) 
    Source Clock Delay      (SCD):    3.803ns = ( 20.470 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    18.747    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.843 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.627    20.470    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X36Y102        FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDRE (Prop_fdre_C_Q)         0.459    20.929 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.621    21.550    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X36Y102        LUT6 (Prop_lut6_I0_O)        0.124    21.674 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.104    22.778    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X30Y104        LUT4 (Prop_lut4_I0_O)        0.124    22.902 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    22.902    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X30Y104        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783    35.116    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.207 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.507    36.714    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X30Y104        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.380    37.094    
                         clock uncertainty           -0.035    37.059    
    SLICE_X30Y104        FDCE (Setup_fdce_C_D)        0.081    37.140    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         37.140    
                         arrival time                         -22.902    
  -------------------------------------------------------------------
                         slack                                 14.238    

Slack (MET) :             14.247ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.460ns  (logic 0.735ns (29.881%)  route 1.725ns (70.119%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.381ns = ( 36.714 - 33.333 ) 
    Source Clock Delay      (SCD):    3.803ns = ( 20.470 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           2.080    18.747    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.843 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.627    20.470    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X36Y102        FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y102        FDRE (Prop_fdre_C_Q)         0.459    20.929 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.621    21.550    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X36Y102        LUT6 (Prop_lut6_I0_O)        0.124    21.674 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.104    22.778    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X30Y104        LUT5 (Prop_lut5_I0_O)        0.152    22.930 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    22.930    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X30Y104        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.783    35.116    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.207 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.507    36.714    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X30Y104        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.380    37.094    
                         clock uncertainty           -0.035    37.059    
    SLICE_X30Y104        FDCE (Setup_fdce_C_D)        0.118    37.177    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         37.177    
                         arrival time                         -22.930    
  -------------------------------------------------------------------
                         slack                                 14.247    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.534%)  route 0.256ns (64.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.826ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.563     1.425    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X45Y108        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y108        FDCE (Prop_fdce_C_Q)         0.141     1.566 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[21]/Q
                         net (fo=2, routed)           0.256     1.822    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[11]
    SLICE_X52Y109        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.828     1.826    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X52Y109        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/C
                         clock pessimism             -0.140     1.686    
    SLICE_X52Y109        FDCE (Hold_fdce_C_D)         0.070     1.756    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.612%)  route 0.255ns (64.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.826ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.140ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.563     1.425    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X45Y108        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y108        FDCE (Prop_fdce_C_Q)         0.141     1.566 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[22]/Q
                         net (fo=3, routed)           0.255     1.821    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[10]
    SLICE_X52Y109        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.828     1.826    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X52Y109        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[21]/C
                         clock pessimism             -0.140     1.686    
    SLICE_X52Y109        FDCE (Hold_fdce_C_D)         0.066     1.752    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.752    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.754%)  route 0.117ns (45.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.571     1.433    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X28Y97         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDPE (Prop_fdpe_C_Q)         0.141     1.574 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.117     1.691    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X30Y96         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.840     1.837    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X30Y96         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.369     1.468    
    SLICE_X30Y96         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.585    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.838ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.571     1.433    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X28Y97         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDCE (Prop_fdce_C_Q)         0.141     1.574 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2/Q
                         net (fo=1, routed)           0.118     1.692    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_2_n_0
    SLICE_X29Y97         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.841     1.838    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X29Y97         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3/C
                         clock pessimism             -0.392     1.446    
    SLICE_X29Y97         FDCE (Hold_fdce_C_D)         0.075     1.521    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_3
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.291%)  route 0.119ns (45.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.834ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.567     1.429    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Dbg_Clk
    SLICE_X32Y106        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y106        FDCE (Prop_fdce_C_Q)         0.141     1.570 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.119     1.689    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU_n_0
    SLICE_X32Y107        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.836     1.834    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y107        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]/C
                         clock pessimism             -0.390     1.444    
    SLICE_X32Y107        FDCE (Hold_fdce_C_D)         0.070     1.514    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.037%)  route 0.120ns (45.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.830ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.563     1.425    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X45Y108        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y108        FDCE (Prop_fdce_C_Q)         0.141     1.566 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[19]/Q
                         net (fo=2, routed)           0.120     1.686    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[13]
    SLICE_X45Y107        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.832     1.830    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X45Y107        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/C
                         clock pessimism             -0.389     1.441    
    SLICE_X45Y107        FDCE (Hold_fdce_C_D)         0.070     1.511    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.838ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.392ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.571     1.433    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X29Y98         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y98         FDCE (Prop_fdce_C_Q)         0.141     1.574 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9/Q
                         net (fo=1, routed)           0.118     1.692    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_9_n_0
    SLICE_X28Y98         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.841     1.838    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X28Y98         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10/C
                         clock pessimism             -0.392     1.446    
    SLICE_X28Y98         FDCE (Hold_fdce_C_D)         0.070     1.516    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_10
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.692    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.830ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.389ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.563     1.425    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X45Y108        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y108        FDCE (Prop_fdce_C_Q)         0.141     1.566 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[20]/Q
                         net (fo=2, routed)           0.122     1.688    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[12]
    SLICE_X45Y107        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.832     1.830    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X45Y107        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]/C
                         clock pessimism             -0.389     1.441    
    SLICE_X45Y107        FDCE (Hold_fdce_C_D)         0.066     1.507    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.688    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.837ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.570     1.432    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X31Y97         FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDPE (Prop_fdpe_C_Q)         0.141     1.573 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.170     1.743    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[30]
    SLICE_X30Y96         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.840     1.837    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X30Y96         SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
                         clock pessimism             -0.390     1.447    
    SLICE_X30Y96         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.562    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.639%)  route 0.137ns (49.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.836     0.836    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.862 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.566     1.428    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y110        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y110        FDCE (Prop_fdce_C_Q)         0.141     1.569 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/Q
                         net (fo=3, routed)           0.137     1.707    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[4]
    SLICE_X30Y111        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.968     0.968    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.997 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.836     1.833    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X30Y111        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]/C
                         clock pessimism             -0.369     1.464    
    SLICE_X30Y111        FDCE (Hold_fdce_C_D)         0.060     1.524    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.182    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y0  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X33Y106  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X54Y110  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X32Y106  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X30Y107  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X30Y111  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X36Y113  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X30Y111  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X30Y111  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X15Y113  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X34Y103  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X34Y103  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X34Y103  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X34Y103  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y106  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y105  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y106  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y106  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y106  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y105  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[5].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y96   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y96   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X30Y96   design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X42Y113  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X42Y113  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X34Y117  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X38Y122  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X30Y106  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X30Y105  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X30Y106  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       11.663ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.386ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.663ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.724ns  (logic 1.174ns (24.851%)  route 3.550ns (75.149%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.181ns = ( 35.514 - 33.333 ) 
    Source Clock Delay      (SCD):    2.362ns = ( 19.028 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.362    19.028    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y102        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDCE (Prop_fdce_C_Q)         0.340    19.368 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          1.166    20.535    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[3]
    SLICE_X34Y104        LUT3 (Prop_lut3_I2_O)        0.146    20.681 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=3, routed)           0.467    21.147    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X34Y104        LUT4 (Prop_lut4_I2_O)        0.357    21.504 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.844    22.348    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3_n_0
    SLICE_X33Y104        LUT5 (Prop_lut5_I3_O)        0.331    22.679 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.074    23.752    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X40Y107        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.181    35.514    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X40Y107        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.234    35.748    
                         clock uncertainty           -0.035    35.713    
    SLICE_X40Y107        FDCE (Setup_fdce_C_CE)      -0.298    35.415    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.415    
                         arrival time                         -23.752    
  -------------------------------------------------------------------
                         slack                                 11.663    

Slack (MET) :             12.016ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.395ns  (logic 1.174ns (26.712%)  route 3.221ns (73.288%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.206ns = ( 35.539 - 33.333 ) 
    Source Clock Delay      (SCD):    2.362ns = ( 19.028 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.362    19.028    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y102        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDCE (Prop_fdce_C_Q)         0.340    19.368 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          1.166    20.535    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[3]
    SLICE_X34Y104        LUT3 (Prop_lut3_I2_O)        0.146    20.681 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=3, routed)           0.467    21.147    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X34Y104        LUT4 (Prop_lut4_I2_O)        0.357    21.504 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.844    22.348    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3_n_0
    SLICE_X33Y104        LUT5 (Prop_lut5_I3_O)        0.331    22.679 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.744    23.423    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X40Y108        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.206    35.539    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X40Y108        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.234    35.773    
                         clock uncertainty           -0.035    35.738    
    SLICE_X40Y108        FDCE (Setup_fdce_C_CE)      -0.298    35.440    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         35.440    
                         arrival time                         -23.423    
  -------------------------------------------------------------------
                         slack                                 12.016    

Slack (MET) :             12.016ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.395ns  (logic 1.174ns (26.712%)  route 3.221ns (73.288%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.206ns = ( 35.539 - 33.333 ) 
    Source Clock Delay      (SCD):    2.362ns = ( 19.028 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.362    19.028    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y102        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDCE (Prop_fdce_C_Q)         0.340    19.368 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          1.166    20.535    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[3]
    SLICE_X34Y104        LUT3 (Prop_lut3_I2_O)        0.146    20.681 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=3, routed)           0.467    21.147    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X34Y104        LUT4 (Prop_lut4_I2_O)        0.357    21.504 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.844    22.348    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3_n_0
    SLICE_X33Y104        LUT5 (Prop_lut5_I3_O)        0.331    22.679 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.744    23.423    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X40Y108        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.206    35.539    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X40Y108        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.234    35.773    
                         clock uncertainty           -0.035    35.738    
    SLICE_X40Y108        FDCE (Setup_fdce_C_CE)      -0.298    35.440    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         35.440    
                         arrival time                         -23.423    
  -------------------------------------------------------------------
                         slack                                 12.016    

Slack (MET) :             12.016ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.395ns  (logic 1.174ns (26.712%)  route 3.221ns (73.288%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.206ns = ( 35.539 - 33.333 ) 
    Source Clock Delay      (SCD):    2.362ns = ( 19.028 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.362    19.028    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y102        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDCE (Prop_fdce_C_Q)         0.340    19.368 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          1.166    20.535    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[3]
    SLICE_X34Y104        LUT3 (Prop_lut3_I2_O)        0.146    20.681 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=3, routed)           0.467    21.147    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X34Y104        LUT4 (Prop_lut4_I2_O)        0.357    21.504 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.844    22.348    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3_n_0
    SLICE_X33Y104        LUT5 (Prop_lut5_I3_O)        0.331    22.679 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.744    23.423    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X40Y108        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.206    35.539    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X40Y108        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.234    35.773    
                         clock uncertainty           -0.035    35.738    
    SLICE_X40Y108        FDCE (Setup_fdce_C_CE)      -0.298    35.440    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         35.440    
                         arrival time                         -23.423    
  -------------------------------------------------------------------
                         slack                                 12.016    

Slack (MET) :             12.016ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.395ns  (logic 1.174ns (26.712%)  route 3.221ns (73.288%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.206ns = ( 35.539 - 33.333 ) 
    Source Clock Delay      (SCD):    2.362ns = ( 19.028 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.362    19.028    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y102        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDCE (Prop_fdce_C_Q)         0.340    19.368 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          1.166    20.535    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[3]
    SLICE_X34Y104        LUT3 (Prop_lut3_I2_O)        0.146    20.681 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=3, routed)           0.467    21.147    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X34Y104        LUT4 (Prop_lut4_I2_O)        0.357    21.504 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.844    22.348    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3_n_0
    SLICE_X33Y104        LUT5 (Prop_lut5_I3_O)        0.331    22.679 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.744    23.423    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X40Y108        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.206    35.539    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X40Y108        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.234    35.773    
                         clock uncertainty           -0.035    35.738    
    SLICE_X40Y108        FDCE (Setup_fdce_C_CE)      -0.298    35.440    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         35.440    
                         arrival time                         -23.423    
  -------------------------------------------------------------------
                         slack                                 12.016    

Slack (MET) :             12.086ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.307ns  (logic 1.174ns (27.258%)  route 3.133ns (72.742%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.187ns = ( 35.520 - 33.333 ) 
    Source Clock Delay      (SCD):    2.362ns = ( 19.028 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.362    19.028    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y102        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDCE (Prop_fdce_C_Q)         0.340    19.368 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          1.166    20.535    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[3]
    SLICE_X34Y104        LUT3 (Prop_lut3_I2_O)        0.146    20.681 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=3, routed)           0.467    21.147    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X34Y104        LUT4 (Prop_lut4_I2_O)        0.357    21.504 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.844    22.348    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3_n_0
    SLICE_X33Y104        LUT5 (Prop_lut5_I3_O)        0.331    22.679 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.656    23.335    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X39Y106        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.187    35.520    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X39Y106        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.234    35.754    
                         clock uncertainty           -0.035    35.719    
    SLICE_X39Y106        FDCE (Setup_fdce_C_CE)      -0.298    35.421    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.421    
                         arrival time                         -23.335    
  -------------------------------------------------------------------
                         slack                                 12.086    

Slack (MET) :             12.530ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.001ns  (logic 1.174ns (29.343%)  route 2.827ns (70.658%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.323ns = ( 35.656 - 33.333 ) 
    Source Clock Delay      (SCD):    2.362ns = ( 19.028 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.362    19.028    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y102        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDCE (Prop_fdce_C_Q)         0.340    19.368 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          1.166    20.535    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[3]
    SLICE_X34Y104        LUT3 (Prop_lut3_I2_O)        0.146    20.681 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=3, routed)           0.467    21.147    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X34Y104        LUT4 (Prop_lut4_I2_O)        0.357    21.504 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.457    21.961    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3_n_0
    SLICE_X32Y104        LUT5 (Prop_lut5_I4_O)        0.331    22.292 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.737    23.029    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X30Y109        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.323    35.656    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X30Y109        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.234    35.890    
                         clock uncertainty           -0.035    35.855    
    SLICE_X30Y109        FDCE (Setup_fdce_C_CE)      -0.295    35.560    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         35.560    
                         arrival time                         -23.029    
  -------------------------------------------------------------------
                         slack                                 12.530    

Slack (MET) :             12.530ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.001ns  (logic 1.174ns (29.343%)  route 2.827ns (70.658%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.323ns = ( 35.656 - 33.333 ) 
    Source Clock Delay      (SCD):    2.362ns = ( 19.028 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.362    19.028    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y102        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDCE (Prop_fdce_C_Q)         0.340    19.368 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          1.166    20.535    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[3]
    SLICE_X34Y104        LUT3 (Prop_lut3_I2_O)        0.146    20.681 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=3, routed)           0.467    21.147    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X34Y104        LUT4 (Prop_lut4_I2_O)        0.357    21.504 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.457    21.961    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3_n_0
    SLICE_X32Y104        LUT5 (Prop_lut5_I4_O)        0.331    22.292 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.737    23.029    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X30Y109        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.323    35.656    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X30Y109        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.234    35.890    
                         clock uncertainty           -0.035    35.855    
    SLICE_X30Y109        FDCE (Setup_fdce_C_CE)      -0.295    35.560    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         35.560    
                         arrival time                         -23.029    
  -------------------------------------------------------------------
                         slack                                 12.530    

Slack (MET) :             12.580ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.367ns  (logic 1.174ns (26.883%)  route 3.193ns (73.117%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.613ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.741ns = ( 36.074 - 33.333 ) 
    Source Clock Delay      (SCD):    2.362ns = ( 19.028 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.362    19.028    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y102        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDCE (Prop_fdce_C_Q)         0.340    19.368 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          1.166    20.535    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[3]
    SLICE_X34Y104        LUT3 (Prop_lut3_I2_O)        0.146    20.681 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=3, routed)           0.467    21.147    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X34Y104        LUT4 (Prop_lut4_I2_O)        0.357    21.504 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.844    22.348    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3_n_0
    SLICE_X33Y104        LUT5 (Prop_lut5_I3_O)        0.331    22.679 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.716    23.395    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X29Y109        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.741    36.074    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X29Y109        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.234    36.308    
                         clock uncertainty           -0.035    36.273    
    SLICE_X29Y109        FDCE (Setup_fdce_C_CE)      -0.298    35.975    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.975    
                         arrival time                         -23.395    
  -------------------------------------------------------------------
                         slack                                 12.580    

Slack (MET) :             12.604ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.215ns  (logic 1.174ns (27.853%)  route 3.041ns (72.147%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.485ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.613ns = ( 35.946 - 33.333 ) 
    Source Clock Delay      (SCD):    2.362ns = ( 19.028 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.362    19.028    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y102        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y102        FDCE (Prop_fdce_C_Q)         0.340    19.368 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/Q
                         net (fo=12, routed)          1.166    20.535    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[3]
    SLICE_X34Y104        LUT3 (Prop_lut3_I2_O)        0.146    20.681 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[4]_INST_0/O
                         net (fo=3, routed)           0.467    21.147    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[4]
    SLICE_X34Y104        LUT4 (Prop_lut4_I2_O)        0.357    21.504 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=4, routed)           0.844    22.348    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3_n_0
    SLICE_X33Y104        LUT5 (Prop_lut5_I3_O)        0.331    22.679 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.564    23.243    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X32Y109        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          2.613    35.946    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X32Y109        FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.234    36.180    
                         clock uncertainty           -0.035    36.145    
    SLICE_X32Y109        FDCE (Setup_fdce_C_CE)      -0.298    35.847    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.847    
                         arrival time                         -23.243    
  -------------------------------------------------------------------
                         slack                                 12.604    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.564ns  (logic 0.157ns (27.855%)  route 0.407ns (72.145%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.145ns = ( 17.811 - 16.667 ) 
    Source Clock Delay      (SCD):    0.800ns = ( 17.467 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.800    17.467    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X35Y98         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDCE (Prop_fdce_C_Q)         0.112    17.579 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.190    17.769    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][0]
    SLICE_X35Y99         LUT5 (Prop_lut5_I1_O)        0.045    17.814 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.216    18.031    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X34Y102        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.145    17.811    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y102        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.094    17.717    
    SLICE_X34Y102        FDCE (Hold_fdce_C_CE)       -0.073    17.644    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.644    
                         arrival time                          18.031    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.564ns  (logic 0.157ns (27.855%)  route 0.407ns (72.145%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.145ns = ( 17.811 - 16.667 ) 
    Source Clock Delay      (SCD):    0.800ns = ( 17.467 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.800    17.467    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X35Y98         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDCE (Prop_fdce_C_Q)         0.112    17.579 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.190    17.769    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][0]
    SLICE_X35Y99         LUT5 (Prop_lut5_I1_O)        0.045    17.814 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.216    18.031    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X34Y102        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.145    17.811    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y102        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.094    17.717    
    SLICE_X34Y102        FDCE (Hold_fdce_C_CE)       -0.073    17.644    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.644    
                         arrival time                          18.031    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.564ns  (logic 0.157ns (27.855%)  route 0.407ns (72.145%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.145ns = ( 17.811 - 16.667 ) 
    Source Clock Delay      (SCD):    0.800ns = ( 17.467 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.800    17.467    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X35Y98         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDCE (Prop_fdce_C_Q)         0.112    17.579 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.190    17.769    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][0]
    SLICE_X35Y99         LUT5 (Prop_lut5_I1_O)        0.045    17.814 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.216    18.031    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X34Y102        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.145    17.811    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y102        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.094    17.717    
    SLICE_X34Y102        FDCE (Hold_fdce_C_CE)       -0.073    17.644    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.644    
                         arrival time                          18.031    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.564ns  (logic 0.157ns (27.855%)  route 0.407ns (72.145%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.145ns = ( 17.811 - 16.667 ) 
    Source Clock Delay      (SCD):    0.800ns = ( 17.467 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.800    17.467    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X35Y98         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDCE (Prop_fdce_C_Q)         0.112    17.579 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.190    17.769    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][0]
    SLICE_X35Y99         LUT5 (Prop_lut5_I1_O)        0.045    17.814 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.216    18.031    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X34Y102        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.145    17.811    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y102        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.094    17.717    
    SLICE_X34Y102        FDCE (Hold_fdce_C_CE)       -0.073    17.644    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]
  -------------------------------------------------------------------
                         required time                        -17.644    
                         arrival time                          18.031    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.157ns (31.348%)  route 0.344ns (68.652%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.127ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.153ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.974     0.974    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y103        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y103        FDCE (Prop_fdce_C_Q)         0.112     1.086 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.344     1.430    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X36Y103        LUT3 (Prop_lut3_I2_O)        0.045     1.475 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.475    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X36Y103        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.127     1.127    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X36Y103        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.153     0.974    
    SLICE_X36Y103        FDCE (Hold_fdce_C_D)         0.055     1.029    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.624ns  (logic 0.157ns (25.164%)  route 0.467ns (74.835%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.145ns = ( 17.811 - 16.667 ) 
    Source Clock Delay      (SCD):    0.800ns = ( 17.467 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.800    17.467    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X35Y98         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDCE (Prop_fdce_C_Q)         0.112    17.579 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.190    17.769    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][0]
    SLICE_X35Y99         LUT5 (Prop_lut5_I1_O)        0.045    17.814 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.276    18.091    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X35Y102        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.145    17.811    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y102        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.094    17.717    
    SLICE_X35Y102        FDCE (Hold_fdce_C_CE)       -0.075    17.642    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.642    
                         arrival time                          18.091    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.624ns  (logic 0.157ns (25.164%)  route 0.467ns (74.835%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.145ns = ( 17.811 - 16.667 ) 
    Source Clock Delay      (SCD):    0.800ns = ( 17.467 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.800    17.467    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X35Y98         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDCE (Prop_fdce_C_Q)         0.112    17.579 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.190    17.769    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][0]
    SLICE_X35Y99         LUT5 (Prop_lut5_I1_O)        0.045    17.814 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.276    18.091    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X35Y102        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.145    17.811    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y102        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.094    17.717    
    SLICE_X35Y102        FDCE (Hold_fdce_C_CE)       -0.075    17.642    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.642    
                         arrival time                          18.091    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.624ns  (logic 0.157ns (25.164%)  route 0.467ns (74.835%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.145ns = ( 17.811 - 16.667 ) 
    Source Clock Delay      (SCD):    0.800ns = ( 17.467 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.800    17.467    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X35Y98         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDCE (Prop_fdce_C_Q)         0.112    17.579 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.190    17.769    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][0]
    SLICE_X35Y99         LUT5 (Prop_lut5_I1_O)        0.045    17.814 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.276    18.091    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X35Y102        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.145    17.811    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y102        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.094    17.717    
    SLICE_X35Y102        FDCE (Hold_fdce_C_CE)       -0.075    17.642    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -17.642    
                         arrival time                          18.091    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.624ns  (logic 0.157ns (25.164%)  route 0.467ns (74.835%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.145ns = ( 17.811 - 16.667 ) 
    Source Clock Delay      (SCD):    0.800ns = ( 17.467 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.800    17.467    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X35Y98         FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDCE (Prop_fdce_C_Q)         0.112    17.579 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/Q
                         net (fo=8, routed)           0.190    17.769    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][0]
    SLICE_X35Y99         LUT5 (Prop_lut5_I1_O)        0.045    17.814 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.276    18.091    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X35Y102        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          1.145    17.811    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X35Y102        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.094    17.717    
    SLICE_X35Y102        FDCE (Hold_fdce_C_CE)       -0.075    17.642    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -17.642    
                         arrival time                          18.091    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.477ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.157ns (29.435%)  route 0.376ns (70.565%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.999ns
    Source Clock Delay      (SCD):    0.866ns
    Clock Pessimism Removal (CPR):    0.133ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.866     0.866    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y102        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y102        FDCE (Prop_fdce_C_Q)         0.112     0.978 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.376     1.354    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X33Y102        LUT3 (Prop_lut3_I2_O)        0.045     1.399 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.399    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X33Y102        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=39, routed)          0.999     0.999    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X33Y102        FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.133     0.866    
    SLICE_X33Y102        FDCE (Hold_fdce_C_D)         0.056     0.922    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.477    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X36Y103  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X36Y103  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X35Y103  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X34Y102  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X34Y102  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X34Y102  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X34Y102  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X35Y102  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X35Y102  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X35Y102  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X36Y103  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X36Y103  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X30Y109  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X30Y109  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X30Y109  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X30Y109  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X34Y101  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X34Y101  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X36Y101  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X34Y101  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X34Y102  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X34Y102  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X34Y102  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X34Y102  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y102  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y102  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y102  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X35Y102  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X36Y103  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X36Y103  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Setup :           33  Failing Endpoints,  Worst Slack      -30.796ns,  Total Violation     -971.530ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -30.796ns  (required time - arrival time)
  Source:                 design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/slv_reg4_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        40.736ns  (logic 10.316ns (25.324%)  route 30.420ns (74.676%))
  Logic Levels:           55  (LUT2=1 LUT4=11 LUT5=7 LUT6=14 MUXF7=11 MUXF8=11)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 8.651 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1696, routed)        1.809    -0.731    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y162        FDRE                                         r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/slv_reg4_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y162        FDRE (Prop_fdre_C_Q)         0.456    -0.275 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/slv_reg4_reg[9]/Q
                         net (fo=35, routed)          0.911     0.636    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/cipherKey[9]
    SLICE_X8Y162         LUT2 (Prop_lut2_I1_O)        0.124     0.760 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_2__26/O
                         net (fo=32, routed)          1.130     1.890    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_initalAddRoundKey[2][3]_165[1]
    SLICE_X8Y164         LUT6 (Prop_lut6_I1_O)        0.124     2.014 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b1__50/O
                         net (fo=1, routed)           0.000     2.014    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR1/slv_reg0_reg[8]_3
    SLICE_X8Y164         MUXF7 (Prop_muxf7_I0_O)      0.241     2.255 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR1/SubBoxMem[0]_inferred__10/g0_b0_i_34/O
                         net (fo=1, routed)           0.000     2.255    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR1/SubBoxMem[0]_inferred__10/g0_b0_i_34_n_0
    SLICE_X8Y164         MUXF8 (Prop_muxf8_I0_O)      0.098     2.353 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR1/SubBoxMem[0]_inferred__10/g0_b0_i_27/O
                         net (fo=5, routed)           1.016     3.369    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r1_sb[2][3]_181[1]
    SLICE_X3Y166         LUT4 (Prop_lut4_I0_O)        0.319     3.688 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_44__1/O
                         net (fo=1, routed)           0.578     4.266    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_44__1_n_0
    SLICE_X7Y164         LUT4 (Prop_lut4_I3_O)        0.124     4.390 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_15__26/O
                         net (fo=1, routed)           0.759     5.149    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r1_mc[0][1]_186[1]
    SLICE_X20Y164        LUT6 (Prop_lut6_I5_O)        0.124     5.273 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_2__41/O
                         net (fo=32, routed)          1.276     6.549    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR1[0][1]_15[1]
    SLICE_X21Y158        LUT6 (Prop_lut6_I1_O)        0.124     6.673 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g3_b7__56/O
                         net (fo=1, routed)           0.000     6.673    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR2/slv_reg6_reg[25]_30
    SLICE_X21Y158        MUXF7 (Prop_muxf7_I1_O)      0.217     6.890 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR2/SubBoxMem[0]_inferred__0/g0_b0_i_39/O
                         net (fo=1, routed)           0.000     6.890    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR2/SubBoxMem[0]_inferred__0/g0_b0_i_39_n_0
    SLICE_X21Y158        MUXF8 (Prop_muxf8_I1_O)      0.094     6.984 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR2/SubBoxMem[0]_inferred__0/g0_b0_i_8/O
                         net (fo=11, routed)          0.564     7.548    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r2_sb[0][1]_191[7]
    SLICE_X18Y157        LUT5 (Prop_lut5_I1_O)        0.316     7.864 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_8__43/O
                         net (fo=1, routed)           0.742     8.606    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_8__43_n_0
    SLICE_X24Y158        LUT4 (Prop_lut4_I0_O)        0.124     8.730 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_2__88/O
                         net (fo=32, routed)          1.394    10.124    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR2[3][1]_75[1]
    SLICE_X37Y158        LUT6 (Prop_lut6_I1_O)        0.124    10.248 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g1_b1__84/O
                         net (fo=1, routed)           0.000    10.248    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR3/slv_reg7_reg[0]_36
    SLICE_X37Y158        MUXF7 (Prop_muxf7_I1_O)      0.245    10.493 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR3/SubBoxMem[0]_inferred__12/g0_b0_i_20/O
                         net (fo=1, routed)           0.000    10.493    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR3/SubBoxMem[0]_inferred__12/g0_b0_i_20_n_0
    SLICE_X37Y158        MUXF8 (Prop_muxf8_I0_O)      0.104    10.597 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR3/SubBoxMem[0]_inferred__12/g0_b0_i_8/O
                         net (fo=5, routed)           1.154    11.751    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r3_sb[3][1]_219[1]
    SLICE_X49Y153        LUT4 (Prop_lut4_I3_O)        0.316    12.067 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_8__54/O
                         net (fo=1, routed)           0.600    12.667    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_8__54_n_0
    SLICE_X50Y153        LUT6 (Prop_lut6_I0_O)        0.124    12.791 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_2__107/O
                         net (fo=32, routed)          1.210    14.002    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR3[2][2]_39[1]
    SLICE_X49Y154        LUT6 (Prop_lut6_I1_O)        0.124    14.126 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g1_b2__97/O
                         net (fo=1, routed)           0.000    14.126    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR4/slv_reg6_reg[8]_8
    SLICE_X49Y154        MUXF7 (Prop_muxf7_I1_O)      0.245    14.371 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR4/SubBoxMem[0]_inferred__9/g0_b0_i_58/O
                         net (fo=1, routed)           0.000    14.371    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR4/SubBoxMem[0]_inferred__9/g0_b0_i_58_n_0
    SLICE_X49Y154        MUXF8 (Prop_muxf8_I0_O)      0.104    14.475 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR4/SubBoxMem[0]_inferred__9/g0_b0_i_19/O
                         net (fo=5, routed)           0.992    15.467    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r4_sb[2][2]_237[2]
    SLICE_X52Y155        LUT5 (Prop_lut5_I2_O)        0.316    15.783 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_10__49/O
                         net (fo=1, routed)           0.562    16.345    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_10__49_n_0
    SLICE_X52Y157        LUT4 (Prop_lut4_I2_O)        0.124    16.469 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_4__114/O
                         net (fo=32, routed)          1.097    17.566    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR4[1][0]_96[3]
    SLICE_X55Y160        LUT6 (Prop_lut6_I3_O)        0.124    17.690 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b3__107/O
                         net (fo=1, routed)           0.000    17.690    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR5/slv_reg4_reg[15]_11
    SLICE_X55Y160        MUXF7 (Prop_muxf7_I0_O)      0.238    17.928 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR5/SubBoxMem[0]_inferred__3/g0_b0_i_15/O
                         net (fo=1, routed)           0.000    17.928    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR5/SubBoxMem[0]_inferred__3/g0_b0_i_15_n_0
    SLICE_X55Y160        MUXF8 (Prop_muxf8_I0_O)      0.104    18.032 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR5/SubBoxMem[0]_inferred__3/g0_b0_i_10__0/O
                         net (fo=5, routed)           1.137    19.169    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r5_sb[1][0]_255[3]
    SLICE_X50Y166        LUT4 (Prop_lut4_I1_O)        0.316    19.485 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_22__21/O
                         net (fo=1, routed)           0.648    20.133    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_22__21_n_0
    SLICE_X48Y166        LUT5 (Prop_lut5_I3_O)        0.124    20.257 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_4__137/O
                         net (fo=32, routed)          1.220    21.477    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR5[0][3]_107[3]
    SLICE_X42Y168        LUT6 (Prop_lut6_I3_O)        0.124    21.601 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b4__122/O
                         net (fo=1, routed)           0.000    21.601    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR6/slv_reg6_reg[24]_47
    SLICE_X42Y168        MUXF7 (Prop_muxf7_I0_O)      0.241    21.842 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR6/SubBoxMem[0]_inferred__2/g0_b0_i_69/O
                         net (fo=1, routed)           0.000    21.842    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR6/SubBoxMem[0]_inferred__2/g0_b0_i_69_n_0
    SLICE_X42Y168        MUXF8 (Prop_muxf8_I0_O)      0.098    21.940 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR6/SubBoxMem[0]_inferred__2/g0_b0_i_27/O
                         net (fo=5, routed)           1.037    22.977    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r6_sb[0][3]_278[4]
    SLICE_X44Y172        LUT4 (Prop_lut4_I0_O)        0.319    23.296 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_11__73/O
                         net (fo=1, routed)           0.960    24.256    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_11__73_n_0
    SLICE_X44Y175        LUT5 (Prop_lut5_I0_O)        0.124    24.380 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_5__149/O
                         net (fo=32, routed)          0.905    25.284    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR6[2][3]_117[4]
    SLICE_X44Y174        LUT6 (Prop_lut6_I4_O)        0.124    25.408 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g2_b4__146/O
                         net (fo=1, routed)           0.000    25.408    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR7/slv_reg6_reg[8]_49
    SLICE_X44Y174        MUXF7 (Prop_muxf7_I0_O)      0.212    25.620 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR7/SubBoxMem[0]_inferred__10/g0_b0_i_27/O
                         net (fo=1, routed)           0.000    25.620    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR7/SubBoxMem[0]_inferred__10/g0_b0_i_27_n_0
    SLICE_X44Y174        MUXF8 (Prop_muxf8_I1_O)      0.094    25.714 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR7/SubBoxMem[0]_inferred__10/g0_b0_i_19/O
                         net (fo=5, routed)           1.123    26.838    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r7_sb[2][3]_310[4]
    SLICE_X38Y180        LUT4 (Prop_lut4_I0_O)        0.342    27.180 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_31__3/O
                         net (fo=1, routed)           0.416    27.596    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_31__3_n_0
    SLICE_X37Y180        LUT4 (Prop_lut4_I3_O)        0.328    27.924 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_11__75/O
                         net (fo=1, routed)           0.588    28.512    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r7_mc[0][1]_315[4]
    SLICE_X31Y180        LUT4 (Prop_lut4_I3_O)        0.124    28.636 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_5__32/O
                         net (fo=32, routed)          0.931    29.566    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR7[0][1]_8[4]
    SLICE_X32Y181        LUT6 (Prop_lut6_I4_O)        0.124    29.690 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g3_b1__152/O
                         net (fo=1, routed)           0.000    29.690    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR8/slv_reg7_reg[24]_6
    SLICE_X32Y181        MUXF7 (Prop_muxf7_I1_O)      0.217    29.907 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR8/SubBoxMem[0]_inferred__0/g0_b0_i_52/O
                         net (fo=1, routed)           0.000    29.907    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR8/SubBoxMem[0]_inferred__0/g0_b0_i_52_n_0
    SLICE_X32Y181        MUXF8 (Prop_muxf8_I1_O)      0.094    30.001 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR8/SubBoxMem[0]_inferred__0/g0_b0_i_16/O
                         net (fo=5, routed)           1.264    31.266    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r8_sb[0][1]_320[1]
    SLICE_X28Y185        LUT5 (Prop_lut5_I2_O)        0.316    31.582 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_7__75/O
                         net (fo=1, routed)           0.584    32.166    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_7__75_n_0
    SLICE_X26Y187        LUT4 (Prop_lut4_I0_O)        0.124    32.290 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_2__170/O
                         net (fo=32, routed)          1.241    33.531    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR8[3][1]_138[1]
    SLICE_X24Y189        LUT6 (Prop_lut6_I1_O)        0.124    33.655 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g1_b7__180/O
                         net (fo=1, routed)           0.000    33.655    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR9/slv_reg7_reg[0]_28
    SLICE_X24Y189        MUXF7 (Prop_muxf7_I1_O)      0.245    33.900 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR9/SubBoxMem[0]_inferred__12/g0_b0_i_37__0/O
                         net (fo=1, routed)           0.000    33.900    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR9/SubBoxMem[0]_inferred__12/g0_b0_i_37__0_n_0
    SLICE_X24Y189        MUXF8 (Prop_muxf8_I0_O)      0.104    34.004 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR9/SubBoxMem[0]_inferred__12/g0_b0_i_20__0/O
                         net (fo=11, routed)          1.040    35.044    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r9_sb[3][1]_352[7]
    SLICE_X22Y188        LUT5 (Prop_lut5_I3_O)        0.316    35.360 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_11__98/O
                         net (fo=1, routed)           0.665    36.025    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_11__98_n_0
    SLICE_X22Y184        LUT5 (Prop_lut5_I0_O)        0.124    36.149 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_4__189/O
                         net (fo=32, routed)          1.387    37.536    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR9[3][2]_52[3]
    SLICE_X21Y180        LUT6 (Prop_lut6_I3_O)        0.124    37.660 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g3_b6__197/O
                         net (fo=1, routed)           0.000    37.660    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR10/slv_reg6_reg[0]_26
    SLICE_X21Y180        MUXF7 (Prop_muxf7_I1_O)      0.217    37.877 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR10/SubBoxMem[0]_inferred__13/axi_rdata_reg[6]_i_24/O
                         net (fo=1, routed)           0.000    37.877    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR10/SubBoxMem[0]_inferred__13/axi_rdata_reg[6]_i_24_n_0
    SLICE_X21Y180        MUXF8 (Prop_muxf8_I1_O)      0.094    37.971 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR10/SubBoxMem[0]_inferred__13/axi_rdata_reg[6]_i_15/O
                         net (fo=1, routed)           0.648    38.620    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r10_sb[3][2]_377[6]
    SLICE_X19Y180        LUT6 (Prop_lut6_I5_O)        0.316    38.936 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata[6]_i_8/O
                         net (fo=1, routed)           0.639    39.575    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/aes_out[6]
    SLICE_X19Y179        LUT6 (Prop_lut6_I0_O)        0.124    39.699 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata[6]_i_6/O
                         net (fo=1, routed)           0.000    39.699    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata[6]_i_6_n_0
    SLICE_X19Y179        MUXF7 (Prop_muxf7_I0_O)      0.212    39.911 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[6]_i_3/O
                         net (fo=1, routed)           0.000    39.911    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[6]_i_3_n_0
    SLICE_X19Y179        MUXF8 (Prop_muxf8_I1_O)      0.094    40.005 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    40.005    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/reg_data_out__0[6]
    SLICE_X19Y179        FDRE                                         r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1696, routed)        1.671     8.651    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X19Y179        FDRE                                         r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.569     9.219    
                         clock uncertainty           -0.074     9.145    
    SLICE_X19Y179        FDRE (Setup_fdre_C_D)        0.064     9.209    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                          9.209    
                         arrival time                         -40.005    
  -------------------------------------------------------------------
                         slack                                -30.796    

Slack (VIOLATED) :        -30.673ns  (required time - arrival time)
  Source:                 design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/slv_reg4_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        40.615ns  (logic 10.304ns (25.370%)  route 30.311ns (74.630%))
  Logic Levels:           55  (LUT2=2 LUT3=1 LUT4=11 LUT5=6 LUT6=13 MUXF7=11 MUXF8=11)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 8.654 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1696, routed)        1.809    -0.731    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y162        FDRE                                         r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/slv_reg4_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y162        FDRE (Prop_fdre_C_Q)         0.456    -0.275 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/slv_reg4_reg[9]/Q
                         net (fo=35, routed)          0.911     0.636    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/cipherKey[9]
    SLICE_X8Y162         LUT2 (Prop_lut2_I1_O)        0.124     0.760 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_2__26/O
                         net (fo=32, routed)          1.130     1.890    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_initalAddRoundKey[2][3]_165[1]
    SLICE_X8Y164         LUT6 (Prop_lut6_I1_O)        0.124     2.014 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b1__50/O
                         net (fo=1, routed)           0.000     2.014    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR1/slv_reg0_reg[8]_3
    SLICE_X8Y164         MUXF7 (Prop_muxf7_I0_O)      0.241     2.255 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR1/SubBoxMem[0]_inferred__10/g0_b0_i_34/O
                         net (fo=1, routed)           0.000     2.255    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR1/SubBoxMem[0]_inferred__10/g0_b0_i_34_n_0
    SLICE_X8Y164         MUXF8 (Prop_muxf8_I0_O)      0.098     2.353 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR1/SubBoxMem[0]_inferred__10/g0_b0_i_27/O
                         net (fo=5, routed)           1.016     3.369    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r1_sb[2][3]_181[1]
    SLICE_X3Y166         LUT4 (Prop_lut4_I0_O)        0.319     3.688 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_44__1/O
                         net (fo=1, routed)           0.578     4.266    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_44__1_n_0
    SLICE_X7Y164         LUT4 (Prop_lut4_I3_O)        0.124     4.390 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_15__26/O
                         net (fo=1, routed)           0.759     5.149    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r1_mc[0][1]_186[1]
    SLICE_X20Y164        LUT6 (Prop_lut6_I5_O)        0.124     5.273 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_2__41/O
                         net (fo=32, routed)          1.276     6.549    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR1[0][1]_15[1]
    SLICE_X21Y158        LUT6 (Prop_lut6_I1_O)        0.124     6.673 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g3_b7__56/O
                         net (fo=1, routed)           0.000     6.673    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR2/slv_reg6_reg[25]_30
    SLICE_X21Y158        MUXF7 (Prop_muxf7_I1_O)      0.217     6.890 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR2/SubBoxMem[0]_inferred__0/g0_b0_i_39/O
                         net (fo=1, routed)           0.000     6.890    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR2/SubBoxMem[0]_inferred__0/g0_b0_i_39_n_0
    SLICE_X21Y158        MUXF8 (Prop_muxf8_I1_O)      0.094     6.984 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR2/SubBoxMem[0]_inferred__0/g0_b0_i_8/O
                         net (fo=11, routed)          0.564     7.548    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r2_sb[0][1]_191[7]
    SLICE_X18Y157        LUT5 (Prop_lut5_I1_O)        0.316     7.864 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_8__43/O
                         net (fo=1, routed)           0.742     8.606    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_8__43_n_0
    SLICE_X24Y158        LUT4 (Prop_lut4_I0_O)        0.124     8.730 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_2__88/O
                         net (fo=32, routed)          1.394    10.124    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR2[3][1]_75[1]
    SLICE_X37Y158        LUT6 (Prop_lut6_I1_O)        0.124    10.248 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g1_b1__84/O
                         net (fo=1, routed)           0.000    10.248    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR3/slv_reg7_reg[0]_36
    SLICE_X37Y158        MUXF7 (Prop_muxf7_I1_O)      0.245    10.493 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR3/SubBoxMem[0]_inferred__12/g0_b0_i_20/O
                         net (fo=1, routed)           0.000    10.493    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR3/SubBoxMem[0]_inferred__12/g0_b0_i_20_n_0
    SLICE_X37Y158        MUXF8 (Prop_muxf8_I0_O)      0.104    10.597 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR3/SubBoxMem[0]_inferred__12/g0_b0_i_8/O
                         net (fo=5, routed)           1.154    11.751    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r3_sb[3][1]_219[1]
    SLICE_X49Y153        LUT4 (Prop_lut4_I3_O)        0.316    12.067 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_8__54/O
                         net (fo=1, routed)           0.600    12.667    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_8__54_n_0
    SLICE_X50Y153        LUT6 (Prop_lut6_I0_O)        0.124    12.791 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_2__107/O
                         net (fo=32, routed)          1.210    14.002    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR3[2][2]_39[1]
    SLICE_X49Y154        LUT6 (Prop_lut6_I1_O)        0.124    14.126 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g1_b2__97/O
                         net (fo=1, routed)           0.000    14.126    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR4/slv_reg6_reg[8]_8
    SLICE_X49Y154        MUXF7 (Prop_muxf7_I1_O)      0.245    14.371 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR4/SubBoxMem[0]_inferred__9/g0_b0_i_58/O
                         net (fo=1, routed)           0.000    14.371    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR4/SubBoxMem[0]_inferred__9/g0_b0_i_58_n_0
    SLICE_X49Y154        MUXF8 (Prop_muxf8_I0_O)      0.104    14.475 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR4/SubBoxMem[0]_inferred__9/g0_b0_i_19/O
                         net (fo=5, routed)           0.992    15.467    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r4_sb[2][2]_237[2]
    SLICE_X52Y155        LUT5 (Prop_lut5_I2_O)        0.316    15.783 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_10__49/O
                         net (fo=1, routed)           0.562    16.345    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_10__49_n_0
    SLICE_X52Y157        LUT4 (Prop_lut4_I2_O)        0.124    16.469 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_4__114/O
                         net (fo=32, routed)          1.097    17.566    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR4[1][0]_96[3]
    SLICE_X55Y160        LUT6 (Prop_lut6_I3_O)        0.124    17.690 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b3__107/O
                         net (fo=1, routed)           0.000    17.690    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR5/slv_reg4_reg[15]_11
    SLICE_X55Y160        MUXF7 (Prop_muxf7_I0_O)      0.238    17.928 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR5/SubBoxMem[0]_inferred__3/g0_b0_i_15/O
                         net (fo=1, routed)           0.000    17.928    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR5/SubBoxMem[0]_inferred__3/g0_b0_i_15_n_0
    SLICE_X55Y160        MUXF8 (Prop_muxf8_I0_O)      0.104    18.032 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR5/SubBoxMem[0]_inferred__3/g0_b0_i_10__0/O
                         net (fo=5, routed)           1.137    19.169    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r5_sb[1][0]_255[3]
    SLICE_X50Y166        LUT4 (Prop_lut4_I1_O)        0.316    19.485 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_22__21/O
                         net (fo=1, routed)           0.648    20.133    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_22__21_n_0
    SLICE_X48Y166        LUT5 (Prop_lut5_I3_O)        0.124    20.257 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_4__137/O
                         net (fo=32, routed)          1.220    21.477    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR5[0][3]_107[3]
    SLICE_X42Y168        LUT6 (Prop_lut6_I3_O)        0.124    21.601 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b4__122/O
                         net (fo=1, routed)           0.000    21.601    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR6/slv_reg6_reg[24]_47
    SLICE_X42Y168        MUXF7 (Prop_muxf7_I0_O)      0.241    21.842 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR6/SubBoxMem[0]_inferred__2/g0_b0_i_69/O
                         net (fo=1, routed)           0.000    21.842    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR6/SubBoxMem[0]_inferred__2/g0_b0_i_69_n_0
    SLICE_X42Y168        MUXF8 (Prop_muxf8_I0_O)      0.098    21.940 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR6/SubBoxMem[0]_inferred__2/g0_b0_i_27/O
                         net (fo=5, routed)           1.037    22.977    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r6_sb[0][3]_278[4]
    SLICE_X44Y172        LUT4 (Prop_lut4_I0_O)        0.319    23.296 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_11__73/O
                         net (fo=1, routed)           0.960    24.256    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_11__73_n_0
    SLICE_X44Y175        LUT5 (Prop_lut5_I0_O)        0.124    24.380 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_5__149/O
                         net (fo=32, routed)          0.905    25.284    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR6[2][3]_117[4]
    SLICE_X44Y174        LUT6 (Prop_lut6_I4_O)        0.124    25.408 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g2_b4__146/O
                         net (fo=1, routed)           0.000    25.408    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR7/slv_reg6_reg[8]_49
    SLICE_X44Y174        MUXF7 (Prop_muxf7_I0_O)      0.212    25.620 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR7/SubBoxMem[0]_inferred__10/g0_b0_i_27/O
                         net (fo=1, routed)           0.000    25.620    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR7/SubBoxMem[0]_inferred__10/g0_b0_i_27_n_0
    SLICE_X44Y174        MUXF8 (Prop_muxf8_I1_O)      0.094    25.714 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR7/SubBoxMem[0]_inferred__10/g0_b0_i_19/O
                         net (fo=5, routed)           1.123    26.838    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r7_sb[2][3]_310[4]
    SLICE_X38Y180        LUT4 (Prop_lut4_I0_O)        0.342    27.180 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_31__3/O
                         net (fo=1, routed)           0.416    27.596    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_31__3_n_0
    SLICE_X37Y180        LUT4 (Prop_lut4_I3_O)        0.328    27.924 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_11__75/O
                         net (fo=1, routed)           0.588    28.512    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r7_mc[0][1]_315[4]
    SLICE_X31Y180        LUT4 (Prop_lut4_I3_O)        0.124    28.636 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_5__32/O
                         net (fo=32, routed)          0.931    29.566    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR7[0][1]_8[4]
    SLICE_X32Y181        LUT6 (Prop_lut6_I4_O)        0.124    29.690 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g3_b1__152/O
                         net (fo=1, routed)           0.000    29.690    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR8/slv_reg7_reg[24]_6
    SLICE_X32Y181        MUXF7 (Prop_muxf7_I1_O)      0.217    29.907 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR8/SubBoxMem[0]_inferred__0/g0_b0_i_52/O
                         net (fo=1, routed)           0.000    29.907    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR8/SubBoxMem[0]_inferred__0/g0_b0_i_52_n_0
    SLICE_X32Y181        MUXF8 (Prop_muxf8_I1_O)      0.094    30.001 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR8/SubBoxMem[0]_inferred__0/g0_b0_i_16/O
                         net (fo=5, routed)           1.264    31.266    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r8_sb[0][1]_320[1]
    SLICE_X28Y185        LUT5 (Prop_lut5_I2_O)        0.316    31.582 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_7__75/O
                         net (fo=1, routed)           0.584    32.166    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_7__75_n_0
    SLICE_X26Y187        LUT4 (Prop_lut4_I0_O)        0.124    32.290 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_2__170/O
                         net (fo=32, routed)          1.075    33.365    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR8[3][1]_138[1]
    SLICE_X20Y187        LUT6 (Prop_lut6_I1_O)        0.124    33.489 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g2_b1__180/O
                         net (fo=1, routed)           0.000    33.489    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR9/slv_reg7_reg[0]_5
    SLICE_X20Y187        MUXF7 (Prop_muxf7_I0_O)      0.212    33.701 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR9/SubBoxMem[0]_inferred__12/g0_b0_i_25/O
                         net (fo=1, routed)           0.000    33.701    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR9/SubBoxMem[0]_inferred__12/g0_b0_i_25_n_0
    SLICE_X20Y187        MUXF8 (Prop_muxf8_I1_O)      0.094    33.795 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR9/SubBoxMem[0]_inferred__12/g0_b0_i_8/O
                         net (fo=5, routed)           1.063    34.857    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r9_sb[3][1]_352[1]
    SLICE_X18Y192        LUT5 (Prop_lut5_I0_O)        0.316    35.173 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_12__86/O
                         net (fo=1, routed)           0.761    35.935    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r9_mc[2][2]_361[2]
    SLICE_X18Y188        LUT3 (Prop_lut3_I2_O)        0.124    36.059 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_3__97/O
                         net (fo=32, routed)          1.281    37.340    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR9[2][2]_54[2]
    SLICE_X14Y181        LUT6 (Prop_lut6_I2_O)        0.124    37.464 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b2__193/O
                         net (fo=1, routed)           0.000    37.464    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR10/slv_reg6_reg[8]_7
    SLICE_X14Y181        MUXF7 (Prop_muxf7_I0_O)      0.241    37.705 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR10/SubBoxMem[0]_inferred__9/axi_rdata_reg[10]_i_26/O
                         net (fo=1, routed)           0.000    37.705    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR10/SubBoxMem[0]_inferred__9/axi_rdata_reg[10]_i_26_n_0
    SLICE_X14Y181        MUXF8 (Prop_muxf8_I0_O)      0.098    37.803 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR10/SubBoxMem[0]_inferred__9/axi_rdata_reg[10]_i_18/O
                         net (fo=1, routed)           0.712    38.515    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r10_sb[2][2]_373[2]
    SLICE_X13Y179        LUT2 (Prop_lut2_I0_O)        0.319    38.834 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata[10]_i_11/O
                         net (fo=1, routed)           0.620    39.455    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/aes_out[106]
    SLICE_X13Y180        LUT6 (Prop_lut6_I5_O)        0.124    39.579 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata[10]_i_6/O
                         net (fo=1, routed)           0.000    39.579    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata[10]_i_6_n_0
    SLICE_X13Y180        MUXF7 (Prop_muxf7_I0_O)      0.212    39.791 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[10]_i_3/O
                         net (fo=1, routed)           0.000    39.791    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[10]_i_3_n_0
    SLICE_X13Y180        MUXF8 (Prop_muxf8_I1_O)      0.094    39.885 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    39.885    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/reg_data_out__0[10]
    SLICE_X13Y180        FDRE                                         r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1696, routed)        1.674     8.654    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y180        FDRE                                         r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism              0.569     9.222    
                         clock uncertainty           -0.074     9.148    
    SLICE_X13Y180        FDRE (Setup_fdre_C_D)        0.064     9.212    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                          9.212    
                         arrival time                         -39.885    
  -------------------------------------------------------------------
                         slack                                -30.673    

Slack (VIOLATED) :        -30.631ns  (required time - arrival time)
  Source:                 design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/slv_reg4_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        40.569ns  (logic 10.354ns (25.522%)  route 30.215ns (74.478%))
  Logic Levels:           55  (LUT2=2 LUT4=12 LUT5=5 LUT6=14 MUXF7=11 MUXF8=11)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 8.650 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1696, routed)        1.809    -0.731    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y162        FDRE                                         r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/slv_reg4_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y162        FDRE (Prop_fdre_C_Q)         0.456    -0.275 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/slv_reg4_reg[9]/Q
                         net (fo=35, routed)          0.911     0.636    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/cipherKey[9]
    SLICE_X8Y162         LUT2 (Prop_lut2_I1_O)        0.124     0.760 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_2__26/O
                         net (fo=32, routed)          1.130     1.890    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_initalAddRoundKey[2][3]_165[1]
    SLICE_X8Y164         LUT6 (Prop_lut6_I1_O)        0.124     2.014 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b1__50/O
                         net (fo=1, routed)           0.000     2.014    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR1/slv_reg0_reg[8]_3
    SLICE_X8Y164         MUXF7 (Prop_muxf7_I0_O)      0.241     2.255 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR1/SubBoxMem[0]_inferred__10/g0_b0_i_34/O
                         net (fo=1, routed)           0.000     2.255    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR1/SubBoxMem[0]_inferred__10/g0_b0_i_34_n_0
    SLICE_X8Y164         MUXF8 (Prop_muxf8_I0_O)      0.098     2.353 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR1/SubBoxMem[0]_inferred__10/g0_b0_i_27/O
                         net (fo=5, routed)           1.016     3.369    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r1_sb[2][3]_181[1]
    SLICE_X3Y166         LUT4 (Prop_lut4_I0_O)        0.319     3.688 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_44__1/O
                         net (fo=1, routed)           0.578     4.266    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_44__1_n_0
    SLICE_X7Y164         LUT4 (Prop_lut4_I3_O)        0.124     4.390 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_15__26/O
                         net (fo=1, routed)           0.759     5.149    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r1_mc[0][1]_186[1]
    SLICE_X20Y164        LUT6 (Prop_lut6_I5_O)        0.124     5.273 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_2__41/O
                         net (fo=32, routed)          1.276     6.549    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR1[0][1]_15[1]
    SLICE_X21Y158        LUT6 (Prop_lut6_I1_O)        0.124     6.673 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g3_b7__56/O
                         net (fo=1, routed)           0.000     6.673    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR2/slv_reg6_reg[25]_30
    SLICE_X21Y158        MUXF7 (Prop_muxf7_I1_O)      0.217     6.890 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR2/SubBoxMem[0]_inferred__0/g0_b0_i_39/O
                         net (fo=1, routed)           0.000     6.890    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR2/SubBoxMem[0]_inferred__0/g0_b0_i_39_n_0
    SLICE_X21Y158        MUXF8 (Prop_muxf8_I1_O)      0.094     6.984 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR2/SubBoxMem[0]_inferred__0/g0_b0_i_8/O
                         net (fo=11, routed)          0.564     7.548    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r2_sb[0][1]_191[7]
    SLICE_X18Y157        LUT5 (Prop_lut5_I1_O)        0.316     7.864 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_8__43/O
                         net (fo=1, routed)           0.742     8.606    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_8__43_n_0
    SLICE_X24Y158        LUT4 (Prop_lut4_I0_O)        0.124     8.730 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_2__88/O
                         net (fo=32, routed)          1.394    10.124    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR2[3][1]_75[1]
    SLICE_X37Y158        LUT6 (Prop_lut6_I1_O)        0.124    10.248 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g1_b1__84/O
                         net (fo=1, routed)           0.000    10.248    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR3/slv_reg7_reg[0]_36
    SLICE_X37Y158        MUXF7 (Prop_muxf7_I1_O)      0.245    10.493 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR3/SubBoxMem[0]_inferred__12/g0_b0_i_20/O
                         net (fo=1, routed)           0.000    10.493    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR3/SubBoxMem[0]_inferred__12/g0_b0_i_20_n_0
    SLICE_X37Y158        MUXF8 (Prop_muxf8_I0_O)      0.104    10.597 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR3/SubBoxMem[0]_inferred__12/g0_b0_i_8/O
                         net (fo=5, routed)           1.154    11.751    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r3_sb[3][1]_219[1]
    SLICE_X49Y153        LUT4 (Prop_lut4_I3_O)        0.316    12.067 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_8__54/O
                         net (fo=1, routed)           0.600    12.667    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_8__54_n_0
    SLICE_X50Y153        LUT6 (Prop_lut6_I0_O)        0.124    12.791 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_2__107/O
                         net (fo=32, routed)          1.210    14.002    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR3[2][2]_39[1]
    SLICE_X49Y154        LUT6 (Prop_lut6_I1_O)        0.124    14.126 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g1_b2__97/O
                         net (fo=1, routed)           0.000    14.126    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR4/slv_reg6_reg[8]_8
    SLICE_X49Y154        MUXF7 (Prop_muxf7_I1_O)      0.245    14.371 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR4/SubBoxMem[0]_inferred__9/g0_b0_i_58/O
                         net (fo=1, routed)           0.000    14.371    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR4/SubBoxMem[0]_inferred__9/g0_b0_i_58_n_0
    SLICE_X49Y154        MUXF8 (Prop_muxf8_I0_O)      0.104    14.475 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR4/SubBoxMem[0]_inferred__9/g0_b0_i_19/O
                         net (fo=5, routed)           0.992    15.467    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r4_sb[2][2]_237[2]
    SLICE_X52Y155        LUT5 (Prop_lut5_I2_O)        0.316    15.783 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_10__49/O
                         net (fo=1, routed)           0.562    16.345    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_10__49_n_0
    SLICE_X52Y157        LUT4 (Prop_lut4_I2_O)        0.124    16.469 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_4__114/O
                         net (fo=32, routed)          1.097    17.566    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR4[1][0]_96[3]
    SLICE_X55Y160        LUT6 (Prop_lut6_I3_O)        0.124    17.690 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b3__107/O
                         net (fo=1, routed)           0.000    17.690    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR5/slv_reg4_reg[15]_11
    SLICE_X55Y160        MUXF7 (Prop_muxf7_I0_O)      0.238    17.928 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR5/SubBoxMem[0]_inferred__3/g0_b0_i_15/O
                         net (fo=1, routed)           0.000    17.928    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR5/SubBoxMem[0]_inferred__3/g0_b0_i_15_n_0
    SLICE_X55Y160        MUXF8 (Prop_muxf8_I0_O)      0.104    18.032 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR5/SubBoxMem[0]_inferred__3/g0_b0_i_10__0/O
                         net (fo=5, routed)           1.137    19.169    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r5_sb[1][0]_255[3]
    SLICE_X50Y166        LUT4 (Prop_lut4_I1_O)        0.316    19.485 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_22__21/O
                         net (fo=1, routed)           0.648    20.133    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_22__21_n_0
    SLICE_X48Y166        LUT5 (Prop_lut5_I3_O)        0.124    20.257 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_4__137/O
                         net (fo=32, routed)          1.220    21.477    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR5[0][3]_107[3]
    SLICE_X42Y168        LUT6 (Prop_lut6_I3_O)        0.124    21.601 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b4__122/O
                         net (fo=1, routed)           0.000    21.601    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR6/slv_reg6_reg[24]_47
    SLICE_X42Y168        MUXF7 (Prop_muxf7_I0_O)      0.241    21.842 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR6/SubBoxMem[0]_inferred__2/g0_b0_i_69/O
                         net (fo=1, routed)           0.000    21.842    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR6/SubBoxMem[0]_inferred__2/g0_b0_i_69_n_0
    SLICE_X42Y168        MUXF8 (Prop_muxf8_I0_O)      0.098    21.940 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR6/SubBoxMem[0]_inferred__2/g0_b0_i_27/O
                         net (fo=5, routed)           1.037    22.977    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r6_sb[0][3]_278[4]
    SLICE_X44Y172        LUT4 (Prop_lut4_I0_O)        0.319    23.296 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_11__73/O
                         net (fo=1, routed)           0.960    24.256    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_11__73_n_0
    SLICE_X44Y175        LUT5 (Prop_lut5_I0_O)        0.124    24.380 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_5__149/O
                         net (fo=32, routed)          0.905    25.284    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR6[2][3]_117[4]
    SLICE_X44Y174        LUT6 (Prop_lut6_I4_O)        0.124    25.408 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g2_b4__146/O
                         net (fo=1, routed)           0.000    25.408    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR7/slv_reg6_reg[8]_49
    SLICE_X44Y174        MUXF7 (Prop_muxf7_I0_O)      0.212    25.620 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR7/SubBoxMem[0]_inferred__10/g0_b0_i_27/O
                         net (fo=1, routed)           0.000    25.620    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR7/SubBoxMem[0]_inferred__10/g0_b0_i_27_n_0
    SLICE_X44Y174        MUXF8 (Prop_muxf8_I1_O)      0.094    25.714 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR7/SubBoxMem[0]_inferred__10/g0_b0_i_19/O
                         net (fo=5, routed)           1.123    26.838    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r7_sb[2][3]_310[4]
    SLICE_X38Y180        LUT4 (Prop_lut4_I0_O)        0.342    27.180 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_31__3/O
                         net (fo=1, routed)           0.416    27.596    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_31__3_n_0
    SLICE_X37Y180        LUT4 (Prop_lut4_I3_O)        0.328    27.924 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_11__75/O
                         net (fo=1, routed)           0.588    28.512    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r7_mc[0][1]_315[4]
    SLICE_X31Y180        LUT4 (Prop_lut4_I3_O)        0.124    28.636 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_5__32/O
                         net (fo=32, routed)          0.931    29.566    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR7[0][1]_8[4]
    SLICE_X32Y181        LUT6 (Prop_lut6_I4_O)        0.124    29.690 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g3_b1__152/O
                         net (fo=1, routed)           0.000    29.690    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR8/slv_reg7_reg[24]_6
    SLICE_X32Y181        MUXF7 (Prop_muxf7_I1_O)      0.217    29.907 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR8/SubBoxMem[0]_inferred__0/g0_b0_i_52/O
                         net (fo=1, routed)           0.000    29.907    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR8/SubBoxMem[0]_inferred__0/g0_b0_i_52_n_0
    SLICE_X32Y181        MUXF8 (Prop_muxf8_I1_O)      0.094    30.001 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR8/SubBoxMem[0]_inferred__0/g0_b0_i_16/O
                         net (fo=5, routed)           1.264    31.266    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r8_sb[0][1]_320[1]
    SLICE_X28Y185        LUT5 (Prop_lut5_I2_O)        0.316    31.582 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_7__75/O
                         net (fo=1, routed)           0.584    32.166    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_7__75_n_0
    SLICE_X26Y187        LUT4 (Prop_lut4_I0_O)        0.124    32.290 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_2__170/O
                         net (fo=32, routed)          1.241    33.531    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR8[3][1]_138[1]
    SLICE_X24Y189        LUT6 (Prop_lut6_I1_O)        0.124    33.655 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g1_b7__180/O
                         net (fo=1, routed)           0.000    33.655    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR9/slv_reg7_reg[0]_28
    SLICE_X24Y189        MUXF7 (Prop_muxf7_I1_O)      0.245    33.900 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR9/SubBoxMem[0]_inferred__12/g0_b0_i_37__0/O
                         net (fo=1, routed)           0.000    33.900    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR9/SubBoxMem[0]_inferred__12/g0_b0_i_37__0_n_0
    SLICE_X24Y189        MUXF8 (Prop_muxf8_I0_O)      0.104    34.004 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR9/SubBoxMem[0]_inferred__12/g0_b0_i_20__0/O
                         net (fo=11, routed)          0.879    34.883    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r9_sb[3][1]_352[7]
    SLICE_X16Y185        LUT4 (Prop_lut4_I2_O)        0.316    35.199 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_8__119/O
                         net (fo=1, routed)           0.865    36.065    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_8__119_n_0
    SLICE_X12Y182        LUT6 (Prop_lut6_I0_O)        0.124    36.189 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_2__188/O
                         net (fo=32, routed)          1.080    37.268    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR9[2][2]_54[1]
    SLICE_X13Y181        LUT6 (Prop_lut6_I1_O)        0.124    37.392 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g1_b3__193/O
                         net (fo=1, routed)           0.000    37.392    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR10/slv_reg6_reg[8]_12
    SLICE_X13Y181        MUXF7 (Prop_muxf7_I1_O)      0.245    37.637 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR10/SubBoxMem[0]_inferred__9/axi_rdata_reg[11]_i_26/O
                         net (fo=1, routed)           0.000    37.637    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR10/SubBoxMem[0]_inferred__9/axi_rdata_reg[11]_i_26_n_0
    SLICE_X13Y181        MUXF8 (Prop_muxf8_I0_O)      0.104    37.741 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR10/SubBoxMem[0]_inferred__9/axi_rdata_reg[11]_i_18/O
                         net (fo=1, routed)           0.870    38.611    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r10_sb[2][2]_373[3]
    SLICE_X13Y174        LUT2 (Prop_lut2_I0_O)        0.316    38.927 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata[11]_i_11/O
                         net (fo=1, routed)           0.481    39.409    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/aes_out[107]
    SLICE_X13Y173        LUT6 (Prop_lut6_I5_O)        0.124    39.533 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata[11]_i_6/O
                         net (fo=1, routed)           0.000    39.533    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata[11]_i_6_n_0
    SLICE_X13Y173        MUXF7 (Prop_muxf7_I0_O)      0.212    39.745 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[11]_i_3/O
                         net (fo=1, routed)           0.000    39.745    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[11]_i_3_n_0
    SLICE_X13Y173        MUXF8 (Prop_muxf8_I1_O)      0.094    39.839 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    39.839    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/reg_data_out__0[11]
    SLICE_X13Y173        FDRE                                         r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1696, routed)        1.670     8.650    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y173        FDRE                                         r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
                         clock pessimism              0.569     9.218    
                         clock uncertainty           -0.074     9.144    
    SLICE_X13Y173        FDRE (Setup_fdre_C_D)        0.064     9.208    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                          9.208    
                         arrival time                         -39.839    
  -------------------------------------------------------------------
                         slack                                -30.631    

Slack (VIOLATED) :        -30.588ns  (required time - arrival time)
  Source:                 design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/slv_reg4_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        40.526ns  (logic 10.267ns (25.334%)  route 30.259ns (74.666%))
  Logic Levels:           55  (LUT2=2 LUT3=1 LUT4=11 LUT5=6 LUT6=13 MUXF7=11 MUXF8=11)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.351ns = ( 8.649 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1696, routed)        1.809    -0.731    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y162        FDRE                                         r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/slv_reg4_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y162        FDRE (Prop_fdre_C_Q)         0.456    -0.275 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/slv_reg4_reg[9]/Q
                         net (fo=35, routed)          0.911     0.636    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/cipherKey[9]
    SLICE_X8Y162         LUT2 (Prop_lut2_I1_O)        0.124     0.760 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_2__26/O
                         net (fo=32, routed)          1.130     1.890    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_initalAddRoundKey[2][3]_165[1]
    SLICE_X8Y164         LUT6 (Prop_lut6_I1_O)        0.124     2.014 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b1__50/O
                         net (fo=1, routed)           0.000     2.014    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR1/slv_reg0_reg[8]_3
    SLICE_X8Y164         MUXF7 (Prop_muxf7_I0_O)      0.241     2.255 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR1/SubBoxMem[0]_inferred__10/g0_b0_i_34/O
                         net (fo=1, routed)           0.000     2.255    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR1/SubBoxMem[0]_inferred__10/g0_b0_i_34_n_0
    SLICE_X8Y164         MUXF8 (Prop_muxf8_I0_O)      0.098     2.353 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR1/SubBoxMem[0]_inferred__10/g0_b0_i_27/O
                         net (fo=5, routed)           1.016     3.369    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r1_sb[2][3]_181[1]
    SLICE_X3Y166         LUT4 (Prop_lut4_I0_O)        0.319     3.688 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_44__1/O
                         net (fo=1, routed)           0.578     4.266    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_44__1_n_0
    SLICE_X7Y164         LUT4 (Prop_lut4_I3_O)        0.124     4.390 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_15__26/O
                         net (fo=1, routed)           0.759     5.149    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r1_mc[0][1]_186[1]
    SLICE_X20Y164        LUT6 (Prop_lut6_I5_O)        0.124     5.273 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_2__41/O
                         net (fo=32, routed)          1.276     6.549    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR1[0][1]_15[1]
    SLICE_X21Y158        LUT6 (Prop_lut6_I1_O)        0.124     6.673 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g3_b7__56/O
                         net (fo=1, routed)           0.000     6.673    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR2/slv_reg6_reg[25]_30
    SLICE_X21Y158        MUXF7 (Prop_muxf7_I1_O)      0.217     6.890 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR2/SubBoxMem[0]_inferred__0/g0_b0_i_39/O
                         net (fo=1, routed)           0.000     6.890    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR2/SubBoxMem[0]_inferred__0/g0_b0_i_39_n_0
    SLICE_X21Y158        MUXF8 (Prop_muxf8_I1_O)      0.094     6.984 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR2/SubBoxMem[0]_inferred__0/g0_b0_i_8/O
                         net (fo=11, routed)          0.564     7.548    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r2_sb[0][1]_191[7]
    SLICE_X18Y157        LUT5 (Prop_lut5_I1_O)        0.316     7.864 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_8__43/O
                         net (fo=1, routed)           0.742     8.606    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_8__43_n_0
    SLICE_X24Y158        LUT4 (Prop_lut4_I0_O)        0.124     8.730 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_2__88/O
                         net (fo=32, routed)          1.394    10.124    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR2[3][1]_75[1]
    SLICE_X37Y158        LUT6 (Prop_lut6_I1_O)        0.124    10.248 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g1_b1__84/O
                         net (fo=1, routed)           0.000    10.248    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR3/slv_reg7_reg[0]_36
    SLICE_X37Y158        MUXF7 (Prop_muxf7_I1_O)      0.245    10.493 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR3/SubBoxMem[0]_inferred__12/g0_b0_i_20/O
                         net (fo=1, routed)           0.000    10.493    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR3/SubBoxMem[0]_inferred__12/g0_b0_i_20_n_0
    SLICE_X37Y158        MUXF8 (Prop_muxf8_I0_O)      0.104    10.597 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR3/SubBoxMem[0]_inferred__12/g0_b0_i_8/O
                         net (fo=5, routed)           1.154    11.751    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r3_sb[3][1]_219[1]
    SLICE_X49Y153        LUT4 (Prop_lut4_I3_O)        0.316    12.067 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_8__54/O
                         net (fo=1, routed)           0.600    12.667    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_8__54_n_0
    SLICE_X50Y153        LUT6 (Prop_lut6_I0_O)        0.124    12.791 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_2__107/O
                         net (fo=32, routed)          1.210    14.002    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR3[2][2]_39[1]
    SLICE_X49Y154        LUT6 (Prop_lut6_I1_O)        0.124    14.126 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g1_b2__97/O
                         net (fo=1, routed)           0.000    14.126    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR4/slv_reg6_reg[8]_8
    SLICE_X49Y154        MUXF7 (Prop_muxf7_I1_O)      0.245    14.371 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR4/SubBoxMem[0]_inferred__9/g0_b0_i_58/O
                         net (fo=1, routed)           0.000    14.371    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR4/SubBoxMem[0]_inferred__9/g0_b0_i_58_n_0
    SLICE_X49Y154        MUXF8 (Prop_muxf8_I0_O)      0.104    14.475 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR4/SubBoxMem[0]_inferred__9/g0_b0_i_19/O
                         net (fo=5, routed)           0.992    15.467    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r4_sb[2][2]_237[2]
    SLICE_X52Y155        LUT5 (Prop_lut5_I2_O)        0.316    15.783 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_10__49/O
                         net (fo=1, routed)           0.562    16.345    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_10__49_n_0
    SLICE_X52Y157        LUT4 (Prop_lut4_I2_O)        0.124    16.469 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_4__114/O
                         net (fo=32, routed)          1.097    17.566    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR4[1][0]_96[3]
    SLICE_X55Y160        LUT6 (Prop_lut6_I3_O)        0.124    17.690 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b3__107/O
                         net (fo=1, routed)           0.000    17.690    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR5/slv_reg4_reg[15]_11
    SLICE_X55Y160        MUXF7 (Prop_muxf7_I0_O)      0.238    17.928 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR5/SubBoxMem[0]_inferred__3/g0_b0_i_15/O
                         net (fo=1, routed)           0.000    17.928    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR5/SubBoxMem[0]_inferred__3/g0_b0_i_15_n_0
    SLICE_X55Y160        MUXF8 (Prop_muxf8_I0_O)      0.104    18.032 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR5/SubBoxMem[0]_inferred__3/g0_b0_i_10__0/O
                         net (fo=5, routed)           1.137    19.169    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r5_sb[1][0]_255[3]
    SLICE_X50Y166        LUT4 (Prop_lut4_I1_O)        0.316    19.485 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_22__21/O
                         net (fo=1, routed)           0.648    20.133    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_22__21_n_0
    SLICE_X48Y166        LUT5 (Prop_lut5_I3_O)        0.124    20.257 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_4__137/O
                         net (fo=32, routed)          1.220    21.477    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR5[0][3]_107[3]
    SLICE_X42Y168        LUT6 (Prop_lut6_I3_O)        0.124    21.601 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b4__122/O
                         net (fo=1, routed)           0.000    21.601    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR6/slv_reg6_reg[24]_47
    SLICE_X42Y168        MUXF7 (Prop_muxf7_I0_O)      0.241    21.842 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR6/SubBoxMem[0]_inferred__2/g0_b0_i_69/O
                         net (fo=1, routed)           0.000    21.842    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR6/SubBoxMem[0]_inferred__2/g0_b0_i_69_n_0
    SLICE_X42Y168        MUXF8 (Prop_muxf8_I0_O)      0.098    21.940 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR6/SubBoxMem[0]_inferred__2/g0_b0_i_27/O
                         net (fo=5, routed)           1.037    22.977    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r6_sb[0][3]_278[4]
    SLICE_X44Y172        LUT4 (Prop_lut4_I0_O)        0.319    23.296 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_11__73/O
                         net (fo=1, routed)           0.960    24.256    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_11__73_n_0
    SLICE_X44Y175        LUT5 (Prop_lut5_I0_O)        0.124    24.380 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_5__149/O
                         net (fo=32, routed)          0.905    25.284    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR6[2][3]_117[4]
    SLICE_X44Y174        LUT6 (Prop_lut6_I4_O)        0.124    25.408 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g2_b4__146/O
                         net (fo=1, routed)           0.000    25.408    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR7/slv_reg6_reg[8]_49
    SLICE_X44Y174        MUXF7 (Prop_muxf7_I0_O)      0.212    25.620 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR7/SubBoxMem[0]_inferred__10/g0_b0_i_27/O
                         net (fo=1, routed)           0.000    25.620    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR7/SubBoxMem[0]_inferred__10/g0_b0_i_27_n_0
    SLICE_X44Y174        MUXF8 (Prop_muxf8_I1_O)      0.094    25.714 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR7/SubBoxMem[0]_inferred__10/g0_b0_i_19/O
                         net (fo=5, routed)           1.123    26.838    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r7_sb[2][3]_310[4]
    SLICE_X38Y180        LUT4 (Prop_lut4_I0_O)        0.342    27.180 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_31__3/O
                         net (fo=1, routed)           0.416    27.596    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_31__3_n_0
    SLICE_X37Y180        LUT4 (Prop_lut4_I3_O)        0.328    27.924 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_11__75/O
                         net (fo=1, routed)           0.588    28.512    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r7_mc[0][1]_315[4]
    SLICE_X31Y180        LUT4 (Prop_lut4_I3_O)        0.124    28.636 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_5__32/O
                         net (fo=32, routed)          0.931    29.566    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR7[0][1]_8[4]
    SLICE_X32Y181        LUT6 (Prop_lut6_I4_O)        0.124    29.690 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g3_b1__152/O
                         net (fo=1, routed)           0.000    29.690    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR8/slv_reg7_reg[24]_6
    SLICE_X32Y181        MUXF7 (Prop_muxf7_I1_O)      0.217    29.907 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR8/SubBoxMem[0]_inferred__0/g0_b0_i_52/O
                         net (fo=1, routed)           0.000    29.907    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR8/SubBoxMem[0]_inferred__0/g0_b0_i_52_n_0
    SLICE_X32Y181        MUXF8 (Prop_muxf8_I1_O)      0.094    30.001 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR8/SubBoxMem[0]_inferred__0/g0_b0_i_16/O
                         net (fo=5, routed)           1.264    31.266    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r8_sb[0][1]_320[1]
    SLICE_X28Y185        LUT5 (Prop_lut5_I2_O)        0.316    31.582 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_7__75/O
                         net (fo=1, routed)           0.584    32.166    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_7__75_n_0
    SLICE_X26Y187        LUT4 (Prop_lut4_I0_O)        0.124    32.290 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_2__170/O
                         net (fo=32, routed)          1.075    33.365    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR8[3][1]_138[1]
    SLICE_X20Y187        LUT6 (Prop_lut6_I1_O)        0.124    33.489 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g2_b1__180/O
                         net (fo=1, routed)           0.000    33.489    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR9/slv_reg7_reg[0]_5
    SLICE_X20Y187        MUXF7 (Prop_muxf7_I0_O)      0.212    33.701 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR9/SubBoxMem[0]_inferred__12/g0_b0_i_25/O
                         net (fo=1, routed)           0.000    33.701    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR9/SubBoxMem[0]_inferred__12/g0_b0_i_25_n_0
    SLICE_X20Y187        MUXF8 (Prop_muxf8_I1_O)      0.094    33.795 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR9/SubBoxMem[0]_inferred__12/g0_b0_i_8/O
                         net (fo=5, routed)           1.063    34.857    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r9_sb[3][1]_352[1]
    SLICE_X18Y192        LUT5 (Prop_lut5_I0_O)        0.316    35.173 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_12__86/O
                         net (fo=1, routed)           0.761    35.935    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r9_mc[2][2]_361[2]
    SLICE_X18Y188        LUT3 (Prop_lut3_I2_O)        0.124    36.059 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_3__97/O
                         net (fo=32, routed)          1.622    37.681    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR9[2][2]_54[2]
    SLICE_X14Y175        LUT6 (Prop_lut6_I2_O)        0.124    37.805 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g3_b0__193/O
                         net (fo=1, routed)           0.000    37.805    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR10/slv_reg6_reg[8]_2
    SLICE_X14Y175        MUXF7 (Prop_muxf7_I1_O)      0.214    38.019 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR10/SubBoxMem[0]_inferred__9/axi_rdata_reg[8]_i_27/O
                         net (fo=1, routed)           0.000    38.019    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR10/SubBoxMem[0]_inferred__9/axi_rdata_reg[8]_i_27_n_0
    SLICE_X14Y175        MUXF8 (Prop_muxf8_I1_O)      0.088    38.107 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR10/SubBoxMem[0]_inferred__9/axi_rdata_reg[8]_i_18/O
                         net (fo=1, routed)           0.459    38.565    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r10_sb[2][2]_373[0]
    SLICE_X14Y174        LUT2 (Prop_lut2_I0_O)        0.319    38.884 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata[8]_i_11/O
                         net (fo=1, routed)           0.481    39.365    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/aes_out[104]
    SLICE_X11Y174        LUT6 (Prop_lut6_I5_O)        0.124    39.489 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata[8]_i_6/O
                         net (fo=1, routed)           0.000    39.489    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata[8]_i_6_n_0
    SLICE_X11Y174        MUXF7 (Prop_muxf7_I0_O)      0.212    39.701 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[8]_i_3/O
                         net (fo=1, routed)           0.000    39.701    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[8]_i_3_n_0
    SLICE_X11Y174        MUXF8 (Prop_muxf8_I1_O)      0.094    39.795 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    39.795    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/reg_data_out__0[8]
    SLICE_X11Y174        FDRE                                         r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1696, routed)        1.669     8.649    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y174        FDRE                                         r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism              0.569     9.217    
                         clock uncertainty           -0.074     9.143    
    SLICE_X11Y174        FDRE (Setup_fdre_C_D)        0.064     9.207    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                          9.207    
                         arrival time                         -39.795    
  -------------------------------------------------------------------
                         slack                                -30.588    

Slack (VIOLATED) :        -30.576ns  (required time - arrival time)
  Source:                 design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/slv_reg4_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        40.515ns  (logic 10.354ns (25.556%)  route 30.161ns (74.444%))
  Logic Levels:           55  (LUT2=1 LUT3=1 LUT4=11 LUT5=7 LUT6=13 MUXF7=11 MUXF8=11)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 8.650 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1696, routed)        1.809    -0.731    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y162        FDRE                                         r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/slv_reg4_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y162        FDRE (Prop_fdre_C_Q)         0.456    -0.275 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/slv_reg4_reg[9]/Q
                         net (fo=35, routed)          0.911     0.636    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/cipherKey[9]
    SLICE_X8Y162         LUT2 (Prop_lut2_I1_O)        0.124     0.760 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_2__26/O
                         net (fo=32, routed)          1.130     1.890    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_initalAddRoundKey[2][3]_165[1]
    SLICE_X8Y164         LUT6 (Prop_lut6_I1_O)        0.124     2.014 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b1__50/O
                         net (fo=1, routed)           0.000     2.014    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR1/slv_reg0_reg[8]_3
    SLICE_X8Y164         MUXF7 (Prop_muxf7_I0_O)      0.241     2.255 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR1/SubBoxMem[0]_inferred__10/g0_b0_i_34/O
                         net (fo=1, routed)           0.000     2.255    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR1/SubBoxMem[0]_inferred__10/g0_b0_i_34_n_0
    SLICE_X8Y164         MUXF8 (Prop_muxf8_I0_O)      0.098     2.353 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR1/SubBoxMem[0]_inferred__10/g0_b0_i_27/O
                         net (fo=5, routed)           1.016     3.369    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r1_sb[2][3]_181[1]
    SLICE_X3Y166         LUT4 (Prop_lut4_I0_O)        0.319     3.688 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_44__1/O
                         net (fo=1, routed)           0.578     4.266    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_44__1_n_0
    SLICE_X7Y164         LUT4 (Prop_lut4_I3_O)        0.124     4.390 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_15__26/O
                         net (fo=1, routed)           0.759     5.149    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r1_mc[0][1]_186[1]
    SLICE_X20Y164        LUT6 (Prop_lut6_I5_O)        0.124     5.273 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_2__41/O
                         net (fo=32, routed)          1.276     6.549    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR1[0][1]_15[1]
    SLICE_X21Y158        LUT6 (Prop_lut6_I1_O)        0.124     6.673 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g3_b7__56/O
                         net (fo=1, routed)           0.000     6.673    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR2/slv_reg6_reg[25]_30
    SLICE_X21Y158        MUXF7 (Prop_muxf7_I1_O)      0.217     6.890 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR2/SubBoxMem[0]_inferred__0/g0_b0_i_39/O
                         net (fo=1, routed)           0.000     6.890    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR2/SubBoxMem[0]_inferred__0/g0_b0_i_39_n_0
    SLICE_X21Y158        MUXF8 (Prop_muxf8_I1_O)      0.094     6.984 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR2/SubBoxMem[0]_inferred__0/g0_b0_i_8/O
                         net (fo=11, routed)          0.564     7.548    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r2_sb[0][1]_191[7]
    SLICE_X18Y157        LUT5 (Prop_lut5_I1_O)        0.316     7.864 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_8__43/O
                         net (fo=1, routed)           0.742     8.606    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_8__43_n_0
    SLICE_X24Y158        LUT4 (Prop_lut4_I0_O)        0.124     8.730 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_2__88/O
                         net (fo=32, routed)          1.394    10.124    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR2[3][1]_75[1]
    SLICE_X37Y158        LUT6 (Prop_lut6_I1_O)        0.124    10.248 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g1_b1__84/O
                         net (fo=1, routed)           0.000    10.248    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR3/slv_reg7_reg[0]_36
    SLICE_X37Y158        MUXF7 (Prop_muxf7_I1_O)      0.245    10.493 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR3/SubBoxMem[0]_inferred__12/g0_b0_i_20/O
                         net (fo=1, routed)           0.000    10.493    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR3/SubBoxMem[0]_inferred__12/g0_b0_i_20_n_0
    SLICE_X37Y158        MUXF8 (Prop_muxf8_I0_O)      0.104    10.597 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR3/SubBoxMem[0]_inferred__12/g0_b0_i_8/O
                         net (fo=5, routed)           1.154    11.751    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r3_sb[3][1]_219[1]
    SLICE_X49Y153        LUT4 (Prop_lut4_I3_O)        0.316    12.067 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_8__54/O
                         net (fo=1, routed)           0.600    12.667    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_8__54_n_0
    SLICE_X50Y153        LUT6 (Prop_lut6_I0_O)        0.124    12.791 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_2__107/O
                         net (fo=32, routed)          1.210    14.002    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR3[2][2]_39[1]
    SLICE_X49Y154        LUT6 (Prop_lut6_I1_O)        0.124    14.126 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g1_b2__97/O
                         net (fo=1, routed)           0.000    14.126    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR4/slv_reg6_reg[8]_8
    SLICE_X49Y154        MUXF7 (Prop_muxf7_I1_O)      0.245    14.371 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR4/SubBoxMem[0]_inferred__9/g0_b0_i_58/O
                         net (fo=1, routed)           0.000    14.371    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR4/SubBoxMem[0]_inferred__9/g0_b0_i_58_n_0
    SLICE_X49Y154        MUXF8 (Prop_muxf8_I0_O)      0.104    14.475 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR4/SubBoxMem[0]_inferred__9/g0_b0_i_19/O
                         net (fo=5, routed)           0.992    15.467    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r4_sb[2][2]_237[2]
    SLICE_X52Y155        LUT5 (Prop_lut5_I2_O)        0.316    15.783 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_10__49/O
                         net (fo=1, routed)           0.562    16.345    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_10__49_n_0
    SLICE_X52Y157        LUT4 (Prop_lut4_I2_O)        0.124    16.469 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_4__114/O
                         net (fo=32, routed)          1.097    17.566    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR4[1][0]_96[3]
    SLICE_X55Y160        LUT6 (Prop_lut6_I3_O)        0.124    17.690 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b3__107/O
                         net (fo=1, routed)           0.000    17.690    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR5/slv_reg4_reg[15]_11
    SLICE_X55Y160        MUXF7 (Prop_muxf7_I0_O)      0.238    17.928 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR5/SubBoxMem[0]_inferred__3/g0_b0_i_15/O
                         net (fo=1, routed)           0.000    17.928    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR5/SubBoxMem[0]_inferred__3/g0_b0_i_15_n_0
    SLICE_X55Y160        MUXF8 (Prop_muxf8_I0_O)      0.104    18.032 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR5/SubBoxMem[0]_inferred__3/g0_b0_i_10__0/O
                         net (fo=5, routed)           1.137    19.169    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r5_sb[1][0]_255[3]
    SLICE_X50Y166        LUT4 (Prop_lut4_I1_O)        0.316    19.485 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_22__21/O
                         net (fo=1, routed)           0.648    20.133    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_22__21_n_0
    SLICE_X48Y166        LUT5 (Prop_lut5_I3_O)        0.124    20.257 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_4__137/O
                         net (fo=32, routed)          1.220    21.477    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR5[0][3]_107[3]
    SLICE_X42Y168        LUT6 (Prop_lut6_I3_O)        0.124    21.601 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b4__122/O
                         net (fo=1, routed)           0.000    21.601    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR6/slv_reg6_reg[24]_47
    SLICE_X42Y168        MUXF7 (Prop_muxf7_I0_O)      0.241    21.842 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR6/SubBoxMem[0]_inferred__2/g0_b0_i_69/O
                         net (fo=1, routed)           0.000    21.842    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR6/SubBoxMem[0]_inferred__2/g0_b0_i_69_n_0
    SLICE_X42Y168        MUXF8 (Prop_muxf8_I0_O)      0.098    21.940 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR6/SubBoxMem[0]_inferred__2/g0_b0_i_27/O
                         net (fo=5, routed)           1.037    22.977    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r6_sb[0][3]_278[4]
    SLICE_X44Y172        LUT4 (Prop_lut4_I0_O)        0.319    23.296 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_11__73/O
                         net (fo=1, routed)           0.960    24.256    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_11__73_n_0
    SLICE_X44Y175        LUT5 (Prop_lut5_I0_O)        0.124    24.380 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_5__149/O
                         net (fo=32, routed)          0.905    25.284    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR6[2][3]_117[4]
    SLICE_X44Y174        LUT6 (Prop_lut6_I4_O)        0.124    25.408 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g2_b4__146/O
                         net (fo=1, routed)           0.000    25.408    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR7/slv_reg6_reg[8]_49
    SLICE_X44Y174        MUXF7 (Prop_muxf7_I0_O)      0.212    25.620 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR7/SubBoxMem[0]_inferred__10/g0_b0_i_27/O
                         net (fo=1, routed)           0.000    25.620    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR7/SubBoxMem[0]_inferred__10/g0_b0_i_27_n_0
    SLICE_X44Y174        MUXF8 (Prop_muxf8_I1_O)      0.094    25.714 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR7/SubBoxMem[0]_inferred__10/g0_b0_i_19/O
                         net (fo=5, routed)           1.123    26.838    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r7_sb[2][3]_310[4]
    SLICE_X38Y180        LUT4 (Prop_lut4_I0_O)        0.342    27.180 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_31__3/O
                         net (fo=1, routed)           0.416    27.596    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_31__3_n_0
    SLICE_X37Y180        LUT4 (Prop_lut4_I3_O)        0.328    27.924 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_11__75/O
                         net (fo=1, routed)           0.588    28.512    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r7_mc[0][1]_315[4]
    SLICE_X31Y180        LUT4 (Prop_lut4_I3_O)        0.124    28.636 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_5__32/O
                         net (fo=32, routed)          0.931    29.566    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR7[0][1]_8[4]
    SLICE_X32Y181        LUT6 (Prop_lut6_I4_O)        0.124    29.690 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g3_b1__152/O
                         net (fo=1, routed)           0.000    29.690    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR8/slv_reg7_reg[24]_6
    SLICE_X32Y181        MUXF7 (Prop_muxf7_I1_O)      0.217    29.907 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR8/SubBoxMem[0]_inferred__0/g0_b0_i_52/O
                         net (fo=1, routed)           0.000    29.907    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR8/SubBoxMem[0]_inferred__0/g0_b0_i_52_n_0
    SLICE_X32Y181        MUXF8 (Prop_muxf8_I1_O)      0.094    30.001 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR8/SubBoxMem[0]_inferred__0/g0_b0_i_16/O
                         net (fo=5, routed)           1.264    31.266    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r8_sb[0][1]_320[1]
    SLICE_X28Y185        LUT5 (Prop_lut5_I2_O)        0.316    31.582 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_7__75/O
                         net (fo=1, routed)           0.584    32.166    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_7__75_n_0
    SLICE_X26Y187        LUT4 (Prop_lut4_I0_O)        0.124    32.290 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_2__170/O
                         net (fo=32, routed)          1.241    33.531    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR8[3][1]_138[1]
    SLICE_X24Y189        LUT6 (Prop_lut6_I1_O)        0.124    33.655 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g1_b7__180/O
                         net (fo=1, routed)           0.000    33.655    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR9/slv_reg7_reg[0]_28
    SLICE_X24Y189        MUXF7 (Prop_muxf7_I1_O)      0.245    33.900 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR9/SubBoxMem[0]_inferred__12/g0_b0_i_37__0/O
                         net (fo=1, routed)           0.000    33.900    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR9/SubBoxMem[0]_inferred__12/g0_b0_i_37__0_n_0
    SLICE_X24Y189        MUXF8 (Prop_muxf8_I0_O)      0.104    34.004 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR9/SubBoxMem[0]_inferred__12/g0_b0_i_20__0/O
                         net (fo=11, routed)          1.235    35.239    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r9_sb[3][1]_352[7]
    SLICE_X22Y184        LUT5 (Prop_lut5_I0_O)        0.316    35.555 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_7__88/O
                         net (fo=1, routed)           0.416    35.971    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r9_mc[3][2]_362[0]
    SLICE_X22Y183        LUT3 (Prop_lut3_I2_O)        0.124    36.095 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_1__94/O
                         net (fo=32, routed)          1.383    37.478    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR9[3][2]_52[0]
    SLICE_X24Y179        LUT6 (Prop_lut6_I0_O)        0.124    37.602 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g1_b7__197/O
                         net (fo=1, routed)           0.000    37.602    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR10/slv_reg6_reg[0]_28
    SLICE_X24Y179        MUXF7 (Prop_muxf7_I1_O)      0.245    37.847 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR10/SubBoxMem[0]_inferred__13/axi_rdata_reg[7]_i_23/O
                         net (fo=1, routed)           0.000    37.847    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR10/SubBoxMem[0]_inferred__13/axi_rdata_reg[7]_i_23_n_0
    SLICE_X24Y179        MUXF8 (Prop_muxf8_I0_O)      0.104    37.951 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR10/SubBoxMem[0]_inferred__13/axi_rdata_reg[7]_i_15/O
                         net (fo=1, routed)           0.303    38.254    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r10_sb[3][2]_377[7]
    SLICE_X26Y179        LUT5 (Prop_lut5_I4_O)        0.316    38.570 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata[7]_i_8/O
                         net (fo=1, routed)           0.784    39.354    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/aes_out[7]
    SLICE_X25Y179        LUT6 (Prop_lut6_I0_O)        0.124    39.478 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata[7]_i_6/O
                         net (fo=1, routed)           0.000    39.478    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata[7]_i_6_n_0
    SLICE_X25Y179        MUXF7 (Prop_muxf7_I0_O)      0.212    39.690 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[7]_i_3/O
                         net (fo=1, routed)           0.000    39.690    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[7]_i_3_n_0
    SLICE_X25Y179        MUXF8 (Prop_muxf8_I1_O)      0.094    39.784 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    39.784    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/reg_data_out__0[7]
    SLICE_X25Y179        FDRE                                         r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1696, routed)        1.670     8.650    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X25Y179        FDRE                                         r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.569     9.218    
                         clock uncertainty           -0.074     9.144    
    SLICE_X25Y179        FDRE (Setup_fdre_C_D)        0.064     9.208    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                          9.208    
                         arrival time                         -39.784    
  -------------------------------------------------------------------
                         slack                                -30.576    

Slack (VIOLATED) :        -30.562ns  (required time - arrival time)
  Source:                 design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/slv_reg4_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        40.500ns  (logic 10.316ns (25.471%)  route 30.184ns (74.529%))
  Logic Levels:           55  (LUT2=1 LUT4=11 LUT5=8 LUT6=13 MUXF7=11 MUXF8=11)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.350ns = ( 8.650 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1696, routed)        1.809    -0.731    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y162        FDRE                                         r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/slv_reg4_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y162        FDRE (Prop_fdre_C_Q)         0.456    -0.275 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/slv_reg4_reg[9]/Q
                         net (fo=35, routed)          0.911     0.636    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/cipherKey[9]
    SLICE_X8Y162         LUT2 (Prop_lut2_I1_O)        0.124     0.760 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_2__26/O
                         net (fo=32, routed)          1.130     1.890    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_initalAddRoundKey[2][3]_165[1]
    SLICE_X8Y164         LUT6 (Prop_lut6_I1_O)        0.124     2.014 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b1__50/O
                         net (fo=1, routed)           0.000     2.014    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR1/slv_reg0_reg[8]_3
    SLICE_X8Y164         MUXF7 (Prop_muxf7_I0_O)      0.241     2.255 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR1/SubBoxMem[0]_inferred__10/g0_b0_i_34/O
                         net (fo=1, routed)           0.000     2.255    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR1/SubBoxMem[0]_inferred__10/g0_b0_i_34_n_0
    SLICE_X8Y164         MUXF8 (Prop_muxf8_I0_O)      0.098     2.353 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR1/SubBoxMem[0]_inferred__10/g0_b0_i_27/O
                         net (fo=5, routed)           1.016     3.369    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r1_sb[2][3]_181[1]
    SLICE_X3Y166         LUT4 (Prop_lut4_I0_O)        0.319     3.688 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_44__1/O
                         net (fo=1, routed)           0.578     4.266    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_44__1_n_0
    SLICE_X7Y164         LUT4 (Prop_lut4_I3_O)        0.124     4.390 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_15__26/O
                         net (fo=1, routed)           0.759     5.149    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r1_mc[0][1]_186[1]
    SLICE_X20Y164        LUT6 (Prop_lut6_I5_O)        0.124     5.273 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_2__41/O
                         net (fo=32, routed)          1.276     6.549    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR1[0][1]_15[1]
    SLICE_X21Y158        LUT6 (Prop_lut6_I1_O)        0.124     6.673 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g3_b7__56/O
                         net (fo=1, routed)           0.000     6.673    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR2/slv_reg6_reg[25]_30
    SLICE_X21Y158        MUXF7 (Prop_muxf7_I1_O)      0.217     6.890 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR2/SubBoxMem[0]_inferred__0/g0_b0_i_39/O
                         net (fo=1, routed)           0.000     6.890    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR2/SubBoxMem[0]_inferred__0/g0_b0_i_39_n_0
    SLICE_X21Y158        MUXF8 (Prop_muxf8_I1_O)      0.094     6.984 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR2/SubBoxMem[0]_inferred__0/g0_b0_i_8/O
                         net (fo=11, routed)          0.564     7.548    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r2_sb[0][1]_191[7]
    SLICE_X18Y157        LUT5 (Prop_lut5_I1_O)        0.316     7.864 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_8__43/O
                         net (fo=1, routed)           0.742     8.606    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_8__43_n_0
    SLICE_X24Y158        LUT4 (Prop_lut4_I0_O)        0.124     8.730 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_2__88/O
                         net (fo=32, routed)          1.394    10.124    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR2[3][1]_75[1]
    SLICE_X37Y158        LUT6 (Prop_lut6_I1_O)        0.124    10.248 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g1_b1__84/O
                         net (fo=1, routed)           0.000    10.248    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR3/slv_reg7_reg[0]_36
    SLICE_X37Y158        MUXF7 (Prop_muxf7_I1_O)      0.245    10.493 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR3/SubBoxMem[0]_inferred__12/g0_b0_i_20/O
                         net (fo=1, routed)           0.000    10.493    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR3/SubBoxMem[0]_inferred__12/g0_b0_i_20_n_0
    SLICE_X37Y158        MUXF8 (Prop_muxf8_I0_O)      0.104    10.597 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR3/SubBoxMem[0]_inferred__12/g0_b0_i_8/O
                         net (fo=5, routed)           1.154    11.751    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r3_sb[3][1]_219[1]
    SLICE_X49Y153        LUT4 (Prop_lut4_I3_O)        0.316    12.067 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_8__54/O
                         net (fo=1, routed)           0.600    12.667    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_8__54_n_0
    SLICE_X50Y153        LUT6 (Prop_lut6_I0_O)        0.124    12.791 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_2__107/O
                         net (fo=32, routed)          1.210    14.002    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR3[2][2]_39[1]
    SLICE_X49Y154        LUT6 (Prop_lut6_I1_O)        0.124    14.126 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g1_b2__97/O
                         net (fo=1, routed)           0.000    14.126    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR4/slv_reg6_reg[8]_8
    SLICE_X49Y154        MUXF7 (Prop_muxf7_I1_O)      0.245    14.371 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR4/SubBoxMem[0]_inferred__9/g0_b0_i_58/O
                         net (fo=1, routed)           0.000    14.371    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR4/SubBoxMem[0]_inferred__9/g0_b0_i_58_n_0
    SLICE_X49Y154        MUXF8 (Prop_muxf8_I0_O)      0.104    14.475 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR4/SubBoxMem[0]_inferred__9/g0_b0_i_19/O
                         net (fo=5, routed)           0.992    15.467    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r4_sb[2][2]_237[2]
    SLICE_X52Y155        LUT5 (Prop_lut5_I2_O)        0.316    15.783 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_10__49/O
                         net (fo=1, routed)           0.562    16.345    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_10__49_n_0
    SLICE_X52Y157        LUT4 (Prop_lut4_I2_O)        0.124    16.469 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_4__114/O
                         net (fo=32, routed)          1.097    17.566    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR4[1][0]_96[3]
    SLICE_X55Y160        LUT6 (Prop_lut6_I3_O)        0.124    17.690 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b3__107/O
                         net (fo=1, routed)           0.000    17.690    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR5/slv_reg4_reg[15]_11
    SLICE_X55Y160        MUXF7 (Prop_muxf7_I0_O)      0.238    17.928 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR5/SubBoxMem[0]_inferred__3/g0_b0_i_15/O
                         net (fo=1, routed)           0.000    17.928    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR5/SubBoxMem[0]_inferred__3/g0_b0_i_15_n_0
    SLICE_X55Y160        MUXF8 (Prop_muxf8_I0_O)      0.104    18.032 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR5/SubBoxMem[0]_inferred__3/g0_b0_i_10__0/O
                         net (fo=5, routed)           1.137    19.169    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r5_sb[1][0]_255[3]
    SLICE_X50Y166        LUT4 (Prop_lut4_I1_O)        0.316    19.485 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_22__21/O
                         net (fo=1, routed)           0.648    20.133    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_22__21_n_0
    SLICE_X48Y166        LUT5 (Prop_lut5_I3_O)        0.124    20.257 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_4__137/O
                         net (fo=32, routed)          1.220    21.477    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR5[0][3]_107[3]
    SLICE_X42Y168        LUT6 (Prop_lut6_I3_O)        0.124    21.601 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b4__122/O
                         net (fo=1, routed)           0.000    21.601    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR6/slv_reg6_reg[24]_47
    SLICE_X42Y168        MUXF7 (Prop_muxf7_I0_O)      0.241    21.842 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR6/SubBoxMem[0]_inferred__2/g0_b0_i_69/O
                         net (fo=1, routed)           0.000    21.842    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR6/SubBoxMem[0]_inferred__2/g0_b0_i_69_n_0
    SLICE_X42Y168        MUXF8 (Prop_muxf8_I0_O)      0.098    21.940 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR6/SubBoxMem[0]_inferred__2/g0_b0_i_27/O
                         net (fo=5, routed)           1.037    22.977    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r6_sb[0][3]_278[4]
    SLICE_X44Y172        LUT4 (Prop_lut4_I0_O)        0.319    23.296 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_11__73/O
                         net (fo=1, routed)           0.960    24.256    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_11__73_n_0
    SLICE_X44Y175        LUT5 (Prop_lut5_I0_O)        0.124    24.380 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_5__149/O
                         net (fo=32, routed)          0.905    25.284    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR6[2][3]_117[4]
    SLICE_X44Y174        LUT6 (Prop_lut6_I4_O)        0.124    25.408 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g2_b4__146/O
                         net (fo=1, routed)           0.000    25.408    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR7/slv_reg6_reg[8]_49
    SLICE_X44Y174        MUXF7 (Prop_muxf7_I0_O)      0.212    25.620 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR7/SubBoxMem[0]_inferred__10/g0_b0_i_27/O
                         net (fo=1, routed)           0.000    25.620    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR7/SubBoxMem[0]_inferred__10/g0_b0_i_27_n_0
    SLICE_X44Y174        MUXF8 (Prop_muxf8_I1_O)      0.094    25.714 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR7/SubBoxMem[0]_inferred__10/g0_b0_i_19/O
                         net (fo=5, routed)           1.123    26.838    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r7_sb[2][3]_310[4]
    SLICE_X38Y180        LUT4 (Prop_lut4_I0_O)        0.342    27.180 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_31__3/O
                         net (fo=1, routed)           0.416    27.596    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_31__3_n_0
    SLICE_X37Y180        LUT4 (Prop_lut4_I3_O)        0.328    27.924 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_11__75/O
                         net (fo=1, routed)           0.588    28.512    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r7_mc[0][1]_315[4]
    SLICE_X31Y180        LUT4 (Prop_lut4_I3_O)        0.124    28.636 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_5__32/O
                         net (fo=32, routed)          0.931    29.566    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR7[0][1]_8[4]
    SLICE_X32Y181        LUT6 (Prop_lut6_I4_O)        0.124    29.690 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g3_b1__152/O
                         net (fo=1, routed)           0.000    29.690    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR8/slv_reg7_reg[24]_6
    SLICE_X32Y181        MUXF7 (Prop_muxf7_I1_O)      0.217    29.907 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR8/SubBoxMem[0]_inferred__0/g0_b0_i_52/O
                         net (fo=1, routed)           0.000    29.907    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR8/SubBoxMem[0]_inferred__0/g0_b0_i_52_n_0
    SLICE_X32Y181        MUXF8 (Prop_muxf8_I1_O)      0.094    30.001 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR8/SubBoxMem[0]_inferred__0/g0_b0_i_16/O
                         net (fo=5, routed)           1.264    31.266    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r8_sb[0][1]_320[1]
    SLICE_X28Y185        LUT5 (Prop_lut5_I2_O)        0.316    31.582 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_7__75/O
                         net (fo=1, routed)           0.584    32.166    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_7__75_n_0
    SLICE_X26Y187        LUT4 (Prop_lut4_I0_O)        0.124    32.290 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_2__170/O
                         net (fo=32, routed)          1.241    33.531    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR8[3][1]_138[1]
    SLICE_X24Y189        LUT6 (Prop_lut6_I1_O)        0.124    33.655 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g1_b7__180/O
                         net (fo=1, routed)           0.000    33.655    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR9/slv_reg7_reg[0]_28
    SLICE_X24Y189        MUXF7 (Prop_muxf7_I1_O)      0.245    33.900 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR9/SubBoxMem[0]_inferred__12/g0_b0_i_37__0/O
                         net (fo=1, routed)           0.000    33.900    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR9/SubBoxMem[0]_inferred__12/g0_b0_i_37__0_n_0
    SLICE_X24Y189        MUXF8 (Prop_muxf8_I0_O)      0.104    34.004 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR9/SubBoxMem[0]_inferred__12/g0_b0_i_20__0/O
                         net (fo=11, routed)          1.168    35.172    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r9_sb[3][1]_352[7]
    SLICE_X21Y191        LUT5 (Prop_lut5_I3_O)        0.316    35.488 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_8__120/O
                         net (fo=1, routed)           0.512    35.999    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_8__120_n_0
    SLICE_X22Y184        LUT5 (Prop_lut5_I0_O)        0.124    36.123 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_2__189/O
                         net (fo=32, routed)          1.517    37.641    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR9[3][2]_52[1]
    SLICE_X22Y178        LUT6 (Prop_lut6_I1_O)        0.124    37.765 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g3_b3__197/O
                         net (fo=1, routed)           0.000    37.765    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR10/slv_reg6_reg[0]_14
    SLICE_X22Y178        MUXF7 (Prop_muxf7_I1_O)      0.217    37.982 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR10/SubBoxMem[0]_inferred__13/axi_rdata_reg[3]_i_21/O
                         net (fo=1, routed)           0.000    37.982    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR10/SubBoxMem[0]_inferred__13/axi_rdata_reg[3]_i_21_n_0
    SLICE_X22Y178        MUXF8 (Prop_muxf8_I1_O)      0.094    38.076 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR10/SubBoxMem[0]_inferred__13/axi_rdata_reg[3]_i_14/O
                         net (fo=1, routed)           0.451    38.526    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r10_sb[3][2]_377[3]
    SLICE_X21Y178        LUT5 (Prop_lut5_I4_O)        0.316    38.842 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata[3]_i_8/O
                         net (fo=1, routed)           0.497    39.340    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/aes_out[3]
    SLICE_X20Y178        LUT6 (Prop_lut6_I0_O)        0.124    39.464 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata[3]_i_6/O
                         net (fo=1, routed)           0.000    39.464    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata[3]_i_6_n_0
    SLICE_X20Y178        MUXF7 (Prop_muxf7_I0_O)      0.212    39.676 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[3]_i_3/O
                         net (fo=1, routed)           0.000    39.676    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[3]_i_3_n_0
    SLICE_X20Y178        MUXF8 (Prop_muxf8_I1_O)      0.094    39.770 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    39.770    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/reg_data_out__0[3]
    SLICE_X20Y178        FDRE                                         r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1696, routed)        1.670     8.650    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y178        FDRE                                         r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.569     9.218    
                         clock uncertainty           -0.074     9.144    
    SLICE_X20Y178        FDRE (Setup_fdre_C_D)        0.064     9.208    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                          9.208    
                         arrival time                         -39.770    
  -------------------------------------------------------------------
                         slack                                -30.562    

Slack (VIOLATED) :        -30.547ns  (required time - arrival time)
  Source:                 design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/slv_reg4_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        40.539ns  (logic 10.338ns (25.501%)  route 30.201ns (74.499%))
  Logic Levels:           55  (LUT2=2 LUT4=12 LUT5=5 LUT6=14 MUXF7=11 MUXF8=11)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 8.654 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1696, routed)        1.809    -0.731    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y162        FDRE                                         r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/slv_reg4_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y162        FDRE (Prop_fdre_C_Q)         0.456    -0.275 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/slv_reg4_reg[9]/Q
                         net (fo=35, routed)          0.911     0.636    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/cipherKey[9]
    SLICE_X8Y162         LUT2 (Prop_lut2_I1_O)        0.124     0.760 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_2__26/O
                         net (fo=32, routed)          1.130     1.890    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_initalAddRoundKey[2][3]_165[1]
    SLICE_X8Y164         LUT6 (Prop_lut6_I1_O)        0.124     2.014 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b1__50/O
                         net (fo=1, routed)           0.000     2.014    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR1/slv_reg0_reg[8]_3
    SLICE_X8Y164         MUXF7 (Prop_muxf7_I0_O)      0.241     2.255 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR1/SubBoxMem[0]_inferred__10/g0_b0_i_34/O
                         net (fo=1, routed)           0.000     2.255    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR1/SubBoxMem[0]_inferred__10/g0_b0_i_34_n_0
    SLICE_X8Y164         MUXF8 (Prop_muxf8_I0_O)      0.098     2.353 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR1/SubBoxMem[0]_inferred__10/g0_b0_i_27/O
                         net (fo=5, routed)           1.016     3.369    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r1_sb[2][3]_181[1]
    SLICE_X3Y166         LUT4 (Prop_lut4_I0_O)        0.319     3.688 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_44__1/O
                         net (fo=1, routed)           0.578     4.266    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_44__1_n_0
    SLICE_X7Y164         LUT4 (Prop_lut4_I3_O)        0.124     4.390 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_15__26/O
                         net (fo=1, routed)           0.759     5.149    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r1_mc[0][1]_186[1]
    SLICE_X20Y164        LUT6 (Prop_lut6_I5_O)        0.124     5.273 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_2__41/O
                         net (fo=32, routed)          1.276     6.549    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR1[0][1]_15[1]
    SLICE_X21Y158        LUT6 (Prop_lut6_I1_O)        0.124     6.673 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g3_b7__56/O
                         net (fo=1, routed)           0.000     6.673    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR2/slv_reg6_reg[25]_30
    SLICE_X21Y158        MUXF7 (Prop_muxf7_I1_O)      0.217     6.890 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR2/SubBoxMem[0]_inferred__0/g0_b0_i_39/O
                         net (fo=1, routed)           0.000     6.890    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR2/SubBoxMem[0]_inferred__0/g0_b0_i_39_n_0
    SLICE_X21Y158        MUXF8 (Prop_muxf8_I1_O)      0.094     6.984 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR2/SubBoxMem[0]_inferred__0/g0_b0_i_8/O
                         net (fo=11, routed)          0.564     7.548    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r2_sb[0][1]_191[7]
    SLICE_X18Y157        LUT5 (Prop_lut5_I1_O)        0.316     7.864 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_8__43/O
                         net (fo=1, routed)           0.742     8.606    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_8__43_n_0
    SLICE_X24Y158        LUT4 (Prop_lut4_I0_O)        0.124     8.730 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_2__88/O
                         net (fo=32, routed)          1.394    10.124    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR2[3][1]_75[1]
    SLICE_X37Y158        LUT6 (Prop_lut6_I1_O)        0.124    10.248 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g1_b1__84/O
                         net (fo=1, routed)           0.000    10.248    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR3/slv_reg7_reg[0]_36
    SLICE_X37Y158        MUXF7 (Prop_muxf7_I1_O)      0.245    10.493 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR3/SubBoxMem[0]_inferred__12/g0_b0_i_20/O
                         net (fo=1, routed)           0.000    10.493    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR3/SubBoxMem[0]_inferred__12/g0_b0_i_20_n_0
    SLICE_X37Y158        MUXF8 (Prop_muxf8_I0_O)      0.104    10.597 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR3/SubBoxMem[0]_inferred__12/g0_b0_i_8/O
                         net (fo=5, routed)           1.154    11.751    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r3_sb[3][1]_219[1]
    SLICE_X49Y153        LUT4 (Prop_lut4_I3_O)        0.316    12.067 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_8__54/O
                         net (fo=1, routed)           0.600    12.667    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_8__54_n_0
    SLICE_X50Y153        LUT6 (Prop_lut6_I0_O)        0.124    12.791 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_2__107/O
                         net (fo=32, routed)          1.210    14.002    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR3[2][2]_39[1]
    SLICE_X49Y154        LUT6 (Prop_lut6_I1_O)        0.124    14.126 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g1_b2__97/O
                         net (fo=1, routed)           0.000    14.126    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR4/slv_reg6_reg[8]_8
    SLICE_X49Y154        MUXF7 (Prop_muxf7_I1_O)      0.245    14.371 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR4/SubBoxMem[0]_inferred__9/g0_b0_i_58/O
                         net (fo=1, routed)           0.000    14.371    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR4/SubBoxMem[0]_inferred__9/g0_b0_i_58_n_0
    SLICE_X49Y154        MUXF8 (Prop_muxf8_I0_O)      0.104    14.475 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR4/SubBoxMem[0]_inferred__9/g0_b0_i_19/O
                         net (fo=5, routed)           0.992    15.467    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r4_sb[2][2]_237[2]
    SLICE_X52Y155        LUT5 (Prop_lut5_I2_O)        0.316    15.783 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_10__49/O
                         net (fo=1, routed)           0.562    16.345    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_10__49_n_0
    SLICE_X52Y157        LUT4 (Prop_lut4_I2_O)        0.124    16.469 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_4__114/O
                         net (fo=32, routed)          1.097    17.566    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR4[1][0]_96[3]
    SLICE_X55Y160        LUT6 (Prop_lut6_I3_O)        0.124    17.690 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b3__107/O
                         net (fo=1, routed)           0.000    17.690    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR5/slv_reg4_reg[15]_11
    SLICE_X55Y160        MUXF7 (Prop_muxf7_I0_O)      0.238    17.928 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR5/SubBoxMem[0]_inferred__3/g0_b0_i_15/O
                         net (fo=1, routed)           0.000    17.928    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR5/SubBoxMem[0]_inferred__3/g0_b0_i_15_n_0
    SLICE_X55Y160        MUXF8 (Prop_muxf8_I0_O)      0.104    18.032 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR5/SubBoxMem[0]_inferred__3/g0_b0_i_10__0/O
                         net (fo=5, routed)           1.137    19.169    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r5_sb[1][0]_255[3]
    SLICE_X50Y166        LUT4 (Prop_lut4_I1_O)        0.316    19.485 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_22__21/O
                         net (fo=1, routed)           0.648    20.133    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_22__21_n_0
    SLICE_X48Y166        LUT5 (Prop_lut5_I3_O)        0.124    20.257 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_4__137/O
                         net (fo=32, routed)          1.220    21.477    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR5[0][3]_107[3]
    SLICE_X42Y168        LUT6 (Prop_lut6_I3_O)        0.124    21.601 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b4__122/O
                         net (fo=1, routed)           0.000    21.601    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR6/slv_reg6_reg[24]_47
    SLICE_X42Y168        MUXF7 (Prop_muxf7_I0_O)      0.241    21.842 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR6/SubBoxMem[0]_inferred__2/g0_b0_i_69/O
                         net (fo=1, routed)           0.000    21.842    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR6/SubBoxMem[0]_inferred__2/g0_b0_i_69_n_0
    SLICE_X42Y168        MUXF8 (Prop_muxf8_I0_O)      0.098    21.940 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR6/SubBoxMem[0]_inferred__2/g0_b0_i_27/O
                         net (fo=5, routed)           1.037    22.977    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r6_sb[0][3]_278[4]
    SLICE_X44Y172        LUT4 (Prop_lut4_I0_O)        0.319    23.296 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_11__73/O
                         net (fo=1, routed)           0.960    24.256    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_11__73_n_0
    SLICE_X44Y175        LUT5 (Prop_lut5_I0_O)        0.124    24.380 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_5__149/O
                         net (fo=32, routed)          0.905    25.284    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR6[2][3]_117[4]
    SLICE_X44Y174        LUT6 (Prop_lut6_I4_O)        0.124    25.408 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g2_b4__146/O
                         net (fo=1, routed)           0.000    25.408    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR7/slv_reg6_reg[8]_49
    SLICE_X44Y174        MUXF7 (Prop_muxf7_I0_O)      0.212    25.620 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR7/SubBoxMem[0]_inferred__10/g0_b0_i_27/O
                         net (fo=1, routed)           0.000    25.620    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR7/SubBoxMem[0]_inferred__10/g0_b0_i_27_n_0
    SLICE_X44Y174        MUXF8 (Prop_muxf8_I1_O)      0.094    25.714 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR7/SubBoxMem[0]_inferred__10/g0_b0_i_19/O
                         net (fo=5, routed)           1.123    26.838    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r7_sb[2][3]_310[4]
    SLICE_X38Y180        LUT4 (Prop_lut4_I0_O)        0.342    27.180 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_31__3/O
                         net (fo=1, routed)           0.416    27.596    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_31__3_n_0
    SLICE_X37Y180        LUT4 (Prop_lut4_I3_O)        0.328    27.924 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_11__75/O
                         net (fo=1, routed)           0.588    28.512    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r7_mc[0][1]_315[4]
    SLICE_X31Y180        LUT4 (Prop_lut4_I3_O)        0.124    28.636 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_5__32/O
                         net (fo=32, routed)          0.931    29.566    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR7[0][1]_8[4]
    SLICE_X32Y181        LUT6 (Prop_lut6_I4_O)        0.124    29.690 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g3_b1__152/O
                         net (fo=1, routed)           0.000    29.690    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR8/slv_reg7_reg[24]_6
    SLICE_X32Y181        MUXF7 (Prop_muxf7_I1_O)      0.217    29.907 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR8/SubBoxMem[0]_inferred__0/g0_b0_i_52/O
                         net (fo=1, routed)           0.000    29.907    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR8/SubBoxMem[0]_inferred__0/g0_b0_i_52_n_0
    SLICE_X32Y181        MUXF8 (Prop_muxf8_I1_O)      0.094    30.001 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR8/SubBoxMem[0]_inferred__0/g0_b0_i_16/O
                         net (fo=5, routed)           1.264    31.266    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r8_sb[0][1]_320[1]
    SLICE_X28Y185        LUT5 (Prop_lut5_I2_O)        0.316    31.582 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_7__75/O
                         net (fo=1, routed)           0.584    32.166    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_7__75_n_0
    SLICE_X26Y187        LUT4 (Prop_lut4_I0_O)        0.124    32.290 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_2__170/O
                         net (fo=32, routed)          1.241    33.531    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR8[3][1]_138[1]
    SLICE_X24Y189        LUT6 (Prop_lut6_I1_O)        0.124    33.655 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g1_b7__180/O
                         net (fo=1, routed)           0.000    33.655    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR9/slv_reg7_reg[0]_28
    SLICE_X24Y189        MUXF7 (Prop_muxf7_I1_O)      0.245    33.900 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR9/SubBoxMem[0]_inferred__12/g0_b0_i_37__0/O
                         net (fo=1, routed)           0.000    33.900    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR9/SubBoxMem[0]_inferred__12/g0_b0_i_37__0_n_0
    SLICE_X24Y189        MUXF8 (Prop_muxf8_I0_O)      0.104    34.004 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR9/SubBoxMem[0]_inferred__12/g0_b0_i_20__0/O
                         net (fo=11, routed)          0.879    34.883    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r9_sb[3][1]_352[7]
    SLICE_X16Y185        LUT4 (Prop_lut4_I2_O)        0.316    35.199 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_8__119/O
                         net (fo=1, routed)           0.865    36.065    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_8__119_n_0
    SLICE_X12Y182        LUT6 (Prop_lut6_I0_O)        0.124    36.189 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_2__188/O
                         net (fo=32, routed)          1.389    37.578    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR9[2][2]_54[1]
    SLICE_X15Y182        LUT6 (Prop_lut6_I1_O)        0.124    37.702 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b4__193/O
                         net (fo=1, routed)           0.000    37.702    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR10/slv_reg6_reg[8]_15
    SLICE_X15Y182        MUXF7 (Prop_muxf7_I0_O)      0.238    37.940 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR10/SubBoxMem[0]_inferred__9/axi_rdata_reg[12]_i_26/O
                         net (fo=1, routed)           0.000    37.940    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR10/SubBoxMem[0]_inferred__9/axi_rdata_reg[12]_i_26_n_0
    SLICE_X15Y182        MUXF8 (Prop_muxf8_I0_O)      0.104    38.044 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR10/SubBoxMem[0]_inferred__9/axi_rdata_reg[12]_i_18/O
                         net (fo=1, routed)           0.552    38.596    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r10_sb[2][2]_373[4]
    SLICE_X15Y180        LUT2 (Prop_lut2_I0_O)        0.316    38.912 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata[12]_i_11/O
                         net (fo=1, routed)           0.475    39.387    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/aes_out[108]
    SLICE_X14Y180        LUT6 (Prop_lut6_I5_O)        0.124    39.511 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata[12]_i_6/O
                         net (fo=1, routed)           0.000    39.511    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata[12]_i_6_n_0
    SLICE_X14Y180        MUXF7 (Prop_muxf7_I0_O)      0.209    39.720 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[12]_i_3/O
                         net (fo=1, routed)           0.000    39.720    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[12]_i_3_n_0
    SLICE_X14Y180        MUXF8 (Prop_muxf8_I1_O)      0.088    39.808 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    39.808    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/reg_data_out__0[12]
    SLICE_X14Y180        FDRE                                         r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1696, routed)        1.674     8.654    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y180        FDRE                                         r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism              0.569     9.222    
                         clock uncertainty           -0.074     9.148    
    SLICE_X14Y180        FDRE (Setup_fdre_C_D)        0.113     9.261    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                          9.261    
                         arrival time                         -39.808    
  -------------------------------------------------------------------
                         slack                                -30.547    

Slack (VIOLATED) :        -30.513ns  (required time - arrival time)
  Source:                 design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/slv_reg4_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        40.529ns  (logic 10.149ns (25.041%)  route 30.380ns (74.959%))
  Logic Levels:           55  (LUT2=2 LUT3=2 LUT4=5 LUT5=12 LUT6=12 MUXF7=11 MUXF8=11)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.272ns = ( 8.728 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1696, routed)        1.809    -0.731    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y162        FDRE                                         r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/slv_reg4_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y162        FDRE (Prop_fdre_C_Q)         0.456    -0.275 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/slv_reg4_reg[9]/Q
                         net (fo=35, routed)          0.911     0.636    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/cipherKey[9]
    SLICE_X8Y162         LUT2 (Prop_lut2_I1_O)        0.124     0.760 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_2__26/O
                         net (fo=32, routed)          0.936     1.696    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_initalAddRoundKey[2][3]_165[1]
    SLICE_X8Y163         LUT6 (Prop_lut6_I1_O)        0.124     1.820 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g3_b3__50/O
                         net (fo=1, routed)           0.000     1.820    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR1/slv_reg0_reg[8]_14
    SLICE_X8Y163         MUXF7 (Prop_muxf7_I1_O)      0.214     2.034 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR1/SubBoxMem[0]_inferred__10/g0_b0_i_36/O
                         net (fo=1, routed)           0.000     2.034    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR1/SubBoxMem[0]_inferred__10/g0_b0_i_36_n_0
    SLICE_X8Y163         MUXF8 (Prop_muxf8_I1_O)      0.088     2.122 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR1/SubBoxMem[0]_inferred__10/g0_b0_i_30/O
                         net (fo=5, routed)           1.205     3.327    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r1_sb[2][3]_181[3]
    SLICE_X5Y164         LUT5 (Prop_lut5_I0_O)        0.319     3.646 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_28__0/O
                         net (fo=1, routed)           0.571     4.218    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_28__0_n_0
    SLICE_X5Y163         LUT3 (Prop_lut3_I2_O)        0.124     4.342 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_18__11/O
                         net (fo=1, routed)           0.565     4.907    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r1_mc[1][1]_187[3]
    SLICE_X10Y164        LUT6 (Prop_lut6_I5_O)        0.124     5.031 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_4__69/O
                         net (fo=32, routed)          1.247     6.278    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR1[1][1]_50[3]
    SLICE_X17Y158        LUT6 (Prop_lut6_I3_O)        0.124     6.402 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g1_b3__60/O
                         net (fo=1, routed)           0.000     6.402    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR2/slv_reg6_reg[16]_12
    SLICE_X17Y158        MUXF7 (Prop_muxf7_I1_O)      0.245     6.647 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR2/SubBoxMem[0]_inferred__4/g0_b0_i_28/O
                         net (fo=1, routed)           0.000     6.647    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR2/SubBoxMem[0]_inferred__4/g0_b0_i_28_n_0
    SLICE_X17Y158        MUXF8 (Prop_muxf8_I0_O)      0.104     6.751 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR2/SubBoxMem[0]_inferred__4/g0_b0_i_13/O
                         net (fo=5, routed)           1.205     7.955    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r2_sb[1][1]_195[3]
    SLICE_X18Y151        LUT4 (Prop_lut4_I1_O)        0.316     8.271 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_29__3/O
                         net (fo=1, routed)           0.657     8.928    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_29__3_n_0
    SLICE_X20Y150        LUT5 (Prop_lut5_I3_O)        0.124     9.052 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_5__81/O
                         net (fo=32, routed)          0.657     9.709    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR2[0][0]_68[4]
    SLICE_X25Y151        LUT6 (Prop_lut6_I4_O)        0.124     9.833 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b3__71/O
                         net (fo=1, routed)           0.000     9.833    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR3/slv_reg7_reg[24]_11
    SLICE_X25Y151        MUXF7 (Prop_muxf7_I0_O)      0.238    10.071 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR3/g0_b0_i_71/O
                         net (fo=1, routed)           0.000    10.071    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR3/g0_b0_i_71_n_0
    SLICE_X25Y151        MUXF8 (Prop_muxf8_I0_O)      0.104    10.175 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR3/g0_b0_i_27/O
                         net (fo=5, routed)           1.136    11.311    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r3_sb[0][0]_206[3]
    SLICE_X34Y154        LUT4 (Prop_lut4_I0_O)        0.316    11.627 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_12__49/O
                         net (fo=1, routed)           0.871    12.497    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_12__49_n_0
    SLICE_X42Y151        LUT5 (Prop_lut5_I0_O)        0.124    12.621 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_4__100/O
                         net (fo=32, routed)          0.928    13.549    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR3[2][0]_86[3]
    SLICE_X45Y152        LUT6 (Prop_lut6_I3_O)        0.124    13.673 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b3__95/O
                         net (fo=1, routed)           0.000    13.673    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR4/slv_reg7_reg[8]_11
    SLICE_X45Y152        MUXF7 (Prop_muxf7_I0_O)      0.238    13.911 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR4/SubBoxMem[0]_inferred__7/g0_b0_i_35/O
                         net (fo=1, routed)           0.000    13.911    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR4/SubBoxMem[0]_inferred__7/g0_b0_i_35_n_0
    SLICE_X45Y152        MUXF8 (Prop_muxf8_I0_O)      0.104    14.015 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR4/SubBoxMem[0]_inferred__7/g0_b0_i_18/O
                         net (fo=5, routed)           1.154    15.170    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r4_sb[2][0]_235[3]
    SLICE_X50Y152        LUT5 (Prop_lut5_I0_O)        0.316    15.486 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_12__59/O
                         net (fo=1, routed)           0.663    16.149    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_12__59_n_0
    SLICE_X50Y157        LUT5 (Prop_lut5_I2_O)        0.124    16.273 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_4__121/O
                         net (fo=32, routed)          1.622    17.894    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR4[1][2]_46[3]
    SLICE_X55Y164        LUT6 (Prop_lut6_I3_O)        0.124    18.018 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g1_b3__109/O
                         net (fo=1, routed)           0.000    18.018    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR5/slv_reg6_reg[16]_12
    SLICE_X55Y164        MUXF7 (Prop_muxf7_I1_O)      0.245    18.263 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR5/SubBoxMem[0]_inferred__5/g0_b0_i_25__0/O
                         net (fo=1, routed)           0.000    18.263    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR5/SubBoxMem[0]_inferred__5/g0_b0_i_25__0_n_0
    SLICE_X55Y164        MUXF8 (Prop_muxf8_I0_O)      0.104    18.367 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR5/SubBoxMem[0]_inferred__5/g0_b0_i_13/O
                         net (fo=5, routed)           1.215    19.582    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r5_sb[1][2]_257[3]
    SLICE_X58Y176        LUT4 (Prop_lut4_I1_O)        0.316    19.898 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_16__18/O
                         net (fo=1, routed)           0.615    20.514    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_16__18_n_0
    SLICE_X56Y178        LUT5 (Prop_lut5_I3_O)        0.124    20.638 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_5__131/O
                         net (fo=32, routed)          1.096    21.734    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR5[0][1]_7[4]
    SLICE_X55Y178        LUT6 (Prop_lut6_I4_O)        0.124    21.858 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g1_b3__120/O
                         net (fo=1, routed)           0.000    21.858    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR6/slv_reg7_reg[29]_12
    SLICE_X55Y178        MUXF7 (Prop_muxf7_I1_O)      0.245    22.103 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR6/SubBoxMem[0]_inferred__0/g0_b0_i_39/O
                         net (fo=1, routed)           0.000    22.103    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR6/SubBoxMem[0]_inferred__0/g0_b0_i_39_n_0
    SLICE_X55Y178        MUXF8 (Prop_muxf8_I0_O)      0.104    22.207 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR6/SubBoxMem[0]_inferred__0/g0_b0_i_12/O
                         net (fo=5, routed)           0.822    23.028    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r6_sb[0][1]_276[3]
    SLICE_X52Y178        LUT5 (Prop_lut5_I0_O)        0.316    23.344 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_14__59/O
                         net (fo=1, routed)           0.814    24.158    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_14__59_n_0
    SLICE_X52Y178        LUT3 (Prop_lut3_I0_O)        0.124    24.282 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_10__66/O
                         net (fo=1, routed)           0.912    25.194    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r6_mc[3][1]_294[3]
    SLICE_X42Y181        LUT5 (Prop_lut5_I4_O)        0.124    25.318 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_4__47/O
                         net (fo=32, routed)          0.893    26.211    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR6[3][1]_26[3]
    SLICE_X40Y185        LUT6 (Prop_lut6_I3_O)        0.124    26.335 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g2_b7__148/O
                         net (fo=1, routed)           0.000    26.335    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR7/slv_reg7_reg[0]_29
    SLICE_X40Y185        MUXF7 (Prop_muxf7_I0_O)      0.212    26.547 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR7/SubBoxMem[0]_inferred__12/g0_b0_i_14/O
                         net (fo=1, routed)           0.000    26.547    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR7/SubBoxMem[0]_inferred__12/g0_b0_i_14_n_0
    SLICE_X40Y185        MUXF8 (Prop_muxf8_I1_O)      0.094    26.641 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR7/SubBoxMem[0]_inferred__12/g0_b0_i_7__0/O
                         net (fo=11, routed)          0.912    27.553    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r7_sb[3][1]_312[7]
    SLICE_X38Y187        LUT5 (Prop_lut5_I3_O)        0.316    27.869 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_7__73/O
                         net (fo=1, routed)           0.625    28.494    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_7__73_n_0
    SLICE_X30Y188        LUT4 (Prop_lut4_I0_O)        0.124    28.618 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_2__158/O
                         net (fo=32, routed)          1.036    29.654    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR7[3][2]_126[1]
    SLICE_X28Y190        LUT6 (Prop_lut6_I1_O)        0.124    29.778 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b7__165/O
                         net (fo=1, routed)           0.000    29.778    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR8/slv_reg6_reg[0]_27
    SLICE_X28Y190        MUXF7 (Prop_muxf7_I0_O)      0.238    30.016 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR8/SubBoxMem[0]_inferred__13/g0_b0_i_13/O
                         net (fo=1, routed)           0.000    30.016    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR8/SubBoxMem[0]_inferred__13/g0_b0_i_13_n_0
    SLICE_X28Y190        MUXF8 (Prop_muxf8_I0_O)      0.104    30.120 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR8/SubBoxMem[0]_inferred__13/g0_b0_i_7__0/O
                         net (fo=11, routed)          0.947    31.067    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r8_sb[3][2]_333[7]
    SLICE_X22Y190        LUT4 (Prop_lut4_I2_O)        0.316    31.383 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_8__112/O
                         net (fo=1, routed)           0.489    31.872    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_8__112_n_0
    SLICE_X22Y188        LUT5 (Prop_lut5_I0_O)        0.124    31.996 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_2__177/O
                         net (fo=32, routed)          1.128    33.124    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR8[2][3]_141[1]
    SLICE_X21Y186        LUT6 (Prop_lut6_I1_O)        0.124    33.248 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g1_b0__178/O
                         net (fo=1, routed)           0.000    33.248    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR9/slv_reg6_reg[8]_32
    SLICE_X21Y186        MUXF7 (Prop_muxf7_I1_O)      0.245    33.493 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR9/SubBoxMem[0]_inferred__10/g0_b0_i_36/O
                         net (fo=1, routed)           0.000    33.493    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR9/SubBoxMem[0]_inferred__10/g0_b0_i_36_n_0
    SLICE_X21Y186        MUXF8 (Prop_muxf8_I0_O)      0.104    33.597 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR9/SubBoxMem[0]_inferred__10/g0_b0_i_11/O
                         net (fo=5, routed)           1.249    34.845    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r9_sb[2][3]_350[0]
    SLICE_X18Y180        LUT5 (Prop_lut5_I0_O)        0.316    35.161 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_9__95/O
                         net (fo=1, routed)           0.626    35.787    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_9__95_n_0
    SLICE_X11Y178        LUT5 (Prop_lut5_I2_O)        0.124    35.911 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_2__183/O
                         net (fo=32, routed)          1.752    37.663    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR9[1][1]_22[1]
    SLICE_X6Y175         LUT6 (Prop_lut6_I1_O)        0.124    37.787 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b5__188/O
                         net (fo=1, routed)           0.000    37.787    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR10/slv_reg7_reg[16]_19
    SLICE_X6Y175         MUXF7 (Prop_muxf7_I0_O)      0.241    38.028 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR10/SubBoxMem[0]_inferred__4/axi_rdata_reg[21]_i_26/O
                         net (fo=1, routed)           0.000    38.028    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR10/SubBoxMem[0]_inferred__4/axi_rdata_reg[21]_i_26_n_0
    SLICE_X6Y175         MUXF8 (Prop_muxf8_I0_O)      0.098    38.126 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR10/SubBoxMem[0]_inferred__4/axi_rdata_reg[21]_i_18/O
                         net (fo=1, routed)           0.434    38.560    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r10_sb[1][1]_368[5]
    SLICE_X5Y175         LUT2 (Prop_lut2_I0_O)        0.319    38.879 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata[21]_i_11/O
                         net (fo=1, routed)           0.490    39.368    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/aes_out[117]
    SLICE_X7Y176         LUT6 (Prop_lut6_I5_O)        0.124    39.492 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata[21]_i_6/O
                         net (fo=1, routed)           0.000    39.492    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata[21]_i_6_n_0
    SLICE_X7Y176         MUXF7 (Prop_muxf7_I0_O)      0.212    39.704 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[21]_i_3/O
                         net (fo=1, routed)           0.000    39.704    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[21]_i_3_n_0
    SLICE_X7Y176         MUXF8 (Prop_muxf8_I1_O)      0.094    39.798 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[21]_i_1/O
                         net (fo=1, routed)           0.000    39.798    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/reg_data_out__0[21]
    SLICE_X7Y176         FDRE                                         r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1696, routed)        1.748     8.728    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y176         FDRE                                         r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
                         clock pessimism              0.569     9.296    
                         clock uncertainty           -0.074     9.222    
    SLICE_X7Y176         FDRE (Setup_fdre_C_D)        0.064     9.286    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                          9.286    
                         arrival time                         -39.798    
  -------------------------------------------------------------------
                         slack                                -30.513    

Slack (VIOLATED) :        -30.469ns  (required time - arrival time)
  Source:                 design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/slv_reg4_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        40.457ns  (logic 10.103ns (24.972%)  route 30.354ns (75.028%))
  Logic Levels:           55  (LUT2=2 LUT3=2 LUT4=6 LUT5=11 LUT6=12 MUXF7=11 MUXF8=11)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.349ns = ( 8.651 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1696, routed)        1.809    -0.731    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y162        FDRE                                         r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/slv_reg4_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y162        FDRE (Prop_fdre_C_Q)         0.456    -0.275 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/slv_reg4_reg[9]/Q
                         net (fo=35, routed)          0.911     0.636    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/cipherKey[9]
    SLICE_X8Y162         LUT2 (Prop_lut2_I1_O)        0.124     0.760 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_2__26/O
                         net (fo=32, routed)          0.936     1.696    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_initalAddRoundKey[2][3]_165[1]
    SLICE_X8Y163         LUT6 (Prop_lut6_I1_O)        0.124     1.820 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g3_b3__50/O
                         net (fo=1, routed)           0.000     1.820    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR1/slv_reg0_reg[8]_14
    SLICE_X8Y163         MUXF7 (Prop_muxf7_I1_O)      0.214     2.034 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR1/SubBoxMem[0]_inferred__10/g0_b0_i_36/O
                         net (fo=1, routed)           0.000     2.034    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR1/SubBoxMem[0]_inferred__10/g0_b0_i_36_n_0
    SLICE_X8Y163         MUXF8 (Prop_muxf8_I1_O)      0.088     2.122 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR1/SubBoxMem[0]_inferred__10/g0_b0_i_30/O
                         net (fo=5, routed)           1.205     3.327    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r1_sb[2][3]_181[3]
    SLICE_X5Y164         LUT5 (Prop_lut5_I0_O)        0.319     3.646 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_28__0/O
                         net (fo=1, routed)           0.571     4.218    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_28__0_n_0
    SLICE_X5Y163         LUT3 (Prop_lut3_I2_O)        0.124     4.342 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_18__11/O
                         net (fo=1, routed)           0.565     4.907    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r1_mc[1][1]_187[3]
    SLICE_X10Y164        LUT6 (Prop_lut6_I5_O)        0.124     5.031 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_4__69/O
                         net (fo=32, routed)          1.247     6.278    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR1[1][1]_50[3]
    SLICE_X17Y158        LUT6 (Prop_lut6_I3_O)        0.124     6.402 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g1_b3__60/O
                         net (fo=1, routed)           0.000     6.402    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR2/slv_reg6_reg[16]_12
    SLICE_X17Y158        MUXF7 (Prop_muxf7_I1_O)      0.245     6.647 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR2/SubBoxMem[0]_inferred__4/g0_b0_i_28/O
                         net (fo=1, routed)           0.000     6.647    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR2/SubBoxMem[0]_inferred__4/g0_b0_i_28_n_0
    SLICE_X17Y158        MUXF8 (Prop_muxf8_I0_O)      0.104     6.751 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR2/SubBoxMem[0]_inferred__4/g0_b0_i_13/O
                         net (fo=5, routed)           1.205     7.955    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r2_sb[1][1]_195[3]
    SLICE_X18Y151        LUT4 (Prop_lut4_I1_O)        0.316     8.271 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_29__3/O
                         net (fo=1, routed)           0.657     8.928    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_29__3_n_0
    SLICE_X20Y150        LUT5 (Prop_lut5_I3_O)        0.124     9.052 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_5__81/O
                         net (fo=32, routed)          0.657     9.709    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR2[0][0]_68[4]
    SLICE_X25Y151        LUT6 (Prop_lut6_I4_O)        0.124     9.833 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b3__71/O
                         net (fo=1, routed)           0.000     9.833    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR3/slv_reg7_reg[24]_11
    SLICE_X25Y151        MUXF7 (Prop_muxf7_I0_O)      0.238    10.071 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR3/g0_b0_i_71/O
                         net (fo=1, routed)           0.000    10.071    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR3/g0_b0_i_71_n_0
    SLICE_X25Y151        MUXF8 (Prop_muxf8_I0_O)      0.104    10.175 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR3/g0_b0_i_27/O
                         net (fo=5, routed)           1.136    11.311    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r3_sb[0][0]_206[3]
    SLICE_X34Y154        LUT4 (Prop_lut4_I0_O)        0.316    11.627 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_12__49/O
                         net (fo=1, routed)           0.871    12.497    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_12__49_n_0
    SLICE_X42Y151        LUT5 (Prop_lut5_I0_O)        0.124    12.621 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_4__100/O
                         net (fo=32, routed)          0.928    13.549    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR3[2][0]_86[3]
    SLICE_X45Y152        LUT6 (Prop_lut6_I3_O)        0.124    13.673 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b3__95/O
                         net (fo=1, routed)           0.000    13.673    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR4/slv_reg7_reg[8]_11
    SLICE_X45Y152        MUXF7 (Prop_muxf7_I0_O)      0.238    13.911 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR4/SubBoxMem[0]_inferred__7/g0_b0_i_35/O
                         net (fo=1, routed)           0.000    13.911    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR4/SubBoxMem[0]_inferred__7/g0_b0_i_35_n_0
    SLICE_X45Y152        MUXF8 (Prop_muxf8_I0_O)      0.104    14.015 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR4/SubBoxMem[0]_inferred__7/g0_b0_i_18/O
                         net (fo=5, routed)           1.154    15.170    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r4_sb[2][0]_235[3]
    SLICE_X50Y152        LUT5 (Prop_lut5_I0_O)        0.316    15.486 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_12__59/O
                         net (fo=1, routed)           0.663    16.149    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_12__59_n_0
    SLICE_X50Y157        LUT5 (Prop_lut5_I2_O)        0.124    16.273 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_4__121/O
                         net (fo=32, routed)          1.622    17.894    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR4[1][2]_46[3]
    SLICE_X55Y164        LUT6 (Prop_lut6_I3_O)        0.124    18.018 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g1_b3__109/O
                         net (fo=1, routed)           0.000    18.018    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR5/slv_reg6_reg[16]_12
    SLICE_X55Y164        MUXF7 (Prop_muxf7_I1_O)      0.245    18.263 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR5/SubBoxMem[0]_inferred__5/g0_b0_i_25__0/O
                         net (fo=1, routed)           0.000    18.263    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR5/SubBoxMem[0]_inferred__5/g0_b0_i_25__0_n_0
    SLICE_X55Y164        MUXF8 (Prop_muxf8_I0_O)      0.104    18.367 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR5/SubBoxMem[0]_inferred__5/g0_b0_i_13/O
                         net (fo=5, routed)           1.215    19.582    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r5_sb[1][2]_257[3]
    SLICE_X58Y176        LUT4 (Prop_lut4_I1_O)        0.316    19.898 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_16__18/O
                         net (fo=1, routed)           0.615    20.514    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_16__18_n_0
    SLICE_X56Y178        LUT5 (Prop_lut5_I3_O)        0.124    20.638 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_5__131/O
                         net (fo=32, routed)          1.096    21.734    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR5[0][1]_7[4]
    SLICE_X55Y178        LUT6 (Prop_lut6_I4_O)        0.124    21.858 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g1_b3__120/O
                         net (fo=1, routed)           0.000    21.858    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR6/slv_reg7_reg[29]_12
    SLICE_X55Y178        MUXF7 (Prop_muxf7_I1_O)      0.245    22.103 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR6/SubBoxMem[0]_inferred__0/g0_b0_i_39/O
                         net (fo=1, routed)           0.000    22.103    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR6/SubBoxMem[0]_inferred__0/g0_b0_i_39_n_0
    SLICE_X55Y178        MUXF8 (Prop_muxf8_I0_O)      0.104    22.207 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR6/SubBoxMem[0]_inferred__0/g0_b0_i_12/O
                         net (fo=5, routed)           0.822    23.028    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r6_sb[0][1]_276[3]
    SLICE_X52Y178        LUT5 (Prop_lut5_I0_O)        0.316    23.344 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_14__59/O
                         net (fo=1, routed)           0.814    24.158    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_14__59_n_0
    SLICE_X52Y178        LUT3 (Prop_lut3_I0_O)        0.124    24.282 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_10__66/O
                         net (fo=1, routed)           0.912    25.194    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r6_mc[3][1]_294[3]
    SLICE_X42Y181        LUT5 (Prop_lut5_I4_O)        0.124    25.318 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_4__47/O
                         net (fo=32, routed)          0.893    26.211    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR6[3][1]_26[3]
    SLICE_X40Y185        LUT6 (Prop_lut6_I3_O)        0.124    26.335 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g2_b7__148/O
                         net (fo=1, routed)           0.000    26.335    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR7/slv_reg7_reg[0]_29
    SLICE_X40Y185        MUXF7 (Prop_muxf7_I0_O)      0.212    26.547 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR7/SubBoxMem[0]_inferred__12/g0_b0_i_14/O
                         net (fo=1, routed)           0.000    26.547    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR7/SubBoxMem[0]_inferred__12/g0_b0_i_14_n_0
    SLICE_X40Y185        MUXF8 (Prop_muxf8_I1_O)      0.094    26.641 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR7/SubBoxMem[0]_inferred__12/g0_b0_i_7__0/O
                         net (fo=11, routed)          0.912    27.553    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r7_sb[3][1]_312[7]
    SLICE_X38Y187        LUT5 (Prop_lut5_I3_O)        0.316    27.869 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_7__73/O
                         net (fo=1, routed)           0.625    28.494    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_7__73_n_0
    SLICE_X30Y188        LUT4 (Prop_lut4_I0_O)        0.124    28.618 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_2__158/O
                         net (fo=32, routed)          1.036    29.654    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR7[3][2]_126[1]
    SLICE_X28Y190        LUT6 (Prop_lut6_I1_O)        0.124    29.778 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b7__165/O
                         net (fo=1, routed)           0.000    29.778    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR8/slv_reg6_reg[0]_27
    SLICE_X28Y190        MUXF7 (Prop_muxf7_I0_O)      0.238    30.016 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR8/SubBoxMem[0]_inferred__13/g0_b0_i_13/O
                         net (fo=1, routed)           0.000    30.016    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR8/SubBoxMem[0]_inferred__13/g0_b0_i_13_n_0
    SLICE_X28Y190        MUXF8 (Prop_muxf8_I0_O)      0.104    30.120 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR8/SubBoxMem[0]_inferred__13/g0_b0_i_7__0/O
                         net (fo=11, routed)          1.240    31.360    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r8_sb[3][2]_333[7]
    SLICE_X15Y191        LUT5 (Prop_lut5_I3_O)        0.316    31.676 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_7__80/O
                         net (fo=1, routed)           0.588    32.263    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_7__80_n_0
    SLICE_X10Y191        LUT4 (Prop_lut4_I0_O)        0.124    32.387 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_2__178/O
                         net (fo=32, routed)          1.271    33.658    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR8[3][3]_142[1]
    SLICE_X6Y189         LUT6 (Prop_lut6_I1_O)        0.124    33.782 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g1_b3__182/O
                         net (fo=1, routed)           0.000    33.782    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR9/slv_reg6_reg[0]_44
    SLICE_X6Y189         MUXF7 (Prop_muxf7_I1_O)      0.247    34.029 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR9/SubBoxMem[0]_inferred__14/g0_b0_i_59/O
                         net (fo=1, routed)           0.000    34.029    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR9/SubBoxMem[0]_inferred__14/g0_b0_i_59_n_0
    SLICE_X6Y189         MUXF8 (Prop_muxf8_I0_O)      0.098    34.127 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR9/SubBoxMem[0]_inferred__14/g0_b0_i_20/O
                         net (fo=5, routed)           1.056    35.183    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r9_sb[3][3]_354[3]
    SLICE_X6Y193         LUT4 (Prop_lut4_I1_O)        0.319    35.502 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_11__92/O
                         net (fo=1, routed)           0.171    35.673    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_11__92_n_0
    SLICE_X6Y193         LUT5 (Prop_lut5_I0_O)        0.124    35.797 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_5__181/O
                         net (fo=32, routed)          1.328    37.126    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR9[2][0]_145[4]
    SLICE_X11Y182        LUT6 (Prop_lut6_I4_O)        0.124    37.250 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g2_b1__191/O
                         net (fo=1, routed)           0.000    37.250    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR10/slv_reg4_reg[7]_5
    SLICE_X11Y182        MUXF7 (Prop_muxf7_I0_O)      0.212    37.462 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR10/SubBoxMem[0]_inferred__7/axi_rdata_reg[9]_i_23/O
                         net (fo=1, routed)           0.000    37.462    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR10/SubBoxMem[0]_inferred__7/axi_rdata_reg[9]_i_23_n_0
    SLICE_X11Y182        MUXF8 (Prop_muxf8_I1_O)      0.094    37.556 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR10/SubBoxMem[0]_inferred__7/axi_rdata_reg[9]_i_15/O
                         net (fo=1, routed)           0.844    38.399    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r10_sb[2][0]_371[1]
    SLICE_X12Y173        LUT2 (Prop_lut2_I0_O)        0.316    38.715 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata[9]_i_9/O
                         net (fo=1, routed)           0.590    39.305    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/aes_out[41]
    SLICE_X12Y172        LUT6 (Prop_lut6_I1_O)        0.124    39.429 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata[9]_i_6/O
                         net (fo=1, routed)           0.000    39.429    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata[9]_i_6_n_0
    SLICE_X12Y172        MUXF7 (Prop_muxf7_I0_O)      0.209    39.638 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[9]_i_3/O
                         net (fo=1, routed)           0.000    39.638    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[9]_i_3_n_0
    SLICE_X12Y172        MUXF8 (Prop_muxf8_I1_O)      0.088    39.726 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    39.726    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/reg_data_out__0[9]
    SLICE_X12Y172        FDRE                                         r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1696, routed)        1.671     8.651    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y172        FDRE                                         r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism              0.569     9.219    
                         clock uncertainty           -0.074     9.145    
    SLICE_X12Y172        FDRE (Setup_fdre_C_D)        0.113     9.258    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                          9.258    
                         arrival time                         -39.726    
  -------------------------------------------------------------------
                         slack                                -30.469    

Slack (VIOLATED) :        -30.460ns  (required time - arrival time)
  Source:                 design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/slv_reg4_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        40.480ns  (logic 10.155ns (25.086%)  route 30.325ns (74.914%))
  Logic Levels:           55  (LUT2=2 LUT3=2 LUT4=5 LUT5=12 LUT6=12 MUXF7=11 MUXF8=11)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.268ns = ( 8.732 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1696, routed)        1.809    -0.731    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y162        FDRE                                         r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/slv_reg4_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y162        FDRE (Prop_fdre_C_Q)         0.456    -0.275 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/slv_reg4_reg[9]/Q
                         net (fo=35, routed)          0.911     0.636    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/cipherKey[9]
    SLICE_X8Y162         LUT2 (Prop_lut2_I1_O)        0.124     0.760 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_2__26/O
                         net (fo=32, routed)          0.936     1.696    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_initalAddRoundKey[2][3]_165[1]
    SLICE_X8Y163         LUT6 (Prop_lut6_I1_O)        0.124     1.820 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g3_b3__50/O
                         net (fo=1, routed)           0.000     1.820    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR1/slv_reg0_reg[8]_14
    SLICE_X8Y163         MUXF7 (Prop_muxf7_I1_O)      0.214     2.034 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR1/SubBoxMem[0]_inferred__10/g0_b0_i_36/O
                         net (fo=1, routed)           0.000     2.034    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR1/SubBoxMem[0]_inferred__10/g0_b0_i_36_n_0
    SLICE_X8Y163         MUXF8 (Prop_muxf8_I1_O)      0.088     2.122 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR1/SubBoxMem[0]_inferred__10/g0_b0_i_30/O
                         net (fo=5, routed)           1.205     3.327    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r1_sb[2][3]_181[3]
    SLICE_X5Y164         LUT5 (Prop_lut5_I0_O)        0.319     3.646 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_28__0/O
                         net (fo=1, routed)           0.571     4.218    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_28__0_n_0
    SLICE_X5Y163         LUT3 (Prop_lut3_I2_O)        0.124     4.342 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_18__11/O
                         net (fo=1, routed)           0.565     4.907    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r1_mc[1][1]_187[3]
    SLICE_X10Y164        LUT6 (Prop_lut6_I5_O)        0.124     5.031 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_4__69/O
                         net (fo=32, routed)          1.247     6.278    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR1[1][1]_50[3]
    SLICE_X17Y158        LUT6 (Prop_lut6_I3_O)        0.124     6.402 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g1_b3__60/O
                         net (fo=1, routed)           0.000     6.402    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR2/slv_reg6_reg[16]_12
    SLICE_X17Y158        MUXF7 (Prop_muxf7_I1_O)      0.245     6.647 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR2/SubBoxMem[0]_inferred__4/g0_b0_i_28/O
                         net (fo=1, routed)           0.000     6.647    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR2/SubBoxMem[0]_inferred__4/g0_b0_i_28_n_0
    SLICE_X17Y158        MUXF8 (Prop_muxf8_I0_O)      0.104     6.751 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR2/SubBoxMem[0]_inferred__4/g0_b0_i_13/O
                         net (fo=5, routed)           1.205     7.955    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r2_sb[1][1]_195[3]
    SLICE_X18Y151        LUT4 (Prop_lut4_I1_O)        0.316     8.271 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_29__3/O
                         net (fo=1, routed)           0.657     8.928    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_29__3_n_0
    SLICE_X20Y150        LUT5 (Prop_lut5_I3_O)        0.124     9.052 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_5__81/O
                         net (fo=32, routed)          0.657     9.709    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR2[0][0]_68[4]
    SLICE_X25Y151        LUT6 (Prop_lut6_I4_O)        0.124     9.833 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b3__71/O
                         net (fo=1, routed)           0.000     9.833    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR3/slv_reg7_reg[24]_11
    SLICE_X25Y151        MUXF7 (Prop_muxf7_I0_O)      0.238    10.071 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR3/g0_b0_i_71/O
                         net (fo=1, routed)           0.000    10.071    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR3/g0_b0_i_71_n_0
    SLICE_X25Y151        MUXF8 (Prop_muxf8_I0_O)      0.104    10.175 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR3/g0_b0_i_27/O
                         net (fo=5, routed)           1.136    11.311    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r3_sb[0][0]_206[3]
    SLICE_X34Y154        LUT4 (Prop_lut4_I0_O)        0.316    11.627 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_12__49/O
                         net (fo=1, routed)           0.871    12.497    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_12__49_n_0
    SLICE_X42Y151        LUT5 (Prop_lut5_I0_O)        0.124    12.621 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_4__100/O
                         net (fo=32, routed)          0.928    13.549    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR3[2][0]_86[3]
    SLICE_X45Y152        LUT6 (Prop_lut6_I3_O)        0.124    13.673 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b3__95/O
                         net (fo=1, routed)           0.000    13.673    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR4/slv_reg7_reg[8]_11
    SLICE_X45Y152        MUXF7 (Prop_muxf7_I0_O)      0.238    13.911 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR4/SubBoxMem[0]_inferred__7/g0_b0_i_35/O
                         net (fo=1, routed)           0.000    13.911    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR4/SubBoxMem[0]_inferred__7/g0_b0_i_35_n_0
    SLICE_X45Y152        MUXF8 (Prop_muxf8_I0_O)      0.104    14.015 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR4/SubBoxMem[0]_inferred__7/g0_b0_i_18/O
                         net (fo=5, routed)           1.154    15.170    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r4_sb[2][0]_235[3]
    SLICE_X50Y152        LUT5 (Prop_lut5_I0_O)        0.316    15.486 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_12__59/O
                         net (fo=1, routed)           0.663    16.149    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_12__59_n_0
    SLICE_X50Y157        LUT5 (Prop_lut5_I2_O)        0.124    16.273 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_4__121/O
                         net (fo=32, routed)          1.622    17.894    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR4[1][2]_46[3]
    SLICE_X55Y164        LUT6 (Prop_lut6_I3_O)        0.124    18.018 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g1_b3__109/O
                         net (fo=1, routed)           0.000    18.018    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR5/slv_reg6_reg[16]_12
    SLICE_X55Y164        MUXF7 (Prop_muxf7_I1_O)      0.245    18.263 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR5/SubBoxMem[0]_inferred__5/g0_b0_i_25__0/O
                         net (fo=1, routed)           0.000    18.263    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR5/SubBoxMem[0]_inferred__5/g0_b0_i_25__0_n_0
    SLICE_X55Y164        MUXF8 (Prop_muxf8_I0_O)      0.104    18.367 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR5/SubBoxMem[0]_inferred__5/g0_b0_i_13/O
                         net (fo=5, routed)           1.215    19.582    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r5_sb[1][2]_257[3]
    SLICE_X58Y176        LUT4 (Prop_lut4_I1_O)        0.316    19.898 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_16__18/O
                         net (fo=1, routed)           0.615    20.514    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_16__18_n_0
    SLICE_X56Y178        LUT5 (Prop_lut5_I3_O)        0.124    20.638 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_5__131/O
                         net (fo=32, routed)          1.096    21.734    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR5[0][1]_7[4]
    SLICE_X55Y178        LUT6 (Prop_lut6_I4_O)        0.124    21.858 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g1_b3__120/O
                         net (fo=1, routed)           0.000    21.858    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR6/slv_reg7_reg[29]_12
    SLICE_X55Y178        MUXF7 (Prop_muxf7_I1_O)      0.245    22.103 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR6/SubBoxMem[0]_inferred__0/g0_b0_i_39/O
                         net (fo=1, routed)           0.000    22.103    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR6/SubBoxMem[0]_inferred__0/g0_b0_i_39_n_0
    SLICE_X55Y178        MUXF8 (Prop_muxf8_I0_O)      0.104    22.207 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR6/SubBoxMem[0]_inferred__0/g0_b0_i_12/O
                         net (fo=5, routed)           0.822    23.028    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r6_sb[0][1]_276[3]
    SLICE_X52Y178        LUT5 (Prop_lut5_I0_O)        0.316    23.344 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_14__59/O
                         net (fo=1, routed)           0.814    24.158    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_14__59_n_0
    SLICE_X52Y178        LUT3 (Prop_lut3_I0_O)        0.124    24.282 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_10__66/O
                         net (fo=1, routed)           0.912    25.194    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r6_mc[3][1]_294[3]
    SLICE_X42Y181        LUT5 (Prop_lut5_I4_O)        0.124    25.318 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_4__47/O
                         net (fo=32, routed)          0.893    26.211    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR6[3][1]_26[3]
    SLICE_X40Y185        LUT6 (Prop_lut6_I3_O)        0.124    26.335 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g2_b7__148/O
                         net (fo=1, routed)           0.000    26.335    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR7/slv_reg7_reg[0]_29
    SLICE_X40Y185        MUXF7 (Prop_muxf7_I0_O)      0.212    26.547 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR7/SubBoxMem[0]_inferred__12/g0_b0_i_14/O
                         net (fo=1, routed)           0.000    26.547    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR7/SubBoxMem[0]_inferred__12/g0_b0_i_14_n_0
    SLICE_X40Y185        MUXF8 (Prop_muxf8_I1_O)      0.094    26.641 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR7/SubBoxMem[0]_inferred__12/g0_b0_i_7__0/O
                         net (fo=11, routed)          0.912    27.553    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r7_sb[3][1]_312[7]
    SLICE_X38Y187        LUT5 (Prop_lut5_I3_O)        0.316    27.869 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_7__73/O
                         net (fo=1, routed)           0.625    28.494    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_7__73_n_0
    SLICE_X30Y188        LUT4 (Prop_lut4_I0_O)        0.124    28.618 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_2__158/O
                         net (fo=32, routed)          1.036    29.654    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR7[3][2]_126[1]
    SLICE_X28Y190        LUT6 (Prop_lut6_I1_O)        0.124    29.778 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b7__165/O
                         net (fo=1, routed)           0.000    29.778    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR8/slv_reg6_reg[0]_27
    SLICE_X28Y190        MUXF7 (Prop_muxf7_I0_O)      0.238    30.016 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR8/SubBoxMem[0]_inferred__13/g0_b0_i_13/O
                         net (fo=1, routed)           0.000    30.016    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR8/SubBoxMem[0]_inferred__13/g0_b0_i_13_n_0
    SLICE_X28Y190        MUXF8 (Prop_muxf8_I0_O)      0.104    30.120 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR8/SubBoxMem[0]_inferred__13/g0_b0_i_7__0/O
                         net (fo=11, routed)          0.947    31.067    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r8_sb[3][2]_333[7]
    SLICE_X22Y190        LUT4 (Prop_lut4_I2_O)        0.316    31.383 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_8__112/O
                         net (fo=1, routed)           0.489    31.872    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_8__112_n_0
    SLICE_X22Y188        LUT5 (Prop_lut5_I0_O)        0.124    31.996 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_2__177/O
                         net (fo=32, routed)          1.128    33.124    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR8[2][3]_141[1]
    SLICE_X21Y186        LUT6 (Prop_lut6_I1_O)        0.124    33.248 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g1_b0__178/O
                         net (fo=1, routed)           0.000    33.248    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR9/slv_reg6_reg[8]_32
    SLICE_X21Y186        MUXF7 (Prop_muxf7_I1_O)      0.245    33.493 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR9/SubBoxMem[0]_inferred__10/g0_b0_i_36/O
                         net (fo=1, routed)           0.000    33.493    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR9/SubBoxMem[0]_inferred__10/g0_b0_i_36_n_0
    SLICE_X21Y186        MUXF8 (Prop_muxf8_I0_O)      0.104    33.597 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR9/SubBoxMem[0]_inferred__10/g0_b0_i_11/O
                         net (fo=5, routed)           1.249    34.845    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r9_sb[2][3]_350[0]
    SLICE_X18Y180        LUT5 (Prop_lut5_I0_O)        0.316    35.161 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_9__95/O
                         net (fo=1, routed)           0.626    35.787    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_9__95_n_0
    SLICE_X11Y178        LUT5 (Prop_lut5_I2_O)        0.124    35.911 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g0_b0_i_2__183/O
                         net (fo=32, routed)          1.298    37.209    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/out_AddRoundKeyR9[1][1]_22[1]
    SLICE_X8Y177         LUT6 (Prop_lut6_I1_O)        0.124    37.333 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/g1_b3__188/O
                         net (fo=1, routed)           0.000    37.333    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR10/slv_reg7_reg[16]_12
    SLICE_X8Y177         MUXF7 (Prop_muxf7_I1_O)      0.247    37.580 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR10/SubBoxMem[0]_inferred__4/axi_rdata_reg[19]_i_26/O
                         net (fo=1, routed)           0.000    37.580    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR10/SubBoxMem[0]_inferred__4/axi_rdata_reg[19]_i_26_n_0
    SLICE_X8Y177         MUXF8 (Prop_muxf8_I0_O)      0.098    37.678 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/AESAlg/BytesSubstitutionR10/SubBoxMem[0]_inferred__4/axi_rdata_reg[19]_i_18/O
                         net (fo=1, routed)           0.672    38.350    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/r10_sb[1][1]_368[3]
    SLICE_X5Y177         LUT2 (Prop_lut2_I0_O)        0.319    38.669 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata[19]_i_11/O
                         net (fo=1, routed)           0.650    39.320    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/aes_out[115]
    SLICE_X1Y178         LUT6 (Prop_lut6_I5_O)        0.124    39.444 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata[19]_i_6/O
                         net (fo=1, routed)           0.000    39.444    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata[19]_i_6_n_0
    SLICE_X1Y178         MUXF7 (Prop_muxf7_I0_O)      0.212    39.656 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[19]_i_3/O
                         net (fo=1, routed)           0.000    39.656    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[19]_i_3_n_0
    SLICE_X1Y178         MUXF8 (Prop_muxf8_I1_O)      0.094    39.750 r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[19]_i_1/O
                         net (fo=1, routed)           0.000    39.750    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/reg_data_out__0[19]
    SLICE_X1Y178         FDRE                                         r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1696, routed)        1.752     8.732    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X1Y178         FDRE                                         r  design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
                         clock pessimism              0.569     9.300    
                         clock uncertainty           -0.074     9.226    
    SLICE_X1Y178         FDRE (Setup_fdre_C_D)        0.064     9.290    design_1_i/AES128_IP_0/U0/AES128_IP_v1_0_S00_AXI_inst/axi_rdata_reg[19]
  -------------------------------------------------------------------
                         required time                          9.290    
                         arrival time                         -39.750    
  -------------------------------------------------------------------
                         slack                                -30.460    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][31]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.500%)  route 0.138ns (49.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1696, routed)        0.556    -0.608    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X49Y114        FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[31]/Q
                         net (fo=4, routed)           0.138    -0.329    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Q[0]
    SLICE_X50Y113        SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][31]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1696, routed)        0.824    -0.849    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X50Y113        SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][31]_srl4/CLK
                         clock pessimism              0.275    -0.574    
    SLICE_X50Y113        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.391    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][31]_srl4
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.594%)  route 0.127ns (47.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1696, routed)        0.552    -0.612    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X40Y128        FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y128        FDRE (Prop_fdre_C_Q)         0.141    -0.471 r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.127    -0.344    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X38Y128        SRL16E                                       r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1696, routed)        0.822    -0.851    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X38Y128        SRL16E                                       r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism              0.253    -0.598    
    SLICE_X38Y128        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.415    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.215%)  route 0.139ns (45.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1696, routed)        0.551    -0.613    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X46Y120        FDSE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y120        FDSE (Prop_fdse_C_Q)         0.164    -0.449 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[7]/Q
                         net (fo=4, routed)           0.139    -0.311    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S117_in
    SLICE_X46Y122        SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1696, routed)        0.817    -0.855    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X46Y122        SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4/CLK
                         clock pessimism              0.254    -0.601    
    SLICE_X46Y122        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.418    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1696, routed)        0.558    -0.606    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE/Clk
    SLICE_X31Y118        FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/exception_registers_I1/Using_FPGA_LUT6.Gen_Ret_Addr[13].WB_PC_FDE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.066    -0.399    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/EX_Op2_reg[0]_0[21]
    SLICE_X30Y118        LUT5 (Prop_lut5_I3_O)        0.045    -0.354 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/data_rd_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.354    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg_0[18]
    SLICE_X30Y118        FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1696, routed)        0.827    -0.846    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X30Y118        FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[13]/C
                         clock pessimism              0.253    -0.593    
    SLICE_X30Y118        FDRE (Hold_fdre_C_D)         0.121    -0.472    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1696, routed)        0.557    -0.607    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X43Y133        FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y133        FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.410    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X43Y133        FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1696, routed)        0.825    -0.848    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X43Y133        FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.241    -0.607    
    SLICE_X43Y133        FDRE (Hold_fdre_C_D)         0.075    -0.532    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1696, routed)        0.556    -0.608    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X55Y110        FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.467 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.056    -0.411    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/sync[1]
    SLICE_X55Y110        FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1696, routed)        0.826    -0.847    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X55Y110        FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.239    -0.608    
    SLICE_X55Y110        FDRE (Hold_fdre_C_D)         0.075    -0.533    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.533    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[28]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][28]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1696, routed)        0.555    -0.609    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X51Y114        FDSE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y114        FDSE (Prop_fdse_C_Q)         0.141    -0.468 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[28]/Q
                         net (fo=4, routed)           0.122    -0.346    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S12_in
    SLICE_X50Y113        SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][28]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1696, routed)        0.824    -0.849    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X50Y113        SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][28]_srl4/CLK
                         clock pessimism              0.255    -0.594    
    SLICE_X50Y113        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.477    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][28]_srl4
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1696, routed)        0.562    -0.602    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X40Y106        FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.065    -0.396    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/sync[1]
    SLICE_X40Y106        FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1696, routed)        0.834    -0.839    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X40Y106        FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.237    -0.602    
    SLICE_X40Y106        FDRE (Hold_fdre_C_D)         0.075    -0.527    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.527    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1696, routed)        0.564    -0.600    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X36Y106        FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/Q
                         net (fo=1, routed)           0.065    -0.394    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/sync[1]
    SLICE_X36Y106        FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1696, routed)        0.835    -0.838    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X36Y106        FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]/C
                         clock pessimism              0.238    -0.600    
    SLICE_X36Y106        FDRE (Hold_fdre_C_D)         0.075    -0.525    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[2]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.394    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1696, routed)        0.558    -0.606    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X52Y105        FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.065    -0.400    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X52Y105        FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1696, routed)        0.827    -0.845    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X52Y105        FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.239    -0.606    
    SLICE_X52Y105        FDRE (Hold_fdre_C_D)         0.075    -0.531    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.400    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y25     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y25     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y23     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y23     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y22     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y22     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y20     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y20     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y22     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y22     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y120    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y120    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y120    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y120    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y120    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y120    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y120    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y121    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y121    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y121    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[5].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y119    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y119    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y119    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y119    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y119    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y119    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y119    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y119    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[4].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y117    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y117    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i/Using_FPGA.Native/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_1_0
  To Clock:  clkfbout_design_1_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



