
*** Running vivado
    with args -log fifo_rx.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fifo_rx.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source fifo_rx.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 341.832 ; gain = 131.699
INFO: [Synth 8-638] synthesizing module 'fifo_rx' [c:/Users/Jason/Dropbox/ULB/MA2/Memoire/JRFirmware/JRFirmware/firmware_v2016.2/firmware_v2016.2.srcs/sources_1/ip/fifo_rx/synth/fifo_rx.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'fifo_rx' (28#1) [c:/Users/Jason/Dropbox/ULB/MA2/Memoire/JRFirmware/JRFirmware/firmware_v2016.2/firmware_v2016.2.srcs/sources_1/ip/fifo_rx/synth/fifo_rx.vhd:77]
Finished RTL Elaboration : Time (s): cpu = 00:03:12 ; elapsed = 00:03:22 . Memory (MB): peak = 552.789 ; gain = 342.656
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:13 ; elapsed = 00:03:23 . Memory (MB): peak = 552.789 ; gain = 342.656
INFO: [Device 21-403] Loading part xc7k325tffg900-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 676.465 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:03:53 ; elapsed = 00:04:05 . Memory (MB): peak = 676.465 ; gain = 466.332
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:53 ; elapsed = 00:04:05 . Memory (MB): peak = 676.465 ; gain = 466.332
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:53 ; elapsed = 00:04:05 . Memory (MB): peak = 676.465 ; gain = 466.332
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:55 ; elapsed = 00:04:07 . Memory (MB): peak = 676.465 ; gain = 466.332
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:58 ; elapsed = 00:04:11 . Memory (MB): peak = 676.465 ; gain = 466.332
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:33 ; elapsed = 00:04:46 . Memory (MB): peak = 676.645 ; gain = 466.512
Finished Timing Optimization : Time (s): cpu = 00:04:34 ; elapsed = 00:04:47 . Memory (MB): peak = 689.633 ; gain = 479.500
Finished Technology Mapping : Time (s): cpu = 00:04:34 ; elapsed = 00:04:47 . Memory (MB): peak = 697.738 ; gain = 487.605
Finished IO Insertion : Time (s): cpu = 00:04:36 ; elapsed = 00:04:49 . Memory (MB): peak = 697.738 ; gain = 487.605
Finished Renaming Generated Instances : Time (s): cpu = 00:04:36 ; elapsed = 00:04:49 . Memory (MB): peak = 697.738 ; gain = 487.605
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:36 ; elapsed = 00:04:49 . Memory (MB): peak = 697.738 ; gain = 487.605
Finished Renaming Generated Ports : Time (s): cpu = 00:04:36 ; elapsed = 00:04:49 . Memory (MB): peak = 697.738 ; gain = 487.605
Finished Handling Custom Attributes : Time (s): cpu = 00:04:37 ; elapsed = 00:04:49 . Memory (MB): peak = 697.738 ; gain = 487.605
Finished Renaming Generated Nets : Time (s): cpu = 00:04:37 ; elapsed = 00:04:49 . Memory (MB): peak = 697.738 ; gain = 487.605

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     2|
|2     |LUT2     |    34|
|3     |LUT3     |    10|
|4     |LUT4     |    29|
|5     |LUT5     |    11|
|6     |LUT6     |    10|
|7     |MUXCY    |    20|
|8     |RAMB36E1 |     1|
|9     |FDCE     |   129|
|10    |FDPE     |    22|
|11    |FDRE     |     6|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:04:37 ; elapsed = 00:04:49 . Memory (MB): peak = 697.738 ; gain = 487.605
get_clocks: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1161.398 ; gain = 443.438
synth_design: Time (s): cpu = 00:04:40 ; elapsed = 00:04:51 . Memory (MB): peak = 1161.398 ; gain = 903.398
