// Seed: 3458478044
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5;
  int  id_6 = id_2 - 1;
  assign id_3 = id_1;
  always id_6 <= id_1;
  assign id_2 = 1;
  assign id_1 = 1;
  always id_6 = 1;
  assign id_3 = 1;
  id_7(
      1, 1, 1 * id_1
  );
endmodule
module module_1 ();
  if (1)
    for (id_1 = 1'b0; ({1'd0, id_1, 1, id_1 < id_1 & id_1}); id_1 = 1) begin : LABEL_0
      wire id_2;
    end
  else wor id_3 = 1'd0, id_4;
  reg id_5;
  reg id_6, id_7;
  final
    if (id_6) id_5 <= 1'b0;
    else id_5 = id_6;
  module_0 modCall_1 (
      id_5,
      id_2,
      id_7,
      id_3
  );
endmodule
