--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1940 paths analyzed, 241 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.208ns.
--------------------------------------------------------------------------------

Paths for end point clkdiv/out1_25 (SLICE_X26Y22.SR), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               db1/mydest (FF)
  Destination:          clkdiv/out1_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.163ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.432 - 0.442)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: db1/mydest to clkdiv/out1_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y41.CQ      Tcko                  0.391   db1/mydest
                                                       db1/mydest
    SLICE_X27Y17.B4      net (fanout=2)        2.295   db1/mydest
    SLICE_X27Y17.B       Tilo                  0.259   clkdiv/out1<0>
                                                       clkdiv/Mcount_out1_val276
    SLICE_X26Y22.SR      net (fanout=8)        0.776   clkdiv/Mcount_out1_val
    SLICE_X26Y22.CLK     Tsrck                 0.442   clkdiv/out1<26>
                                                       clkdiv/out1_25
    -------------------------------------------------  ---------------------------
    Total                                      4.163ns (1.092ns logic, 3.071ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkdiv/out1_24 (FF)
  Destination:          clkdiv/out1_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.900ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkdiv/out1_24 to clkdiv/out1_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y22.AQ      Tcko                  0.447   clkdiv/out1<26>
                                                       clkdiv/out1_24
    SLICE_X27Y17.C2      net (fanout=3)        1.196   clkdiv/out1<24>
    SLICE_X27Y17.C       Tilo                  0.259   clkdiv/out1<0>
                                                       clkdiv/Mcount_out1_val271
    SLICE_X27Y17.B3      net (fanout=1)        0.521   clkdiv/Mcount_out1_val27
    SLICE_X27Y17.B       Tilo                  0.259   clkdiv/out1<0>
                                                       clkdiv/Mcount_out1_val276
    SLICE_X26Y22.SR      net (fanout=8)        0.776   clkdiv/Mcount_out1_val
    SLICE_X26Y22.CLK     Tsrck                 0.442   clkdiv/out1<26>
                                                       clkdiv/out1_25
    -------------------------------------------------  ---------------------------
    Total                                      3.900ns (1.407ns logic, 2.493ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkdiv/out1_21 (FF)
  Destination:          clkdiv/out1_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.621ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.144 - 0.156)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkdiv/out1_21 to clkdiv/out1_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y21.BQ      Tcko                  0.447   clkdiv/out1<23>
                                                       clkdiv/out1_21
    SLICE_X27Y17.C4      net (fanout=3)        0.917   clkdiv/out1<21>
    SLICE_X27Y17.C       Tilo                  0.259   clkdiv/out1<0>
                                                       clkdiv/Mcount_out1_val271
    SLICE_X27Y17.B3      net (fanout=1)        0.521   clkdiv/Mcount_out1_val27
    SLICE_X27Y17.B       Tilo                  0.259   clkdiv/out1<0>
                                                       clkdiv/Mcount_out1_val276
    SLICE_X26Y22.SR      net (fanout=8)        0.776   clkdiv/Mcount_out1_val
    SLICE_X26Y22.CLK     Tsrck                 0.442   clkdiv/out1<26>
                                                       clkdiv/out1_25
    -------------------------------------------------  ---------------------------
    Total                                      3.621ns (1.407ns logic, 2.214ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point clkdiv/out1_26 (SLICE_X26Y22.SR), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               db1/mydest (FF)
  Destination:          clkdiv/out1_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.152ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.432 - 0.442)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: db1/mydest to clkdiv/out1_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y41.CQ      Tcko                  0.391   db1/mydest
                                                       db1/mydest
    SLICE_X27Y17.B4      net (fanout=2)        2.295   db1/mydest
    SLICE_X27Y17.B       Tilo                  0.259   clkdiv/out1<0>
                                                       clkdiv/Mcount_out1_val276
    SLICE_X26Y22.SR      net (fanout=8)        0.776   clkdiv/Mcount_out1_val
    SLICE_X26Y22.CLK     Tsrck                 0.431   clkdiv/out1<26>
                                                       clkdiv/out1_26
    -------------------------------------------------  ---------------------------
    Total                                      4.152ns (1.081ns logic, 3.071ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkdiv/out1_24 (FF)
  Destination:          clkdiv/out1_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.889ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkdiv/out1_24 to clkdiv/out1_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y22.AQ      Tcko                  0.447   clkdiv/out1<26>
                                                       clkdiv/out1_24
    SLICE_X27Y17.C2      net (fanout=3)        1.196   clkdiv/out1<24>
    SLICE_X27Y17.C       Tilo                  0.259   clkdiv/out1<0>
                                                       clkdiv/Mcount_out1_val271
    SLICE_X27Y17.B3      net (fanout=1)        0.521   clkdiv/Mcount_out1_val27
    SLICE_X27Y17.B       Tilo                  0.259   clkdiv/out1<0>
                                                       clkdiv/Mcount_out1_val276
    SLICE_X26Y22.SR      net (fanout=8)        0.776   clkdiv/Mcount_out1_val
    SLICE_X26Y22.CLK     Tsrck                 0.431   clkdiv/out1<26>
                                                       clkdiv/out1_26
    -------------------------------------------------  ---------------------------
    Total                                      3.889ns (1.396ns logic, 2.493ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkdiv/out1_21 (FF)
  Destination:          clkdiv/out1_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.610ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.144 - 0.156)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkdiv/out1_21 to clkdiv/out1_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y21.BQ      Tcko                  0.447   clkdiv/out1<23>
                                                       clkdiv/out1_21
    SLICE_X27Y17.C4      net (fanout=3)        0.917   clkdiv/out1<21>
    SLICE_X27Y17.C       Tilo                  0.259   clkdiv/out1<0>
                                                       clkdiv/Mcount_out1_val271
    SLICE_X27Y17.B3      net (fanout=1)        0.521   clkdiv/Mcount_out1_val27
    SLICE_X27Y17.B       Tilo                  0.259   clkdiv/out1<0>
                                                       clkdiv/Mcount_out1_val276
    SLICE_X26Y22.SR      net (fanout=8)        0.776   clkdiv/Mcount_out1_val
    SLICE_X26Y22.CLK     Tsrck                 0.431   clkdiv/out1<26>
                                                       clkdiv/out1_26
    -------------------------------------------------  ---------------------------
    Total                                      3.610ns (1.396ns logic, 2.214ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point clkdiv/out1_24 (SLICE_X26Y22.SR), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               db1/mydest (FF)
  Destination:          clkdiv/out1_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.146ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.432 - 0.442)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: db1/mydest to clkdiv/out1_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y41.CQ      Tcko                  0.391   db1/mydest
                                                       db1/mydest
    SLICE_X27Y17.B4      net (fanout=2)        2.295   db1/mydest
    SLICE_X27Y17.B       Tilo                  0.259   clkdiv/out1<0>
                                                       clkdiv/Mcount_out1_val276
    SLICE_X26Y22.SR      net (fanout=8)        0.776   clkdiv/Mcount_out1_val
    SLICE_X26Y22.CLK     Tsrck                 0.425   clkdiv/out1<26>
                                                       clkdiv/out1_24
    -------------------------------------------------  ---------------------------
    Total                                      4.146ns (1.075ns logic, 3.071ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkdiv/out1_24 (FF)
  Destination:          clkdiv/out1_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.883ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkdiv/out1_24 to clkdiv/out1_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y22.AQ      Tcko                  0.447   clkdiv/out1<26>
                                                       clkdiv/out1_24
    SLICE_X27Y17.C2      net (fanout=3)        1.196   clkdiv/out1<24>
    SLICE_X27Y17.C       Tilo                  0.259   clkdiv/out1<0>
                                                       clkdiv/Mcount_out1_val271
    SLICE_X27Y17.B3      net (fanout=1)        0.521   clkdiv/Mcount_out1_val27
    SLICE_X27Y17.B       Tilo                  0.259   clkdiv/out1<0>
                                                       clkdiv/Mcount_out1_val276
    SLICE_X26Y22.SR      net (fanout=8)        0.776   clkdiv/Mcount_out1_val
    SLICE_X26Y22.CLK     Tsrck                 0.425   clkdiv/out1<26>
                                                       clkdiv/out1_24
    -------------------------------------------------  ---------------------------
    Total                                      3.883ns (1.390ns logic, 2.493ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkdiv/out1_21 (FF)
  Destination:          clkdiv/out1_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.604ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.144 - 0.156)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkdiv/out1_21 to clkdiv/out1_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y21.BQ      Tcko                  0.447   clkdiv/out1<23>
                                                       clkdiv/out1_21
    SLICE_X27Y17.C4      net (fanout=3)        0.917   clkdiv/out1<21>
    SLICE_X27Y17.C       Tilo                  0.259   clkdiv/out1<0>
                                                       clkdiv/Mcount_out1_val271
    SLICE_X27Y17.B3      net (fanout=1)        0.521   clkdiv/Mcount_out1_val27
    SLICE_X27Y17.B       Tilo                  0.259   clkdiv/out1<0>
                                                       clkdiv/Mcount_out1_val276
    SLICE_X26Y22.SR      net (fanout=8)        0.776   clkdiv/Mcount_out1_val
    SLICE_X26Y22.CLK     Tsrck                 0.425   clkdiv/out1<26>
                                                       clkdiv/out1_24
    -------------------------------------------------  ---------------------------
    Total                                      3.604ns (1.390ns logic, 2.214ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point counter/sec_l_2 (SLICE_X29Y16.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter/sec_l_2 (FF)
  Destination:          counter/sec_l_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter/sec_l_2 to counter/sec_l_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y16.DQ      Tcko                  0.198   counter/sec_l<2>
                                                       counter/sec_l_2
    SLICE_X29Y16.D6      net (fanout=7)        0.025   counter/sec_l<2>
    SLICE_X29Y16.CLK     Tah         (-Th)    -0.215   counter/sec_l<2>
                                                       counter/sec_l_2_rstpot1
                                                       counter/sec_l_2
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Paths for end point counter/sec_r_3 (SLICE_X31Y12.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               counter/sec_r_3 (FF)
  Destination:          counter/sec_r_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.444ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: counter/sec_r_3 to counter/sec_r_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y12.DQ      Tcko                  0.198   counter/sec_r<3>
                                                       counter/sec_r_3
    SLICE_X31Y12.D6      net (fanout=7)        0.031   counter/sec_r<3>
    SLICE_X31Y12.CLK     Tah         (-Th)    -0.215   counter/sec_r<3>
                                                       counter/sec_r_3_rstpot1
                                                       counter/sec_r_3
    -------------------------------------------------  ---------------------------
    Total                                      0.444ns (0.413ns logic, 0.031ns route)
                                                       (93.0% logic, 7.0% route)

--------------------------------------------------------------------------------

Paths for end point db1/mydest (SLICE_X15Y41.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.472ns (requirement - (clock path skew + uncertainty - data path))
  Source:               db1/mydest (FF)
  Destination:          db1/mydest (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.472ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: db1/mydest to db1/mydest
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y41.CQ      Tcko                  0.198   db1/mydest
                                                       db1/mydest
    SLICE_X15Y41.C5      net (fanout=2)        0.059   db1/mydest
    SLICE_X15Y41.CLK     Tah         (-Th)    -0.215   db1/mydest
                                                       db1/mydest_rstpot
                                                       db1/mydest
    -------------------------------------------------  ---------------------------
    Total                                      0.472ns (0.413ns logic, 0.059ns route)
                                                       (87.5% logic, 12.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.361ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: counter/display/Led_3_1/CLK0
  Logical resource: counter/display/Led_3_1/CK0
  Location pin: OLOGIC_X16Y2.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.361ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: counter/display/Led_4_1/CLK0
  Logical resource: counter/display/Led_4_1/CK0
  Location pin: OLOGIC_X13Y1.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.208|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1940 paths, 0 nets, and 263 connections

Design statistics:
   Minimum period:   4.208ns{1}   (Maximum frequency: 237.643MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue May 15 11:09:19 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 220 MB



