-- generated by newgenasym Tue Aug 05 18:55:52 2014

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity mt41j128m8v2 is
    port (    
	A0:        INOUT  STD_LOGIC;    
	A1:        INOUT  STD_LOGIC;    
	A10:       INOUT  STD_LOGIC;    
	A11:       INOUT  STD_LOGIC;    
	\a12/bc#\: INOUT  STD_LOGIC;    
	A13:       INOUT  STD_LOGIC;    
	A2:        INOUT  STD_LOGIC;    
	A3:        INOUT  STD_LOGIC;    
	A4:        INOUT  STD_LOGIC;    
	A5:        INOUT  STD_LOGIC;    
	A6:        INOUT  STD_LOGIC;    
	A7:        INOUT  STD_LOGIC;    
	A8:        INOUT  STD_LOGIC;    
	A9:        INOUT  STD_LOGIC;    
	BA0:       INOUT  STD_LOGIC;    
	BA1:       INOUT  STD_LOGIC;    
	BA2:       INOUT  STD_LOGIC;    
	\cas#\:    INOUT  STD_LOGIC;    
	CK:        INOUT  STD_LOGIC;    
	\ck#\:     INOUT  STD_LOGIC;    
	CKE:       INOUT  STD_LOGIC;    
	\cs#\:     INOUT  STD_LOGIC;    
	\dm/tdqs\: INOUT  STD_LOGIC;    
	DQ0:       INOUT  STD_LOGIC;    
	DQ1:       INOUT  STD_LOGIC;    
	DQ2:       INOUT  STD_LOGIC;    
	DQ3:       INOUT  STD_LOGIC;    
	DQ4:       INOUT  STD_LOGIC;    
	DQ5:       INOUT  STD_LOGIC;    
	DQ6:       INOUT  STD_LOGIC;    
	DQ7:       INOUT  STD_LOGIC;    
	DQS:       INOUT  STD_LOGIC;    
	\dqs#\:    INOUT  STD_LOGIC;    
	ODT:       INOUT  STD_LOGIC;    
	\ras#\:    INOUT  STD_LOGIC;    
	\reset#\:  INOUT  STD_LOGIC;    
	\tdqs#\:   INOUT  STD_LOGIC;    
	\we#\:     INOUT  STD_LOGIC;    
	ZQ:        INOUT  STD_LOGIC);
end mt41j128m8v2;
