Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Jan  5 13:24:39 2021
| Host         : DESKTOP-SH7FL3Q running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Main_control_sets_placed.rpt
| Design       : Main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    58 |
|    Minimum number of control sets                        |    58 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   343 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    58 |
| >= 0 to < 4        |    45 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              41 |           23 |
| No           | No                    | Yes                    |              46 |           24 |
| No           | Yes                   | No                     |              14 |           14 |
| Yes          | No                    | No                     |              78 |           40 |
| Yes          | No                    | Yes                    |              46 |           20 |
| Yes          | Yes                   | No                     |              96 |           30 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------+--------------------------+--------------------------------+------------------+----------------+--------------+
|           Clock Signal          |       Enable Signal      |        Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------+--------------------------+--------------------------------+------------------+----------------+--------------+
|  D1/aux                         |                          |                                |                1 |              1 |         1.00 |
|  VGA1/addra_reg[11]_LDC_i_1_n_0 |                          | VGA1/addra_reg[11]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  VGA1/addra_reg[12]_LDC_i_1_n_0 |                          | VGA1/addra_reg[12]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  VGA1/addra_reg[10]_LDC_i_1_n_0 |                          | VGA1/addra_reg[10]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  VGA1/addra_reg[13]_LDC_i_1_n_0 |                          | VGA1/addra_reg[13]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  VGA1/addra_reg[2]_LDC_i_1_n_0  |                          | VGA1/addra_reg[2]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  VGA1/addra_reg[1]_LDC_i_1_n_0  |                          | VGA1/addra_reg[1]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  VGA1/addra_reg[0]_LDC_i_1_n_0  |                          | VGA1/addra_reg[0]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  VGA1/addra_reg[4]_LDC_i_1_n_0  |                          | VGA1/addra_reg[4]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  VGA1/addra_reg[5]_LDC_i_1_n_0  |                          | VGA1/addra_reg[5]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  VGA1/addra_reg[3]_LDC_i_1_n_0  |                          | VGA1/addra_reg[3]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  VGA1/addra_reg[6]_LDC_i_1_n_0  |                          | VGA1/addra_reg[6]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  VGA1/addra_reg[7]_LDC_i_1_n_0  |                          | VGA1/addra_reg[7]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  VGA1/addra_reg[9]_LDC_i_1_n_0  |                          | VGA1/addra_reg[9]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  VGA1/addra_reg[8]_LDC_i_1_n_0  |                          | VGA1/addra_reg[8]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                  |                          |                                |                1 |              1 |         1.00 |
|  ClockDiv4_BUFG                 | VGA1/addra[13]_P_i_1_n_0 | VGA1/addra_reg[9]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  ClockDiv4_BUFG                 |                          | VGA1/addra_reg[1]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  ClockDiv4_BUFG                 |                          | VGA1/addra_reg[0]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  ClockDiv4_BUFG                 |                          | VGA1/addra_reg[12]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  ClockDiv4_BUFG                 |                          | VGA1/addra_reg[13]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  ClockDiv4_BUFG                 |                          | VGA1/addra_reg[10]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  ClockDiv4_BUFG                 |                          | VGA1/addra_reg[11]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  ClockDiv4_BUFG                 |                          | VGA1/addra_reg[9]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  ClockDiv4_BUFG                 | VGA1/addra[13]_P_i_1_n_0 | VGA1/addra_reg[8]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  ClockDiv4_BUFG                 |                          | VGA1/addra_reg[3]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  ClockDiv4_BUFG                 |                          | VGA1/addra_reg[6]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  ClockDiv4_BUFG                 |                          | VGA1/addra_reg[5]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  ClockDiv4_BUFG                 |                          | VGA1/addra_reg[7]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  ClockDiv4_BUFG                 |                          | VGA1/addra_reg[4]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  ClockDiv4_BUFG                 |                          | VGA1/addra_reg[2]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  ClockDiv4_BUFG                 |                          | VGA1/addra_reg[8]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  ClockDiv4_BUFG                 | VGA1/addra[13]_P_i_1_n_0 | VGA1/addra_reg[11]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  ClockDiv4_BUFG                 | VGA1/addra[13]_P_i_1_n_0 | VGA1/addra_reg[12]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  ClockDiv4_BUFG                 | VGA1/addra[13]_P_i_1_n_0 | VGA1/addra_reg[10]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  ClockDiv4_BUFG                 | VGA1/addra[13]_P_i_1_n_0 | VGA1/addra_reg[13]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  ClockDiv4_BUFG                 | VGA1/addra[13]_P_i_1_n_0 | VGA1/addra_reg[2]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  ClockDiv4_BUFG                 | VGA1/addra[13]_P_i_1_n_0 | VGA1/addra_reg[1]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  ClockDiv4_BUFG                 | VGA1/addra[13]_P_i_1_n_0 | VGA1/addra_reg[0]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  ClockDiv4_BUFG                 | VGA1/addra[13]_P_i_1_n_0 | VGA1/addra_reg[4]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  ClockDiv4_BUFG                 | VGA1/addra[13]_P_i_1_n_0 | VGA1/addra_reg[5]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  ClockDiv4_BUFG                 | VGA1/addra[13]_P_i_1_n_0 | VGA1/addra_reg[3]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  ClockDiv4_BUFG                 | VGA1/addra[13]_P_i_1_n_0 | VGA1/addra_reg[6]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  ClockDiv4_BUFG                 | VGA1/addra[13]_P_i_1_n_0 | VGA1/addra_reg[7]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  ClockDiv4_BUFG                 | EnableVGA_reg_n_0        |                                |                2 |              2 |         1.00 |
|  ClockDiv4_BUFG                 | greyscale[3]_i_1_n_0     |                                |                2 |              4 |         2.00 |
|  ClockDiv4_BUFG                 | din_pixel[23]_i_1_n_0    | din_pixel[19]_i_1_n_0          |                2 |              8 |         4.00 |
|  ClockDiv4_BUFG                 | din_pixel[23]_i_1_n_0    |                                |                9 |             12 |         1.33 |
|  ClockDiv4_BUFG                 | g0_b0_n_0                |                                |                7 |             12 |         1.71 |
|  ClockDiv4_BUFG                 | g0_b0_n_0                | sumar[7]_i_1_n_0               |                6 |             12 |         2.00 |
|  ClockDiv4_BUFG                 | EnableVGA_reg_n_0        | VGA1/R[3]_i_1_n_0              |                6 |             12 |         2.00 |
|  ClockDiv4_BUFG                 | pixel_citit[23]_i_1_n_0  |                                |                7 |             20 |         2.86 |
|  ClockDiv4_BUFG                 | debouncer2/E[0]          |                                |               13 |             28 |         2.15 |
|  ClockDiv4_BUFG                 |                          | VGA1/hPos[31]_i_2_n_0          |               10 |             32 |         3.20 |
|  ClockDiv4_BUFG                 | sumay[31]_i_2_n_0        | sumay[31]_i_1_n_0              |                8 |             32 |         4.00 |
|  ClockDiv4_BUFG                 | sumax[31]_i_2_n_0        | sumax[31]_i_1_n_0              |                8 |             32 |         4.00 |
|  ClockDiv4_BUFG                 | VGA1/vPos_1              | VGA1/hPos[31]_i_2_n_0          |                6 |             32 |         5.33 |
|  ClockDiv4_BUFG                 |                          |                                |               21 |             39 |         1.86 |
+---------------------------------+--------------------------+--------------------------------+------------------+----------------+--------------+


