#!/bin/sh
vcs -full64 -sverilog time -v ../rtl/multipliers/new/version_3/multiplier_16bits_version3.v tests/multipliers/version3/multiplier_16bits_version3.v -debug_all
./simv
