OpenROAD d423155d69de7f683a23f6916ead418a615ad4ad 
Features included (+) or not (-):  +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/mcu/runs/RUN_2024.07.18_16.24.01/tmp/placement/7-global.odb'…
define_corners Typical
read_liberty -corner Typical /home/metin/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/openlane/designs/mcu/spm.sdc'…
[INFO]: Setting RC values...
min_report

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= Typical Corner ===================================

Startpoint: _229_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _229_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _229_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 v _229_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_clk_cntr[15] (net)
                  0.04    0.00    0.30 v _170_/A (sky130_fd_sc_hd__inv_2)
     1    0.00    0.03    0.04    0.34 ^ _170_/Y (sky130_fd_sc_hd__inv_2)
                                         _048_ (net)
                  0.03    0.00    0.34 ^ _172_/A1 (sky130_fd_sc_hd__a21oi_2)
     1    0.00    0.02    0.03    0.38 v _172_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _016_ (net)
                  0.02    0.00    0.38 v _229_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.38   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _229_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.04   -0.04   library hold time
                                 -0.04   data required time
-----------------------------------------------------------------------------
                                 -0.04   data required time
                                 -0.38   data arrival time
-----------------------------------------------------------------------------
                                  0.42   slack (MET)


Startpoint: _231_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _231_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _231_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.00    0.04    0.29    0.29 ^ _231_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.QSPI_master.state_q_prv (net)
                  0.04    0.00    0.29 ^ _181_/A1 (sky130_fd_sc_hd__a211o_2)
     1    0.00    0.02    0.10    0.40 ^ _181_/X (sky130_fd_sc_hd__a211o_2)
                                         _018_ (net)
                  0.02    0.00    0.40 ^ _231_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.40   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _231_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)


Startpoint: _218_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _218_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _218_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.02    0.10    0.34    0.34 ^ _218_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_clk_cntr[4] (net)
                  0.10    0.00    0.34 ^ _137_/A1 (sky130_fd_sc_hd__a21oi_2)
     1    0.00    0.03    0.05    0.40 v _137_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _005_ (net)
                  0.03    0.00    0.40 v _218_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.40   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _218_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.05   -0.05   library hold time
                                 -0.05   data required time
-----------------------------------------------------------------------------
                                 -0.05   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)


Startpoint: _215_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _215_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _215_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.02    0.10    0.34    0.34 ^ _215_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_clk_cntr[1] (net)
                  0.10    0.00    0.34 ^ _128_/A1 (sky130_fd_sc_hd__a21oi_2)
     1    0.00    0.03    0.06    0.40 v _128_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _002_ (net)
                  0.03    0.00    0.40 v _215_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.40   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _215_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.05   -0.05   library hold time
                                 -0.05   data required time
-----------------------------------------------------------------------------
                                 -0.05   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)


Startpoint: _224_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _224_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _224_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.02    0.10    0.35    0.35 ^ _224_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_clk_cntr[10] (net)
                  0.10    0.00    0.35 ^ _155_/A1 (sky130_fd_sc_hd__a21oi_2)
     1    0.00    0.03    0.05    0.40 v _155_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _011_ (net)
                  0.03    0.00    0.40 v _224_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.40   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _224_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.05   -0.05   library hold time
                                 -0.05   data required time
-----------------------------------------------------------------------------
                                 -0.05   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)


Startpoint: _240_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _240_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _240_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.05    0.30    0.30 ^ _240_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.QSPI_master.cntr_state_q[1] (net)
                  0.05    0.00    0.30 ^ _209_/B1 (sky130_fd_sc_hd__o21ai_2)
     1    0.00    0.03    0.05    0.35 v _209_/Y (sky130_fd_sc_hd__o21ai_2)
                                         _076_ (net)
                  0.03    0.00    0.35 v _210_/C (sky130_fd_sc_hd__nand3b_2)
     1    0.00    0.04    0.06    0.42 ^ _210_/Y (sky130_fd_sc_hd__nand3b_2)
                                         _027_ (net)
                  0.04    0.00    0.42 ^ _240_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.42   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _240_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.04   -0.04   library hold time
                                 -0.04   data required time
-----------------------------------------------------------------------------
                                 -0.04   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)


Startpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _221_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.02    0.10    0.35    0.35 ^ _221_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_clk_cntr[7] (net)
                  0.10    0.00    0.35 ^ _146_/A1 (sky130_fd_sc_hd__a21oi_2)
     1    0.00    0.03    0.05    0.40 v _146_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _008_ (net)
                  0.03    0.00    0.40 v _221_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.40   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _221_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.05   -0.05   library hold time
                                 -0.05   data required time
-----------------------------------------------------------------------------
                                 -0.05   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)


Startpoint: _239_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _239_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _239_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.06    0.32    0.32 ^ _239_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.QSPI_master.cntr_state_q[2] (net)
                  0.06    0.00    0.32 ^ _208_/A1 (sky130_fd_sc_hd__a21o_2)
     1    0.00    0.02    0.11    0.42 ^ _208_/X (sky130_fd_sc_hd__a21o_2)
                                         _026_ (net)
                  0.02    0.00    0.42 ^ _239_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.42   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _239_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)


Startpoint: _232_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _232_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _232_/CLK (sky130_fd_sc_hd__dfxtp_2)
     4    0.01    0.04    0.31    0.31 v _232_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.QSPI_master.state_q[0] (net)
                  0.04    0.00    0.31 v _184_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.00    0.02    0.11    0.42 v _184_/X (sky130_fd_sc_hd__o211a_2)
                                         _019_ (net)
                  0.02    0.00    0.42 v _232_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.42   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _232_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.05   -0.05   library hold time
                                 -0.05   data required time
-----------------------------------------------------------------------------
                                 -0.05   data required time
                                 -0.42   data arrival time
-----------------------------------------------------------------------------
                                  0.46   slack (MET)


Startpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _223_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.06    0.31    0.31 ^ _223_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_clk_cntr[9] (net)
                  0.06    0.00    0.31 ^ _152_/A1 (sky130_fd_sc_hd__o21ai_2)
     1    0.00    0.03    0.06    0.37 v _152_/Y (sky130_fd_sc_hd__o21ai_2)
                                         _036_ (net)
                  0.03    0.00    0.37 v _153_/B (sky130_fd_sc_hd__nor2_2)
     1    0.00    0.05    0.05    0.43 ^ _153_/Y (sky130_fd_sc_hd__nor2_2)
                                         _010_ (net)
                  0.05    0.00    0.43 ^ _223_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.43   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _223_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.04   -0.04   library hold time
                                 -0.04   data required time
-----------------------------------------------------------------------------
                                 -0.04   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  0.47   slack (MET)


Startpoint: _237_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _237_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _237_/CLK (sky130_fd_sc_hd__dfxtp_2)
     4    0.01    0.06    0.31    0.31 ^ _237_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_cntr[1] (net)
                  0.06    0.00    0.31 ^ _203_/A1 (sky130_fd_sc_hd__o21a_2)
     1    0.00    0.03    0.12    0.43 ^ _203_/X (sky130_fd_sc_hd__o21a_2)
                                         _024_ (net)
                  0.03    0.00    0.43 ^ _237_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.43   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _237_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  0.47   slack (MET)


Startpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _220_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.06    0.31    0.31 ^ _220_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_clk_cntr[6] (net)
                  0.06    0.00    0.31 ^ _143_/A1 (sky130_fd_sc_hd__o21ai_2)
     1    0.00    0.03    0.06    0.37 v _143_/Y (sky130_fd_sc_hd__o21ai_2)
                                         _030_ (net)
                  0.03    0.00    0.37 v _144_/B (sky130_fd_sc_hd__nor2_2)
     1    0.00    0.05    0.06    0.43 ^ _144_/Y (sky130_fd_sc_hd__nor2_2)
                                         _007_ (net)
                  0.05    0.00    0.43 ^ _220_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.43   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _220_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.04   -0.04   library hold time
                                 -0.04   data required time
-----------------------------------------------------------------------------
                                 -0.04   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  0.47   slack (MET)


Startpoint: _241_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _241_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _241_/CLK (sky130_fd_sc_hd__dfxtp_2)
     4    0.01    0.07    0.32    0.32 ^ _241_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.QSPI_master.cntr_state_q[0] (net)
                  0.07    0.00    0.32 ^ _212_/A1 (sky130_fd_sc_hd__a21bo_2)
     1    0.00    0.03    0.11    0.43 ^ _212_/X (sky130_fd_sc_hd__a21bo_2)
                                         _028_ (net)
                  0.03    0.00    0.43 ^ _241_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.43   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _241_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  0.47   slack (MET)


Startpoint: _226_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _226_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _226_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.06    0.32    0.32 ^ _226_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_clk_cntr[12] (net)
                  0.06    0.00    0.32 ^ _162_/A1 (sky130_fd_sc_hd__o21ai_2)
     1    0.00    0.03    0.06    0.38 v _162_/Y (sky130_fd_sc_hd__o21ai_2)
                                         _043_ (net)
                  0.03    0.00    0.38 v _163_/B (sky130_fd_sc_hd__nor2_2)
     1    0.00    0.05    0.06    0.43 ^ _163_/Y (sky130_fd_sc_hd__nor2_2)
                                         _013_ (net)
                  0.05    0.00    0.43 ^ _226_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.43   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _226_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.04   -0.04   library hold time
                                 -0.04   data required time
-----------------------------------------------------------------------------
                                 -0.04   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  0.47   slack (MET)


Startpoint: _235_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _235_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _235_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.02    0.06    0.33    0.33 v _235_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_state[1] (net)
                  0.06    0.00    0.33 v _193_/A (sky130_fd_sc_hd__inv_2)
     2    0.01    0.05    0.07    0.40 ^ _193_/Y (sky130_fd_sc_hd__inv_2)
                                         _065_ (net)
                  0.05    0.00    0.40 ^ _195_/A1 (sky130_fd_sc_hd__a21oi_2)
     1    0.00    0.02    0.04    0.44 v _195_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _022_ (net)
                  0.02    0.00    0.44 v _235_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.44   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _235_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.05   -0.05   library hold time
                                 -0.05   data required time
-----------------------------------------------------------------------------
                                 -0.05   data required time
                                 -0.44   data arrival time
-----------------------------------------------------------------------------
                                  0.48   slack (MET)


Startpoint: _217_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _217_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _217_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.05    0.30    0.30 ^ _217_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_clk_cntr[3] (net)
                  0.05    0.00    0.30 ^ _135_/A1 (sky130_fd_sc_hd__o211a_2)
     1    0.00    0.04    0.16    0.46 ^ _135_/X (sky130_fd_sc_hd__o211a_2)
                                         _004_ (net)
                  0.04    0.00    0.46 ^ _217_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.46   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _217_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.04   -0.04   library hold time
                                 -0.04   data required time
-----------------------------------------------------------------------------
                                 -0.04   data required time
                                 -0.46   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _236_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _236_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _236_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.01    0.08    0.33    0.33 ^ _236_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_cntr[0] (net)
                  0.08    0.00    0.33 ^ _199_/A1 (sky130_fd_sc_hd__o21ba_2)
     1    0.00    0.03    0.14    0.47 ^ _199_/X (sky130_fd_sc_hd__o21ba_2)
                                         _023_ (net)
                  0.03    0.00    0.47 ^ _236_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.47   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _236_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.47   data arrival time
-----------------------------------------------------------------------------
                                  0.50   slack (MET)


Startpoint: _227_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _227_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _227_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.02    0.11    0.35    0.35 ^ _227_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_clk_cntr[13] (net)
                  0.11    0.00    0.35 ^ _165_/A1 (sky130_fd_sc_hd__o21a_2)
     1    0.00    0.03    0.13    0.48 ^ _165_/X (sky130_fd_sc_hd__o21a_2)
                                         _014_ (net)
                  0.03    0.00    0.48 ^ _227_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.48   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _227_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.48   data arrival time
-----------------------------------------------------------------------------
                                  0.52   slack (MET)


Startpoint: _214_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _214_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _214_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.04    0.30    0.30 ^ _214_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_clk_cntr[0] (net)
                  0.04    0.00    0.30 ^ _124_/B1 (sky130_fd_sc_hd__a21o_2)
     6    0.02    0.12    0.15    0.44 ^ _124_/X (sky130_fd_sc_hd__a21o_2)
                                         _090_ (net)
                  0.12    0.00    0.44 ^ _125_/B (sky130_fd_sc_hd__nor2_2)
     1    0.00    0.02    0.04    0.48 v _125_/Y (sky130_fd_sc_hd__nor2_2)
                                         _001_ (net)
                  0.02    0.00    0.48 v _214_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.48   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _214_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.05   -0.05   library hold time
                                 -0.05   data required time
-----------------------------------------------------------------------------
                                 -0.05   data required time
                                 -0.48   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)


Startpoint: _232_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _233_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _232_/CLK (sky130_fd_sc_hd__dfxtp_2)
     4    0.01    0.07    0.32    0.32 ^ _232_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.QSPI_master.state_q[0] (net)
                  0.07    0.00    0.32 ^ _173_/A (sky130_fd_sc_hd__or2b_2)
     3    0.01    0.06    0.13    0.45 ^ _173_/X (sky130_fd_sc_hd__or2b_2)
                                         _050_ (net)
                  0.06    0.00    0.45 ^ _185_/B (sky130_fd_sc_hd__nand2_2)
     1    0.00    0.02    0.04    0.50 v _185_/Y (sky130_fd_sc_hd__nand2_2)
                                         _020_ (net)
                  0.02    0.00    0.50 v _233_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.50   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _233_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.05   -0.05   library hold time
                                 -0.05   data required time
-----------------------------------------------------------------------------
                                 -0.05   data required time
                                 -0.50   data arrival time
-----------------------------------------------------------------------------
                                  0.54   slack (MET)


Startpoint: _238_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _238_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _238_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.01    0.03    0.30    0.30 v _238_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_cntr[2] (net)
                  0.03    0.00    0.30 v _186_/A (sky130_fd_sc_hd__inv_2)
     2    0.01    0.04    0.05    0.34 ^ _186_/Y (sky130_fd_sc_hd__inv_2)
                                         _059_ (net)
                  0.04    0.00    0.34 ^ _205_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.04    0.14    0.48 ^ _205_/X (sky130_fd_sc_hd__mux2_2)
                                         _074_ (net)
                  0.04    0.00    0.48 ^ _206_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.04    0.07    0.55 ^ _206_/X (sky130_fd_sc_hd__buf_1)
                                         _025_ (net)
                  0.04    0.00    0.55 ^ _238_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.55   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _238_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.04   -0.04   library hold time
                                 -0.04   data required time
-----------------------------------------------------------------------------
                                 -0.04   data required time
                                 -0.55   data arrival time
-----------------------------------------------------------------------------
                                  0.59   slack (MET)


Startpoint: _228_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _228_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _228_/CLK (sky130_fd_sc_hd__dfxtp_2)
     4    0.01    0.04    0.31    0.31 v _228_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_clk_cntr[14] (net)
                  0.04    0.00    0.31 v _167_/B (sky130_fd_sc_hd__nand3_2)
     2    0.01    0.05    0.07    0.38 ^ _167_/Y (sky130_fd_sc_hd__nand3_2)
                                         _046_ (net)
                  0.05    0.00    0.38 ^ _168_/C (sky130_fd_sc_hd__and3_2)
     1    0.00    0.04    0.16    0.54 ^ _168_/X (sky130_fd_sc_hd__and3_2)
                                         _047_ (net)
                  0.04    0.00    0.54 ^ _169_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.04    0.07    0.62 ^ _169_/X (sky130_fd_sc_hd__buf_1)
                                         _015_ (net)
                  0.04    0.00    0.62 ^ _228_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _228_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.04   -0.04   library hold time
                                 -0.04   data required time
-----------------------------------------------------------------------------
                                 -0.04   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  0.65   slack (MET)


Startpoint: _216_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _216_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _216_/CLK (sky130_fd_sc_hd__dfxtp_2)
     4    0.01    0.05    0.31    0.31 ^ _216_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_clk_cntr[2] (net)
                  0.05    0.00    0.31 ^ _130_/B1 (sky130_fd_sc_hd__a21o_2)
     1    0.00    0.02    0.08    0.39 ^ _130_/X (sky130_fd_sc_hd__a21o_2)
                                         _094_ (net)
                  0.02    0.00    0.39 ^ _131_/B (sky130_fd_sc_hd__and3b_2)
     1    0.00    0.04    0.16    0.54 ^ _131_/X (sky130_fd_sc_hd__and3b_2)
                                         _095_ (net)
                  0.04    0.00    0.54 ^ _132_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.04    0.07    0.62 ^ _132_/X (sky130_fd_sc_hd__buf_1)
                                         _003_ (net)
                  0.04    0.00    0.62 ^ _216_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _216_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.04   -0.04   library hold time
                                 -0.04   data required time
-----------------------------------------------------------------------------
                                 -0.04   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  0.65   slack (MET)


Startpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _222_/CLK (sky130_fd_sc_hd__dfxtp_2)
     4    0.01    0.05    0.31    0.31 ^ _222_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_clk_cntr[8] (net)
                  0.05    0.00    0.31 ^ _148_/B1 (sky130_fd_sc_hd__a21o_2)
     1    0.00    0.02    0.08    0.39 ^ _148_/X (sky130_fd_sc_hd__a21o_2)
                                         _033_ (net)
                  0.02    0.00    0.39 ^ _149_/C (sky130_fd_sc_hd__and3b_2)
     1    0.00    0.04    0.16    0.55 ^ _149_/X (sky130_fd_sc_hd__and3b_2)
                                         _034_ (net)
                  0.04    0.00    0.55 ^ _150_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.04    0.07    0.62 ^ _150_/X (sky130_fd_sc_hd__buf_1)
                                         _009_ (net)
                  0.04    0.00    0.62 ^ _222_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _222_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.04   -0.04   library hold time
                                 -0.04   data required time
-----------------------------------------------------------------------------
                                 -0.04   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  0.65   slack (MET)


Startpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _219_/CLK (sky130_fd_sc_hd__dfxtp_2)
     4    0.01    0.05    0.31    0.31 ^ _219_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_clk_cntr[5] (net)
                  0.05    0.00    0.31 ^ _139_/B1 (sky130_fd_sc_hd__a21o_2)
     1    0.00    0.02    0.08    0.39 ^ _139_/X (sky130_fd_sc_hd__a21o_2)
                                         _100_ (net)
                  0.02    0.00    0.39 ^ _140_/C (sky130_fd_sc_hd__and3b_2)
     1    0.00    0.04    0.16    0.55 ^ _140_/X (sky130_fd_sc_hd__and3b_2)
                                         _101_ (net)
                  0.04    0.00    0.55 ^ _141_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.62 ^ _141_/X (sky130_fd_sc_hd__buf_1)
                                         _006_ (net)
                  0.03    0.00    0.62 ^ _219_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _219_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  0.65   slack (MET)


Startpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _225_/CLK (sky130_fd_sc_hd__dfxtp_2)
     4    0.01    0.06    0.31    0.31 ^ _225_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_clk_cntr[11] (net)
                  0.06    0.00    0.31 ^ _157_/B1 (sky130_fd_sc_hd__a21o_2)
     1    0.00    0.02    0.08    0.39 ^ _157_/X (sky130_fd_sc_hd__a21o_2)
                                         _039_ (net)
                  0.02    0.00    0.39 ^ _158_/C (sky130_fd_sc_hd__and3b_2)
     1    0.00    0.04    0.16    0.55 ^ _158_/X (sky130_fd_sc_hd__and3b_2)
                                         _040_ (net)
                  0.04    0.00    0.55 ^ _159_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.03    0.07    0.62 ^ _159_/X (sky130_fd_sc_hd__buf_1)
                                         _012_ (net)
                  0.03    0.00    0.62 ^ _225_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.62   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _225_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.03   -0.03   library hold time
                                 -0.03   data required time
-----------------------------------------------------------------------------
                                 -0.03   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  0.65   slack (MET)


Startpoint: _230_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _230_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _230_/CLK (sky130_fd_sc_hd__dfxtp_2)
     3    0.01    0.04    0.30    0.30 ^ _230_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         sclk (net)
                  0.04    0.00    0.30 ^ _175_/A (sky130_fd_sc_hd__or2_2)
     2    0.01    0.05    0.11    0.41 ^ _175_/X (sky130_fd_sc_hd__or2_2)
                                         _052_ (net)
                  0.05    0.00    0.41 ^ _177_/B (sky130_fd_sc_hd__and3b_2)
     1    0.00    0.04    0.16    0.57 ^ _177_/X (sky130_fd_sc_hd__and3b_2)
                                         _054_ (net)
                  0.04    0.00    0.57 ^ _178_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.04    0.07    0.64 ^ _178_/X (sky130_fd_sc_hd__buf_1)
                                         _017_ (net)
                  0.04    0.00    0.65 ^ _230_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.65   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _230_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.04   -0.04   library hold time
                                 -0.04   data required time
-----------------------------------------------------------------------------
                                 -0.04   data required time
                                 -0.65   data arrival time
-----------------------------------------------------------------------------
                                  0.68   slack (MET)


Startpoint: _234_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _234_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _234_/CLK (sky130_fd_sc_hd__dfxtp_2)
     8    0.03    0.08    0.35    0.35 v _234_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_state[0] (net)
                  0.08    0.00    0.35 v _190_/A (sky130_fd_sc_hd__nand2_2)
     2    0.01    0.06    0.08    0.43 ^ _190_/Y (sky130_fd_sc_hd__nand2_2)
                                         _063_ (net)
                  0.06    0.00    0.43 ^ _191_/C (sky130_fd_sc_hd__and3_2)
     1    0.00    0.04    0.17    0.59 ^ _191_/X (sky130_fd_sc_hd__and3_2)
                                         _064_ (net)
                  0.04    0.00    0.59 ^ _192_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.04    0.07    0.66 ^ _192_/X (sky130_fd_sc_hd__buf_1)
                                         _021_ (net)
                  0.04    0.00    0.66 ^ _234_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.66   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _234_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.04   -0.04   library hold time
                                 -0.04   data required time
-----------------------------------------------------------------------------
                                 -0.04   data required time
                                 -0.66   data arrival time
-----------------------------------------------------------------------------
                                  0.70   slack (MET)


Startpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _213_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _225_/CLK (sky130_fd_sc_hd__dfxtp_2)
     4    0.01    0.06    0.31    0.31 ^ _225_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_clk_cntr[11] (net)
                  0.06    0.00    0.31 ^ _114_/C (sky130_fd_sc_hd__or4_2)
     1    0.01    0.04    0.12    0.43 ^ _114_/X (sky130_fd_sc_hd__or4_2)
                                         _081_ (net)
                  0.04    0.00    0.43 ^ _119_/A (sky130_fd_sc_hd__nor2_2)
     2    0.01    0.02    0.04    0.47 v _119_/Y (sky130_fd_sc_hd__nor2_2)
                                         _086_ (net)
                  0.02    0.00    0.47 v _120_/B (sky130_fd_sc_hd__or2_2)
     1    0.00    0.05    0.26    0.72 v _120_/X (sky130_fd_sc_hd__or2_2)
                                         _087_ (net)
                  0.05    0.00    0.72 v _121_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.09    0.81 v _121_/X (sky130_fd_sc_hd__buf_1)
                                         _000_ (net)
                  0.02    0.00    0.81 v _213_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.81   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ _213_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.05   -0.05   library hold time
                                 -0.05   data required time
-----------------------------------------------------------------------------
                                 -0.05   data required time
                                 -0.81   data arrival time
-----------------------------------------------------------------------------
                                  0.85   slack (MET)



worst slack corner Typical: 0.4234
min_report_end
max_report

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= Typical Corner ===================================

Startpoint: _234_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _228_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _234_/CLK (sky130_fd_sc_hd__dfxtp_2)
     8    0.03    0.17    0.40    0.40 ^ _234_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_state[0] (net)
                  0.17    0.00    0.40 ^ _124_/A2 (sky130_fd_sc_hd__a21o_2)
     6    0.02    0.12    0.22    0.62 ^ _124_/X (sky130_fd_sc_hd__a21o_2)
                                         _090_ (net)
                  0.12    0.00    0.62 ^ _133_/D (sky130_fd_sc_hd__and4_2)
     6    0.02    0.14    0.31    0.93 ^ _133_/X (sky130_fd_sc_hd__and4_2)
                                         _096_ (net)
                  0.14    0.00    0.93 ^ _142_/D (sky130_fd_sc_hd__and4_2)
     6    0.02    0.14    0.32    1.25 ^ _142_/X (sky130_fd_sc_hd__and4_2)
                                         _029_ (net)
                  0.14    0.00    1.25 ^ _151_/D (sky130_fd_sc_hd__and4_2)
     6    0.02    0.14    0.32    1.57 ^ _151_/X (sky130_fd_sc_hd__and4_2)
                                         _035_ (net)
                  0.14    0.00    1.57 ^ _160_/D (sky130_fd_sc_hd__and4_2)
     1    0.00    0.05    0.23    1.79 ^ _160_/X (sky130_fd_sc_hd__and4_2)
                                         _041_ (net)
                  0.05    0.00    1.79 ^ _161_/A (sky130_fd_sc_hd__buf_1)
     6    0.02    0.28    0.25    2.04 ^ _161_/X (sky130_fd_sc_hd__buf_1)
                                         _042_ (net)
                  0.28    0.00    2.04 ^ _167_/C (sky130_fd_sc_hd__nand3_2)
     2    0.01    0.08    0.12    2.16 v _167_/Y (sky130_fd_sc_hd__nand3_2)
                                         _046_ (net)
                  0.08    0.00    2.16 v _168_/C (sky130_fd_sc_hd__and3_2)
     1    0.00    0.04    0.21    2.37 v _168_/X (sky130_fd_sc_hd__and3_2)
                                         _047_ (net)
                  0.04    0.00    2.37 v _169_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    2.45 v _169_/X (sky130_fd_sc_hd__buf_1)
                                         _015_ (net)
                  0.02    0.00    2.45 v _228_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.45   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ _228_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11   19.89   library setup time
                                 19.89   data required time
-----------------------------------------------------------------------------
                                 19.89   data required time
                                 -2.45   data arrival time
-----------------------------------------------------------------------------
                                 17.44   slack (MET)


Startpoint: _234_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _229_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _234_/CLK (sky130_fd_sc_hd__dfxtp_2)
     8    0.03    0.17    0.40    0.40 ^ _234_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_state[0] (net)
                  0.17    0.00    0.40 ^ _124_/A2 (sky130_fd_sc_hd__a21o_2)
     6    0.02    0.12    0.22    0.62 ^ _124_/X (sky130_fd_sc_hd__a21o_2)
                                         _090_ (net)
                  0.12    0.00    0.62 ^ _133_/D (sky130_fd_sc_hd__and4_2)
     6    0.02    0.14    0.31    0.93 ^ _133_/X (sky130_fd_sc_hd__and4_2)
                                         _096_ (net)
                  0.14    0.00    0.93 ^ _142_/D (sky130_fd_sc_hd__and4_2)
     6    0.02    0.14    0.32    1.25 ^ _142_/X (sky130_fd_sc_hd__and4_2)
                                         _029_ (net)
                  0.14    0.00    1.25 ^ _151_/D (sky130_fd_sc_hd__and4_2)
     6    0.02    0.14    0.32    1.57 ^ _151_/X (sky130_fd_sc_hd__and4_2)
                                         _035_ (net)
                  0.14    0.00    1.57 ^ _160_/D (sky130_fd_sc_hd__and4_2)
     1    0.00    0.05    0.23    1.79 ^ _160_/X (sky130_fd_sc_hd__and4_2)
                                         _041_ (net)
                  0.05    0.00    1.79 ^ _161_/A (sky130_fd_sc_hd__buf_1)
     6    0.02    0.28    0.25    2.04 ^ _161_/X (sky130_fd_sc_hd__buf_1)
                                         _042_ (net)
                  0.28    0.00    2.04 ^ _171_/A4 (sky130_fd_sc_hd__a41o_2)
     1    0.00    0.05    0.24    2.28 ^ _171_/X (sky130_fd_sc_hd__a41o_2)
                                         _049_ (net)
                  0.05    0.00    2.28 ^ _172_/B1 (sky130_fd_sc_hd__a21oi_2)
     1    0.00    0.03    0.03    2.31 v _172_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _016_ (net)
                  0.03    0.00    2.31 v _229_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.31   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ _229_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.12   19.88   library setup time
                                 19.88   data required time
-----------------------------------------------------------------------------
                                 19.88   data required time
                                 -2.31   data arrival time
-----------------------------------------------------------------------------
                                 17.58   slack (MET)


Startpoint: _218_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _218_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.02    0.05    0.32    0.32 v _218_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_clk_cntr[4] (net)
                  0.05    0.00    0.32 v _115_/B (sky130_fd_sc_hd__or4_2)
     1    0.00    0.10    0.63    0.95 v _115_/X (sky130_fd_sc_hd__or4_2)
                                         _082_ (net)
                  0.10    0.00    0.95 v _118_/A (sky130_fd_sc_hd__or3_2)
     1    0.00    0.08    0.49    1.44 v _118_/X (sky130_fd_sc_hd__or3_2)
                                         _085_ (net)
                  0.08    0.00    1.44 v _119_/B (sky130_fd_sc_hd__nor2_2)
     2    0.01    0.10    0.12    1.56 ^ _119_/Y (sky130_fd_sc_hd__nor2_2)
                                         _086_ (net)
                  0.10    0.00    1.56 ^ _122_/B (sky130_fd_sc_hd__nor2_2)
     5    0.01    0.07    0.07    1.63 v _122_/Y (sky130_fd_sc_hd__nor2_2)
                                         _088_ (net)
                  0.07    0.00    1.63 v _126_/A (sky130_fd_sc_hd__buf_1)
    10    0.04    0.24    0.27    1.89 v _126_/X (sky130_fd_sc_hd__buf_1)
                                         _091_ (net)
                  0.24    0.00    1.89 v _140_/B (sky130_fd_sc_hd__and3b_2)
     1    0.00    0.04    0.28    2.17 v _140_/X (sky130_fd_sc_hd__and3b_2)
                                         _101_ (net)
                  0.04    0.00    2.17 v _141_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    2.25 v _141_/X (sky130_fd_sc_hd__buf_1)
                                         _006_ (net)
                  0.02    0.00    2.25 v _219_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.25   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ _219_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11   19.89   library setup time
                                 19.89   data required time
-----------------------------------------------------------------------------
                                 19.89   data required time
                                 -2.25   data arrival time
-----------------------------------------------------------------------------
                                 17.64   slack (MET)


Startpoint: _234_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _227_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _234_/CLK (sky130_fd_sc_hd__dfxtp_2)
     8    0.03    0.17    0.40    0.40 ^ _234_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_state[0] (net)
                  0.17    0.00    0.40 ^ _124_/A2 (sky130_fd_sc_hd__a21o_2)
     6    0.02    0.12    0.22    0.62 ^ _124_/X (sky130_fd_sc_hd__a21o_2)
                                         _090_ (net)
                  0.12    0.00    0.62 ^ _133_/D (sky130_fd_sc_hd__and4_2)
     6    0.02    0.14    0.31    0.93 ^ _133_/X (sky130_fd_sc_hd__and4_2)
                                         _096_ (net)
                  0.14    0.00    0.93 ^ _142_/D (sky130_fd_sc_hd__and4_2)
     6    0.02    0.14    0.32    1.25 ^ _142_/X (sky130_fd_sc_hd__and4_2)
                                         _029_ (net)
                  0.14    0.00    1.25 ^ _151_/D (sky130_fd_sc_hd__and4_2)
     6    0.02    0.14    0.32    1.57 ^ _151_/X (sky130_fd_sc_hd__and4_2)
                                         _035_ (net)
                  0.14    0.00    1.57 ^ _160_/D (sky130_fd_sc_hd__and4_2)
     1    0.00    0.05    0.23    1.79 ^ _160_/X (sky130_fd_sc_hd__and4_2)
                                         _041_ (net)
                  0.05    0.00    1.79 ^ _161_/A (sky130_fd_sc_hd__buf_1)
     6    0.02    0.28    0.25    2.04 ^ _161_/X (sky130_fd_sc_hd__buf_1)
                                         _042_ (net)
                  0.28    0.00    2.04 ^ _164_/A2 (sky130_fd_sc_hd__a21oi_2)
     1    0.00    0.06    0.09    2.13 v _164_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _044_ (net)
                  0.06    0.00    2.13 v _165_/B1 (sky130_fd_sc_hd__o21a_2)
     1    0.00    0.03    0.11    2.24 v _165_/X (sky130_fd_sc_hd__o21a_2)
                                         _014_ (net)
                  0.03    0.00    2.24 v _227_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.24   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ _227_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.12   19.88   library setup time
                                 19.88   data required time
-----------------------------------------------------------------------------
                                 19.88   data required time
                                 -2.24   data arrival time
-----------------------------------------------------------------------------
                                 17.64   slack (MET)


Startpoint: _234_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _226_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _234_/CLK (sky130_fd_sc_hd__dfxtp_2)
     8    0.03    0.17    0.40    0.40 ^ _234_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_state[0] (net)
                  0.17    0.00    0.40 ^ _124_/A2 (sky130_fd_sc_hd__a21o_2)
     6    0.02    0.12    0.22    0.62 ^ _124_/X (sky130_fd_sc_hd__a21o_2)
                                         _090_ (net)
                  0.12    0.00    0.62 ^ _133_/D (sky130_fd_sc_hd__and4_2)
     6    0.02    0.14    0.31    0.93 ^ _133_/X (sky130_fd_sc_hd__and4_2)
                                         _096_ (net)
                  0.14    0.00    0.93 ^ _142_/D (sky130_fd_sc_hd__and4_2)
     6    0.02    0.14    0.32    1.25 ^ _142_/X (sky130_fd_sc_hd__and4_2)
                                         _029_ (net)
                  0.14    0.00    1.25 ^ _151_/D (sky130_fd_sc_hd__and4_2)
     6    0.02    0.14    0.32    1.57 ^ _151_/X (sky130_fd_sc_hd__and4_2)
                                         _035_ (net)
                  0.14    0.00    1.57 ^ _160_/D (sky130_fd_sc_hd__and4_2)
     1    0.00    0.05    0.23    1.79 ^ _160_/X (sky130_fd_sc_hd__and4_2)
                                         _041_ (net)
                  0.05    0.00    1.79 ^ _161_/A (sky130_fd_sc_hd__buf_1)
     6    0.02    0.28    0.25    2.04 ^ _161_/X (sky130_fd_sc_hd__buf_1)
                                         _042_ (net)
                  0.28    0.00    2.04 ^ _163_/A (sky130_fd_sc_hd__nor2_2)
     1    0.00    0.05    0.06    2.10 v _163_/Y (sky130_fd_sc_hd__nor2_2)
                                         _013_ (net)
                  0.05    0.00    2.10 v _226_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.10   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ _226_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.13   19.87   library setup time
                                 19.87   data required time
-----------------------------------------------------------------------------
                                 19.87   data required time
                                 -2.10   data arrival time
-----------------------------------------------------------------------------
                                 17.77   slack (MET)


Startpoint: _218_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _217_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _218_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.02    0.05    0.32    0.32 v _218_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_clk_cntr[4] (net)
                  0.05    0.00    0.32 v _115_/B (sky130_fd_sc_hd__or4_2)
     1    0.00    0.10    0.63    0.95 v _115_/X (sky130_fd_sc_hd__or4_2)
                                         _082_ (net)
                  0.10    0.00    0.95 v _118_/A (sky130_fd_sc_hd__or3_2)
     1    0.00    0.08    0.49    1.44 v _118_/X (sky130_fd_sc_hd__or3_2)
                                         _085_ (net)
                  0.08    0.00    1.44 v _119_/B (sky130_fd_sc_hd__nor2_2)
     2    0.01    0.10    0.12    1.56 ^ _119_/Y (sky130_fd_sc_hd__nor2_2)
                                         _086_ (net)
                  0.10    0.00    1.56 ^ _122_/B (sky130_fd_sc_hd__nor2_2)
     5    0.01    0.07    0.07    1.63 v _122_/Y (sky130_fd_sc_hd__nor2_2)
                                         _088_ (net)
                  0.07    0.00    1.63 v _126_/A (sky130_fd_sc_hd__buf_1)
    10    0.04    0.24    0.27    1.89 v _126_/X (sky130_fd_sc_hd__buf_1)
                                         _091_ (net)
                  0.24    0.00    1.89 v _135_/C1 (sky130_fd_sc_hd__o211a_2)
     1    0.00    0.04    0.19    2.09 v _135_/X (sky130_fd_sc_hd__o211a_2)
                                         _004_ (net)
                  0.04    0.00    2.09 v _217_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.09   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ _217_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.12   19.88   library setup time
                                 19.88   data required time
-----------------------------------------------------------------------------
                                 19.88   data required time
                                 -2.09   data arrival time
-----------------------------------------------------------------------------
                                 17.79   slack (MET)


Startpoint: _218_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _215_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _218_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.02    0.05    0.32    0.32 v _218_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_clk_cntr[4] (net)
                  0.05    0.00    0.32 v _115_/B (sky130_fd_sc_hd__or4_2)
     1    0.00    0.10    0.63    0.95 v _115_/X (sky130_fd_sc_hd__or4_2)
                                         _082_ (net)
                  0.10    0.00    0.95 v _118_/A (sky130_fd_sc_hd__or3_2)
     1    0.00    0.08    0.49    1.44 v _118_/X (sky130_fd_sc_hd__or3_2)
                                         _085_ (net)
                  0.08    0.00    1.44 v _119_/B (sky130_fd_sc_hd__nor2_2)
     2    0.01    0.10    0.12    1.56 ^ _119_/Y (sky130_fd_sc_hd__nor2_2)
                                         _086_ (net)
                  0.10    0.00    1.56 ^ _122_/B (sky130_fd_sc_hd__nor2_2)
     5    0.01    0.07    0.07    1.63 v _122_/Y (sky130_fd_sc_hd__nor2_2)
                                         _088_ (net)
                  0.07    0.00    1.63 v _126_/A (sky130_fd_sc_hd__buf_1)
    10    0.04    0.24    0.27    1.89 v _126_/X (sky130_fd_sc_hd__buf_1)
                                         _091_ (net)
                  0.24    0.00    1.89 v _127_/B1 (sky130_fd_sc_hd__o21ai_2)
     1    0.00    0.11    0.13    2.02 ^ _127_/Y (sky130_fd_sc_hd__o21ai_2)
                                         _092_ (net)
                  0.11    0.00    2.02 ^ _128_/B1 (sky130_fd_sc_hd__a21oi_2)
     1    0.00    0.04    0.04    2.06 v _128_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _002_ (net)
                  0.04    0.00    2.06 v _215_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.06   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ _215_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.12   19.88   library setup time
                                 19.88   data required time
-----------------------------------------------------------------------------
                                 19.88   data required time
                                 -2.06   data arrival time
-----------------------------------------------------------------------------
                                 17.82   slack (MET)


Startpoint: _218_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _218_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.02    0.05    0.32    0.32 v _218_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_clk_cntr[4] (net)
                  0.05    0.00    0.32 v _115_/B (sky130_fd_sc_hd__or4_2)
     1    0.00    0.10    0.63    0.95 v _115_/X (sky130_fd_sc_hd__or4_2)
                                         _082_ (net)
                  0.10    0.00    0.95 v _118_/A (sky130_fd_sc_hd__or3_2)
     1    0.00    0.08    0.49    1.44 v _118_/X (sky130_fd_sc_hd__or3_2)
                                         _085_ (net)
                  0.08    0.00    1.44 v _119_/B (sky130_fd_sc_hd__nor2_2)
     2    0.01    0.10    0.12    1.56 ^ _119_/Y (sky130_fd_sc_hd__nor2_2)
                                         _086_ (net)
                  0.10    0.00    1.56 ^ _122_/B (sky130_fd_sc_hd__nor2_2)
     5    0.01    0.07    0.07    1.63 v _122_/Y (sky130_fd_sc_hd__nor2_2)
                                         _088_ (net)
                  0.07    0.00    1.63 v _126_/A (sky130_fd_sc_hd__buf_1)
    10    0.04    0.24    0.27    1.89 v _126_/X (sky130_fd_sc_hd__buf_1)
                                         _091_ (net)
                  0.24    0.00    1.89 v _143_/B1 (sky130_fd_sc_hd__o21ai_2)
     1    0.00    0.11    0.13    2.02 ^ _143_/Y (sky130_fd_sc_hd__o21ai_2)
                                         _030_ (net)
                  0.11    0.00    2.02 ^ _144_/B (sky130_fd_sc_hd__nor2_2)
     1    0.00    0.03    0.04    2.06 v _144_/Y (sky130_fd_sc_hd__nor2_2)
                                         _007_ (net)
                  0.03    0.00    2.06 v _220_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.06   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ _220_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.12   19.88   library setup time
                                 19.88   data required time
-----------------------------------------------------------------------------
                                 19.88   data required time
                                 -2.06   data arrival time
-----------------------------------------------------------------------------
                                 17.83   slack (MET)


Startpoint: _218_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _218_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _218_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.02    0.05    0.32    0.32 v _218_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_clk_cntr[4] (net)
                  0.05    0.00    0.32 v _115_/B (sky130_fd_sc_hd__or4_2)
     1    0.00    0.10    0.63    0.95 v _115_/X (sky130_fd_sc_hd__or4_2)
                                         _082_ (net)
                  0.10    0.00    0.95 v _118_/A (sky130_fd_sc_hd__or3_2)
     1    0.00    0.08    0.49    1.44 v _118_/X (sky130_fd_sc_hd__or3_2)
                                         _085_ (net)
                  0.08    0.00    1.44 v _119_/B (sky130_fd_sc_hd__nor2_2)
     2    0.01    0.10    0.12    1.56 ^ _119_/Y (sky130_fd_sc_hd__nor2_2)
                                         _086_ (net)
                  0.10    0.00    1.56 ^ _122_/B (sky130_fd_sc_hd__nor2_2)
     5    0.01    0.07    0.07    1.63 v _122_/Y (sky130_fd_sc_hd__nor2_2)
                                         _088_ (net)
                  0.07    0.00    1.63 v _126_/A (sky130_fd_sc_hd__buf_1)
    10    0.04    0.24    0.27    1.89 v _126_/X (sky130_fd_sc_hd__buf_1)
                                         _091_ (net)
                  0.24    0.00    1.89 v _136_/B1 (sky130_fd_sc_hd__o21ai_2)
     1    0.00    0.11    0.13    2.02 ^ _136_/Y (sky130_fd_sc_hd__o21ai_2)
                                         _098_ (net)
                  0.11    0.00    2.02 ^ _137_/B1 (sky130_fd_sc_hd__a21oi_2)
     1    0.00    0.04    0.04    2.05 v _137_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _005_ (net)
                  0.04    0.00    2.05 v _218_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.05   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ _218_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.12   19.88   library setup time
                                 19.88   data required time
-----------------------------------------------------------------------------
                                 19.88   data required time
                                 -2.05   data arrival time
-----------------------------------------------------------------------------
                                 17.83   slack (MET)


Startpoint: _218_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _218_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.02    0.05    0.32    0.32 v _218_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_clk_cntr[4] (net)
                  0.05    0.00    0.32 v _115_/B (sky130_fd_sc_hd__or4_2)
     1    0.00    0.10    0.63    0.95 v _115_/X (sky130_fd_sc_hd__or4_2)
                                         _082_ (net)
                  0.10    0.00    0.95 v _118_/A (sky130_fd_sc_hd__or3_2)
     1    0.00    0.08    0.49    1.44 v _118_/X (sky130_fd_sc_hd__or3_2)
                                         _085_ (net)
                  0.08    0.00    1.44 v _119_/B (sky130_fd_sc_hd__nor2_2)
     2    0.01    0.10    0.12    1.56 ^ _119_/Y (sky130_fd_sc_hd__nor2_2)
                                         _086_ (net)
                  0.10    0.00    1.56 ^ _122_/B (sky130_fd_sc_hd__nor2_2)
     5    0.01    0.07    0.07    1.63 v _122_/Y (sky130_fd_sc_hd__nor2_2)
                                         _088_ (net)
                  0.07    0.00    1.63 v _126_/A (sky130_fd_sc_hd__buf_1)
    10    0.04    0.24    0.27    1.89 v _126_/X (sky130_fd_sc_hd__buf_1)
                                         _091_ (net)
                  0.24    0.00    1.89 v _152_/B1 (sky130_fd_sc_hd__o21ai_2)
     1    0.00    0.11    0.13    2.02 ^ _152_/Y (sky130_fd_sc_hd__o21ai_2)
                                         _036_ (net)
                  0.11    0.00    2.02 ^ _153_/B (sky130_fd_sc_hd__nor2_2)
     1    0.00    0.03    0.03    2.06 v _153_/Y (sky130_fd_sc_hd__nor2_2)
                                         _010_ (net)
                  0.03    0.00    2.06 v _223_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.06   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ _223_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.12   19.88   library setup time
                                 19.88   data required time
-----------------------------------------------------------------------------
                                 19.88   data required time
                                 -2.06   data arrival time
-----------------------------------------------------------------------------
                                 17.83   slack (MET)


Startpoint: _218_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _224_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _218_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.02    0.05    0.32    0.32 v _218_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_clk_cntr[4] (net)
                  0.05    0.00    0.32 v _115_/B (sky130_fd_sc_hd__or4_2)
     1    0.00    0.10    0.63    0.95 v _115_/X (sky130_fd_sc_hd__or4_2)
                                         _082_ (net)
                  0.10    0.00    0.95 v _118_/A (sky130_fd_sc_hd__or3_2)
     1    0.00    0.08    0.49    1.44 v _118_/X (sky130_fd_sc_hd__or3_2)
                                         _085_ (net)
                  0.08    0.00    1.44 v _119_/B (sky130_fd_sc_hd__nor2_2)
     2    0.01    0.10    0.12    1.56 ^ _119_/Y (sky130_fd_sc_hd__nor2_2)
                                         _086_ (net)
                  0.10    0.00    1.56 ^ _122_/B (sky130_fd_sc_hd__nor2_2)
     5    0.01    0.07    0.07    1.63 v _122_/Y (sky130_fd_sc_hd__nor2_2)
                                         _088_ (net)
                  0.07    0.00    1.63 v _126_/A (sky130_fd_sc_hd__buf_1)
    10    0.04    0.24    0.27    1.89 v _126_/X (sky130_fd_sc_hd__buf_1)
                                         _091_ (net)
                  0.24    0.00    1.89 v _154_/B1 (sky130_fd_sc_hd__o21ai_2)
     1    0.00    0.11    0.13    2.02 ^ _154_/Y (sky130_fd_sc_hd__o21ai_2)
                                         _037_ (net)
                  0.11    0.00    2.02 ^ _155_/B1 (sky130_fd_sc_hd__a21oi_2)
     1    0.00    0.04    0.03    2.05 v _155_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _011_ (net)
                  0.04    0.00    2.05 v _224_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.05   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ _224_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.12   19.88   library setup time
                                 19.88   data required time
-----------------------------------------------------------------------------
                                 19.88   data required time
                                 -2.05   data arrival time
-----------------------------------------------------------------------------
                                 17.83   slack (MET)


Startpoint: _218_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _218_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.02    0.05    0.32    0.32 v _218_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_clk_cntr[4] (net)
                  0.05    0.00    0.32 v _115_/B (sky130_fd_sc_hd__or4_2)
     1    0.00    0.10    0.63    0.95 v _115_/X (sky130_fd_sc_hd__or4_2)
                                         _082_ (net)
                  0.10    0.00    0.95 v _118_/A (sky130_fd_sc_hd__or3_2)
     1    0.00    0.08    0.49    1.44 v _118_/X (sky130_fd_sc_hd__or3_2)
                                         _085_ (net)
                  0.08    0.00    1.44 v _119_/B (sky130_fd_sc_hd__nor2_2)
     2    0.01    0.10    0.12    1.56 ^ _119_/Y (sky130_fd_sc_hd__nor2_2)
                                         _086_ (net)
                  0.10    0.00    1.56 ^ _122_/B (sky130_fd_sc_hd__nor2_2)
     5    0.01    0.07    0.07    1.63 v _122_/Y (sky130_fd_sc_hd__nor2_2)
                                         _088_ (net)
                  0.07    0.00    1.63 v _126_/A (sky130_fd_sc_hd__buf_1)
    10    0.04    0.24    0.27    1.89 v _126_/X (sky130_fd_sc_hd__buf_1)
                                         _091_ (net)
                  0.24    0.00    1.89 v _145_/B1 (sky130_fd_sc_hd__o21ai_2)
     1    0.00    0.11    0.13    2.02 ^ _145_/Y (sky130_fd_sc_hd__o21ai_2)
                                         _031_ (net)
                  0.11    0.00    2.02 ^ _146_/B1 (sky130_fd_sc_hd__a21oi_2)
     1    0.00    0.04    0.03    2.05 v _146_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _008_ (net)
                  0.04    0.00    2.05 v _221_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.05   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ _221_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.12   19.88   library setup time
                                 19.88   data required time
-----------------------------------------------------------------------------
                                 19.88   data required time
                                 -2.05   data arrival time
-----------------------------------------------------------------------------
                                 17.83   slack (MET)


Startpoint: _234_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _225_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _234_/CLK (sky130_fd_sc_hd__dfxtp_2)
     8    0.03    0.17    0.40    0.40 ^ _234_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_state[0] (net)
                  0.17    0.00    0.40 ^ _124_/A2 (sky130_fd_sc_hd__a21o_2)
     6    0.02    0.12    0.22    0.62 ^ _124_/X (sky130_fd_sc_hd__a21o_2)
                                         _090_ (net)
                  0.12    0.00    0.62 ^ _133_/D (sky130_fd_sc_hd__and4_2)
     6    0.02    0.14    0.31    0.93 ^ _133_/X (sky130_fd_sc_hd__and4_2)
                                         _096_ (net)
                  0.14    0.00    0.93 ^ _142_/D (sky130_fd_sc_hd__and4_2)
     6    0.02    0.14    0.32    1.25 ^ _142_/X (sky130_fd_sc_hd__and4_2)
                                         _029_ (net)
                  0.14    0.00    1.25 ^ _151_/D (sky130_fd_sc_hd__and4_2)
     6    0.02    0.14    0.32    1.57 ^ _151_/X (sky130_fd_sc_hd__and4_2)
                                         _035_ (net)
                  0.14    0.00    1.57 ^ _156_/C (sky130_fd_sc_hd__and3_2)
     2    0.01    0.06    0.21    1.78 ^ _156_/X (sky130_fd_sc_hd__and3_2)
                                         _038_ (net)
                  0.06    0.00    1.78 ^ _158_/A_N (sky130_fd_sc_hd__and3b_2)
     1    0.00    0.04    0.20    1.97 v _158_/X (sky130_fd_sc_hd__and3b_2)
                                         _040_ (net)
                  0.04    0.00    1.97 v _159_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    2.05 v _159_/X (sky130_fd_sc_hd__buf_1)
                                         _012_ (net)
                  0.02    0.00    2.05 v _225_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.05   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ _225_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11   19.89   library setup time
                                 19.89   data required time
-----------------------------------------------------------------------------
                                 19.89   data required time
                                 -2.05   data arrival time
-----------------------------------------------------------------------------
                                 17.84   slack (MET)


Startpoint: _218_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _216_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _218_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.02    0.05    0.32    0.32 v _218_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_clk_cntr[4] (net)
                  0.05    0.00    0.32 v _115_/B (sky130_fd_sc_hd__or4_2)
     1    0.00    0.10    0.63    0.95 v _115_/X (sky130_fd_sc_hd__or4_2)
                                         _082_ (net)
                  0.10    0.00    0.95 v _118_/A (sky130_fd_sc_hd__or3_2)
     1    0.00    0.08    0.49    1.44 v _118_/X (sky130_fd_sc_hd__or3_2)
                                         _085_ (net)
                  0.08    0.00    1.44 v _119_/B (sky130_fd_sc_hd__nor2_2)
     2    0.01    0.10    0.12    1.56 ^ _119_/Y (sky130_fd_sc_hd__nor2_2)
                                         _086_ (net)
                  0.10    0.00    1.56 ^ _122_/B (sky130_fd_sc_hd__nor2_2)
     5    0.01    0.07    0.07    1.63 v _122_/Y (sky130_fd_sc_hd__nor2_2)
                                         _088_ (net)
                  0.07    0.00    1.63 v _131_/C (sky130_fd_sc_hd__and3b_2)
     1    0.00    0.04    0.21    1.84 v _131_/X (sky130_fd_sc_hd__and3b_2)
                                         _095_ (net)
                  0.04    0.00    1.84 v _132_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    1.92 v _132_/X (sky130_fd_sc_hd__buf_1)
                                         _003_ (net)
                  0.02    0.00    1.92 v _216_/D (sky130_fd_sc_hd__dfxtp_2)
                                  1.92   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ _216_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11   19.89   library setup time
                                 19.89   data required time
-----------------------------------------------------------------------------
                                 19.89   data required time
                                 -1.92   data arrival time
-----------------------------------------------------------------------------
                                 17.97   slack (MET)


Startpoint: _218_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _218_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.02    0.05    0.32    0.32 v _218_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_clk_cntr[4] (net)
                  0.05    0.00    0.32 v _115_/B (sky130_fd_sc_hd__or4_2)
     1    0.00    0.10    0.63    0.95 v _115_/X (sky130_fd_sc_hd__or4_2)
                                         _082_ (net)
                  0.10    0.00    0.95 v _118_/A (sky130_fd_sc_hd__or3_2)
     1    0.00    0.08    0.49    1.44 v _118_/X (sky130_fd_sc_hd__or3_2)
                                         _085_ (net)
                  0.08    0.00    1.44 v _119_/B (sky130_fd_sc_hd__nor2_2)
     2    0.01    0.10    0.12    1.56 ^ _119_/Y (sky130_fd_sc_hd__nor2_2)
                                         _086_ (net)
                  0.10    0.00    1.56 ^ _122_/B (sky130_fd_sc_hd__nor2_2)
     5    0.01    0.07    0.07    1.63 v _122_/Y (sky130_fd_sc_hd__nor2_2)
                                         _088_ (net)
                  0.07    0.00    1.63 v _149_/B (sky130_fd_sc_hd__and3b_2)
     1    0.00    0.04    0.20    1.82 v _149_/X (sky130_fd_sc_hd__and3b_2)
                                         _034_ (net)
                  0.04    0.00    1.82 v _150_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    1.90 v _150_/X (sky130_fd_sc_hd__buf_1)
                                         _009_ (net)
                  0.02    0.00    1.90 v _222_/D (sky130_fd_sc_hd__dfxtp_2)
                                  1.90   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ _222_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11   19.89   library setup time
                                 19.89   data required time
-----------------------------------------------------------------------------
                                 19.89   data required time
                                 -1.90   data arrival time
-----------------------------------------------------------------------------
                                 17.98   slack (MET)


Startpoint: _218_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _214_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _218_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.02    0.05    0.32    0.32 v _218_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_clk_cntr[4] (net)
                  0.05    0.00    0.32 v _115_/B (sky130_fd_sc_hd__or4_2)
     1    0.00    0.10    0.63    0.95 v _115_/X (sky130_fd_sc_hd__or4_2)
                                         _082_ (net)
                  0.10    0.00    0.95 v _118_/A (sky130_fd_sc_hd__or3_2)
     1    0.00    0.08    0.49    1.44 v _118_/X (sky130_fd_sc_hd__or3_2)
                                         _085_ (net)
                  0.08    0.00    1.44 v _119_/B (sky130_fd_sc_hd__nor2_2)
     2    0.01    0.10    0.12    1.56 ^ _119_/Y (sky130_fd_sc_hd__nor2_2)
                                         _086_ (net)
                  0.10    0.00    1.56 ^ _122_/B (sky130_fd_sc_hd__nor2_2)
     5    0.01    0.07    0.07    1.63 v _122_/Y (sky130_fd_sc_hd__nor2_2)
                                         _088_ (net)
                  0.07    0.00    1.63 v _123_/A (sky130_fd_sc_hd__inv_2)
     3    0.01    0.07    0.09    1.71 ^ _123_/Y (sky130_fd_sc_hd__inv_2)
                                         _089_ (net)
                  0.07    0.00    1.71 ^ _125_/A (sky130_fd_sc_hd__nor2_2)
     1    0.00    0.03    0.04    1.75 v _125_/Y (sky130_fd_sc_hd__nor2_2)
                                         _001_ (net)
                  0.03    0.00    1.75 v _214_/D (sky130_fd_sc_hd__dfxtp_2)
                                  1.75   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ _214_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.12   19.88   library setup time
                                 19.88   data required time
-----------------------------------------------------------------------------
                                 19.88   data required time
                                 -1.75   data arrival time
-----------------------------------------------------------------------------
                                 18.13   slack (MET)


Startpoint: _218_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _213_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _218_/CLK (sky130_fd_sc_hd__dfxtp_2)
     6    0.02    0.05    0.32    0.32 v _218_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_clk_cntr[4] (net)
                  0.05    0.00    0.32 v _115_/B (sky130_fd_sc_hd__or4_2)
     1    0.00    0.10    0.63    0.95 v _115_/X (sky130_fd_sc_hd__or4_2)
                                         _082_ (net)
                  0.10    0.00    0.95 v _118_/A (sky130_fd_sc_hd__or3_2)
     1    0.00    0.08    0.49    1.44 v _118_/X (sky130_fd_sc_hd__or3_2)
                                         _085_ (net)
                  0.08    0.00    1.44 v _119_/B (sky130_fd_sc_hd__nor2_2)
     2    0.01    0.10    0.12    1.56 ^ _119_/Y (sky130_fd_sc_hd__nor2_2)
                                         _086_ (net)
                  0.10    0.00    1.56 ^ _120_/B (sky130_fd_sc_hd__or2_2)
     1    0.00    0.03    0.11    1.67 ^ _120_/X (sky130_fd_sc_hd__or2_2)
                                         _087_ (net)
                  0.03    0.00    1.67 ^ _121_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.04    0.07    1.74 ^ _121_/X (sky130_fd_sc_hd__buf_1)
                                         _000_ (net)
                  0.04    0.00    1.74 ^ _213_/D (sky130_fd_sc_hd__dfxtp_2)
                                  1.74   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ _213_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.06   19.94   library setup time
                                 19.94   data required time
-----------------------------------------------------------------------------
                                 19.94   data required time
                                 -1.74   data arrival time
-----------------------------------------------------------------------------
                                 18.20   slack (MET)


Startpoint: _232_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _239_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _232_/CLK (sky130_fd_sc_hd__dfxtp_2)
     4    0.01    0.04    0.31    0.31 v _232_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.QSPI_master.state_q[0] (net)
                  0.04    0.00    0.31 v _173_/A (sky130_fd_sc_hd__or2b_2)
     3    0.01    0.07    0.31    0.62 v _173_/X (sky130_fd_sc_hd__or2b_2)
                                         _050_ (net)
                  0.07    0.00    0.62 v _175_/B (sky130_fd_sc_hd__or2_2)
     2    0.01    0.07    0.29    0.91 v _175_/X (sky130_fd_sc_hd__or2_2)
                                         _052_ (net)
                  0.07    0.00    0.91 v _179_/B (sky130_fd_sc_hd__nand2_2)
     6    0.02    0.11    0.12    1.03 ^ _179_/Y (sky130_fd_sc_hd__nand2_2)
                                         _055_ (net)
                  0.11    0.00    1.03 ^ _182_/C (sky130_fd_sc_hd__or3_2)
     1    0.00    0.03    0.12    1.15 ^ _182_/X (sky130_fd_sc_hd__or3_2)
                                         _057_ (net)
                  0.03    0.00    1.15 ^ _183_/A (sky130_fd_sc_hd__buf_1)
     4    0.02    0.19    0.17    1.33 ^ _183_/X (sky130_fd_sc_hd__buf_1)
                                         _058_ (net)
                  0.19    0.00    1.33 ^ _207_/A2 (sky130_fd_sc_hd__o21bai_2)
     1    0.00    0.04    0.07    1.39 v _207_/Y (sky130_fd_sc_hd__o21bai_2)
                                         _075_ (net)
                  0.04    0.00    1.39 v _208_/B1 (sky130_fd_sc_hd__a21o_2)
     1    0.00    0.03    0.17    1.57 v _208_/X (sky130_fd_sc_hd__a21o_2)
                                         _026_ (net)
                  0.03    0.00    1.57 v _239_/D (sky130_fd_sc_hd__dfxtp_2)
                                  1.57   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ _239_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.12   19.88   library setup time
                                 19.88   data required time
-----------------------------------------------------------------------------
                                 19.88   data required time
                                 -1.57   data arrival time
-----------------------------------------------------------------------------
                                 18.31   slack (MET)


Startpoint: _231_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _232_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _231_/CLK (sky130_fd_sc_hd__dfxtp_2)
     2    0.00    0.03    0.29    0.29 v _231_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.QSPI_master.state_q_prv (net)
                  0.03    0.00    0.29 v _173_/B_N (sky130_fd_sc_hd__or2b_2)
     3    0.01    0.06    0.17    0.46 ^ _173_/X (sky130_fd_sc_hd__or2b_2)
                                         _050_ (net)
                  0.06    0.00    0.46 ^ _174_/A2 (sky130_fd_sc_hd__a21o_2)
     2    0.01    0.05    0.13    0.59 ^ _174_/X (sky130_fd_sc_hd__a21o_2)
                                         _051_ (net)
                  0.05    0.00    0.59 ^ _179_/A (sky130_fd_sc_hd__nand2_2)
     6    0.02    0.08    0.08    0.67 v _179_/Y (sky130_fd_sc_hd__nand2_2)
                                         _055_ (net)
                  0.08    0.00    0.67 v _182_/C (sky130_fd_sc_hd__or3_2)
     1    0.00    0.07    0.40    1.07 v _182_/X (sky130_fd_sc_hd__or3_2)
                                         _057_ (net)
                  0.07    0.00    1.07 v _183_/A (sky130_fd_sc_hd__buf_1)
     4    0.01    0.09    0.15    1.22 v _183_/X (sky130_fd_sc_hd__buf_1)
                                         _058_ (net)
                  0.09    0.00    1.22 v _184_/A2 (sky130_fd_sc_hd__o211a_2)
     1    0.00    0.04    0.24    1.46 v _184_/X (sky130_fd_sc_hd__o211a_2)
                                         _019_ (net)
                  0.04    0.00    1.46 v _232_/D (sky130_fd_sc_hd__dfxtp_2)
                                  1.46   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ _232_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.12   19.88   library setup time
                                 19.88   data required time
-----------------------------------------------------------------------------
                                 19.88   data required time
                                 -1.46   data arrival time
-----------------------------------------------------------------------------
                                 18.42   slack (MET)


Startpoint: _232_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _240_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _232_/CLK (sky130_fd_sc_hd__dfxtp_2)
     4    0.01    0.04    0.31    0.31 v _232_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.QSPI_master.state_q[0] (net)
                  0.04    0.00    0.31 v _173_/A (sky130_fd_sc_hd__or2b_2)
     3    0.01    0.07    0.31    0.62 v _173_/X (sky130_fd_sc_hd__or2b_2)
                                         _050_ (net)
                  0.07    0.00    0.62 v _175_/B (sky130_fd_sc_hd__or2_2)
     2    0.01    0.07    0.29    0.91 v _175_/X (sky130_fd_sc_hd__or2_2)
                                         _052_ (net)
                  0.07    0.00    0.91 v _179_/B (sky130_fd_sc_hd__nand2_2)
     6    0.02    0.11    0.12    1.03 ^ _179_/Y (sky130_fd_sc_hd__nand2_2)
                                         _055_ (net)
                  0.11    0.00    1.03 ^ _182_/C (sky130_fd_sc_hd__or3_2)
     1    0.00    0.03    0.12    1.15 ^ _182_/X (sky130_fd_sc_hd__or3_2)
                                         _057_ (net)
                  0.03    0.00    1.15 ^ _183_/A (sky130_fd_sc_hd__buf_1)
     4    0.02    0.19    0.17    1.33 ^ _183_/X (sky130_fd_sc_hd__buf_1)
                                         _058_ (net)
                  0.19    0.00    1.33 ^ _210_/B (sky130_fd_sc_hd__nand3b_2)
     1    0.00    0.05    0.08    1.41 v _210_/Y (sky130_fd_sc_hd__nand3b_2)
                                         _027_ (net)
                  0.05    0.00    1.41 v _240_/D (sky130_fd_sc_hd__dfxtp_2)
                                  1.41   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ _240_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.13   19.87   library setup time
                                 19.87   data required time
-----------------------------------------------------------------------------
                                 19.87   data required time
                                 -1.41   data arrival time
-----------------------------------------------------------------------------
                                 18.46   slack (MET)


Startpoint: _234_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _234_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _234_/CLK (sky130_fd_sc_hd__dfxtp_2)
     8    0.03    0.17    0.40    0.40 ^ _234_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_state[0] (net)
                  0.17    0.00    0.40 ^ _110_/B (sky130_fd_sc_hd__nand2_2)
     2    0.01    0.05    0.08    0.48 v _110_/Y (sky130_fd_sc_hd__nand2_2)
                                         _078_ (net)
                  0.05    0.00    0.48 v _187_/B1 (sky130_fd_sc_hd__a21o_2)
     1    0.00    0.03    0.18    0.66 v _187_/X (sky130_fd_sc_hd__a21o_2)
                                         _060_ (net)
                  0.03    0.00    0.66 v _188_/C (sky130_fd_sc_hd__and3_2)
     3    0.01    0.06    0.22    0.88 v _188_/X (sky130_fd_sc_hd__and3_2)
                                         _061_ (net)
                  0.06    0.00    0.88 v _189_/A4 (sky130_fd_sc_hd__a41o_2)
     1    0.00    0.03    0.26    1.14 v _189_/X (sky130_fd_sc_hd__a41o_2)
                                         _062_ (net)
                  0.03    0.00    1.14 v _191_/B (sky130_fd_sc_hd__and3_2)
     1    0.00    0.04    0.18    1.32 v _191_/X (sky130_fd_sc_hd__and3_2)
                                         _064_ (net)
                  0.04    0.00    1.32 v _192_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    1.40 v _192_/X (sky130_fd_sc_hd__buf_1)
                                         _021_ (net)
                  0.02    0.00    1.40 v _234_/D (sky130_fd_sc_hd__dfxtp_2)
                                  1.40   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ _234_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11   19.89   library setup time
                                 19.89   data required time
-----------------------------------------------------------------------------
                                 19.89   data required time
                                 -1.40   data arrival time
-----------------------------------------------------------------------------
                                 18.49   slack (MET)


Startpoint: _232_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _231_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _232_/CLK (sky130_fd_sc_hd__dfxtp_2)
     4    0.01    0.04    0.31    0.31 v _232_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.QSPI_master.state_q[0] (net)
                  0.04    0.00    0.31 v _173_/A (sky130_fd_sc_hd__or2b_2)
     3    0.01    0.07    0.31    0.62 v _173_/X (sky130_fd_sc_hd__or2b_2)
                                         _050_ (net)
                  0.07    0.00    0.62 v _175_/B (sky130_fd_sc_hd__or2_2)
     2    0.01    0.07    0.29    0.91 v _175_/X (sky130_fd_sc_hd__or2_2)
                                         _052_ (net)
                  0.07    0.00    0.91 v _179_/B (sky130_fd_sc_hd__nand2_2)
     6    0.02    0.11    0.12    1.03 ^ _179_/Y (sky130_fd_sc_hd__nand2_2)
                                         _055_ (net)
                  0.11    0.00    1.03 ^ _180_/B (sky130_fd_sc_hd__nor2_2)
     3    0.01    0.03    0.05    1.08 v _180_/Y (sky130_fd_sc_hd__nor2_2)
                                         _056_ (net)
                  0.03    0.00    1.08 v _181_/B1 (sky130_fd_sc_hd__a211o_2)
     1    0.00    0.04    0.29    1.37 v _181_/X (sky130_fd_sc_hd__a211o_2)
                                         _018_ (net)
                  0.04    0.00    1.37 v _231_/D (sky130_fd_sc_hd__dfxtp_2)
                                  1.37   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ _231_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.12   19.88   library setup time
                                 19.88   data required time
-----------------------------------------------------------------------------
                                 19.88   data required time
                                 -1.37   data arrival time
-----------------------------------------------------------------------------
                                 18.50   slack (MET)


Startpoint: _232_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _241_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _232_/CLK (sky130_fd_sc_hd__dfxtp_2)
     4    0.01    0.04    0.31    0.31 v _232_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.QSPI_master.state_q[0] (net)
                  0.04    0.00    0.31 v _173_/A (sky130_fd_sc_hd__or2b_2)
     3    0.01    0.07    0.31    0.62 v _173_/X (sky130_fd_sc_hd__or2b_2)
                                         _050_ (net)
                  0.07    0.00    0.62 v _175_/B (sky130_fd_sc_hd__or2_2)
     2    0.01    0.07    0.29    0.91 v _175_/X (sky130_fd_sc_hd__or2_2)
                                         _052_ (net)
                  0.07    0.00    0.91 v _179_/B (sky130_fd_sc_hd__nand2_2)
     6    0.02    0.11    0.12    1.03 ^ _179_/Y (sky130_fd_sc_hd__nand2_2)
                                         _055_ (net)
                  0.11    0.00    1.03 ^ _211_/B (sky130_fd_sc_hd__or3b_2)
     1    0.00    0.03    0.12    1.15 ^ _211_/X (sky130_fd_sc_hd__or3b_2)
                                         _077_ (net)
                  0.03    0.00    1.15 ^ _212_/B1_N (sky130_fd_sc_hd__a21bo_2)
     1    0.00    0.03    0.20    1.35 v _212_/X (sky130_fd_sc_hd__a21bo_2)
                                         _028_ (net)
                  0.03    0.00    1.35 v _241_/D (sky130_fd_sc_hd__dfxtp_2)
                                  1.35   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ _241_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.12   19.88   library setup time
                                 19.88   data required time
-----------------------------------------------------------------------------
                                 19.88   data required time
                                 -1.35   data arrival time
-----------------------------------------------------------------------------
                                 18.53   slack (MET)


Startpoint: _234_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _238_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _234_/CLK (sky130_fd_sc_hd__dfxtp_2)
     8    0.03    0.17    0.40    0.40 ^ _234_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_state[0] (net)
                  0.17    0.00    0.40 ^ _200_/A (sky130_fd_sc_hd__inv_2)
     1    0.00    0.03    0.03    0.43 v _200_/Y (sky130_fd_sc_hd__inv_2)
                                         _070_ (net)
                  0.03    0.00    0.43 v _201_/B2 (sky130_fd_sc_hd__o2bb2a_2)
     1    0.00    0.04    0.23    0.66 v _201_/X (sky130_fd_sc_hd__o2bb2a_2)
                                         _071_ (net)
                  0.04    0.00    0.66 v _202_/B (sky130_fd_sc_hd__or2_2)
     2    0.00    0.06    0.28    0.94 v _202_/X (sky130_fd_sc_hd__or2_2)
                                         _072_ (net)
                  0.06    0.00    0.94 v _205_/A0 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.26    1.19 v _205_/X (sky130_fd_sc_hd__mux2_2)
                                         _074_ (net)
                  0.05    0.00    1.19 v _206_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    1.28 v _206_/X (sky130_fd_sc_hd__buf_1)
                                         _025_ (net)
                  0.02    0.00    1.28 v _238_/D (sky130_fd_sc_hd__dfxtp_2)
                                  1.28   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ _238_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11   19.89   library setup time
                                 19.89   data required time
-----------------------------------------------------------------------------
                                 19.89   data required time
                                 -1.28   data arrival time
-----------------------------------------------------------------------------
                                 18.61   slack (MET)


Startpoint: _232_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _230_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _232_/CLK (sky130_fd_sc_hd__dfxtp_2)
     4    0.01    0.04    0.31    0.31 v _232_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.QSPI_master.state_q[0] (net)
                  0.04    0.00    0.31 v _173_/A (sky130_fd_sc_hd__or2b_2)
     3    0.01    0.07    0.31    0.62 v _173_/X (sky130_fd_sc_hd__or2b_2)
                                         _050_ (net)
                  0.07    0.00    0.62 v _175_/B (sky130_fd_sc_hd__or2_2)
     2    0.01    0.07    0.29    0.91 v _175_/X (sky130_fd_sc_hd__or2_2)
                                         _052_ (net)
                  0.07    0.00    0.91 v _177_/B (sky130_fd_sc_hd__and3b_2)
     1    0.00    0.04    0.19    1.10 v _177_/X (sky130_fd_sc_hd__and3b_2)
                                         _054_ (net)
                  0.04    0.00    1.10 v _178_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    1.18 v _178_/X (sky130_fd_sc_hd__buf_1)
                                         _017_ (net)
                  0.02    0.00    1.18 v _230_/D (sky130_fd_sc_hd__dfxtp_2)
                                  1.18   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ _230_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11   19.89   library setup time
                                 19.89   data required time
-----------------------------------------------------------------------------
                                 19.89   data required time
                                 -1.18   data arrival time
-----------------------------------------------------------------------------
                                 18.70   slack (MET)


Startpoint: _234_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _235_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _234_/CLK (sky130_fd_sc_hd__dfxtp_2)
     8    0.03    0.17    0.40    0.40 ^ _234_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_state[0] (net)
                  0.17    0.00    0.40 ^ _110_/B (sky130_fd_sc_hd__nand2_2)
     2    0.01    0.05    0.08    0.48 v _110_/Y (sky130_fd_sc_hd__nand2_2)
                                         _078_ (net)
                  0.05    0.00    0.48 v _187_/B1 (sky130_fd_sc_hd__a21o_2)
     1    0.00    0.03    0.18    0.66 v _187_/X (sky130_fd_sc_hd__a21o_2)
                                         _060_ (net)
                  0.03    0.00    0.66 v _188_/C (sky130_fd_sc_hd__and3_2)
     3    0.01    0.06    0.22    0.88 v _188_/X (sky130_fd_sc_hd__and3_2)
                                         _061_ (net)
                  0.06    0.00    0.88 v _194_/A3 (sky130_fd_sc_hd__a31o_2)
     1    0.00    0.04    0.25    1.13 v _194_/X (sky130_fd_sc_hd__a31o_2)
                                         _066_ (net)
                  0.04    0.00    1.13 v _195_/B1 (sky130_fd_sc_hd__a21oi_2)
     1    0.00    0.07    0.08    1.21 ^ _195_/Y (sky130_fd_sc_hd__a21oi_2)
                                         _022_ (net)
                  0.07    0.00    1.21 ^ _235_/D (sky130_fd_sc_hd__dfxtp_2)
                                  1.21   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ _235_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.07   19.93   library setup time
                                 19.93   data required time
-----------------------------------------------------------------------------
                                 19.93   data required time
                                 -1.21   data arrival time
-----------------------------------------------------------------------------
                                 18.72   slack (MET)


Startpoint: _234_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _237_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _234_/CLK (sky130_fd_sc_hd__dfxtp_2)
     8    0.03    0.17    0.40    0.40 ^ _234_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_state[0] (net)
                  0.17    0.00    0.40 ^ _200_/A (sky130_fd_sc_hd__inv_2)
     1    0.00    0.03    0.03    0.43 v _200_/Y (sky130_fd_sc_hd__inv_2)
                                         _070_ (net)
                  0.03    0.00    0.43 v _201_/B2 (sky130_fd_sc_hd__o2bb2a_2)
     1    0.00    0.04    0.23    0.66 v _201_/X (sky130_fd_sc_hd__o2bb2a_2)
                                         _071_ (net)
                  0.04    0.00    0.66 v _202_/B (sky130_fd_sc_hd__or2_2)
     2    0.00    0.06    0.28    0.94 v _202_/X (sky130_fd_sc_hd__or2_2)
                                         _072_ (net)
                  0.06    0.00    0.94 v _203_/B1 (sky130_fd_sc_hd__o21a_2)
     1    0.00    0.03    0.11    1.05 v _203_/X (sky130_fd_sc_hd__o21a_2)
                                         _024_ (net)
                  0.03    0.00    1.05 v _237_/D (sky130_fd_sc_hd__dfxtp_2)
                                  1.05   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ _237_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.12   19.88   library setup time
                                 19.88   data required time
-----------------------------------------------------------------------------
                                 19.88   data required time
                                 -1.05   data arrival time
-----------------------------------------------------------------------------
                                 18.83   slack (MET)


Startpoint: _234_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _236_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _234_/CLK (sky130_fd_sc_hd__dfxtp_2)
     8    0.03    0.17    0.40    0.40 ^ _234_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_state[0] (net)
                  0.17    0.00    0.40 ^ _111_/B (sky130_fd_sc_hd__nor2_2)
     4    0.02    0.07    0.09    0.49 v _111_/Y (sky130_fd_sc_hd__nor2_2)
                                         _079_ (net)
                  0.07    0.00    0.49 v _198_/A2 (sky130_fd_sc_hd__o21a_2)
     2    0.00    0.04    0.20    0.69 v _198_/X (sky130_fd_sc_hd__o21a_2)
                                         _069_ (net)
                  0.04    0.00    0.69 v _199_/B1_N (sky130_fd_sc_hd__o21ba_2)
     1    0.00    0.03    0.21    0.90 ^ _199_/X (sky130_fd_sc_hd__o21ba_2)
                                         _023_ (net)
                  0.03    0.00    0.90 ^ _236_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.90   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ _236_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.06   19.94   library setup time
                                 19.94   data required time
-----------------------------------------------------------------------------
                                 19.94   data required time
                                 -0.90   data arrival time
-----------------------------------------------------------------------------
                                 19.04   slack (MET)


Startpoint: _232_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _233_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _232_/CLK (sky130_fd_sc_hd__dfxtp_2)
     4    0.01    0.04    0.31    0.31 v _232_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.QSPI_master.state_q[0] (net)
                  0.04    0.00    0.31 v _173_/A (sky130_fd_sc_hd__or2b_2)
     3    0.01    0.07    0.31    0.62 v _173_/X (sky130_fd_sc_hd__or2b_2)
                                         _050_ (net)
                  0.07    0.00    0.62 v _185_/B (sky130_fd_sc_hd__nand2_2)
     1    0.00    0.04    0.06    0.68 ^ _185_/Y (sky130_fd_sc_hd__nand2_2)
                                         _020_ (net)
                  0.04    0.00    0.68 ^ _233_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.68   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ _233_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.06   19.94   library setup time
                                 19.94   data required time
-----------------------------------------------------------------------------
                                 19.94   data required time
                                 -0.68   data arrival time
-----------------------------------------------------------------------------
                                 19.26   slack (MET)



worst slack corner Typical: 17.4386
max_report_end
checks_report

===========================================================================
report_checks -unconstrained
===========================================================================
======================= Typical Corner ===================================

Startpoint: _234_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _228_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ _234_/CLK (sky130_fd_sc_hd__dfxtp_2)
     8    0.03    0.17    0.40    0.40 ^ _234_/Q (sky130_fd_sc_hd__dfxtp_2)
                                         bus.UART.uart_core.tx_state[0] (net)
                  0.17    0.00    0.40 ^ _124_/A2 (sky130_fd_sc_hd__a21o_2)
     6    0.02    0.12    0.22    0.62 ^ _124_/X (sky130_fd_sc_hd__a21o_2)
                                         _090_ (net)
                  0.12    0.00    0.62 ^ _133_/D (sky130_fd_sc_hd__and4_2)
     6    0.02    0.14    0.31    0.93 ^ _133_/X (sky130_fd_sc_hd__and4_2)
                                         _096_ (net)
                  0.14    0.00    0.93 ^ _142_/D (sky130_fd_sc_hd__and4_2)
     6    0.02    0.14    0.32    1.25 ^ _142_/X (sky130_fd_sc_hd__and4_2)
                                         _029_ (net)
                  0.14    0.00    1.25 ^ _151_/D (sky130_fd_sc_hd__and4_2)
     6    0.02    0.14    0.32    1.57 ^ _151_/X (sky130_fd_sc_hd__and4_2)
                                         _035_ (net)
                  0.14    0.00    1.57 ^ _160_/D (sky130_fd_sc_hd__and4_2)
     1    0.00    0.05    0.23    1.79 ^ _160_/X (sky130_fd_sc_hd__and4_2)
                                         _041_ (net)
                  0.05    0.00    1.79 ^ _161_/A (sky130_fd_sc_hd__buf_1)
     6    0.02    0.28    0.25    2.04 ^ _161_/X (sky130_fd_sc_hd__buf_1)
                                         _042_ (net)
                  0.28    0.00    2.04 ^ _167_/C (sky130_fd_sc_hd__nand3_2)
     2    0.01    0.08    0.12    2.16 v _167_/Y (sky130_fd_sc_hd__nand3_2)
                                         _046_ (net)
                  0.08    0.00    2.16 v _168_/C (sky130_fd_sc_hd__and3_2)
     1    0.00    0.04    0.21    2.37 v _168_/X (sky130_fd_sc_hd__and3_2)
                                         _047_ (net)
                  0.04    0.00    2.37 v _169_/A (sky130_fd_sc_hd__buf_1)
     1    0.00    0.02    0.08    2.45 v _169_/X (sky130_fd_sc_hd__buf_1)
                                         _015_ (net)
                  0.02    0.00    2.45 v _228_/D (sky130_fd_sc_hd__dfxtp_2)
                                  2.45   data arrival time

                  0.00   20.00   20.00   clock clk (rise edge)
                          0.00   20.00   clock network delay (ideal)
                          0.00   20.00   clock reconvergence pessimism
                                 20.00 ^ _228_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.11   19.89   library setup time
                                 19.89   data required time
-----------------------------------------------------------------------------
                                 19.89   data required time
                                 -2.45   data arrival time
-----------------------------------------------------------------------------
                                 17.44   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= Typical Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= Typical Corner ===================================


max slew violations count Typical: 0
max fanout violations count Typical: 0
max cap violations count Typical: 0

===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 44 unannotated drivers.
 clk
 in[0]
 in[10]
 in[11]
 in[12]
 in[13]
 in[14]
 in[15]
 in[1]
 in[2]
 in[3]
 in[4]
 in[5]
 in[6]
 in[7]
 in[8]
 in[9]
 rx
 sda_io
 _242_/LO
 _243_/LO
 _244_/LO
 _245_/LO
 _246_/HI
 _247_/HI
 _248_/HI
 _249_/HI
 _250_/HI
 _251_/HI
 _252_/HI
 _253_/HI
 _254_/HI
 _255_/HI
 _256_/HI
 _257_/HI
 _258_/HI
 _259_/HI
 _260_/HI
 _261_/HI
 _262_/HI
 _263_/HI
 _264_/HI
 _265_/HI
 _266_/HI
Found 4 partially unannotated drivers.
 io[0]
 io[1]
 io[2]
 io[3]

===========================================================================
max slew violation count 0
max fanout violation count 0
max cap violation count 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 23 input ports missing set_input_delay.
  in[0]
  in[10]
  in[11]
  in[12]
  in[13]
  in[14]
  in[15]
  in[1]
  in[2]
  in[3]
  in[4]
  in[5]
  in[6]
  in[7]
  in[8]
  in[9]
  io[0]
  io[1]
  io[2]
  io[3]
  rst
  rx
  sda_io
Warning: There are 25 unconstrained endpoints.
  cs
  io[0]
  io[1]
  io[2]
  io[3]
  out[0]
  out[10]
  out[11]
  out[12]
  out[13]
  out[14]
  out[15]
  out[1]
  out[2]
  out[3]
  out[4]
  out[5]
  out[6]
  out[7]
  out[8]
  out[9]
  scl_io
  sclk
  sda_io
  tx
checks_report_end
power_report

===========================================================================
 report_power
============================================================================
======================= Typical Corner ===================================

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             6.48e-05   2.87e-06   2.46e-10   6.77e-05  88.1%
Combinational          6.22e-06   2.96e-06   4.37e-10   9.18e-06  11.9%
Clock                  0.00e+00   0.00e+00   1.36e-10   1.36e-10   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.10e-05   5.82e-06   8.18e-10   7.68e-05 100.0%
                          92.4%       7.6%       0.0%

power_report_end
skew_report

===========================================================================
report_clock_skew
============================================================================
Clock clk
   0.00 source latency _213_/CLK ^
   0.00 target latency _234_/CLK ^
   0.00 CRPR
--------------
   0.00 setup skew

skew_report_end
summary_report

===========================================================================
report_tns
============================================================================
tns 0.00

===========================================================================
report_wns
============================================================================
wns 0.00

===========================================================================
report_worst_slack -max (Setup)
============================================================================
worst slack 17.44

===========================================================================
report_worst_slack -min (Hold)
============================================================================
worst slack 0.42
summary_report_end
area_report

===========================================================================
report_design_area
============================================================================
Design area 1594 u^2 48% utilization.
area_report_end
[WARNING] Did not save OpenROAD database!
Writing SDF to '/openlane/designs/mcu/runs/RUN_2024.07.18_16.24.01/results/signoff/mcu.sdf'…
