srcscan starts
=============== Using vdb files for VHDL std libs ===========
INFO: VHDL library search path for library "std" is now "/tools/Xilinx/Vivado/2023.2/data/precomp_hsv/vhdl/std_2008" (VHDL-1505)
INFO: VHDL library search path for library "synopsys" is now "/tools/Xilinx/Vivado/2023.2/data/precomp_hsv/vhdl/synopsys_2008" (VHDL-1505)
INFO: VHDL library search path for library "ieee" is now "/tools/Xilinx/Vivado/2023.2/data/precomp_hsv/vhdl/ieee_2008" (VHDL-1505)
INFO: VHDL library search path for library "unimacro" is now "/tools/Xilinx/Vivado/2023.2/data/precomp_hsv/vhdl/unimacro_2008" (VHDL-1505)
INFO: VHDL library search path for library "unisim" is now "/tools/Xilinx/Vivado/2023.2/data/precomp_hsv/vhdl/unisim_2008" (VHDL-1505)
INFO: VHDL library search path for library "vl" is now "/tools/Xilinx/Vivado/2023.2/data/precomp_hsv/vhdl/vl_2008" (VHDL-1505)
INFO: VHDL library search path for library "xpm" is now "/tools/Xilinx/Vivado/2023.2/data/precomp_hsv/vhdl/xpm_2008" (VHDL-1505)
=============== Using precompiled files for SV std libs ===========
INFO: The Verilog library search path for library "std" is now "/tools/Xilinx/Vivado/2023.2/data/precomp_hsv/sv/std" (VERI-1509)
INFO: The Verilog library search path for library "uvm" is now "/tools/Xilinx/Vivado/2023.2/data/precomp_hsv/sv/uvm" (VERI-1509)
INFO: analyzing module dfadd_vivado_dma64_w64_compute (VERI-9002)
INFO: analyzing module dfadd_vivado_dma64_w64_dataflow_in_loop_bat (VERI-9002)
INFO: analyzing module dfadd_vivado_dma64_w64_dataflow_in_loop_cud (VERI-9002)
INFO: analyzing module dfadd_vivado_dma64_w64_dataflow_in_loop_cud_memcore_ram (VERI-9002)
INFO: analyzing module dfadd_vivado_dma64_w64_dataflow_in_loop_cud_memcore (VERI-9002)
INFO: analyzing module dfadd_vivado_dma64_w64_fifo_w32_d3_A_shiftReg (VERI-9002)
INFO: analyzing module dfadd_vivado_dma64_w64_fifo_w32_d3_A (VERI-9002)
INFO: analyzing module dfadd_vivado_dma64_w64_fifo_w64_d2_A_shiftReg (VERI-9002)
INFO: analyzing module dfadd_vivado_dma64_w64_fifo_w64_d2_A (VERI-9002)
INFO: analyzing module dfadd_vivado_dma64_w64_load36 (VERI-9002)
INFO: analyzing module dfadd_vivado_dma64_w64_p_ZL14addFloat64Sigsy (VERI-9002)
INFO: analyzing module dfadd_vivado_dma64_w64_p_ZL14subFloat64Sbkb_rom (VERI-9002)
INFO: analyzing module dfadd_vivado_dma64_w64_p_ZL14subFloat64Sbkb (VERI-9002)
INFO: analyzing module dfadd_vivado_dma64_w64_p_ZL14subFloat64Sigsy (VERI-9002)
INFO: analyzing module dfadd_vivado_dma64_w64_p_ZL19propagateFloat6 (VERI-9002)
INFO: analyzing module dfadd_vivado_dma64_w64_p_ZL19roundAndPackFlo (VERI-9002)
INFO: analyzing module dfadd_vivado_dma64_w64_store (VERI-9002)
INFO: analyzing module dfadd_vivado_dma64_w64_top (VERI-9002)
INFO: analyzing module regslice_both (VERI-9002)
INFO: analyzing module regslice_forward (VERI-9002)
INFO: analyzing module regslice_reverse (VERI-9002)
INFO: analyzing module regslice_both_w1 (VERI-9002)
INFO: analyzing module regslice_forward_w1 (VERI-9002)
INFO: analyzing module regslice_reverse_w1 (VERI-9002)
INFO: analyzing module ibuf (VERI-9002)
INFO: analyzing module obuf (VERI-9002)
INFO: analyzing module roundtrip_time_average (VERI-9002)
INFO: analyzing module roundtrip_time_monitor (VERI-9002)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socgen/esp/esp_global.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'esp_global'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/socs/profpga-xc7v2000t/socgen/esp/esp_global.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'esp_global'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/misc/stdlib/config_types.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'config_types'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/misc/stdlib/config_types.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'config_types'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/misc/stdlib/config.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'config'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/misc/stdlib/config.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'config'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/misc/stdlib/version.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'version'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/misc/stdlib/version.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'version'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/misc/stdlib/stdlib.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'stdlib'

INFO: analyzing package body 'stdlib'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/misc/stdlib/stdlib.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'stdlib'

INFO: analyzing package body 'stdlib'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/techmap/maps/gencomp.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'gencomp'

/home/montanaro/esp_experimental/rtl/techmap/maps/gencomp.vhd(882): INFO: The direction of input port <rstn> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/maps/gencomp.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'gencomp'

/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/maps/gencomp.vhd(882): INFO: The direction of input port <rstn> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/sld_devices.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'sld_devices'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/socs/profpga-xc7v2000t/socketgen/sld_devices.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'sld_devices'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/bus/amba.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'amba'

INFO: analyzing package body 'amba'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/sockets/bus/amba.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'amba'

INFO: analyzing package body 'amba'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/bus/devices.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'devices'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/sockets/bus/devices.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'devices'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/genacc.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'genacc'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/socs/profpga-xc7v2000t/socketgen/genacc.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'genacc'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/cores/leon3/coretypes.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'coretypes'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/cores/leon3/coretypes.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'coretypes'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_regmap.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'esp_acc_regmap'

INFO: analyzing package body 'esp_acc_regmap'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/sockets/proxy/esp_acc_regmap.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'esp_acc_regmap'

INFO: analyzing package body 'esp_acc_regmap'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/monitor/monitor_pkg.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'monitor_pkg'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/sockets/monitor/monitor_pkg.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'monitor_pkg'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/noc/nocpackage.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'nocpackage'

INFO: analyzing package body 'nocpackage'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/noc/nocpackage.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'nocpackage'

INFO: analyzing package body 'nocpackage'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/allcaches.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'allcaches'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/socs/profpga-xc7v2000t/socketgen/allcaches.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'allcaches'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/misc/misc.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'misc'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/misc/misc.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'misc'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/caches/cachepackage.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'cachepackage'

INFO: analyzing package body 'cachepackage'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/caches/cachepackage.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'cachepackage'

INFO: analyzing package body 'cachepackage'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/csr/esp_csr_pkg.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'esp_csr_pkg'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/sockets/csr/esp_csr_pkg.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'esp_csr_pkg'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/proxy/tile.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'tile'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/sockets/proxy/tile.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'tile'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/sldacc.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'sldacc'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/socs/profpga-xc7v2000t/socketgen/sldacc.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'sldacc'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socgen/grlib/grlib_config.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'grlib_config'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/socs/profpga-xc7v2000t/socgen/grlib/grlib_config.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'grlib_config'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/cores/leon3/leon3.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'leon3'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/cores/leon3/leon3.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'leon3'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socgen/esp/socmap.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'socmap'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/socs/profpga-xc7v2000t/socgen/esp/socmap.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'socmap'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/sources_1/new/dfadd_wrapper.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'dfadd_wrapper' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'dfadd_wrapper' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'unisim_syncram' (VHDL-1012)
INFO: analyzing architecture 'behav' of entity 'unisim_syncram' (VHDL-9006)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(76): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(76): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(76): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(76): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(76): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(86): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(86): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(87): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(87): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(88): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(88): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(88): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(88): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(89): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(89): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(90): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(90): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(91): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(91): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(91): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(91): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(91): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(91): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(97): WARNING: Positional port connection in entity/module instantiation <ramb16_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(98): WARNING: Positional port connection in entity/module instantiation <ramb16_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(98): WARNING: Positional port connection in entity/module instantiation <ramb16_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(98): WARNING: Positional port connection in entity/module instantiation <ramb16_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(99): WARNING: Positional port connection in entity/module instantiation <ramb16_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(99): WARNING: Positional port connection in entity/module instantiation <ramb16_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(100): WARNING: Positional port connection in entity/module instantiation <ramb16_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(100): WARNING: Positional port connection in entity/module instantiation <ramb16_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(100): WARNING: Positional port connection in entity/module instantiation <ramb16_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(106): WARNING: Positional port connection in entity/module instantiation <ramb16_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(107): WARNING: Positional port connection in entity/module instantiation <ramb16_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(107): WARNING: Positional port connection in entity/module instantiation <ramb16_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(107): WARNING: Positional port connection in entity/module instantiation <ramb16_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(108): WARNING: Positional port connection in entity/module instantiation <ramb16_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(108): WARNING: Positional port connection in entity/module instantiation <ramb16_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(109): WARNING: Positional port connection in entity/module instantiation <ramb16_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(109): WARNING: Positional port connection in entity/module instantiation <ramb16_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(109): WARNING: Positional port connection in entity/module instantiation <ramb16_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(115): WARNING: Positional port connection in entity/module instantiation <ramb16_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(116): WARNING: Positional port connection in entity/module instantiation <ramb16_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(116): WARNING: Positional port connection in entity/module instantiation <ramb16_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(116): WARNING: Positional port connection in entity/module instantiation <ramb16_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(117): WARNING: Positional port connection in entity/module instantiation <ramb16_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(117): WARNING: Positional port connection in entity/module instantiation <ramb16_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(118): WARNING: Positional port connection in entity/module instantiation <ramb16_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(118): WARNING: Positional port connection in entity/module instantiation <ramb16_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(118): WARNING: Positional port connection in entity/module instantiation <ramb16_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(124): WARNING: Positional port connection in entity/module instantiation <ramb16_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(124): WARNING: Positional port connection in entity/module instantiation <ramb16_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(125): WARNING: Positional port connection in entity/module instantiation <ramb16_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(125): WARNING: Positional port connection in entity/module instantiation <ramb16_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(125): WARNING: Positional port connection in entity/module instantiation <ramb16_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(125): WARNING: Positional port connection in entity/module instantiation <ramb16_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(125): WARNING: Positional port connection in entity/module instantiation <ramb16_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(131): WARNING: Positional port connection in entity/module instantiation <ramb16_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(131): WARNING: Positional port connection in entity/module instantiation <ramb16_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(132): WARNING: Positional port connection in entity/module instantiation <ramb16_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(132): WARNING: Positional port connection in entity/module instantiation <ramb16_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(132): WARNING: Positional port connection in entity/module instantiation <ramb16_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(132): WARNING: Positional port connection in entity/module instantiation <ramb16_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(132): WARNING: Positional port connection in entity/module instantiation <ramb16_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(138): WARNING: Positional port connection in entity/module instantiation <ramb16_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(138): WARNING: Positional port connection in entity/module instantiation <ramb16_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(139): WARNING: Positional port connection in entity/module instantiation <ramb16_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(139): WARNING: Positional port connection in entity/module instantiation <ramb16_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(139): WARNING: Positional port connection in entity/module instantiation <ramb16_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(139): WARNING: Positional port connection in entity/module instantiation <ramb16_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(139): WARNING: Positional port connection in entity/module instantiation <ramb16_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(146): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(146): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(146): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(146): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(146): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity 'unisim_syncram_dp' (VHDL-1012)
INFO: analyzing architecture 'behav' of entity 'unisim_syncram_dp' (VHDL-9006)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(229): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(229): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(230): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(230): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(231): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(231): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(231): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(231): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(232): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(232): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(233): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(233): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(234): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(234): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(234): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(234): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(234): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(234): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(246): WARNING: Positional port connection in entity/module instantiation <ramb16_s18_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(246): WARNING: Positional port connection in entity/module instantiation <ramb16_s18_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(247): WARNING: Positional port connection in entity/module instantiation <ramb16_s18_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(247): WARNING: Positional port connection in entity/module instantiation <ramb16_s18_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(248): WARNING: Positional port connection in entity/module instantiation <ramb16_s18_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(248): WARNING: Positional port connection in entity/module instantiation <ramb16_s18_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(248): WARNING: Positional port connection in entity/module instantiation <ramb16_s18_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(248): WARNING: Positional port connection in entity/module instantiation <ramb16_s18_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(249): WARNING: Positional port connection in entity/module instantiation <ramb16_s18_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(249): WARNING: Positional port connection in entity/module instantiation <ramb16_s18_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(250): WARNING: Positional port connection in entity/module instantiation <ramb16_s18_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(250): WARNING: Positional port connection in entity/module instantiation <ramb16_s18_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(252): WARNING: Positional port connection in entity/module instantiation <ramb16_s18_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(252): WARNING: Positional port connection in entity/module instantiation <ramb16_s18_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(252): WARNING: Positional port connection in entity/module instantiation <ramb16_s18_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(252): WARNING: Positional port connection in entity/module instantiation <ramb16_s18_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(252): WARNING: Positional port connection in entity/module instantiation <ramb16_s18_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(252): WARNING: Positional port connection in entity/module instantiation <ramb16_s18_s18> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(263): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(263): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(264): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(264): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(265): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(265): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(265): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(265): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(266): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(266): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(267): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(267): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(269): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(269): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(269): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(269): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(269): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(269): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(280): WARNING: Positional port connection in entity/module instantiation <ramb16_s4_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(280): WARNING: Positional port connection in entity/module instantiation <ramb16_s4_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(281): WARNING: Positional port connection in entity/module instantiation <ramb16_s4_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(281): WARNING: Positional port connection in entity/module instantiation <ramb16_s4_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(281): WARNING: Positional port connection in entity/module instantiation <ramb16_s4_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(281): WARNING: Positional port connection in entity/module instantiation <ramb16_s4_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(282): WARNING: Positional port connection in entity/module instantiation <ramb16_s4_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(282): WARNING: Positional port connection in entity/module instantiation <ramb16_s4_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(284): WARNING: Positional port connection in entity/module instantiation <ramb16_s4_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(284): WARNING: Positional port connection in entity/module instantiation <ramb16_s4_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(284): WARNING: Positional port connection in entity/module instantiation <ramb16_s4_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(284): WARNING: Positional port connection in entity/module instantiation <ramb16_s4_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(284): WARNING: Positional port connection in entity/module instantiation <ramb16_s4_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(284): WARNING: Positional port connection in entity/module instantiation <ramb16_s4_s4> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(295): WARNING: Positional port connection in entity/module instantiation <ramb16_s2_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(295): WARNING: Positional port connection in entity/module instantiation <ramb16_s2_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(296): WARNING: Positional port connection in entity/module instantiation <ramb16_s2_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(296): WARNING: Positional port connection in entity/module instantiation <ramb16_s2_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(296): WARNING: Positional port connection in entity/module instantiation <ramb16_s2_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(296): WARNING: Positional port connection in entity/module instantiation <ramb16_s2_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(297): WARNING: Positional port connection in entity/module instantiation <ramb16_s2_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(297): WARNING: Positional port connection in entity/module instantiation <ramb16_s2_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(299): WARNING: Positional port connection in entity/module instantiation <ramb16_s2_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(299): WARNING: Positional port connection in entity/module instantiation <ramb16_s2_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(299): WARNING: Positional port connection in entity/module instantiation <ramb16_s2_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(299): WARNING: Positional port connection in entity/module instantiation <ramb16_s2_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(299): WARNING: Positional port connection in entity/module instantiation <ramb16_s2_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(299): WARNING: Positional port connection in entity/module instantiation <ramb16_s2_s2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(310): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(310): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(311): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(311): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(311): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(311): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(312): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(312): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(314): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(314): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(314): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(314): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(314): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(314): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(330): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(330): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(331): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(331): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(331): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(331): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(332): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(332): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(333): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(333): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(333): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(333): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(333): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(333): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(411): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(411): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(412): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(412): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(412): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(412): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(413): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(413): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(415): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(415): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(415): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(415): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(415): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(415): WARNING: Positional port connection in entity/module instantiation <ramb16_s1_s1> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity 'unisim_syncram_2p' (VHDL-1012)
INFO: analyzing architecture 'behav' of entity 'unisim_syncram_2p' (VHDL-9006)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(505): WARNING: Positional port connection in entity/module instantiation <generic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(505): WARNING: Positional port connection in entity/module instantiation <generic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(505): WARNING: Positional port connection in entity/module instantiation <generic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(505): WARNING: Positional port connection in entity/module instantiation <generic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(505): WARNING: Positional port connection in entity/module instantiation <generic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(505): WARNING: Positional port connection in entity/module instantiation <generic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(505): WARNING: Positional port connection in entity/module instantiation <generic_syncram_2p> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(510): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(510): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(510): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(510): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(510): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(510): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(511): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(511): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(511): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(511): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(511): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(511): WARNING: Positional port connection in entity/module instantiation <unisim_syncram_dp> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity 'unisim_syncram64' (VHDL-1012)
INFO: analyzing architecture 'behav' of entity 'unisim_syncram64' (VHDL-9006)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(559): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(559): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(559): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(559): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(560): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(560): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(560): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(560): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(561): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(561): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(561): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(561): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(562): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(562): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(562): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(562): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(562): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(562): WARNING: Positional port connection in entity/module instantiation <ramb16_s36_s36> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(566): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(566): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(566): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(566): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(567): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(567): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(569): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(569): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(569): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(569): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(570): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(570): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity 'unisim_syncram128' (VHDL-1012)
INFO: analyzing architecture 'behav' of entity 'unisim_syncram128' (VHDL-9006)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(602): WARNING: Positional port connection in entity/module instantiation <unisim_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(602): WARNING: Positional port connection in entity/module instantiation <unisim_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(602): WARNING: Positional port connection in entity/module instantiation <unisim_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(602): WARNING: Positional port connection in entity/module instantiation <unisim_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(603): WARNING: Positional port connection in entity/module instantiation <unisim_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(603): WARNING: Positional port connection in entity/module instantiation <unisim_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(605): WARNING: Positional port connection in entity/module instantiation <unisim_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(605): WARNING: Positional port connection in entity/module instantiation <unisim_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(605): WARNING: Positional port connection in entity/module instantiation <unisim_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(605): WARNING: Positional port connection in entity/module instantiation <unisim_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(606): WARNING: Positional port connection in entity/module instantiation <unisim_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(606): WARNING: Positional port connection in entity/module instantiation <unisim_syncram64> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity 'unisim_syncram128bw' (VHDL-1012)
INFO: analyzing architecture 'behav' of entity 'unisim_syncram128bw' (VHDL-9006)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(652): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(652): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(652): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(652): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(653): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(653): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(653): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(653): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(654): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(654): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(654): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(654): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(655): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(655): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(655): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(655): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(655): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(655): WARNING: Positional port connection in entity/module instantiation <ramb16_s9_s9> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(661): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(661): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(661): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(662): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(662): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(662): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity 'unisim_syncram_be' (VHDL-1012)
INFO: analyzing architecture 'behav' of entity 'unisim_syncram_be' (VHDL-9006)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(927): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(927): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(927): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(927): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(927): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/allacc.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'allacc'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/socs/profpga-xc7v2000t/socketgen/allacc.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'allacc'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/acc_parallelism/parallel_acc_pkg.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'parallel_acc_pkg'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/sockets/acc_parallelism/parallel_acc_pkg.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'parallel_acc_pkg'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'adpcm_vivado_rtl' (VHDL-1012)
INFO: analyzing architecture 'mapping' of entity 'adpcm_vivado_rtl' (VHDL-9006)
INFO: analyzing entity 'aes256_rtl_rtl' (VHDL-1012)
INFO: analyzing architecture 'mapping' of entity 'aes256_rtl_rtl' (VHDL-9006)
INFO: analyzing entity 'aes_vivado_rtl' (VHDL-1012)
INFO: analyzing architecture 'mapping' of entity 'aes_vivado_rtl' (VHDL-9006)
INFO: analyzing entity 'blowfish_vivado_rtl' (VHDL-1012)
INFO: analyzing architecture 'mapping' of entity 'blowfish_vivado_rtl' (VHDL-9006)
INFO: analyzing entity 'dfadd_vivado_rtl' (VHDL-1012)
INFO: analyzing architecture 'mapping' of entity 'dfadd_vivado_rtl' (VHDL-9006)
INFO: analyzing entity 'dfdiv_vivado_rtl' (VHDL-1012)
INFO: analyzing architecture 'mapping' of entity 'dfdiv_vivado_rtl' (VHDL-9006)
INFO: analyzing entity 'dfmul_vivado_rtl' (VHDL-1012)
INFO: analyzing architecture 'mapping' of entity 'dfmul_vivado_rtl' (VHDL-9006)
INFO: analyzing entity 'dfsin_vivado_rtl' (VHDL-1012)
INFO: analyzing architecture 'mapping' of entity 'dfsin_vivado_rtl' (VHDL-9006)
INFO: analyzing entity 'generic_tb_rtl_rtl' (VHDL-1012)
INFO: analyzing architecture 'mapping' of entity 'generic_tb_rtl_rtl' (VHDL-9006)
INFO: analyzing entity 'gsm_vivado_rtl' (VHDL-1012)
INFO: analyzing architecture 'mapping' of entity 'gsm_vivado_rtl' (VHDL-9006)
INFO: analyzing entity 'mips_vivado_rtl' (VHDL-1012)
INFO: analyzing architecture 'mapping' of entity 'mips_vivado_rtl' (VHDL-9006)
INFO: analyzing entity 'motion_vivado_rtl' (VHDL-1012)
INFO: analyzing architecture 'mapping' of entity 'motion_vivado_rtl' (VHDL-9006)
INFO: analyzing entity 'sha3_rtl_rtl' (VHDL-1012)
INFO: analyzing architecture 'mapping' of entity 'sha3_rtl_rtl' (VHDL-9006)
INFO: analyzing entity 'sha_vivado_rtl' (VHDL-1012)
INFO: analyzing architecture 'mapping' of entity 'sha_vivado_rtl' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/techmap/maps/allclkgen.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'allclkgen'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/maps/allclkgen.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'allclkgen'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/techmap/maps/allmem.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'allmem'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/maps/allmem.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing package 'allmem'

-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/acc_parallelism/axis_fifo.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'axis_fifo' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'axis_fifo' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/acc_parallelism/dma_ctrl_mux.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'dma_ctrl_mux' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'dma_ctrl_mux' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/acc_parallelism/dma_multi_read.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'dma_multi_read' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'dma_multi_read' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/acc_parallelism/dma_multi_write.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'dma_multi_write' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'dma_multi_write' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'esp_acc_dma' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'esp_acc_dma' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_tlb.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'esp_acc_tlb' (VHDL-1012)
INFO: analyzing architecture 'tlb' of entity 'esp_acc_tlb' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/sockets/proxy/fixen_64to32.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'fixen_64to32' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'fixen_64to32' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/techmap/maps/grgates.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'grmux2' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'grmux2' (VHDL-9006)
INFO: analyzing entity 'grmux2v' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'grmux2v' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/techmap/maps/grgates.vhd(56): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/grgates.vhd(56): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/grgates.vhd(56): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/grgates.vhd(56): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
INFO: analyzing entity 'grdff' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'grdff' (VHDL-9006)
INFO: analyzing entity 'gror2' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'gror2' (VHDL-9006)
INFO: analyzing entity 'grand12' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'grand12' (VHDL-9006)
INFO: analyzing entity 'grnand2' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'grnand2' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/techmap/inferred/memory_inferred.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'generic_syncram' (VHDL-1012)
INFO: analyzing architecture 'behavioral' of entity 'generic_syncram' (VHDL-9006)
INFO: analyzing entity 'generic_syncram_reg' (VHDL-1012)
INFO: analyzing architecture 'behavioral' of entity 'generic_syncram_reg' (VHDL-9006)
INFO: analyzing entity 'generic_syncram_2p' (VHDL-1012)
INFO: analyzing architecture 'behav' of entity 'generic_syncram_2p' (VHDL-9006)
INFO: analyzing entity 'generic_syncram_2p_reg' (VHDL-1012)
INFO: analyzing architecture 'behav' of entity 'generic_syncram_2p_reg' (VHDL-9006)
INFO: analyzing entity 'generic_regfile_3p' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'generic_regfile_3p' (VHDL-9006)
INFO: analyzing entity 'generic_regfile_4p' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'generic_regfile_4p' (VHDL-9006)
-- Analyzing VHDL file "/home/montanaro/esp_experimental/rtl/techmap/maps/syncram.vhd" into library xil_defaultlib (VHDL-9003)
INFO: analyzing entity 'syncram' (VHDL-1012)
INFO: analyzing architecture 'rtl' of entity 'syncram' (VHDL-9006)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram.vhd(90): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram.vhd(90): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram.vhd(90): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram.vhd(90): WARNING: Positional port connection in entity/module instantiation <grmux2> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram.vhd(105): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram.vhd(105): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram.vhd(105): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram.vhd(105): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram.vhd(105): WARNING: Positional port connection in entity/module instantiation <generic_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram.vhd(110): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram.vhd(110): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram.vhd(110): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram.vhd(110): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram.vhd(110): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram.vhd(110): WARNING: Positional port connection in entity/module instantiation <unisim_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram.vhd(115): WARNING: Positional port connection in entity/module instantiation <gf12_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram.vhd(115): WARNING: Positional port connection in entity/module instantiation <gf12_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram.vhd(115): WARNING: Positional port connection in entity/module instantiation <gf12_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram.vhd(115): WARNING: Positional port connection in entity/module instantiation <gf12_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram.vhd(115): WARNING: Positional port connection in entity/module instantiation <gf12_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram.vhd(115): WARNING: Positional port connection in entity/module instantiation <gf12_syncram> increases the risk of design errors, affects readability, and makes your code less adaptable. Use of explicit formal/effective port connection is highly recommended instead. (VHDL-9020)
Listing tops:
VeriTop library:xil_defaultlib mod:regslice_both
VeriTop library:xil_defaultlib mod:regslice_reverse
VeriTop library:xil_defaultlib mod:regslice_both_w1
VeriTop library:xil_defaultlib mod:regslice_forward_w1
VeriTop library:xil_defaultlib mod:regslice_reverse_w1
VHDLTop: library:xil_defaultlib entity:dfadd_wrapper arch:
VHDLTop: library:xil_defaultlib entity:dfadd_wrapper arch:
VHDLTop: library:xil_defaultlib entity:unisim_syncram_2p arch:
VHDLTop: library:xil_defaultlib entity:unisim_syncram_2p arch:
VHDLTop: library:xil_defaultlib entity:unisim_syncram128 arch:
VHDLTop: library:xil_defaultlib entity:unisim_syncram128 arch:
VHDLTop: library:xil_defaultlib entity:unisim_syncram128bw arch:
VHDLTop: library:xil_defaultlib entity:unisim_syncram128bw arch:
VHDLTop: library:xil_defaultlib entity:unisim_syncram_be arch:
VHDLTop: library:xil_defaultlib entity:unisim_syncram_be arch:
VHDLTop: library:xil_defaultlib entity:adpcm_vivado_rtl arch:
VHDLTop: library:xil_defaultlib entity:adpcm_vivado_rtl arch:
VHDLTop: library:xil_defaultlib entity:aes256_rtl_rtl arch:
VHDLTop: library:xil_defaultlib entity:aes256_rtl_rtl arch:
VHDLTop: library:xil_defaultlib entity:aes_vivado_rtl arch:
VHDLTop: library:xil_defaultlib entity:aes_vivado_rtl arch:
VHDLTop: library:xil_defaultlib entity:blowfish_vivado_rtl arch:
VHDLTop: library:xil_defaultlib entity:blowfish_vivado_rtl arch:
VHDLTop: library:xil_defaultlib entity:dfdiv_vivado_rtl arch:
VHDLTop: library:xil_defaultlib entity:dfdiv_vivado_rtl arch:
VHDLTop: library:xil_defaultlib entity:dfmul_vivado_rtl arch:
VHDLTop: library:xil_defaultlib entity:dfmul_vivado_rtl arch:
VHDLTop: library:xil_defaultlib entity:dfsin_vivado_rtl arch:
VHDLTop: library:xil_defaultlib entity:dfsin_vivado_rtl arch:
VHDLTop: library:xil_defaultlib entity:generic_tb_rtl_rtl arch:
VHDLTop: library:xil_defaultlib entity:generic_tb_rtl_rtl arch:
VHDLTop: library:xil_defaultlib entity:gsm_vivado_rtl arch:
VHDLTop: library:xil_defaultlib entity:gsm_vivado_rtl arch:
VHDLTop: library:xil_defaultlib entity:mips_vivado_rtl arch:
VHDLTop: library:xil_defaultlib entity:mips_vivado_rtl arch:
VHDLTop: library:xil_defaultlib entity:motion_vivado_rtl arch:
VHDLTop: library:xil_defaultlib entity:motion_vivado_rtl arch:
VHDLTop: library:xil_defaultlib entity:sha3_rtl_rtl arch:
VHDLTop: library:xil_defaultlib entity:sha3_rtl_rtl arch:
VHDLTop: library:xil_defaultlib entity:sha_vivado_rtl arch:
VHDLTop: library:xil_defaultlib entity:sha_vivado_rtl arch:
VHDLTop: library:xil_defaultlib entity:grmux2v arch:
VHDLTop: library:xil_defaultlib entity:grmux2v arch:
VHDLTop: library:xil_defaultlib entity:grdff arch:
VHDLTop: library:xil_defaultlib entity:grdff arch:
VHDLTop: library:xil_defaultlib entity:gror2 arch:
VHDLTop: library:xil_defaultlib entity:gror2 arch:
VHDLTop: library:xil_defaultlib entity:grand12 arch:
VHDLTop: library:xil_defaultlib entity:grand12 arch:
VHDLTop: library:xil_defaultlib entity:grnand2 arch:
VHDLTop: library:xil_defaultlib entity:grnand2 arch:
VHDLTop: library:xil_defaultlib entity:generic_syncram_reg arch:
VHDLTop: library:xil_defaultlib entity:generic_syncram_reg arch:
VHDLTop: library:xil_defaultlib entity:generic_syncram_2p_reg arch:
VHDLTop: library:xil_defaultlib entity:generic_syncram_2p_reg arch:
VHDLTop: library:xil_defaultlib entity:generic_regfile_3p arch:
VHDLTop: library:xil_defaultlib entity:generic_regfile_3p arch:
VHDLTop: library:xil_defaultlib entity:generic_regfile_4p arch:
VHDLTop: library:xil_defaultlib entity:generic_regfile_4p arch:
END of tops
/home/montanaro/esp_experimental/tech/virtex7/acc/sha_vivado/sha_vivado_dma64_w8/regslice_core.v(8): INFO: compiling module 'regslice_both_default' (VERI-1018)
/home/montanaro/esp_experimental/tech/virtex7/acc/sha_vivado/sha_vivado_dma64_w8/regslice_core.v(142): INFO: compiling module 'regslice_reverse_default' (VERI-1018)
/home/montanaro/esp_experimental/tech/virtex7/acc/sha_vivado/sha_vivado_dma64_w8/regslice_core.v(190): INFO: compiling module 'regslice_both_w1_default' (VERI-1018)
/home/montanaro/esp_experimental/tech/virtex7/acc/sha_vivado/sha_vivado_dma64_w8/regslice_core.v(274): INFO: compiling module 'regslice_forward_w1_default' (VERI-1018)
/home/montanaro/esp_experimental/tech/virtex7/acc/sha_vivado/sha_vivado_dma64_w8/regslice_core.v(323): INFO: compiling module 'regslice_reverse_w1_default' (VERI-1018)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socgen/esp/socmap.vhd(30): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socgen/esp/socmap.vhd(31): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socgen/esp/socmap.vhd(298): ERROR: value 0 is out of target constraint range 1 to 5 (VHDL-1291)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/sources_1/new/dfadd_wrapper.vhd(39): INFO: processing 'dfadd_wrapper_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1345): INFO: processing '\dfadd_vivado_rtl(hls_conf=5,n_cores=1,log2_n_cores=1)\(mapping)' (VHDL-1067)
INFO: The direction of input port <\out_word_V_din\> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <\out_word_V_full_n\> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <\out_word_V_write\> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <\in1_word_V_dout\> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <\in1_word_V_empty_n\> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <\in1_word_V_read\> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <conf_info_dfadd_out> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <conf_info_dfadd_in> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <conf_info_dfadd_n> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <load_ctrl> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <store_ctrl> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <ap_clk> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <ap_rst> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <load_ctrl_ap_vld> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <load_ctrl_ap_ack> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <store_ctrl_ap_vld> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <store_ctrl_ap_ack> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <ap_start> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <ap_done> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <ap_ready> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <ap_idle> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1435): INFO: switching to Verilog mode to elaborate module 'dfadd_vivado_dma64_w64_top' (VHDL-1399)
/home/montanaro/esp_experimental/tech/virtex7/acc/dfadd_vivado/dfadd_vivado_dma64_w64/dfadd_vivado_dma64_w64_top.v(12): INFO: compiling module 'dfadd_vivado_dma64_w64_top' (VERI-1018)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1435): INFO: returning to VHDL mode to continue with elaboration (VHDL-1400)
/home/montanaro/esp_experimental/rtl/sockets/acc_parallelism/dma_ctrl_mux.vhd(8): INFO: processing '\dma_ctrl_mux(n_cores=1)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/sockets/acc_parallelism/axis_fifo.vhd(4): INFO: processing '\axis_fifo(depth=4,log2_depth=2,width=96)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/sockets/acc_parallelism/dma_multi_read.vhd(8): INFO: processing '\dma_multi_read(n_cores=1)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/sockets/acc_parallelism/axis_fifo.vhd(4): INFO: processing '\axis_fifo(depth=4,log2_depth=2,width=64)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/sockets/acc_parallelism/dma_multi_write.vhd(8): INFO: processing '\dma_multi_write(n_cores=1)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_dma.vhd(50): INFO: processing '\esp_acc_dma(tech=1,mem_info=(("001","000",2048,4094),("000","000",0,4095)),revision=0,devid=771,available_reg_mask="1111111101111110111000000000000000000000000000000000000000000000",rdonly_reg_mask="0101000100010000000000000000000000000000000000000000000000000000",exp_registers=0,scatter_gather=1,tlb_entries=4)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/sockets/proxy/esp_acc_tlb.vhd(63): INFO: processing '\esp_acc_tlb(tech=1,tlb_entries=4)\(tlb)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/maps/syncram.vhd(35): INFO: processing '\syncram(tech=1,abits=2,dbits=32)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(42): INFO: processing '\unisim_syncram(abits=2)\(behav)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/inferred/memory_inferred.vhd(31): INFO: processing '\generic_syncram(abits=2,dbits=32)\(behavioral)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/sockets/proxy/fixen_64to32.vhd(45): INFO: processing 'fixen_64to32_default(rtl)' (VHDL-1067)
INFO: The direction of input port <clk_i> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <rstn_i> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <acc_req_valid_i> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <mem_data_valid_i> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <batch_length_i> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
INFO: The direction of input port <mon_acc_roundtrip_time> is not explicitly declared. This is valid but affects code readability (VHDL-9018)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/sources_1/new/dfadd_wrapper.vhd(340): INFO: switching to Verilog mode to elaborate module 'roundtrip_time_monitor' (VHDL-1399)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/sockets/monitor/roundtrip_monitor/roundtrip_time_monitor.sv(15): INFO: compiling module 'roundtrip_time_monitor(DATA_WIDTH=16,LOG2_N_CORES=1)' (VERI-1018)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/sources_1/new/dfadd_wrapper.vhd(340): INFO: returning to VHDL mode to continue with elaboration (VHDL-1400)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(443): INFO: processing 'unisim_syncram_2p_default(behav)' (VHDL-1067)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(176): INFO: processing '\unisim_syncram_dp(abits=6,dbits=8)\(behav)' (VHDL-1067)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(577): INFO: processing 'unisim_syncram128_default(behav)' (VHDL-1067)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(522): INFO: processing 'unisim_syncram64_default(behav)' (VHDL-1067)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(42): INFO: processing 'unisim_syncram_default(behav)' (VHDL-1067)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(614): INFO: processing 'unisim_syncram128bw_default(behav)' (VHDL-1067)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(678): INFO: processing 'unisim_syncram_be_default(behav)' (VHDL-1067)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/vivado/esp-profpga-xc7v2000t.srcs/dfadd_wrapper/imports/esp_experimental/rtl/techmap/unisim/memory_unisim.vhd(990): WARNING: 'unisim_sram_b_9abits' remains a black box since it has no binding entity (VHDL-1250)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(19): ERROR: formal generic 'hls_conf' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(20): ERROR: formal generic 'n_cores' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(21): ERROR: formal generic 'log2_n_cores' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(16): INFO: processing 'adpcm_vivado_rtl_default(mapping)' (VHDL-1067)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(103): ERROR: generate condition is not constant (VHDL-1089)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(347): ERROR: formal generic 'hls_conf' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(344): INFO: processing 'aes256_rtl_rtl_default(mapping)' (VHDL-1067)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(398): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(403): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(404): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(405): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(406): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(410): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(414): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(415): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(416): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(418): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(419): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(420): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(422): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(423): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(424): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(426): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(427): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(428): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(433): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(434): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(439): ERROR: generate condition is not constant (VHDL-1089)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(692): ERROR: formal generic 'hls_conf' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(689): INFO: processing 'aes_vivado_rtl_default(mapping)' (VHDL-1067)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(735): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(740): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(741): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(742): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(743): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(747): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(751): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(752): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(753): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(755): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(756): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(757): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(759): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(760): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(761): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(763): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(764): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(765): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(770): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(771): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(776): ERROR: generate condition is not constant (VHDL-1089)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1021): ERROR: formal generic 'hls_conf' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1018): INFO: processing 'blowfish_vivado_rtl_default(mapping)' (VHDL-1067)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1063): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1068): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1069): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1070): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1071): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1075): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1079): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1080): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1081): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1083): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1084): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1085): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1087): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1088): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1089): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1091): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1092): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1093): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1098): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1099): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1104): ERROR: generate condition is not constant (VHDL-1089)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1678): ERROR: formal generic 'hls_conf' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1675): INFO: processing 'dfdiv_vivado_rtl_default(mapping)' (VHDL-1067)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1721): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1726): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1727): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1728): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1729): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1733): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1737): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1738): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1739): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1741): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1742): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1743): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1745): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1746): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1747): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1749): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1750): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1751): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1756): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1757): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(1762): ERROR: generate condition is not constant (VHDL-1089)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2007): ERROR: formal generic 'hls_conf' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2004): INFO: processing 'dfmul_vivado_rtl_default(mapping)' (VHDL-1067)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2050): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2055): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2056): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2057): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2058): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2062): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2066): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2067): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2068): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2070): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2071): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2072): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2074): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2075): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2076): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2078): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2079): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2080): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2085): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2086): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2091): ERROR: generate condition is not constant (VHDL-1089)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2336): ERROR: formal generic 'hls_conf' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2333): INFO: processing 'dfsin_vivado_rtl_default(mapping)' (VHDL-1067)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2379): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2384): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2385): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2386): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2387): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2391): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2395): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2396): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2397): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2399): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2400): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2401): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2403): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2404): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2405): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2407): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2408): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2409): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2414): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2415): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2420): ERROR: generate condition is not constant (VHDL-1089)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2665): ERROR: formal generic 'hls_conf' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2662): INFO: processing 'generic_tb_rtl_rtl_default(mapping)' (VHDL-1067)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2708): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2713): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2714): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2715): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2716): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2720): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2724): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2725): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2726): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2728): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2729): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2730): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2732): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2733): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2734): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2736): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2737): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2738): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2743): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2744): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2749): ERROR: generate condition is not constant (VHDL-1089)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2994): ERROR: formal generic 'hls_conf' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(2991): INFO: processing 'gsm_vivado_rtl_default(mapping)' (VHDL-1067)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3037): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3042): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3043): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3044): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3045): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3049): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3053): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3054): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3055): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3057): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3058): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3059): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3061): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3062): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3063): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3065): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3066): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3067): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3072): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3073): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3078): ERROR: generate condition is not constant (VHDL-1089)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3323): ERROR: formal generic 'hls_conf' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3320): INFO: processing 'mips_vivado_rtl_default(mapping)' (VHDL-1067)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3366): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3371): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3372): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3373): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3374): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3378): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3382): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3383): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3384): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3386): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3387): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3388): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3390): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3391): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3392): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3394): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3395): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3396): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3401): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3402): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3407): ERROR: generate condition is not constant (VHDL-1089)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3652): ERROR: formal generic 'hls_conf' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3649): INFO: processing 'motion_vivado_rtl_default(mapping)' (VHDL-1067)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3696): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3701): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3702): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3703): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3704): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3708): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3712): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3713): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3714): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3716): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3717): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3718): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3720): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3721): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3722): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3724): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3725): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3726): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3731): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3732): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3737): ERROR: generate condition is not constant (VHDL-1089)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3983): ERROR: formal generic 'hls_conf' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(3980): INFO: processing 'sha3_rtl_rtl_default(mapping)' (VHDL-1067)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4026): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4031): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4032): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4033): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4034): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4038): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4042): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4043): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4044): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4046): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4047): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4048): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4050): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4051): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4052): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4054): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4055): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4056): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4061): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4062): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4067): ERROR: generate condition is not constant (VHDL-1089)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4312): ERROR: formal generic 'hls_conf' has no actual or default value (VHDL-1769)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4309): INFO: processing 'sha_vivado_rtl_default(mapping)' (VHDL-1067)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4356): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4361): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4362): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4363): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4364): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4368): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4372): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4373): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4374): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4376): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4377): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4378): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4380): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4381): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4382): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4384): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4385): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4386): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4391): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4392): WARNING: range is empty (null range) (VHDL-1200)
/home/montanaro/esp_experimental/socs/profpga-xc7v2000t/socketgen/accelerators.vhd(4397): ERROR: generate condition is not constant (VHDL-1089)
/home/montanaro/esp_experimental/rtl/techmap/maps/grgates.vhd(45): INFO: processing 'grmux2v_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/maps/grgates.vhd(31): INFO: processing '\grmux2(tech=0)\(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/maps/grgates.vhd(65): INFO: processing 'grdff_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/maps/grgates.vhd(82): INFO: processing 'gror2_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/maps/grgates.vhd(97): INFO: processing 'grand12_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/maps/grgates.vhd(112): INFO: processing 'grnand2_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/inferred/memory_inferred.vhd(69): INFO: processing 'generic_syncram_reg_default(behavioral)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/inferred/memory_inferred.vhd(162): INFO: processing 'generic_syncram_2p_reg_default(behav)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/inferred/memory_inferred.vhd(215): INFO: processing 'generic_regfile_3p_default(rtl)' (VHDL-1067)
/home/montanaro/esp_experimental/rtl/techmap/inferred/memory_inferred.vhd(315): INFO: processing 'generic_regfile_4p_default(rtl)' (VHDL-1067)
ModName: dfadd_vivado_dma64_w64_dataflow_in_loop_cud(AddressRange=2)
ModName: dfadd_vivado_dma64_w64_p_ZL14subFloat64Sbkb(DataWidth=4,AddressRange=256,AddressWidth=8)
ModName: ibuf(W=2)
ModName: ibuf(W=33)
ModName: obuf(W=2)
ModName: obuf(W=33)
ModName: obuf(W=97)
ModName: regslice_forward(DataWidth=96)
ModName: roundtrip_time_monitor(DATA_WIDTH=16,LOG2_N_CORES=1)
BaseName dfadd_vivado_dma64_w64_dataflow_in_loop_cud has 1 entries
BaseName dfadd_vivado_dma64_w64_p_ZL14subFloat64Sbkb has 1 entries
BaseName ibuf has 2 entries
BaseName obuf has 3 entries
BaseName regslice_forward has 1 entries
BaseName roundtrip_time_monitor has 1 entries
srcscan exits with return value 0
