Starting process: Module

Starting process: 

SCUBA, Version Diamond (64-bit) 3.11.0.396.4
Fri Aug 14 13:53:40 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:\lscc\diamond\3.11_x64\ispfpga\bin\nt64\scuba.exe -w -n Stable_Data -lang verilog -synth lse -bus_exp 7 -bb -arch xo3c00f -type iol -mode out -io_type LVCMOS25 -width 1 -freq_in 166 -clk sclk -aligned -gear 0 
    Circuit name     : Stable_Data
    Module type      : iol
    Module Version   : 5.8
    Ports            : 
	Inputs       : clk, reset, d[0:0]
	Outputs      : clkout, sclk, dout[0:0]
    I/O buffer       : not inserted
    EDIF output      : Stable_Data.edn
    Verilog output   : Stable_Data.v
    Verilog template : Stable_Data_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : Stable_Data.srp
    Estimated Resource Usage:

END   SCUBA Module Synthesis

File: Stable_Data.lpc created.


End process: completed successfully.


Total Warnings:  0

Total Errors:  0


