============================================================
   Tang Dynasty, V5.6.119222
      Copyright (c) 2012-2024 Anlogic Inc.
   Executable = D:/Anlogic/TD_5.6.5_Release_119.222/bin/td.exe
   Built at =   17:28:21 May 30 2024
   Run by =     zhangzzp
   Run Date =   Wed Oct 23 17:25:25 2024

   Run on =     LAPTOP-0TAVQITN
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj -phy"
RUN-6001 WARNING: File ../../al_ip/ip_pll.v already exists in IP ../../al_ip/ip_pll.ipc, it will be removed from project.
RUN-6001 WARNING: File ../../al_ip/ramfifo.v already exists in IP ../../al_ip/ramfifo.ipc, it will be removed from project.
RUN-6001 WARNING: File ../../al_ip/sdram.v already exists in IP ../../al_ip/sdram.ipc, it will be removed from project.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.119222.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.119222 , DB_VERSION=46146
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Anlogic/TD_5.6.5_Release_119.222/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    new     |       new        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (189 clock/control pins, 3 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_reader/clk is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net Sdram_Control_4Port/CTRL_CLK is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "Sdram_Control_4Port/read_fifo1/dcfifo_component/clk" drives clk pins.
SYN-4024 : Net "Sdram_Control_4Port/write_fifo1/dcfifo_component/clk" drives clk pins.
SYN-4024 : Net "cam_pclk_dup_1" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_camera_reader/wrreq" drives clk pins.
SYN-4024 : Net "u_camera_reader/wrclk1" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/read_fifo1/dcfifo_component/clk as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/write_fifo1/dcfifo_component/clk as clock net
SYN-4025 : Tag rtl::Net cam_pclk_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_camera_reader/clk as clock net
SYN-4025 : Tag rtl::Net u_camera_reader/wrclk1 as clock net
SYN-4025 : Tag rtl::Net u_camera_reader/wrreq as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 13 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net Sdram_Control_4Port/read_fifo1/dcfifo_component/clk to drive 102 clock pins.
SYN-4015 : Create BUFG instance for clk Net Sdram_Control_4Port/write_fifo1/dcfifo_component/clk to drive 102 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 20 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_reader/wrreq to drive 16 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_reader/wrclk1 to drive 1 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 1773 instances
RUN-0007 : 996 luts, 535 seqs, 81 mslices, 46 lslices, 100 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1946 nets
RUN-1001 : 1305 nets have 2 pins
RUN-1001 : 454 nets have [3 - 5] pins
RUN-1001 : 113 nets have [6 - 10] pins
RUN-1001 : 39 nets have [11 - 20] pins
RUN-1001 : 25 nets have [21 - 99] pins
RUN-1001 : 10 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     65      
RUN-1001 :   No   |  No   |  Yes  |     356     
RUN-1001 :   No   |  Yes  |  No   |     20      
RUN-1001 :   Yes  |  No   |  No   |     24      
RUN-1001 :   Yes  |  No   |  Yes  |     46      
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    9    |  10   |     3      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 22
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1770 instances, 996 luts, 535 seqs, 127 slices, 25 macros(127 instances: 81 mslices 46 lslices)
PHY-0007 : Cell area utilization is 6%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 432093
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1770.
PHY-3001 : End clustering;  0.000106s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 6%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 321909, overlap = 13.5
PHY-3002 : Step(2): len = 287574, overlap = 13.5
PHY-3002 : Step(3): len = 189351, overlap = 13.5
PHY-3002 : Step(4): len = 187435, overlap = 13.5
PHY-3002 : Step(5): len = 150155, overlap = 13.5
PHY-3002 : Step(6): len = 136338, overlap = 14.1875
PHY-3002 : Step(7): len = 130294, overlap = 9.625
PHY-3002 : Step(8): len = 123179, overlap = 10.125
PHY-3002 : Step(9): len = 107982, overlap = 11
PHY-3002 : Step(10): len = 100674, overlap = 15.625
PHY-3002 : Step(11): len = 93584, overlap = 17
PHY-3002 : Step(12): len = 86654, overlap = 18.625
PHY-3002 : Step(13): len = 82328.2, overlap = 20.25
PHY-3002 : Step(14): len = 79177.3, overlap = 21.0625
PHY-3002 : Step(15): len = 76105, overlap = 21.9062
PHY-3002 : Step(16): len = 72368.3, overlap = 23.125
PHY-3002 : Step(17): len = 70659.5, overlap = 24.3438
PHY-3002 : Step(18): len = 67257.9, overlap = 24.75
PHY-3002 : Step(19): len = 65469.7, overlap = 25.3125
PHY-3002 : Step(20): len = 64166.6, overlap = 25.8125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.17279e-05
PHY-3002 : Step(21): len = 65131.5, overlap = 25.875
PHY-3002 : Step(22): len = 65035.9, overlap = 26.25
PHY-3002 : Step(23): len = 64882, overlap = 26.6562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000103456
PHY-3002 : Step(24): len = 64849.3, overlap = 26.6562
PHY-3002 : Step(25): len = 64779.7, overlap = 26.9375
PHY-3002 : Step(26): len = 68395.5, overlap = 27.2812
PHY-3002 : Step(27): len = 68460.5, overlap = 27.2188
PHY-3002 : Step(28): len = 68075.7, overlap = 27.4062
PHY-3002 : Step(29): len = 67997.3, overlap = 27.5625
PHY-3002 : Step(30): len = 68030.2, overlap = 27.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000206911
PHY-3002 : Step(31): len = 68684.9, overlap = 27.9375
PHY-3002 : Step(32): len = 68766.2, overlap = 28.1875
PHY-3002 : Step(33): len = 68768.6, overlap = 28.375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000413823
PHY-3002 : Step(34): len = 68768.8, overlap = 28.375
PHY-3002 : Step(35): len = 68803.9, overlap = 28.5938
PHY-3001 : Before Legalized: Len = 68803.9
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011412s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (136.9%)

PHY-3001 : After Legalized: Len = 83693.9, Over = 15.0938
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 8%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.70621e-05
PHY-3002 : Step(36): len = 80167.2, overlap = 29.125
PHY-3002 : Step(37): len = 80674.3, overlap = 28.5625
PHY-3002 : Step(38): len = 75347.4, overlap = 28.4062
PHY-3002 : Step(39): len = 75771.8, overlap = 28.0312
PHY-3002 : Step(40): len = 73982.8, overlap = 26.4062
PHY-3002 : Step(41): len = 71208.9, overlap = 28.4688
PHY-3002 : Step(42): len = 70548, overlap = 27.375
PHY-3002 : Step(43): len = 70525, overlap = 26.125
PHY-3002 : Step(44): len = 66572.8, overlap = 24.5
PHY-3002 : Step(45): len = 66192.9, overlap = 24.0938
PHY-3002 : Step(46): len = 65929.7, overlap = 21.8438
PHY-3002 : Step(47): len = 64749.5, overlap = 21.4688
PHY-3002 : Step(48): len = 64052.6, overlap = 22.0938
PHY-3002 : Step(49): len = 64653.6, overlap = 24.4688
PHY-3002 : Step(50): len = 64194.7, overlap = 32.75
PHY-3002 : Step(51): len = 63595.9, overlap = 37.25
PHY-3002 : Step(52): len = 60840.9, overlap = 31.4688
PHY-3002 : Step(53): len = 60084.8, overlap = 28.9375
PHY-3002 : Step(54): len = 58252.3, overlap = 29.0938
PHY-3002 : Step(55): len = 57696.3, overlap = 28.125
PHY-3002 : Step(56): len = 56703.7, overlap = 32.1562
PHY-3002 : Step(57): len = 55083.4, overlap = 29
PHY-3002 : Step(58): len = 54577.5, overlap = 29.875
PHY-3002 : Step(59): len = 54517.8, overlap = 27.625
PHY-3002 : Step(60): len = 54217.8, overlap = 29.0938
PHY-3002 : Step(61): len = 53370.5, overlap = 29.3125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.41242e-05
PHY-3002 : Step(62): len = 52946.5, overlap = 29.1562
PHY-3002 : Step(63): len = 52946.5, overlap = 29.1562
PHY-3002 : Step(64): len = 52617.6, overlap = 29.0625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000188248
PHY-3002 : Step(65): len = 53088.6, overlap = 28.1562
PHY-3002 : Step(66): len = 53088.6, overlap = 28.1562
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 8%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.45451e-05
PHY-3002 : Step(67): len = 53701.2, overlap = 72.0938
PHY-3002 : Step(68): len = 53973.2, overlap = 71.4062
PHY-3002 : Step(69): len = 55419.5, overlap = 65.5938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.90902e-05
PHY-3002 : Step(70): len = 55367.2, overlap = 61.5625
PHY-3002 : Step(71): len = 55634.8, overlap = 58.375
PHY-3002 : Step(72): len = 56917.9, overlap = 54.4062
PHY-3002 : Step(73): len = 57307.1, overlap = 52.0625
PHY-3002 : Step(74): len = 57037.8, overlap = 52.4062
PHY-3002 : Step(75): len = 57150.8, overlap = 52
PHY-3002 : Step(76): len = 56989, overlap = 49.0312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.81805e-05
PHY-3002 : Step(77): len = 56988.8, overlap = 48.0625
PHY-3002 : Step(78): len = 57401.4, overlap = 47.25
PHY-3002 : Step(79): len = 57401.4, overlap = 47.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000116361
PHY-3002 : Step(80): len = 58197.2, overlap = 38.9375
PHY-3002 : Step(81): len = 58388.6, overlap = 38.4375
PHY-3002 : Step(82): len = 58829.3, overlap = 35.4062
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000232722
PHY-3002 : Step(83): len = 59023.2, overlap = 32.4062
PHY-3002 : Step(84): len = 59169.7, overlap = 31.6875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000433782
PHY-3002 : Step(85): len = 59415.9, overlap = 32.0938
PHY-3002 : Step(86): len = 59505.5, overlap = 31.1562
PHY-3002 : Step(87): len = 59564.7, overlap = 30.6875
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000867564
PHY-3002 : Step(88): len = 59793.4, overlap = 31.5
PHY-3002 : Step(89): len = 59926.3, overlap = 30.9375
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00153301
PHY-3002 : Step(90): len = 60138.1, overlap = 30.3438
PHY-3002 : Step(91): len = 60183.9, overlap = 30.6875
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 83.06 peak overflow 3.72
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1946.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 67480, over cnt = 178(0%), over = 570, worst = 14
PHY-1001 : End global iterations;  0.273384s wall, 0.156250s user + 0.109375s system = 0.265625s CPU (97.2%)

PHY-1001 : Congestion index: top1 = 30.32, top5 = 19.58, top10 = 14.09, top15 = 10.89.
PHY-1001 : End incremental global routing;  0.419579s wall, 0.156250s user + 0.109375s system = 0.265625s CPU (63.3%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 7819, tnet num: 1943, tinst num: 1770, tnode num: 9484, tedge num: 12081.
TMR-2508 : Levelizing timing graph completed, there are 33 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.051962s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (32.7%)

RUN-1004 : used memory is 172 MB, reserved memory is 149 MB, peak memory is 172 MB
OPT-1001 : End timing update;  1.057854s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (32.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.530926s wall, 0.500000s user + 0.109375s system = 0.609375s CPU (39.8%)

OPT-1001 : Current memory(MB): used = 172, reserve = 149, peak = 172.
OPT-1001 : End physical optimization;  1.567711s wall, 0.578125s user + 0.125000s system = 0.703125s CPU (44.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 996 LUT to BLE ...
SYN-4008 : Packed 996 LUT and 351 SEQ to BLE.
SYN-4003 : Packing 184 remaining SEQ's ...
SYN-4005 : Packed 128 SEQ with LUT/SLICE
SYN-4006 : 535 single LUT's are left
SYN-4006 : 56 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 1052/1294 primitive instances ...
PHY-3001 : End packing;  0.134049s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (35.0%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 833 instances
RUN-1001 : 359 mslices, 359 lslices, 100 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1630 nets
RUN-1001 : 937 nets have 2 pins
RUN-1001 : 483 nets have [3 - 5] pins
RUN-1001 : 134 nets have [6 - 10] pins
RUN-1001 : 40 nets have [11 - 20] pins
RUN-1001 : 27 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
PHY-3001 : design contains 830 instances, 718 slices, 25 macros(127 instances: 81 mslices 46 lslices)
PHY-3001 : Cell area utilization is 9%
PHY-3001 : After packing: Len = 60626.4, Over = 44.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.55501e-05
PHY-3002 : Step(92): len = 59095.9, overlap = 42.75
PHY-3002 : Step(93): len = 58674.2, overlap = 45.25
PHY-3002 : Step(94): len = 58486.6, overlap = 48.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.11002e-05
PHY-3002 : Step(95): len = 59482.2, overlap = 43.25
PHY-3002 : Step(96): len = 59717.2, overlap = 43.5
PHY-3002 : Step(97): len = 60065.7, overlap = 41.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0001422
PHY-3002 : Step(98): len = 60951.3, overlap = 39.5
PHY-3002 : Step(99): len = 60951.3, overlap = 39.5
PHY-3001 : Before Legalized: Len = 60951.3
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.546182s wall, 0.046875s user + 0.031250s system = 0.078125s CPU (14.3%)

PHY-3001 : After Legalized: Len = 75139.5, Over = 0
PHY-3001 : Trial Legalized: Len = 75139.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 9%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000411126
PHY-3002 : Step(100): len = 70170.4, overlap = 8.75
PHY-3002 : Step(101): len = 67323.9, overlap = 15.5
PHY-3002 : Step(102): len = 65423.2, overlap = 21
PHY-3002 : Step(103): len = 64474.1, overlap = 23.5
PHY-3002 : Step(104): len = 63906.2, overlap = 27
PHY-3002 : Step(105): len = 63662.2, overlap = 27.75
PHY-3002 : Step(106): len = 63207, overlap = 26.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00077603
PHY-3002 : Step(107): len = 63490.8, overlap = 27
PHY-3002 : Step(108): len = 63589.7, overlap = 27.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00155206
PHY-3002 : Step(109): len = 63630.7, overlap = 27.5
PHY-3002 : Step(110): len = 63635.8, overlap = 27.5
PHY-3001 : Before Legalized: Len = 63635.8
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019974s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : After Legalized: Len = 70355.4, Over = 0
PHY-3001 : Legalized: Len = 70355.4, Over = 0
PHY-3001 : Spreading special nets. 5 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.017125s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 8 instances has been re-located, deltaX = 3, deltaY = 5, maxDist = 1.
PHY-3001 : Final: Len = 70585.4, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 136/1630.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 81168, over cnt = 157(0%), over = 226, worst = 5
PHY-1002 : len = 82024, over cnt = 71(0%), over = 91, worst = 5
PHY-1002 : len = 83000, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 83032, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.484587s wall, 0.062500s user + 0.046875s system = 0.109375s CPU (22.6%)

PHY-1001 : Congestion index: top1 = 26.23, top5 = 19.92, top10 = 15.97, top15 = 13.02.
PHY-1001 : End incremental global routing;  0.647377s wall, 0.093750s user + 0.046875s system = 0.140625s CPU (21.7%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 7051, tnet num: 1627, tinst num: 830, tnode num: 8295, tedge num: 11477.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.391343s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (32.6%)

RUN-1004 : used memory is 178 MB, reserved memory is 155 MB, peak memory is 178 MB
OPT-1001 : End timing update;  1.399122s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (32.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  2.131403s wall, 0.546875s user + 0.062500s system = 0.609375s CPU (28.6%)

OPT-1001 : Current memory(MB): used = 178, reserve = 155, peak = 178.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.009587s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1392/1630.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 83032, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.014943s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 26.23, top5 = 19.92, top10 = 15.97, top15 = 13.02.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.010686s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 25.862069
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  2.376080s wall, 0.640625s user + 0.078125s system = 0.718750s CPU (30.2%)

RUN-1003 : finish command "place" in  13.215651s wall, 4.281250s user + 3.093750s system = 7.375000s CPU (55.8%)

RUN-1004 : used memory is 156 MB, reserved memory is 132 MB, peak memory is 180 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Anlogic/TD_5.6.5_Release_119.222/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 833 instances
RUN-1001 : 359 mslices, 359 lslices, 100 pads, 3 brams, 0 dsps
RUN-1001 : There are total 1630 nets
RUN-1001 : 937 nets have 2 pins
RUN-1001 : 483 nets have [3 - 5] pins
RUN-1001 : 134 nets have [6 - 10] pins
RUN-1001 : 40 nets have [11 - 20] pins
RUN-1001 : 27 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 7051, tnet num: 1627, tinst num: 830, tnode num: 8295, tedge num: 11477.
TMR-2508 : Levelizing timing graph completed, there are 31 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.224504s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (10.2%)

RUN-1004 : used memory is 177 MB, reserved memory is 154 MB, peak memory is 184 MB
PHY-1001 : 359 mslices, 359 lslices, 100 pads, 3 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1627 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 698 clock pins, and constraint 1242 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 80712, over cnt = 147(0%), over = 209, worst = 5
PHY-1002 : len = 81544, over cnt = 56(0%), over = 69, worst = 3
PHY-1002 : len = 82440, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.322007s wall, 0.109375s user + 0.078125s system = 0.187500s CPU (58.2%)

PHY-1001 : Congestion index: top1 = 26.25, top5 = 19.97, top10 = 15.94, top15 = 12.94.
PHY-1001 : End global routing;  0.507827s wall, 0.171875s user + 0.078125s system = 0.250000s CPU (49.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 209, reserve = 187, peak = 222.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance cam_href_syn_4 with INV attribute.
PHY-1001 : Processed IO instance cam_soid_syn_2 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_dup_1 will be routed on clock mesh
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_camera_reader/wrreq_syn_144 will be merged with clock u_camera_reader/wrreq
PHY-1001 : clock net u_camera_reader/wrclk1_syn_4 will be merged with clock u_camera_reader/wrclk1
PHY-1001 : net u_camera_reader/clk will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/read_fifo1/dcfifo_component/clk_syn_433 will be merged with clock Sdram_Control_4Port/read_fifo1/dcfifo_component/clk
PHY-1001 : clock net Sdram_Control_4Port/write_fifo1/dcfifo_component/clk_syn_433 will be merged with clock Sdram_Control_4Port/write_fifo1/dcfifo_component/clk
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : Current memory(MB): used = 476, reserve = 457, peak = 476.
PHY-1001 : End build detailed router design. 14.427093s wall, 2.000000s user + 0.312500s system = 2.312500s CPU (16.0%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 25584, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 7.055677s wall, 2.843750s user + 0.109375s system = 2.953125s CPU (41.9%)

PHY-1001 : Current memory(MB): used = 508, reserve = 490, peak = 508.
PHY-1001 : End phase 1; 7.063246s wall, 2.843750s user + 0.109375s system = 2.953125s CPU (41.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 35% nets.
PHY-1001 : Routed 43% nets.
PHY-1001 : Routed 54% nets.
PHY-1001 : Routed 67% nets.
PHY-1001 : Routed 90% nets.
PHY-1022 : len = 212184, over cnt = 78(0%), over = 81, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 509, reserve = 492, peak = 510.
PHY-1001 : End initial routed; 4.511193s wall, 2.093750s user + 0.203125s system = 2.296875s CPU (50.9%)

PHY-1001 : Current memory(MB): used = 509, reserve = 492, peak = 510.
PHY-1001 : End phase 2; 4.511291s wall, 2.093750s user + 0.203125s system = 2.296875s CPU (50.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 209992, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.101246s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 210024, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.038641s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (80.9%)

PHY-1001 : Commit to database.....
PHY-1001 : 14 feed throughs used by 9 nets
PHY-1001 : End commit to database; 0.353559s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (30.9%)

PHY-1001 : Current memory(MB): used = 524, reserve = 507, peak = 524.
PHY-1001 : End phase 3; 0.715449s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (34.9%)

PHY-1003 : Routed, final wirelength = 210024
PHY-1001 : Current memory(MB): used = 524, reserve = 507, peak = 524.
PHY-1001 : End export database. 0.011579s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (134.9%)

PHY-1001 : End detail routing;  27.143490s wall, 7.312500s user + 0.640625s system = 7.953125s CPU (29.3%)

RUN-1003 : finish command "route" in  29.156454s wall, 7.671875s user + 0.718750s system = 8.390625s CPU (28.8%)

RUN-1004 : used memory is 458 MB, reserved memory is 439 MB, peak memory is 525 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        45
  #input                   13
  #output                  31
  #inout                    1

Utilization Statistics
#lut                     1330   out of  19600    6.79%
#reg                      536   out of  19600    2.73%
#le                      1385
  #lut only               849   out of   1385   61.30%
  #reg only                55   out of   1385    3.97%
  #lut&reg                481   out of   1385   34.73%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    3   out of     16   18.75%
#pad                       45   out of    188   23.94%
  #ireg                    10
  #oreg                     2
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       7   out of     16   43.75%

Clock Resource Statistics
Index     ClockNet                                                Type               DriverType         Driver                                                             Fanout
#1        u_pll/clk0_buf                                          GCLK               pll                u_pll/pll_inst.clkc0                                               135
#2        Sdram_Control_4Port/read_fifo1/dcfifo_component/clk     GCLK               lslice             Sdram_Control_4Port/read_fifo1/dcfifo_component/clk_syn_601.f0     60
#3        Sdram_Control_4Port/write_fifo1/dcfifo_component/clk    GCLK               lslice             Sdram_Control_4Port/write_fifo1/dcfifo_component/clk_syn_578.f0    56
#4        cam_pclk_dup_1                                          GCLK               io                 cam_pclk_syn_2.di                                                  28
#5        u_camera_init/divider2[8]                               GCLK               lslice             u_camera_init/add2_syn_56.q1                                       22
#6        u_camera_init/u_i2c_write/clk                           GCLK               pll                u_pll/pll_inst.clkc4                                               20
#7        u_camera_init/divider2[7]                               GCLK               lslice             u_camera_init/add2_syn_56.q0                                       19
#8        vga_clk_dup_1                                           GCLK               pll                u_pll/pll_inst.clkc2                                               13
#9        u_camera_reader/wrreq                                   GCLK               mslice             Sdram_Control_4Port/control1/reg0_syn_84.f0                        10
#10       clk_24m_dup_1                                           GeneralRouting     io                 clk_24m_syn_2.di                                                   1
#11       u_camera_reader/wrclk1                                  GCLK               lslice             u_camera_reader/wrclk1_reg_syn_5.q0                                1
#12       Sdram_Control_4Port/SDRAM_CLK                           GCLK               pll                u_pll/pll_inst.clkc1                                               0
#13       u_camera_reader/clk                                     GCLK               pll                u_pll/pll_inst.clkc3                                               0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP       IREG     
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP       IREG     
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP       IREG     
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP       IREG     
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP       IREG     
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP       IREG     
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP       IREG     
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP       IREG     
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP       IREG     
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP       NONE     
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP       NONE     
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP       NONE     
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP       IREG     
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE        NONE     
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE        NONE     
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP       OREG     
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE        NONE     
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE        NONE     
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE        NONE     
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE        NONE     
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE        NONE     
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE        NONE     
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE        NONE     
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE        NONE     
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE        NONE     
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE        NONE     
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE        NONE     
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE        NONE     
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE        NONE     
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE        NONE     
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE        NONE     
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE        NONE     
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE        NONE     
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE        NONE     
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE        NONE     
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE        NONE     
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE        NONE     
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE        NONE     
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE        NONE     
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE        NONE     
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE        NONE     
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE        NONE     
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE        NONE     
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE        NONE     
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0         OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke         OUTPUT        S18        LVCMOS25           8            NONE        OREG     
     we_n         OUTPUT        S19        LVCMOS25           8            NONE        OREG     
     cas_n        OUTPUT        S20        LVCMOS25           8            NONE        OREG     
     ras_n        OUTPUT        S21        LVCMOS25           8            NONE        OREG     
     cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]       OUTPUT        S23        LVCMOS25           8            NONE        OREG     
    addr[8]       OUTPUT        S24        LVCMOS25           8            NONE        OREG     
    addr[7]       OUTPUT        S25        LVCMOS25           8            NONE        OREG     
    addr[6]       OUTPUT        S26        LVCMOS25           8            NONE        OREG     
    addr[5]       OUTPUT        S27        LVCMOS25           8            NONE        OREG     
    addr[4]       OUTPUT        S28        LVCMOS25           8            NONE        OREG     
      dm2         OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3         OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]       OUTPUT        S64        LVCMOS25           8            NONE        OREG     
    addr[2]       OUTPUT        S65        LVCMOS25           8            NONE        OREG     
    addr[1]       OUTPUT        S66        LVCMOS25           8            NONE        OREG     
    addr[0]       OUTPUT        S67        LVCMOS25           8            NONE        OREG     
   addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        OREG     
     ba[0]        OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]        OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk         OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1         OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]         INOUT         S1        LVCMOS25           8           PULLUP       NONE     
     dq[6]         INOUT        S11        LVCMOS25           8           PULLUP       NONE     
     dq[7]         INOUT        S12        LVCMOS25           8           PULLUP       NONE     
     dq[1]         INOUT         S2        LVCMOS25           8           PULLUP       NONE     
    dq[23]         INOUT        S31        LVCMOS25           8           PULLUP       NONE     
    dq[22]         INOUT        S32        LVCMOS25           8           PULLUP       NONE     
    dq[21]         INOUT        S35        LVCMOS25           8           PULLUP       NONE     
    dq[20]         INOUT        S36        LVCMOS25           8           PULLUP       NONE     
    dq[19]         INOUT        S37        LVCMOS25           8           PULLUP       NONE     
    dq[18]         INOUT        S38        LVCMOS25           8           PULLUP       NONE     
    dq[17]         INOUT        S41        LVCMOS25           8           PULLUP       NONE     
    dq[16]         INOUT        S42        LVCMOS25           8           PULLUP       NONE     
    dq[31]         INOUT        S48        LVCMOS25           8           PULLUP       NONE     
    dq[30]         INOUT        S49        LVCMOS25           8           PULLUP       NONE     
     dq[2]         INOUT         S5        LVCMOS25           8           PULLUP       NONE     
    dq[29]         INOUT        S52        LVCMOS25           8           PULLUP       NONE     
    dq[28]         INOUT        S53        LVCMOS25           8           PULLUP       NONE     
    dq[27]         INOUT        S54        LVCMOS25           8           PULLUP       NONE     
    dq[26]         INOUT        S55        LVCMOS25           8           PULLUP       NONE     
    dq[25]         INOUT        S58        LVCMOS25           8           PULLUP       NONE     
    dq[24]         INOUT        S59        LVCMOS25           8           PULLUP       NONE     
     dq[3]         INOUT         S6        LVCMOS25           8           PULLUP       NONE     
     dq[4]         INOUT         S7        LVCMOS25           8           PULLUP       NONE     
     dq[8]         INOUT        S78        LVCMOS25           8           PULLUP       NONE     
     dq[9]         INOUT        S79        LVCMOS25           8           PULLUP       NONE     
     dq[5]         INOUT         S8        LVCMOS25           8           PULLUP       NONE     
    dq[10]         INOUT        S82        LVCMOS25           8           PULLUP       NONE     
    dq[11]         INOUT        S83        LVCMOS25           8           PULLUP       NONE     
    dq[12]         INOUT        S84        LVCMOS25           8           PULLUP       NONE     
    dq[13]         INOUT        S85        LVCMOS25           8           PULLUP       NONE     
    dq[14]         INOUT        S88        LVCMOS25           8           PULLUP       NONE     
    dq[15]         INOUT        S89        LVCMOS25           8           PULLUP       NONE     

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------+
|Instance               |Module              |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------------+
|top                    |test_camera         |1385   |1203    |127     |549     |3       |0       |
|  Sdram_Control_4Port  |Sdram_Control_4Port |574    |490     |57      |371     |3       |0       |
|    command1           |command             |52     |52      |0       |41      |0       |0       |
|    control1           |control_interface   |98     |68      |24      |51      |0       |0       |
|    data_path1         |sdr_data_path       |16     |16      |0       |3       |0       |0       |
|    read_fifo1         |Sdram_RD_FIFO       |119    |106     |3       |99      |1       |0       |
|      dcfifo_component |ramfifo             |119    |106     |3       |99      |1       |0       |
|    sdram1             |sdram               |2      |2       |0       |1       |0       |0       |
|    write_fifo1        |Sdram_WR_FIFO       |108    |94      |3       |98      |1       |0       |
|      dcfifo_component |ramfifo             |108    |94      |3       |98      |1       |0       |
|    write_fifo2        |Sdram_WR_FIFO       |0      |0       |0       |0       |1       |0       |
|      dcfifo_component |ramfifo             |0      |0       |0       |0       |1       |0       |
|  u_cam_vga_out        |Driver              |113    |69      |44      |23      |0       |0       |
|  u_camera_init        |camera_init         |583    |564     |9       |85      |0       |0       |
|    u_i2c_write        |i2c_module          |177    |177     |0       |42      |0       |0       |
|  u_camera_reader      |camera_reader       |93     |58      |17      |55      |0       |0       |
|  u_pll                |ip_pll              |0      |0       |0       |0       |0       |0       |
+-------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       888   
    #2          2       275   
    #3          3        93   
    #4          4       114   
    #5        5-10      138   
    #6        11-50      51   
    #7       51-100      4    
    #8       101-500     6    
  Average     3.19            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 830
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1630, pip num: 15986
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 14
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1419 valid insts, and 46297 bits set as '1'.
BIT-1004 : the usercode register value: 00000000001110110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  8.347094s wall, 49.968750s user + 0.484375s system = 50.453125s CPU (604.4%)

RUN-1004 : used memory is 459 MB, reserved memory is 450 MB, peak memory is 656 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20241023_172525.log"
