digraph "CFG for '__list_del' function" {
	label="CFG for '__list_del' function";

	Node0x561b946c48e0 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-_\l..._list_del-0:\l  %p.addr.i = alloca i8*, align 8\l  call void @llvm.dbg.declare(metadata i8** %p.addr.i, metadata !6073,\l... metadata !DIExpression()), !dbg !6080\l  %res.addr.i = alloca i8*, align 8\l  call void @llvm.dbg.declare(metadata i8** %res.addr.i, metadata !6083,\l... metadata !DIExpression()), !dbg !6084\l  %size.addr.i = alloca i32, align 4\l  call void @llvm.dbg.declare(metadata i32* %size.addr.i, metadata !6085,\l... metadata !DIExpression()), !dbg !6086\l  %prev.addr = alloca %struct.list_head*, align 8\l  %next.addr = alloca %struct.list_head*, align 8\l  %__u = alloca %union.anon.78, align 8\l  %tmp = alloca %struct.list_head*, align 8\l  store %struct.list_head* %prev, %struct.list_head** %prev.addr, align 8\l  call void @llvm.dbg.declare(metadata %struct.list_head** %prev.addr,\l... metadata !6087, metadata !DIExpression()), !dbg !6088\l  store %struct.list_head* %next, %struct.list_head** %next.addr, align 8\l  call void @llvm.dbg.declare(metadata %struct.list_head** %next.addr,\l... metadata !6089, metadata !DIExpression()), !dbg !6090\l  %0 = load %struct.list_head*, %struct.list_head** %prev.addr, align 8, !dbg\l... !6091\l  %1 = load %struct.list_head*, %struct.list_head** %next.addr, align 8, !dbg\l... !6092\l  %prev1 = getelementptr inbounds %struct.list_head, %struct.list_head* %1,\l... i32 0, i32 1, !dbg !6093\l  store %struct.list_head* %0, %struct.list_head** %prev1, align 8, !dbg !6094\l  call void @llvm.dbg.declare(metadata %union.anon.78* %__u, metadata !6095,\l... metadata !DIExpression()), !dbg !6101\l  %__val = bitcast %union.anon.78* %__u to %struct.list_head**, !dbg !6101\l  %2 = load %struct.list_head*, %struct.list_head** %next.addr, align 8, !dbg\l... !6101\l  store %struct.list_head* %2, %struct.list_head** %__val, align 8, !dbg !6101\l  %3 = load %struct.list_head*, %struct.list_head** %prev.addr, align 8, !dbg\l... !6101\l  %next2 = getelementptr inbounds %struct.list_head, %struct.list_head* %3,\l... i32 0, i32 0, !dbg !6101\l  %4 = bitcast %struct.list_head** %next2 to i8*, !dbg !6101\l  %__c = bitcast %union.anon.78* %__u to [1 x i8]*, !dbg !6101\l  %arraydecay = getelementptr inbounds [1 x i8], [1 x i8]* %__c, i64 0, i64 0,\l... !dbg !6101\l  store i8* %4, i8** %p.addr.i, align 8\l  store i8* %arraydecay, i8** %res.addr.i, align 8\l  store i32 8, i32* %size.addr.i, align 4\l  %5 = load i32, i32* %size.addr.i, align 4, !dbg !6102\l  switch i32 %5, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-__list_del-5 [\l    i32 1, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-__list_del-1\l    i32 2, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-__list_del-2\l    i32 4, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-__list_del-3\l    i32 8, label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-__list_del-4\l  ], !dbg !6103\l|{<s0>def|<s1>1|<s2>2|<s3>4|<s4>8}}"];
	Node0x561b946c48e0:s0 -> Node0x561b946c5a20;
	Node0x561b946c48e0:s1 -> Node0x561b946c58e0;
	Node0x561b946c48e0:s2 -> Node0x561b946c5930;
	Node0x561b946c48e0:s3 -> Node0x561b946c5980;
	Node0x561b946c48e0:s4 -> Node0x561b946c59d0;
	Node0x561b946c58e0 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-_\l..._list_del-1: \l  %6 = load i8*, i8** %res.addr.i, align 8, !dbg !6104\l  %7 = load i8, i8* %6, align 1, !dbg !6106\l  %8 = load i8*, i8** %p.addr.i, align 8, !dbg !6107\l  store volatile i8 %7, i8* %8, align 1, !dbg !6108\l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-__list_del-6, !dbg !6109\l}"];
	Node0x561b946c58e0 -> Node0x561b946c5a70;
	Node0x561b946c5930 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-_\l..._list_del-2: \l  %9 = load i8*, i8** %res.addr.i, align 8, !dbg !6110\l  %10 = bitcast i8* %9 to i16*, !dbg !6111\l  %11 = load i16, i16* %10, align 2, !dbg !6112\l  %12 = load i8*, i8** %p.addr.i, align 8, !dbg !6113\l  %13 = bitcast i8* %12 to i16*, !dbg !6114\l  store volatile i16 %11, i16* %13, align 2, !dbg !6115\l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-__list_del-6, !dbg !6116\l}"];
	Node0x561b946c5930 -> Node0x561b946c5a70;
	Node0x561b946c5980 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-_\l..._list_del-3: \l  %14 = load i8*, i8** %res.addr.i, align 8, !dbg !6117\l  %15 = bitcast i8* %14 to i32*, !dbg !6118\l  %16 = load i32, i32* %15, align 4, !dbg !6119\l  %17 = load i8*, i8** %p.addr.i, align 8, !dbg !6120\l  %18 = bitcast i8* %17 to i32*, !dbg !6121\l  store volatile i32 %16, i32* %18, align 4, !dbg !6122\l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-__list_del-6, !dbg !6123\l}"];
	Node0x561b946c5980 -> Node0x561b946c5a70;
	Node0x561b946c59d0 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-_\l..._list_del-4: \l  %19 = load i8*, i8** %res.addr.i, align 8, !dbg !6124\l  %20 = bitcast i8* %19 to i64*, !dbg !6125\l  %21 = load i64, i64* %20, align 8, !dbg !6126\l  %22 = load i8*, i8** %p.addr.i, align 8, !dbg !6127\l  %23 = bitcast i8* %22 to i64*, !dbg !6128\l  store volatile i64 %21, i64* %23, align 8, !dbg !6129\l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-__list_del-6, !dbg !6130\l}"];
	Node0x561b946c59d0 -> Node0x561b946c5a70;
	Node0x561b946c5a20 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-_\l..._list_del-5: \l  call void asm sideeffect \"\", \"~\{memory\},~\{dirflag\},~\{fpsr\},~\{flags\}\"() #7,\l... !dbg !6131, !srcloc !6132\l  %24 = load i8*, i8** %p.addr.i, align 8, !dbg !6133\l  %25 = load i8*, i8** %res.addr.i, align 8, !dbg !6134\l  %26 = load i32, i32* %size.addr.i, align 4, !dbg !6135\l  %conv.i = sext i32 %26 to i64, !dbg !6135\l  call void @llvm.memcpy.p0i8.p0i8.i64(i8* align 1 %24, i8* align 1 %25, i64\l... %conv.i, i1 false) #7, !dbg !6136\l  call void asm sideeffect \"\", \"~\{memory\},~\{dirflag\},~\{fpsr\},~\{flags\}\"() #7,\l... !dbg !6137, !srcloc !6138\l  br label\l... %-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llb\l...c-__list_del-6, !dbg !6139\l}"];
	Node0x561b946c5a20 -> Node0x561b946c5a70;
	Node0x561b946c5a70 [shape=record,label="{-data2-yizhuo-inc-experiment-experiment-lll-v4.14-drivers-iommu-amd_iommu.llbc-_\l..._list_del-6: \l  %__val3 = bitcast %union.anon.78* %__u to %struct.list_head**, !dbg !6101\l  %27 = load %struct.list_head*, %struct.list_head** %__val3, align 8, !dbg\l... !6101\l  store %struct.list_head* %27, %struct.list_head** %tmp, align 8, !dbg !6101\l  %28 = load %struct.list_head*, %struct.list_head** %tmp, align 8, !dbg !6101\l  ret void, !dbg !6140\l}"];
}
