module counter    ( COUNT, E, CLK, CLEAR );

//----------Output Ports--------------
output [7:0] COUNT;
//------------Input Ports--------------
input E, CLK, CLEAR;
//------------Internal Variables--------
    reg [7:0] out;
//-------------Code Starts Here-------
always @(posedge CLK)
if (CLEAR) 
begin
  out <= 8'b0 ;
end 
else if(E) 
begin
  out <= out + 1;
end

endmodule 
