<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>design_1_Hcsr04_Sensor_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL">AXI4LITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING">8</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING">8</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN">design_1_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN">design_1_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN">design_1_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>Hcsr04_Sensor_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Oct 08 06:53:46 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:cc321d5b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:cc321d5b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesiswrapper</spirit:name>
        <spirit:displayName>VHDL Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>design_1_Hcsr04_Sensor_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Oct 08 06:53:46 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:cc321d5b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>Hcsr04_Sensor_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Oct 08 06:53:46 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:01ed6cba</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlsimulationwrapper</spirit:name>
        <spirit:displayName>VHDL Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>design_1_Hcsr04_Sensor_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Oct 08 06:53:46 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:01ed6cba</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Tue Oct 08 06:55:58 UTC 2019</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:cc321d5b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sonar_trig</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sonar_echo</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/dc71/src/Hcsr04.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/dc71/hdl/Hcsr04_Sensor_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/dc71/hdl/Hcsr04_Sensor_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/design_1_Hcsr04_Sensor_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/dc71/src/Hcsr04.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/dc71/hdl/Hcsr04_Sensor_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/dc71/hdl/Hcsr04_Sensor_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/design_1_Hcsr04_Sensor_0_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>design_1_Hcsr04_Sensor_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_Hcsr04_Sensor_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_Hcsr04_Sensor_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_Hcsr04_Sensor_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_Hcsr04_Sensor_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>UltraSoundSensor</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">design_1_Hcsr04_Sensor_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>Hcsr04_Sensor_v1.0</xilinx:displayName>
      <xilinx:coreRevision>20</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b9d783d_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e2651e8_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@740a28e6_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e86e4b8_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47d760a_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e741e26_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76313ae7_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d1c6898_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bedea60_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4604f966_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f942663_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@162796da_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12dae4f3_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@779d25ad_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f7fbec6_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c9fcc6e_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40a3f174_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a421046_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@570f7b05_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55f97d73_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f66d623_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@301be94e_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e62565e_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55cca9fd_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4334cba3_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60724ce1_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1531ed1e_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@378f0c09_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@653f4fd4_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f7bd9f5_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61942103_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@682fe858_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43c05c35_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f618c28_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64aca297_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d703ed7_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18ca747_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ce9ee1d_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48abf441_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b693234_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35e1eda_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63df4af8_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ebac528_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a5edb2e_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32372c59_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@540b1525_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@324c2ef4_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bdf4e08_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74c6e5da_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28596998_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c282c5c_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7882e9e6_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f260b88_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bafbd26_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e603d1d_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c34ff54_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d02328_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7545e134_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28286e80_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22565c1c_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b7dadee_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2127ffba_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13757e4f_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35ddb577_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d62ced2_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a35e66f_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19c55295_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e948090_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f295d20_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@374b9e05_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@81154c3_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3afc45ca_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@209d97a3_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c2137b2_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d3d42fa_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3047bd5b_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@775c0b67_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b6c0d13_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50a62ca1_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d67b9c_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11232d48_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a3152b_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dcbb8a0_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b1d9dab_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38b44d90_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42720b0e_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43b45139_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17e64618_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@389f6a53_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7de40d6f_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a5a702e_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dfc64b7_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53a04f72_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a30893a_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55d44007_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4de71528_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@329caecb_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77ea7605_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@744c189f_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c27ad0f_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@161684af_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dcf186f_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58338223_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c5c2906_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52f3c381_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5185e19d_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d06fb46_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e759b34_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63b1cb13_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79f701af_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@114a429d_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@491dc6bf_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b3f9700_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ae4c666_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41817716_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42db172c_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13004ecc_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@372180e2_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c86ed2b_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57fb59d5_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@246e3231_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62f3cad5_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51d533_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43962fc2_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12272ee0_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a036320_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@177d9b03_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5057d81d_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e52dbe3_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4332a620_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@513d5767_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e1bdf9c_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d2bf32a_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@757208e8_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b3eede3_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a9e07d2_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16052bd4_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b03f283_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d872d14_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74ef6e46_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@790014ad_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d5399c5_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56daacaa_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d1862e3_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b0a5cab_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@df80547_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c6b8f2e_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68a06a13_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69be6580_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@adca53f_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@254b2115_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@650cb3b0_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6df05e72_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73c634c0_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60f5f605_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77d57809_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c1f9cd6_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@528126c2_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ab9aa72_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@728153b7_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4421d4b7_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51604223_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@657c35b_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10763709_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41d3a0ed_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bd27102_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3df6b5ae_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@653fd585_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@eefb864_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34eb06c8_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b80a10f_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4969ed8b_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e3dbb77_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66dec5f3_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46e66405_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22df1330_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fab3c34_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ccc2947_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3525b8f3_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@379d0e6f_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3625b7b5_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d0e6b27_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5baa8d2c_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c6fc4ac_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bf45abd_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4526d82b_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@684048d1_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c7a427_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78ad8fd_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64823ad2_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@606dfb7b_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24707056_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@da41a6f_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@87ef2a5_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68dda5e9_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@430e2365_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67828442_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1934084e_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@714bdc19_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18944073_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@103c1832_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@741d345_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17591d1a_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4da4f97f_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@421e1ea4_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21888015_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@483e15a3_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e2820b0_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60b3def8_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@255c7e7d_ARCHIVE_LOCATION">c:/FPGA/ip_repo/Hcsr04_Sensor_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING" xilinx:valueSource="constant_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS" xilinx:valueSource="constant_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING" xilinx:valueSource="constant_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS" xilinx:valueSource="constant_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="a5f4578a"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="f88506fd"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="e592d552"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="6992ea72"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="24129ff0"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
