Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto 06a01173f4f44d7392ac25a7bf8c3e16 --debug all --relax --mt 8 -L briscola -L xpm -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_signals_behav briscola.test_signals briscola.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package briscola.data
Compiling module briscola.glbl
Compiling architecture behavioral of entity briscola.PRNG [\PRNG(width=6)\]
Compiling architecture behavioral of entity briscola.Server [server_default]
Compiling architecture behavioral of entity briscola.Player [\Player(debounce_cycles=10)\]
Compiling architecture behavioral of entity briscola.Loader [loader_default]
Compiling architecture behavioral of entity briscola.CARD_MEMORY [card_memory_default]
Compiling architecture structure of entity briscola.Manager [manager_default]
Compiling architecture behavioral of entity briscola.chooser [chooser_default]
Compiling architecture structure of entity briscola.AI_block [ai_block_default]
Compiling architecture behavioral of entity briscola.test_signals
Built simulation snapshot test_signals_behav
