Info: *******************************************************************
Info: Running Quartus Prime Shell
Info: Command: quartus_sh --flow compile alarm.qsf
Info: Quartus(args): compile alarm.qsf
Info: Project Name = C:/progs/fpga/alarm/dse/dse1/dse1_base/alarm
Info: Revision Name = alarm
{"object_type": "report_status", "percent" : 0}
Info: *******************************************************************
Info: Running Quartus Prime Signal Tap
Info: Command: quartus_stp alarm -c alarm
Info: Quartus Prime Signal Tap was successful. 0 errors, 0 warnings
{"object_type": "report_status", "percent" : 20}
{"object_type": "report_status", "percent" : 20}
{"object_type": "report_status", "percent" : 20}
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
Info: Command: quartus_map --read_settings_files=off --write_settings_files=off alarm -c alarm
{"object_type": "refresh_report"}
Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Verilog HDL information at alarm.v(37): always construct contains both blocking and non-blocking assignments
Info: Found 1 design units, including 1 entities, in source file alarm.v
{"object_type": "report_status", "percent" : 21}
{"object_type": "report_status", "percent" : 22}
{"object_type": "report_status", "percent" : 22}
Info: Elaborating entity "alarm" for the top level hierarchy
Warning: Output port "buzz" at alarm.v(5) has no driver
{"object_type": "report_status", "percent" : 27}
{"object_type": "report_status", "percent" : 28}
{"object_type": "report_status", "percent" : 29}
{"object_type": "report_status", "percent" : 28}
{"object_type": "report_status", "percent" : 29}
{"object_type": "report_status", "percent" : 32}
{"object_type": "report_status", "percent" : 33}
{"object_type": "report_status", "percent" : 33}
{"object_type": "report_status", "percent" : 33}
{"object_type": "report_status", "percent" : 33}
{"object_type": "report_status", "percent" : 33}
{"object_type": "report_status", "percent" : 34}
{"object_type": "report_status", "percent" : 34}
{"object_type": "report_status", "percent" : 34}
{"object_type": "report_status", "percent" : 34}
{"object_type": "report_status", "percent" : 34}
{"object_type": "report_status", "percent" : 35}
{"object_type": "report_status", "percent" : 35}
{"object_type": "report_status", "percent" : 35}
{"object_type": "report_status", "percent" : 35}
{"object_type": "report_status", "percent" : 35}
{"object_type": "report_status", "percent" : 36}
Warning: Output pins are stuck at VCC or GND
Info: Timing-Driven Synthesis is running
{"object_type": "report_status", "percent" : 36}
{"object_type": "report_status", "percent" : 38}
{"object_type": "report_status", "percent" : 38}
Info: Generated suppressed messages file C:/progs/fpga/alarm/dse/dse1/dse1_base/output_files/alarm.map.smsg
Info: Generated JSON formatted report files in C:/progs/fpga/alarm/dse/dse1/dse1_base/db/alarm.map.json_files/
Info: Generated JSON formatted report files in C:/progs/fpga/alarm/dse/dse1/dse1_base/db/alarm.flow.json_files/
{"object_type": "report_status", "percent" : 39}
{"object_type": "report_status", "percent" : 39}
Info: Generating hard_block partition "hard_block:auto_generated_inst"
Info: Implemented 162 device resources after synthesis - the final resource count might be different
Info: Generated JSON formatted report files in C:/progs/fpga/alarm/dse/dse1/dse1_base/db/alarm.map.json_files/
Info: Generated JSON formatted report files in C:/progs/fpga/alarm/dse/dse1/dse1_base/db/alarm.flow.json_files/
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings
{"object_type": "report_status", "percent" : 40}
{"object_type": "refresh_report"}
{"object_type": "report_status", "percent" : 40}
Info: *******************************************************************
Info: Running Quartus Prime Fitter
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off alarm -c alarm
Info: qfit2_default_script.tcl version: #1
Info: Project  = alarm
Info: Revision = alarm
{"object_type": "report_status", "percent" : 40}
{"object_type": "refresh_report"}
Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Selected device EP4CE6E22C8 for design "alarm"
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
{"object_type": "report_status", "percent" : 42}
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
Info: Fitter converted 5 user pins into dedicated programming pins
{"object_type": "report_status", "percent" : 42}
Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
{"object_type": "report_status", "percent" : 46}
Critical Warning: Synopsys Design Constraints File file not found: 'alarm.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained base clocks found in the design
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info: Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))
Info: Automatically promoted node rst~input (placed in PIN 25 (CLK3, DIFFCLK_1n))
{"object_type": "report_status", "percent" : 43}
{"object_type": "report_status", "percent" : 46}
Info: Starting register packing
Extra Info: Performing register packing on registers with non-logic cell location assignments
Extra Info: Completed register packing on registers with non-logic cell location assignments
Extra Info: Started Fast Input/Output/OE register processing
Extra Info: Finished Fast Input/Output/OE register processing
Extra Info: Start inferring scan chains for DSP blocks
Extra Info: Inferring scan chains for DSP blocks is complete
Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density
Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks
Info: Finished register packing
{"object_type": "report_status", "percent" : 43}
{"object_type": "report_status", "percent" : 43}
Info: Fitter preparation operations ending: elapsed time is 00:00:01
Info: Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
{"object_type": "report_status", "percent" : 44}
{"object_type": "report_status", "percent" : 46}
Info: Fitter placement preparation operations beginning
{"object_type": "report_status", "percent" : 44}
{"object_type": "report_status", "percent" : 44}
{"object_type": "report_status", "percent" : 45}
{"object_type": "report_status", "percent" : 46}
Info: Fitter placement preparation operations ending: elapsed time is 00:00:00
Info: Fitter placement operations beginning
{"object_type": "report_status", "percent" : 46}
{"object_type": "report_status", "percent" : 46}
{"object_type": "report_status", "percent" : 46}
{"object_type": "report_status", "percent" : 47}
{"object_type": "report_status", "percent" : 47}
{"object_type": "report_status", "percent" : 47}
{"object_type": "report_status", "percent" : 47}
{"object_type": "report_status", "percent" : 48}
{"object_type": "report_status", "percent" : 48}
{"object_type": "report_status", "percent" : 48}
{"object_type": "report_status", "percent" : 48}
{"object_type": "report_status", "percent" : 48}
{"object_type": "report_status", "percent" : 48}
{"object_type": "report_status", "percent" : 48}
{"object_type": "report_status", "percent" : 49}
{"object_type": "report_status", "percent" : 49}
{"object_type": "report_status", "percent" : 49}
{"object_type": "report_status", "percent" : 50}
{"object_type": "report_status", "percent" : 50}
{"object_type": "report_status", "percent" : 50}
{"object_type": "report_status", "percent" : 51}
{"object_type": "report_status", "percent" : 52}
{"object_type": "report_status", "percent" : 53}
{"object_type": "report_status", "percent" : 53}
{"object_type": "report_status", "percent" : 54}
{"object_type": "report_status", "percent" : 50}
{"object_type": "report_status", "percent" : 51}
{"object_type": "report_status", "percent" : 51}
{"object_type": "report_status", "percent" : 52}
{"object_type": "report_status", "percent" : 52}
{"object_type": "report_status", "percent" : 53}
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:00
{"object_type": "report_status", "percent" : 54}
{"object_type": "report_status", "percent" : 46}
Info: Fitter routing operations beginning
{"object_type": "report_status", "percent" : 54}
Info: Router estimated average interconnect usage is 0% of the available device resources
{"object_type": "report_status", "percent" : 54}
{"object_type": "report_status", "percent" : 55}
{"object_type": "report_status", "percent" : 55}
{"object_type": "report_status", "percent" : 55}
Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
{"object_type": "report_status", "percent" : 56}
Info: Fitter routing operations ending: elapsed time is 00:00:00
Info: Total time spent on timing analysis during the Fitter is 0.13 seconds.
{"object_type": "report_status", "percent" : 56}
Info: Started post-fitting delay annotation
{"object_type": "report_status", "percent" : 58}
{"object_type": "report_status", "percent" : 58}
{"object_type": "report_status", "percent" : 58}
{"object_type": "report_status", "percent" : 58}
{"object_type": "report_status", "percent" : 58}
{"object_type": "report_status", "percent" : 59}
{"object_type": "report_status", "percent" : 59}
{"object_type": "report_status", "percent" : 59}
{"object_type": "report_status", "percent" : 59}
{"object_type": "report_status", "percent" : 59}
Info: Delay annotation completed successfully
Info: Started post-fitting delay annotation
{"object_type": "report_status", "percent" : 58}
{"object_type": "report_status", "percent" : 58}
{"object_type": "report_status", "percent" : 58}
{"object_type": "report_status", "percent" : 58}
{"object_type": "report_status", "percent" : 58}
{"object_type": "report_status", "percent" : 59}
{"object_type": "report_status", "percent" : 59}
{"object_type": "report_status", "percent" : 59}
{"object_type": "report_status", "percent" : 59}
{"object_type": "report_status", "percent" : 59}
Info: Delay annotation completed successfully
{"object_type": "report_status", "percent" : 57}
{"object_type": "report_status", "percent" : 59}
Info: Fitter post-fit operations ending: elapsed time is 00:00:01
Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning: 2 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
Info: Generated suppressed messages file C:/progs/fpga/alarm/dse/dse1/dse1_base/output_files/alarm.fit.smsg
Info: Generated JSON formatted report files in C:/progs/fpga/alarm/dse/dse1/dse1_base/db/alarm.fit.json_files/
Info: Generated JSON formatted report files in C:/progs/fpga/alarm/dse/dse1/dse1_base/db/alarm.flow.json_files/
Info: Quartus Prime Fitter was successful. 0 errors, 5 warnings
{"object_type": "report_status", "percent" : 60}
{"object_type": "refresh_report"}
{"object_type": "report_status", "percent" : 60}
{"object_type": "report_status", "percent" : 60}
Info: *******************************************************************
Info: Running Quartus Prime Assembler
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off alarm -c alarm
{"object_type": "refresh_report"}
Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
{"object_type": "report_status", "percent" : 61}
{"object_type": "report_status", "percent" : 62}
{"object_type": "report_status", "percent" : 66}
{"object_type": "report_status", "percent" : 68}
{"object_type": "report_status", "percent" : 70}
{"object_type": "report_status", "percent" : 74}
{"object_type": "report_status", "percent" : 76}
Info: Writing out detailed assembly data for power analysis
Info: Assembler is generating device programming files
{"object_type": "report_status", "percent" : 78}
Info: Quartus Prime Assembler was successful. 0 errors, 1 warning
{"object_type": "report_status", "percent" : 80}
{"object_type": "refresh_report"}
Info: Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER
{"object_type": "report_status", "percent" : 80}
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
Info: Command: quartus_sta alarm -c alarm
Info: qsta_default_script.tcl version: #1
{"object_type": "report_status", "percent" : 80}
Warning: Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
{"object_type": "report_status", "percent" : 84}
Critical Warning: Synopsys Design Constraints File file not found: 'alarm.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -7.297
Info: Worst-case hold slack is 0.432
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -3.000
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
{"object_type": "report_status", "percent" : 90}
{"object_type": "report_status", "percent" : 91}
{"object_type": "report_status", "percent" : 91}
{"object_type": "report_status", "percent" : 92}
{"object_type": "report_status", "percent" : 93}
{"object_type": "report_status", "percent" : 94}
{"object_type": "report_status", "percent" : 94}
{"object_type": "report_status", "percent" : 95}
{"object_type": "report_status", "percent" : 96}
{"object_type": "report_status", "percent" : 97}
{"object_type": "report_status", "percent" : 97}
{"object_type": "report_status", "percent" : 98}
{"object_type": "report_status", "percent" : 97}
{"object_type": "report_status", "percent" : 99}
{"object_type": "report_status", "percent" : 99}
{"object_type": "report_status", "percent" : 98}
{"object_type": "report_status", "percent" : 99}
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -6.750
Info: Worst-case hold slack is 0.382
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -3.000
Info: Analyzing Fast 1200mV 0C Model
Info: Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -2.622
Info: Worst-case hold slack is 0.178
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -3.000
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Generated JSON formatted report files in C:/progs/fpga/alarm/dse/dse1/dse1_base/db/alarm.sta.json_files/
Info: Generated JSON formatted report files in C:/progs/fpga/alarm/dse/dse1/dse1_base/db/alarm.flow.json_files/
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
Info: Generated JSON formatted report files in C:/progs/fpga/alarm/dse/dse1/dse1_base/db/alarm.sta.json_files/
{"object_type": "report_status", "percent" : 100}
{"object_type": "refresh_report"}
Info: Quartus Prime Full Compilation was successful. 0 errors, 18 warnings
Info: Evaluation of Tcl script c:/intelfpga/20.1/quartus/common/tcl/internal/qsh_flow.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 18 warnings
