$date
	Thu Nov 21 23:08:50 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_ones_count $end
$var wire 4 ! p_count [3:0] $end
$var reg 8 " p_dat_in [7:0] $end
$var integer 32 # k [31:0] $end
$scope module count $end
$var wire 8 $ dat_in [7:0] $end
$var reg 4 % count [3:0] $end
$var reg 8 & data [7:0] $end
$var integer 32 ' k [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
bx &
bx %
bx $
bx #
bx "
bx !
$end
#100
b1000 '
b0 &
b0 !
b0 %
b0 #
b0 "
b0 $
#200
b10 !
b10 %
b1000 '
b0 &
b1 #
b10000001 "
b10000001 $
#300
b1000 '
b0 &
b10 !
b10 %
b10 #
b1001 "
b1001 $
#400
b1000 '
b0 &
b100 !
b100 %
b11 #
b1100011 "
b1100011 $
#500
b1000 '
b0 &
b11 !
b11 %
b100 #
b1101 "
b1101 $
#600
b1000 '
b0 &
b100 !
b100 %
b101 #
b10001101 "
b10001101 $
#700
b1000 '
b0 &
b100 !
b100 %
b110 #
b1100101 "
b1100101 $
#800
b1000 '
b0 &
b10 !
b10 %
b111 #
b10010 "
b10010 $
#900
b1000 '
b0 &
b1 !
b1 %
b1000 #
b1 "
b1 $
#1000
