

================================================================
== Vitis HLS Report for 'accelerator_Pipeline_VITIS_LOOP_156_9'
================================================================
* Date:           Sun Oct 20 17:38:06 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  30.30 ns|  1.954 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |        4|        4|  0.121 us|  0.121 us|    3|    3|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_156_9  |        2|        2|         1|          1|          1|     2|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.95>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%n_1 = alloca i32 1" [../accelerator.cpp:156]   --->   Operation 4 'alloca' 'n_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%retval_1_0_0_0_0_0_load85 = alloca i32 1"   --->   Operation 5 'alloca' 'retval_1_0_0_0_0_0_load85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%retval_1_0_1_0_0_0_load87 = alloca i32 1"   --->   Operation 6 'alloca' 'retval_1_0_1_0_0_0_load87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%retval_1_1_0_0_0_0_load89 = alloca i32 1"   --->   Operation 7 'alloca' 'retval_1_1_0_0_0_0_load89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%retval_1_1_1_0_0_0_load91 = alloca i32 1"   --->   Operation 8 'alloca' 'retval_1_1_1_0_0_0_load91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%retval_2_0_0_0_0_0_load93 = alloca i32 1"   --->   Operation 9 'alloca' 'retval_2_0_0_0_0_0_load93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%retval_2_0_1_0_0_0_load95 = alloca i32 1"   --->   Operation 10 'alloca' 'retval_2_0_1_0_0_0_load95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%retval_2_1_0_0_0_0_load97 = alloca i32 1"   --->   Operation 11 'alloca' 'retval_2_1_0_0_0_0_load97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%retval_2_1_1_0_0_0_load99 = alloca i32 1"   --->   Operation 12 'alloca' 'retval_2_1_1_0_0_0_load99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%retval_3_0_0_0_0_load101 = alloca i32 1"   --->   Operation 13 'alloca' 'retval_3_0_0_0_0_load101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%retval_3_1_0_0_0_load103 = alloca i32 1"   --->   Operation 14 'alloca' 'retval_3_1_0_0_0_load103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%retval_4_0_0_0_0_load105 = alloca i32 1"   --->   Operation 15 'alloca' 'retval_4_0_0_0_0_load105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%retval_4_1_0_0_0_load107 = alloca i32 1"   --->   Operation 16 'alloca' 'retval_4_1_0_0_0_load107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%mux_case_055_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %mux_case_055"   --->   Operation 17 'read' 'mux_case_055_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%mux_case_156_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %mux_case_156"   --->   Operation 18 'read' 'mux_case_156_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%mux_case_053_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %mux_case_053"   --->   Operation 19 'read' 'mux_case_053_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%mux_case_154_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %mux_case_154"   --->   Operation 20 'read' 'mux_case_154_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mux_case_051_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %mux_case_051"   --->   Operation 21 'read' 'mux_case_051_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%mux_case_152_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %mux_case_152"   --->   Operation 22 'read' 'mux_case_152_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%mux_case_049_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %mux_case_049"   --->   Operation 23 'read' 'mux_case_049_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%mux_case_150_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %mux_case_150"   --->   Operation 24 'read' 'mux_case_150_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%mux_case_047_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %mux_case_047"   --->   Operation 25 'read' 'mux_case_047_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%mux_case_148_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %mux_case_148"   --->   Operation 26 'read' 'mux_case_148_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%mux_case_045_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %mux_case_045"   --->   Operation 27 'read' 'mux_case_045_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%mux_case_146_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %mux_case_146"   --->   Operation 28 'read' 'mux_case_146_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.48ns)   --->   "%store_ln156 = store i2 0, i2 %n_1" [../accelerator.cpp:156]   --->   Operation 29 'store' 'store_ln156' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_159_10"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%n = load i2 %n_1" [../accelerator.cpp:156]   --->   Operation 31 'load' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.62ns)   --->   "%icmp_ln156 = icmp_eq  i2 %n, i2 2" [../accelerator.cpp:156]   --->   Operation 32 'icmp' 'icmp_ln156' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.62ns)   --->   "%add_ln156 = add i2 %n, i2 1" [../accelerator.cpp:156]   --->   Operation 33 'add' 'add_ln156' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln156 = br i1 %icmp_ln156, void %VITIS_LOOP_159_10.split, void %for.end341.exitStub" [../accelerator.cpp:156]   --->   Operation 34 'br' 'br_ln156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%retval_1_0_0_0_0_0_load_1 = load i16 %retval_1_0_0_0_0_0_load85" [../accelerator.cpp:157]   --->   Operation 35 'load' 'retval_1_0_0_0_0_0_load_1' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%retval_1_0_1_0_0_0_load_1 = load i16 %retval_1_0_1_0_0_0_load87" [../accelerator.cpp:157]   --->   Operation 36 'load' 'retval_1_0_1_0_0_0_load_1' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%retval_1_1_0_0_0_0_load_1 = load i16 %retval_1_1_0_0_0_0_load89" [../accelerator.cpp:157]   --->   Operation 37 'load' 'retval_1_1_0_0_0_0_load_1' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%retval_1_1_1_0_0_0_load_1 = load i16 %retval_1_1_1_0_0_0_load91" [../accelerator.cpp:157]   --->   Operation 38 'load' 'retval_1_1_1_0_0_0_load_1' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%retval_2_0_0_0_0_0_load_1 = load i16 %retval_2_0_0_0_0_0_load93" [../accelerator.cpp:157]   --->   Operation 39 'load' 'retval_2_0_0_0_0_0_load_1' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%retval_2_0_1_0_0_0_load_1 = load i16 %retval_2_0_1_0_0_0_load95" [../accelerator.cpp:157]   --->   Operation 40 'load' 'retval_2_0_1_0_0_0_load_1' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%retval_2_1_0_0_0_0_load_1 = load i16 %retval_2_1_0_0_0_0_load97" [../accelerator.cpp:157]   --->   Operation 41 'load' 'retval_2_1_0_0_0_0_load_1' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%retval_2_1_1_0_0_0_load_1 = load i16 %retval_2_1_1_0_0_0_load99" [../accelerator.cpp:157]   --->   Operation 42 'load' 'retval_2_1_1_0_0_0_load_1' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%retval_3_0_0_0_0_load_1 = load i16 %retval_3_0_0_0_0_load101" [../accelerator.cpp:157]   --->   Operation 43 'load' 'retval_3_0_0_0_0_load_1' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%retval_3_1_0_0_0_load_1 = load i16 %retval_3_1_0_0_0_load103" [../accelerator.cpp:157]   --->   Operation 44 'load' 'retval_3_1_0_0_0_load_1' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%retval_4_0_0_0_0_load_1 = load i16 %retval_4_0_0_0_0_load105" [../accelerator.cpp:157]   --->   Operation 45 'load' 'retval_4_0_0_0_0_load_1' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%retval_4_1_0_0_0_load_1 = load i16 %retval_4_1_0_0_0_load107" [../accelerator.cpp:157]   --->   Operation 46 'load' 'retval_4_1_0_0_0_load_1' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specpipeline_ln156 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../accelerator.cpp:156]   --->   Operation 47 'specpipeline' 'specpipeline_ln156' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%speclooptripcount_ln156 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [../accelerator.cpp:156]   --->   Operation 48 'speclooptripcount' 'speclooptripcount_ln156' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln156 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../accelerator.cpp:156]   --->   Operation 49 'specloopname' 'specloopname_ln156' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.62ns)   --->   "%icmp_ln157_1 = icmp_eq  i2 %n, i2 1" [../accelerator.cpp:157]   --->   Operation 50 'icmp' 'icmp_ln157_1' <Predicate = (!icmp_ln156)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.42ns)   --->   "%output_array_new_b1 = select i1 %icmp_ln157_1, i16 %mux_case_146_read, i16 %mux_case_045_read" [../accelerator.cpp:157]   --->   Operation 51 'select' 'output_array_new_b1' <Predicate = (!icmp_ln156)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.62ns)   --->   "%icmp_ln157 = icmp_eq  i2 %n, i2 0" [../accelerator.cpp:157]   --->   Operation 52 'icmp' 'icmp_ln157' <Predicate = (!icmp_ln156)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.42ns)   --->   "%output_array_new_b2 = select i1 %icmp_ln157_1, i16 %mux_case_148_read, i16 %mux_case_047_read" [../accelerator.cpp:158]   --->   Operation 53 'select' 'output_array_new_b2' <Predicate = (!icmp_ln156)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.42ns)   --->   "%output_array_new_w1 = select i1 %icmp_ln157_1, i16 %mux_case_150_read, i16 %mux_case_049_read" [../accelerator.cpp:160]   --->   Operation 54 'select' 'output_array_new_w1' <Predicate = (!icmp_ln156)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.42ns)   --->   "%output_array_new_w1_1 = select i1 %icmp_ln157_1, i16 %mux_case_152_read, i16 %mux_case_051_read" [../accelerator.cpp:160]   --->   Operation 55 'select' 'output_array_new_w1_1' <Predicate = (!icmp_ln156)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.42ns)   --->   "%output_array_new_w2 = select i1 %icmp_ln157_1, i16 %mux_case_154_read, i16 %mux_case_053_read" [../accelerator.cpp:161]   --->   Operation 56 'select' 'output_array_new_w2' <Predicate = (!icmp_ln156)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.42ns)   --->   "%output_array_new_w2_1 = select i1 %icmp_ln157_1, i16 %mux_case_156_read, i16 %mux_case_055_read" [../accelerator.cpp:161]   --->   Operation 57 'select' 'output_array_new_w2_1' <Predicate = (!icmp_ln156)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.42ns)   --->   "%select_ln157 = select i1 %icmp_ln157, i16 %output_array_new_w2, i16 %retval_2_0_0_0_0_0_load_1" [../accelerator.cpp:157]   --->   Operation 58 'select' 'select_ln157' <Predicate = (!icmp_ln156)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.42ns)   --->   "%select_ln157_1 = select i1 %icmp_ln157, i16 %retval_2_1_0_0_0_0_load_1, i16 %output_array_new_w2" [../accelerator.cpp:157]   --->   Operation 59 'select' 'select_ln157_1' <Predicate = (!icmp_ln156)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.42ns)   --->   "%select_ln157_2 = select i1 %icmp_ln157, i16 %output_array_new_w1, i16 %retval_1_0_0_0_0_0_load_1" [../accelerator.cpp:157]   --->   Operation 60 'select' 'select_ln157_2' <Predicate = (!icmp_ln156)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.42ns)   --->   "%select_ln157_3 = select i1 %icmp_ln157, i16 %retval_1_1_0_0_0_0_load_1, i16 %output_array_new_w1" [../accelerator.cpp:157]   --->   Operation 61 'select' 'select_ln157_3' <Predicate = (!icmp_ln156)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.42ns)   --->   "%select_ln157_4 = select i1 %icmp_ln157, i16 %output_array_new_b1, i16 %retval_3_0_0_0_0_load_1" [../accelerator.cpp:157]   --->   Operation 62 'select' 'select_ln157_4' <Predicate = (!icmp_ln156)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.42ns)   --->   "%select_ln157_5 = select i1 %icmp_ln157, i16 %retval_3_1_0_0_0_load_1, i16 %output_array_new_b1" [../accelerator.cpp:157]   --->   Operation 63 'select' 'select_ln157_5' <Predicate = (!icmp_ln156)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.42ns)   --->   "%select_ln157_6 = select i1 %icmp_ln157, i16 %retval_4_1_0_0_0_load_1, i16 %output_array_new_b2" [../accelerator.cpp:157]   --->   Operation 64 'select' 'select_ln157_6' <Predicate = (!icmp_ln156)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.42ns)   --->   "%select_ln157_7 = select i1 %icmp_ln157, i16 %output_array_new_b2, i16 %retval_4_0_0_0_0_load_1" [../accelerator.cpp:157]   --->   Operation 65 'select' 'select_ln157_7' <Predicate = (!icmp_ln156)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.42ns)   --->   "%select_ln157_8 = select i1 %icmp_ln157, i16 %retval_1_1_1_0_0_0_load_1, i16 %output_array_new_w1_1" [../accelerator.cpp:157]   --->   Operation 66 'select' 'select_ln157_8' <Predicate = (!icmp_ln156)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.42ns)   --->   "%select_ln157_9 = select i1 %icmp_ln157, i16 %output_array_new_w1_1, i16 %retval_1_0_1_0_0_0_load_1" [../accelerator.cpp:157]   --->   Operation 67 'select' 'select_ln157_9' <Predicate = (!icmp_ln156)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.42ns)   --->   "%select_ln157_10 = select i1 %icmp_ln157, i16 %retval_2_1_1_0_0_0_load_1, i16 %output_array_new_w2_1" [../accelerator.cpp:157]   --->   Operation 68 'select' 'select_ln157_10' <Predicate = (!icmp_ln156)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.42ns)   --->   "%select_ln157_11 = select i1 %icmp_ln157, i16 %output_array_new_w2_1, i16 %retval_2_0_1_0_0_0_load_1" [../accelerator.cpp:157]   --->   Operation 69 'select' 'select_ln157_11' <Predicate = (!icmp_ln156)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%store_ln157 = store i16 %select_ln157_6, i16 %retval_4_1_0_0_0_load107" [../accelerator.cpp:157]   --->   Operation 70 'store' 'store_ln157' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%store_ln157 = store i16 %select_ln157_7, i16 %retval_4_0_0_0_0_load105" [../accelerator.cpp:157]   --->   Operation 71 'store' 'store_ln157' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%store_ln157 = store i16 %select_ln157_5, i16 %retval_3_1_0_0_0_load103" [../accelerator.cpp:157]   --->   Operation 72 'store' 'store_ln157' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%store_ln157 = store i16 %select_ln157_4, i16 %retval_3_0_0_0_0_load101" [../accelerator.cpp:157]   --->   Operation 73 'store' 'store_ln157' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%store_ln157 = store i16 %select_ln157_10, i16 %retval_2_1_1_0_0_0_load99" [../accelerator.cpp:157]   --->   Operation 74 'store' 'store_ln157' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%store_ln157 = store i16 %select_ln157_1, i16 %retval_2_1_0_0_0_0_load97" [../accelerator.cpp:157]   --->   Operation 75 'store' 'store_ln157' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%store_ln157 = store i16 %select_ln157_11, i16 %retval_2_0_1_0_0_0_load95" [../accelerator.cpp:157]   --->   Operation 76 'store' 'store_ln157' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%store_ln157 = store i16 %select_ln157, i16 %retval_2_0_0_0_0_0_load93" [../accelerator.cpp:157]   --->   Operation 77 'store' 'store_ln157' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%store_ln157 = store i16 %select_ln157_8, i16 %retval_1_1_1_0_0_0_load91" [../accelerator.cpp:157]   --->   Operation 78 'store' 'store_ln157' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%store_ln157 = store i16 %select_ln157_3, i16 %retval_1_1_0_0_0_0_load89" [../accelerator.cpp:157]   --->   Operation 79 'store' 'store_ln157' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%store_ln157 = store i16 %select_ln157_9, i16 %retval_1_0_1_0_0_0_load87" [../accelerator.cpp:157]   --->   Operation 80 'store' 'store_ln157' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%store_ln157 = store i16 %select_ln157_2, i16 %retval_1_0_0_0_0_0_load85" [../accelerator.cpp:157]   --->   Operation 81 'store' 'store_ln157' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.48ns)   --->   "%store_ln156 = store i2 %add_ln156, i2 %n_1" [../accelerator.cpp:156]   --->   Operation 82 'store' 'store_ln156' <Predicate = (!icmp_ln156)> <Delay = 0.48>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln156 = br void %VITIS_LOOP_159_10" [../accelerator.cpp:156]   --->   Operation 83 'br' 'br_ln156' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%retval_1_0_0_0_0_0_load = load i16 %retval_1_0_0_0_0_0_load85"   --->   Operation 84 'load' 'retval_1_0_0_0_0_0_load' <Predicate = (icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%retval_1_0_1_0_0_0_load = load i16 %retval_1_0_1_0_0_0_load87"   --->   Operation 85 'load' 'retval_1_0_1_0_0_0_load' <Predicate = (icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%retval_1_1_0_0_0_0_load = load i16 %retval_1_1_0_0_0_0_load89"   --->   Operation 86 'load' 'retval_1_1_0_0_0_0_load' <Predicate = (icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%retval_1_1_1_0_0_0_load = load i16 %retval_1_1_1_0_0_0_load91"   --->   Operation 87 'load' 'retval_1_1_1_0_0_0_load' <Predicate = (icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%retval_2_0_0_0_0_0_load = load i16 %retval_2_0_0_0_0_0_load93"   --->   Operation 88 'load' 'retval_2_0_0_0_0_0_load' <Predicate = (icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%retval_2_0_1_0_0_0_load = load i16 %retval_2_0_1_0_0_0_load95"   --->   Operation 89 'load' 'retval_2_0_1_0_0_0_load' <Predicate = (icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%retval_2_1_0_0_0_0_load = load i16 %retval_2_1_0_0_0_0_load97"   --->   Operation 90 'load' 'retval_2_1_0_0_0_0_load' <Predicate = (icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%retval_2_1_1_0_0_0_load = load i16 %retval_2_1_1_0_0_0_load99"   --->   Operation 91 'load' 'retval_2_1_1_0_0_0_load' <Predicate = (icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%retval_3_0_0_0_0_load = load i16 %retval_3_0_0_0_0_load101"   --->   Operation 92 'load' 'retval_3_0_0_0_0_load' <Predicate = (icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%retval_3_1_0_0_0_load = load i16 %retval_3_1_0_0_0_load103"   --->   Operation 93 'load' 'retval_3_1_0_0_0_load' <Predicate = (icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%retval_4_0_0_0_0_load = load i16 %retval_4_0_0_0_0_load105"   --->   Operation 94 'load' 'retval_4_0_0_0_0_load' <Predicate = (icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%retval_4_1_0_0_0_load = load i16 %retval_4_1_0_0_0_load107"   --->   Operation 95 'load' 'retval_4_1_0_0_0_load' <Predicate = (icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %retval_4_1_0_0_0_load107_out, i16 %retval_4_1_0_0_0_load"   --->   Operation 96 'write' 'write_ln0' <Predicate = (icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %retval_4_0_0_0_0_load105_out, i16 %retval_4_0_0_0_0_load"   --->   Operation 97 'write' 'write_ln0' <Predicate = (icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %retval_3_1_0_0_0_load103_out, i16 %retval_3_1_0_0_0_load"   --->   Operation 98 'write' 'write_ln0' <Predicate = (icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %retval_3_0_0_0_0_load101_out, i16 %retval_3_0_0_0_0_load"   --->   Operation 99 'write' 'write_ln0' <Predicate = (icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %retval_2_1_1_0_0_0_load99_out, i16 %retval_2_1_1_0_0_0_load"   --->   Operation 100 'write' 'write_ln0' <Predicate = (icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %retval_2_1_0_0_0_0_load97_out, i16 %retval_2_1_0_0_0_0_load"   --->   Operation 101 'write' 'write_ln0' <Predicate = (icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %retval_2_0_1_0_0_0_load95_out, i16 %retval_2_0_1_0_0_0_load"   --->   Operation 102 'write' 'write_ln0' <Predicate = (icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %retval_2_0_0_0_0_0_load93_out, i16 %retval_2_0_0_0_0_0_load"   --->   Operation 103 'write' 'write_ln0' <Predicate = (icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %retval_1_1_1_0_0_0_load91_out, i16 %retval_1_1_1_0_0_0_load"   --->   Operation 104 'write' 'write_ln0' <Predicate = (icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %retval_1_1_0_0_0_0_load89_out, i16 %retval_1_1_0_0_0_0_load"   --->   Operation 105 'write' 'write_ln0' <Predicate = (icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %retval_1_0_1_0_0_0_load87_out, i16 %retval_1_0_1_0_0_0_load"   --->   Operation 106 'write' 'write_ln0' <Predicate = (icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %retval_1_0_0_0_0_0_load85_out, i16 %retval_1_0_0_0_0_0_load"   --->   Operation 107 'write' 'write_ln0' <Predicate = (icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 108 'ret' 'ret_ln0' <Predicate = (icmp_ln156)> <Delay = 0.48>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 30.303ns, clock uncertainty: 2.000ns.

 <State 1>: 1.954ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln156', ../accelerator.cpp:156) of constant 0 on local variable 'n', ../accelerator.cpp:156 [50]  (0.489 ns)
	'load' operation 2 bit ('n', ../accelerator.cpp:156) on local variable 'n', ../accelerator.cpp:156 [53]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln157_1', ../accelerator.cpp:157) [73]  (0.625 ns)
	'select' operation 16 bit ('output_array.new_w2', ../accelerator.cpp:161) [79]  (0.420 ns)
	'select' operation 16 bit ('select_ln157', ../accelerator.cpp:157) [81]  (0.420 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
