<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0"/>
  <title>Verilog HDL Toolkit</title>

  <!-- Basic Metadata -->
  <meta name="author" content="Jagadeesh Mummana" />
  <meta name="description" content="Verilog HDL projects including image processing, neural networks, CORDIC algorithm, and systolic array matrix multiplication." />
  <meta name="keywords" content="Verilog, HDL, VLSI, AI, Neural Networks, Image Processing, Matrix Multiplication, CORDIC, GitHub Projects, Jagadeesh Mummana, FPGA, Digital Design" />

  <!-- Open Graph Metadata -->
  <meta property="og:title" content="Verilog HDL Toolkit for Image Processing and Pattern Recognition - Jagadeesh Mummana" />
  <meta property="og:description" content="Explore HDL-based projects like ImProVe, NeVer, CORDIC algorithm, and systolic array architecture by Jagadeesh Mummana." />
  <meta property="og:type" content="website" />
  <meta property="og:url" content="https://github.com/Mummanajagadeesh" />
  <meta property="og:site_name" content="Jagadeesh's GitHub Projects" />
  <meta property="og:locale" content="en_US" />

  <!-- Twitter Card Metadata -->
  <meta name="twitter:card" content="summary_large_image" />
  <meta name="twitter:title" content="Jagadeesh's Verilog Projects" />
  <meta name="twitter:description" content="Image Processing, Neural Nets, CORDIC, and Matrix Multiplication in Verilog." />

  <!-- Project Metadata -->

  <!-- ImProVe -->
  <meta name="project:ImProVe:name" content="ImProVe" />
  <meta name="project:ImProVe:description" content="Image processing using Verilog" />
  <meta name="project:ImProVe:language" content="Verilog" />
  <meta name="project:ImProVe:stars" content="1" />
  <meta name="project:ImProVe:forks" content="0" />
  <meta name="project:ImProVe:url" content="https://github.com/Mummanajagadeesh/ImProVe" />
  <meta name="project:ImProVe:topics" content="color-transformations, digital-image-processing, filters, verilog-hdl, masks, edge-detection, geometric-transformations, morphological-operators, noise-reduction" />

  <!-- NeVer -->
  <meta name="project:NeVer:name" content="NeVer" />
  <meta name="project:NeVer:description" content="NEural NEtwork on VERilog" />
  <meta name="project:NeVer:language" content="Verilog" />
  <meta name="project:NeVer:stars" content="1" />
  <meta name="project:NeVer:forks" content="0" />
  <meta name="project:NeVer:url" content="https://github.com/Mummanajagadeesh/NeVer" />
  <meta name="project:NeVer:topics" content="ai, ml, verilog, bash, colab, digital-design, vlsi-design, edge-inference, tcl, makefile" />

  <!-- CORDIC -->
  <meta name="project:CORDIC:name" content="cordic-algorithm-verilog" />
  <meta name="project:CORDIC:description" content="CORDIC algorithm implementation in Verilog for efficient estimation of mathematical functions" />
  <meta name="project:CORDIC:language" content="Verilog" />
  <meta name="project:CORDIC:stars" content="1" />
  <meta name="project:CORDIC:forks" content="0" />
  <meta name="project:CORDIC:url" content="https://github.com/Mummanajagadeesh/cordic-algorithm-verilog" />
  <meta name="project:CORDIC:topics" content="cordic, trigonometric-functions, exponential, logarithmic, cube-root, square-root, math-functions, verilog-hdl" />

  <!-- Systolic Array -->
  <meta name="project:Systolic:name" content="systolic-array-matrix-multiplication" />
  <meta name="project:Systolic:description" content="Hardware-accelerated matrix multiplication using a systolic array architecture" />
  <meta name="project:Systolic:language" content="Verilog" />
  <meta name="project:Systolic:stars" content="0" />
  <meta name="project:Systolic:forks" content="0" />
  <meta name="project:Systolic:url" content="https://github.com/Mummanajagadeesh/systolic-array-matrix-multiplication" />
  <meta name="project:Systolic:topics" content="systolic-arrays, matrix-multiplication, hardware-inference, processing-element, inference, hdl" />

  <!-- Favicon -->
  <link rel="icon" href="https://avatars.githubusercontent.com/u/75290381?v=4" />


  <style>
    :root {
      --bg-color: #0d1117; /* GitHub dark theme bg */
      --text-color: #c9d1d9; /* GitHub text color */
    }

    body {
      background-color: var(--bg-color);
      color: var(--text-color);
      font-family: monospace;
      line-height: 1.6;
      margin: 0;
      padding: 0;
    }

    .container {
      max-width: 960px;
      margin: 0 auto;
      padding: 40px 20px;
    }

    a {
      color: #58a6ff; /* GitHub link blue */
      text-decoration: none;
    }

    .theme-toggle {
      position: fixed;
      top: 20px;
      right: 20px;
      width: 60px;
      height: 30px;
      background-color: #30363d;
      border-radius: 30px;
      cursor: pointer;
      display: flex;
      align-items: center;
      justify-content: space-between;
      padding: 5px 10px;
      font-size: 1rem;
      color: #c9d1d9;
    }

    h1 {
      font-size: 2.5em;
      margin-bottom: 0.5em;
    }

    h2 {
      font-size: 1.5em;
      margin-top: 2em;
    }

    img {
      max-width: 100%;
    }

    table {
      width: 100%;
      border-spacing: 20px;
    }

    td {
      text-align: center;
    }

    blockquote {
      border-left: 4px solid #30363d;
      margin: 1em 0;
      padding-left: 1em;
      color: #8b949e;
    }
    
    code {
      background-color: #2f363d;
      padding: 2px 4px;
      border-radius: 3px;
      font-family: 'Courier New', Courier, monospace;
      font-size: 0.95em;
    }

    h1 a {
      color: #58a6ff; /* GitHub-style blue */
      text-decoration: none;
    }
    
    h1 a:hover {
      text-decoration: underline;
    }

    h3 a:hover {
      text-decoration: underline;
    }


    img:hover {
      transform: scale(1.03);
      box-shadow: 0 4px 20px rgba(0, 0, 0, 0.4);
      transition: transform 0.2s ease, box-shadow 0.2s ease;
    }

  </style>
</head>
<body>
<a href="https://github.com/Mummanajagadeesh#:~:text=Verilog%20HDL%20Toolkit%20for%20Image%20Processing%20and%20Pattern%20Recognition" target="_blank" style="position: fixed; top: 20px; right: 20px;">
  <img src="https://cdn-icons-png.flaticon.com/512/733/733553.png" alt="GitHub" width="32" height="32">
</a>
  <div class="container">


    <h1>
      <a href="https://mummanajagadeesh.github.io/projects/improve/subprojects" rel="nofollow">
        Verilog HDL Toolkit for Image Processing and Pattern RecognitionðŸ”—
      </a>
    </h1>


    <blockquote><p><strong>" I tried to ImProVe, but NeVer really did â€” so I MOVe-d on Â¯\_(ãƒ„)_/Â¯ "</strong></p></blockquote>

    <table>
      <tr>
        <td>
          <a href="https://github.com/Mummanajagadeesh/ImProVe">
            <img src="https://raw.githubusercontent.com/Mummanajagadeesh/Mummanajagadeesh/main/repos/improve-dark.svg" alt="ImProVe GitHub repo card">
          </a>
        </td>
        <td>
          <a href="https://github.com/Mummanajagadeesh/NeVer">
            <img src="https://raw.githubusercontent.com/Mummanajagadeesh/Mummanajagadeesh/main/repos/never-dark.svg" alt="NeVer GitHub repo card">
          </a>
        </td>
      </tr>
    </table>

    <h2>ImProVe - IMage PROcessing using VErilog</h2>
    <p>A collection of image processing algorithms implemented in Verilog, including geometric transformations, color space conversions, and foundational operations.</p>

    <h2>NeVer - NEural NEtwork on VERilog</h2>
    <p>A hardware-implemented multi-layer perceptron (MLP) neural network in Verilog for character recognition using EMNIST and MNIST datasets.</p>

    <h2>MOVe â€“ Math Ops in VErilog</h2>
<table>
  <tr>
    <td>
      <a href="https://github.com/Mummanajagadeesh/cordic-algorithm-verilog">
        <img src="https://raw.githubusercontent.com/Mummanajagadeesh/Mummanajagadeesh/main/repos/cordic-algorithm-verilog-dark.svg" alt="CORDIC Algorithm GitHub repo">
      </a>
    </td>
    <td>
      <a href="https://github.com/Mummanajagadeesh/systolic-array-matrix-multiplication">
        <img src="https://raw.githubusercontent.com/Mummanajagadeesh/Mummanajagadeesh/main/repos/systolic-array-matrix-multiplication-dark.svg" alt="Systolic Array GitHub repo">
      </a>
    </td>
  </tr>
</table>

<!-- Third item displayed separately -->
<div>
  <a href="https://github.com/Mummanajagadeesh/alternate-numerical-notations-for-riscv">
    <img src="https://raw.githubusercontent.com/Mummanajagadeesh/Mummanajagadeesh/main/repos/alternate-numerical-notations-for-riscv-dark.svg" alt="Alternate Numerical Notations GitHub repo">
  </a>
</div>


<ul>
  <li>
    <p><strong>CORDIC Algorithm</strong> â€“ Implements Coordinate Rotation Digital Computer (CORDIC) algorithms in Verilog for efficient hardware-based calculation of sine, cosine, tangent, square root, magnitude, and more.</p>
  </li>
  <li>
    <p><strong>Systolic Array Matrix Multiplication</strong> â€“ Verilog implementation of matrix multiplication using systolic arrays to enable parallel computation and hardware-level performance optimization. Each processing element leverages a Multiply-Accumulate (MAC) unit for core operations.</p>
  </li>
  <li>
    <p><strong>Multiply-Accumulate Unit</strong> â€“ The MAC unit uses Boothâ€™s algorithm for efficient signed multiplication and a Kogge-Stone adder for fast, parallel addition. Booth reduces operation count by encoding the multiplier, while Kogge-Stone ensures low-latency summation through parallel carry computation. Together, they enable compute-heavy multiply-accumulate operations in a compact and optimized form.</p>
  </li>
  <li>
    <p><strong>Posit Arithmetic (Python)</strong> â€“ Currently using fixed-point arithmetic; considering Posit as an alternative to IEEE 754 for better precision and dynamic range. Still working through the trade-off.</p>
  </li>
</ul>

<br>

    <p><strong>Storage and Buffer Modules</strong></p>

      <ul>
        <li>
          <p><strong>RAM1KB</strong> â€“ A 1KB (1024 x 8-bit) memory module in Verilog with write-once locking for even addresses. Includes a randomized testbench.</p>
        </li>
        <li>
          <p><strong>FIFO Buffer</strong> â€“ Not started. Planned as a synchronous FIFO with fixed depth, single clock domain, and standard full/empty flag logic.</p>
        </li>
      </ul>

    <h2>Project Overview</h2>
    <h3>
      Verilog HDL Toolkit for Image Processing and Pattern Recognition | 
      <a href="https://mummanajagadeesh.github.io/projects/improve/subprojects" rel="nofollow">LinkðŸ”—</a>
    </h3>
<em>Click the link above to know more about implementation details, project structure, and more. Details can be found on my site</em>
    <p><strong>Duration:</strong> Individual, Ongoing</p>
    <p><strong>Tools:</strong> Verilog (Icarus Verilog, Xilinx Vivado) | Python (OpenCV, NumPy, Tkinter) | Scripting (TCL, Perl)</p>

    <ul>
      <li><strong>Designed <code>image processing algorithms</code> (e.g., edge detection, geometric & color transforms, noise reduction) in Verilog, utilizing <code>hardware optimized math</code> techniques to maximize computational efficiency. These algorithms were fine-tuned for <code>low-latency</code> preprocessing in embedded vision SoCs.</strong></li>
      <li><strong>Implemented a <code>64-bit 3-layer perceptron</code> (<code>MLP 784-256-128-62</code>) for Extended-MNIST Character Recognition (<code>62 classes, âˆ¼124k samples</code>) using an FSM-controlled neural network in Verilog. This implementation achieved <code>&gt;90% training accuracy</code> (<code>&gt;75% simulation accuracy</code>) with <code>~1.5s inference latency</code> (in simulation). A full end-to-end preprocessing and inference workflow was developed.</strong></li>
      <li><strong>Automated model <code>inference</code> and <code>performance metric</code> evaluation via Tcl/Perl scripts (executing Python and Icarus Verilog commands). Additionally, a real-time Tkinter GUI was created for test user input.</strong></li>
      <li><strong>Now working on a lightweight CNN accelerator for <code>image classification</code> on <code>CIFAR-10</code> with a focus on making it hardware-friendly</strong></li>
    </ul>
  </div>

</body>
</html>
