<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE us-patent-application SYSTEM "us-patent-application-v46-2022-02-17.dtd" [ ]><us-patent-application lang="EN" dtd-version="v4.6 2022-02-17" file="US20230005952A1-20230105.XML" status="PRODUCTION" id="us-patent-application" country="US" date-produced="20221221" date-publ="20230105"><us-bibliographic-data-application lang="EN" country="US"><publication-reference><document-id><country>US</country><doc-number>20230005952</doc-number><kind>A1</kind><date>20230105</date></document-id></publication-reference><application-reference appl-type="utility"><document-id><country>US</country><doc-number>17545544</doc-number><date>20211208</date></document-id></application-reference><us-application-series-code>17</us-application-series-code><priority-claims><priority-claim sequence="01" kind="national"><country>KR</country><doc-number>10-2021-0087392</doc-number><date>20210702</date></priority-claim></priority-claims><classifications-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>11582</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>11556</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>25</main-group><subgroup>065</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>25</main-group><subgroup>18</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>00</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>25</main-group><subgroup>00</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr></classifications-ipcr><classifications-cpc><main-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>11582</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></main-cpc><further-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>27</main-group><subgroup>11556</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>25</main-group><subgroup>0657</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>25</main-group><subgroup>18</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>24</main-group><subgroup>08</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>24</main-group><subgroup>80</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>25</main-group><subgroup>50</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>08145</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>80895</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>80896</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2924</main-group><subgroup>1431</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2924</main-group><subgroup>14511</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></further-cpc></classifications-cpc><invention-title id="d2e61">SEMICONDUCTOR MEMORY DEVICE AND MANUFACTURING METHOD OF SEMICONDUCTOR MEMORY DEVICE</invention-title><us-parties><us-applicants><us-applicant sequence="00" app-type="applicant" designation="us-only" applicant-authority-category="assignee"><addressbook><orgname>SK hynix Inc.</orgname><address><city>Icheon-si Gyeonggi-do</city><country>KR</country></address></addressbook><residence><country>KR</country></residence></us-applicant></us-applicants><inventors><inventor sequence="00" designation="us-only"><addressbook><last-name>CHOI</last-name><first-name>Eun Seok</first-name><address><city>Icheon-si Gyeonggi-do</city><country>KR</country></address></addressbook></inventor><inventor sequence="01" designation="us-only"><addressbook><last-name>KIM</last-name><first-name>Seo Hyun</first-name><address><city>Icheon-si Gyeonggi-do</city><country>KR</country></address></addressbook></inventor><inventor sequence="02" designation="us-only"><addressbook><last-name>LEE</last-name><first-name>Dong Hwan</first-name><address><city>Icheon-si Gyeonggi-do</city><country>KR</country></address></addressbook></inventor></inventors></us-parties><assignees><assignee><addressbook><orgname>SK hynix Inc.</orgname><role>03</role><address><city>Icheon-si Gyeonggi-do</city><country>KR</country></address></addressbook></assignee></assignees></us-bibliographic-data-application><abstract id="abstract"><p id="p-0001" num="0000">There are provided a semiconductor memory device and a manufacturing method of the same. The semiconductor memory device includes: a stack structure including conductive patterns and interlayer insulating layers, which are alternately stacked in a first direction; a channel layer penetrating the stack structure; a first semiconductor layer disposed on the stack structure, the first semiconductor layer including a first impurity of a first conductivity type; a second semiconductor layer disposed on the first semiconductor layer, the second semiconductor layer including a well region with a second impurity of a second conductivity type, wherein the second conductivity type is different from the first conductivity type; and a memory layer between the channel layer and the stack structure.</p></abstract><drawings id="DRAWINGS"><figure id="Fig-EMI-D00000" num="00000"><img id="EMI-D00000" he="171.03mm" wi="148.25mm" file="US20230005952A1-20230105-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00001" num="00001"><img id="EMI-D00001" he="173.99mm" wi="140.97mm" file="US20230005952A1-20230105-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00002" num="00002"><img id="EMI-D00002" he="163.32mm" wi="104.48mm" file="US20230005952A1-20230105-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00003" num="00003"><img id="EMI-D00003" he="169.76mm" wi="149.69mm" file="US20230005952A1-20230105-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00004" num="00004"><img id="EMI-D00004" he="160.36mm" wi="95.59mm" file="US20230005952A1-20230105-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00005" num="00005"><img id="EMI-D00005" he="176.45mm" wi="94.06mm" file="US20230005952A1-20230105-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00006" num="00006"><img id="EMI-D00006" he="188.47mm" wi="150.11mm" file="US20230005952A1-20230105-D00006.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00007" num="00007"><img id="EMI-D00007" he="188.47mm" wi="150.28mm" file="US20230005952A1-20230105-D00007.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00008" num="00008"><img id="EMI-D00008" he="172.80mm" wi="107.10mm" file="US20230005952A1-20230105-D00008.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00009" num="00009"><img id="EMI-D00009" he="177.88mm" wi="122.43mm" file="US20230005952A1-20230105-D00009.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00010" num="00010"><img id="EMI-D00010" he="128.95mm" wi="129.96mm" file="US20230005952A1-20230105-D00010.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00011" num="00011"><img id="EMI-D00011" he="128.10mm" wi="148.34mm" file="US20230005952A1-20230105-D00011.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00012" num="00012"><img id="EMI-D00012" he="183.98mm" wi="140.46mm" file="US20230005952A1-20230105-D00012.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00013" num="00013"><img id="EMI-D00013" he="186.52mm" wi="140.63mm" file="US20230005952A1-20230105-D00013.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00014" num="00014"><img id="EMI-D00014" he="198.37mm" wi="130.81mm" file="US20230005952A1-20230105-D00014.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00015" num="00015"><img id="EMI-D00015" he="148.84mm" wi="130.30mm" file="US20230005952A1-20230105-D00015.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00016" num="00016"><img id="EMI-D00016" he="136.91mm" wi="130.30mm" file="US20230005952A1-20230105-D00016.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00017" num="00017"><img id="EMI-D00017" he="144.86mm" wi="130.64mm" file="US20230005952A1-20230105-D00017.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00018" num="00018"><img id="EMI-D00018" he="144.86mm" wi="131.57mm" file="US20230005952A1-20230105-D00018.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00019" num="00019"><img id="EMI-D00019" he="158.83mm" wi="130.56mm" file="US20230005952A1-20230105-D00019.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00020" num="00020"><img id="EMI-D00020" he="219.88mm" wi="137.75mm" file="US20230005952A1-20230105-D00020.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure></drawings><description id="description"><?summary-of-invention description="Summary of Invention" end="lead"?><heading id="h-0001" level="1">CROSS-REFERENCE TO RELATED APPLICATION</heading><p id="p-0002" num="0001">The present application claims priority under 35 U.S.C. &#xa7; 119(a) to Korean patent application number 10-2021-0087392, filed on Jul. 2, 2021, in the Korean Intellectual Property Office, the entire disclosure of which is incorporated herein by reference.</p><heading id="h-0002" level="1">BACKGROUND</heading><heading id="h-0003" level="1">1. Technical Field</heading><p id="p-0003" num="0002">The present disclosure generally relates to a semiconductor memory device and a manufacturing method of the semiconductor memory device, and more particularly, to a three-dimensional semiconductor memory device and a manufacturing method of the three-dimensional semiconductor memory device.</p><heading id="h-0004" level="1">2. Related Art</heading><p id="p-0004" num="0003">A semiconductor memory device includes memory cells capable of storing data. A three-dimensional semiconductor memory device may include a three-dimensional memory cell array.</p><p id="p-0005" num="0004">Various operations of memory cells are controlled by a peripheral circuit structure. The three-dimensional semiconductor memory device may include a peripheral circuit structure overlapping with the three-dimensional memory cell array. Due to structural limitation and limitation of manufacturing processes, an erase operation for erasing data that is stored in a memory cell may be limited to a gate induced drain leakage (GIDL) scheme using a GIDL current. The erase operation using the GIDL scheme is performed based on minority carriers, and therefore, the reliability of the erase operation may deteriorate.</p><heading id="h-0005" level="1">SUMMARY</heading><p id="p-0006" num="0005">In accordance with an aspect of the present disclosure, there is provided a semiconductor memory device including: a stack structure including conductive patterns and interlayer insulating layers, which are alternately stacked in a first direction; a channel layer penetrating the stack structure; a first semiconductor layer disposed on the stack structure, the first semiconductor layer including a first impurity of a first conductivity type; a second semiconductor layer disposed on the first semiconductor layer, the second semiconductor layer including a well region with a second impurity of a second conductivity type, wherein the second conductivity type is different from the first conductivity type; and a memory layer between the channel layer and the stack structure, wherein the channel layer is in direct contact with the first semiconductor layer and well region of the second semiconductor layer.</p><p id="p-0007" num="0006">In accordance with another aspect of the present disclosure, there is provided a method of manufacturing a semiconductor memory device, the method including: forming a cell plug with a memory layer that extends along a surface of a channel hole and a channel layer that is disposed on the memory layer in the channel hole, wherein the channel hole penetrates conductive patterns and interlayer insulating layers, which are alternately stacked on a substrate, and extends into the substrate; removing the substrate to expose a portion of the memory layer; removing the exposed portion of the memory layer to expose a portion of the channel layer; forming a first semiconductor layer that surrounds the exposed portion of the channel layer, the first semiconductor layer including a first impurity of a first conductivity type; and forming a second semiconductor layer on the first semiconductor layer, the second semiconductor layer including a well region in direct contact with the first semiconductor layer and the channel layer, wherein the well region of the second semiconductor layer includes a second impurity of a second conductivity type, the second conductivity type being different from the first conductivity type.</p><?summary-of-invention description="Summary of Invention" end="tail"?><?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?><description-of-drawings><heading id="h-0006" level="1">BRIEF DESCRIPTION OF THE DRAWINGS</heading><p id="p-0008" num="0007">Example embodiments will now be described more fully hereinafter with reference to the accompanying drawings; however, they may be embodied in different forms and should not be construed as being limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be enabling to those skilled in the art.</p><p id="p-0009" num="0008">In the drawing figures, dimensions may be exaggerated for clarity of illustration. It will be understood that when an element is referred to as being &#x201c;between&#x201d; two elements, it can be the only element between the two elements, or one or more intervening elements may also be present. Like reference numerals refer to like elements throughout.</p><p id="p-0010" num="0009"><figref idref="DRAWINGS">FIG. <b>1</b></figref> is a block diagram illustrating a semiconductor memory device in accordance with an embodiment of the present disclosure.</p><p id="p-0011" num="0010"><figref idref="DRAWINGS">FIG. <b>2</b></figref> is a view illustrating an embodiment of an arrangement of a memory cells array and a peripheral circuit structure, which are shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref>.</p><p id="p-0012" num="0011"><figref idref="DRAWINGS">FIG. <b>3</b></figref> is a perspective view illustrating an embodiment of the memory cell array, shown in <figref idref="DRAWINGS">FIG. <b>2</b></figref>.</p><p id="p-0013" num="0012"><figref idref="DRAWINGS">FIG. <b>4</b></figref> is a plan view illustrating an embodiment of a second semiconductor layer, shown in <figref idref="DRAWINGS">FIG. <b>3</b></figref>.</p><p id="p-0014" num="0013"><figref idref="DRAWINGS">FIGS. <b>5</b>A and <b>5</b>B</figref> are plan views illustrating a well pickup region and a source pickup region of the second semiconductor layer in accordance with an embodiment of the present disclosure.</p><p id="p-0015" num="0014"><figref idref="DRAWINGS">FIGS. <b>6</b>A and <b>6</b>B</figref> are sectional views illustrating a semiconductor memory device in accordance with an embodiment of the present disclosure.</p><p id="p-0016" num="0015"><figref idref="DRAWINGS">FIG. <b>7</b></figref> is an enlarged sectional view illustrating region AR<b>1</b>, shown in <figref idref="DRAWINGS">FIG. <b>6</b>B</figref>.</p><p id="p-0017" num="0016"><figref idref="DRAWINGS">FIGS. <b>8</b>A and <b>8</b>B</figref> are sectional views illustrating a process of forming a circuit structure in accordance with an embodiment of the present disclosure.</p><p id="p-0018" num="0017"><figref idref="DRAWINGS">FIGS. <b>9</b>A and <b>9</b>B</figref> are sectional views illustrating a method of forming a preliminary memory array in accordance with an embodiment of the present disclosure.</p><p id="p-0019" num="0018"><figref idref="DRAWINGS">FIGS. <b>10</b>A and <b>10</b>B</figref> are sectional views illustrating a bonding process.</p><p id="p-0020" num="0019"><figref idref="DRAWINGS">FIGS. <b>11</b>A and <b>11</b>B</figref> are sectional views illustrating subsequent processes for region AR<b>2</b>, shown in <figref idref="DRAWINGS">FIG. <b>10</b>A</figref>, and region AR<b>3</b>, shown in <figref idref="DRAWINGS">FIG. <b>10</b>B</figref>.</p><p id="p-0021" num="0020"><figref idref="DRAWINGS">FIGS. <b>12</b> to <b>14</b></figref> are sectional views illustrating an embodiment of subsequent processes perform on the region AR<b>3</b>, shown in <figref idref="DRAWINGS">FIG. <b>10</b>B</figref>, after the process, shown in <figref idref="DRAWINGS">FIG. <b>11</b></figref>.</p><p id="p-0022" num="0021"><figref idref="DRAWINGS">FIGS. <b>15</b>A and <b>15</b>B</figref> are sectional views illustrating an embodiment of subsequent processes performed on the region AR<b>2</b>, shown in <figref idref="DRAWINGS">FIG. <b>10</b>A</figref>, and the region AR<b>3</b>, shown in <figref idref="DRAWINGS">FIG. <b>10</b>B</figref>, after the process, shown in <figref idref="DRAWINGS">FIG. <b>14</b></figref>.</p><p id="p-0023" num="0022"><figref idref="DRAWINGS">FIG. <b>16</b></figref> is a sectional view illustrating an embodiment of a subsequent process performed on the region AR<b>3</b>, shown in <figref idref="DRAWINGS">FIG. <b>10</b>B</figref>, after the process, shown in <figref idref="DRAWINGS">FIG. <b>15</b>B</figref>, and <figref idref="DRAWINGS">FIG. <b>17</b></figref> is a sectional view illustrating an embodiment of a subsequent process performed on the region AR<b>2</b>, shown in <figref idref="DRAWINGS">FIG. <b>10</b>A</figref>, after the process, shown in <figref idref="DRAWINGS">FIG. <b>15</b>A</figref>.</p><p id="p-0024" num="0023"><figref idref="DRAWINGS">FIGS. <b>18</b>A and <b>18</b>B</figref> are sectional views illustrating an embodiment of subsequent processes performed on the region AR<b>2</b>, shown in <figref idref="DRAWINGS">FIG. <b>10</b>A</figref>, and the region AR<b>3</b>, shown in <figref idref="DRAWINGS">FIG. <b>10</b>B</figref>, after the processes, shown in <figref idref="DRAWINGS">FIGS. <b>16</b> and <b>17</b></figref>.</p><p id="p-0025" num="0024"><figref idref="DRAWINGS">FIGS. <b>19</b> and <b>20</b></figref> are sectional views illustrating an embodiment of subsequent processes performed after the process, shown in <figref idref="DRAWINGS">FIG. <b>13</b></figref>.</p><p id="p-0026" num="0025"><figref idref="DRAWINGS">FIG. <b>21</b></figref> is a block diagram illustrating a configuration of a memory system in accordance with an embodiment of the present disclosure.</p><p id="p-0027" num="0026"><figref idref="DRAWINGS">FIG. <b>22</b></figref> is a block diagram illustrating a configuration of a computing system in accordance with an embodiment of the present disclosure.</p></description-of-drawings><?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?><?detailed-description description="Detailed Description" end="lead"?><heading id="h-0007" level="1">DETAILED DESCRIPTION</heading><p id="p-0028" num="0027">Specific structural and functional descriptions disclosed herein are merely illustrative for the purpose of describing embodiments according to the concept of the present disclosure. Embodiments according to the concept of the present disclosure can be implemented in various forms, and they should not be construed as being limited to the specific embodiments set forth herein.</p><p id="p-0029" num="0028">It will be understood that, although the terms &#x201c;first&#x201d;, &#x201c;second&#x201d;, etc. may be used herein to describe various elements, these elements are not limited by these terms. These terms are used for distinguishing one element from another element and not to suggest a number or order of elements.</p><p id="p-0030" num="0029">Embodiments provide a semiconductor memory device with improved operational reliability and a manufacturing method of the semiconductor memory device.</p><p id="p-0031" num="0030"><figref idref="DRAWINGS">FIG. <b>1</b></figref> is a block diagram illustrating a semiconductor memory device in accordance with an embodiment of the present disclosure.</p><p id="p-0032" num="0031">Referring to <figref idref="DRAWINGS">FIG. <b>1</b></figref>, the semiconductor memory device <b>100</b> may include a peripheral circuit structure <b>190</b> and a memory cell array <b>110</b>.</p><p id="p-0033" num="0032">The peripheral circuit structure <b>190</b> may be configured to perform a program operation and a verify operation, which are used to store data in the memory cell array <b>110</b>, a read operation for outputting data that is stored in the memory cell array <b>110</b>, and an erase operation for erasing data that is stored in the memory cell array <b>110</b>. The peripheral circuit structure <b>190</b> may include an input/output circuit <b>180</b>, a control circuit <b>150</b>, a voltage generating circuit <b>130</b>, a row decoder <b>120</b>, a column decoder <b>170</b>, a page buffer <b>160</b>, and a source line driver <b>140</b>.</p><p id="p-0034" num="0033">The memory cell array <b>110</b> may include a plurality of memory cell strings. Each memory cell string may include a plurality of memory cells in which data is stored. Each memory cell may store data of a single bit or two or more bits. The plurality of memory cells may be connected in series through a channel layer. The channel layer may be connected to the page buffer <b>160</b> via a bit line BL, corresponding thereto. The channel layer may be connected to a first semiconductor layer and a second semiconductor layer. The first semiconductor layer may be provided as a source region that is doped with a first impurity of a first conductivity type. The second semiconductor layer may include a well region with a second impurity of a second conductivity type different from the first conductivity type. The channel layer might not only be in direct contact with the first semiconductor layer that is provided as the source region but also be in direct contact with the well region of the second semiconductor layer. The first conductivity type may be an n type, and the second conductivity type may be a p type.</p><p id="p-0035" num="0034">The input/output circuit <b>180</b> may transfer, to the control logic <b>150</b>, a command CMD and an address ADD, which are transferred from an external device of the memory device <b>100</b> (e.g., a memory controller). The input/output circuit <b>180</b> may exchange data DATA with the external device and the column decoder <b>170</b>.</p><p id="p-0036" num="0035">The control logic <b>150</b> may output an operation signal OP_S, a row address RADD, a source line control signal SL_S, a page buffer control signal PB_S, and a column address CADD in response to the command CMD and the address ADD.</p><p id="p-0037" num="0036">The voltage generating circuit <b>130</b> may generate various operating voltages Vop that are used for a program operation, a verify operation, a read operation, and an erase operation in response to the operation signal OP_S. The voltage generating circuit <b>130</b> may transmit an erase voltage Vers to the memory cell array <b>110</b> during an erase operation in response to the operation signal OP_S. During the erase operation, the erase voltage Vers may be transferred to the second semiconductor layer of the memory cell array <b>110</b>. The second semiconductor layer may supply holes as majority carriers to the channel layer during the erase operation.</p><p id="p-0038" num="0037">The row decoder <b>120</b> may be connected to the memory cell array <b>110</b> through a drain select line DSL, a word line WL, and a source select line SSL. The row decoder <b>120</b> may transfer the plurality of operating voltages Vop to a plurality of drain select lines DSL, a plurality of word lines WL, and a plurality of source select lines SSL in response to the row address RADD.</p><p id="p-0039" num="0038">The column decoder <b>170</b> may transmit data DATA input from the input/output circuit <b>180</b> to the page buffer <b>160</b> or transmit data DATA that is stored in the page buffer <b>160</b> to the input/output circuit <b>180</b>, in response to the column address CADD. The column decoder <b>170</b> may exchange data DATA with the input/output circuit <b>180</b> through a column line CLL. The column decoder <b>170</b> may exchange data DATA with the page buffer <b>160</b> through a data line DTL.</p><p id="p-0040" num="0039">The page buffer <b>160</b> may be connected to the memory cell array <b>110</b> through a bit line BL. The page buffer <b>160</b> may temporarily store data DATA that is received through the bit line BL in response to the page buffer control signal PB_S. The page buffer <b>160</b> may sense a voltage or current of the bit line BL in a read operation.</p><p id="p-0041" num="0040">The source line driver <b>140</b> may transmit a source voltage Vsl to the memory cell array <b>110</b> in response to the source line control signal SL_S. In an embodiment, the source line driver <b>140</b> may supply a source voltage Vsl that is discharged to the source region of the memory cell array <b>110</b> during a read operation or a verify operation. In an embodiment, the source voltage Vsl for discharge may be a ground voltage.</p><p id="p-0042" num="0041"><figref idref="DRAWINGS">FIG. <b>2</b></figref> is a view illustrating an embodiment of an arrangement of the memory cells array and the peripheral circuit structure, which are shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref>.</p><p id="p-0043" num="0042">Referring to <figref idref="DRAWINGS">FIG. <b>2</b></figref>, the peripheral circuit structure <b>190</b> of the semiconductor memory device <b>100</b> may include a region that overlaps with the memory cell array <b>110</b>. The direction in which the peripheral circuit structure <b>190</b> faces the memory cell array <b>110</b> may be defined as a first direction. In an embodiment, the peripheral circuit structure <b>190</b> may face the memory cell array <b>110</b> in a Z-axis direction of an XYZ coordinate system. The peripheral circuit structure <b>190</b> may be connected to the first semiconductor layer, the second semiconductor layer, a plurality of bit lines, the plurality of drain select lines, the plurality of word lines, and the plurality of source select lines.</p><p id="p-0044" num="0043"><figref idref="DRAWINGS">FIG. <b>3</b></figref> is a perspective view illustrating an embodiment of the memory cell array, shown in <figref idref="DRAWINGS">FIG. <b>2</b></figref>.</p><p id="p-0045" num="0044">Referring to <figref idref="DRAWINGS">FIG. <b>3</b></figref>, the memory cell array <b>110</b> may include a plurality of bit lines BL, a plurality of cell plugs CPL that are connected to the plurality of bit lines BL, a plurality of conductive patterns DSL, SSL, and WL that surrounds the plurality of cell plugs CPL, and a first semiconductor layer SEL<b>1</b> and a second semiconductor layer SEL<b>2</b>, which are disposed on the plurality of conductive patterns DSL, SSL, and WL.</p><p id="p-0046" num="0045">A memory cell string may be defined along each cell plug CPL. The cell plug CPL may extend in a first direction (e.g., the Z-axis direction).</p><p id="p-0047" num="0046">The plurality of conductive patterns DSL, SSL, and WL may include a plurality of drain select lines DSL, a plurality of word lines WL, and a plurality of source select lines SSL. The plurality of drain select lines DSL may be disposed above the plurality of bit lines BL and may be disposed in at least one layer. The plurality of drain select lines DSL at the same level may be isolated from each other by a plurality of slits SI and a plurality of drain isolation slits DSI. The plurality of word lines WL may be disposed above the plurality of drain select lines DSL and may be disposed in a plurality of layers spaced apart from each other in the first direction (e.g., the Z-axis direction). The plurality of slits SI may extend between adjacent word lines WL at the same level. The plurality of source select lines SSL may be disposed above the plurality of word lines WL and may be disposed in at least one layer. The plurality of slits SI may extend between adjacent source select lines SSL at the same level.</p><p id="p-0048" num="0047">Each drain select line DSL may be used as a gate electrode of a drain select transistor. Each word line WL may be used as a gate electrode of a memory cell. Each source select line SSL may be used as a gate electrode of a source select line.</p><p id="p-0049" num="0048">The plurality of conductive patterns DSL, SSL, and WL may extend in a direction intersecting the bit line BL. In an embodiment, the drain select line DSL, the word line WL, and the source select line SSL may extend in an X-axis direction of the XYZ coordinate system, and the bit line BL may extend in a Y-axis direction of the XYZ coordination system.</p><p id="p-0050" num="0049">The first semiconductor layer SEL<b>1</b> may be disposed on the plurality of source select lines SSL. The second semiconductor layer SEL<b>2</b> may be disposed on the first semiconductor layer SELL Each of the first semiconductor layer SEL<b>1</b> and the second semiconductor layer SEL<b>2</b> may extend along an X-Y plane of the XYZ coordinate system.</p><p id="p-0051" num="0050">The first semiconductor layer SEL<b>1</b> may be used as a source region that provides a current moving path between a channel layer of the cell plug CPL and a discharge circuit of the source line driver <b>140</b> during a read operation or a verify operation of a memory cell. The first semiconductor layer SEL<b>1</b> that is provided as the source region may include a first impurity of a first conductivity type. The first conductivity type may be an n type.</p><p id="p-0052" num="0051">The second semiconductor layer SEL<b>2</b> may be in contact with a top surface of the first semiconductor layer SELL The second semiconductor layer SEL<b>2</b> may include a well region in direct contact with the first semiconductor layer SELL The second semiconductor layer SEL<b>2</b> may include a source pickup region and a well pickup region in addition to the well region. The source pickup region and the well pickup region of the second semiconductor layer SEL<b>2</b> may be doped with impurities of different conductivity types and may be spaced apart from each other on a plane intersecting the cell plug CPL (e.g., an X-Y plane).</p><p id="p-0053" num="0052">Hereinafter, for convenience of description, the embodiment of the present disclosure will be described by providing, as an example, a case in which the above-described first direction is the Z-axis direction, the plane intersecting the cell plug CPL is the X-Y plane, and the extending direction of each of the conductive patterns DSL, WL, and SSL is the X-axis direction.</p><p id="p-0054" num="0053"><figref idref="DRAWINGS">FIG. <b>4</b></figref> is a plan view illustrating an embodiment of the second semiconductor layer, shown in <figref idref="DRAWINGS">FIG. <b>3</b></figref>.</p><p id="p-0055" num="0054">Referring to <figref idref="DRAWINGS">FIG. <b>4</b></figref>, the second semiconductor layer SEL<b>2</b> may extend along an X-Y plane to overlap with the plurality of cell plugs CPL. The second semiconductor layer SEL<b>2</b> may include a well region <b>213</b>, a well pickup region <b>215</b>, and a source pickup region <b>217</b>.</p><p id="p-0056" num="0055">The well region <b>213</b> may include a second impurity of a second conductivity type. The second conductivity type may be a p type. The well region <b>213</b> may extend along the X-Y plane.</p><p id="p-0057" num="0056">The source pickup region <b>217</b> may include a third impurity of a first conductivity type. The concentration of the third impurity in the source pickup region <b>217</b> may be higher than that of the first impurity in the first semiconductor layer SEL<b>1</b>, shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref>. The source pickup region <b>217</b> may be surrounded by the well region <b>213</b>. The source pickup region <b>217</b> may be in contact with a source pickup contact <b>253</b>. The source pickup contact <b>253</b> may extend in the Z-axis direction from the source pickup region <b>217</b>.</p><p id="p-0058" num="0057">The well pickup region <b>215</b> may include a fourth impurity of the second conductivity type. The concentration of the fourth impurity in the well pickup region <b>215</b> may be higher than that of the second impurity in the well region <b>213</b>. The well pickup region <b>215</b> may be surrounded by the well region <b>213</b>. The well pickup region <b>215</b> may be in contact with a well pickup contact <b>251</b>. The well pickup contact <b>251</b> may extend in the Z-axis direction from the well pickup region <b>215</b>.</p><p id="p-0059" num="0058">The arrangement of the source pickup region <b>217</b> and the well pickup region <b>215</b> in the second semiconductor layer SEL may be various. In an embodiment, the second semiconductor layer SEL<b>2</b> may include a plurality of source pickup regions <b>217</b> and a plurality of well pickup regions <b>215</b>, which are arranged on a plurality of rows. A plurality of source pickup regions <b>217</b> on each row may be arranged in a line in the X-axis direction, and a plurality of well pickup regions <b>215</b> on each row may be arranged in a line in the X-axis direction. The row that is configured with the source pickup regions <b>217</b> and the row that is configured with the well pickup regions <b>215</b> may be spaced apart from each other in the Y-axis direction.</p><p id="p-0060" num="0059">On the X-Y plane, each source pickup region <b>217</b> and each well pickup region <b>215</b> may have various shapes, such as a circular shape, an elliptical shape, and a polygonal shape. Although not shown in the drawing, each source pickup region <b>217</b> and each well pickup region <b>215</b> may have a line shape on the X-Y plane.</p><p id="p-0061" num="0060">The arrangement of the source pickup contact <b>253</b> and the well pickup contact <b>251</b> may be various. In an embodiment, one source pickup region <b>217</b> may be in contact with one source pickup contact <b>253</b>, corresponding thereto, and one well pickup region <b>15</b> may be in contact with one well pickup contact <b>251</b>, corresponding thereto.</p><p id="p-0062" num="0061"><figref idref="DRAWINGS">FIGS. <b>5</b>A and <b>5</b>B</figref> are plan views illustrating a well pickup region and a source pickup region of the second semiconductor layer in accordance with an embodiment of the present disclosure.</p><p id="p-0063" num="0062">Referring to <figref idref="DRAWINGS">FIGS. <b>5</b>A and <b>5</b>B</figref>, the second semiconductor layer SEL<b>2</b> overlapping with the cell plug CPL may include a well region <b>213</b> extending on an X-Y plane. Each of a well pickup region <b>215</b>&#x2032; and a source pickup region <b>217</b>&#x2032; may be surrounded by the well region <b>213</b>.</p><p id="p-0064" num="0063">Each of the well pickup region <b>215</b>&#x2032; and the source pickup region <b>217</b>&#x2032; may extend longer in the X-axis direction than the Y-axis direction. In an embodiment, the well pickup region <b>215</b>&#x2032; and the source pickup region <b>217</b>&#x2032; may have an elliptical shape with a major axis in the X-axis direction on the X-Y plane. Two or more well pickup contacts <b>251</b> may be in contact with the well pickup region <b>215</b>, and two or more source pickup contacts <b>253</b> may be in contact with the source pickup region <b>217</b>&#x2032;.</p><p id="p-0065" num="0064"><figref idref="DRAWINGS">FIGS. <b>6</b>A and <b>6</b>B</figref> are sectional views illustrating a semiconductor memory device in accordance with an embodiment of the present disclosure. <figref idref="DRAWINGS">FIGS. <b>6</b>A and <b>6</b>B</figref> illustrate a plurality of well pickup regions <b>215</b> and a plurality of source pickup regions <b>217</b>, which follow the arrangement described with reference to <figref idref="DRAWINGS">FIG. <b>4</b></figref>. <figref idref="DRAWINGS">FIG. <b>6</b>A</figref> is a sectional view of the semiconductor memory device taken along a plurality of well pickup regions <b>215</b> arranged in a line along the X-axis direction, and <figref idref="DRAWINGS">FIG. <b>6</b></figref> is a sectional view of the semiconductor memory device taken along a plurality of source pickup regions <b>217</b> arranged in a line along the X-axis direction.</p><p id="p-0066" num="0065">Referring to <figref idref="DRAWINGS">FIGS. <b>6</b>A and <b>6</b>B</figref>, a peripheral circuit structure of the semiconductor memory device may include a substrate <b>301</b> and a plurality of transistors TR<b>1</b> and TR<b>2</b>.</p><p id="p-0067" num="0066">The substrate <b>301</b> may be a semiconductor substrate including silicon, germanium, etc. The substrate <b>301</b> may include active regions that are partitioned by isolation layers <b>303</b>.</p><p id="p-0068" num="0067">The plurality of transistors TR<b>1</b> and TR<b>2</b> may constitute a portion of the peripheral circuit structure <b>190</b>, shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref>. In an embodiment, the plurality of transistors TR<b>1</b> and TR<b>2</b> may include a plurality of first transistors TR<b>1</b> that constitutes the page buffer <b>160</b>, shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref>, and a plurality of second transistors TR<b>2</b> that constitutes the row decoder <b>120</b>, shown in <figref idref="DRAWINGS">FIG. <b>1</b></figref>.</p><p id="p-0069" num="0068">Each of the first and second transistors TR<b>1</b> and TR<b>2</b> may include a gate insulating layer <b>305</b>, a gate electrode <b>307</b>, and junctions <b>3013</b>. The gate insulating layer <b>305</b> and the gate electrode <b>307</b> may be tacked on the substrate <b>301</b> in the active region. The junctions <b>3013</b> may be provided as a source region and a drain region of a transistor, corresponding thereto. The junctions <b>3013</b> may be provided by doping any one of an n-type impurity and a p-type impurity into the active regions that are exposed at both sides of the gate electrode <b>307</b>.</p><p id="p-0070" num="0069">The semiconductor memory device may include a plurality of first interconnections <b>330</b> and a plurality of first conductive bonding patterns <b>331</b>, which are connected to the peripheral circuit structure.</p><p id="p-0071" num="0070">The first interconnections <b>330</b> may include a plurality of conductive patterns <b>311</b>, <b>313</b>, <b>315</b>, <b>317</b>, <b>319</b>, <b>321</b>, <b>323</b>, and <b>325</b> that are connected to the plurality of first transistors TR<b>1</b> and the plurality of second transistors TR<b>2</b>. The plurality of conductive patterns <b>311</b>, <b>313</b>, <b>315</b>, <b>317</b>, <b>319</b>, <b>321</b>, <b>323</b>, and <b>325</b> may be formed in various structures.</p><p id="p-0072" num="0071">Each first conductive bonding pattern <b>331</b> may be connected to a first interconnection <b>330</b> corresponding thereto. The first conductive bonding pattern <b>331</b> may be connected to a first transistor TR<b>1</b> or a second transistor TR<b>2</b>, corresponding thereto, via the first interconnection <b>330</b>.</p><p id="p-0073" num="0072">The substrate <b>301</b> may be covered with a first insulating structure <b>340</b>. The first transistor TR<b>1</b>, the second transistor TR<b>2</b>, the first interconnection <b>330</b>, and the first conductive bonding pattern <b>331</b> may be buried in the first insulating structure <b>340</b>. The first insulating structure <b>340</b> may include two or more insulating layers.</p><p id="p-0074" num="0073">A memory cell array may be disposed on the first insulating structure <b>340</b> and the first conductive bonding pattern <b>331</b>. The memory cell array may include a bit line BL, at least one drain select line DSL, a plurality of word lines WL, at least one source select line SSL, a cell plug CPL, a first semiconductor layer SEL<b>1</b>, and a second semiconductor layer SEL<b>2</b>, which are described with reference to <figref idref="DRAWINGS">FIG. <b>3</b></figref>. The at least one drain select line DSL, the plurality of word lines WL, and the at least one source select line SSL may be configured with a plurality of conductive patterns <b>353</b> that are stacked to be spaced apart from each other in the Z-axis direction.</p><p id="p-0075" num="0074">The plurality of conductive patterns <b>353</b> may be alternately stacked with a plurality of interlayer insulating layers <b>351</b>, thereby constituting a stack structure <b>350</b>. The stack structure <b>350</b> may overlap with the peripheral circuit structure including the first and second transistors TR<b>1</b> and TR<b>2</b>. The plurality of conductive patterns <b>353</b> might not only be spaced apart from each other in the Z-axis direction, but also may be insulated from each other by the plurality of interlayer insulating layers <b>351</b>. The plurality of conductive patterns <b>353</b> may form a stepped structure. In an embodiment, the plurality of conductive patterns <b>353</b> may extend longer in the X-axis direction, becoming more distant from the substrate <b>301</b>, thereby forming the stepped structure.</p><p id="p-0076" num="0075">The stepped structure of the plurality of conductive patterns <b>353</b> may face the first insulating structure <b>340</b> and may be covered with a first insulating layer <b>370</b>. The first insulating layer <b>370</b> may be disposed between the stack structure <b>350</b> and the first insulating structure <b>340</b>. The first insulating layer <b>370</b> may be penetrated by a plurality of gate vertical contacts <b>375</b>. The plurality of gate vertical contacts <b>375</b> may overlap with the stepped structure of the plurality of conductive patterns <b>353</b>. The gate vertical contacts <b>375</b> may be respectively in contact with the conductive patterns <b>353</b> and may extend toward the substrate <b>301</b>.</p><p id="p-0077" num="0076">The cell plug CPL may penetrate the stack structure <b>350</b>. The cell plug CPL may include a memory layer <b>361</b>, a channel layer <b>363</b>, and a core insulating layer <b>365</b>.</p><p id="p-0078" num="0077">The channel layer <b>363</b> may include a first part P<b>1</b> and a second part P<b>2</b> that extends in the Z-axis direction from the first part P<b>1</b>. The first part P<b>1</b> of the channel layer <b>363</b> may be a part that penetrates the stack structure <b>350</b>. The second part P<b>2</b> of the channel layer <b>363</b> may protrude farther in the Z-axis direction than the stack structure <b>350</b>. The second part P<b>2</b> of the channel layer <b>363</b> may be surrounded by the first semiconductor layer SELL The channel layer <b>363</b> may include a drain region DA that extends from the first part P<b>1</b> toward a direction opposite to that of the second part P<b>2</b>. The drain region DA may be doped with a drain impurity of a first conductivity type. The drain region DA may include a portion that is surrounded by the stack structure <b>350</b>. The length of the drain region DA that is surrounded by the stack structure <b>350</b> may be controlled according to a design rule. The channel layer <b>363</b> is a layer that is used as a channel region of a memory cell string, and may include a semiconductor layer. In an embodiment, the channel layer <b>363</b> may include silicon.</p><p id="p-0079" num="0078">The semiconductor layer that constitutes the first part P<b>1</b> and the second part P<b>2</b> of the channel layer <b>363</b> may be formed in a tubular shape. The core insulating layer <b>365</b> may be disposed in a central region of the tubular semiconductor layer. The core insulating layer <b>365</b> may be disposed between the drain region DA of the channel layer <b>363</b> and the second semiconductor layer SEL<b>2</b>.</p><p id="p-0080" num="0079">The memory layer <b>361</b> may be disposed between the first part P<b>1</b> of the channel layer <b>363</b> and the stack structure <b>350</b>.</p><p id="p-0081" num="0080"><figref idref="DRAWINGS">FIG. <b>7</b></figref> is an enlarged sectional view illustrating region AR<b>1</b>, shown in <figref idref="DRAWINGS">FIG. <b>6</b>B</figref>.</p><p id="p-0082" num="0081">Referring to <figref idref="DRAWINGS">FIG. <b>7</b></figref>, the memory layer <b>361</b> may include a blocking insulating layer BI between the channel layer <b>363</b> and the stack structure <b>350</b>, a data storage layer DS between the blocking insulating layer BI and the channel layer <b>363</b>, and a tunnel insulating layer TI between the data storage layer DS and the channel layer <b>363</b>. The data storage layer DS may be configured as a material layer that is capable of storing data that is changed through Fowler-Nordheim tunneling. The material layer may include a nitride layer in which charges can be trapped. The tunnel insulating layer TI may include an insulating material through which charges can tunnel. In an embodiment, the tunnel insulating layer TI may include a silicon oxide layer.</p><p id="p-0083" num="0082">Referring to <figref idref="DRAWINGS">FIGS. <b>6</b>A and <b>6</b>B</figref>, memory cells may be formed at intersection portions of the channel layer <b>363</b> of the cell plug CPL and the plurality of word lines WL. The memory cells may form a three-dimensional memory cell array. A drain select transistor may be formed at an intersection portion of the channel layer <b>363</b> of the cell plug CPL and the drain select line DSL. A source select transistor may be formed at an intersection portion of the channel layer <b>363</b> of the cell plug CPL and the source select line SSL. At least one drain select transistors, a plurality of memory cells, and at least one source select transistor may be connected in series by the channel layer <b>363</b>.</p><p id="p-0084" num="0083">The cell plug CPL may extend into the first insulating layer <b>370</b>. The drain region DA of the channel layer <b>363</b> may include a portion that is surrounded by the first insulating layer <b>370</b>. The memory layer <b>361</b> may extend between the drain region DA of the channel layer <b>363</b> and the first insulating layer <b>370</b>.</p><p id="p-0085" num="0084">The plurality of gate vertical contacts <b>375</b> and the first insulating layer <b>370</b> may be covered with a second insulating layer <b>380</b> between the first insulating layer <b>370</b> and the first insulating structure <b>340</b>.</p><p id="p-0086" num="0085">The bit line BL may be disposed between the stack structure <b>350</b> and the peripheral circuit structure with the first and second transistors TR<b>1</b> and TR<b>2</b>. A metal line <b>383</b> may be disposed at a level that is substantially equal to that of the bit line BL. The bit line BL and the metal line <b>383</b> may be spaced apart from each other and may include various conductive materials. The bit line BL and the metal line <b>383</b> may be buried in a second insulating structure <b>390</b> between the second insulating layer <b>380</b> and the first insulating structure <b>340</b>.</p><p id="p-0087" num="0086">The second insulating structure <b>390</b> may extend between the second insulating layer <b>380</b> and the level at which the metal line <b>383</b> and the bit line BL are disposed and may extend between the first insulating structure <b>340</b> and the level at which the metal line <b>383</b> and the bit line BL are disposed. The second insulating structure <b>390</b> may insulate between the bit line BL and the metal line BL. The second insulating structure <b>390</b> may include two or more insulating layers that are stacked between the first insulating structure <b>340</b> and the second insulating layer <b>380</b>.</p><p id="p-0088" num="0087">The bit line BL may be connected to the channel layer <b>363</b> via a channel-bit connection structure that is configured with conductive patterns with various structures. In an embodiment, a first channel-bit connection structure <b>377</b>A, a second channel-bit connection structure <b>379</b>A, and a third channel-bit connection structure <b>381</b>A may be disposed between the bit line BL and the stack structure <b>350</b>. The first channel-bit connection structure <b>377</b>A may extend to penetrate the first insulating layer <b>370</b> and the second insulating layer <b>380</b> from the drain region DA of the channel layer <b>363</b>. The second channel-bit connection structure <b>379</b>A and the third channel-bit connection structure <b>381</b>A may be buried in the second insulating structure <b>390</b> between the first channel-bit connection structure <b>377</b>A and the bit line BL.</p><p id="p-0089" num="0088">The gate vertical contact <b>375</b> may be connected to the metal line <b>383</b> via a gate-line connection structure configured with conductive patterns with various structures. In an embodiment, a first gate-line connection structure <b>377</b>B, a second gate-line connection structure <b>379</b>B, and a third gate-line connection structure <b>381</b>B may be disposed between the gate vertical contact <b>375</b> and the metal line <b>383</b>. The first gate-line connection structure <b>377</b>B may extend to penetrate the second insulating layer <b>380</b> from the gate vertical contact <b>375</b>. The second gate-line connection structure <b>379</b>B and the third gate-line connection structure <b>381</b>B may be buried in the second insulating structure <b>390</b> between the first gate-line connection structure <b>377</b>B and the metal line <b>383</b>.</p><p id="p-0090" num="0089">The bit line BL and the metal line <b>383</b> may be connected to the plurality of first conductive bonding patterns <b>331</b> via a plurality of second interconnections <b>385</b> and a plurality of second conductive bonding patterns <b>387</b>, which are configured with conductive patterns with various structures. The plurality of second interconnections <b>385</b> and the plurality of second conductive bonding patterns <b>387</b> may be buried in the second insulating structure <b>390</b> between the first insulating structure <b>40</b> and the level at which the bit line BL and the metal line <b>383</b> are disposed.</p><p id="p-0091" num="0090">Each second conductive bonding pattern <b>387</b> may be bonded to a first conductive bonding pattern <b>331</b>, corresponding thereto. Each of the bit line BL and the metal line <b>383</b> may be connected to a second conductive bonding pattern <b>387</b>, corresponding thereto, via a second interconnection <b>385</b>, corresponding thereto.</p><p id="p-0092" num="0091">According to the above-described structure, the first transistor TR<b>1</b> may be connected to the channel layer <b>363</b> of the cell plug CPL via the first interconnection <b>330</b>, the first conductive bonding pad <b>331</b>, the second conductive bonding pattern <b>387</b>, the second interconnection <b>385</b>, the bit line BL, and the channel-bit connection structures <b>377</b>A, <b>379</b>A, and <b>381</b>A. The second transistor TR<b>2</b> may be connected to the conductive pattern <b>353</b> of the stack structure <b>350</b> via the first interconnection <b>330</b>, the first conductive bonding pattern <b>331</b>, a second conductive bonding pattern <b>387</b>, the second interconnection <b>385</b>, the metal layer <b>383</b>, the gate-line connection structures <b>3778</b>, <b>3798</b>, and <b>3818</b>, and the gate vertical contact <b>375</b>.</p><p id="p-0093" num="0092">The first semiconductor layer SEL<b>1</b> may be disposed on the stack structure <b>350</b>. The first semiconductor layer SEL<b>1</b> may surround the second part P<b>2</b> of the channel layer <b>363</b> and may be in direct contact with the second part P<b>2</b> of the channel layer <b>363</b>.</p><p id="p-0094" num="0093">The second semiconductor layer SEL<b>2</b> may cover the first semiconductor layer SEL and the channel layer <b>363</b> of the cell plug CPL. The well region <b>213</b> of the second semiconductor layer SEL<b>2</b> may be in direct contact with the tubular semiconductor layer that constitutes the channel layer <b>363</b>. In an embodiment, the second semiconductor layer SEL<b>2</b> may be in direct contact with an inner wall of the tubular semiconductor layer. To this end, the second semiconductor layer SEL<b>2</b> may extend to a central region of the cell plug CPL.</p><p id="p-0095" num="0094">Each of the well pickup contact <b>251</b> and the source pickup contact <b>253</b> may be configured with various conductive materials. Each of the well pickup contact <b>251</b> and the source pickup contact <b>253</b> may penetrate an upper insulating layer <b>250</b> on the second semiconductor layer SEL<b>2</b>. The well pickup contact <b>251</b> may connect the well pickup region <b>215</b> of the second semiconductor layer SEL<b>2</b> to a first upper line <b>261</b>. The source pickup contact <b>253</b> may connect the source pickup region <b>217</b> of the second semiconductor layer SEL<b>2</b> to a second upper line <b>263</b>.</p><p id="p-0096" num="0095">The first upper line <b>261</b> may be connected to the well region <b>213</b> of the second semiconductor layer SEL<b>2</b> via the well pickup contact <b>251</b>. The first upper line <b>261</b> may transmit an erase voltage during an erase operation. The well region <b>213</b> of the second semiconductor layer SEL<b>2</b> may include a second impurity of a second conductivity type and may be in contact with the channel layer <b>363</b>. The second conductivity type may be a p type. Accordingly, holes as majority carriers of the well region <b>213</b> may be supplied to the channel layer <b>363</b> during an erase operation.</p><p id="p-0097" num="0096">The second upper line <b>263</b> may be connected to the first semiconductor layer SEL<b>1</b> as a source region via the source pickup contact <b>253</b>. The first semiconductor layer SEL may include a first impurity of a first conductivity type and may be in contact with the channel layer <b>363</b>. The first conductivity type may be an n type. The second upper line <b>263</b> may transmit a source voltage that is discharged during a read operation or a verify operation. During the read operation or the verify operation, a read voltage or a verify voltage may be applied to a selected word line that is connected to a selected memory cell, and a source voltage for discharge (e.g., a ground voltage) may be applied to the first semiconductor layer SEL<b>1</b>. Accordingly, when a threshold voltage of the selected memory cell is lower than the read voltage or the verify voltage, which is applied to the selected word line, a voltage precharged to the bit line BL may be discharged through the first semiconductor layer SEL<b>1</b> via the channel layer <b>363</b> during the read operation or the verify operation.</p><p id="p-0098" num="0097">As shown in <figref idref="DRAWINGS">FIG. <b>7</b></figref>, the second semiconductor layer SEL<b>2</b> may include a horizontal part HP that is parallel to the top surface of the first semiconductor layer SEL<b>1</b> and a protrusion part PP that protrudes toward the core insulating layer <b>365</b> from the horizontal part HP.</p><p id="p-0099" num="0098">The protrusion part PP of the second semiconductor layer SEL<b>2</b> may be disposed in the central region of the tubular semiconductor layer, to be in direct contact with the inner wall of the tubular semiconductor layer, constituting the channel layer <b>363</b>. A portion of the cell region <b>213</b> may include the protrusion part PP of the second semiconductor layer SEL<b>2</b>.</p><p id="p-0100" num="0099">Another portion of the well region <b>213</b>, the source pickup region <b>217</b>, and the well pickup region <b>215</b>, shown in <figref idref="DRAWINGS">FIG. <b>6</b>A</figref>, may include the horizontal part HP of the second semiconductor layer SEL<b>2</b>.</p><p id="p-0101" num="0100">The channel layer <b>363</b> may include a channel impurity region <b>363</b>CA and an intrinsic region <b>3631</b> in a substantially intrinsic state. The intrinsic region <b>3631</b> may be defined between the drain region DA, shown in <figref idref="DRAWINGS">FIG. <b>6</b>B</figref>, and the channel impurity region <b>363</b>CA. In an embodiment, the intrinsic region <b>3631</b> may be configured with an undoped silicon layer. The channel impurity region <b>363</b>CA may include a partial region of the channel layer <b>363</b> in contact with the first semiconductor layer SEL<b>1</b>. The channel impurity region <b>363</b>CA may extend toward the level at which a conductive pattern <b>353</b> that is adjacent to the first semiconductor layer SEL<b>1</b> is disposed from the level at which the first semiconductor layer SEL<b>1</b> is disposed. The channel impurity region <b>363</b>CA may include a channel impurity of a second conductivity type. The concentration of the channel impurity in the channel impurity region <b>363</b>CA may be relatively higher in a region that is close to the second semiconductor layer SEL<b>2</b> than a region that is closer to the intrinsic region <b>3631</b>.</p><p id="p-0102" num="0101">In accordance with an embodiment of the present disclosure, each source pickup region <b>217</b> of the first semiconductor layer SEL<b>1</b> and the second semiconductor layer SEL<b>2</b> may include an impurity of a first conductivity type, and each well pickup region <b>215</b> of the channel impurity region <b>363</b>CA of the channel layer <b>363</b>, the well region <b>213</b> of the second semiconductor layer SEL<b>2</b>, and the well pickup region <b>215</b> of the second semiconductor layer SEL<b>2</b>, which is shown in <figref idref="DRAWINGS">FIG. <b>6</b>A</figref>, may include an impurity of a second conductivity type. The first conductivity type and the second conductivity type may be different types. The first conductivity type may be an n type, and the second conductivity type may be a p type.</p><p id="p-0103" num="0102">In accordance with an embodiment of the present disclosure, the channel layer <b>363</b> may be in direct contact with each well region <b>213</b> of the first semiconductor layer SEL<b>1</b> and the second semiconductor layer SEL<b>2</b>, which are doped with impurities of different conductivity types. When a high voltage is applied to the channel layer <b>363</b> and a discharge voltage is applied to the first semiconductor layer SEL of the first conductivity type, a discharge path between the channel layer <b>363</b> and the first semiconductor layer SEL<b>1</b> may be formed. In addition, when a high voltage is applied to the well region <b>213</b> of the second semiconductor layer SEL<b>2</b>, holes from the second semiconductor layer SEL<b>2</b> may be supplied to the channel layer <b>363</b>.</p><p id="p-0104" num="0103">Hereinafter, a method of manufacturing the semiconductor memory device, shown in <figref idref="DRAWINGS">FIGS. <b>6</b>A and <b>6</b>B</figref>, will be described for each process. Hereinafter, overlapping descriptions of the same components will be omitted.</p><p id="p-0105" num="0104"><figref idref="DRAWINGS">FIGS. <b>8</b>A and <b>8</b>B</figref> are sectional views illustrating a process of forming a circuit structure in accordance with an embodiment of the present disclosure. <figref idref="DRAWINGS">FIGS. <b>8</b>A and <b>8</b>B</figref> are sectional views illustrating regions corresponding to <figref idref="DRAWINGS">FIGS. <b>6</b>A and <b>6</b>B</figref>.</p><p id="p-0106" num="0105">Referring to <figref idref="DRAWINGS">FIGS. <b>8</b>A and <b>8</b>B</figref>, a circuit structure <b>410</b> of a semiconductor memory device may be formed.</p><p id="p-0107" num="0106">The process of forming the circuit structure <b>410</b> may include a process of forming a peripheral circuit structure with a first transistor TR<b>1</b> and a second transistor TR<b>2</b>. The first transistor TR<b>1</b> and the second transistor TR<b>2</b> may be formed in active regions of a substrate <b>301</b>, which are partitioned by isolation layers <b>303</b>. The first transistor TR<b>1</b> and the second transistor TR<b>2</b> may be configured identically to those described with reference to <figref idref="DRAWINGS">FIGS. <b>6</b>A and <b>6</b>B</figref>.</p><p id="p-0108" num="0107">The process of forming the circuit structure <b>410</b> may include a process of forming a plurality of first interconnections <b>330</b> and a plurality of first conductive bonding patterns <b>331</b>, which are buried in a first insulating structure <b>340</b>. The plurality of first interconnections <b>330</b> and the plurality of first conductive bonding patterns <b>331</b> may be configured identically to those described with reference to <figref idref="DRAWINGS">FIGS. <b>6</b>A and <b>6</b>B</figref>.</p><p id="p-0109" num="0108"><figref idref="DRAWINGS">FIGS. <b>9</b>A and <b>9</b>B</figref> are sectional views illustrating a method of forming a preliminary memory array in accordance with an embodiment of the present disclosure. <figref idref="DRAWINGS">FIGS. <b>9</b>A and <b>9</b>B</figref> are sectional views illustrating regions corresponding to <figref idref="DRAWINGS">FIGS. <b>6</b>A and <b>6</b>B</figref>.</p><p id="p-0110" num="0109">Referring to <figref idref="DRAWINGS">FIGS. <b>9</b>A and <b>9</b>B</figref>, a preliminary memory array <b>420</b> may be formed on a sacrificial substrate <b>421</b>. The sacrificial substrate <b>421</b> may be a silicon layer.</p><p id="p-0111" num="0110">The preliminary memory array <b>420</b> may include a three-dimensional memory cell array, a plurality of gate vertical contacts <b>375</b>, a first channel-bit connection structure <b>377</b>A, a second channel-bit connection structure <b>397</b>A, a third channel-bit connection structure <b>381</b>A, a first gate-line connection structure <b>377</b>B, a second gate-line connection structure <b>379</b>B, a third gate-line connection structure <b>381</b>B, a metal line <b>383</b>, a bit line BL, a plurality of second interconnections <b>385</b>, and a plurality of second conductive bonding patterns <b>387</b>.</p><p id="p-0112" num="0111">The three-dimensional memory cell array may include a stack structure <b>350</b> that is disposed on the sacrificial substrate <b>421</b> and a cell plug CPL that penetrates the stack structure <b>350</b> and extend to the inside of the sacrificial substrate <b>421</b>. The stack structure <b>350</b> may include interlayer insulating layers <b>351</b> and conductive patterns <b>353</b>, which are alternately disposed on the sacrificial substrate <b>421</b>.</p><p id="p-0113" num="0112">The cell plug CPL may be formed in a channel hole H. The channel hole H may penetrate the interlayer insulating layers <b>351</b> and the conductive patterns <b>353</b> and may extend into the sacrificial substrate <b>421</b>. The cell plug CPL may include a memory layer <b>361</b> that extends along a surface of the channel hole H and a channel layer <b>363</b> disposed on the memory layer <b>361</b>. The cell plug CPL may include a core insulating layer <b>365</b> that fills a central region of the channel hole H. The channel layer <b>363</b> may extend along a sidewall, a bottom surface, and a top surface of the core insulating layer <b>365</b>, to surround the core insulating layer <b>365</b>. The channel layer <b>363</b> may include a drain region DA including an n-type impurity. The drain region DA may cover a top end of the core insulating layer <b>365</b>. The top end of the core insulating layer <b>365</b> may be defined as an end portion of the core insulating layer <b>365</b>, which faces a direction opposite to that facing the sacrificial substrate <b>421</b>.</p><p id="p-0114" num="0113">The cell plug CPL and the stack structure <b>350</b> may be covered by a first insulating layer <b>370</b>. The first insulating layer <b>370</b> may be penetrated by a plurality of gate vertical contacts <b>375</b>.</p><p id="p-0115" num="0114">A second insulating layer <b>380</b> may be formed on the first insulating layer <b>370</b>. The first channel-bit connection structure <b>377</b>A and the first gate-line connection structure <b>3778</b> may be formed to penetrate the second insulating layer <b>380</b>. The first channel-bit connection structure <b>377</b>A may extend toward the drain region DA of the channel layer <b>363</b>. The first gate-line connection structure <b>3778</b> may be connected to a gate vertical contact <b>375</b>, corresponding thereto. The first channel-bit connection structure <b>377</b>A and the first gate-line connection structure <b>377</b>B may be formed through one mask process and may be formed of the same conductive material.</p><p id="p-0116" num="0115">The second channel-bit connection structure <b>397</b>A and the second gate-line connection structure <b>379</b>B may be formed through one mask process and may be formed of the same conductive material. The third channel-bit connection structure <b>381</b>A and the third gate-line connection structure <b>381</b>B may be formed through one mask process and may be formed of the same conductive material. The bit line BL and the metal line <b>383</b> may be formed through one mask process and may be formed of the same conductive material. After the bit line BL and the metal line <b>383</b> are formed, the plurality of second interconnections <b>385</b> and the plurality of second conductive bonding patterns <b>387</b> may be sequentially formed. Two or more insulating layers of a second insulating structure <b>390</b> may be deposited before or after each of the process of forming the second channel-bit connection structure <b>397</b>A and the second gate-line connection structure <b>379</b>B, the process of forming the third channel-bit connection structure <b>381</b>A and the third gate-line connection structure <b>381</b>B, the process of forming the bit line BL and the metal pattern <b>363</b>, and the process of forming the plurality of second interconnections <b>385</b> and the plurality of second conductive bonding patterns <b>387</b>.</p><p id="p-0117" num="0116"><figref idref="DRAWINGS">FIGS. <b>10</b>A and <b>10</b>B</figref> are sectional views illustrating a bonding process. <figref idref="DRAWINGS">FIGS. <b>10</b>A and <b>10</b>B</figref> are sectional views illustrating regions corresponding to <figref idref="DRAWINGS">FIGS. <b>6</b>A and <b>6</b>B</figref>.</p><p id="p-0118" num="0117">Referring to <figref idref="DRAWINGS">FIGS. <b>10</b>A and <b>10</b>B</figref>, the circuit structure <b>410</b> and the preliminary memory array <b>420</b> may be aligned such that the second insulating structure <b>390</b> of the preliminary memory array <b>420</b> face the first insulating structure <b>340</b> of the circuit structure <b>410</b>. Subsequently, the preliminary memory array <b>420</b> may be connected to the circuit structure <b>410</b>. In an embodiment, the second conductive bonding pattern <b>387</b> of the preliminary memory array <b>420</b> may be bonded to the first conductive bonding pattern <b>331</b> of the circuit structure <b>410</b>, so that the preliminary memory array <b>420</b> can be connected to the circuit structure <b>410</b>.</p><p id="p-0119" num="0118"><figref idref="DRAWINGS">FIGS. <b>11</b>A and <b>11</b>B</figref> are sectional views illustrating subsequent processes for region AR<b>2</b>, shown in <figref idref="DRAWINGS">FIG. <b>10</b>A</figref>, and region AR<b>3</b>, shown in <figref idref="DRAWINGS">FIG. <b>10</b>B</figref>.</p><p id="p-0120" num="0119">Referring to <figref idref="DRAWINGS">FIGS. <b>11</b>A and <b>11</b>B</figref>, the sacrificial substrate <b>421</b>, shown in <figref idref="DRAWINGS">FIGS. <b>10</b>A and <b>10</b>B</figref>. Accordingly, the interlayer insulating layer <b>361</b> of the stack structure <b>350</b> and the memory layer <b>361</b> of the cell plug CPL may be exposed.</p><p id="p-0121" num="0120"><figref idref="DRAWINGS">FIGS. <b>12</b> to <b>14</b></figref> are sectional views illustrating an embodiment of subsequent processes perform on the region AR<b>3</b>, shown in <figref idref="DRAWINGS">FIG. <b>10</b>B</figref>, after the process, shown in <figref idref="DRAWINGS">FIG. <b>11</b></figref>.</p><p id="p-0122" num="0121">Referring to <figref idref="DRAWINGS">FIG. <b>12</b></figref>, a portion of the memory layer <b>361</b> may be removed such that a portion of the channel layer <b>363</b> is exposed. Accordingly, the channel layer <b>363</b> may be divided into a first part P<b>1</b> and a second part P<b>2</b>. The first part P<b>1</b> of the channel layer <b>363</b> may be surrounded by the stack structure <b>350</b> with the remaining memory layer <b>361</b> that is interposed therebetween. The second part P<b>2</b> of the channel layer <b>363</b> may be exposed in a state in which the second part P<b>2</b> protrudes farther than the stack structure <b>350</b>.</p><p id="p-0123" num="0122">Subsequently, a channel impurity <b>431</b> of a second conductivity type may be implanted into the exposed second part P<b>2</b> of the channel layer <b>363</b>. The second conductivity type may be a P type as described above.</p><p id="p-0124" num="0123">Referring to <figref idref="DRAWINGS">FIG. <b>13</b></figref>, a channel impurity region <b>363</b>CA may be defined at the second part P<b>2</b> of the channel layer <b>363</b>, shown in <figref idref="DRAWINGS">FIG. <b>12</b></figref>, through the process, shown in <figref idref="DRAWINGS">FIG. <b>12</b></figref>. The channel impurity region <b>363</b>CA may extend between a portion of the stack structure <b>350</b> and the memory layer <b>361</b>. A partial region of the channel layer <b>363</b> may remain as an intrinsic region <b>3631</b>.</p><p id="p-0125" num="0124">Subsequently, a first semiconductor layer SEL may be formed along a step difference that is defined by the partial region of the channel layer <b>363</b>, which protrudes farther than the stack structure <b>350</b>. The first semiconductor layer SEL<b>1</b> may include a first impurity of a first conductivity type. The first conductivity type may be an n type as described above.</p><p id="p-0126" num="0125">In an embodiment, the process of forming the first semiconductor layer SEL<b>1</b> may include a process of forming a poly-silicon layer along the step difference that is defined by the partial region of the channel layer <b>363</b>, which protrudes farther than the stack structure <b>350</b>, and a process of implanting the first impurity of the first conductivity type into the poly-silicon layer. The process of forming the first semiconductor layer SEL may further include a laser annealing process for activating the first impurity of the first conductivity type.</p><p id="p-0127" num="0126">Referring to <figref idref="DRAWINGS">FIG. <b>14</b></figref>, the first semiconductor layer SEL<b>1</b> and the channel layer <b>363</b> may be planarized, thereby exposing the core insulating layer <b>363</b>. The planarization may be performed through a Chemical Mechanical Polishing (CMP) process. The first semiconductor layer SEL<b>1</b> may remain to surround the channel impurity region <b>363</b>CA of the channel layer <b>363</b> and may remain in a state in which the first semiconductor layer SEL<b>1</b> is in direct contact with the channel impurity region <b>363</b>CA.</p><p id="p-0128" num="0127">Subsequently, a portion of the core insulating layer <b>365</b> may be removed, thereby defining a recess region <b>433</b>. The recess region <b>433</b> may correspond to a portion of the central region of the channel hole H, shown in <figref idref="DRAWINGS">FIG. <b>9</b>B</figref>. The recess region <b>433</b> may be surrounded by the channel impurity region <b>363</b>CA of the channel layer <b>363</b>.</p><p id="p-0129" num="0128"><figref idref="DRAWINGS">FIGS. <b>15</b>A and <b>15</b>B</figref> are sectional views illustrating an embodiment of subsequent processes performed on the region AR<b>2</b>, shown in <figref idref="DRAWINGS">FIG. <b>10</b>A</figref>, and the region AR<b>3</b>, shown in <figref idref="DRAWINGS">FIG. <b>10</b>B</figref>, after the process, shown in <figref idref="DRAWINGS">FIG. <b>14</b></figref>.</p><p id="p-0130" num="0129">Referring to <figref idref="DRAWINGS">FIGS. <b>15</b>A and <b>15</b>B</figref>, a second semiconductor layer SEL<b>2</b> with a well region <b>213</b> may be formed on the first semiconductor layer SEL<b>1</b>. The well region <b>213</b> may include a second impurity of a second conductivity type. The well region <b>213</b> may be in direct contact with the first semiconductor layer SEL<b>1</b> and the channel layer <b>363</b>.</p><p id="p-0131" num="0130">In an embodiment, the process of forming the second semiconductor layer SEL<b>2</b> with the well region <b>213</b> may include a process of forming a poly-silicon layer on the first semiconductor layer SEL<b>1</b> and a process of implanting the second impurity of the second conductivity type into the poly-silicon layer. The process of forming the second semiconductor layer SEL<b>2</b> may further include a laser annealing process for activating the second impurity of the second conductivity type. The second impurity of the second conductivity type may be a P-type impurity for the well region <b>213</b>.</p><p id="p-0132" num="0131">The second semiconductor layer SEL<b>2</b> may include a horizontal part HP that is parallel to a top surface of the first semiconductor layer SEL<b>1</b> and a protrusion part PP that extends to fill the recess region <b>433</b>, shown in <figref idref="DRAWINGS">FIG. <b>14</b></figref>, from the horizontal part HP.</p><p id="p-0133" num="0132"><figref idref="DRAWINGS">FIG. <b>16</b></figref> is a sectional view illustrating an embodiment of a subsequent process performed on the region AR<b>3</b>, shown in <figref idref="DRAWINGS">FIG. <b>10</b>B</figref>, after the process, shown in <figref idref="DRAWINGS">FIG. <b>15</b>B</figref>, and <figref idref="DRAWINGS">FIG. <b>17</b></figref> is a sectional view illustrating an embodiment of a subsequent process performed on the region AR<b>2</b>, shown in <figref idref="DRAWINGS">FIG. <b>10</b>A</figref>, after the process, shown in <figref idref="DRAWINGS">FIG. <b>15</b>A</figref>.</p><p id="p-0134" num="0133">The process, shown in <figref idref="DRAWINGS">FIG. <b>16</b></figref>, and the process, shown in <figref idref="DRAWINGS">FIG. <b>17</b></figref>, may be individually performed. The process, shown in <figref idref="DRAWINGS">FIG. <b>17</b></figref>, may be performed after the process, shown in <figref idref="DRAWINGS">FIG. <b>16</b></figref>, is performed, or the process, shown in <figref idref="DRAWINGS">FIG. <b>16</b></figref>, may be performed after the process, shown in <figref idref="DRAWINGS">FIG. <b>17</b></figref>, is performed.</p><p id="p-0135" num="0134">Referring to <figref idref="DRAWINGS">FIG. <b>16</b></figref>, a third impurity of the first conductivity type may be implanted with a concentration that is higher than that of the first impurity in the first semiconductor layer SEL<b>1</b> such that a source pickup region <b>217</b> is defined in the horizontal part HP of the second semiconductor layer SEL<b>2</b>.</p><p id="p-0136" num="0135">Referring to <figref idref="DRAWINGS">FIG. <b>17</b></figref>, a fourth impurity of the second conductivity type may be implanted with a concentration that is higher than that of the second impurity in the well region <b>213</b> such that a well pickup region <b>215</b> includes the horizontal part HP of the second semiconductor layer SEL<b>2</b>.</p><p id="p-0137" num="0136">The well region <b>313</b> may remain at the periphery of the source pickup region <b>217</b>, shown in <figref idref="DRAWINGS">FIG. <b>16</b></figref>, and the well pickup region <b>215</b>, shown in <figref idref="DRAWINGS">FIG. <b>17</b></figref>, and may remain in the protrusion part PP of the second semiconductor layer SEL<b>2</b>.</p><p id="p-0138" num="0137"><figref idref="DRAWINGS">FIGS. <b>18</b>A and <b>18</b>B</figref> are sectional views illustrating an embodiment of subsequent processes performed on the region AR<b>2</b>, shown in <figref idref="DRAWINGS">FIG. <b>10</b>A</figref>, and the region AR<b>3</b>, shown in <figref idref="DRAWINGS">FIG. <b>10</b>B</figref>, after the processes, shown in <figref idref="DRAWINGS">FIGS. <b>16</b> and <b>17</b></figref>.</p><p id="p-0139" num="0138">Referring to <figref idref="DRAWINGS">FIGS. <b>18</b>A and <b>18</b>B</figref>, an upper insulating layer <b>250</b> may be formed on the second semiconductor layer SEL<b>2</b>.</p><p id="p-0140" num="0139">Subsequently, a well pickup contact <b>251</b> and a source pickup contact <b>253</b> may be formed, which penetrate the upper insulating layer <b>250</b>. The well pickup contact <b>251</b> may be connected to the well pickup region <b>215</b>, and the source pickup contact <b>253</b> may be connected to the source pickup region <b>217</b>.</p><p id="p-0141" num="0140">Subsequently, a first upper line <b>261</b> and a second upper line <b>263</b>, which are connected to the well pickup contact <b>251</b> and the source pickup contact <b>253</b>, may be formed on the upper insulating layer <b>250</b>.</p><p id="p-0142" num="0141"><figref idref="DRAWINGS">FIGS. <b>19</b> and <b>20</b></figref> are sectional views illustrating an embodiment of subsequent processes performed after the process, shown in <figref idref="DRAWINGS">FIG. <b>13</b></figref>. <figref idref="DRAWINGS">FIGS. <b>19</b> and <b>20</b></figref> are sectional views illustrating processes performed on the region AR<b>3</b>, shown in <figref idref="DRAWINGS">FIG. <b>10</b>B</figref>.</p><p id="p-0143" num="0142">Referring to <figref idref="DRAWINGS">FIG. <b>19</b></figref>, the first semiconductor layer SEL<b>1</b> and the channel layer <b>363</b>, which are shown in <figref idref="DRAWINGS">FIG. <b>13</b></figref>, may be planarized, thereby exposing the core insulating layer <b>365</b>. The planarization may be performed through a Chemical Mechanical Polishing (CMP) process. Surfaces of the first semiconductor layer SEL<b>1</b>, the channel layer <b>363</b>, and the core insulating layer <b>365</b> may be substantially disposed on the same line by the planarization. The first semiconductor layer SEL<b>1</b> may remain to surround the channel impurity region <b>363</b>CA of the channel layer <b>363</b>, which protrudes farther than the stack structure <b>350</b> of the plurality of conductive patterns <b>353</b> and the plurality of interlayer insulating layers <b>351</b> and the memory layer <b>361</b>. The first semiconductor layer SEL<b>1</b> may remain in a state in which the first semiconductor layer SEL is in direct contact with a sidewall of the channel impurity region <b>363</b>CA.</p><p id="p-0144" num="0143">Referring to <figref idref="DRAWINGS">FIG. <b>20</b></figref>, as described with reference to <figref idref="DRAWINGS">FIGS. <b>15</b>A and <b>15</b>B</figref>, a second semiconductor layer SEL<b>2</b>&#x2032; with a well region <b>213</b> may be formed on the first semiconductor layer SEL<b>1</b>. The second semiconductor layer SEL<b>2</b>&#x2032; may be configured with a horizontal part HP that covers the planarized surfaces of the first semiconductor layer SEL<b>1</b>, the channel layer <b>363</b>, and the core insulating layer <b>365</b>. In an embodiment, an interface between the second semiconductor layer SEL<b>2</b>&#x2032; and the channel layer <b>363</b> may be substantially disposed on the same line as that between the second semiconductor layer SEL<b>2</b> and the core insulating layer <b>365</b>. The well region <b>213</b> of the second semiconductor layer SEL<b>2</b>&#x2032; may be in contact with a portion of the channel layer <b>363</b> that is opened between the core insulating layer <b>365</b> and the first semiconductor layer SEL<b>1</b>. In an embodiment, the well region <b>213</b> may be in contact with the channel impurity region <b>363</b>CA of the channel layer <b>363</b>.</p><p id="p-0145" num="0144">Subsequently, as described with reference to <figref idref="DRAWINGS">FIG. <b>16</b></figref>, a process of implanting a third impurity may be performed such that a source pickup region <b>217</b> includes the horizontal part HP of the second semiconductor layer SEL<b>2</b>&#x2032;. Subsequently, processes identical to those described with reference to <figref idref="DRAWINGS">FIGS. <b>17</b>, <b>18</b>A, and <b>18</b>B</figref> may be performed.</p><p id="p-0146" num="0145"><figref idref="DRAWINGS">FIG. <b>21</b></figref> is a block diagram illustrating a configuration of a memory system in accordance with an embodiment of the present disclosure.</p><p id="p-0147" num="0146">Referring to <figref idref="DRAWINGS">FIG. <b>21</b></figref>, the memory system <b>1100</b> includes a memory device <b>1120</b> and a memory controller <b>1110</b>.</p><p id="p-0148" num="0147">The memory device <b>1120</b> may be a multi-chip package configured with a plurality of flash memory chips. The memory device <b>1120</b> may include a first semiconductor layer and a second semiconductor layer, which are in contact with a channel layer of a memory cell array. The first semiconductor layer may include a first impurity of a first conductivity type, and a first impurity region may be in contact with the channel layer. The second semiconductor layer may include a well region of a second conductivity type that is different from the first conductivity type, and the well region may be in contact with the channel layer. The first semiconductor layer may be used as a current moving path in a read operation or a verify operation. The well region of the second semiconductor layer may be used as a current moving path in an erase operation.</p><p id="p-0149" num="0148">The memory controller <b>1110</b> may control the memory device <b>1120</b>, and may include a Static Random Access Memory (SRAM) <b>1111</b>, a Central Processing Unit (CPU) <b>1112</b>, a host interface <b>1113</b>, an error correction block <b>1114</b>, and a memory interface <b>1115</b>. The SRAM <b>1111</b> may be used as an operation memory of the CPU <b>1112</b>, the CPU <b>1112</b> performs overall control operations for data exchange of the memory controller <b>1110</b>, and the host interface <b>1113</b> includes a data exchange protocol for a host connected with the memory system <b>1100</b>. The error correction block <b>1114</b> may detect an error included in a data read from the memory device <b>1120</b>, and corrects the detected error. The memory interface <b>1115</b> interfaces with the memory device <b>1120</b>. The memory controller <b>1110</b> may further include a Read Only Memory (ROM) for storing code data for interfacing with the host, and the like.</p><p id="p-0150" num="0149">The memory system <b>1100</b> that is configured as described above may be a memory card or a Solid State Disk (SSD), in which the memory device <b>1120</b> is combined with the controller <b>1110</b>. For example, when the memory system <b>1100</b> is an SSD, the memory controller <b>1100</b> may communicate with the outside (e.g., the host) through one of various interface protocols, such as a Universal Serial Bus (USB) protocol, a Multi-Media Card (MMC) protocol, a Peripheral Component Interconnection (PCI) protocol, a PCI-Express (PCI-E) protocol, an Advanced Technology Attachment (ATA) protocol, a Serial-ATA (SATA) protocol, a Parallel-ATA (PATA) protocol, a Small Computer System Interface (SCSI) protocol, an Enhanced Small Disk Interface (ESDI) protocol, and an Integrated Drive Electronics (IDE) protocol.</p><p id="p-0151" num="0150"><figref idref="DRAWINGS">FIG. <b>22</b></figref> is a block diagram illustrating a configuration of a computing system in accordance with an embodiment of the present disclosure.</p><p id="p-0152" num="0151">Referring to <figref idref="DRAWINGS">FIG. <b>22</b></figref>, the computing system <b>1200</b> may include a CPU <b>1220</b>, a random access memory (RAM) <b>1230</b>, a user interface <b>1240</b>, a modem <b>1250</b>, and a memory system <b>1210</b>, which are electrically connected to a system bus <b>1260</b>. When the computing system <b>1200</b> is a mobile device, a battery for supplying an operation voltage to the computing system <b>1200</b> may be further included, and an application chip set, an image processor, a mobile D-RAM, and the like may be further included.</p><p id="p-0153" num="0152">The memory system <b>1210</b> may be configured with a memory device <b>1212</b> and a memory controller <b>1211</b>.</p><p id="p-0154" num="0153">The memory device <b>1212</b> may include a first semiconductor layer and a second semiconductor layer, which are in contact with a channel layer of a memory cell array. The first semiconductor layer may include a first impurity of a first conductivity type, and a first impurity region may be in contact with the channel layer. The second semiconductor layer may include a well region of a second conductivity type that is different from the first conductivity type, and the well region may be in contact with the channel layer. The first semiconductor layer may be used as a current moving path in a read operation or a verify operation. The well region of the second semiconductor layer may be used as a current moving path in an erase operation.</p><p id="p-0155" num="0154">The memory controller <b>1211</b> may be configured identically to the memory controller <b>1110</b>, described above with reference to <figref idref="DRAWINGS">FIG. <b>21</b></figref>.</p><p id="p-0156" num="0155">In accordance with the present disclosure, an erase operation based on majority carriers may be implemented, and thus the operational reliability of the semiconductor memory device may be improved.</p><?detailed-description description="Detailed Description" end="tail"?></description><us-claim-statement>What is claimed is:</us-claim-statement><claims id="claims"><claim id="CLM-00001" num="00001"><claim-text><b>1</b>. A semiconductor memory device comprising:<claim-text>a stack structure including conductive patterns and interlayer insulating layers, which are alternately stacked in a first direction;</claim-text><claim-text>a channel layer penetrating the stack structure;</claim-text><claim-text>a first semiconductor layer disposed on the stack structure, the first semiconductor layer including a first impurity of a first conductivity type;</claim-text><claim-text>a second semiconductor layer disposed on the first semiconductor layer, the second semiconductor layer including a well region with a second impurity of a second conductivity type, wherein the second conductivity type is different from the first conductivity type; and</claim-text><claim-text>a memory layer between the channel layer and the stack structure,</claim-text><claim-text>wherein the channel layer is in direct contact with the first semiconductor layer and the well region of the second semiconductor layer.</claim-text></claim-text></claim><claim id="CLM-00002" num="00002"><claim-text><b>2</b>. The semiconductor memory device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the channel layer includes a first part penetrating the stack structure and a second part extending in the first direction from the first part, and<claim-text>wherein the first semiconductor layer is in direct contact with the second part of the channel layer, the first semiconductor layer surrounding the second part of the channel layer.</claim-text></claim-text></claim><claim id="CLM-00003" num="00003"><claim-text><b>3</b>. The semiconductor memory device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the channel layer includes a tubular semiconductor layer.</claim-text></claim><claim id="CLM-00004" num="00004"><claim-text><b>4</b>. The semiconductor memory device of <claim-ref idref="CLM-00003">claim 3</claim-ref>, wherein the second semiconductor layer includes:<claim-text>a horizontal part parallel to a top surface of the first semiconductor layer; and</claim-text><claim-text>a protrusion part extending toward a central region of the tubular semiconductor layer from the horizontal part to be in direct contact with an inner wall of the tubular semiconductor layer.</claim-text></claim-text></claim><claim id="CLM-00005" num="00005"><claim-text><b>5</b>. The semiconductor memory device of <claim-ref idref="CLM-00004">claim 4</claim-ref>, wherein the well region includes the protrusion part and a portion of the horizontal part of the second semiconductor layer.</claim-text></claim><claim id="CLM-00006" num="00006"><claim-text><b>6</b>. The semiconductor memory device of <claim-ref idref="CLM-00003">claim 3</claim-ref>, further comprising a core insulating layer filling a central region of the tubular semiconductor layer, the core insulating layer being in contact with the second semiconductor layer,<claim-text>wherein an interface between the second semiconductor layer and the channel layer and an interface between the second semiconductor layer and the core insulating layer are substantially disposed on the same line.</claim-text></claim-text></claim><claim id="CLM-00007" num="00007"><claim-text><b>7</b>. The semiconductor memory device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the second semiconductor layer further includes a source pickup region that is in contact with the first semiconductor layer, the source pickup region having a third impurity of the first conductivity type.</claim-text></claim><claim id="CLM-00008" num="00008"><claim-text><b>8</b>. The semiconductor memory device of <claim-ref idref="CLM-00007">claim 7</claim-ref>, wherein a concentration of the third impurity in the source pickup region is higher than that of the first impurity in the first semiconductor layer.</claim-text></claim><claim id="CLM-00009" num="00009"><claim-text><b>9</b>. The semiconductor memory device of <claim-ref idref="CLM-00007">claim 7</claim-ref>, further comprising an upper line connected to the first semiconductor layer via the source pickup region, the upper line transmitting a source voltage during a read operation or a verify operation.</claim-text></claim><claim id="CLM-00010" num="00010"><claim-text><b>10</b>. The semiconductor memory device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the second semiconductor layer further includes a well pickup region including a fourth impurity of the second conductivity type.</claim-text></claim><claim id="CLM-00011" num="00011"><claim-text><b>11</b>. The semiconductor memory device of <claim-ref idref="CLM-00010">claim 10</claim-ref>, wherein a concentration of the fourth impurity in the well pickup region is higher than that of the second impurity in the well region.</claim-text></claim><claim id="CLM-00012" num="00012"><claim-text><b>12</b>. The semiconductor memory device of <claim-ref idref="CLM-00010">claim 10</claim-ref>, further comprising an upper line connected to the well region via the well pickup region, the upper line transmitting an erase voltage during an erase operation.</claim-text></claim><claim id="CLM-00013" num="00013"><claim-text><b>13</b>. The semiconductor memory device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein a portion of the channel layer that is in contact with the first semiconductor layer is doped with a channel impurity of the second conductivity type.</claim-text></claim><claim id="CLM-00014" num="00014"><claim-text><b>14</b>. The semiconductor memory device of <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising:<claim-text>a peripheral circuit structure overlapping with the stack structure; and</claim-text><claim-text>a bit line disposed between the peripheral circuit structure and the stack structure, the bit line being connected to the channel layer.</claim-text></claim-text></claim><claim id="CLM-00015" num="00015"><claim-text><b>15</b>. A method of manufacturing a semiconductor memory device, the method comprising:<claim-text>forming a cell plug with a memory layer that extends along a surface of a channel hole and a channel layer that is disposed on the memory layer in the channel hole, wherein the channel hole penetrates conductive patterns and interlayer insulating layers, which are alternately stacked on a substrate, and extends into the substrate;</claim-text><claim-text>removing the substrate to expose a portion of the memory layer;</claim-text><claim-text>removing the exposed portion of the memory layer to expose a portion of the channel layer;</claim-text><claim-text>forming a first semiconductor layer that surrounds the exposed portion of the channel layer, the first semiconductor layer including a first impurity of a first conductivity type; and</claim-text><claim-text>forming a second semiconductor layer on the first semiconductor layer, the second semiconductor layer including a well region in direct contact with the first semiconductor layer and the channel layer,</claim-text><claim-text>wherein the well region of the second semiconductor layer includes a second impurity of a second conductivity type, the second conductivity type being different from the first conductivity type.</claim-text></claim-text></claim><claim id="CLM-00016" num="00016"><claim-text><b>16</b>. The method of <claim-ref idref="CLM-00015">claim 15</claim-ref>, wherein the cell plug further includes a core insulating layer disposed in a central region of the channel hole, the core insulating layer being surrounded by the channel layer.</claim-text></claim><claim id="CLM-00017" num="00017"><claim-text><b>17</b>. The method of <claim-ref idref="CLM-00016">claim 16</claim-ref>, further comprising planarizing the first semiconductor layer and the channel layer to expose the core insulating layer before the forming of the second semiconductor layer on the first semiconductor layer,<claim-text>wherein the second semiconductor layer is in contact with the core insulating layer, and</claim-text><claim-text>wherein an interface between the second semiconductor layer and the channel layer and an interface between the second semiconductor layer and the core insulating layer are substantially disposed on the same line.</claim-text></claim-text></claim><claim id="CLM-00018" num="00018"><claim-text><b>18</b>. The method of <claim-ref idref="CLM-00016">claim 16</claim-ref>, further comprising, before the forming of the second semiconductor layer on the first semiconductor layer:<claim-text>planarizing the first semiconductor layer and the channel layer to expose the core insulating layer; and</claim-text><claim-text>removing a portion of the core insulating layer to open a portion of the central region of the channel hole,</claim-text><claim-text>wherein the well region of the second semiconductor layer fills the opened portion of the central region of the channel hole.</claim-text></claim-text></claim><claim id="CLM-00019" num="00019"><claim-text><b>19</b>. The method of <claim-ref idref="CLM-00015">claim 15</claim-ref>, further comprising implanting a third impurity of the first conductivity type with a concentration that is higher than that of the first impurity into the second semiconductor layer to define a source pickup region in the second semiconductor layer.</claim-text></claim><claim id="CLM-00020" num="00020"><claim-text><b>20</b>. The method of <claim-ref idref="CLM-00015">claim 15</claim-ref>, further comprising implanting a fourth impurity of the second conductivity type with a concentration that is higher than that of the second impurity into the second semiconductor layer to define a well pickup region in the second semiconductor layer.</claim-text></claim><claim id="CLM-00021" num="00021"><claim-text><b>21</b>. The method of <claim-ref idref="CLM-00015">claim 15</claim-ref>, further comprising implanting a channel impurity of the second conductivity type into the exposed portion of the channel layer before the forming of the first semiconductor layer.</claim-text></claim><claim id="CLM-00022" num="00022"><claim-text><b>22</b>. The method of <claim-ref idref="CLM-00015">claim 15</claim-ref>, further comprising, before the substrate is removed:<claim-text>forming a peripheral circuit structure with a plurality of transistors;</claim-text><claim-text>forming first conductive bonding patterns that are connected to the transistors;</claim-text><claim-text>forming second conductive bonding patterns that are connected to the cell plug and the conductive patterns; and</claim-text><claim-text>bonding the second conductive bonding patterns to the first conductive bonding patterns.</claim-text></claim-text></claim></claims></us-patent-application>