vsim Project.regdecoder
add wave sim:/regdecoder/s
add wave sim:/regdecoder/dataout
force -freeze sim:/regdecoder/s 0 0
run
force -freeze sim:/regdecoder/s 1 0
run
force -freeze sim:/regdecoder/s 2 0
run
force -freeze sim:/regdecoder/s 3 0
run
force -freeze sim:/regdecoder/s 4 0
run
force -freeze sim:/regdecoder/s 5 0
run
force -freeze sim:/regdecoder/s 6 0
run