// Seed: 4066584051
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  inout wire id_22;
  inout wire id_21;
  input wire id_20;
  output wire id_19;
  inout wire id_18;
  input wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  always @(posedge 1'b0 or 1) id_9 <= id_5[1];
  nor primCall (
      id_9,
      id_4,
      id_17,
      id_1,
      id_13,
      id_5,
      id_8,
      id_12,
      id_11,
      id_18,
      id_20,
      id_14,
      id_10,
      id_7,
      id_2,
      id_21,
      id_3,
      id_22,
      id_6
  );
  module_0 modCall_1 (
      id_20,
      id_11,
      id_10,
      id_2,
      id_15,
      id_12,
      id_4,
      id_12,
      id_18,
      id_12,
      id_8
  );
endmodule
