<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>M.O.C.: devices/register.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen_manual.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">M.O.C.
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('register_8h.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">register.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="group__includes_8h.html">../group_includes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ds3231_8h.html">ds3231.h</a>&quot;</code><br />
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:acc88f0dade5adabfa129914437bc7dfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#acc88f0dade5adabfa129914437bc7dfe">WITH_SECONDS</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:acc88f0dade5adabfa129914437bc7dfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a301e025d747cc7bcc3a3601355128ea8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#a301e025d747cc7bcc3a3601355128ea8">H_DATA_DDR</a>&#160;&#160;&#160;DDRD</td></tr>
<tr class="memdesc:a301e025d747cc7bcc3a3601355128ea8"><td class="mdescLeft">&#160;</td><td class="mdescRight">direction register of hour serial data input  <a href="#a301e025d747cc7bcc3a3601355128ea8">More...</a><br /></td></tr>
<tr class="separator:a301e025d747cc7bcc3a3601355128ea8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca3075532908cfb8032470886c16022a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#aca3075532908cfb8032470886c16022a">H_DATA_PORT</a>&#160;&#160;&#160;PORTD</td></tr>
<tr class="memdesc:aca3075532908cfb8032470886c16022a"><td class="mdescLeft">&#160;</td><td class="mdescRight">state register of hour serial data input  <a href="#aca3075532908cfb8032470886c16022a">More...</a><br /></td></tr>
<tr class="separator:aca3075532908cfb8032470886c16022a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a115119ac5f7e8b40ccef1c6633d75f49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#a115119ac5f7e8b40ccef1c6633d75f49">H_DATA_ADDR</a>&#160;&#160;&#160;(1 &lt;&lt; PD1)</td></tr>
<tr class="memdesc:a115119ac5f7e8b40ccef1c6633d75f49"><td class="mdescLeft">&#160;</td><td class="mdescRight">address of hour serial data input  <a href="#a115119ac5f7e8b40ccef1c6633d75f49">More...</a><br /></td></tr>
<tr class="separator:a115119ac5f7e8b40ccef1c6633d75f49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7842724292b3650d7a960b420df775a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#ac7842724292b3650d7a960b420df775a">H_DATA_HIGH</a>()&#160;&#160;&#160;<a class="el" href="register_8h.html#aca3075532908cfb8032470886c16022a">H_DATA_PORT</a> |= <a class="el" href="register_8h.html#a115119ac5f7e8b40ccef1c6633d75f49">H_DATA_ADDR</a></td></tr>
<tr class="memdesc:ac7842724292b3650d7a960b420df775a"><td class="mdescLeft">&#160;</td><td class="mdescRight">set high state to hour serial data input  <a href="#ac7842724292b3650d7a960b420df775a">More...</a><br /></td></tr>
<tr class="separator:ac7842724292b3650d7a960b420df775a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc793192f90ffc6fa1698e038730214d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#adc793192f90ffc6fa1698e038730214d">H_DATA_LOW</a>()&#160;&#160;&#160;<a class="el" href="register_8h.html#aca3075532908cfb8032470886c16022a">H_DATA_PORT</a> &amp;= ~<a class="el" href="register_8h.html#a115119ac5f7e8b40ccef1c6633d75f49">H_DATA_ADDR</a></td></tr>
<tr class="memdesc:adc793192f90ffc6fa1698e038730214d"><td class="mdescLeft">&#160;</td><td class="mdescRight">set low state to hour serial data input  <a href="#adc793192f90ffc6fa1698e038730214d">More...</a><br /></td></tr>
<tr class="separator:adc793192f90ffc6fa1698e038730214d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec1ea12a6483c446eab2e10c5de505d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#aec1ea12a6483c446eab2e10c5de505d6">M_DATA_DDR</a>&#160;&#160;&#160;DDRC</td></tr>
<tr class="memdesc:aec1ea12a6483c446eab2e10c5de505d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">direction register of minute serial data input  <a href="#aec1ea12a6483c446eab2e10c5de505d6">More...</a><br /></td></tr>
<tr class="separator:aec1ea12a6483c446eab2e10c5de505d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ad26ffeac226a3c5d75308652a2422a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#a9ad26ffeac226a3c5d75308652a2422a">M_DATA_PORT</a>&#160;&#160;&#160;PORTC</td></tr>
<tr class="memdesc:a9ad26ffeac226a3c5d75308652a2422a"><td class="mdescLeft">&#160;</td><td class="mdescRight">state register of minute serial data input  <a href="#a9ad26ffeac226a3c5d75308652a2422a">More...</a><br /></td></tr>
<tr class="separator:a9ad26ffeac226a3c5d75308652a2422a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb069e00e151a0469b0c4449a091f536"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#afb069e00e151a0469b0c4449a091f536">M_DATA_ADDR</a>&#160;&#160;&#160;(1 &lt;&lt; PC2)</td></tr>
<tr class="memdesc:afb069e00e151a0469b0c4449a091f536"><td class="mdescLeft">&#160;</td><td class="mdescRight">address of minute serial data input  <a href="#afb069e00e151a0469b0c4449a091f536">More...</a><br /></td></tr>
<tr class="separator:afb069e00e151a0469b0c4449a091f536"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace4adf9822a0f20e1d8f150bc0afc287"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#ace4adf9822a0f20e1d8f150bc0afc287">M_DATA_HIGH</a>()&#160;&#160;&#160;<a class="el" href="register_8h.html#a9ad26ffeac226a3c5d75308652a2422a">M_DATA_PORT</a> |= <a class="el" href="register_8h.html#afb069e00e151a0469b0c4449a091f536">M_DATA_ADDR</a></td></tr>
<tr class="memdesc:ace4adf9822a0f20e1d8f150bc0afc287"><td class="mdescLeft">&#160;</td><td class="mdescRight">set high state to minute serial data input  <a href="#ace4adf9822a0f20e1d8f150bc0afc287">More...</a><br /></td></tr>
<tr class="separator:ace4adf9822a0f20e1d8f150bc0afc287"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1c3997f7651beceafb079616ed65349"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#ad1c3997f7651beceafb079616ed65349">M_DATA_LOW</a>()&#160;&#160;&#160;<a class="el" href="register_8h.html#a9ad26ffeac226a3c5d75308652a2422a">M_DATA_PORT</a> &amp;= ~<a class="el" href="register_8h.html#afb069e00e151a0469b0c4449a091f536">M_DATA_ADDR</a></td></tr>
<tr class="memdesc:ad1c3997f7651beceafb079616ed65349"><td class="mdescLeft">&#160;</td><td class="mdescRight">set low state to minute serial data input  <a href="#ad1c3997f7651beceafb079616ed65349">More...</a><br /></td></tr>
<tr class="separator:ad1c3997f7651beceafb079616ed65349"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9495c44ab1524f65828970bc150d8c63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#a9495c44ab1524f65828970bc150d8c63">S_DATA_DDR</a>&#160;&#160;&#160;DDRB</td></tr>
<tr class="memdesc:a9495c44ab1524f65828970bc150d8c63"><td class="mdescLeft">&#160;</td><td class="mdescRight">direction register of second serial data input  <a href="#a9495c44ab1524f65828970bc150d8c63">More...</a><br /></td></tr>
<tr class="separator:a9495c44ab1524f65828970bc150d8c63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb14c8b16c11fa3febb32b4e8b9570ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#afb14c8b16c11fa3febb32b4e8b9570ca">S_DATA_PORT</a>&#160;&#160;&#160;PORTB</td></tr>
<tr class="memdesc:afb14c8b16c11fa3febb32b4e8b9570ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">state register of second serial data input  <a href="#afb14c8b16c11fa3febb32b4e8b9570ca">More...</a><br /></td></tr>
<tr class="separator:afb14c8b16c11fa3febb32b4e8b9570ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64553f75cdb0720a9d2615b07e885255"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#a64553f75cdb0720a9d2615b07e885255">S_DATA_ADDR</a>&#160;&#160;&#160;(1 &lt;&lt; PB5)</td></tr>
<tr class="memdesc:a64553f75cdb0720a9d2615b07e885255"><td class="mdescLeft">&#160;</td><td class="mdescRight">address of second serial data input  <a href="#a64553f75cdb0720a9d2615b07e885255">More...</a><br /></td></tr>
<tr class="separator:a64553f75cdb0720a9d2615b07e885255"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf153ffd3de6f44ced29c4b3e5cd2513"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#abf153ffd3de6f44ced29c4b3e5cd2513">S_DATA_HIGH</a>()&#160;&#160;&#160;<a class="el" href="register_8h.html#afb14c8b16c11fa3febb32b4e8b9570ca">S_DATA_PORT</a> |= <a class="el" href="register_8h.html#a64553f75cdb0720a9d2615b07e885255">S_DATA_ADDR</a></td></tr>
<tr class="memdesc:abf153ffd3de6f44ced29c4b3e5cd2513"><td class="mdescLeft">&#160;</td><td class="mdescRight">set high state to second serial data input  <a href="#abf153ffd3de6f44ced29c4b3e5cd2513">More...</a><br /></td></tr>
<tr class="separator:abf153ffd3de6f44ced29c4b3e5cd2513"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8866fb30210300bcf58814c4deea89b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#a8866fb30210300bcf58814c4deea89b2">S_DATA_LOW</a>()&#160;&#160;&#160;<a class="el" href="register_8h.html#afb14c8b16c11fa3febb32b4e8b9570ca">S_DATA_PORT</a> &amp;= ~<a class="el" href="register_8h.html#a64553f75cdb0720a9d2615b07e885255">S_DATA_ADDR</a></td></tr>
<tr class="memdesc:a8866fb30210300bcf58814c4deea89b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">set low state to second serial data input  <a href="#a8866fb30210300bcf58814c4deea89b2">More...</a><br /></td></tr>
<tr class="separator:a8866fb30210300bcf58814c4deea89b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39cae8771568732aced3162ddba47127"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#a39cae8771568732aced3162ddba47127">TIME_CLK_DATA_DDR</a>&#160;&#160;&#160;DDRC</td></tr>
<tr class="memdesc:a39cae8771568732aced3162ddba47127"><td class="mdescLeft">&#160;</td><td class="mdescRight">direction register of clk of time data input  <a href="#a39cae8771568732aced3162ddba47127">More...</a><br /></td></tr>
<tr class="separator:a39cae8771568732aced3162ddba47127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abaed721a779a91fc5385aeece1a4270b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#abaed721a779a91fc5385aeece1a4270b">TIME_CLK_DATA_PORT</a>&#160;&#160;&#160;PORTC</td></tr>
<tr class="memdesc:abaed721a779a91fc5385aeece1a4270b"><td class="mdescLeft">&#160;</td><td class="mdescRight">state register of clk of time data input  <a href="#abaed721a779a91fc5385aeece1a4270b">More...</a><br /></td></tr>
<tr class="separator:abaed721a779a91fc5385aeece1a4270b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeac8da27d47106658f3bb279c951f060"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#aeac8da27d47106658f3bb279c951f060">TIME_CLK_DATA_ADDR</a>&#160;&#160;&#160;(1 &lt;&lt; PC1)</td></tr>
<tr class="memdesc:aeac8da27d47106658f3bb279c951f060"><td class="mdescLeft">&#160;</td><td class="mdescRight">address of clk of time data input  <a href="#aeac8da27d47106658f3bb279c951f060">More...</a><br /></td></tr>
<tr class="separator:aeac8da27d47106658f3bb279c951f060"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e0f3556888414c5a86b8a819c39a7f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#a4e0f3556888414c5a86b8a819c39a7f8">LATCH_DDR</a>&#160;&#160;&#160;DDRC</td></tr>
<tr class="memdesc:a4e0f3556888414c5a86b8a819c39a7f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">direction register of parallel output enable of all registers  <a href="#a4e0f3556888414c5a86b8a819c39a7f8">More...</a><br /></td></tr>
<tr class="separator:a4e0f3556888414c5a86b8a819c39a7f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab2112372ec35551b5e2b9616918cdd5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#aab2112372ec35551b5e2b9616918cdd5">LATCH_PORT</a>&#160;&#160;&#160;PORTC</td></tr>
<tr class="memdesc:aab2112372ec35551b5e2b9616918cdd5"><td class="mdescLeft">&#160;</td><td class="mdescRight">state register of parallel output enable of all registers  <a href="#aab2112372ec35551b5e2b9616918cdd5">More...</a><br /></td></tr>
<tr class="separator:aab2112372ec35551b5e2b9616918cdd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92b315b44d7c8c2f541a374caab2982f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#a92b315b44d7c8c2f541a374caab2982f">LATCH_ADDR</a>&#160;&#160;&#160;(1 &lt;&lt; PC0)</td></tr>
<tr class="memdesc:a92b315b44d7c8c2f541a374caab2982f"><td class="mdescLeft">&#160;</td><td class="mdescRight">address of parallel output enable of all registers  <a href="#a92b315b44d7c8c2f541a374caab2982f">More...</a><br /></td></tr>
<tr class="separator:a92b315b44d7c8c2f541a374caab2982f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7444e2c102d6289fdee3c660ce30c862"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#a7444e2c102d6289fdee3c660ce30c862">LATCH_HIGH</a>()&#160;&#160;&#160;<a class="el" href="register_8h.html#aab2112372ec35551b5e2b9616918cdd5">LATCH_PORT</a> |= <a class="el" href="register_8h.html#a92b315b44d7c8c2f541a374caab2982f">LATCH_ADDR</a></td></tr>
<tr class="memdesc:a7444e2c102d6289fdee3c660ce30c862"><td class="mdescLeft">&#160;</td><td class="mdescRight">set high state of parallel output enable of all registers  <a href="#a7444e2c102d6289fdee3c660ce30c862">More...</a><br /></td></tr>
<tr class="separator:a7444e2c102d6289fdee3c660ce30c862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5406f95dcd2126672fcbc3eedf661feb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#a5406f95dcd2126672fcbc3eedf661feb">LATCH_LOW</a>()&#160;&#160;&#160;<a class="el" href="register_8h.html#aab2112372ec35551b5e2b9616918cdd5">LATCH_PORT</a> &amp;= ~<a class="el" href="register_8h.html#a92b315b44d7c8c2f541a374caab2982f">LATCH_ADDR</a></td></tr>
<tr class="memdesc:a5406f95dcd2126672fcbc3eedf661feb"><td class="mdescLeft">&#160;</td><td class="mdescRight">set low state of parallel output enable of all registers  <a href="#a5406f95dcd2126672fcbc3eedf661feb">More...</a><br /></td></tr>
<tr class="separator:a5406f95dcd2126672fcbc3eedf661feb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ace7a27d184ecc91dc7c057b1372c3d9a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#ace7a27d184ecc91dc7c057b1372c3d9a">RegistersInit</a> ()</td></tr>
<tr class="memdesc:ace7a27d184ecc91dc7c057b1372c3d9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">initialize registers  <a href="#ace7a27d184ecc91dc7c057b1372c3d9a">More...</a><br /></td></tr>
<tr class="separator:ace7a27d184ecc91dc7c057b1372c3d9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3ea23798ee1e3e85d1989975351de1e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#ad3ea23798ee1e3e85d1989975351de1e">SendRegistersTime</a> (uint8_t uiHour, uint8_t uiMinute, uint8_t uiSecond, bool bWithLoad)</td></tr>
<tr class="memdesc:ad3ea23798ee1e3e85d1989975351de1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">send byte table to time registers  <a href="#ad3ea23798ee1e3e85d1989975351de1e">More...</a><br /></td></tr>
<tr class="separator:ad3ea23798ee1e3e85d1989975351de1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52c4dbde0097576096bf418c5f9e607d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#a52c4dbde0097576096bf418c5f9e607d">ClearRegistersTime</a> (bool bWithLoad)</td></tr>
<tr class="memdesc:a52c4dbde0097576096bf418c5f9e607d"><td class="mdescLeft">&#160;</td><td class="mdescRight">send zeros to time registers  <a href="#a52c4dbde0097576096bf418c5f9e607d">More...</a><br /></td></tr>
<tr class="separator:a52c4dbde0097576096bf418c5f9e607d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab88e06151ba2fd5fdd144f9762bfad7c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#ab88e06151ba2fd5fdd144f9762bfad7c">RegistersTest</a> ()</td></tr>
<tr class="memdesc:ab88e06151ba2fd5fdd144f9762bfad7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">simple test, send all digits to hour and minute registers  <a href="#ab88e06151ba2fd5fdd144f9762bfad7c">More...</a><br /></td></tr>
<tr class="separator:ab88e06151ba2fd5fdd144f9762bfad7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec93032838fb8960bf22c785f2eacb2f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#aec93032838fb8960bf22c785f2eacb2f">Time_CLK_01</a> ()</td></tr>
<tr class="memdesc:aec93032838fb8960bf22c785f2eacb2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">to load new bytes to X registers  <a href="#aec93032838fb8960bf22c785f2eacb2f">More...</a><br /></td></tr>
<tr class="separator:aec93032838fb8960bf22c785f2eacb2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a855f24ec481eabddea299c362082134d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="register_8h.html#a855f24ec481eabddea299c362082134d">LATCH_01</a> ()</td></tr>
<tr class="memdesc:a855f24ec481eabddea299c362082134d"><td class="mdescLeft">&#160;</td><td class="mdescRight">to reload parallel output in all registers  <a href="#a855f24ec481eabddea299c362082134d">More...</a><br /></td></tr>
<tr class="separator:a855f24ec481eabddea299c362082134d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><dl class="section author"><dt>Author</dt><dd>Mikolaj Stankowiak <br />
 <a href="#" onclick="location.href='mai'+'lto:'+'mik'+'-s'+'tan'+'@g'+'o2.'+'pl'; return false;">mik-s<span style="display: none;">.nosp@m.</span>tan@<span style="display: none;">.nosp@m.</span>go2.p<span style="display: none;">.nosp@m.</span>l</a> </dd></dl>
<dl class="section rcs"><dt>Modified</dt><dd>2019-03-03 </dd></dl>
<dl class="section rcs"><dt>Created</dt><dd>2017-11-04 </dd></dl>
<dl class="section version"><dt>Version</dt><dd>1.2 From Matrix Clock project.</dd></dl>
<p>Used uC pins: 4<br />
 Features:<br />
 -... -... </p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a115119ac5f7e8b40ccef1c6633d75f49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a115119ac5f7e8b40ccef1c6633d75f49">&#9670;&nbsp;</a></span>H_DATA_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define H_DATA_ADDR&#160;&#160;&#160;(1 &lt;&lt; PD1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>address of hour serial data input </p>

</div>
</div>
<a id="a301e025d747cc7bcc3a3601355128ea8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a301e025d747cc7bcc3a3601355128ea8">&#9670;&nbsp;</a></span>H_DATA_DDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define H_DATA_DDR&#160;&#160;&#160;DDRD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>direction register of hour serial data input </p>

</div>
</div>
<a id="ac7842724292b3650d7a960b420df775a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7842724292b3650d7a960b420df775a">&#9670;&nbsp;</a></span>H_DATA_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define H_DATA_HIGH</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="register_8h.html#aca3075532908cfb8032470886c16022a">H_DATA_PORT</a> |= <a class="el" href="register_8h.html#a115119ac5f7e8b40ccef1c6633d75f49">H_DATA_ADDR</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>set high state to hour serial data input </p>

</div>
</div>
<a id="adc793192f90ffc6fa1698e038730214d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc793192f90ffc6fa1698e038730214d">&#9670;&nbsp;</a></span>H_DATA_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define H_DATA_LOW</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="register_8h.html#aca3075532908cfb8032470886c16022a">H_DATA_PORT</a> &amp;= ~<a class="el" href="register_8h.html#a115119ac5f7e8b40ccef1c6633d75f49">H_DATA_ADDR</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>set low state to hour serial data input </p>

</div>
</div>
<a id="aca3075532908cfb8032470886c16022a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca3075532908cfb8032470886c16022a">&#9670;&nbsp;</a></span>H_DATA_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define H_DATA_PORT&#160;&#160;&#160;PORTD</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>state register of hour serial data input </p>

</div>
</div>
<a id="a92b315b44d7c8c2f541a374caab2982f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92b315b44d7c8c2f541a374caab2982f">&#9670;&nbsp;</a></span>LATCH_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LATCH_ADDR&#160;&#160;&#160;(1 &lt;&lt; PC0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>address of parallel output enable of all registers </p>

</div>
</div>
<a id="a4e0f3556888414c5a86b8a819c39a7f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e0f3556888414c5a86b8a819c39a7f8">&#9670;&nbsp;</a></span>LATCH_DDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LATCH_DDR&#160;&#160;&#160;DDRC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>direction register of parallel output enable of all registers </p>

</div>
</div>
<a id="a7444e2c102d6289fdee3c660ce30c862"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7444e2c102d6289fdee3c660ce30c862">&#9670;&nbsp;</a></span>LATCH_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LATCH_HIGH</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="register_8h.html#aab2112372ec35551b5e2b9616918cdd5">LATCH_PORT</a> |= <a class="el" href="register_8h.html#a92b315b44d7c8c2f541a374caab2982f">LATCH_ADDR</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>set high state of parallel output enable of all registers </p>

</div>
</div>
<a id="a5406f95dcd2126672fcbc3eedf661feb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5406f95dcd2126672fcbc3eedf661feb">&#9670;&nbsp;</a></span>LATCH_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LATCH_LOW</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="register_8h.html#aab2112372ec35551b5e2b9616918cdd5">LATCH_PORT</a> &amp;= ~<a class="el" href="register_8h.html#a92b315b44d7c8c2f541a374caab2982f">LATCH_ADDR</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>set low state of parallel output enable of all registers </p>

</div>
</div>
<a id="aab2112372ec35551b5e2b9616918cdd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aab2112372ec35551b5e2b9616918cdd5">&#9670;&nbsp;</a></span>LATCH_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LATCH_PORT&#160;&#160;&#160;PORTC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>state register of parallel output enable of all registers </p>

</div>
</div>
<a id="afb069e00e151a0469b0c4449a091f536"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb069e00e151a0469b0c4449a091f536">&#9670;&nbsp;</a></span>M_DATA_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define M_DATA_ADDR&#160;&#160;&#160;(1 &lt;&lt; PC2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>address of minute serial data input </p>

</div>
</div>
<a id="aec1ea12a6483c446eab2e10c5de505d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec1ea12a6483c446eab2e10c5de505d6">&#9670;&nbsp;</a></span>M_DATA_DDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define M_DATA_DDR&#160;&#160;&#160;DDRC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>direction register of minute serial data input </p>

</div>
</div>
<a id="ace4adf9822a0f20e1d8f150bc0afc287"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace4adf9822a0f20e1d8f150bc0afc287">&#9670;&nbsp;</a></span>M_DATA_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define M_DATA_HIGH</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="register_8h.html#a9ad26ffeac226a3c5d75308652a2422a">M_DATA_PORT</a> |= <a class="el" href="register_8h.html#afb069e00e151a0469b0c4449a091f536">M_DATA_ADDR</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>set high state to minute serial data input </p>

</div>
</div>
<a id="ad1c3997f7651beceafb079616ed65349"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1c3997f7651beceafb079616ed65349">&#9670;&nbsp;</a></span>M_DATA_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define M_DATA_LOW</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="register_8h.html#a9ad26ffeac226a3c5d75308652a2422a">M_DATA_PORT</a> &amp;= ~<a class="el" href="register_8h.html#afb069e00e151a0469b0c4449a091f536">M_DATA_ADDR</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>set low state to minute serial data input </p>

</div>
</div>
<a id="a9ad26ffeac226a3c5d75308652a2422a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9ad26ffeac226a3c5d75308652a2422a">&#9670;&nbsp;</a></span>M_DATA_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define M_DATA_PORT&#160;&#160;&#160;PORTC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>state register of minute serial data input </p>

</div>
</div>
<a id="a64553f75cdb0720a9d2615b07e885255"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64553f75cdb0720a9d2615b07e885255">&#9670;&nbsp;</a></span>S_DATA_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define S_DATA_ADDR&#160;&#160;&#160;(1 &lt;&lt; PB5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>address of second serial data input </p>

</div>
</div>
<a id="a9495c44ab1524f65828970bc150d8c63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9495c44ab1524f65828970bc150d8c63">&#9670;&nbsp;</a></span>S_DATA_DDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define S_DATA_DDR&#160;&#160;&#160;DDRB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>direction register of second serial data input </p>

</div>
</div>
<a id="abf153ffd3de6f44ced29c4b3e5cd2513"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf153ffd3de6f44ced29c4b3e5cd2513">&#9670;&nbsp;</a></span>S_DATA_HIGH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define S_DATA_HIGH</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="register_8h.html#afb14c8b16c11fa3febb32b4e8b9570ca">S_DATA_PORT</a> |= <a class="el" href="register_8h.html#a64553f75cdb0720a9d2615b07e885255">S_DATA_ADDR</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>set high state to second serial data input </p>

</div>
</div>
<a id="a8866fb30210300bcf58814c4deea89b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8866fb30210300bcf58814c4deea89b2">&#9670;&nbsp;</a></span>S_DATA_LOW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define S_DATA_LOW</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;<a class="el" href="register_8h.html#afb14c8b16c11fa3febb32b4e8b9570ca">S_DATA_PORT</a> &amp;= ~<a class="el" href="register_8h.html#a64553f75cdb0720a9d2615b07e885255">S_DATA_ADDR</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>set low state to second serial data input </p>

</div>
</div>
<a id="afb14c8b16c11fa3febb32b4e8b9570ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb14c8b16c11fa3febb32b4e8b9570ca">&#9670;&nbsp;</a></span>S_DATA_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define S_DATA_PORT&#160;&#160;&#160;PORTB</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>state register of second serial data input </p>

</div>
</div>
<a id="aeac8da27d47106658f3bb279c951f060"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeac8da27d47106658f3bb279c951f060">&#9670;&nbsp;</a></span>TIME_CLK_DATA_ADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIME_CLK_DATA_ADDR&#160;&#160;&#160;(1 &lt;&lt; PC1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>address of clk of time data input </p>

</div>
</div>
<a id="a39cae8771568732aced3162ddba47127"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39cae8771568732aced3162ddba47127">&#9670;&nbsp;</a></span>TIME_CLK_DATA_DDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIME_CLK_DATA_DDR&#160;&#160;&#160;DDRC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>direction register of clk of time data input </p>

</div>
</div>
<a id="abaed721a779a91fc5385aeece1a4270b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abaed721a779a91fc5385aeece1a4270b">&#9670;&nbsp;</a></span>TIME_CLK_DATA_PORT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TIME_CLK_DATA_PORT&#160;&#160;&#160;PORTC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>state register of clk of time data input </p>

</div>
</div>
<a id="acc88f0dade5adabfa129914437bc7dfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc88f0dade5adabfa129914437bc7dfe">&#9670;&nbsp;</a></span>WITH_SECONDS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WITH_SECONDS&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a52c4dbde0097576096bf418c5f9e607d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52c4dbde0097576096bf418c5f9e607d">&#9670;&nbsp;</a></span>ClearRegistersTime()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ClearRegistersTime </td>
          <td>(</td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>bWithLoad</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>send zeros to time registers </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">bWithLoad</td><td>enable to reload parallel output </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="a855f24ec481eabddea299c362082134d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a855f24ec481eabddea299c362082134d">&#9670;&nbsp;</a></span>LATCH_01()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void LATCH_01 </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>to reload parallel output in all registers </p>

</div>
</div>
<a id="ace7a27d184ecc91dc7c057b1372c3d9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace7a27d184ecc91dc7c057b1372c3d9a">&#9670;&nbsp;</a></span>RegistersInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RegistersInit </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>initialize registers </p>
<p>initialize IO registers to work which 74HC595 </p>

</div>
</div>
<a id="ab88e06151ba2fd5fdd144f9762bfad7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab88e06151ba2fd5fdd144f9762bfad7c">&#9670;&nbsp;</a></span>RegistersTest()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RegistersTest </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>simple test, send all digits to hour and minute registers </p>

</div>
</div>
<a id="ad3ea23798ee1e3e85d1989975351de1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3ea23798ee1e3e85d1989975351de1e">&#9670;&nbsp;</a></span>SendRegistersTime()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void SendRegistersTime </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>uiHour</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>uiMinute</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>uiSecond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">bool&#160;</td>
          <td class="paramname"><em>bWithLoad</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>send byte table to time registers </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">uiHour</td><td>value of hour lamps </td></tr>
    <tr><td class="paramname">uiMinute</td><td>value of minute lamps </td></tr>
    <tr><td class="paramname">uiSecond</td><td>value of second lamps </td></tr>
    <tr><td class="paramname">bWithLoad</td><td>enable to reload parallel output </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="aec93032838fb8960bf22c785f2eacb2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec93032838fb8960bf22c785f2eacb2f">&#9670;&nbsp;</a></span>Time_CLK_01()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void Time_CLK_01 </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>to load new bytes to X registers </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_07b86ffc266b39efa5bbdc0e9fdb330a.html">devices</a></li><li class="navelem"><a class="el" href="register_8h.html">register.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
