<module name="ISS_ISP5_SYS1" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="ISP5_REVISION" acronym="ISP5_REVISION" offset="0x0" width="32" description="IP Revision Identifier (X.Y.R) Used by software to track features, bugs, and compatibility">
    <bitfield id="REVISION" width="32" begin="31" end="0" resetval="See" description="IP Revision" range="" rwaccess="R"/>
  </register>
  <register id="ISP5_HWINFO1" acronym="ISP5_HWINFO1" offset="0x4" width="32" description="GENERIC PARAMETER REGISTER Information about the hardware configuration of the IP module.">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="ISIF_RFM_LINE_SIZE" width="13" begin="28" end="16" resetval="0x1500" description="Memory line size for the data reformatter in the ISIF module." range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPIPE_LINE_SIZE" width="13" begin="12" end="0" resetval="0x1500" description="Memory line size for the IPIPE module" range="" rwaccess="R"/>
  </register>
  <register id="ISP5_HWINFO2" acronym="ISP5_HWINFO2" offset="0x8" width="32" description="GENERIC PARAMETER REGISTER Information about the hardware configuration of the IP module.">
    <bitfield id="RESERVED" width="19" begin="31" end="13" resetval="0x00000" description="" range="" rwaccess="R"/>
    <bitfield id="H3A_LINE_SIZE" width="13" begin="12" end="0" resetval="0x0BC0" description="Memory line size for the H3A module" range="" rwaccess="R"/>
  </register>
  <register id="ISP5_SYSCONFIG" acronym="ISP5_SYSCONFIG" offset="0x10" width="32" description="Clock management configuration">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="STANDBYMODE" width="2" begin="5" end="4" resetval="0x2" description="Configuration of the local initiator state management mode. By definition, initiator may generate read/write transaction as long as it is out of STANDBY state." range="" rwaccess="RW">
      <bitenum value="0" id="force" token="STANDBYMODE_0" description="Force-standby mode: local initiator is unconditionally placed in standby state. Backup mode, for debug only."/>
      <bitenum value="1" id="no" token="STANDBYMODE_1" description="No-standby mode: local initiator is unconditionally placed out of standby state. Backup mode, for debug only."/>
      <bitenum value="3" id="reserved" token="STANDBYMODE_3" description="Reserved"/>
      <bitenum value="2" id="smart" token="STANDBYMODE_2" description="Smart-standby mode: local initiator standby status depends on local conditions, that is, the module's functional requirement from the initiator. IP module must not generate (initiator-related) wake-up events. Generation of the MStandby signal must be initiated by the firmware by writing .MSTANDBY = 1."/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="SOFTRESET" width="1" begin="1" end="1" resetval="0" description="Software reset. The soft reset will cause the MStandby to be asserted as the reset value of the ISP5_CTRL.MSTANDBY bit is 1. After a soft reset, the software must ensure not to perform any access for 16 clock cycles (OCP-slave port frequency) after writing this bit. The OCP slave port is running at half the frequency of the functional clock. Before issuing a soft reset, the software must ensure that no more traffic is being generated by the ISP. Basically, it means that the camera module must be stopped from sending data and/or that the ISP modules are disabled. The last interrupt triggered by the ISP design upon completion of the frame processing is rsz_int_dma. This rsz_int_dma event must be used to enable clean termination of the processing. The software must wait a few hundred cycles to trigger the soft reset after upon assertion of the rsz_int_dma, this is to ensure that the BL is completely drained. Software must set the ISP in standby mode before issuing the soft reset: Set ISP5_SYSCONFIG.STANDBYMODE = 2 (smart standby). Set ISP5_CTRL.MSTANDBY to 1. Poll for ISP5_CTRL.MSTANDBY_WAIT = 1. Then, the soft reset can be applied (ISP5_SYSCONFIG.SOFTRESET = 1)." range="" rwaccess="RW">
      <bitenum value="0" id="done" token="SOFTRESET_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="SOFTRESET_1_w" description="Initiate software reset"/>
      <bitenum value="1" id="pending" token="SOFTRESET_1_r" description="Reset (software or other) ongoing"/>
      <bitenum value="0" id="Reset_done,_no_pending_action" token="SOFTRESET_0_r" description="Reset done, no pending action"/>
    </bitfield>
    <bitfield id="AUTO_IDLE" width="1" begin="0" end="0" resetval="1" description="Auto clock gating. Always enabled." range="" rwaccess="R"/>
  </register>
  <register id="ISP5_IRQSTATUS_RAW_i_0" acronym="ISP5_IRQSTATUS_RAW_i_0" offset="0x24" width="32" description="Per-event raw interrupt status vector. Raw status is set even if event is not enabled. Write 1 to set the (raw) status, mostly for debug. The ISP outputs four interrupt lines, ISP_IRQ0 to ISP_IRQ3. Any internal ISP event can be merged on the four lines. A same event must be enabled on only one interrupt line.">
    <bitfield id="OCP_ERR_IRQ" width="1" begin="31" end="31" resetval="0" description="An OCP error has been received on the ISP master port." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="OCP_ERR_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="OCP_ERR_IRQ_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="OCP_ERR_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="OCP_ERR_IRQ_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="30" end="30" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="IPIPE_INT_DPC_RNEW1" width="1" begin="29" end="29" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="IPIPE_INT_DPC_RNEW1_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_DPC_RNEW1_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_DPC_RNEW1_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="IPIPE_INT_DPC_RNEW1_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IPIPE_INT_DPC_RNEW0" width="1" begin="28" end="28" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="IPIPE_INT_DPC_RNEW0_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_DPC_RNEW0_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_DPC_RNEW0_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="IPIPE_INT_DPC_RNEW0_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IPIPE_INT_DPC_INI" width="1" begin="27" end="27" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="IPIPE_INT_DPC_INI_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_DPC_INI_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_DPC_INI_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="IPIPE_INT_DPC_INI_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="26" end="26" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="IPIPE_INT_EOF" width="1" begin="25" end="25" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="IPIPE_INT_EOF_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_EOF_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_EOF_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="IPIPE_INT_EOF_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="H3A_INT_EOF" width="1" begin="24" end="24" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="H3A_INT_EOF_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="H3A_INT_EOF_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="H3A_INT_EOF_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="H3A_INT_EOF_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="RSZ_INT_EOF1" width="1" begin="23" end="23" resetval="0" description="RESIZER module event: This event signals that the BL has received the EOF signal from the resizer B engine which happens one the last transfer in the frame has happened. Note that because the BL has FIFOs it may take some additional time before true data transfer completion to memory." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="RSZ_INT_EOF1_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="RSZ_INT_EOF1_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="RSZ_INT_EOF1_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="RSZ_INT_EOF1_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="RSZ_INT_EOF0" width="1" begin="22" end="22" resetval="0" description="RESIZER module event: This event signals that the BL has received the EOF signal from the resizer A engine which happens one the last transfer in the frame has happened. Note that because the BL has FIFOs it may take some additional time before true data transfer completion to memory." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="RSZ_INT_EOF0_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="RSZ_INT_EOF0_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="RSZ_INT_EOF0_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="RSZ_INT_EOF0_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="21" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RSZ_FIFO_IN_BLK_ERR" width="1" begin="19" end="19" resetval="0" description="This event signals that the minimum vertical blanking period has not been respected causing errors in the input data buffering submodule. This event will be triggered when the rsz_int_reg event of frame N is triggered before the rsz_int_dma of frame N + 1. This event would typically happen at the transition between two frames because there is not enough vertical blanking between frames: the firmware must take care to ensure enough vertical blanking. The hardware cannot recover from this error. It will be required to perform a reset of the IP." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="RSZ_FIFO_IN_BLK_ERR_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="RSZ_FIFO_IN_BLK_ERR_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="RSZ_FIFO_IN_BLK_ERR_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="RSZ_FIFO_IN_BLK_ERR_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="RSZ_FIFO_OVF" width="1" begin="18" end="18" resetval="0" description="This event signals that overflow happened in the input data buffering submodule. This event would typically happen while processing a frame because the video port pixel clock is too high: the firmware must take care to use a lower pixel clock at the input of the resizer module. Depending on the mode being used, the overflow can happen at different places: 1. Bypass mode: overflow happened in the input circular buffer. 2. Pass through mode: overflow happened on the module output interface (MTC) 3. Normal resize mode: overflow happened in the input circular buffer. The hardware cannot recover from this error. It will be required to perform a reset of the IP." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="RSZ_FIFO_OVF_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="RSZ_FIFO_OVF_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="RSZ_FIFO_OVF_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="RSZ_FIFO_OVF_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="RSZ_INT_CYC_RZB" width="1" begin="17" end="17" resetval="0" description="RESIZER module event: This event is the circular interrupt for RESIZER #B. An event can be triggered every time that RSZ_IRQ_RZB output lines have been written out to the RZB_SDR_Y buffer. The range can go from 1 to 8192 lines. Usually, this value should be such that the circular buffer vertical size (set by the RZB_SDR_Y_PTR_E register) is a multiple of RSZ_IRQ_RZB. Note that at the time the interrupt is triggered, the actual data write has not taken place. It may take a few hundred of cycles to complete the data write into system memory. This is not an issue since the start of the buffer is read first." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="RSZ_INT_CYC_RZB_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="RSZ_INT_CYC_RZB_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="RSZ_INT_CYC_RZB_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="RSZ_INT_CYC_RZB_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="RSZ_INT_CYC_RZA" width="1" begin="16" end="16" resetval="0" description="RESIZER module event: This event is the circular interrupt for RESIZER #A. An event can be triggered every time that RSZ_IRQ_RZA output lines have been written out to the RZA_SDR_Y buffer. The range can go from 1 to 8192 lines. Usually, the circular buffer vertical size (set by the RZA_SDR_Y_PTR_E register) should be a multiple of RSZ_IRQ_RZA. Note that at the time the interrupt is triggered, the actual data write has not taken place. It may take a few hundred of cycles to complete the data write into system memory. This is not an issue since the start of the buffer is read first." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="RSZ_INT_CYC_RZA_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="RSZ_INT_CYC_RZA_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="RSZ_INT_CYC_RZA_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="RSZ_INT_CYC_RZA_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="RSZ_INT_DMA" width="1" begin="15" end="15" resetval="0" description="This event is triggered when the last EOF (of the two MTC interfaces) is sent out to the BL and that the resizer core has returned to idle. rsz_int_dma is a true indication that all processing is finished for the particular frame on both resizer engines." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="RSZ_INT_DMA_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="RSZ_INT_DMA_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="RSZ_INT_DMA_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="RSZ_INT_DMA_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="RSZ_INT_LAST_PIX" width="1" begin="14" end="14" resetval="0" description="This event is triggered when the last pixel of the valid area is received." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="RSZ_INT_LAST_PIX_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="RSZ_INT_LAST_PIX_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="RSZ_INT_LAST_PIX_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="RSZ_INT_LAST_PIX_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="RSZ_INT_REG" width="1" begin="13" end="13" resetval="0" description="This event is triggered when the first pixel of the valid area is received. Shadowed registers can be updated at any time but the new value will take effect on the next rsz_int_reg event." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="RSZ_INT_REG_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="RSZ_INT_REG_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="RSZ_INT_REG_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="RSZ_INT_REG_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="H3A_INT" width="1" begin="12" end="12" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="H3A_INT_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="H3A_INT_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="H3A_INT_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="H3A_INT_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="AF_INT" width="1" begin="11" end="11" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="AF_INT_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="AF_INT_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="AF_INT_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="AF_INT_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="AEW_INT" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="AEW_INT_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="AEW_INT_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="AEW_INT_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="AEW_INT_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IPIPEIF_IRQ" width="1" begin="9" end="9" resetval="0" description="IPIPEIF module interrupt" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="IPIPEIF_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPEIF_IRQ_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="IPIPEIF_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="IPIPEIF_IRQ_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IPIPE_INT_HST" width="1" begin="8" end="8" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="IPIPE_INT_HST_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_HST_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_HST_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="IPIPE_INT_HST_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IPIPE_INT_BSC" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="IPIPE_INT_BSC_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_BSC_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_BSC_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="IPIPE_INT_BSC_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IPIPE_INT_DMA" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="IPIPE_INT_DMA_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_DMA_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_DMA_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="IPIPE_INT_DMA_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IPIPE_INT_LAST_PIX" width="1" begin="5" end="5" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="IPIPE_INT_LAST_PIX_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_LAST_PIX_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_LAST_PIX_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="IPIPE_INT_LAST_PIX_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IPIPE_INT_REG" width="1" begin="4" end="4" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="IPIPE_INT_REG_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_REG_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_REG_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="IPIPE_INT_REG_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="ISIF_INT_3" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="ISIF_INT_3_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="ISIF_INT_3_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="ISIF_INT_3_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="ISIF_INT_3_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="ISIF_INT_2" width="1" begin="2" end="2" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="ISIF_INT_2_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="ISIF_INT_2_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="ISIF_INT_2_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="ISIF_INT_2_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="ISIF_INT_1" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="ISIF_INT_1_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="ISIF_INT_1_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="ISIF_INT_1_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="ISIF_INT_1_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="ISIF_INT_0" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="ISIF_INT_0_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="ISIF_INT_0_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="ISIF_INT_0_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="ISIF_INT_0_0_r" description="No event pending"/>
    </bitfield>
  </register>
  <register id="ISP5_IRQSTATUS_RAW_i_1" acronym="ISP5_IRQSTATUS_RAW_i_1" offset="0x34" width="32" description="Per-event raw interrupt status vector. Raw status is set even if event is not enabled. Write 1 to set the (raw) status, mostly for debug. The ISP outputs four interrupt lines, ISP_IRQ0 to ISP_IRQ3. Any internal ISP event can be merged on the four lines. A same event must be enabled on only one interrupt line.">
    <bitfield id="OCP_ERR_IRQ" width="1" begin="31" end="31" resetval="0" description="An OCP error has been received on the ISP master port." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="OCP_ERR_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="OCP_ERR_IRQ_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="OCP_ERR_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="OCP_ERR_IRQ_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="30" end="30" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="IPIPE_INT_DPC_RNEW1" width="1" begin="29" end="29" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="IPIPE_INT_DPC_RNEW1_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_DPC_RNEW1_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_DPC_RNEW1_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="IPIPE_INT_DPC_RNEW1_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IPIPE_INT_DPC_RNEW0" width="1" begin="28" end="28" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="IPIPE_INT_DPC_RNEW0_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_DPC_RNEW0_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_DPC_RNEW0_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="IPIPE_INT_DPC_RNEW0_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IPIPE_INT_DPC_INI" width="1" begin="27" end="27" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="IPIPE_INT_DPC_INI_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_DPC_INI_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_DPC_INI_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="IPIPE_INT_DPC_INI_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="26" end="26" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="IPIPE_INT_EOF" width="1" begin="25" end="25" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="IPIPE_INT_EOF_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_EOF_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_EOF_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="IPIPE_INT_EOF_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="H3A_INT_EOF" width="1" begin="24" end="24" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="H3A_INT_EOF_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="H3A_INT_EOF_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="H3A_INT_EOF_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="H3A_INT_EOF_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="RSZ_INT_EOF1" width="1" begin="23" end="23" resetval="0" description="RESIZER module event: This event signals that the BL has received the EOF signal from the resizer B engine which happens one the last transfer in the frame has happened. Note that because the BL has FIFOs it may take some additional time before true data transfer completion to memory." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="RSZ_INT_EOF1_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="RSZ_INT_EOF1_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="RSZ_INT_EOF1_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="RSZ_INT_EOF1_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="RSZ_INT_EOF0" width="1" begin="22" end="22" resetval="0" description="RESIZER module event: This event signals that the BL has received the EOF signal from the resizer A engine which happens one the last transfer in the frame has happened. Note that because the BL has FIFOs it may take some additional time before true data transfer completion to memory." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="RSZ_INT_EOF0_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="RSZ_INT_EOF0_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="RSZ_INT_EOF0_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="RSZ_INT_EOF0_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="21" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RSZ_FIFO_IN_BLK_ERR" width="1" begin="19" end="19" resetval="0" description="This event signals that the minimum vertical blanking period has not been respected causing errors in the input data buffering submodule. This event will be triggered when the rsz_int_reg event of frame N is triggered before the rsz_int_dma of frame N + 1. This event would typically happen at the transition between two frames because there is not enough vertical blanking between frames: the firmware must take care to ensure enough vertical blanking. The hardware cannot recover from this error. It will be required to perform a reset of the IP." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="RSZ_FIFO_IN_BLK_ERR_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="RSZ_FIFO_IN_BLK_ERR_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="RSZ_FIFO_IN_BLK_ERR_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="RSZ_FIFO_IN_BLK_ERR_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="RSZ_FIFO_OVF" width="1" begin="18" end="18" resetval="0" description="This event signals that overflow happened in the input data buffering submodule. This event would typically happen while processing a frame because the video port pixel clock is too high: the firmware must take care to use a lower pixel clock at the input of the resizer module. Depending on the mode being used, the overflow can happen at different places: 1. Bypass mode: overflow happened in the input circular buffer. 2. Pass through mode: overflow happened on the module output interface (MTC) 3. Normal resize mode: overflow happened in the input circular buffer. The hardware cannot recover from this error. It will be required to perform a reset of the IP." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="RSZ_FIFO_OVF_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="RSZ_FIFO_OVF_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="RSZ_FIFO_OVF_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="RSZ_FIFO_OVF_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="RSZ_INT_CYC_RZB" width="1" begin="17" end="17" resetval="0" description="RESIZER module event: This event is the circular interrupt for RESIZER #B. An event can be triggered every time that RSZ_IRQ_RZB output lines have been written out to the RZB_SDR_Y buffer. The range can go from 1 to 8192 lines. Usually, this value should be such that the circular buffer vertical size (set by the RZB_SDR_Y_PTR_E register) is a multiple of RSZ_IRQ_RZB. Note that at the time the interrupt is triggered, the actual data write has not taken place. It may take a few hundred of cycles to complete the data write into system memory. This is not an issue since the start of the buffer is read first." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="RSZ_INT_CYC_RZB_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="RSZ_INT_CYC_RZB_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="RSZ_INT_CYC_RZB_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="RSZ_INT_CYC_RZB_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="RSZ_INT_CYC_RZA" width="1" begin="16" end="16" resetval="0" description="RESIZER module event: This event is the circular interrupt for RESIZER #A. An event can be triggered every time that RSZ_IRQ_RZA output lines have been written out to the RZA_SDR_Y buffer. The range can go from 1 to 8192 lines. Usually, the circular buffer vertical size (set by the RZA_SDR_Y_PTR_E register) should be a multiple of RSZ_IRQ_RZA. Note that at the time the interrupt is triggered, the actual data write has not taken place. It may take a few hundred of cycles to complete the data write into system memory. This is not an issue since the start of the buffer is read first." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="RSZ_INT_CYC_RZA_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="RSZ_INT_CYC_RZA_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="RSZ_INT_CYC_RZA_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="RSZ_INT_CYC_RZA_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="RSZ_INT_DMA" width="1" begin="15" end="15" resetval="0" description="This event is triggered when the last EOF (of the two MTC interfaces) is sent out to the BL and that the resizer core has returned to idle. rsz_int_dma is a true indication that all processing is finished for the particular frame on both resizer engines." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="RSZ_INT_DMA_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="RSZ_INT_DMA_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="RSZ_INT_DMA_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="RSZ_INT_DMA_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="RSZ_INT_LAST_PIX" width="1" begin="14" end="14" resetval="0" description="This event is triggered when the last pixel of the valid area is received." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="RSZ_INT_LAST_PIX_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="RSZ_INT_LAST_PIX_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="RSZ_INT_LAST_PIX_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="RSZ_INT_LAST_PIX_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="RSZ_INT_REG" width="1" begin="13" end="13" resetval="0" description="This event is triggered when the first pixel of the valid area is received. Shadowed registers can be updated at any time but the new value will take effect on the next rsz_int_reg event." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="RSZ_INT_REG_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="RSZ_INT_REG_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="RSZ_INT_REG_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="RSZ_INT_REG_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="H3A_INT" width="1" begin="12" end="12" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="H3A_INT_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="H3A_INT_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="H3A_INT_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="H3A_INT_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="AF_INT" width="1" begin="11" end="11" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="AF_INT_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="AF_INT_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="AF_INT_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="AF_INT_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="AEW_INT" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="AEW_INT_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="AEW_INT_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="AEW_INT_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="AEW_INT_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IPIPEIF_IRQ" width="1" begin="9" end="9" resetval="0" description="IPIPEIF module interrupt" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="IPIPEIF_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPEIF_IRQ_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="IPIPEIF_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="IPIPEIF_IRQ_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IPIPE_INT_HST" width="1" begin="8" end="8" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="IPIPE_INT_HST_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_HST_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_HST_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="IPIPE_INT_HST_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IPIPE_INT_BSC" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="IPIPE_INT_BSC_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_BSC_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_BSC_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="IPIPE_INT_BSC_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IPIPE_INT_DMA" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="IPIPE_INT_DMA_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_DMA_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_DMA_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="IPIPE_INT_DMA_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IPIPE_INT_LAST_PIX" width="1" begin="5" end="5" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="IPIPE_INT_LAST_PIX_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_LAST_PIX_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_LAST_PIX_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="IPIPE_INT_LAST_PIX_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IPIPE_INT_REG" width="1" begin="4" end="4" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="IPIPE_INT_REG_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_REG_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_REG_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="IPIPE_INT_REG_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="ISIF_INT_3" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="ISIF_INT_3_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="ISIF_INT_3_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="ISIF_INT_3_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="ISIF_INT_3_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="ISIF_INT_2" width="1" begin="2" end="2" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="ISIF_INT_2_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="ISIF_INT_2_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="ISIF_INT_2_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="ISIF_INT_2_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="ISIF_INT_1" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="ISIF_INT_1_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="ISIF_INT_1_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="ISIF_INT_1_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="ISIF_INT_1_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="ISIF_INT_0" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="ISIF_INT_0_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="ISIF_INT_0_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="ISIF_INT_0_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="ISIF_INT_0_0_r" description="No event pending"/>
    </bitfield>
  </register>
  <register id="ISP5_IRQSTATUS_RAW_i_2" acronym="ISP5_IRQSTATUS_RAW_i_2" offset="0x44" width="32" description="Per-event raw interrupt status vector. Raw status is set even if event is not enabled. Write 1 to set the (raw) status, mostly for debug. The ISP outputs four interrupt lines, ISP_IRQ0 to ISP_IRQ3. Any internal ISP event can be merged on the four lines. A same event must be enabled on only one interrupt line.">
    <bitfield id="OCP_ERR_IRQ" width="1" begin="31" end="31" resetval="0" description="An OCP error has been received on the ISP master port." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="OCP_ERR_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="OCP_ERR_IRQ_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="OCP_ERR_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="OCP_ERR_IRQ_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="30" end="30" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="IPIPE_INT_DPC_RNEW1" width="1" begin="29" end="29" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="IPIPE_INT_DPC_RNEW1_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_DPC_RNEW1_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_DPC_RNEW1_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="IPIPE_INT_DPC_RNEW1_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IPIPE_INT_DPC_RNEW0" width="1" begin="28" end="28" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="IPIPE_INT_DPC_RNEW0_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_DPC_RNEW0_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_DPC_RNEW0_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="IPIPE_INT_DPC_RNEW0_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IPIPE_INT_DPC_INI" width="1" begin="27" end="27" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="IPIPE_INT_DPC_INI_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_DPC_INI_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_DPC_INI_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="IPIPE_INT_DPC_INI_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="26" end="26" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="IPIPE_INT_EOF" width="1" begin="25" end="25" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="IPIPE_INT_EOF_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_EOF_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_EOF_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="IPIPE_INT_EOF_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="H3A_INT_EOF" width="1" begin="24" end="24" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="H3A_INT_EOF_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="H3A_INT_EOF_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="H3A_INT_EOF_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="H3A_INT_EOF_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="RSZ_INT_EOF1" width="1" begin="23" end="23" resetval="0" description="RESIZER module event: This event signals that the BL has received the EOF signal from the resizer B engine which happens one the last transfer in the frame has happened. Note that because the BL has FIFOs it may take some additional time before true data transfer completion to memory." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="RSZ_INT_EOF1_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="RSZ_INT_EOF1_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="RSZ_INT_EOF1_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="RSZ_INT_EOF1_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="RSZ_INT_EOF0" width="1" begin="22" end="22" resetval="0" description="RESIZER module event: This event signals that the BL has received the EOF signal from the resizer A engine which happens one the last transfer in the frame has happened. Note that because the BL has FIFOs it may take some additional time before true data transfer completion to memory." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="RSZ_INT_EOF0_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="RSZ_INT_EOF0_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="RSZ_INT_EOF0_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="RSZ_INT_EOF0_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="21" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RSZ_FIFO_IN_BLK_ERR" width="1" begin="19" end="19" resetval="0" description="This event signals that the minimum vertical blanking period has not been respected causing errors in the input data buffering submodule. This event will be triggered when the rsz_int_reg event of frame N is triggered before the rsz_int_dma of frame N + 1. This event would typically happen at the transition between two frames because there is not enough vertical blanking between frames: the firmware must take care to ensure enough vertical blanking. The hardware cannot recover from this error. It will be required to perform a reset of the IP." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="RSZ_FIFO_IN_BLK_ERR_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="RSZ_FIFO_IN_BLK_ERR_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="RSZ_FIFO_IN_BLK_ERR_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="RSZ_FIFO_IN_BLK_ERR_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="RSZ_FIFO_OVF" width="1" begin="18" end="18" resetval="0" description="This event signals that overflow happened in the input data buffering submodule. This event would typically happen while processing a frame because the video port pixel clock is too high: the firmware must take care to use a lower pixel clock at the input of the resizer module. Depending on the mode being used, the overflow can happen at different places: 1. Bypass mode: overflow happened in the input circular buffer. 2. Pass through mode: overflow happened on the module output interface (MTC) 3. Normal resize mode: overflow happened in the input circular buffer. The hardware cannot recover from this error. It will be required to perform a reset of the IP." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="RSZ_FIFO_OVF_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="RSZ_FIFO_OVF_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="RSZ_FIFO_OVF_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="RSZ_FIFO_OVF_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="RSZ_INT_CYC_RZB" width="1" begin="17" end="17" resetval="0" description="RESIZER module event: This event is the circular interrupt for RESIZER #B. An event can be triggered every time that RSZ_IRQ_RZB output lines have been written out to the RZB_SDR_Y buffer. The range can go from 1 to 8192 lines. Usually, this value should be such that the circular buffer vertical size (set by the RZB_SDR_Y_PTR_E register) is a multiple of RSZ_IRQ_RZB. Note that at the time the interrupt is triggered, the actual data write has not taken place. It may take a few hundred of cycles to complete the data write into system memory. This is not an issue since the start of the buffer is read first." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="RSZ_INT_CYC_RZB_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="RSZ_INT_CYC_RZB_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="RSZ_INT_CYC_RZB_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="RSZ_INT_CYC_RZB_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="RSZ_INT_CYC_RZA" width="1" begin="16" end="16" resetval="0" description="RESIZER module event: This event is the circular interrupt for RESIZER #A. An event can be triggered every time that RSZ_IRQ_RZA output lines have been written out to the RZA_SDR_Y buffer. The range can go from 1 to 8192 lines. Usually, the circular buffer vertical size (set by the RZA_SDR_Y_PTR_E register) should be a multiple of RSZ_IRQ_RZA. Note that at the time the interrupt is triggered, the actual data write has not taken place. It may take a few hundred of cycles to complete the data write into system memory. This is not an issue since the start of the buffer is read first." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="RSZ_INT_CYC_RZA_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="RSZ_INT_CYC_RZA_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="RSZ_INT_CYC_RZA_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="RSZ_INT_CYC_RZA_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="RSZ_INT_DMA" width="1" begin="15" end="15" resetval="0" description="This event is triggered when the last EOF (of the two MTC interfaces) is sent out to the BL and that the resizer core has returned to idle. rsz_int_dma is a true indication that all processing is finished for the particular frame on both resizer engines." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="RSZ_INT_DMA_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="RSZ_INT_DMA_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="RSZ_INT_DMA_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="RSZ_INT_DMA_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="RSZ_INT_LAST_PIX" width="1" begin="14" end="14" resetval="0" description="This event is triggered when the last pixel of the valid area is received." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="RSZ_INT_LAST_PIX_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="RSZ_INT_LAST_PIX_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="RSZ_INT_LAST_PIX_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="RSZ_INT_LAST_PIX_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="RSZ_INT_REG" width="1" begin="13" end="13" resetval="0" description="This event is triggered when the first pixel of the valid area is received. Shadowed registers can be updated at any time but the new value will take effect on the next rsz_int_reg event." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="RSZ_INT_REG_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="RSZ_INT_REG_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="RSZ_INT_REG_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="RSZ_INT_REG_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="H3A_INT" width="1" begin="12" end="12" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="H3A_INT_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="H3A_INT_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="H3A_INT_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="H3A_INT_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="AF_INT" width="1" begin="11" end="11" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="AF_INT_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="AF_INT_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="AF_INT_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="AF_INT_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="AEW_INT" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="AEW_INT_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="AEW_INT_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="AEW_INT_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="AEW_INT_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IPIPEIF_IRQ" width="1" begin="9" end="9" resetval="0" description="IPIPEIF module interrupt" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="IPIPEIF_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPEIF_IRQ_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="IPIPEIF_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="IPIPEIF_IRQ_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IPIPE_INT_HST" width="1" begin="8" end="8" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="IPIPE_INT_HST_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_HST_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_HST_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="IPIPE_INT_HST_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IPIPE_INT_BSC" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="IPIPE_INT_BSC_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_BSC_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_BSC_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="IPIPE_INT_BSC_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IPIPE_INT_DMA" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="IPIPE_INT_DMA_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_DMA_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_DMA_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="IPIPE_INT_DMA_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IPIPE_INT_LAST_PIX" width="1" begin="5" end="5" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="IPIPE_INT_LAST_PIX_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_LAST_PIX_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_LAST_PIX_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="IPIPE_INT_LAST_PIX_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IPIPE_INT_REG" width="1" begin="4" end="4" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="IPIPE_INT_REG_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_REG_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_REG_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="IPIPE_INT_REG_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="ISIF_INT_3" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="ISIF_INT_3_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="ISIF_INT_3_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="ISIF_INT_3_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="ISIF_INT_3_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="ISIF_INT_2" width="1" begin="2" end="2" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="ISIF_INT_2_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="ISIF_INT_2_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="ISIF_INT_2_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="ISIF_INT_2_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="ISIF_INT_1" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="ISIF_INT_1_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="ISIF_INT_1_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="ISIF_INT_1_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="ISIF_INT_1_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="ISIF_INT_0" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="ISIF_INT_0_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="ISIF_INT_0_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="ISIF_INT_0_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="ISIF_INT_0_0_r" description="No event pending"/>
    </bitfield>
  </register>
  <register id="ISP5_IRQSTATUS_RAW_i_3" acronym="ISP5_IRQSTATUS_RAW_i_3" offset="0x54" width="32" description="Per-event raw interrupt status vector. Raw status is set even if event is not enabled. Write 1 to set the (raw) status, mostly for debug. The ISP outputs four interrupt lines, ISP_IRQ0 to ISP_IRQ3. Any internal ISP event can be merged on the four lines. A same event must be enabled on only one interrupt line.">
    <bitfield id="OCP_ERR_IRQ" width="1" begin="31" end="31" resetval="0" description="An OCP error has been received on the ISP master port." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="OCP_ERR_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="OCP_ERR_IRQ_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="OCP_ERR_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="OCP_ERR_IRQ_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="30" end="30" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="IPIPE_INT_DPC_RNEW1" width="1" begin="29" end="29" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="IPIPE_INT_DPC_RNEW1_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_DPC_RNEW1_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_DPC_RNEW1_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="IPIPE_INT_DPC_RNEW1_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IPIPE_INT_DPC_RNEW0" width="1" begin="28" end="28" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="IPIPE_INT_DPC_RNEW0_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_DPC_RNEW0_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_DPC_RNEW0_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="IPIPE_INT_DPC_RNEW0_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IPIPE_INT_DPC_INI" width="1" begin="27" end="27" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="IPIPE_INT_DPC_INI_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_DPC_INI_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_DPC_INI_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="IPIPE_INT_DPC_INI_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="26" end="26" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="IPIPE_INT_EOF" width="1" begin="25" end="25" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="IPIPE_INT_EOF_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_EOF_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_EOF_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="IPIPE_INT_EOF_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="H3A_INT_EOF" width="1" begin="24" end="24" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="H3A_INT_EOF_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="H3A_INT_EOF_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="H3A_INT_EOF_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="H3A_INT_EOF_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="RSZ_INT_EOF1" width="1" begin="23" end="23" resetval="0" description="RESIZER module event: This event signals that the BL has received the EOF signal from the resizer B engine which happens one the last transfer in the frame has happened. Note that because the BL has FIFOs it may take some additional time before true data transfer completion to memory." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="RSZ_INT_EOF1_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="RSZ_INT_EOF1_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="RSZ_INT_EOF1_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="RSZ_INT_EOF1_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="RSZ_INT_EOF0" width="1" begin="22" end="22" resetval="0" description="RESIZER module event: This event signals that the BL has received the EOF signal from the resizer A engine which happens one the last transfer in the frame has happened. Note that because the BL has FIFOs it may take some additional time before true data transfer completion to memory." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="RSZ_INT_EOF0_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="RSZ_INT_EOF0_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="RSZ_INT_EOF0_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="RSZ_INT_EOF0_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="21" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RSZ_FIFO_IN_BLK_ERR" width="1" begin="19" end="19" resetval="0" description="This event signals that the minimum vertical blanking period has not been respected causing errors in the input data buffering submodule. This event will be triggered when the rsz_int_reg event of frame N is triggered before the rsz_int_dma of frame N + 1. This event would typically happen at the transition between two frames because there is not enough vertical blanking between frames: the firmware must take care to ensure enough vertical blanking. The hardware cannot recover from this error. It will be required to perform a reset of the IP." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="RSZ_FIFO_IN_BLK_ERR_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="RSZ_FIFO_IN_BLK_ERR_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="RSZ_FIFO_IN_BLK_ERR_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="RSZ_FIFO_IN_BLK_ERR_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="RSZ_FIFO_OVF" width="1" begin="18" end="18" resetval="0" description="This event signals that overflow happened in the input data buffering submodule. This event would typically happen while processing a frame because the video port pixel clock is too high: the firmware must take care to use a lower pixel clock at the input of the resizer module. Depending on the mode being used, the overflow can happen at different places: 1. Bypass mode: overflow happened in the input circular buffer. 2. Pass through mode: overflow happened on the module output interface (MTC) 3. Normal resize mode: overflow happened in the input circular buffer. The hardware cannot recover from this error. It will be required to perform a reset of the IP." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="RSZ_FIFO_OVF_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="RSZ_FIFO_OVF_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="RSZ_FIFO_OVF_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="RSZ_FIFO_OVF_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="RSZ_INT_CYC_RZB" width="1" begin="17" end="17" resetval="0" description="RESIZER module event: This event is the circular interrupt for RESIZER #B. An event can be triggered every time that RSZ_IRQ_RZB output lines have been written out to the RZB_SDR_Y buffer. The range can go from 1 to 8192 lines. Usually, this value should be such that the circular buffer vertical size (set by the RZB_SDR_Y_PTR_E register) is a multiple of RSZ_IRQ_RZB. Note that at the time the interrupt is triggered, the actual data write has not taken place. It may take a few hundred of cycles to complete the data write into system memory. This is not an issue since the start of the buffer is read first." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="RSZ_INT_CYC_RZB_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="RSZ_INT_CYC_RZB_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="RSZ_INT_CYC_RZB_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="RSZ_INT_CYC_RZB_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="RSZ_INT_CYC_RZA" width="1" begin="16" end="16" resetval="0" description="RESIZER module event: This event is the circular interrupt for RESIZER #A. An event can be triggered every time that RSZ_IRQ_RZA output lines have been written out to the RZA_SDR_Y buffer. The range can go from 1 to 8192 lines. Usually, the circular buffer vertical size (set by the RZA_SDR_Y_PTR_E register) should be a multiple of RSZ_IRQ_RZA. Note that at the time the interrupt is triggered, the actual data write has not taken place. It may take a few hundred of cycles to complete the data write into system memory. This is not an issue since the start of the buffer is read first." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="RSZ_INT_CYC_RZA_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="RSZ_INT_CYC_RZA_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="RSZ_INT_CYC_RZA_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="RSZ_INT_CYC_RZA_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="RSZ_INT_DMA" width="1" begin="15" end="15" resetval="0" description="This event is triggered when the last EOF (of the two MTC interfaces) is sent out to the BL and that the resizer core has returned to idle. rsz_int_dma is a true indication that all processing is finished for the particular frame on both resizer engines." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="RSZ_INT_DMA_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="RSZ_INT_DMA_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="RSZ_INT_DMA_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="RSZ_INT_DMA_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="RSZ_INT_LAST_PIX" width="1" begin="14" end="14" resetval="0" description="This event is triggered when the last pixel of the valid area is received." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="RSZ_INT_LAST_PIX_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="RSZ_INT_LAST_PIX_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="RSZ_INT_LAST_PIX_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="RSZ_INT_LAST_PIX_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="RSZ_INT_REG" width="1" begin="13" end="13" resetval="0" description="This event is triggered when the first pixel of the valid area is received. Shadowed registers can be updated at any time but the new value will take effect on the next rsz_int_reg event." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="RSZ_INT_REG_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="RSZ_INT_REG_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="RSZ_INT_REG_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="RSZ_INT_REG_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="H3A_INT" width="1" begin="12" end="12" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="H3A_INT_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="H3A_INT_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="H3A_INT_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="H3A_INT_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="AF_INT" width="1" begin="11" end="11" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="AF_INT_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="AF_INT_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="AF_INT_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="AF_INT_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="AEW_INT" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="AEW_INT_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="AEW_INT_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="AEW_INT_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="AEW_INT_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IPIPEIF_IRQ" width="1" begin="9" end="9" resetval="0" description="IPIPEIF module interrupt" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="IPIPEIF_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPEIF_IRQ_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="IPIPEIF_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="IPIPEIF_IRQ_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IPIPE_INT_HST" width="1" begin="8" end="8" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="IPIPE_INT_HST_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_HST_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_HST_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="IPIPE_INT_HST_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IPIPE_INT_BSC" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="IPIPE_INT_BSC_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_BSC_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_BSC_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="IPIPE_INT_BSC_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IPIPE_INT_DMA" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="IPIPE_INT_DMA_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_DMA_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_DMA_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="IPIPE_INT_DMA_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IPIPE_INT_LAST_PIX" width="1" begin="5" end="5" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="IPIPE_INT_LAST_PIX_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_LAST_PIX_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_LAST_PIX_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="IPIPE_INT_LAST_PIX_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="IPIPE_INT_REG" width="1" begin="4" end="4" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="IPIPE_INT_REG_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_REG_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_REG_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="IPIPE_INT_REG_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="ISIF_INT_3" width="1" begin="3" end="3" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="ISIF_INT_3_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="ISIF_INT_3_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="ISIF_INT_3_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="ISIF_INT_3_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="ISIF_INT_2" width="1" begin="2" end="2" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="ISIF_INT_2_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="ISIF_INT_2_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="ISIF_INT_2_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="ISIF_INT_2_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="ISIF_INT_1" width="1" begin="1" end="1" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="ISIF_INT_1_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="ISIF_INT_1_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="ISIF_INT_1_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="ISIF_INT_1_0_r" description="No event pending"/>
    </bitfield>
    <bitfield id="ISIF_INT_0" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="noevent" token="ISIF_INT_0_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="ISIF_INT_0_1_w" description="Set event (debug)"/>
      <bitenum value="1" id="pending" token="ISIF_INT_0_1_r" description="Event pending"/>
      <bitenum value="0" id="No_event_pending" token="ISIF_INT_0_0_r" description="No event pending"/>
    </bitfield>
  </register>
  <register id="ISP5_IRQSTATUS_i_0" acronym="ISP5_IRQSTATUS_i_0" offset="0x28" width="32" description="Per-event 'enabled' interrupt status vector. Enabled status is not set unless event is enabled. Write 1 to clear the status after interrupt has been serviced (raw status gets cleared, that is, even if not enabled). The ISP outputs four interrupt lines, ISP_IRQ0 to ISP_IRQ3. Any internal ISP event can be merged on the four lines. A same event must be enabled on only one interrupt line.">
    <bitfield id="OCP_ERR_IRQ" width="1" begin="31" end="31" resetval="0" description="An OCP error has been received on the ISP master port." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="OCP_ERR_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="OCP_ERR_IRQ_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="OCP_ERR_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="OCP_ERR_IRQ_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="30" end="30" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="IPIPE_INT_DPC_RNEW1" width="1" begin="29" end="29" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="IPIPE_INT_DPC_RNEW1_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_DPC_RNEW1_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_DPC_RNEW1_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="IPIPE_INT_DPC_RNEW1_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IPIPE_INT_DPC_RNEW0" width="1" begin="28" end="28" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="IPIPE_INT_DPC_RNEW0_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_DPC_RNEW0_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_DPC_RNEW0_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="IPIPE_INT_DPC_RNEW0_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IPIPE_INT_DPC_INI" width="1" begin="27" end="27" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="IPIPE_INT_DPC_INI_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_DPC_INI_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_DPC_INI_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="IPIPE_INT_DPC_INI_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="26" end="26" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="IPIPE_INT_EOF" width="1" begin="25" end="25" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="IPIPE_INT_EOF_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_EOF_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_EOF_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="IPIPE_INT_EOF_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="H3A_INT_EOF" width="1" begin="24" end="24" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="H3A_INT_EOF_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="H3A_INT_EOF_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="H3A_INT_EOF_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="H3A_INT_EOF_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="RSZ_INT_EOF1" width="1" begin="23" end="23" resetval="0" description="RESIZER module event: This event signals that the BL has received the EOF signal from the resizer B engine which happens one the last transfer in the frame has happened. Note that because the BL has FIFOs it may take some additional time before true data transfer completion to memory." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="RSZ_INT_EOF1_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="RSZ_INT_EOF1_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="RSZ_INT_EOF1_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="RSZ_INT_EOF1_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="RSZ_INT_EOF0" width="1" begin="22" end="22" resetval="0" description="RESIZER module event: This event signals that the BL has received the EOF signal from the resizer A engine which happens one the last transfer in the frame has happened. Note that because the BL has FIFOs it may take some additional time before true data transfer completion to memory." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="RSZ_INT_EOF0_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="RSZ_INT_EOF0_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="RSZ_INT_EOF0_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="RSZ_INT_EOF0_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="21" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RSZ_FIFO_IN_BLK_ERR" width="1" begin="19" end="19" resetval="0" description="This event signals that the minimum vertical blanking period has not been respected causing errors in the input data buffering submodule. This event will be triggered when the rsz_int_reg event of frame N is triggered before the rsz_int_dma of frame N + 1. This event would typically happen at the transition between two frames because there is not enough vertical blanking between frames: the firmware must take care to ensure enough vertical blanking. The hardware cannot recover from this error. It will be required to perform a reset of the IP." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="RSZ_FIFO_IN_BLK_ERR_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="RSZ_FIFO_IN_BLK_ERR_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="RSZ_FIFO_IN_BLK_ERR_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="RSZ_FIFO_IN_BLK_ERR_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="RSZ_FIFO_OVF" width="1" begin="18" end="18" resetval="0" description="This event signals that overflow happened in the input data buffering submodule or in the RSZ output interface. This event would typically happen while processing a frame because the video port pixel clock is too high: the firmware must take care to use a lower pixel clock at the input of the resizer module. The hardware cannot recover from this error. It will be required to perform a reset of the IP." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="RSZ_FIFO_OVF_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="RSZ_FIFO_OVF_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="RSZ_FIFO_OVF_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="RSZ_FIFO_OVF_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="RSZ_INT_CYC_RZB" width="1" begin="17" end="17" resetval="0" description="RESIZER module event: This event is the circular interrupt for RESIZER #B. An event can be triggered every time that RSZ_IRQ_RZB output lines have been written out to the RZB_SDR_Y buffer. The range can go from 1 to 8192 lines. Usually, this value should be such that the circular buffer vertical size (set by the RZB_SDR_Y_PTR_E register) is a multiple of RSZ_IRQ_RZB. Note that at the time the interrupt is triggered, the actual data write has not taken place. It may take a few hundred of cycles to complete the data write into system memory. This is not an issue since the start of the buffer is read first." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="RSZ_INT_CYC_RZB_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="RSZ_INT_CYC_RZB_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="RSZ_INT_CYC_RZB_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="RSZ_INT_CYC_RZB_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="RSZ_INT_CYC_RZA" width="1" begin="16" end="16" resetval="0" description="RESIZER module event: This event is the circular interrupt for RESIZER #A. An event can be triggered every time that RSZ_IRQ_RZA output lines have been written out to the RZA_SDR_Y buffer. The range can go from 1 to 8192 lines. Usually, the circular buffer vertical size (set by the RZA_SDR_Y_PTR_E register) should be a multiple of RSZ_IRQ_RZA. Note that at the time the interrupt is triggered, the actual data write has not taken place. It may take a few hundred of cycles to complete the data write into system memory. This is not an issue since the start of the buffer is read first." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="RSZ_INT_CYC_RZA_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="RSZ_INT_CYC_RZA_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="RSZ_INT_CYC_RZA_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="RSZ_INT_CYC_RZA_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="RSZ_INT_DMA" width="1" begin="15" end="15" resetval="0" description="This event is triggered when the last EOF (of the two MTC interfaces) is sent out to the BL and that the resizer core has returned to idle. rsz_int_dma is a true indication that all processing is finished for the particular frame on both resizer engines." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="RSZ_INT_DMA_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="RSZ_INT_DMA_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="RSZ_INT_DMA_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="RSZ_INT_DMA_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="RSZ_INT_LAST_PIX" width="1" begin="14" end="14" resetval="0" description="This event is triggered when the last pixel of the valid area is received." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="RSZ_INT_LAST_PIX_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="RSZ_INT_LAST_PIX_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="RSZ_INT_LAST_PIX_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="RSZ_INT_LAST_PIX_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="RSZ_INT_REG" width="1" begin="13" end="13" resetval="0" description="This event is triggered when the first pixel of the valid area is received. Shadowed registers can be updated at any time but the new value will take effect on the next rsz_int_reg event." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="RSZ_INT_REG_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="RSZ_INT_REG_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="RSZ_INT_REG_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="RSZ_INT_REG_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="H3A_INT" width="1" begin="12" end="12" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="H3A_INT_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="H3A_INT_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="H3A_INT_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="H3A_INT_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="AF_INT" width="1" begin="11" end="11" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="AF_INT_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="AF_INT_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="AF_INT_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="AF_INT_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="AEW_INT" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="AEW_INT_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="AEW_INT_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="AEW_INT_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="AEW_INT_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IPIPEIF_IRQ" width="1" begin="9" end="9" resetval="0" description="IPIPEIF module interrupt" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="IPIPEIF_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPEIF_IRQ_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="IPIPEIF_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="IPIPEIF_IRQ_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IPIPE_INT_HST" width="1" begin="8" end="8" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="IPIPE_INT_HST_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_HST_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_HST_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="IPIPE_INT_HST_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IPIPE_INT_BSC" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="IPIPE_INT_BSC_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_BSC_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_BSC_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="IPIPE_INT_BSC_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IPIPE_INT_DMA" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="IPIPE_INT_DMA_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_DMA_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_DMA_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="IPIPE_INT_DMA_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IPIPE_INT_LAST_PIX" width="1" begin="5" end="5" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="IPIPE_INT_LAST_PIX_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_LAST_PIX_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_LAST_PIX_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="IPIPE_INT_LAST_PIX_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IPIPE_INT_REG" width="1" begin="4" end="4" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="IPIPE_INT_REG_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_REG_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_REG_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="IPIPE_INT_REG_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="ISIF_INT_3" width="1" begin="3" end="3" resetval="0" description="LSC interrupt issued by 2D-LSC block. Four types of 2D-LSC can be generated and mapped to the INT_3 line. For more information, see," range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="ISIF_INT_3_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="ISIF_INT_3_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="ISIF_INT_3_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="ISIF_INT_3_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="ISIF_INT_2" width="1" begin="2" end="2" resetval="0" description="VD interrupt 2 event. Read this bit to check the interrupt mapped to the INT_2 line. This interrupt is also set based on the VD pulse position after receiving a configured number of horizontal pulse signals. For more information, see," range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="ISIF_INT_2_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="ISIF_INT_2_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="ISIF_INT_2_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="ISIF_INT_2_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="ISIF_INT_1" width="1" begin="1" end="1" resetval="0" description="VD interrupt 1 event. Read this bit to check the interrupt mapped to the INT_1 line. This interrupt is also set based on the VD pulse position after receiving a configured number of horizontal pulse signals. For more information, see," range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="ISIF_INT_1_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="ISIF_INT_1_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="ISIF_INT_1_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="ISIF_INT_1_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="ISIF_INT_0" width="1" begin="0" end="0" resetval="0" description="VD interrupt 0 event. Read this bit to check the interrupt mapped to the INT_0 line. This interrupt is also set based on the VD pulse position after receiving a configured number of horizontal pulse signals. For more information, see," range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="ISIF_INT_0_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="ISIF_INT_0_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="ISIF_INT_0_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="ISIF_INT_0_0_r" description="No (enabled) event pending"/>
    </bitfield>
  </register>
  <register id="ISP5_IRQSTATUS_i_1" acronym="ISP5_IRQSTATUS_i_1" offset="0x38" width="32" description="Per-event 'enabled' interrupt status vector. Enabled status is not set unless event is enabled. Write 1 to clear the status after interrupt has been serviced (raw status gets cleared, that is, even if not enabled). The ISP outputs four interrupt lines, ISP_IRQ0 to ISP_IRQ3. Any internal ISP event can be merged on the four lines. A same event must be enabled on only one interrupt line.">
    <bitfield id="OCP_ERR_IRQ" width="1" begin="31" end="31" resetval="0" description="An OCP error has been received on the ISP master port." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="OCP_ERR_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="OCP_ERR_IRQ_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="OCP_ERR_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="OCP_ERR_IRQ_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="30" end="30" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="IPIPE_INT_DPC_RNEW1" width="1" begin="29" end="29" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="IPIPE_INT_DPC_RNEW1_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_DPC_RNEW1_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_DPC_RNEW1_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="IPIPE_INT_DPC_RNEW1_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IPIPE_INT_DPC_RNEW0" width="1" begin="28" end="28" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="IPIPE_INT_DPC_RNEW0_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_DPC_RNEW0_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_DPC_RNEW0_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="IPIPE_INT_DPC_RNEW0_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IPIPE_INT_DPC_INI" width="1" begin="27" end="27" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="IPIPE_INT_DPC_INI_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_DPC_INI_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_DPC_INI_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="IPIPE_INT_DPC_INI_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="26" end="26" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="IPIPE_INT_EOF" width="1" begin="25" end="25" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="IPIPE_INT_EOF_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_EOF_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_EOF_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="IPIPE_INT_EOF_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="H3A_INT_EOF" width="1" begin="24" end="24" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="H3A_INT_EOF_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="H3A_INT_EOF_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="H3A_INT_EOF_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="H3A_INT_EOF_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="RSZ_INT_EOF1" width="1" begin="23" end="23" resetval="0" description="RESIZER module event: This event signals that the BL has received the EOF signal from the resizer B engine which happens one the last transfer in the frame has happened. Note that because the BL has FIFOs it may take some additional time before true data transfer completion to memory." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="RSZ_INT_EOF1_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="RSZ_INT_EOF1_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="RSZ_INT_EOF1_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="RSZ_INT_EOF1_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="RSZ_INT_EOF0" width="1" begin="22" end="22" resetval="0" description="RESIZER module event: This event signals that the BL has received the EOF signal from the resizer A engine which happens one the last transfer in the frame has happened. Note that because the BL has FIFOs it may take some additional time before true data transfer completion to memory." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="RSZ_INT_EOF0_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="RSZ_INT_EOF0_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="RSZ_INT_EOF0_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="RSZ_INT_EOF0_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="21" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RSZ_FIFO_IN_BLK_ERR" width="1" begin="19" end="19" resetval="0" description="This event signals that the minimum vertical blanking period has not been respected causing errors in the input data buffering submodule. This event will be triggered when the rsz_int_reg event of frame N is triggered before the rsz_int_dma of frame N + 1. This event would typically happen at the transition between two frames because there is not enough vertical blanking between frames: the firmware must take care to ensure enough vertical blanking. The hardware cannot recover from this error. It will be required to perform a reset of the IP." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="RSZ_FIFO_IN_BLK_ERR_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="RSZ_FIFO_IN_BLK_ERR_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="RSZ_FIFO_IN_BLK_ERR_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="RSZ_FIFO_IN_BLK_ERR_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="RSZ_FIFO_OVF" width="1" begin="18" end="18" resetval="0" description="This event signals that overflow happened in the input data buffering submodule or in the RSZ output interface. This event would typically happen while processing a frame because the video port pixel clock is too high: the firmware must take care to use a lower pixel clock at the input of the resizer module. The hardware cannot recover from this error. It will be required to perform a reset of the IP." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="RSZ_FIFO_OVF_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="RSZ_FIFO_OVF_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="RSZ_FIFO_OVF_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="RSZ_FIFO_OVF_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="RSZ_INT_CYC_RZB" width="1" begin="17" end="17" resetval="0" description="RESIZER module event: This event is the circular interrupt for RESIZER #B. An event can be triggered every time that RSZ_IRQ_RZB output lines have been written out to the RZB_SDR_Y buffer. The range can go from 1 to 8192 lines. Usually, this value should be such that the circular buffer vertical size (set by the RZB_SDR_Y_PTR_E register) is a multiple of RSZ_IRQ_RZB. Note that at the time the interrupt is triggered, the actual data write has not taken place. It may take a few hundred of cycles to complete the data write into system memory. This is not an issue since the start of the buffer is read first." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="RSZ_INT_CYC_RZB_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="RSZ_INT_CYC_RZB_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="RSZ_INT_CYC_RZB_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="RSZ_INT_CYC_RZB_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="RSZ_INT_CYC_RZA" width="1" begin="16" end="16" resetval="0" description="RESIZER module event: This event is the circular interrupt for RESIZER #A. An event can be triggered every time that RSZ_IRQ_RZA output lines have been written out to the RZA_SDR_Y buffer. The range can go from 1 to 8192 lines. Usually, the circular buffer vertical size (set by the RZA_SDR_Y_PTR_E register) should be a multiple of RSZ_IRQ_RZA. Note that at the time the interrupt is triggered, the actual data write has not taken place. It may take a few hundred of cycles to complete the data write into system memory. This is not an issue since the start of the buffer is read first." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="RSZ_INT_CYC_RZA_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="RSZ_INT_CYC_RZA_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="RSZ_INT_CYC_RZA_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="RSZ_INT_CYC_RZA_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="RSZ_INT_DMA" width="1" begin="15" end="15" resetval="0" description="This event is triggered when the last EOF (of the two MTC interfaces) is sent out to the BL and that the resizer core has returned to idle. rsz_int_dma is a true indication that all processing is finished for the particular frame on both resizer engines." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="RSZ_INT_DMA_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="RSZ_INT_DMA_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="RSZ_INT_DMA_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="RSZ_INT_DMA_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="RSZ_INT_LAST_PIX" width="1" begin="14" end="14" resetval="0" description="This event is triggered when the last pixel of the valid area is received." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="RSZ_INT_LAST_PIX_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="RSZ_INT_LAST_PIX_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="RSZ_INT_LAST_PIX_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="RSZ_INT_LAST_PIX_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="RSZ_INT_REG" width="1" begin="13" end="13" resetval="0" description="This event is triggered when the first pixel of the valid area is received. Shadowed registers can be updated at any time but the new value will take effect on the next rsz_int_reg event." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="RSZ_INT_REG_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="RSZ_INT_REG_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="RSZ_INT_REG_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="RSZ_INT_REG_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="H3A_INT" width="1" begin="12" end="12" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="H3A_INT_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="H3A_INT_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="H3A_INT_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="H3A_INT_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="AF_INT" width="1" begin="11" end="11" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="AF_INT_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="AF_INT_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="AF_INT_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="AF_INT_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="AEW_INT" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="AEW_INT_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="AEW_INT_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="AEW_INT_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="AEW_INT_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IPIPEIF_IRQ" width="1" begin="9" end="9" resetval="0" description="IPIPEIF module interrupt" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="IPIPEIF_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPEIF_IRQ_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="IPIPEIF_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="IPIPEIF_IRQ_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IPIPE_INT_HST" width="1" begin="8" end="8" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="IPIPE_INT_HST_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_HST_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_HST_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="IPIPE_INT_HST_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IPIPE_INT_BSC" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="IPIPE_INT_BSC_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_BSC_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_BSC_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="IPIPE_INT_BSC_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IPIPE_INT_DMA" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="IPIPE_INT_DMA_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_DMA_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_DMA_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="IPIPE_INT_DMA_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IPIPE_INT_LAST_PIX" width="1" begin="5" end="5" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="IPIPE_INT_LAST_PIX_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_LAST_PIX_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_LAST_PIX_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="IPIPE_INT_LAST_PIX_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IPIPE_INT_REG" width="1" begin="4" end="4" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="IPIPE_INT_REG_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_REG_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_REG_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="IPIPE_INT_REG_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="ISIF_INT_3" width="1" begin="3" end="3" resetval="0" description="LSC interrupt issued by 2D-LSC block. Four types of 2D-LSC can be generated and mapped to the INT_3 line. For more information, see," range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="ISIF_INT_3_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="ISIF_INT_3_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="ISIF_INT_3_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="ISIF_INT_3_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="ISIF_INT_2" width="1" begin="2" end="2" resetval="0" description="VD interrupt 2 event. Read this bit to check the interrupt mapped to the INT_2 line. This interrupt is also set based on the VD pulse position after receiving a configured number of horizontal pulse signals. For more information, see," range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="ISIF_INT_2_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="ISIF_INT_2_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="ISIF_INT_2_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="ISIF_INT_2_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="ISIF_INT_1" width="1" begin="1" end="1" resetval="0" description="VD interrupt 1 event. Read this bit to check the interrupt mapped to the INT_1 line. This interrupt is also set based on the VD pulse position after receiving a configured number of horizontal pulse signals. For more information, see," range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="ISIF_INT_1_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="ISIF_INT_1_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="ISIF_INT_1_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="ISIF_INT_1_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="ISIF_INT_0" width="1" begin="0" end="0" resetval="0" description="VD interrupt 0 event. Read this bit to check the interrupt mapped to the INT_0 line. This interrupt is also set based on the VD pulse position after receiving a configured number of horizontal pulse signals. For more information, see," range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="ISIF_INT_0_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="ISIF_INT_0_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="ISIF_INT_0_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="ISIF_INT_0_0_r" description="No (enabled) event pending"/>
    </bitfield>
  </register>
  <register id="ISP5_IRQSTATUS_i_2" acronym="ISP5_IRQSTATUS_i_2" offset="0x48" width="32" description="Per-event 'enabled' interrupt status vector. Enabled status is not set unless event is enabled. Write 1 to clear the status after interrupt has been serviced (raw status gets cleared, that is, even if not enabled). The ISP outputs four interrupt lines, ISP_IRQ0 to ISP_IRQ3. Any internal ISP event can be merged on the four lines. A same event must be enabled on only one interrupt line.">
    <bitfield id="OCP_ERR_IRQ" width="1" begin="31" end="31" resetval="0" description="An OCP error has been received on the ISP master port." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="OCP_ERR_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="OCP_ERR_IRQ_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="OCP_ERR_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="OCP_ERR_IRQ_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="30" end="30" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="IPIPE_INT_DPC_RNEW1" width="1" begin="29" end="29" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="IPIPE_INT_DPC_RNEW1_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_DPC_RNEW1_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_DPC_RNEW1_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="IPIPE_INT_DPC_RNEW1_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IPIPE_INT_DPC_RNEW0" width="1" begin="28" end="28" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="IPIPE_INT_DPC_RNEW0_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_DPC_RNEW0_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_DPC_RNEW0_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="IPIPE_INT_DPC_RNEW0_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IPIPE_INT_DPC_INI" width="1" begin="27" end="27" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="IPIPE_INT_DPC_INI_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_DPC_INI_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_DPC_INI_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="IPIPE_INT_DPC_INI_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="26" end="26" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="IPIPE_INT_EOF" width="1" begin="25" end="25" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="IPIPE_INT_EOF_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_EOF_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_EOF_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="IPIPE_INT_EOF_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="H3A_INT_EOF" width="1" begin="24" end="24" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="H3A_INT_EOF_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="H3A_INT_EOF_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="H3A_INT_EOF_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="H3A_INT_EOF_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="RSZ_INT_EOF1" width="1" begin="23" end="23" resetval="0" description="RESIZER module event: This event signals that the BL has received the EOF signal from the resizer B engine which happens one the last transfer in the frame has happened. Note that because the BL has FIFOs it may take some additional time before true data transfer completion to memory." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="RSZ_INT_EOF1_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="RSZ_INT_EOF1_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="RSZ_INT_EOF1_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="RSZ_INT_EOF1_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="RSZ_INT_EOF0" width="1" begin="22" end="22" resetval="0" description="RESIZER module event: This event signals that the BL has received the EOF signal from the resizer A engine which happens one the last transfer in the frame has happened. Note that because the BL has FIFOs it may take some additional time before true data transfer completion to memory." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="RSZ_INT_EOF0_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="RSZ_INT_EOF0_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="RSZ_INT_EOF0_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="RSZ_INT_EOF0_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="21" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RSZ_FIFO_IN_BLK_ERR" width="1" begin="19" end="19" resetval="0" description="This event signals that the minimum vertical blanking period has not been respected causing errors in the input data buffering submodule. This event will be triggered when the rsz_int_reg event of frame N is triggered before the rsz_int_dma of frame N + 1. This event would typically happen at the transition between two frames because there is not enough vertical blanking between frames: the firmware must take care to ensure enough vertical blanking. The hardware cannot recover from this error. It will be required to perform a reset of the IP." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="RSZ_FIFO_IN_BLK_ERR_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="RSZ_FIFO_IN_BLK_ERR_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="RSZ_FIFO_IN_BLK_ERR_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="RSZ_FIFO_IN_BLK_ERR_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="RSZ_FIFO_OVF" width="1" begin="18" end="18" resetval="0" description="This event signals that overflow happened in the input data buffering submodule or in the RSZ output interface. This event would typically happen while processing a frame because the video port pixel clock is too high: the firmware must take care to use a lower pixel clock at the input of the resizer module. The hardware cannot recover from this error. It will be required to perform a reset of the IP." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="RSZ_FIFO_OVF_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="RSZ_FIFO_OVF_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="RSZ_FIFO_OVF_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="RSZ_FIFO_OVF_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="RSZ_INT_CYC_RZB" width="1" begin="17" end="17" resetval="0" description="RESIZER module event: This event is the circular interrupt for RESIZER #B. An event can be triggered every time that RSZ_IRQ_RZB output lines have been written out to the RZB_SDR_Y buffer. The range can go from 1 to 8192 lines. Usually, this value should be such that the circular buffer vertical size (set by the RZB_SDR_Y_PTR_E register) is a multiple of RSZ_IRQ_RZB. Note that at the time the interrupt is triggered, the actual data write has not taken place. It may take a few hundred of cycles to complete the data write into system memory. This is not an issue since the start of the buffer is read first." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="RSZ_INT_CYC_RZB_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="RSZ_INT_CYC_RZB_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="RSZ_INT_CYC_RZB_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="RSZ_INT_CYC_RZB_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="RSZ_INT_CYC_RZA" width="1" begin="16" end="16" resetval="0" description="RESIZER module event: This event is the circular interrupt for RESIZER #A. An event can be triggered every time that RSZ_IRQ_RZA output lines have been written out to the RZA_SDR_Y buffer. The range can go from 1 to 8192 lines. Usually, the circular buffer vertical size (set by the RZA_SDR_Y_PTR_E register) should be a multiple of RSZ_IRQ_RZA. Note that at the time the interrupt is triggered, the actual data write has not taken place. It may take a few hundred of cycles to complete the data write into system memory. This is not an issue since the start of the buffer is read first." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="RSZ_INT_CYC_RZA_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="RSZ_INT_CYC_RZA_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="RSZ_INT_CYC_RZA_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="RSZ_INT_CYC_RZA_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="RSZ_INT_DMA" width="1" begin="15" end="15" resetval="0" description="This event is triggered when the last EOF (of the two MTC interfaces) is sent out to the BL and that the resizer core has returned to idle. rsz_int_dma is a true indication that all processing is finished for the particular frame on both resizer engines." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="RSZ_INT_DMA_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="RSZ_INT_DMA_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="RSZ_INT_DMA_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="RSZ_INT_DMA_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="RSZ_INT_LAST_PIX" width="1" begin="14" end="14" resetval="0" description="This event is triggered when the last pixel of the valid area is received." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="RSZ_INT_LAST_PIX_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="RSZ_INT_LAST_PIX_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="RSZ_INT_LAST_PIX_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="RSZ_INT_LAST_PIX_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="RSZ_INT_REG" width="1" begin="13" end="13" resetval="0" description="This event is triggered when the first pixel of the valid area is received. Shadowed registers can be updated at any time but the new value will take effect on the next rsz_int_reg event." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="RSZ_INT_REG_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="RSZ_INT_REG_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="RSZ_INT_REG_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="RSZ_INT_REG_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="H3A_INT" width="1" begin="12" end="12" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="H3A_INT_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="H3A_INT_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="H3A_INT_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="H3A_INT_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="AF_INT" width="1" begin="11" end="11" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="AF_INT_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="AF_INT_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="AF_INT_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="AF_INT_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="AEW_INT" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="AEW_INT_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="AEW_INT_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="AEW_INT_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="AEW_INT_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IPIPEIF_IRQ" width="1" begin="9" end="9" resetval="0" description="IPIPEIF module interrupt" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="IPIPEIF_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPEIF_IRQ_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="IPIPEIF_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="IPIPEIF_IRQ_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IPIPE_INT_HST" width="1" begin="8" end="8" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="IPIPE_INT_HST_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_HST_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_HST_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="IPIPE_INT_HST_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IPIPE_INT_BSC" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="IPIPE_INT_BSC_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_BSC_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_BSC_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="IPIPE_INT_BSC_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IPIPE_INT_DMA" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="IPIPE_INT_DMA_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_DMA_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_DMA_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="IPIPE_INT_DMA_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IPIPE_INT_LAST_PIX" width="1" begin="5" end="5" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="IPIPE_INT_LAST_PIX_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_LAST_PIX_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_LAST_PIX_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="IPIPE_INT_LAST_PIX_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IPIPE_INT_REG" width="1" begin="4" end="4" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="IPIPE_INT_REG_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_REG_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_REG_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="IPIPE_INT_REG_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="ISIF_INT_3" width="1" begin="3" end="3" resetval="0" description="LSC interrupt issued by 2D-LSC block. Four types of 2D-LSC can be generated and mapped to the INT_3 line. For more information, see," range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="ISIF_INT_3_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="ISIF_INT_3_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="ISIF_INT_3_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="ISIF_INT_3_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="ISIF_INT_2" width="1" begin="2" end="2" resetval="0" description="VD interrupt 2 event. Read this bit to check the interrupt mapped to the INT_2 line. This interrupt is also set based on the VD pulse position after receiving a configured number of horizontal pulse signals. For more information, see," range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="ISIF_INT_2_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="ISIF_INT_2_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="ISIF_INT_2_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="ISIF_INT_2_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="ISIF_INT_1" width="1" begin="1" end="1" resetval="0" description="VD interrupt 1 event. Read this bit to check the interrupt mapped to the INT_1 line. This interrupt is also set based on the VD pulse position after receiving a configured number of horizontal pulse signals. For more information, see," range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="ISIF_INT_1_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="ISIF_INT_1_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="ISIF_INT_1_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="ISIF_INT_1_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="ISIF_INT_0" width="1" begin="0" end="0" resetval="0" description="VD interrupt 0 event. Read this bit to check the interrupt mapped to the INT_0 line. This interrupt is also set based on the VD pulse position after receiving a configured number of horizontal pulse signals. For more information, see," range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="ISIF_INT_0_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="ISIF_INT_0_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="ISIF_INT_0_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="ISIF_INT_0_0_r" description="No (enabled) event pending"/>
    </bitfield>
  </register>
  <register id="ISP5_IRQSTATUS_i_3" acronym="ISP5_IRQSTATUS_i_3" offset="0x58" width="32" description="Per-event 'enabled' interrupt status vector. Enabled status is not set unless event is enabled. Write 1 to clear the status after interrupt has been serviced (raw status gets cleared, that is, even if not enabled). The ISP outputs four interrupt lines, ISP_IRQ0 to ISP_IRQ3. Any internal ISP event can be merged on the four lines. A same event must be enabled on only one interrupt line.">
    <bitfield id="OCP_ERR_IRQ" width="1" begin="31" end="31" resetval="0" description="An OCP error has been received on the ISP master port." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="OCP_ERR_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="OCP_ERR_IRQ_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="OCP_ERR_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="OCP_ERR_IRQ_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="30" end="30" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="IPIPE_INT_DPC_RNEW1" width="1" begin="29" end="29" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="IPIPE_INT_DPC_RNEW1_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_DPC_RNEW1_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_DPC_RNEW1_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="IPIPE_INT_DPC_RNEW1_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IPIPE_INT_DPC_RNEW0" width="1" begin="28" end="28" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="IPIPE_INT_DPC_RNEW0_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_DPC_RNEW0_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_DPC_RNEW0_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="IPIPE_INT_DPC_RNEW0_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IPIPE_INT_DPC_INI" width="1" begin="27" end="27" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="IPIPE_INT_DPC_INI_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_DPC_INI_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_DPC_INI_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="IPIPE_INT_DPC_INI_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="26" end="26" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="IPIPE_INT_EOF" width="1" begin="25" end="25" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="IPIPE_INT_EOF_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_EOF_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_EOF_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="IPIPE_INT_EOF_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="H3A_INT_EOF" width="1" begin="24" end="24" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="H3A_INT_EOF_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="H3A_INT_EOF_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="H3A_INT_EOF_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="H3A_INT_EOF_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="RSZ_INT_EOF1" width="1" begin="23" end="23" resetval="0" description="RESIZER module event: This event signals that the BL has received the EOF signal from the resizer B engine which happens one the last transfer in the frame has happened. Note that because the BL has FIFOs it may take some additional time before true data transfer completion to memory." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="RSZ_INT_EOF1_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="RSZ_INT_EOF1_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="RSZ_INT_EOF1_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="RSZ_INT_EOF1_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="RSZ_INT_EOF0" width="1" begin="22" end="22" resetval="0" description="RESIZER module event: This event signals that the BL has received the EOF signal from the resizer A engine which happens one the last transfer in the frame has happened. Note that because the BL has FIFOs it may take some additional time before true data transfer completion to memory." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="RSZ_INT_EOF0_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="RSZ_INT_EOF0_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="RSZ_INT_EOF0_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="RSZ_INT_EOF0_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="21" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RSZ_FIFO_IN_BLK_ERR" width="1" begin="19" end="19" resetval="0" description="This event signals that the minimum vertical blanking period has not been respected causing errors in the input data buffering submodule. This event will be triggered when the rsz_int_reg event of frame N is triggered before the rsz_int_dma of frame N + 1. This event would typically happen at the transition between two frames because there is not enough vertical blanking between frames: the firmware must take care to ensure enough vertical blanking. The hardware cannot recover from this error. It will be required to perform a reset of the IP." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="RSZ_FIFO_IN_BLK_ERR_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="RSZ_FIFO_IN_BLK_ERR_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="RSZ_FIFO_IN_BLK_ERR_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="RSZ_FIFO_IN_BLK_ERR_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="RSZ_FIFO_OVF" width="1" begin="18" end="18" resetval="0" description="This event signals that overflow happened in the input data buffering submodule or in the RSZ output interface. This event would typically happen while processing a frame because the video port pixel clock is too high: the firmware must take care to use a lower pixel clock at the input of the resizer module. The hardware cannot recover from this error. It will be required to perform a reset of the IP." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="RSZ_FIFO_OVF_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="RSZ_FIFO_OVF_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="RSZ_FIFO_OVF_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="RSZ_FIFO_OVF_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="RSZ_INT_CYC_RZB" width="1" begin="17" end="17" resetval="0" description="RESIZER module event: This event is the circular interrupt for RESIZER #B. An event can be triggered every time that RSZ_IRQ_RZB output lines have been written out to the RZB_SDR_Y buffer. The range can go from 1 to 8192 lines. Usually, this value should be such that the circular buffer vertical size (set by the RZB_SDR_Y_PTR_E register) is a multiple of RSZ_IRQ_RZB. Note that at the time the interrupt is triggered, the actual data write has not taken place. It may take a few hundred of cycles to complete the data write into system memory. This is not an issue since the start of the buffer is read first." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="RSZ_INT_CYC_RZB_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="RSZ_INT_CYC_RZB_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="RSZ_INT_CYC_RZB_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="RSZ_INT_CYC_RZB_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="RSZ_INT_CYC_RZA" width="1" begin="16" end="16" resetval="0" description="RESIZER module event: This event is the circular interrupt for RESIZER #A. An event can be triggered every time that RSZ_IRQ_RZA output lines have been written out to the RZA_SDR_Y buffer. The range can go from 1 to 8192 lines. Usually, the circular buffer vertical size (set by the RZA_SDR_Y_PTR_E register) should be a multiple of RSZ_IRQ_RZA. Note that at the time the interrupt is triggered, the actual data write has not taken place. It may take a few hundred of cycles to complete the data write into system memory. This is not an issue since the start of the buffer is read first." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="RSZ_INT_CYC_RZA_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="RSZ_INT_CYC_RZA_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="RSZ_INT_CYC_RZA_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="RSZ_INT_CYC_RZA_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="RSZ_INT_DMA" width="1" begin="15" end="15" resetval="0" description="This event is triggered when the last EOF (of the two MTC interfaces) is sent out to the BL and that the resizer core has returned to idle. rsz_int_dma is a true indication that all processing is finished for the particular frame on both resizer engines." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="RSZ_INT_DMA_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="RSZ_INT_DMA_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="RSZ_INT_DMA_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="RSZ_INT_DMA_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="RSZ_INT_LAST_PIX" width="1" begin="14" end="14" resetval="0" description="This event is triggered when the last pixel of the valid area is received." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="RSZ_INT_LAST_PIX_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="RSZ_INT_LAST_PIX_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="RSZ_INT_LAST_PIX_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="RSZ_INT_LAST_PIX_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="RSZ_INT_REG" width="1" begin="13" end="13" resetval="0" description="This event is triggered when the first pixel of the valid area is received. Shadowed registers can be updated at any time but the new value will take effect on the next rsz_int_reg event." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="RSZ_INT_REG_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="RSZ_INT_REG_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="RSZ_INT_REG_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="RSZ_INT_REG_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="H3A_INT" width="1" begin="12" end="12" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="H3A_INT_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="H3A_INT_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="H3A_INT_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="H3A_INT_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="AF_INT" width="1" begin="11" end="11" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="AF_INT_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="AF_INT_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="AF_INT_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="AF_INT_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="AEW_INT" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="AEW_INT_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="AEW_INT_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="AEW_INT_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="AEW_INT_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IPIPEIF_IRQ" width="1" begin="9" end="9" resetval="0" description="IPIPEIF module interrupt" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="IPIPEIF_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPEIF_IRQ_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="IPIPEIF_IRQ_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="IPIPEIF_IRQ_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IPIPE_INT_HST" width="1" begin="8" end="8" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="IPIPE_INT_HST_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_HST_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_HST_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="IPIPE_INT_HST_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IPIPE_INT_BSC" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="IPIPE_INT_BSC_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_BSC_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_BSC_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="IPIPE_INT_BSC_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IPIPE_INT_DMA" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="IPIPE_INT_DMA_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_DMA_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_DMA_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="IPIPE_INT_DMA_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IPIPE_INT_LAST_PIX" width="1" begin="5" end="5" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="IPIPE_INT_LAST_PIX_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_LAST_PIX_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_LAST_PIX_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="IPIPE_INT_LAST_PIX_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="IPIPE_INT_REG" width="1" begin="4" end="4" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="IPIPE_INT_REG_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_REG_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="IPIPE_INT_REG_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="IPIPE_INT_REG_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="ISIF_INT_3" width="1" begin="3" end="3" resetval="0" description="LSC interrupt issued by 2D-LSC block. Four types of 2D-LSC can be generated and mapped to the INT_3 line. For more information, see," range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="ISIF_INT_3_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="ISIF_INT_3_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="ISIF_INT_3_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="ISIF_INT_3_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="ISIF_INT_2" width="1" begin="2" end="2" resetval="0" description="VD interrupt 2 event. Read this bit to check the interrupt mapped to the INT_2 line. This interrupt is also set based on the VD pulse position after receiving a configured number of horizontal pulse signals. For more information, see," range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="ISIF_INT_2_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="ISIF_INT_2_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="ISIF_INT_2_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="ISIF_INT_2_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="ISIF_INT_1" width="1" begin="1" end="1" resetval="0" description="VD interrupt 1 event. Read this bit to check the interrupt mapped to the INT_1 line. This interrupt is also set based on the VD pulse position after receiving a configured number of horizontal pulse signals. For more information, see," range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="ISIF_INT_1_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="ISIF_INT_1_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="ISIF_INT_1_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="ISIF_INT_1_0_r" description="No (enabled) event pending"/>
    </bitfield>
    <bitfield id="ISIF_INT_0" width="1" begin="0" end="0" resetval="0" description="VD interrupt 0 event. Read this bit to check the interrupt mapped to the INT_0 line. This interrupt is also set based on the VD pulse position after receiving a configured number of horizontal pulse signals. For more information, see," range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="noevent" token="ISIF_INT_0_0_w" description="No action"/>
      <bitenum value="1" id="pending" token="ISIF_INT_0_1_w" description="Clear (raw) event"/>
      <bitenum value="1" id="pending" token="ISIF_INT_0_1_r" description="Event pending"/>
      <bitenum value="0" id="No_(enabled)_event_pending" token="ISIF_INT_0_0_r" description="No (enabled) event pending"/>
    </bitfield>
  </register>
  <register id="ISP5_IRQENABLE_SET_i_0" acronym="ISP5_IRQENABLE_SET_i_0" offset="0x2C" width="32" description="Per-event interrupt enable bit vector. Write 1 to set (enable interrupt). Readout equal to corresponding _CLR register. The ISP outputs four interrupt lines, ISP_IRQ0 to ISP_IRQ3. Any internal ISP event can be merged on the four lines. A same event must be enabled on only one interrupt line.">
    <bitfield id="OCP_ERR_IRQ" width="1" begin="31" end="31" resetval="0" description="An OCP error has been received on the ISP master port." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="OCP_ERR_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="OCP_ERR_IRQ_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="OCP_ERR_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="OCP_ERR_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="30" end="30" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="IPIPE_INT_DPC_RNEW1" width="1" begin="29" end="29" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="IPIPE_INT_DPC_RNEW1_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_DPC_RNEW1_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_DPC_RNEW1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPE_INT_DPC_RNEW1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IPIPE_INT_DPC_RNEW0" width="1" begin="28" end="28" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="IPIPE_INT_DPC_RNEW0_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_DPC_RNEW0_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_DPC_RNEW0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPE_INT_DPC_RNEW0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IPIPE_INT_DPC_INI" width="1" begin="27" end="27" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="IPIPE_INT_DPC_INI_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_DPC_INI_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_DPC_INI_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPE_INT_DPC_INI_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="26" end="26" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="IPIPE_INT_EOF" width="1" begin="25" end="25" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="IPIPE_INT_EOF_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_EOF_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_EOF_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPE_INT_EOF_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="H3A_INT_EOF" width="1" begin="24" end="24" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="H3A_INT_EOF_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="H3A_INT_EOF_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="H3A_INT_EOF_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="H3A_INT_EOF_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RSZ_INT_EOF1" width="1" begin="23" end="23" resetval="0" description="RESIZER module event: This event signals that the BL has received the EOF signal from the resizer B engine which happens one the last transfer in the frame has happened. Note that because the BL has FIFOs it may take some additional time before true data transfer completion to memory." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="RSZ_INT_EOF1_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_EOF1_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_EOF1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="RSZ_INT_EOF1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RSZ_INT_EOF0" width="1" begin="22" end="22" resetval="0" description="RESIZER module event: This event signals that the BL has received the EOF signal from the resizer A engine which happens one the last transfer in the frame has happened. Note that because the BL has FIFOs it may take some additional time before true data transfer completion to memory." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="RSZ_INT_EOF0_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_EOF0_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_EOF0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="RSZ_INT_EOF0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="21" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RSZ_FIFO_IN_BLK_ERR" width="1" begin="19" end="19" resetval="0" description="This event signals that the minimum vertical blanking period has not been respected causing errors in the input data buffering submodule. This event will be triggered when the rsz_int_reg event of frame N is triggered before the rsz_int_dma of frame N + 1. This event would typically happen at the transition between two frames because there is not enough vertical blanking between frames: the firmware must take care to ensure enough vertical blanking. The hardware cannot recover from this error. It will be required to perform a reset of the IP." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="RSZ_FIFO_IN_BLK_ERR_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="RSZ_FIFO_IN_BLK_ERR_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="RSZ_FIFO_IN_BLK_ERR_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="RSZ_FIFO_IN_BLK_ERR_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RSZ_FIFO_OVF" width="1" begin="18" end="18" resetval="0" description="This event signals that overflow happened in the input data buffering submodule or in the RSZ output interface. This event would typically happen while processing a frame because the video port pixel clock is too high: the firmware must take care to use a lower pixel clock at the input of the resizer module. The hardware cannot recover from this error. It will be required to perform a reset of the IP." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="RSZ_FIFO_OVF_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="RSZ_FIFO_OVF_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="RSZ_FIFO_OVF_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="RSZ_FIFO_OVF_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RSZ_INT_CYC_RZB" width="1" begin="17" end="17" resetval="0" description="RESIZER module event: This event is the circular interrupt for RESIZER #B. An event can be triggered every time that RSZ_IRQ_RZB output lines have been written out to the RZB_SDR_Y buffer. The range can go from 1 to 8192 lines. Usually, this value should be such that the circular buffer vertical size (set by the RZB_SDR_Y_PTR_E register) is a multiple of RSZ_IRQ_RZB. Note that at the time the interrupt is triggered, the actual data write has not taken place. It may take a few hundred of cycles to complete the data write into system memory. This is not an issue since the start of the buffer is read first." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="RSZ_INT_CYC_RZB_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_CYC_RZB_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_CYC_RZB_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="RSZ_INT_CYC_RZB_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RSZ_INT_CYC_RZA" width="1" begin="16" end="16" resetval="0" description="RESIZER module event: This event is the circular interrupt for RESIZER #A. An event can be triggered every time that RSZ_IRQ_RZA output lines have been written out to the RZA_SDR_Y buffer. The range can go from 1 to 8192 lines. Usually, the circular buffer vertical size (set by the RZA_SDR_Y_PTR_E register) should be a multiple of RSZ_IRQ_RZA. Note that at the time the interrupt is triggered, the actual data write has not taken place. It may take a few hundred of cycles to complete the data write into system memory. This is not an issue since the start of the buffer is read first." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="RSZ_INT_CYC_RZA_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_CYC_RZA_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_CYC_RZA_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="RSZ_INT_CYC_RZA_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RSZ_INT_DMA" width="1" begin="15" end="15" resetval="0" description="This event is triggered when the last EOF (of the two MTC interfaces) is sent out to the BL and that the resizer core has returned to idle. rsz_int_dma is a true indication that all processing is finished for the particular frame on both resizer engines." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="RSZ_INT_DMA_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_DMA_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_DMA_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="RSZ_INT_DMA_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RSZ_INT_LAST_PIX" width="1" begin="14" end="14" resetval="0" description="This event is triggered when the last pixel of the valid area is received." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="RSZ_INT_LAST_PIX_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_LAST_PIX_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_LAST_PIX_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="RSZ_INT_LAST_PIX_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RSZ_INT_REG" width="1" begin="13" end="13" resetval="0" description="This event is triggered when the first pixel of the valid area is received. Shadowed registers can be updated at any time but the new value will take effect on the next rsz_int_reg event." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="RSZ_INT_REG_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_REG_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_REG_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="RSZ_INT_REG_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="H3A_INT" width="1" begin="12" end="12" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="H3A_INT_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="H3A_INT_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="H3A_INT_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="H3A_INT_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="AF_INT" width="1" begin="11" end="11" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="AF_INT_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="AF_INT_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="AF_INT_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="AF_INT_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="AEW_INT" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="AEW_INT_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="AEW_INT_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="AEW_INT_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="AEW_INT_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IPIPEIF_IRQ" width="1" begin="9" end="9" resetval="0" description="IPIPEIF module interrupt" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="IPIPEIF_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPEIF_IRQ_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPEIF_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPEIF_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IPIPE_INT_HST" width="1" begin="8" end="8" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="IPIPE_INT_HST_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_HST_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_HST_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPE_INT_HST_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IPIPE_INT_BSC" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="IPIPE_INT_BSC_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_BSC_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_BSC_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPE_INT_BSC_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IPIPE_INT_DMA" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="IPIPE_INT_DMA_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_DMA_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_DMA_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPE_INT_DMA_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IPIPE_INT_LAST_PIX" width="1" begin="5" end="5" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="IPIPE_INT_LAST_PIX_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_LAST_PIX_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_LAST_PIX_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPE_INT_LAST_PIX_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IPIPE_INT_REG" width="1" begin="4" end="4" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="IPIPE_INT_REG_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_REG_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_REG_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPE_INT_REG_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISIF_INT_3" width="1" begin="3" end="3" resetval="0" description="LSC interrupt issued by the 2D-LSC block. Four types of 2D-LSC can be generated and mapped to the INT_3 line. For more information, see," range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="ISIF_INT_3_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISIF_INT_3_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="ISIF_INT_3_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISIF_INT_3_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISIF_INT_2" width="1" begin="2" end="2" resetval="0" description="VD interrupt 2 event. Set this bit to enable the interrupt and map it to the INT_2 line. This interrupt is set based on the VD pulse position after receiving a configured number of horizontal pulse signals. For more information, see," range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="ISIF_INT_2_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISIF_INT_2_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="ISIF_INT_2_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISIF_INT_2_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISIF_INT_1" width="1" begin="1" end="1" resetval="0" description="VD interrupt 1 event. Set this bit to enable the interrupt and map it to the INT_1 line. This interrupt is set based on the VD pulse position after receiving a configured number of horizontal pulse signals. For more information, see," range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="ISIF_INT_1_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISIF_INT_1_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="ISIF_INT_1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISIF_INT_1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISIF_INT_0" width="1" begin="0" end="0" resetval="0" description="VD interrupt 0 event. Set this bit to enable the interrupt mapped to INT_0 line. This interrupt is set based on the VD pulse position after receiving a configured number of horizontal pulse signals. For more information, see," range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="ISIF_INT_0_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISIF_INT_0_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="ISIF_INT_0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISIF_INT_0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
  </register>
  <register id="ISP5_IRQENABLE_SET_i_1" acronym="ISP5_IRQENABLE_SET_i_1" offset="0x3C" width="32" description="Per-event interrupt enable bit vector. Write 1 to set (enable interrupt). Readout equal to corresponding _CLR register. The ISP outputs four interrupt lines, ISP_IRQ0 to ISP_IRQ3. Any internal ISP event can be merged on the four lines. A same event must be enabled on only one interrupt line.">
    <bitfield id="OCP_ERR_IRQ" width="1" begin="31" end="31" resetval="0" description="An OCP error has been received on the ISP master port." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="OCP_ERR_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="OCP_ERR_IRQ_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="OCP_ERR_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="OCP_ERR_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="30" end="30" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="IPIPE_INT_DPC_RNEW1" width="1" begin="29" end="29" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="IPIPE_INT_DPC_RNEW1_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_DPC_RNEW1_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_DPC_RNEW1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPE_INT_DPC_RNEW1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IPIPE_INT_DPC_RNEW0" width="1" begin="28" end="28" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="IPIPE_INT_DPC_RNEW0_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_DPC_RNEW0_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_DPC_RNEW0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPE_INT_DPC_RNEW0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IPIPE_INT_DPC_INI" width="1" begin="27" end="27" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="IPIPE_INT_DPC_INI_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_DPC_INI_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_DPC_INI_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPE_INT_DPC_INI_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="26" end="26" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="IPIPE_INT_EOF" width="1" begin="25" end="25" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="IPIPE_INT_EOF_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_EOF_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_EOF_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPE_INT_EOF_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="H3A_INT_EOF" width="1" begin="24" end="24" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="H3A_INT_EOF_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="H3A_INT_EOF_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="H3A_INT_EOF_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="H3A_INT_EOF_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RSZ_INT_EOF1" width="1" begin="23" end="23" resetval="0" description="RESIZER module event: This event signals that the BL has received the EOF signal from the resizer B engine which happens one the last transfer in the frame has happened. Note that because the BL has FIFOs it may take some additional time before true data transfer completion to memory." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="RSZ_INT_EOF1_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_EOF1_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_EOF1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="RSZ_INT_EOF1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RSZ_INT_EOF0" width="1" begin="22" end="22" resetval="0" description="RESIZER module event: This event signals that the BL has received the EOF signal from the resizer A engine which happens one the last transfer in the frame has happened. Note that because the BL has FIFOs it may take some additional time before true data transfer completion to memory." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="RSZ_INT_EOF0_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_EOF0_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_EOF0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="RSZ_INT_EOF0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="21" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RSZ_FIFO_IN_BLK_ERR" width="1" begin="19" end="19" resetval="0" description="This event signals that the minimum vertical blanking period has not been respected causing errors in the input data buffering submodule. This event will be triggered when the rsz_int_reg event of frame N is triggered before the rsz_int_dma of frame N + 1. This event would typically happen at the transition between two frames because there is not enough vertical blanking between frames: the firmware must take care to ensure enough vertical blanking. The hardware cannot recover from this error. It will be required to perform a reset of the IP." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="RSZ_FIFO_IN_BLK_ERR_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="RSZ_FIFO_IN_BLK_ERR_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="RSZ_FIFO_IN_BLK_ERR_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="RSZ_FIFO_IN_BLK_ERR_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RSZ_FIFO_OVF" width="1" begin="18" end="18" resetval="0" description="This event signals that overflow happened in the input data buffering submodule or in the RSZ output interface. This event would typically happen while processing a frame because the video port pixel clock is too high: the firmware must take care to use a lower pixel clock at the input of the resizer module. The hardware cannot recover from this error. It will be required to perform a reset of the IP." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="RSZ_FIFO_OVF_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="RSZ_FIFO_OVF_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="RSZ_FIFO_OVF_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="RSZ_FIFO_OVF_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RSZ_INT_CYC_RZB" width="1" begin="17" end="17" resetval="0" description="RESIZER module event: This event is the circular interrupt for RESIZER #B. An event can be triggered every time that RSZ_IRQ_RZB output lines have been written out to the RZB_SDR_Y buffer. The range can go from 1 to 8192 lines. Usually, this value should be such that the circular buffer vertical size (set by the RZB_SDR_Y_PTR_E register) is a multiple of RSZ_IRQ_RZB. Note that at the time the interrupt is triggered, the actual data write has not taken place. It may take a few hundred of cycles to complete the data write into system memory. This is not an issue since the start of the buffer is read first." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="RSZ_INT_CYC_RZB_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_CYC_RZB_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_CYC_RZB_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="RSZ_INT_CYC_RZB_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RSZ_INT_CYC_RZA" width="1" begin="16" end="16" resetval="0" description="RESIZER module event: This event is the circular interrupt for RESIZER #A. An event can be triggered every time that RSZ_IRQ_RZA output lines have been written out to the RZA_SDR_Y buffer. The range can go from 1 to 8192 lines. Usually, the circular buffer vertical size (set by the RZA_SDR_Y_PTR_E register) should be a multiple of RSZ_IRQ_RZA. Note that at the time the interrupt is triggered, the actual data write has not taken place. It may take a few hundred of cycles to complete the data write into system memory. This is not an issue since the start of the buffer is read first." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="RSZ_INT_CYC_RZA_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_CYC_RZA_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_CYC_RZA_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="RSZ_INT_CYC_RZA_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RSZ_INT_DMA" width="1" begin="15" end="15" resetval="0" description="This event is triggered when the last EOF (of the two MTC interfaces) is sent out to the BL and that the resizer core has returned to idle. rsz_int_dma is a true indication that all processing is finished for the particular frame on both resizer engines." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="RSZ_INT_DMA_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_DMA_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_DMA_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="RSZ_INT_DMA_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RSZ_INT_LAST_PIX" width="1" begin="14" end="14" resetval="0" description="This event is triggered when the last pixel of the valid area is received." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="RSZ_INT_LAST_PIX_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_LAST_PIX_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_LAST_PIX_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="RSZ_INT_LAST_PIX_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RSZ_INT_REG" width="1" begin="13" end="13" resetval="0" description="This event is triggered when the first pixel of the valid area is received. Shadowed registers can be updated at any time but the new value will take effect on the next rsz_int_reg event." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="RSZ_INT_REG_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_REG_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_REG_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="RSZ_INT_REG_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="H3A_INT" width="1" begin="12" end="12" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="H3A_INT_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="H3A_INT_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="H3A_INT_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="H3A_INT_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="AF_INT" width="1" begin="11" end="11" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="AF_INT_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="AF_INT_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="AF_INT_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="AF_INT_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="AEW_INT" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="AEW_INT_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="AEW_INT_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="AEW_INT_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="AEW_INT_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IPIPEIF_IRQ" width="1" begin="9" end="9" resetval="0" description="IPIPEIF module interrupt" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="IPIPEIF_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPEIF_IRQ_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPEIF_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPEIF_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IPIPE_INT_HST" width="1" begin="8" end="8" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="IPIPE_INT_HST_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_HST_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_HST_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPE_INT_HST_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IPIPE_INT_BSC" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="IPIPE_INT_BSC_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_BSC_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_BSC_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPE_INT_BSC_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IPIPE_INT_DMA" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="IPIPE_INT_DMA_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_DMA_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_DMA_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPE_INT_DMA_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IPIPE_INT_LAST_PIX" width="1" begin="5" end="5" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="IPIPE_INT_LAST_PIX_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_LAST_PIX_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_LAST_PIX_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPE_INT_LAST_PIX_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IPIPE_INT_REG" width="1" begin="4" end="4" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="IPIPE_INT_REG_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_REG_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_REG_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPE_INT_REG_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISIF_INT_3" width="1" begin="3" end="3" resetval="0" description="LSC interrupt issued by the 2D-LSC block. Four types of 2D-LSC can be generated and mapped to the INT_3 line. For more information, see," range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="ISIF_INT_3_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISIF_INT_3_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="ISIF_INT_3_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISIF_INT_3_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISIF_INT_2" width="1" begin="2" end="2" resetval="0" description="VD interrupt 2 event. Set this bit to enable the interrupt and map it to the INT_2 line. This interrupt is set based on the VD pulse position after receiving a configured number of horizontal pulse signals. For more information, see," range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="ISIF_INT_2_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISIF_INT_2_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="ISIF_INT_2_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISIF_INT_2_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISIF_INT_1" width="1" begin="1" end="1" resetval="0" description="VD interrupt 1 event. Set this bit to enable the interrupt and map it to the INT_1 line. This interrupt is set based on the VD pulse position after receiving a configured number of horizontal pulse signals. For more information, see," range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="ISIF_INT_1_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISIF_INT_1_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="ISIF_INT_1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISIF_INT_1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISIF_INT_0" width="1" begin="0" end="0" resetval="0" description="VD interrupt 0 event. Set this bit to enable the interrupt mapped to INT_0 line. This interrupt is set based on the VD pulse position after receiving a configured number of horizontal pulse signals. For more information, see," range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="ISIF_INT_0_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISIF_INT_0_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="ISIF_INT_0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISIF_INT_0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
  </register>
  <register id="ISP5_IRQENABLE_SET_i_2" acronym="ISP5_IRQENABLE_SET_i_2" offset="0x4C" width="32" description="Per-event interrupt enable bit vector. Write 1 to set (enable interrupt). Readout equal to corresponding _CLR register. The ISP outputs four interrupt lines, ISP_IRQ0 to ISP_IRQ3. Any internal ISP event can be merged on the four lines. A same event must be enabled on only one interrupt line.">
    <bitfield id="OCP_ERR_IRQ" width="1" begin="31" end="31" resetval="0" description="An OCP error has been received on the ISP master port." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="OCP_ERR_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="OCP_ERR_IRQ_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="OCP_ERR_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="OCP_ERR_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="30" end="30" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="IPIPE_INT_DPC_RNEW1" width="1" begin="29" end="29" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="IPIPE_INT_DPC_RNEW1_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_DPC_RNEW1_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_DPC_RNEW1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPE_INT_DPC_RNEW1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IPIPE_INT_DPC_RNEW0" width="1" begin="28" end="28" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="IPIPE_INT_DPC_RNEW0_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_DPC_RNEW0_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_DPC_RNEW0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPE_INT_DPC_RNEW0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IPIPE_INT_DPC_INI" width="1" begin="27" end="27" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="IPIPE_INT_DPC_INI_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_DPC_INI_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_DPC_INI_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPE_INT_DPC_INI_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="26" end="26" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="IPIPE_INT_EOF" width="1" begin="25" end="25" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="IPIPE_INT_EOF_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_EOF_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_EOF_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPE_INT_EOF_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="H3A_INT_EOF" width="1" begin="24" end="24" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="H3A_INT_EOF_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="H3A_INT_EOF_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="H3A_INT_EOF_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="H3A_INT_EOF_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RSZ_INT_EOF1" width="1" begin="23" end="23" resetval="0" description="RESIZER module event: This event signals that the BL has received the EOF signal from the resizer B engine which happens one the last transfer in the frame has happened. Note that because the BL has FIFOs it may take some additional time before true data transfer completion to memory." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="RSZ_INT_EOF1_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_EOF1_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_EOF1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="RSZ_INT_EOF1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RSZ_INT_EOF0" width="1" begin="22" end="22" resetval="0" description="RESIZER module event: This event signals that the BL has received the EOF signal from the resizer A engine which happens one the last transfer in the frame has happened. Note that because the BL has FIFOs it may take some additional time before true data transfer completion to memory." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="RSZ_INT_EOF0_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_EOF0_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_EOF0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="RSZ_INT_EOF0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="21" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RSZ_FIFO_IN_BLK_ERR" width="1" begin="19" end="19" resetval="0" description="This event signals that the minimum vertical blanking period has not been respected causing errors in the input data buffering submodule. This event will be triggered when the rsz_int_reg event of frame N is triggered before the rsz_int_dma of frame N + 1. This event would typically happen at the transition between two frames because there is not enough vertical blanking between frames: the firmware must take care to ensure enough vertical blanking. The hardware cannot recover from this error. It will be required to perform a reset of the IP." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="RSZ_FIFO_IN_BLK_ERR_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="RSZ_FIFO_IN_BLK_ERR_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="RSZ_FIFO_IN_BLK_ERR_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="RSZ_FIFO_IN_BLK_ERR_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RSZ_FIFO_OVF" width="1" begin="18" end="18" resetval="0" description="This event signals that overflow happened in the input data buffering submodule or in the RSZ output interface. This event would typically happen while processing a frame because the video port pixel clock is too high: the firmware must take care to use a lower pixel clock at the input of the resizer module. The hardware cannot recover from this error. It will be required to perform a reset of the IP." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="RSZ_FIFO_OVF_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="RSZ_FIFO_OVF_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="RSZ_FIFO_OVF_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="RSZ_FIFO_OVF_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RSZ_INT_CYC_RZB" width="1" begin="17" end="17" resetval="0" description="RESIZER module event: This event is the circular interrupt for RESIZER #B. An event can be triggered every time that RSZ_IRQ_RZB output lines have been written out to the RZB_SDR_Y buffer. The range can go from 1 to 8192 lines. Usually, this value should be such that the circular buffer vertical size (set by the RZB_SDR_Y_PTR_E register) is a multiple of RSZ_IRQ_RZB. Note that at the time the interrupt is triggered, the actual data write has not taken place. It may take a few hundred of cycles to complete the data write into system memory. This is not an issue since the start of the buffer is read first." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="RSZ_INT_CYC_RZB_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_CYC_RZB_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_CYC_RZB_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="RSZ_INT_CYC_RZB_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RSZ_INT_CYC_RZA" width="1" begin="16" end="16" resetval="0" description="RESIZER module event: This event is the circular interrupt for RESIZER #A. An event can be triggered every time that RSZ_IRQ_RZA output lines have been written out to the RZA_SDR_Y buffer. The range can go from 1 to 8192 lines. Usually, the circular buffer vertical size (set by the RZA_SDR_Y_PTR_E register) should be a multiple of RSZ_IRQ_RZA. Note that at the time the interrupt is triggered, the actual data write has not taken place. It may take a few hundred of cycles to complete the data write into system memory. This is not an issue since the start of the buffer is read first." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="RSZ_INT_CYC_RZA_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_CYC_RZA_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_CYC_RZA_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="RSZ_INT_CYC_RZA_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RSZ_INT_DMA" width="1" begin="15" end="15" resetval="0" description="This event is triggered when the last EOF (of the two MTC interfaces) is sent out to the BL and that the resizer core has returned to idle. rsz_int_dma is a true indication that all processing is finished for the particular frame on both resizer engines." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="RSZ_INT_DMA_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_DMA_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_DMA_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="RSZ_INT_DMA_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RSZ_INT_LAST_PIX" width="1" begin="14" end="14" resetval="0" description="This event is triggered when the last pixel of the valid area is received." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="RSZ_INT_LAST_PIX_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_LAST_PIX_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_LAST_PIX_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="RSZ_INT_LAST_PIX_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RSZ_INT_REG" width="1" begin="13" end="13" resetval="0" description="This event is triggered when the first pixel of the valid area is received. Shadowed registers can be updated at any time but the new value will take effect on the next rsz_int_reg event." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="RSZ_INT_REG_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_REG_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_REG_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="RSZ_INT_REG_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="H3A_INT" width="1" begin="12" end="12" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="H3A_INT_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="H3A_INT_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="H3A_INT_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="H3A_INT_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="AF_INT" width="1" begin="11" end="11" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="AF_INT_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="AF_INT_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="AF_INT_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="AF_INT_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="AEW_INT" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="AEW_INT_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="AEW_INT_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="AEW_INT_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="AEW_INT_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IPIPEIF_IRQ" width="1" begin="9" end="9" resetval="0" description="IPIPEIF module interrupt" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="IPIPEIF_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPEIF_IRQ_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPEIF_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPEIF_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IPIPE_INT_HST" width="1" begin="8" end="8" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="IPIPE_INT_HST_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_HST_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_HST_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPE_INT_HST_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IPIPE_INT_BSC" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="IPIPE_INT_BSC_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_BSC_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_BSC_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPE_INT_BSC_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IPIPE_INT_DMA" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="IPIPE_INT_DMA_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_DMA_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_DMA_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPE_INT_DMA_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IPIPE_INT_LAST_PIX" width="1" begin="5" end="5" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="IPIPE_INT_LAST_PIX_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_LAST_PIX_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_LAST_PIX_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPE_INT_LAST_PIX_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IPIPE_INT_REG" width="1" begin="4" end="4" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="IPIPE_INT_REG_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_REG_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_REG_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPE_INT_REG_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISIF_INT_3" width="1" begin="3" end="3" resetval="0" description="LSC interrupt issued by the 2D-LSC block. Four types of 2D-LSC can be generated and mapped to the INT_3 line. For more information, see," range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="ISIF_INT_3_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISIF_INT_3_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="ISIF_INT_3_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISIF_INT_3_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISIF_INT_2" width="1" begin="2" end="2" resetval="0" description="VD interrupt 2 event. Set this bit to enable the interrupt and map it to the INT_2 line. This interrupt is set based on the VD pulse position after receiving a configured number of horizontal pulse signals. For more information, see," range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="ISIF_INT_2_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISIF_INT_2_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="ISIF_INT_2_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISIF_INT_2_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISIF_INT_1" width="1" begin="1" end="1" resetval="0" description="VD interrupt 1 event. Set this bit to enable the interrupt and map it to the INT_1 line. This interrupt is set based on the VD pulse position after receiving a configured number of horizontal pulse signals. For more information, see," range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="ISIF_INT_1_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISIF_INT_1_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="ISIF_INT_1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISIF_INT_1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISIF_INT_0" width="1" begin="0" end="0" resetval="0" description="VD interrupt 0 event. Set this bit to enable the interrupt mapped to INT_0 line. This interrupt is set based on the VD pulse position after receiving a configured number of horizontal pulse signals. For more information, see," range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="ISIF_INT_0_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISIF_INT_0_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="ISIF_INT_0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISIF_INT_0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
  </register>
  <register id="ISP5_IRQENABLE_SET_i_3" acronym="ISP5_IRQENABLE_SET_i_3" offset="0x5C" width="32" description="Per-event interrupt enable bit vector. Write 1 to set (enable interrupt). Readout equal to corresponding _CLR register. The ISP outputs four interrupt lines, ISP_IRQ0 to ISP_IRQ3. Any internal ISP event can be merged on the four lines. A same event must be enabled on only one interrupt line.">
    <bitfield id="OCP_ERR_IRQ" width="1" begin="31" end="31" resetval="0" description="An OCP error has been received on the ISP master port." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="OCP_ERR_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="OCP_ERR_IRQ_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="OCP_ERR_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="OCP_ERR_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="30" end="30" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="IPIPE_INT_DPC_RNEW1" width="1" begin="29" end="29" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="IPIPE_INT_DPC_RNEW1_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_DPC_RNEW1_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_DPC_RNEW1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPE_INT_DPC_RNEW1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IPIPE_INT_DPC_RNEW0" width="1" begin="28" end="28" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="IPIPE_INT_DPC_RNEW0_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_DPC_RNEW0_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_DPC_RNEW0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPE_INT_DPC_RNEW0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IPIPE_INT_DPC_INI" width="1" begin="27" end="27" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="IPIPE_INT_DPC_INI_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_DPC_INI_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_DPC_INI_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPE_INT_DPC_INI_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="26" end="26" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="IPIPE_INT_EOF" width="1" begin="25" end="25" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="IPIPE_INT_EOF_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_EOF_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_EOF_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPE_INT_EOF_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="H3A_INT_EOF" width="1" begin="24" end="24" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="H3A_INT_EOF_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="H3A_INT_EOF_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="H3A_INT_EOF_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="H3A_INT_EOF_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RSZ_INT_EOF1" width="1" begin="23" end="23" resetval="0" description="RESIZER module event: This event signals that the BL has received the EOF signal from the resizer B engine which happens one the last transfer in the frame has happened. Note that because the BL has FIFOs it may take some additional time before true data transfer completion to memory." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="RSZ_INT_EOF1_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_EOF1_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_EOF1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="RSZ_INT_EOF1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RSZ_INT_EOF0" width="1" begin="22" end="22" resetval="0" description="RESIZER module event: This event signals that the BL has received the EOF signal from the resizer A engine which happens one the last transfer in the frame has happened. Note that because the BL has FIFOs it may take some additional time before true data transfer completion to memory." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="RSZ_INT_EOF0_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_EOF0_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_EOF0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="RSZ_INT_EOF0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="21" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RSZ_FIFO_IN_BLK_ERR" width="1" begin="19" end="19" resetval="0" description="This event signals that the minimum vertical blanking period has not been respected causing errors in the input data buffering submodule. This event will be triggered when the rsz_int_reg event of frame N is triggered before the rsz_int_dma of frame N + 1. This event would typically happen at the transition between two frames because there is not enough vertical blanking between frames: the firmware must take care to ensure enough vertical blanking. The hardware cannot recover from this error. It will be required to perform a reset of the IP." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="RSZ_FIFO_IN_BLK_ERR_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="RSZ_FIFO_IN_BLK_ERR_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="RSZ_FIFO_IN_BLK_ERR_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="RSZ_FIFO_IN_BLK_ERR_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RSZ_FIFO_OVF" width="1" begin="18" end="18" resetval="0" description="This event signals that overflow happened in the input data buffering submodule or in the RSZ output interface. This event would typically happen while processing a frame because the video port pixel clock is too high: the firmware must take care to use a lower pixel clock at the input of the resizer module. The hardware cannot recover from this error. It will be required to perform a reset of the IP." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="RSZ_FIFO_OVF_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="RSZ_FIFO_OVF_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="RSZ_FIFO_OVF_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="RSZ_FIFO_OVF_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RSZ_INT_CYC_RZB" width="1" begin="17" end="17" resetval="0" description="RESIZER module event: This event is the circular interrupt for RESIZER #B. An event can be triggered every time that RSZ_IRQ_RZB output lines have been written out to the RZB_SDR_Y buffer. The range can go from 1 to 8192 lines. Usually, this value should be such that the circular buffer vertical size (set by the RZB_SDR_Y_PTR_E register) is a multiple of RSZ_IRQ_RZB. Note that at the time the interrupt is triggered, the actual data write has not taken place. It may take a few hundred of cycles to complete the data write into system memory. This is not an issue since the start of the buffer is read first." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="RSZ_INT_CYC_RZB_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_CYC_RZB_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_CYC_RZB_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="RSZ_INT_CYC_RZB_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RSZ_INT_CYC_RZA" width="1" begin="16" end="16" resetval="0" description="RESIZER module event: This event is the circular interrupt for RESIZER #A. An event can be triggered every time that RSZ_IRQ_RZA output lines have been written out to the RZA_SDR_Y buffer. The range can go from 1 to 8192 lines. Usually, the circular buffer vertical size (set by the RZA_SDR_Y_PTR_E register) should be a multiple of RSZ_IRQ_RZA. Note that at the time the interrupt is triggered, the actual data write has not taken place. It may take a few hundred of cycles to complete the data write into system memory. This is not an issue since the start of the buffer is read first." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="RSZ_INT_CYC_RZA_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_CYC_RZA_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_CYC_RZA_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="RSZ_INT_CYC_RZA_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RSZ_INT_DMA" width="1" begin="15" end="15" resetval="0" description="This event is triggered when the last EOF (of the two MTC interfaces) is sent out to the BL and that the resizer core has returned to idle. rsz_int_dma is a true indication that all processing is finished for the particular frame on both resizer engines." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="RSZ_INT_DMA_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_DMA_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_DMA_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="RSZ_INT_DMA_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RSZ_INT_LAST_PIX" width="1" begin="14" end="14" resetval="0" description="This event is triggered when the last pixel of the valid area is received." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="RSZ_INT_LAST_PIX_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_LAST_PIX_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_LAST_PIX_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="RSZ_INT_LAST_PIX_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RSZ_INT_REG" width="1" begin="13" end="13" resetval="0" description="This event is triggered when the first pixel of the valid area is received. Shadowed registers can be updated at any time but the new value will take effect on the next rsz_int_reg event." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="RSZ_INT_REG_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_REG_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_REG_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="RSZ_INT_REG_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="H3A_INT" width="1" begin="12" end="12" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="H3A_INT_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="H3A_INT_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="H3A_INT_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="H3A_INT_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="AF_INT" width="1" begin="11" end="11" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="AF_INT_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="AF_INT_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="AF_INT_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="AF_INT_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="AEW_INT" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="AEW_INT_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="AEW_INT_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="AEW_INT_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="AEW_INT_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IPIPEIF_IRQ" width="1" begin="9" end="9" resetval="0" description="IPIPEIF module interrupt" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="IPIPEIF_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPEIF_IRQ_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPEIF_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPEIF_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IPIPE_INT_HST" width="1" begin="8" end="8" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="IPIPE_INT_HST_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_HST_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_HST_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPE_INT_HST_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IPIPE_INT_BSC" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="IPIPE_INT_BSC_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_BSC_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_BSC_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPE_INT_BSC_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IPIPE_INT_DMA" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="IPIPE_INT_DMA_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_DMA_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_DMA_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPE_INT_DMA_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IPIPE_INT_LAST_PIX" width="1" begin="5" end="5" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="IPIPE_INT_LAST_PIX_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_LAST_PIX_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_LAST_PIX_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPE_INT_LAST_PIX_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IPIPE_INT_REG" width="1" begin="4" end="4" resetval="0" description="" range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="IPIPE_INT_REG_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_REG_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_REG_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPE_INT_REG_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISIF_INT_3" width="1" begin="3" end="3" resetval="0" description="LSC interrupt issued by the 2D-LSC block. Four types of 2D-LSC can be generated and mapped to the INT_3 line. For more information, see," range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="ISIF_INT_3_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISIF_INT_3_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="ISIF_INT_3_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISIF_INT_3_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISIF_INT_2" width="1" begin="2" end="2" resetval="0" description="VD interrupt 2 event. Set this bit to enable the interrupt and map it to the INT_2 line. This interrupt is set based on the VD pulse position after receiving a configured number of horizontal pulse signals. For more information, see," range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="ISIF_INT_2_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISIF_INT_2_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="ISIF_INT_2_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISIF_INT_2_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISIF_INT_1" width="1" begin="1" end="1" resetval="0" description="VD interrupt 1 event. Set this bit to enable the interrupt and map it to the INT_1 line. This interrupt is set based on the VD pulse position after receiving a configured number of horizontal pulse signals. For more information, see," range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="ISIF_INT_1_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISIF_INT_1_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="ISIF_INT_1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISIF_INT_1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISIF_INT_0" width="1" begin="0" end="0" resetval="0" description="VD interrupt 0 event. Set this bit to enable the interrupt mapped to INT_0 line. This interrupt is set based on the VD pulse position after receiving a configured number of horizontal pulse signals. For more information, see," range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="ISIF_INT_0_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISIF_INT_0_1_w" description="Enable interrupt"/>
      <bitenum value="1" id="enabled" token="ISIF_INT_0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISIF_INT_0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
  </register>
  <register id="ISP5_IRQENABLE_CLR_i_0" acronym="ISP5_IRQENABLE_CLR_i_0" offset="0x30" width="32" description="Per-event interrupt enable bit vector. Write 1 to clear (disable interrupt). Readout equal to corresponding _SET register. The ISP outputs four interrupt lines, ISP_IRQ0 to ISP_IRQ3. Any internal ISP event can be merged on the four lines. A same event must be enabled on only one interrupt line.">
    <bitfield id="OCP_ERR_IRQ" width="1" begin="31" end="31" resetval="0" description="An OCP error has been received on the ISP master port." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="OCP_ERR_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="OCP_ERR_IRQ_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="OCP_ERR_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="OCP_ERR_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="30" end="30" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="IPIPE_INT_DPC_RNEW1" width="1" begin="29" end="29" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="IPIPE_INT_DPC_RNEW1_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_DPC_RNEW1_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_DPC_RNEW1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPE_INT_DPC_RNEW1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IPIPE_INT_DPC_RNEW0" width="1" begin="28" end="28" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="IPIPE_INT_DPC_RNEW0_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_DPC_RNEW0_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_DPC_RNEW0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPE_INT_DPC_RNEW0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IPIPE_INT_DPC_INI" width="1" begin="27" end="27" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="IPIPE_INT_DPC_INI_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_DPC_INI_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_DPC_INI_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPE_INT_DPC_INI_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="26" end="26" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="IPIPE_INT_EOF" width="1" begin="25" end="25" resetval="0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="disabled" token="IPIPE_INT_EOF_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_EOF_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_EOF_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPE_INT_EOF_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="H3A_INT_EOF" width="1" begin="24" end="24" resetval="0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="disabled" token="H3A_INT_EOF_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="H3A_INT_EOF_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="H3A_INT_EOF_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="H3A_INT_EOF_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RSZ_INT_EOF1" width="1" begin="23" end="23" resetval="0" description="RESIZER module event: This event signals that the BL has received the EOF signal from the resizer B engine which happens one the last transfer in the frame has happened. Note that because the BL has FIFOs it may take some additional time before true data transfer completion to memory." range="" rwaccess="RW">
      <bitenum value="0" id="disabled" token="RSZ_INT_EOF1_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_EOF1_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_EOF1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="RSZ_INT_EOF1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RSZ_INT_EOF0" width="1" begin="22" end="22" resetval="0" description="RESIZER module event: This event signals that the BL has received the EOF signal from the resizer A engine which happens one the last transfer in the frame has happened. Note that because the BL has FIFOs it may take some additional time before true data transfer completion to memory." range="" rwaccess="RW">
      <bitenum value="0" id="disabled" token="RSZ_INT_EOF0_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_EOF0_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_EOF0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="RSZ_INT_EOF0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="21" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RSZ_FIFO_IN_BLK_ERR" width="1" begin="19" end="19" resetval="0" description="This event signals that the minimum vertical blanking period has not been respected causing errors in the input data buffering submodule. This event will be triggered when the rsz_int_reg event of frame N is triggered before the rsz_int_dma of frame N + 1. This event would typically happen at the transition between two frames because there is not enough vertical blanking between frames: the firmware must take care to ensure enough vertical blanking. The hardware cannot recover from this error. It will be required to perform a reset of the IP." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="RSZ_FIFO_IN_BLK_ERR_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="RSZ_FIFO_IN_BLK_ERR_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="RSZ_FIFO_IN_BLK_ERR_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="RSZ_FIFO_IN_BLK_ERR_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RSZ_FIFO_OVF" width="1" begin="18" end="18" resetval="0" description="RESIZER module event: This event signals that overflow happened in the input data buffering submodule or in the RSZ output interface.. This event would typically happen because the video port pixel clock is too high." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="RSZ_FIFO_OVF_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="RSZ_FIFO_OVF_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="RSZ_FIFO_OVF_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="RSZ_FIFO_OVF_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RSZ_INT_CYC_RZB" width="1" begin="17" end="17" resetval="0" description="RESIZER module event: This event is the circular interrupt for RESIZER #B. An event can be triggered every time that RSZ_IRQ_RZB output lines have been written out to the RZB_SDR_Y buffer. The range can go from 1 to 8192 lines. Usually, this value should be such that the circular buffer vertical size (set by the RZB_SDR_Y_PTR_E register) is a multiple of RSZ_IRQ_RZB. Note that at the time the interrupt is triggered, the actual data write has not taken place. It may take a few hundred of cycles to complete the data write into system memory. This is not an issue since the start of the buffer is read first." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="RSZ_INT_CYC_RZB_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_CYC_RZB_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_CYC_RZB_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="RSZ_INT_CYC_RZB_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RSZ_INT_CYC_RZA" width="1" begin="16" end="16" resetval="0" description="RESIZER module event: This event is the circular interrupt for RESIZER #A. An event can be triggered every time that RSZ_IRQ_RZA output lines have been written out to the RZA_SDR_Y buffer. The range can go from 1 to 8192 lines. Usually, the circular buffer vertical size (set by the RZA_SDR_Y_PTR_E register) should be a multiple of RSZ_IRQ_RZA. Note that at the time the interrupt is triggered, the actual data write has not taken place. It may take a few hundred of cycles to complete the data write into system memory. This is not an issue since the start of the buffer is read first." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="RSZ_INT_CYC_RZA_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_CYC_RZA_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_CYC_RZA_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="RSZ_INT_CYC_RZA_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RSZ_INT_DMA" width="1" begin="15" end="15" resetval="0" description="RESIZER module event: This event is triggered when the last EOF (of the two MTC interfaces) is sent out to the BL and that the resizer core has returned to idle. rsz_int_dma is a true indication that all processing is finished for the particular frame on both resizer engines." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="RSZ_INT_DMA_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_DMA_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_DMA_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="RSZ_INT_DMA_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RSZ_INT_LAST_PIX" width="1" begin="14" end="14" resetval="0" description="RESIZER module event: This event is triggered when the last pixel of the valid area is received." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="RSZ_INT_LAST_PIX_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_LAST_PIX_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_LAST_PIX_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="RSZ_INT_LAST_PIX_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RSZ_INT_REG" width="1" begin="13" end="13" resetval="0" description="RESIZER module event: This event is triggered when the first pixel of the valid area is received. Shadowed registers can be updated at any time but the new value will take effect on the next rsz_int_reg event." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="RSZ_INT_REG_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_REG_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_REG_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="RSZ_INT_REG_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="H3A_INT" width="1" begin="12" end="12" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="H3A_INT_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="H3A_INT_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="H3A_INT_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="H3A_INT_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="AF_INT" width="1" begin="11" end="11" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="AF_INT_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="AF_INT_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="AF_INT_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="AF_INT_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="AEW_INT" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="AEW_INT_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="AEW_INT_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="AEW_INT_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="AEW_INT_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IPIPEIF_IRQ" width="1" begin="9" end="9" resetval="0" description="IPIPEIF module interrupt" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="IPIPEIF_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPEIF_IRQ_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPEIF_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPEIF_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IPIPE_INT_HST" width="1" begin="8" end="8" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="IPIPE_INT_HST_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_HST_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_HST_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPE_INT_HST_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IPIPE_INT_BSC" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="IPIPE_INT_BSC_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_BSC_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_BSC_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPE_INT_BSC_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IPIPE_INT_DMA" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="IPIPE_INT_DMA_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_DMA_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_DMA_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPE_INT_DMA_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IPIPE_INT_LAST_PIX" width="1" begin="5" end="5" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="IPIPE_INT_LAST_PIX_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_LAST_PIX_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_LAST_PIX_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPE_INT_LAST_PIX_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IPIPE_INT_REG" width="1" begin="4" end="4" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="IPIPE_INT_REG_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_REG_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_REG_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPE_INT_REG_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISIF_INT_3" width="1" begin="3" end="3" resetval="0" description="Set this bit to disable the LSC interrupt issued by the 2D-LSC block. Four types of 2D-LSC can be generated and mapped to the INT_3 line. For more information, see," range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="ISIF_INT_3_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISIF_INT_3_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="ISIF_INT_3_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISIF_INT_3_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISIF_INT_2" width="1" begin="2" end="2" resetval="0" description="VD interrupt 2 event. Set this bit to disable the interrupt mapped to the INT_2 line. This interrupt is set based on the VD pulse position after receiving a configured number of horizontal pulse signals. For more information, see," range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="ISIF_INT_2_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISIF_INT_2_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="ISIF_INT_2_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISIF_INT_2_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISIF_INT_1" width="1" begin="1" end="1" resetval="0" description="VD interrupt 1 event. Set this bit to disable the interrupt mapped to the INT_1 line. This interrupt is set based on the VD pulse position after receiving a configured number of horizontal pulse signals. For more information, see," range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="ISIF_INT_1_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISIF_INT_1_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="ISIF_INT_1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISIF_INT_1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISIF_INT_0" width="1" begin="0" end="0" resetval="0" description="VD interrupt 0 event. Set this bit to disable the interrupt mapped to the INT_0 line. This interrupt is set based on the VD pulse position after receiving a configured number of horizontal pulse signals. For more information, see," range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="ISIF_INT_0_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISIF_INT_0_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="ISIF_INT_0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISIF_INT_0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
  </register>
  <register id="ISP5_IRQENABLE_CLR_i_1" acronym="ISP5_IRQENABLE_CLR_i_1" offset="0x40" width="32" description="Per-event interrupt enable bit vector. Write 1 to clear (disable interrupt). Readout equal to corresponding _SET register. The ISP outputs four interrupt lines, ISP_IRQ0 to ISP_IRQ3. Any internal ISP event can be merged on the four lines. A same event must be enabled on only one interrupt line.">
    <bitfield id="OCP_ERR_IRQ" width="1" begin="31" end="31" resetval="0" description="An OCP error has been received on the ISP master port." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="OCP_ERR_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="OCP_ERR_IRQ_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="OCP_ERR_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="OCP_ERR_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="30" end="30" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="IPIPE_INT_DPC_RNEW1" width="1" begin="29" end="29" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="IPIPE_INT_DPC_RNEW1_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_DPC_RNEW1_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_DPC_RNEW1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPE_INT_DPC_RNEW1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IPIPE_INT_DPC_RNEW0" width="1" begin="28" end="28" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="IPIPE_INT_DPC_RNEW0_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_DPC_RNEW0_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_DPC_RNEW0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPE_INT_DPC_RNEW0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IPIPE_INT_DPC_INI" width="1" begin="27" end="27" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="IPIPE_INT_DPC_INI_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_DPC_INI_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_DPC_INI_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPE_INT_DPC_INI_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="26" end="26" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="IPIPE_INT_EOF" width="1" begin="25" end="25" resetval="0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="disabled" token="IPIPE_INT_EOF_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_EOF_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_EOF_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPE_INT_EOF_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="H3A_INT_EOF" width="1" begin="24" end="24" resetval="0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="disabled" token="H3A_INT_EOF_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="H3A_INT_EOF_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="H3A_INT_EOF_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="H3A_INT_EOF_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RSZ_INT_EOF1" width="1" begin="23" end="23" resetval="0" description="RESIZER module event: This event signals that the BL has received the EOF signal from the resizer B engine which happens one the last transfer in the frame has happened. Note that because the BL has FIFOs it may take some additional time before true data transfer completion to memory." range="" rwaccess="RW">
      <bitenum value="0" id="disabled" token="RSZ_INT_EOF1_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_EOF1_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_EOF1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="RSZ_INT_EOF1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RSZ_INT_EOF0" width="1" begin="22" end="22" resetval="0" description="RESIZER module event: This event signals that the BL has received the EOF signal from the resizer A engine which happens one the last transfer in the frame has happened. Note that because the BL has FIFOs it may take some additional time before true data transfer completion to memory." range="" rwaccess="RW">
      <bitenum value="0" id="disabled" token="RSZ_INT_EOF0_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_EOF0_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_EOF0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="RSZ_INT_EOF0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="21" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RSZ_FIFO_IN_BLK_ERR" width="1" begin="19" end="19" resetval="0" description="This event signals that the minimum vertical blanking period has not been respected causing errors in the input data buffering submodule. This event will be triggered when the rsz_int_reg event of frame N is triggered before the rsz_int_dma of frame N + 1. This event would typically happen at the transition between two frames because there is not enough vertical blanking between frames: the firmware must take care to ensure enough vertical blanking. The hardware cannot recover from this error. It will be required to perform a reset of the IP." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="RSZ_FIFO_IN_BLK_ERR_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="RSZ_FIFO_IN_BLK_ERR_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="RSZ_FIFO_IN_BLK_ERR_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="RSZ_FIFO_IN_BLK_ERR_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RSZ_FIFO_OVF" width="1" begin="18" end="18" resetval="0" description="RESIZER module event: This event signals that overflow happened in the input data buffering submodule or in the RSZ output interface.. This event would typically happen because the video port pixel clock is too high." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="RSZ_FIFO_OVF_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="RSZ_FIFO_OVF_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="RSZ_FIFO_OVF_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="RSZ_FIFO_OVF_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RSZ_INT_CYC_RZB" width="1" begin="17" end="17" resetval="0" description="RESIZER module event: This event is the circular interrupt for RESIZER #B. An event can be triggered every time that RSZ_IRQ_RZB output lines have been written out to the RZB_SDR_Y buffer. The range can go from 1 to 8192 lines. Usually, this value should be such that the circular buffer vertical size (set by the RZB_SDR_Y_PTR_E register) is a multiple of RSZ_IRQ_RZB. Note that at the time the interrupt is triggered, the actual data write has not taken place. It may take a few hundred of cycles to complete the data write into system memory. This is not an issue since the start of the buffer is read first." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="RSZ_INT_CYC_RZB_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_CYC_RZB_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_CYC_RZB_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="RSZ_INT_CYC_RZB_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RSZ_INT_CYC_RZA" width="1" begin="16" end="16" resetval="0" description="RESIZER module event: This event is the circular interrupt for RESIZER #A. An event can be triggered every time that RSZ_IRQ_RZA output lines have been written out to the RZA_SDR_Y buffer. The range can go from 1 to 8192 lines. Usually, the circular buffer vertical size (set by the RZA_SDR_Y_PTR_E register) should be a multiple of RSZ_IRQ_RZA. Note that at the time the interrupt is triggered, the actual data write has not taken place. It may take a few hundred of cycles to complete the data write into system memory. This is not an issue since the start of the buffer is read first." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="RSZ_INT_CYC_RZA_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_CYC_RZA_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_CYC_RZA_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="RSZ_INT_CYC_RZA_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RSZ_INT_DMA" width="1" begin="15" end="15" resetval="0" description="RESIZER module event: This event is triggered when the last EOF (of the two MTC interfaces) is sent out to the BL and that the resizer core has returned to idle. rsz_int_dma is a true indication that all processing is finished for the particular frame on both resizer engines." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="RSZ_INT_DMA_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_DMA_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_DMA_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="RSZ_INT_DMA_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RSZ_INT_LAST_PIX" width="1" begin="14" end="14" resetval="0" description="RESIZER module event: This event is triggered when the last pixel of the valid area is received." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="RSZ_INT_LAST_PIX_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_LAST_PIX_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_LAST_PIX_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="RSZ_INT_LAST_PIX_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RSZ_INT_REG" width="1" begin="13" end="13" resetval="0" description="RESIZER module event: This event is triggered when the first pixel of the valid area is received. Shadowed registers can be updated at any time but the new value will take effect on the next rsz_int_reg event." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="RSZ_INT_REG_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_REG_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_REG_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="RSZ_INT_REG_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="H3A_INT" width="1" begin="12" end="12" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="H3A_INT_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="H3A_INT_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="H3A_INT_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="H3A_INT_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="AF_INT" width="1" begin="11" end="11" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="AF_INT_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="AF_INT_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="AF_INT_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="AF_INT_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="AEW_INT" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="AEW_INT_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="AEW_INT_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="AEW_INT_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="AEW_INT_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IPIPEIF_IRQ" width="1" begin="9" end="9" resetval="0" description="IPIPEIF module interrupt" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="IPIPEIF_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPEIF_IRQ_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPEIF_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPEIF_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IPIPE_INT_HST" width="1" begin="8" end="8" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="IPIPE_INT_HST_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_HST_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_HST_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPE_INT_HST_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IPIPE_INT_BSC" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="IPIPE_INT_BSC_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_BSC_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_BSC_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPE_INT_BSC_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IPIPE_INT_DMA" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="IPIPE_INT_DMA_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_DMA_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_DMA_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPE_INT_DMA_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IPIPE_INT_LAST_PIX" width="1" begin="5" end="5" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="IPIPE_INT_LAST_PIX_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_LAST_PIX_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_LAST_PIX_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPE_INT_LAST_PIX_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IPIPE_INT_REG" width="1" begin="4" end="4" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="IPIPE_INT_REG_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_REG_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_REG_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPE_INT_REG_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISIF_INT_3" width="1" begin="3" end="3" resetval="0" description="Set this bit to disable the LSC interrupt issued by the 2D-LSC block. Four types of 2D-LSC can be generated and mapped to the INT_3 line. For more information, see," range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="ISIF_INT_3_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISIF_INT_3_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="ISIF_INT_3_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISIF_INT_3_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISIF_INT_2" width="1" begin="2" end="2" resetval="0" description="VD interrupt 2 event. Set this bit to disable the interrupt mapped to the INT_2 line. This interrupt is set based on the VD pulse position after receiving a configured number of horizontal pulse signals. For more information, see," range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="ISIF_INT_2_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISIF_INT_2_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="ISIF_INT_2_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISIF_INT_2_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISIF_INT_1" width="1" begin="1" end="1" resetval="0" description="VD interrupt 1 event. Set this bit to disable the interrupt mapped to the INT_1 line. This interrupt is set based on the VD pulse position after receiving a configured number of horizontal pulse signals. For more information, see," range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="ISIF_INT_1_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISIF_INT_1_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="ISIF_INT_1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISIF_INT_1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISIF_INT_0" width="1" begin="0" end="0" resetval="0" description="VD interrupt 0 event. Set this bit to disable the interrupt mapped to the INT_0 line. This interrupt is set based on the VD pulse position after receiving a configured number of horizontal pulse signals. For more information, see," range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="ISIF_INT_0_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISIF_INT_0_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="ISIF_INT_0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISIF_INT_0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
  </register>
  <register id="ISP5_IRQENABLE_CLR_i_2" acronym="ISP5_IRQENABLE_CLR_i_2" offset="0x50" width="32" description="Per-event interrupt enable bit vector. Write 1 to clear (disable interrupt). Readout equal to corresponding _SET register. The ISP outputs four interrupt lines, ISP_IRQ0 to ISP_IRQ3. Any internal ISP event can be merged on the four lines. A same event must be enabled on only one interrupt line.">
    <bitfield id="OCP_ERR_IRQ" width="1" begin="31" end="31" resetval="0" description="An OCP error has been received on the ISP master port." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="OCP_ERR_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="OCP_ERR_IRQ_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="OCP_ERR_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="OCP_ERR_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="30" end="30" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="IPIPE_INT_DPC_RNEW1" width="1" begin="29" end="29" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="IPIPE_INT_DPC_RNEW1_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_DPC_RNEW1_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_DPC_RNEW1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPE_INT_DPC_RNEW1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IPIPE_INT_DPC_RNEW0" width="1" begin="28" end="28" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="IPIPE_INT_DPC_RNEW0_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_DPC_RNEW0_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_DPC_RNEW0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPE_INT_DPC_RNEW0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IPIPE_INT_DPC_INI" width="1" begin="27" end="27" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="IPIPE_INT_DPC_INI_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_DPC_INI_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_DPC_INI_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPE_INT_DPC_INI_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="26" end="26" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="IPIPE_INT_EOF" width="1" begin="25" end="25" resetval="0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="disabled" token="IPIPE_INT_EOF_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_EOF_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_EOF_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPE_INT_EOF_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="H3A_INT_EOF" width="1" begin="24" end="24" resetval="0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="disabled" token="H3A_INT_EOF_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="H3A_INT_EOF_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="H3A_INT_EOF_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="H3A_INT_EOF_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RSZ_INT_EOF1" width="1" begin="23" end="23" resetval="0" description="RESIZER module event: This event signals that the BL has received the EOF signal from the resizer B engine which happens one the last transfer in the frame has happened. Note that because the BL has FIFOs it may take some additional time before true data transfer completion to memory." range="" rwaccess="RW">
      <bitenum value="0" id="disabled" token="RSZ_INT_EOF1_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_EOF1_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_EOF1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="RSZ_INT_EOF1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RSZ_INT_EOF0" width="1" begin="22" end="22" resetval="0" description="RESIZER module event: This event signals that the BL has received the EOF signal from the resizer A engine which happens one the last transfer in the frame has happened. Note that because the BL has FIFOs it may take some additional time before true data transfer completion to memory." range="" rwaccess="RW">
      <bitenum value="0" id="disabled" token="RSZ_INT_EOF0_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_EOF0_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_EOF0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="RSZ_INT_EOF0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="21" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RSZ_FIFO_IN_BLK_ERR" width="1" begin="19" end="19" resetval="0" description="This event signals that the minimum vertical blanking period has not been respected causing errors in the input data buffering submodule. This event will be triggered when the rsz_int_reg event of frame N is triggered before the rsz_int_dma of frame N + 1. This event would typically happen at the transition between two frames because there is not enough vertical blanking between frames: the firmware must take care to ensure enough vertical blanking. The hardware cannot recover from this error. It will be required to perform a reset of the IP." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="RSZ_FIFO_IN_BLK_ERR_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="RSZ_FIFO_IN_BLK_ERR_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="RSZ_FIFO_IN_BLK_ERR_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="RSZ_FIFO_IN_BLK_ERR_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RSZ_FIFO_OVF" width="1" begin="18" end="18" resetval="0" description="RESIZER module event: This event signals that overflow happened in the input data buffering submodule or in the RSZ output interface.. This event would typically happen because the video port pixel clock is too high." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="RSZ_FIFO_OVF_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="RSZ_FIFO_OVF_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="RSZ_FIFO_OVF_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="RSZ_FIFO_OVF_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RSZ_INT_CYC_RZB" width="1" begin="17" end="17" resetval="0" description="RESIZER module event: This event is the circular interrupt for RESIZER #B. An event can be triggered every time that RSZ_IRQ_RZB output lines have been written out to the RZB_SDR_Y buffer. The range can go from 1 to 8192 lines. Usually, this value should be such that the circular buffer vertical size (set by the RZB_SDR_Y_PTR_E register) is a multiple of RSZ_IRQ_RZB. Note that at the time the interrupt is triggered, the actual data write has not taken place. It may take a few hundred of cycles to complete the data write into system memory. This is not an issue since the start of the buffer is read first." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="RSZ_INT_CYC_RZB_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_CYC_RZB_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_CYC_RZB_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="RSZ_INT_CYC_RZB_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RSZ_INT_CYC_RZA" width="1" begin="16" end="16" resetval="0" description="RESIZER module event: This event is the circular interrupt for RESIZER #A. An event can be triggered every time that RSZ_IRQ_RZA output lines have been written out to the RZA_SDR_Y buffer. The range can go from 1 to 8192 lines. Usually, the circular buffer vertical size (set by the RZA_SDR_Y_PTR_E register) should be a multiple of RSZ_IRQ_RZA. Note that at the time the interrupt is triggered, the actual data write has not taken place. It may take a few hundred of cycles to complete the data write into system memory. This is not an issue since the start of the buffer is read first." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="RSZ_INT_CYC_RZA_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_CYC_RZA_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_CYC_RZA_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="RSZ_INT_CYC_RZA_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RSZ_INT_DMA" width="1" begin="15" end="15" resetval="0" description="RESIZER module event: This event is triggered when the last EOF (of the two MTC interfaces) is sent out to the BL and that the resizer core has returned to idle. rsz_int_dma is a true indication that all processing is finished for the particular frame on both resizer engines." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="RSZ_INT_DMA_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_DMA_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_DMA_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="RSZ_INT_DMA_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RSZ_INT_LAST_PIX" width="1" begin="14" end="14" resetval="0" description="RESIZER module event: This event is triggered when the last pixel of the valid area is received." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="RSZ_INT_LAST_PIX_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_LAST_PIX_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_LAST_PIX_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="RSZ_INT_LAST_PIX_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RSZ_INT_REG" width="1" begin="13" end="13" resetval="0" description="RESIZER module event: This event is triggered when the first pixel of the valid area is received. Shadowed registers can be updated at any time but the new value will take effect on the next rsz_int_reg event." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="RSZ_INT_REG_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_REG_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_REG_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="RSZ_INT_REG_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="H3A_INT" width="1" begin="12" end="12" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="H3A_INT_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="H3A_INT_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="H3A_INT_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="H3A_INT_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="AF_INT" width="1" begin="11" end="11" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="AF_INT_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="AF_INT_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="AF_INT_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="AF_INT_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="AEW_INT" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="AEW_INT_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="AEW_INT_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="AEW_INT_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="AEW_INT_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IPIPEIF_IRQ" width="1" begin="9" end="9" resetval="0" description="IPIPEIF module interrupt" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="IPIPEIF_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPEIF_IRQ_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPEIF_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPEIF_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IPIPE_INT_HST" width="1" begin="8" end="8" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="IPIPE_INT_HST_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_HST_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_HST_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPE_INT_HST_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IPIPE_INT_BSC" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="IPIPE_INT_BSC_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_BSC_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_BSC_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPE_INT_BSC_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IPIPE_INT_DMA" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="IPIPE_INT_DMA_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_DMA_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_DMA_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPE_INT_DMA_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IPIPE_INT_LAST_PIX" width="1" begin="5" end="5" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="IPIPE_INT_LAST_PIX_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_LAST_PIX_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_LAST_PIX_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPE_INT_LAST_PIX_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IPIPE_INT_REG" width="1" begin="4" end="4" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="IPIPE_INT_REG_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_REG_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_REG_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPE_INT_REG_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISIF_INT_3" width="1" begin="3" end="3" resetval="0" description="Set this bit to disable the LSC interrupt issued by the 2D-LSC block. Four types of 2D-LSC can be generated and mapped to the INT_3 line. For more information, see," range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="ISIF_INT_3_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISIF_INT_3_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="ISIF_INT_3_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISIF_INT_3_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISIF_INT_2" width="1" begin="2" end="2" resetval="0" description="VD interrupt 2 event. Set this bit to disable the interrupt mapped to the INT_2 line. This interrupt is set based on the VD pulse position after receiving a configured number of horizontal pulse signals. For more information, see," range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="ISIF_INT_2_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISIF_INT_2_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="ISIF_INT_2_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISIF_INT_2_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISIF_INT_1" width="1" begin="1" end="1" resetval="0" description="VD interrupt 1 event. Set this bit to disable the interrupt mapped to the INT_1 line. This interrupt is set based on the VD pulse position after receiving a configured number of horizontal pulse signals. For more information, see," range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="ISIF_INT_1_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISIF_INT_1_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="ISIF_INT_1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISIF_INT_1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISIF_INT_0" width="1" begin="0" end="0" resetval="0" description="VD interrupt 0 event. Set this bit to disable the interrupt mapped to the INT_0 line. This interrupt is set based on the VD pulse position after receiving a configured number of horizontal pulse signals. For more information, see," range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="ISIF_INT_0_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISIF_INT_0_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="ISIF_INT_0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISIF_INT_0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
  </register>
  <register id="ISP5_IRQENABLE_CLR_i_3" acronym="ISP5_IRQENABLE_CLR_i_3" offset="0x60" width="32" description="Per-event interrupt enable bit vector. Write 1 to clear (disable interrupt). Readout equal to corresponding _SET register. The ISP outputs four interrupt lines, ISP_IRQ0 to ISP_IRQ3. Any internal ISP event can be merged on the four lines. A same event must be enabled on only one interrupt line.">
    <bitfield id="OCP_ERR_IRQ" width="1" begin="31" end="31" resetval="0" description="An OCP error has been received on the ISP master port." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="OCP_ERR_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="OCP_ERR_IRQ_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="OCP_ERR_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="OCP_ERR_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="30" end="30" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="IPIPE_INT_DPC_RNEW1" width="1" begin="29" end="29" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="IPIPE_INT_DPC_RNEW1_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_DPC_RNEW1_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_DPC_RNEW1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPE_INT_DPC_RNEW1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IPIPE_INT_DPC_RNEW0" width="1" begin="28" end="28" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="IPIPE_INT_DPC_RNEW0_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_DPC_RNEW0_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_DPC_RNEW0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPE_INT_DPC_RNEW0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IPIPE_INT_DPC_INI" width="1" begin="27" end="27" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="IPIPE_INT_DPC_INI_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_DPC_INI_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_DPC_INI_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPE_INT_DPC_INI_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="26" end="26" resetval="0" description="" range="" rwaccess="R"/>
    <bitfield id="IPIPE_INT_EOF" width="1" begin="25" end="25" resetval="0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="disabled" token="IPIPE_INT_EOF_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_EOF_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_EOF_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPE_INT_EOF_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="H3A_INT_EOF" width="1" begin="24" end="24" resetval="0" description="" range="" rwaccess="RW">
      <bitenum value="0" id="disabled" token="H3A_INT_EOF_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="H3A_INT_EOF_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="H3A_INT_EOF_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="H3A_INT_EOF_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RSZ_INT_EOF1" width="1" begin="23" end="23" resetval="0" description="RESIZER module event: This event signals that the BL has received the EOF signal from the resizer B engine which happens one the last transfer in the frame has happened. Note that because the BL has FIFOs it may take some additional time before true data transfer completion to memory." range="" rwaccess="RW">
      <bitenum value="0" id="disabled" token="RSZ_INT_EOF1_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_EOF1_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_EOF1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="RSZ_INT_EOF1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RSZ_INT_EOF0" width="1" begin="22" end="22" resetval="0" description="RESIZER module event: This event signals that the BL has received the EOF signal from the resizer A engine which happens one the last transfer in the frame has happened. Note that because the BL has FIFOs it may take some additional time before true data transfer completion to memory." range="" rwaccess="RW">
      <bitenum value="0" id="disabled" token="RSZ_INT_EOF0_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_EOF0_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_EOF0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="RSZ_INT_EOF0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="21" end="20" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RSZ_FIFO_IN_BLK_ERR" width="1" begin="19" end="19" resetval="0" description="This event signals that the minimum vertical blanking period has not been respected causing errors in the input data buffering submodule. This event will be triggered when the rsz_int_reg event of frame N is triggered before the rsz_int_dma of frame N + 1. This event would typically happen at the transition between two frames because there is not enough vertical blanking between frames: the firmware must take care to ensure enough vertical blanking. The hardware cannot recover from this error. It will be required to perform a reset of the IP." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="RSZ_FIFO_IN_BLK_ERR_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="RSZ_FIFO_IN_BLK_ERR_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="RSZ_FIFO_IN_BLK_ERR_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="RSZ_FIFO_IN_BLK_ERR_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RSZ_FIFO_OVF" width="1" begin="18" end="18" resetval="0" description="RESIZER module event: This event signals that overflow happened in the input data buffering submodule or in the RSZ output interface.. This event would typically happen because the video port pixel clock is too high." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="RSZ_FIFO_OVF_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="RSZ_FIFO_OVF_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="RSZ_FIFO_OVF_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="RSZ_FIFO_OVF_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RSZ_INT_CYC_RZB" width="1" begin="17" end="17" resetval="0" description="RESIZER module event: This event is the circular interrupt for RESIZER #B. An event can be triggered every time that RSZ_IRQ_RZB output lines have been written out to the RZB_SDR_Y buffer. The range can go from 1 to 8192 lines. Usually, this value should be such that the circular buffer vertical size (set by the RZB_SDR_Y_PTR_E register) is a multiple of RSZ_IRQ_RZB. Note that at the time the interrupt is triggered, the actual data write has not taken place. It may take a few hundred of cycles to complete the data write into system memory. This is not an issue since the start of the buffer is read first." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="RSZ_INT_CYC_RZB_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_CYC_RZB_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_CYC_RZB_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="RSZ_INT_CYC_RZB_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RSZ_INT_CYC_RZA" width="1" begin="16" end="16" resetval="0" description="RESIZER module event: This event is the circular interrupt for RESIZER #A. An event can be triggered every time that RSZ_IRQ_RZA output lines have been written out to the RZA_SDR_Y buffer. The range can go from 1 to 8192 lines. Usually, the circular buffer vertical size (set by the RZA_SDR_Y_PTR_E register) should be a multiple of RSZ_IRQ_RZA. Note that at the time the interrupt is triggered, the actual data write has not taken place. It may take a few hundred of cycles to complete the data write into system memory. This is not an issue since the start of the buffer is read first." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="RSZ_INT_CYC_RZA_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_CYC_RZA_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_CYC_RZA_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="RSZ_INT_CYC_RZA_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RSZ_INT_DMA" width="1" begin="15" end="15" resetval="0" description="RESIZER module event: This event is triggered when the last EOF (of the two MTC interfaces) is sent out to the BL and that the resizer core has returned to idle. rsz_int_dma is a true indication that all processing is finished for the particular frame on both resizer engines." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="RSZ_INT_DMA_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_DMA_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_DMA_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="RSZ_INT_DMA_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RSZ_INT_LAST_PIX" width="1" begin="14" end="14" resetval="0" description="RESIZER module event: This event is triggered when the last pixel of the valid area is received." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="RSZ_INT_LAST_PIX_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_LAST_PIX_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_LAST_PIX_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="RSZ_INT_LAST_PIX_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="RSZ_INT_REG" width="1" begin="13" end="13" resetval="0" description="RESIZER module event: This event is triggered when the first pixel of the valid area is received. Shadowed registers can be updated at any time but the new value will take effect on the next rsz_int_reg event." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="RSZ_INT_REG_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_REG_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="RSZ_INT_REG_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="RSZ_INT_REG_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="H3A_INT" width="1" begin="12" end="12" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="H3A_INT_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="H3A_INT_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="H3A_INT_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="H3A_INT_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="AF_INT" width="1" begin="11" end="11" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="AF_INT_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="AF_INT_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="AF_INT_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="AF_INT_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="AEW_INT" width="1" begin="10" end="10" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="AEW_INT_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="AEW_INT_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="AEW_INT_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="AEW_INT_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IPIPEIF_IRQ" width="1" begin="9" end="9" resetval="0" description="IPIPEIF module interrupt" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="IPIPEIF_IRQ_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPEIF_IRQ_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPEIF_IRQ_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPEIF_IRQ_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IPIPE_INT_HST" width="1" begin="8" end="8" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="IPIPE_INT_HST_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_HST_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_HST_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPE_INT_HST_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IPIPE_INT_BSC" width="1" begin="7" end="7" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="IPIPE_INT_BSC_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_BSC_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_BSC_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPE_INT_BSC_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IPIPE_INT_DMA" width="1" begin="6" end="6" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="IPIPE_INT_DMA_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_DMA_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_DMA_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPE_INT_DMA_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IPIPE_INT_LAST_PIX" width="1" begin="5" end="5" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="IPIPE_INT_LAST_PIX_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_LAST_PIX_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_LAST_PIX_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPE_INT_LAST_PIX_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="IPIPE_INT_REG" width="1" begin="4" end="4" resetval="0" description="" range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="IPIPE_INT_REG_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_REG_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_REG_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="IPIPE_INT_REG_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISIF_INT_3" width="1" begin="3" end="3" resetval="0" description="Set this bit to disable the LSC interrupt issued by the 2D-LSC block. Four types of 2D-LSC can be generated and mapped to the INT_3 line. For more information, see," range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="ISIF_INT_3_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISIF_INT_3_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="ISIF_INT_3_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISIF_INT_3_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISIF_INT_2" width="1" begin="2" end="2" resetval="0" description="VD interrupt 2 event. Set this bit to disable the interrupt mapped to the INT_2 line. This interrupt is set based on the VD pulse position after receiving a configured number of horizontal pulse signals. For more information, see," range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="ISIF_INT_2_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISIF_INT_2_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="ISIF_INT_2_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISIF_INT_2_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISIF_INT_1" width="1" begin="1" end="1" resetval="0" description="VD interrupt 1 event. Set this bit to disable the interrupt mapped to the INT_1 line. This interrupt is set based on the VD pulse position after receiving a configured number of horizontal pulse signals. For more information, see," range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="ISIF_INT_1_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISIF_INT_1_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="ISIF_INT_1_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISIF_INT_1_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
    <bitfield id="ISIF_INT_0" width="1" begin="0" end="0" resetval="0" description="VD interrupt 0 event. Set this bit to disable the interrupt mapped to the INT_0 line. This interrupt is set based on the VD pulse position after receiving a configured number of horizontal pulse signals. For more information, see," range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="ISIF_INT_0_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="ISIF_INT_0_1_w" description="Disable interrupt"/>
      <bitenum value="1" id="enabled" token="ISIF_INT_0_1_r" description="Interrupt enabled"/>
      <bitenum value="0" id="Interrupt_disabled_(masked)" token="ISIF_INT_0_0_r" description="Interrupt disabled (masked)"/>
    </bitfield>
  </register>
  <register id="ISP5_DMAENABLE_SET" acronym="ISP5_DMAENABLE_SET" offset="0x64" width="32" description="Per-line DMA enable bit vector Write 1 to set (enable DMA request generation). Readout equal to corresponding _CLR register.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="IPIPE_INT_DPC_RNEW1" width="1" begin="4" end="4" resetval="0" description="Enable for ISP DMA request generation on line #2 This DMA request must be set to transfer the DPC data from memory to the IPIPE internal RAM." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="IPIPE_INT_DPC_RNEW1_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_DPC_RNEW1_1_w" description="Enable DMA"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_DPC_RNEW1_1_r" description="DMA enabled"/>
      <bitenum value="0" id="DMA_disabled" token="IPIPE_INT_DPC_RNEW1_0_r" description="DMA disabled"/>
    </bitfield>
    <bitfield id="IPIPE_INT_LAST_PIX" width="1" begin="3" end="3" resetval="0" description="Enable for ISP DMA request generation on line #3 This DMA request must be set to transfer the GAMMA data from memory to the IPIPE internal RAM or to initialize the DPC table. One must set the ISP5_CTRL.DMA3_CFG register before enabling this DMA request." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="IPIPE_INT_LAST_PIX_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_LAST_PIX_1_w" description="Enable DMA"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_LAST_PIX_1_r" description="DMA enabled"/>
      <bitenum value="0" id="DMA_disabled" token="IPIPE_INT_LAST_PIX_0_r" description="DMA disabled"/>
    </bitfield>
    <bitfield id="IPIPE_INT_DPC_RNEW0" width="1" begin="2" end="2" resetval="0" description="Enable for ISP DMA request generation on line #2 This DMA request must be set to transfer the DPC data from memory to the IPIPE internal RAM." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="IPIPE_INT_DPC_RNEW0_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_DPC_RNEW0_1_w" description="Enable DMA"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_DPC_RNEW0_1_r" description="DMA enabled"/>
      <bitenum value="0" id="DMA_disabled" token="IPIPE_INT_DPC_RNEW0_0_r" description="DMA disabled"/>
    </bitfield>
    <bitfield id="IPIPE_INT_HST" width="1" begin="1" end="1" resetval="0" description="Enable for ISP DMA request generation on line #1 This DMA request must be set to transfer the HIST data from the IPIPE internal RAM to memory." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="IPIPE_INT_HST_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_HST_1_w" description="Enable DMA"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_HST_1_r" description="DMA enabled"/>
      <bitenum value="0" id="DMA_disabled" token="IPIPE_INT_HST_0_r" description="DMA disabled"/>
    </bitfield>
    <bitfield id="IPIPE_INT_BSC" width="1" begin="0" end="0" resetval="0" description="Enable for ISP DMA request generation on line #0 This DMA request must be set to transfer the BSC data from the IPIPE internal RAM to memory." range="" rwaccess="RW W1toSet">
      <bitenum value="0" id="disabled" token="IPIPE_INT_BSC_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_BSC_1_w" description="Enable DMA"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_BSC_1_r" description="DMA enabled"/>
      <bitenum value="0" id="DMA_disabled" token="IPIPE_INT_BSC_0_r" description="DMA disabled"/>
    </bitfield>
  </register>
  <register id="ISP5_DMAENABLE_CLR" acronym="ISP5_DMAENABLE_CLR" offset="0x68" width="32" description="Per-line DMA clear bit vector Write 1 to clear (disable DMA request generation). Readout equal to corresponding _SET register.">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="IPIPE_INT_DPC_RNEW1" width="1" begin="4" end="4" resetval="0" description="Clear for ISP DMA request generation on line ISS_DREQ_3. This DMA request must be set to transfer the DPC data from memory to the IPIPE internal RAM." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="IPIPE_INT_DPC_RNEW1_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_DPC_RNEW1_1_w" description="Disable DMA"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_DPC_RNEW1_1_r" description="DMA enabled"/>
      <bitenum value="0" id="DMA_disabled" token="IPIPE_INT_DPC_RNEW1_0_r" description="DMA disabled"/>
    </bitfield>
    <bitfield id="IPIPE_INT_LAST_PIX" width="1" begin="3" end="3" resetval="0" description="Clear for ISP DMA request generation on ISS_DREQ_4. This DMA request must be set to transfer the GAMMA data from memory to the IPIPE internal RAM." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="IPIPE_INT_LAST_PIX_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_LAST_PIX_1_w" description="Disable DMA"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_LAST_PIX_1_r" description="DMA enabled"/>
      <bitenum value="0" id="DMA_disabled" token="IPIPE_INT_LAST_PIX_0_r" description="DMA disabled"/>
    </bitfield>
    <bitfield id="IPIPE_INT_DPC_RNEW0" width="1" begin="2" end="2" resetval="0" description="Clear for ISP DMA request generation on ISS_DREQ_3. This DMA request must be set to transfer the DPC data from memory to the IPIPE internal RAM." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="IPIPE_INT_DPC_RNEW0_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_DPC_RNEW0_1_w" description="Disable DMA"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_DPC_RNEW0_1_r" description="DMA enabled"/>
      <bitenum value="0" id="DMA_disabled" token="IPIPE_INT_DPC_RNEW0_0_r" description="DMA disabled"/>
    </bitfield>
    <bitfield id="IPIPE_INT_HST" width="1" begin="1" end="1" resetval="0" description="Clear for ISP DMA request generation on ISS_DREQ_2. This DMA request must be set to transfer the HIST data from the IPIPE internal RAM to memory." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="IPIPE_INT_HST_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_HST_1_w" description="Disable DMA"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_HST_1_r" description="DMA enabled"/>
      <bitenum value="0" id="DMA_disabled" token="IPIPE_INT_HST_0_r" description="DMA disabled"/>
    </bitfield>
    <bitfield id="IPIPE_INT_BSC" width="1" begin="0" end="0" resetval="0" description="Clear for ISP DMA request generation on ISS_DREQ_1. This DMA request must be set to transfer the BSC data from the IPIPE internal RAM to memory." range="" rwaccess="RW W1toClr">
      <bitenum value="0" id="disabled" token="IPIPE_INT_BSC_0_w" description="No action"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_BSC_1_w" description="Disable DMA"/>
      <bitenum value="1" id="enabled" token="IPIPE_INT_BSC_1_r" description="DMA enabled"/>
      <bitenum value="0" id="DMA_disabled" token="IPIPE_INT_BSC_0_r" description="DMA disabled"/>
    </bitfield>
  </register>
  <register id="ISP5_CTRL" acronym="ISP5_CTRL" offset="0x6C" width="32" description="ISP5 CONTROL REGISTER">
    <bitfield id="DMA3_CFG" width="2" begin="31" end="30" resetval="0x0" description="This bit field selects the DMA transfer configuration which is used with the ISS_DRE_4 DMA request signal. This DMA request is generated from IPIPE_INT_LAST_PIXEL event. One can choose to use this DMA request to transfer the DPC initialization data, the gamma table, or both." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="DMA3_CFG_0" description="No DMA request associated with ISS_DREQ_4."/>
      <bitenum value="1" id="newEnum2" token="DMA3_CFG_1" description="DPC DMA request associated with ISS_DREQ_4. Expected DMA transfer size is 2 KiB in the range 0x8000-0x87FF. DPC_EVT_INI must be set to 0."/>
      <bitenum value="3" id="newEnum4" token="DMA3_CFG_3" description="DPC + GAMMA DMA request associated with ISS_DREQ_4. Expected DMA transfer size is 8 KiB in the range 0x8000-0x87FF and 0xA800-0xBFFF. DPC_EVT_INI must be set to 0."/>
      <bitenum value="2" id="newEnum3" token="DMA3_CFG_2" description="GAMMA DMA request associated with ISS_DREQ_4. Expected DMA transfer size is 6 KiB in the range 0xA800-0xBFFF."/>
    </bitfield>
    <bitfield id="RESERVED" width="2" begin="29" end="28" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="27" end="27" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="HST_RD_CHK" width="1" begin="26" end="26" resetval="0" description="When the HISTOGRAM computation is enabled and the HST DMA request is not used to read out the data, this register ensures that the data is read fast enough, else an interruptISP5_IRQSTATUS2_i[5] IPIPE_HST_ERR is triggered. The hardware sets automatically this bit to 1 when software can start reading the memory. ." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="HST_RD_CHK_0_w" description="Clears the signal to avoid error generation. The software must write this bit to 0 after the last data read."/>
      <bitenum value="1" id="newEnum2" token="HST_RD_CHK_1_w" description="Reserved"/>
      <bitenum value="1" id="MPU/IPU_1" token="HST_RD_CHK_1_r" description="The MPU/IPU can read the data from the memory. Needs to complete fast enough to avoid the interrupt generation."/>
      <bitenum value="0" id="No_interrupt_generation_can_happen" token="HST_RD_CHK_0_r" description="No interrupt generation can happen"/>
    </bitfield>
    <bitfield id="DPC_EVT_INI" width="1" begin="25" end="25" resetval="0" description="Select the IPIPE module event to be used to generate the DMA requests for the DPC submodule." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="DPC_EVT_INI_0" description="IPIPE_INT_LAST_PIX event is selected."/>
      <bitenum value="1" id="newEnum2" token="DPC_EVT_INI_1" description="IPIPE_INT_DPC_INI event is selected."/>
    </bitfield>
    <bitfield id="MSTANDBY" width="1" begin="24" end="24" resetval="1" description="MStandby signal assertion and de-assertion control for power management transitions. After software reset, this bit is asserted. Write '1' to transition from normal mode to idle mode. The firmware needs to ensure that no more ISP processing is ongoing before setting up this bit. Write '0' to transition from idle mode to normal mode. The software should poll ISP5_CTRL.MSTANDBY_WAIT = 0 after writing ISP5_CTRL.MSTANDBY = 0 in a transition from idle to normal mode." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="MSTANDBY_0" description="De-assert MStandby signal. May not be immediate due to power management handshaking btw the MStandby and Wait signals."/>
      <bitenum value="1" id="newEnum2" token="MSTANDBY_1" description="Assert MStandby signal"/>
    </bitfield>
    <bitfield id="VD_PULSE_EXT" width="1" begin="23" end="23" resetval="1" description="VD pulse extension enable This bit enables or disables the VD extension bridge. By default, the bridge is enabled. At ISS level, it is expected that ISP5_CTRL.VD_PULSE_EXT = 1 when the VPORT gets data from the CSI2 RX module and ISP5_CTRL.VD_PULSE_EXT = 0 when the VPORT gets data from the parallel interface or the CCP2 RX module. There must be at least three clock cycles between the time this bit is modified and the HD/VD pulse for start of frame comes." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="VD_PULSE_EXT_0" description="Disabled"/>
      <bitenum value="1" id="newEnum2" token="VD_PULSE_EXT_1" description="Enabled"/>
    </bitfield>
    <bitfield id="PCLK_INV" width="1" begin="22" end="22" resetval="0" description="Pixel clock inversion This bit enables or disables pixel clock inversion. The ISP always samples the data on the rising edge of the pixel clock. Enabling the inversion shifts the resampling period by 1/2 a pixel clock period. PCLK needs to be disabled at ISS level before setting to 0x1 this bit. This can be done through the proper ISS_CLKCTRL[] VPORTx_CLK register bit on ISS top level, depending on the interface (CCP2 or CSI2) that is sending data on the ISP video port." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="PCLK_INV_0" description="Normal"/>
      <bitenum value="1" id="newEnum2" token="PCLK_INV_1" description="Inversed"/>
    </bitfield>
    <bitfield id="MFLAG" width="1" begin="21" end="21" resetval="0" description="MFlag signal generation control This bit controls how the OCP MFlag signal is generated on the ISS NOC. 0x0: The MFlag value is dynamic. 0x1: The MFlag value is static. The value is set with the ISP5_CTRL[3:1] VBUSM_CPRIORITY." range="" rwaccess="RW"/>
    <bitfield id="MSTANDBY_WAIT" width="1" begin="20" end="20" resetval="-" description="MStandby / Wait power management status bit. The power management framework of the ISP is based on the handshaking of the MStandby and Wait signals. The software is not supposed to write inside the ISP slave port and initiate traffic when ISP5_CTRL.MSTANDBY bit is written. The software can poll this bit to know when Wait signal is deasserted." range="" rwaccess="R">
      <bitenum value="1" id="MStandby_signal_is_asserted." token="MSTANDBY_WAIT_1_r" description="MStandby signal is asserted."/>
      <bitenum value="0" id="MStandby_signal_is_deasserted." token="MSTANDBY_WAIT_0_r" description="MStandby signal is deasserted."/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="19" end="16" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="BL_CLK_ENABLE" width="1" begin="15" end="15" resetval="0" description="BL clock enable" range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="BL_CLK_ENABLE_0" description="Disable"/>
      <bitenum value="1" id="newEnum2" token="BL_CLK_ENABLE_1" description="Enable"/>
    </bitfield>
    <bitfield id="ISIF_CLK_ENABLE" width="1" begin="14" end="14" resetval="0" description="ISIF clock enable The ISP will return OCP_ERROR if one tries to program the module MMR or memory when the clock is disabled. There must be at least three clock cycles between the time this bit is modified and the HD/VD pulse for start of frame comes." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="ISIF_CLK_ENABLE_0" description="Disable"/>
      <bitenum value="1" id="newEnum2" token="ISIF_CLK_ENABLE_1" description="Enable"/>
    </bitfield>
    <bitfield id="H3A_CLK_ENABLE" width="1" begin="13" end="13" resetval="0" description="H3A clock enable The ISP will return OCP_ERROR if one tries to program the module MMR or memory when the clock is disabled." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="H3A_CLK_ENABLE_0" description="Disable"/>
      <bitenum value="1" id="newEnum2" token="H3A_CLK_ENABLE_1" description="Enable"/>
    </bitfield>
    <bitfield id="RSZ_CLK_ENABLE" width="1" begin="12" end="12" resetval="0" description="RESIZER clock enable The ISP will return OCP_ERROR if one tries to program the module MMR or memory when the clock is disabled." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="RSZ_CLK_ENABLE_0" description="Disable"/>
      <bitenum value="1" id="newEnum2" token="RSZ_CLK_ENABLE_1" description="Enable"/>
    </bitfield>
    <bitfield id="IPIPE_CLK_ENABLE" width="1" begin="11" end="11" resetval="0" description="IPIPE clock enable The ISP will return OCP_ERROR if one tries to program the module MMR or memory when the clock is disabled." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="IPIPE_CLK_ENABLE_0" description="Disable"/>
      <bitenum value="1" id="newEnum2" token="IPIPE_CLK_ENABLE_1" description="Enable"/>
    </bitfield>
    <bitfield id="IPIPEIF_CLK_ENABLE" width="1" begin="10" end="10" resetval="0" description="IPIPEIF clock enable The ISP will return OCP_ERROR if one tries to program the module MMR or memory when the clock is disabled." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="IPIPEIF_CLK_ENABLE_0" description="Disable"/>
      <bitenum value="1" id="newEnum2" token="IPIPEIF_CLK_ENABLE_1" description="Enable"/>
    </bitfield>
    <bitfield id="SYNC_ENABLE" width="1" begin="9" end="9" resetval="0" description="PCLK Sync module enable. This bit may only be modified when the video port is not receiving data such as when data is read from the IPIPEIF module memory read port." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="SYNC_ENABLE_0" description="Disable"/>
      <bitenum value="1" id="newEnum2" token="SYNC_ENABLE_1" description="Enable"/>
    </bitfield>
    <bitfield id="PSYNC_CLK_SEL" width="1" begin="8" end="8" resetval="0" description="PCLK Sync clock select. This bit selects the clock which is used to resynchronize the input pixel clock." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="PSYNC_CLK_SEL_0" description="GCK_MMR. Can be used if the input pixel clock is always lower than 152 MHz."/>
      <bitenum value="1" id="newEnum2" token="PSYNC_CLK_SEL_1" description="ISP_FCLK. Must be used if the pixel clock is higher than 152 MHz."/>
    </bitfield>
    <bitfield id="VBUSM_CIDS" width="4" begin="7" end="4" resetval="0xF" description="BL MAX VBUSM CIDs The BL module supports up to 16 CIDs/tags. This bit field sets up the maximum number of CISs/tags that the BL can use. The actual number of CIDs/tags is setup by VBUSM_CIDS + 1. Tag number 0 to VBUSM_CIDS are used." range="" rwaccess="RW"/>
    <bitfield id="VBUSM_CPRIORITY" width="3" begin="3" end="1" resetval="0x4" description="BL VBUSM priority setting" range="" rwaccess="RW">
      <bitenum value="6" id="newEnum7" token="VBUSM_CPRIORITY_6" description="Normal Priority VBUSM cpriority[2:0] = 6"/>
      <bitenum value="1" id="newEnum2" token="VBUSM_CPRIORITY_1" description="High Priority VBUSM cpriority[2:0] = 1"/>
      <bitenum value="7" id="newEnum8" token="VBUSM_CPRIORITY_7" description="Normal Priority VBUSM cpriority[2:0] = 7"/>
      <bitenum value="0" id="newEnum1" token="VBUSM_CPRIORITY_0" description="High Priority VBUSM cpriority[2:0] = 0"/>
      <bitenum value="2" id="newEnum3" token="VBUSM_CPRIORITY_2" description="Medium Priority VBUSM cpriority[2:0] = 2"/>
      <bitenum value="4" id="newEnum5" token="VBUSM_CPRIORITY_4" description="Normal Priority VBUSM cpriority[2:0] = 4"/>
      <bitenum value="5" id="newEnum6" token="VBUSM_CPRIORITY_5" description="Normal Priority VBUSM cpriority[2:0] = 5"/>
      <bitenum value="3" id="newEnum4" token="VBUSM_CPRIORITY_3" description="Medium Priority VBUSM cpriority[2:0] = 3"/>
    </bitfield>
    <bitfield id="OCP_WRNP" width="1" begin="0" end="0" resetval="0" description="ISP OCP master port non-posted write control." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="OCP_WRNP_0" description="All writes are non posted."/>
      <bitenum value="1" id="newEnum2" token="OCP_WRNP_1" description="All writes are posted."/>
    </bitfield>
  </register>
  <register id="ISP5_MPSR" acronym="ISP5_MPSR" offset="0x7C" width="32" description="ISP memory access register. One need to pay attention when setting the bit fields in this register such that there is no conflict between the CPU and module accesses. Usually, the ISP modules must have access to the memories and it is only when the ISP is idle (vertical blanking period or module disabled that the CPU can access the memories.">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0x00" description="" range="" rwaccess="R"/>
    <bitfield id="IPIPE_GAMMA_RGB_COPY" width="1" begin="24" end="24" resetval="0" description="GAMMA table RGB Copy This bit must be enable when one wants to use the same Gamma table for the R, G and B color components. When the CPU writes the R table, it is automatically copied to the G and B tables if this bit is set." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="IPIPE_GAMMA_RGB_COPY_0" description="Copy disable Independent RGB gamma table"/>
      <bitenum value="1" id="newEnum2" token="IPIPE_GAMMA_RGB_COPY_1" description="Copy enable Common RGB Gamma table"/>
    </bitfield>
    <bitfield id="RESERVED" width="3" begin="23" end="21" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="IPIPE_BSC_TB1" width="1" begin="20" end="20" resetval="0" description="IPIPE BSC TB1 memory access priority This memory is expected to be read by the CPU or the DMA to get BSC information during vertical blanking period." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="IPIPE_BSC_TB1_0" description="MODULE access has higher priority"/>
      <bitenum value="1" id="newEnum2" token="IPIPE_BSC_TB1_1" description="CPU access has higher priority."/>
    </bitfield>
    <bitfield id="IPIPE_BSC_TB0" width="1" begin="19" end="19" resetval="0" description="IPIPE BSC TB0 memory access priority This memory is expected to be read by the CPU or the DMA to get BSC information during vertical blanking period." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="IPIPE_BSC_TB0_0" description="MODULE access has higher priority"/>
      <bitenum value="1" id="newEnum2" token="IPIPE_BSC_TB0_1" description="CPU access has higher priority."/>
    </bitfield>
    <bitfield id="IPIPE_HST_TB3" width="1" begin="18" end="18" resetval="0" description="IPIPE histogram memory #3 access priority This memory is expected to be read by the CPU or the DMA to get HST information during vertical blanking period." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="IPIPE_HST_TB3_0" description="MODULE access has higher priority"/>
      <bitenum value="1" id="newEnum2" token="IPIPE_HST_TB3_1" description="CPU access has higher priority."/>
    </bitfield>
    <bitfield id="IPIPE_HST_TB2" width="1" begin="17" end="17" resetval="0" description="IPIPE histogram memory #2 access priority This memory is expected to be read by the CPU or the DMA to get HST information during vertical blanking period." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="IPIPE_HST_TB2_0" description="MODULE access has higher priority"/>
      <bitenum value="1" id="newEnum2" token="IPIPE_HST_TB2_1" description="CPU access has higher priority."/>
    </bitfield>
    <bitfield id="IPIPE_HST_TB1" width="1" begin="16" end="16" resetval="0" description="IPIPE histogram memory #1 access priority This memory is expected to be read by the CPU or the DMA to get HST information during vertical blanking period." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="IPIPE_HST_TB1_0" description="MODULE access has higher priority"/>
      <bitenum value="1" id="newEnum2" token="IPIPE_HST_TB1_1" description="CPU access has higher priority."/>
    </bitfield>
    <bitfield id="IPIPE_HST_TB0" width="1" begin="15" end="15" resetval="0" description="IPIPE histogram memory #0 access priority This memory is expected to be read by the CPU or the DMA to get HST information during vertical blanking period." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="IPIPE_HST_TB0_0" description="MODULE access has higher priority"/>
      <bitenum value="1" id="newEnum2" token="IPIPE_HST_TB0_1" description="CPU access has higher priority."/>
    </bitfield>
    <bitfield id="IPIPE_D3L_TB3" width="1" begin="14" end="14" resetval="0" description="D3L TB3 memory access priority This memory is expected to be written during ISP initialization and potentially updated during vertical blanking periods." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="IPIPE_D3L_TB3_0" description="MODULE access has higher priority"/>
      <bitenum value="1" id="newEnum2" token="IPIPE_D3L_TB3_1" description="CPU access has higher priority."/>
    </bitfield>
    <bitfield id="IPIPE_D3L_TB2" width="1" begin="13" end="13" resetval="0" description="D3L TB2 memory access priority This memory is expected to be written during ISP initialization and potentially updated during vertical blanking periods." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="IPIPE_D3L_TB2_0" description="MODULE access has higher priority"/>
      <bitenum value="1" id="newEnum2" token="IPIPE_D3L_TB2_1" description="CPU access has higher priority."/>
    </bitfield>
    <bitfield id="IPIPE_D3L_TB1" width="1" begin="12" end="12" resetval="0" description="D3L TB1 memory access priority This memory is expected to be written during ISP initialization and potentially updated during vertical blanking periods." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="IPIPE_D3L_TB1_0" description="MODULE access has higher priority"/>
      <bitenum value="1" id="newEnum2" token="IPIPE_D3L_TB1_1" description="CPU access has higher priority."/>
    </bitfield>
    <bitfield id="IPIPE_D3L_TB0" width="1" begin="11" end="11" resetval="0" description="D3L TB0 memory access priority This memory is expected to be written during ISP initialization and potentially updated during vertical blanking periods." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="IPIPE_D3L_TB0_0" description="MODULE access has higher priority"/>
      <bitenum value="1" id="newEnum2" token="IPIPE_D3L_TB0_1" description="CPU access has higher priority."/>
    </bitfield>
    <bitfield id="IPIPE_GBC_TB" width="1" begin="10" end="10" resetval="0" description="IPIPE GBC TB memory access priority This memory is expected to be written during ISP initialization and potentially updated during vertical blanking periods." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="IPIPE_GBC_TB_0" description="MODULE access has higher priority"/>
      <bitenum value="1" id="newEnum2" token="IPIPE_GBC_TB_1" description="CPU access has higher priority."/>
    </bitfield>
    <bitfield id="IPIPE_YEE_TB" width="1" begin="9" end="9" resetval="0" description="YEE TB memory access priority This memory is expected to be written during ISP initialization and potentially updated during vertical blanking periods." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="IPIPE_YEE_TB_0" description="MODULE access has higher priority"/>
      <bitenum value="1" id="newEnum2" token="IPIPE_YEE_TB_1" description="CPU access has higher priority."/>
    </bitfield>
    <bitfield id="IPIPE_GMM_TBR" width="1" begin="8" end="8" resetval="0" description="IPIPE Gamma LUT R memory arbitration This memory is expected to be written during ISP initialization and potentially updated during vertical blanking periods." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="IPIPE_GMM_TBR_0" description="MODULE access has higher priority"/>
      <bitenum value="1" id="newEnum2" token="IPIPE_GMM_TBR_1" description="CPU access has higher priority."/>
    </bitfield>
    <bitfield id="IPIPE_GMM_TBG" width="1" begin="7" end="7" resetval="0" description="IPIPE Gamma LUT G memory arbitration This memory is expected to be written during ISP initialization and potentially updated during vertical blanking periods." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="IPIPE_GMM_TBG_0" description="MODULE access has higher priority"/>
      <bitenum value="1" id="newEnum2" token="IPIPE_GMM_TBG_1" description="CPU access has higher priority."/>
    </bitfield>
    <bitfield id="IPIPE_GMM_TBB" width="1" begin="6" end="6" resetval="0" description="IPIPE Gamma LUT B memory arbitration This memory is expected to be written during ISP initialization and potentially updated during vertical blanking periods." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="IPIPE_GMM_TBB_0" description="MODULE access has higher priority"/>
      <bitenum value="1" id="newEnum2" token="IPIPE_GMM_TBB_1" description="CPU access has higher priority."/>
    </bitfield>
    <bitfield id="IPIPE_DPC_TB" width="1" begin="5" end="5" resetval="0" description="IPIPE defect pixel memory arbitration This memory is expected to be written during ISP initialization and potentially updated during vertical blanking periods." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="IPIPE_DPC_TB_0" description="MODULE access has higher priority"/>
      <bitenum value="1" id="newEnum2" token="IPIPE_DPC_TB_1" description="CPU access has higher priority."/>
    </bitfield>
    <bitfield id="ISIF_DCLAMP" width="1" begin="4" end="4" resetval="0" description="ISIF DC accumulation memory arbitration This memory is expected to be written during ISP initialization and potentially updated during vertical blanking periods." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="ISIF_DCLAMP_0" description="MODULE access has higher priority"/>
      <bitenum value="1" id="newEnum2" token="ISIF_DCLAMP_1" description="CPU access has higher priority."/>
    </bitfield>
    <bitfield id="ISIF_LSC_TB1" width="1" begin="3" end="3" resetval="0" description="ISIF LSC memory 1 access This memory is expected to be written during ISP initialization and potentially updated during vertical blanking periods." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="ISIF_LSC_TB1_0" description="MODULE has memory access When the module has memory access, the potential concurrent CPU accesses (on the ISP memory map) to read the memory are stalled. The CPU will eventually get back the data during the horizontal or vertical blanking periods when the module is not making access anymore."/>
      <bitenum value="1" id="newEnum2" token="ISIF_LSC_TB1_1" description="CPU has memory access When the CPU has memory access (read or write), it will cause data corruption if the module tries to perform concurrent memory accesses. The module cannot know that the read or write access has not taken place because of CPU accesses."/>
    </bitfield>
    <bitfield id="ISIF_LSC_TB0" width="1" begin="2" end="2" resetval="0" description="ISIF LSC memory 0 access This memory is expected to be written during ISP initialization and potentially updated during vertical blanking periods." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="ISIF_LSC_TB0_0" description="MODULE has memory access. When the module has memory access, the potential concurrent CPU accesses (on the ISP memory map) to read the memory are stalled. The CPU will eventually get back the data during the horizontal or vertical blanking periods when the module is not making access anymore."/>
      <bitenum value="1" id="newEnum2" token="ISIF_LSC_TB0_1" description="CPU has memory access When the CPU has memory access (read or write), it will cause data corruption if the module tries to perform concurrent memory accesses. The module cannot know that the read or write access has not taken place because of CPU accesses."/>
    </bitfield>
    <bitfield id="ISIF_LIN_TB" width="1" begin="1" end="1" resetval="0" description="ISIF linearity compensation memory arbitration This memory is expected to be written during ISP initialization and potentially updated during vertical blanking periods." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="ISIF_LIN_TB_0" description="MODULE access has higher priority"/>
      <bitenum value="1" id="newEnum2" token="ISIF_LIN_TB_1" description="CPU access has higher priority."/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R"/>
  </register>
  <register id="ISP5_BL_MTC_1" acronym="ISP5_BL_MTC_1" offset="0x80" width="32" description="MEMORY REQUEST MINIMUM INTERVAL REGISTER">
    <bitfield id="ISIF_R" width="16" begin="31" end="16" resetval="0x0000" description="Sets the minimum interval btw two consecutive memory requests for the ISIF-Read port. Specified in number of interface clock cycles." range="" rwaccess="RW"/>
    <bitfield id="IPIPEIF_R" width="16" begin="15" end="0" resetval="0x0000" description="Sets the minimum interval btw two consecutive memory requests for the IPIPEIF-Read port. Specified in number of interface clock cycles." range="" rwaccess="RW"/>
  </register>
  <register id="ISP5_BL_MTC_2" acronym="ISP5_BL_MTC_2" offset="0x84" width="32" description="MEMORY REQUEST MINIMUM INTERVAL REGISTER">
    <bitfield id="H3A_W" width="16" begin="31" end="16" resetval="0x0000" description="Sets the minimum interval btw two consecutive memory requests for the H3A-Write port. Specified in number of interface clock cycles." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="16" begin="15" end="0" resetval="0x0000" description="" range="" rwaccess="R"/>
  </register>
  <register id="ISP5_BL_VBUSM" acronym="ISP5_BL_VBUSM" offset="0x88" width="32" description="BL VBUSM TUNING REGISTER The settings in the register are static and not expected to be modified dynamically.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0000000" description="" range="" rwaccess="R"/>
    <bitfield id="MFLAG_THRES" width="1" begin="5" end="5" resetval="1" description="MFLAG Threshold value The value of this bit field is a threshold which is compared to the MFlag output of the ISP5. If the BL MFlag signal is greater or equal to this threshold the last beat of the VBUSM command is delayed by ISP5_BL_VBUSM[4:0] LASTCMD_DLY cycles. Only values 0, 1 are valid, the least significant bit is tied off to 1 to make a 2-bit field." range="" rwaccess="RW">
      <bitenum value="0" id="newEnum1" token="MFLAG_THRES_0" description="Thres = 1"/>
      <bitenum value="1" id="newEnum2" token="MFLAG_THRES_1" description="Thres = 3"/>
    </bitfield>
    <bitfield id="LASTCMD_DLY" width="5" begin="4" end="0" resetval="0x04" description="The value of this bit field represents a delay expressed in cycles (L3_MAIN clock). This value is used to delay the last beat of the VBUSM command such that the ISP does not loose arbitration at the ISS level because the BL does not generate back to back requests by default. The last beat is delayed until the counter expires or the new request is accepted. This delay is used when the MFlag output of the ISP is greater or equal to ISP5_BL_VBUSM[5] MFLAG_THRES. One can set this value to 0 to disable the last command beat delay." range="" rwaccess="RW"/>
  </register>
</module>
