#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Dec 17 09:35:32 2021
# Process ID: 17864
# Current directory: V:/ARISC_V/CPU_start_from_0/Projects/CPU_START_FROM_0
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9604 V:\ARISC_V\CPU_start_from_0\Projects\CPU_START_FROM_0\CPU_START_FROM_0.xpr
# Log file: V:/ARISC_V/CPU_start_from_0/Projects/CPU_START_FROM_0/vivado.log
# Journal file: V:/ARISC_V/CPU_start_from_0/Projects/CPU_START_FROM_0\vivado.jou
#-----------------------------------------------------------
start_gui
open_project V:/ARISC_V/CPU_start_from_0/Projects/CPU_START_FROM_0/CPU_START_FROM_0.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/83462/Desktop/CPU_start_from_0/Projects/CPU_START_FROM_0' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/XILINX/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 842.355 ; gain = 197.309
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'V:/ARISC_V/CPU_start_from_0/Projects/CPU_START_FROM_0/CPU_START_FROM_0.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/XILINX/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'V:/ARISC_V/CPU_start_from_0/Projects/CPU_START_FROM_0/CPU_START_FROM_0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_cpu' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'V:/ARISC_V/CPU_start_from_0/Projects/CPU_START_FROM_0/CPU_START_FROM_0.sim/sim_1/behav/xsim/ProgramMemory.mif'
INFO: [SIM-utils-43] Exported 'V:/ARISC_V/CPU_start_from_0/Projects/CPU_START_FROM_0/CPU_START_FROM_0.sim/sim_1/behav/xsim/program.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'V:/ARISC_V/CPU_start_from_0/Projects/CPU_START_FROM_0/CPU_START_FROM_0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_cpu_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/ARISC_V/CPU_start_from_0/Projects/CPU_START_FROM_0/CPU_START_FROM_0.srcs/sources_1/ip/ProgramMemory/sim/ProgramMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/ARISC_V/CPU_start_from_0/Projects/CPU_START_FROM_0/CPU_START_FROM_0.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/ARISC_V/CPU_start_from_0/Projects/CPU_START_FROM_0/CPU_START_FROM_0.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Q, assumed default net type wire [V:/ARISC_V/CPU_start_from_0/Projects/CPU_START_FROM_0/CPU_START_FROM_0.srcs/sources_1/new/CPU.v:257]
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/ARISC_V/CPU_start_from_0/Projects/CPU_START_FROM_0/CPU_START_FROM_0.srcs/sources_1/new/CalPart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CalPart
WARNING: [VRFC 10-3380] identifier 'R' is used before its declaration [V:/ARISC_V/CPU_start_from_0/Projects/CPU_START_FROM_0/CPU_START_FROM_0.srcs/sources_1/new/CalPart.v:46]
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/ARISC_V/CPU_start_from_0/Projects/CPU_START_FROM_0/CPU_START_FROM_0.srcs/sources_1/new/MemoryPart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemoryPart
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/ARISC_V/CPU_start_from_0/Projects/CPU_START_FROM_0/CPU_START_FROM_0.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/ARISC_V/CPU_start_from_0/Projects/CPU_START_FROM_0/CPU_START_FROM_0.srcs/sim_1/new/tb_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "V:/ARISC_V/CPU_start_from_0/Projects/CPU_START_FROM_0/CPU_START_FROM_0.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'V:/ARISC_V/CPU_start_from_0/Projects/CPU_START_FROM_0/CPU_START_FROM_0.sim/sim_1/behav/xsim'
"xelab -wto 67404f7f573a45c3a8f4c279f525c8fc --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_cpu_behav xil_defaultlib.tb_cpu xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/XILINX/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 67404f7f573a45c3a8f4c279f525c8fc --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_cpu_behav xil_defaultlib.tb_cpu xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 11 for port 'IR' [V:/ARISC_V/CPU_start_from_0/Projects/CPU_START_FROM_0/CPU_START_FROM_0.srcs/sources_1/new/CPU.v:248]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.ProgramMemory
Compiling module xil_defaultlib.MemoryPart
Compiling module xil_defaultlib.RF
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.CalPart
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.tb_cpu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_cpu_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source V:/ARISC_V/CPU_start_from_0/Projects/CPU_START_FROM_0/CPU_START_FROM_0.sim/sim_1/behav/xsim/xsim.dir/tb_cpu_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'V:/ARISC_V/CPU_start_from_0/Projects/CPU_START_FROM_0/CPU_START_FROM_0.sim/sim_1/behav/xsim/xsim.dir/tb_cpu_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri Dec 17 12:44:48 2021. For additional details about this file, please refer to the WebTalk help file at D:/XILINX/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Dec 17 12:44:48 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 907.020 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'V:/ARISC_V/CPU_start_from_0/Projects/CPU_START_FROM_0/CPU_START_FROM_0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_cpu_behav -key {Behavioral:sim_1:Functional:tb_cpu} -tclbatch {tb_cpu.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_cpu.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_cpu.inst.memory_inst.ProgramMemory_inst.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_cpu_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 924.258 ; gain = 19.027
run 10 us
run all
WARNING: [Simulator 45-29] Cannot open source file /wrk/2019.2/continuous/2019_11_06_2708876/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v: file does not exist.
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 928.016 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 933.793 ; gain = 5.777
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 17 13:13:50 2021...
