<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>design_1_OLEDrgb_0_1</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">16</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH">32</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PROTOCOL</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL">AXI4LITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ">5e+07</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ID_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ADDR_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH">6</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>AWUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ARUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>BUSER_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>READ_WRITE_MODE</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE">READ_WRITE</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_LOCK</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_PROT</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_CACHE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_QOS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_REGION</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_WSTRB</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_BRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>HAS_RRESP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING">8</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_OUTSTANDING</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING">8</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>MAX_BURST_LENGTH</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH">1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN">design_1_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_READ_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>NUM_WRITE_THREADS</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS">4</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>RUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.RUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WUSER_BITS_PER_BYTE</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WUSER_BITS_PER_BYTE">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ">5e+07</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.PHASE">0.000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN">design_1_processing_system7_0_0_FCLK_CLK0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>OLEDrgb_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Dec 08 18:41:10 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:02f83e8b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:02f83e8b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_OLEDrgb_0_1</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Dec 08 18:41:10 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:02f83e8b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>OLEDrgb_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Dec 08 18:41:10 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:f8aa914f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>design_1_OLEDrgb_0_1</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Dec 08 18:41:10 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:f8aa914f</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Sun Dec 08 18:41:38 UTC 2024</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:02f83e8b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>CS</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>MOSI</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SCK</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>DC</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>RES</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>VCCEN</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>PMODEN</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>spi_en</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>spi_busy</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>spi_done</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">6</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/36fc/hdl/OLEDrgb_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/36fc/hdl/spi_master.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/36fc/hdl/OLEDrgb_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/design_1_OLEDrgb_0_1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/36fc/hdl/OLEDrgb_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/36fc/hdl/spi_master.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/36fc/hdl/OLEDrgb_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/design_1_OLEDrgb_0_1.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>design_1_OLEDrgb_0_1.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_OLEDrgb_0_1_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_OLEDrgb_0_1_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_OLEDrgb_0_1_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>design_1_OLEDrgb_0_1_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">6</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">design_1_OLEDrgb_0_1</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>OLEDrgb_v1.0</xilinx:displayName>
      <xilinx:coreRevision>27</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2791d6e6_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@605416bc_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@398e5237_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40967f45_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17874136_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56ac7eb2_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b585911_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dd15a82_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58a19ebb_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11fbdd5b_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@159e48b2_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e3313d5_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63a658fc_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@415a957_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e48c0a5_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19048cca_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22dc671f_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34239677_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@260ae8a1_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@700b9034_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e58f099_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f5377f7_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@671cfcd9_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47cdb134_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48e451eb_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@437348c1_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40e84ec0_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@480f4cbb_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@162ae131_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ececa59_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7938da9a_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@792dab33_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1973822a_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49fc9c77_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6839332e_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bac08e_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a925159_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2109307b_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16bf542e_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64068984_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57b2e9f6_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22d19b9f_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55ac928a_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e75d45_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@612caea0_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a04c6e4_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fe73788_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44d18b31_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ffb9a9f_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7483f158_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50db6a0_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@349069e4_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a2267a5_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fefe797_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d6688af_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16456869_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68eb0339_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2aea6a12_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c4d3077_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ad0bb92_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@406af5fa_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ada487f_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47f7686a_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46ffbfba_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d5633c6_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2de543ca_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a38f856_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c41748d_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c76b1bf_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d03352a_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11dc316e_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5499c299_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18c0e7dc_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1966b886_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d606621_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7af75bf7_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78a19c36_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c4ef65b_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d52b085_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@667d109d_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3277ae42_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57eddeb0_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@706d763e_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f7ba54f_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48b37544_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@669cfa64_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@585997b_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@560b46c4_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@214e2d4b_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a1aed49_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43dd0e4e_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@639d86f9_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50614d18_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d8d20a1_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ec42c9a_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@775e1474_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d625c72_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36399214_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6890f064_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5595b10f_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bfb9789_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f50193_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ab0da9a_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@523bd869_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49be2238_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ce7d776_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@360bacdb_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7108e2f7_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5736f81d_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ce69401_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3429fc4b_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10a7ac5d_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c6ac3c5_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@156ee910_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a6bbc33_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24d4224_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17e2ec70_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52f4c679_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ada1e22_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38d6e9e9_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e257c39_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2804c0b0_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51bfa9af_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@743a84bf_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c5a9725_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68f1efa1_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69c8d9ba_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10a9e97d_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53fd6d78_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e0a933c_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@124c9633_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@744ca6ee_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fed8a12_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ffb5e0a_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a6f35ba_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65ce0a8e_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c492311_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@321fe30e_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12080ca_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@595abd20_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b02336b_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@718c6771_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@453cc469_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3342c57a_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13c5330e_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@295be0f3_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1862aa6a_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7594d6f3_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@172038d8_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@111b2937_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@675e2ef_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@197af9cd_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6388ff04_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47c6e9a2_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@752782d7_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70a98b55_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e2ffa3c_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78989127_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73c7336f_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63080a90_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f1a1207_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@467780d8_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d6943d8_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e1ac33_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39ef679d_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10269314_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46bfbb64_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49a6e77a_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35204dfc_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b63bfcd_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58f803b6_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@434dd6a6_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20e6003f_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70455085_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@752d786b_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@407a187f_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f9861f2_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4959f5d1_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f5fdf28_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13c5715b_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13eb2310_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52bb47c8_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25449a5a_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e9402ee_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@334411a_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@728cc92a_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@419309a_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@431e968e_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52e7bd5e_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16620c37_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f75c4d4_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78de820e_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3aba7a4e_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@aa16766_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b7cdc2f_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73d0f7cd_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57a7091b_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b0d7dd0_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48cc2f16_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f5206e_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a262dc2_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b3a8270_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7861e87b_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ee196fc_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48669d6_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d1b82af_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b020441_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ee881a7_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22b52fbc_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f1fa1e8_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c15c97a_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f10cc62_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59b76e0_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@632ac603_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f9a806c_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3802da5d_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4127d5c7_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@780017f1_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45eae9e7_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29be6640_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c8dc3c7_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@755786c3_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29b05000_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4994aa00_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7497280e_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a980375_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65704601_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fdade3_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44568e7b_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bec4757_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d471a81_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18978735_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e5323e8_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36dd625d_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16cb3f45_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57c6f215_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28e0a076_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b415242_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31a2e118_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66998331_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68b49e3_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6abe9eca_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5aefa16f_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bff05c3_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ca845a8_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1348da37_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43575077_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a7c7f18_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b748796_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35a0dd04_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d0ae2e8_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@670b0696_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@117f902c_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60771e76_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8bea35c_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@778b3940_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@252ca178_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a60c99d_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cd39716_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67d5a618_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@277095ad_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f300f46_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e4951e8_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1add3298_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24f7f19_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@434c397d_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@726d96df_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d8d1548_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@271f0bb7_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10a263bb_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cb83468_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cd226a4_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@695840e2_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@386c99f1_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@592ece57_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33dad2bb_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7604e353_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fba235c_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b7d735b_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54bd2a53_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a44ed33_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33422e1_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cb4c28d_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58d56fd2_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47f5cbeb_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ccc877e_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c1b6b57_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@538c1172_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56085fc_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d658021_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67bb6f01_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d7754f5_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16c8c6bc_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fa713ad_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@157f8bc1_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b75fe18_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@578f3c42_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@468f6fe0_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24815bc5_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7774fdfa_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14b4a011_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48cb90c7_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b272e7f_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@379f0210_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b378b69_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e80b063_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a1672cb_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1acba4c2_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@db66365_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6eecedc7_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b82a9fa_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e03c522_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13cdd1bf_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f0402f7_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d2b7aee_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a57e970_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52d11e2b_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73b7e33_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4925e2f1_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b169a50_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24f1d955_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34498d40_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76be4773_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@108410b7_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d60b9ff_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f55b93e_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@afbac56_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@773278ac_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9f33b8c_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67c55b8f_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d4962da_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d0eeda7_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1413a9d1_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32aed55c_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4464085e_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@731848c_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@526bbebc_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b00ddd5_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d6395e9_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cacbc00_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17038d70_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53688665_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14deb62b_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23bb5bcf_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b31cbb7_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c768d52_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48af0f09_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5db1ae8b_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47b91c51_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@375a6938_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fea4da9_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43006731_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dc4151d_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dd3d91c_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3aac8365_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@168a3f93_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@165d5b8d_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28f2a5d4_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5eb2e2be_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1665d93c_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12d3cdfc_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c07c7c7_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cefacdc_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1337816d_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3969f15a_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@347f1a19_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30282f4c_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75ba2312_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dbb7410_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5727b7a0_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@543f5743_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@195ccd94_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68da5abb_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@481c4a7d_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61f2cd72_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48ed30ae_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68f616cf_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d4a47f0_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@548d954_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f1ad77c_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@462fef3_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46e2d8d6_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39f7c9a9_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4780d39f_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75436119_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3250a514_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67900748_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4010ac00_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c4392ff_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dc8a8e_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63e119ff_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cfc1794_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a214f31_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f54b5aa_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bf9a4c_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@514957fd_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10ac23c4_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2607da50_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4be4f507_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c803892_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10df1081_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f97c97d_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a5ca874_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39fcea13_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11d810f0_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2517d1e3_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b54a0ea_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e3e5e67_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@381d63c7_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53901a61_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3623167f_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b7bdef0_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8c7c8c0_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23dab7da_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f519c0a_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28570653_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3617ecb8_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@401059fb_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17b42d13_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b63a60e_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d3b39af_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d1060a4_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47aa7d47_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f7438af_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42cd769a_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a69a3b2_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a4dd02e_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75e74584_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79f91e3_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@456df428_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c4fde57_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f95e24_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@314704c1_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a056f46_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bff4fa7_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cb8340c_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c7d9abb_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58b5bcc3_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@395daa5_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a2a24e_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ef43058_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14e042a1_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33efdeca_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c891c32_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@636238b6_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cf0bb6d_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28f2bfbe_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a573443_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e960522_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@663734ab_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43d1cd0c_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27b30b77_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ef9b249_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@970e2aa_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45fc82e7_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51e16214_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18a4ff8b_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15053960_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32fe5ac0_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dbd5319_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dc6faab_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bcfc2e0_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d6d3836_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21257762_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36a254a9_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53397c9c_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ee1dae8_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2664fc4d_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@667d479a_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cc34394_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3adc8b39_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fa3fbac_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e8f922_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4eb927ad_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fd126b2_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@782eff78_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e498252_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6185b961_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38cc0c84_ARCHIVE_LOCATION">f:/01_SoC/ip_repo/OLEDrgb_1.0</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ADDR_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ARUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.AWUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.BUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.DATA_WIDTH" xilinx:valueSource="auto" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_BURST" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_CACHE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_LOCK" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_PROT" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_QOS" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_REGION" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_RRESP" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.HAS_WSTRB" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.ID_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.MAX_BURST_LENGTH" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_OUTSTANDING" xilinx:valueSource="constant_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_READ_THREADS" xilinx:valueSource="constant_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_OUTSTANDING" xilinx:valueSource="constant_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.NUM_WRITE_THREADS" xilinx:valueSource="constant_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.PROTOCOL" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.READ_WRITE_MODE" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.RUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI.WUSER_WIDTH" xilinx:valueSource="constant" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.CLK_DOMAIN" xilinx:valueSource="default_prop" xilinx:valuePermission="bd"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.S00_AXI_CLK.FREQ_HZ" xilinx:valueSource="user_prop" xilinx:valuePermission="bd"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="addc58e4"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="9ccb5551"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="d5d774a1"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="e7b50784"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="c6d0f9cf"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
