<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2021" />
<meta name="DC.rights.owner" content="(C) Copyright 2021" />
<meta name="DC.Type" content="ContainerTopic" />
<meta name="DC.Title" content="Split Gate Reduction" />
<meta name="abstract" content="Split-gate MOS structures are reduced by default during comparison of built-in MOS devices." />
<meta name="description" content="Split-gate MOS structures are reduced by default during comparison of built-in MOS devices." />
<meta name="DC.subject" content="Device reduction, split gates, Split gates" />
<meta name="keywords" content="Device reduction, split gates, Split gates" />
<meta name="prodname" content="Calibre Verification User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Siemens Industry Software 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2021-03-15" />
<meta name="Topline" content="Siemens EDA" />
<meta name="VariantPrefix" content="none" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="none" />
<meta name="SourceHandle" content="calbr_ver_user" />
<meta name="SoftwareVersionNum" content="2021.2" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="14" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="calbr_ih" />
<meta name="HighlightColor" content="mgc_yellow_129_50" />
<meta name="HighlightChanges" content="yes" />
<meta name="EclipsePluginName" content="none" />
<meta name="IncludeDraftCommentsInChangeLog" content="21.2;show" />
<meta name="DraftDate" content="March 2021" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Calibre® Verification User’s Manual" />
<meta name="CSHelp" content="NO" />
<meta name="CSDSearchKeywords" content="doc.type.documentation.user,product.version.v2021.2,product.id.P10089,product.id.P11800,product.id.P11801,product.id.P11802,product.id.P11426,product.id.P10099,product.id.P10084,product.id.P10090,product.id.P11493,product.id.P11427" />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="calibre" />
<meta name="BookcaseHandle" content="none" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="id35e17438-e9fa-4beb-8c53-0b409c38f9ad" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>Split Gate Reduction</title>
<link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles-disw/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="Split Gate Reduction" />
<meta name="attributes" content="doc.type.documentation.user,product.version.v2021.2,product.id.P10089,product.id.P11800,product.id.P11801,product.id.P11802,product.id.P11426,product.id.P10099,product.id.P10084,product.id.P10090,product.id.P11493,product.id.P11427" />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.3.000" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body id="id35e17438-e9fa-4beb-8c53-0b409c38f9ad">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">Split
Gate Reduction</h1>
<div class="body MGCBody"><div class="abstract ContainerAbstract"><span class="shortdesc">Split-gate
MOS structures are reduced by default during comparison of built-in
MOS devices.</span>
</div>
<p class="p">Split-gate reduction is
controlled by the <a class="xref Link" href="../../svrf_ur/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'LVS Reduce Split Gates', 'svrf_ur'); return false;">LVS Reduce Split Gates</a>, <a class="xref Link" href="../../svrf_ur/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'LVS Short Equivalent Nodes', 'svrf_ur'); return false;">LVS Short Equivalent Nodes</a>, and <a class="xref Link" href="../../svrf_ur/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'LVS Reduce', 'svrf_ur'); return false;">LVS Reduce</a> … SPLIT
GATES specification statements.</p>
<p class="p">In many cases, LVS Short Equivalent Nodes
SPLIT (which requires LVS Reduce Split Gates NO) is the preferred
configuration in the rule file. This is because it allows device-model-specific
reduction, while split-gate reduction does not facilitate this.</p>
<div class="note note"><span class="notetitle">Note:</span> <p class="p">Split-gate
reduction implies parallel MOS transistor reduction, even when <a class="xref fm:HeadingOnly" href="Concept_ParallelMosTransistorReduction_id60194551.html#id60194551-ec6d-4861-bacd-53bbc38d0744__Concept_ParallelMosTransistorReduction_id60194551.xml#id60194551-ec6d-4861-bacd-53bbc38d0744" title="Parallel MOS transistors are reduced by default during comparison of built-in MOS devices.">Parallel MOS Transistor Reduction</a> is not requested.</p>
</div>
<p class="p">If you specify split-gate
reduction, then split-gate structures are reduced to single gate structures.
A split-gate structure consists of two or more strings of MOS transistors
(component types MN, MP, ME, MD, M, LDDN, LDDP, LDDE, LDDD, LDD,
and any equivalent types specified with the <a class="xref Link" href="../../svrf_ur/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'LVS Device Type', 'svrf_ur'); return false;">LVS Device Type</a> specification statement). They conform to pin naming conventions
as shown in “<a class="xref fm:HeadingAndPage" href="Concept_MosTransistors_id4dcb55c9.html#id4dcb55c9-e1b4-4da3-815d-36cfed49a06f__id194bfd00-525e-476b-8952-3b0a4be81860">Table 1</a>”.”</p>
<p class="p">The transistors in each string are connected
in series and the strings are tied to a common net at each end.
The gate pins of respective transistors in each string are shared
as shown in <a class="xref fm:Figure" href="#id35e17438-e9fa-4beb-8c53-0b409c38f9ad__id6eb32bb5-77d2-48ed-98d5-62e97ae6b077">Figure 1</a>. Each group of respective transistors
in the original structure is represented with a single transistor
in the reduced structure. </p>
<p class="p">When <a class="xref fm:HeadingOnly" href="Contain_LogicGateRecognition_id1a72f415.html#id1a72f415-a338-459e-8c64-751b8f58cae9__Contain_LogicGateRecognition_id1a72f415.xml#id1a72f415-a338-459e-8c64-751b8f58cae9" title="Calibre nmLVS recognizes logic gates and semi-gates (pullup and pulldown structures and other series-parallel logic gates) in transistor-level circuits.">Logic Gate Recognition</a> is enabled, then the order of
respective transistors within each string can be different in different
strings (subject to the LVS Reduce Split Gates SAME ORDER option
as on “<a class="xref fm:HeadingAndPage" href="Concept_InputOrderConsiderations_idf521edd3.html#idf521edd3-3c9b-43f8-a031-2797e0f9d04d__Concept_InputOrderConsiderations_idf521edd3.xml#idf521edd3-3c9b-43f8-a031-2797e0f9d04d" title="The SAME ORDER option of the LVS Reduce Split Gates specification statement specifies that split gates should be collapsed only when the input order is the same for all strings of transistors that form the split gate.">Input Order Considerations</a>”). When
logic gate recognition is disabled, then the order must be the same
in all strings. If logic gate tolerance checking is enabled using <a class="xref Link" href="../../svrf_ur/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'LVS Recognize Gates', 'svrf_ur'); return false;">LVS Recognize Gates</a> WITHIN TOLERANCE option, and a split gate structure violates
the tolerance in any pertinent <a class="xref Link" href="../../svrf_ur/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'LVS Recognize Gates Tolerance', 'svrf_ur'); return false;">LVS Recognize Gates Tolerance</a> statement, then the LVS Reduce Split Gates
SAME ORDER option is forced on the entire split gate structure,
even when that option is not explicitly specified.</p>
<p class="p">Normally, all the transistors in the
split-gate structure must have the same component type, the same
number of pins, and the same pin names, and the same pin swap conditions.
This can be changed with the LVS Reduce Split Gates MIX TYPES option
(see “<a class="xref fm:HeadingAndPage" href="Concept_MixedComponentTypes_id9253154f.html#id9253154f-0101-414e-9dd5-31eb1ec94915__Concept_MixedComponentTypes_id9253154f.xml#id9253154f-0101-414e-9dd5-31eb1ec94915" title="The MIX TYPES option of the LVS Reduce Split Gates specification statement specifies that a split gate structure may contain transistors with different component types, different numbers of pins, different pin names, or different pin swappability. However, component types, numbers of pins, pin names, and pin swappability, as well as component subtypes, must still be the same in each group of transistors that are collapsed together (that is, in each “row” of the split gate).">Mixed Component Types</a>”). Subtypes must be the same
in each group of transistors that are collapsed together. </p>
<p class="p">For example, in <a class="xref fm:Figure" href="#id35e17438-e9fa-4beb-8c53-0b409c38f9ad__id6eb32bb5-77d2-48ed-98d5-62e97ae6b077">Figure 1</a>, subtypes must be the same in each
row; they can be different in different rows. If there are more
than three pins, then all optional pins must be connected in parallel.
That is, they must all be connected to the same nets, respectively. </p>
<p class="p">In MN, MP, ME, MD, M, and equivalent
devices, source and drain pins may be swapped. </p>
<p class="p">In LDD-type and equivalent devices, the
series connection must be between the source pin of one device and
the drain pin of another. </p>
<div class="fig fignone" id="id35e17438-e9fa-4beb-8c53-0b409c38f9ad__id6eb32bb5-77d2-48ed-98d5-62e97ae6b077"><span class="figcap"><span class="fig--title-label">Figure 1. </span>Split Gate Reduction</span><br /><div class="imagecenter"><img class="image imagecenter" height="152" src="../graphics/lvs_comparison11a.png" width="406" /></div><br /></div>
<p class="p">Optional pins may be swapped if they
are specified as logically equivalent. See the section “<a class="xref fm:HeadingAndPage" href="Concept_PinSwapping_id9f6e1216.html#id9f6e1216-f750-429d-8e28-f52bcec28388__Concept_PinSwapping_id9f6e1216.xml#id9f6e1216-f750-429d-8e28-f52bcec28388" title="LVS comparison allows the order of connections to logically equivalent pins of layout instances to differ from the order of connections to the corresponding pins of the corresponding source instances. This is sometimes referred to as pin swapping.">Pin Swapping</a>”.</p>
<p class="p">Initial correspondence points prevent
split-gate reduction; specifically, internal nets in a split-gate
structure are not collapsed with other nets if they form initial
correspondence points.</p>
<p class="p">Individual transistors in a split-gate
structure are matched based on their gate pin connections (transistor
pin name G). Internal nets in a split-gate structure in one design
are matched to corresponding nets in the other design based solely
on their relative distance from the “top” and “bottom” of the structure. </p>
<p class="p">All original internal nets are matched;
as a result, several nets in one design match a single net in the
other design. If there is a split-gate structure in both designs,
then a representative net is chosen from each group of nets that
were collapsed together in one design and respective nets in the
other design are matched to that representative.</p>
<p class="p">By default, for each group of transistors
that is reduced to a single transistor, the width and length values
of the reduced transistor are computed as follows:</p>
<p class="p BlockIndent">L = sqrt (P / Q)</p>
<p class="p BlockIndent">W = sqrt (P * Q)</p>
<p class="p">where sqrt is the square root function
and the following relations hold:</p>
<p class="p BlockIndent">P = W<span class="ph FontProperty LiteralSubScript">1</span> *
L<span class="ph FontProperty LiteralSubScript">1</span> +
W<span class="ph FontProperty LiteralSubScript">2</span> *
L<span class="ph FontProperty LiteralSubScript">2</span> +
… + W<span class="ph FontProperty VariableSubScript">n</span> *
L<span class="ph FontProperty VariableSubScript">n</span></p>
<p class="p BlockIndent">Q = W<span class="ph FontProperty LiteralSubScript">1</span> /
L<span class="ph FontProperty LiteralSubScript">1</span> +
W<span class="ph FontProperty LiteralSubScript">2</span> /
L<span class="ph FontProperty LiteralSubScript">2</span> +
… + W<span class="ph FontProperty VariableSubScript">n</span> /
L<span class="ph FontProperty VariableSubScript">n</span></p>
<p class="p">W<span class="ph FontProperty VariableSubScript">i</span> and
L<span class="ph FontProperty VariableSubScript">i</span> are
the width and length of the <span class="keyword ParameterName OptionalReplaceable">i</span>th
transistor, respectively.</p>
<p class="p">Effective width and length values are
computed in both layout and source. If you use default effective
property computation (that is, you do not provide an effective property
computation in an LVS Reduce Split Gates or LVS Reduce ... SPLIT
GATES statement), then to compute effective width and length values,
you must use the built-in property names “w” and “l” in your netlists,
respectively. This is true except when the properties are otherwise
specified in Trace Property statements as discussed under “<a class="xref fm:HeadingAndPage" href="Concept_BuiltInPropertyClassification_id5d2f5659.html#id5d2f5659-5ccf-4359-8d7a-27358d31b666__Concept_BuiltInPropertyClassification_id5d2f5659.xml#id5d2f5659-5ccf-4359-8d7a-27358d31b666" title="The Calibre nmLVS circuit comparison module recognizes certain property names as built-in properties for the purpose of device reduction and for other processing.">Built-In Property Classification</a>”.</p>
<p class="p">You can override the default effective
property computation and specify other formulas as described in
the section “<a class="xref fm:HeadingAndPage" href="Concept_DeviceReductionPrograms_id1d88c573.html#id1d88c573-d9c2-495e-90a4-cd3acdecf3c6__Concept_DeviceReductionPrograms_id1d88c573.xml#id1d88c573-d9c2-495e-90a4-cd3acdecf3c6" title="Device reduction programs may appear in the LVS Reduce family of specification statements.">Device Reduction Programs</a>”.</p>
<p class="p">For geometric layouts, only W and L are
calculated by default for MOS devices; however, you can calculate
any device properties by specifying a user-defined property computation
in your MOS <a class="xref Link" href="../../svrf_ur/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Device', 'svrf_ur'); return false;">Device</a> statements.
Your <a class="xref Link" href="../../svrf_ur/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'LVS Reduce Semi Series MOS', 'svrf_ur'); return false;">LVS Reduce Semi Series MOS</a> statement should then calculate, either by
default or in a user-defined effective property computation, the
corresponding effective properties for reduced devices where needed.</p>
</div>
<div class="related-links TopicTOC levels:1">
<ul class="ullinks">
<li class="link ulchildlink"><strong><a href="../topics/Concept_SeriesParallelSplitGateReduction_id2ece789b.html" title="Series-parallel device reduction is a generalization of regular split-gate reduction. It differs from the regular split-gate reduction in that the parallel structures contained in transistor strings are also collapsed. ">Series-Parallel Split Gate Reduction</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Concept_SemiSplitGateReduction_id362649fa.html" title="Semi-split gate reduction is enabled by the SEMI ALSO option of the LVS Reduce Split Gates statement. ">Semi-Split Gate Reduction</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Concept_InputOrderConsiderations_idf521edd3.html" title="The SAME ORDER option of the LVS Reduce Split Gates specification statement specifies that split gates should be collapsed only when the input order is the same for all strings of transistors that form the split gate.">Input Order Considerations</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Concept_ErrorTolerances_id9d4de965.html" title="The WITHIN TOLERANCE option of the LVS Reduce Split Gates specification statement indicates that split structures should not be reduced if they violate the tolerances in any pertinent LVS Split Gate Ratio specification statements. When WITHIN TOLERANCE is specified, split gate reduction does not occur if it would have resulted in an LVS Split Gate Ratio discrepancy.">Error Tolerances</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Concept_MixedComponentTypes_id9253154f.html" title="The MIX TYPES option of the LVS Reduce Split Gates specification statement specifies that a split gate structure may contain transistors with different component types, different numbers of pins, different pin names, or different pin swappability. However, component types, numbers of pins, pin names, and pin swappability, as well as component subtypes, must still be the same in each group of transistors that are collapsed together (that is, in each “row” of the split gate).">Mixed Component Types</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Concept_AmbiguousTopologiesSplitGateReduction_ide65e6862.html" title="Certain arrangements of devices are ambiguous for split-gate reduction.">Ambiguous Topologies and Split Gate Reduction</a></strong></li>
</ul>

<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/Contain_DeviceReduction_idf3143ad0.html" title="Calibre nmLVS internally reduces groups of devices in the layout and in the source. Each group is represented by a single, virtual device. After reduction, the circuits are compared in terms of the virtual devices. Device reduction handles situations where, for example, a single schematic device is implemented by a group of several parallel or series devices in the layout.">Device Reduction</a></div>
</div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "calbr_ver_user"
                DocTitle = "Calibre® Verification User’s Manual"
                PageTitle = "Split Gate Reduction"
                Copyright = "2021"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/Contain_SplitGateReduction_id35e17438.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Calibre® Verification User’s Manual, v2021.2<br />Unpublished work. © 2021 Siemens 
                <br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>