<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lamp_2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="LampCtrl_Draw_1.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="LampCtrl_Draw_1.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="LampCtrl_Draw_1.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="LampCtrl_Draw_1.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="LampCtrl_Draw_1.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="LampCtrl_Draw_1.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="LampCtrl_Draw_1.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="LampCtrl_Draw_1.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="LampCtrl_Draw_1.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="LampCtrl_Draw_1.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="LampCtrl_Draw_1.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LampCtrl_Draw_1.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="LampCtrl_Draw_1.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="LampCtrl_Draw_1.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="LampCtrl_Draw_1.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="LampCtrl_Draw_1.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="LampCtrl_Draw_1.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="LampCtrl_Draw_1.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="LampCtrl_Draw_1.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="LampCtrl_Draw_1.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="LampCtrl_Draw_1.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="LampCtrl_Draw_1.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LampCtrl_Draw_1_LampCtrl_Draw_1_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="LampCtrl_Draw_1_LampCtrl_Draw_1_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="LampCtrl_Draw_1_LampCtrl_Draw_1_sch_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LampCtrl_Draw_1_LampCtrl_Draw_1_sch_tb_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LampCtrl_Draw_1_beh.prj"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="LampCtrl_Draw_1_drc.vf"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="LampCtrl_Draw_1_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="LampCtrl_Draw_1_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="LampCtrl_Draw_1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="LampCtrl_Draw_1_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="LampCtrl_Draw_1_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="LampCtrl_Draw_1_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="LampCtrl_Draw_1_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="LampCtrl_Draw_1_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LampCtrl_Draw_1_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LampCtrl_Draw_1_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="LampCtrl_Draw_1_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="LampCtrl_Draw_1_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LampCtrl_Draw_1_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LampCtrl_Draw_1_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="LampCtrl_Draw_1_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="LampCtrl_Draw_1_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="LampCtrl_Draw_1_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="LampCtrl_Draw_1_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lampctrl_draw_1.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="lampctrl_draw_1.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="lampctrl_draw_1.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1697040382" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1697040382">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1697095334" xil_pn:in_ck="-5261432268509439544" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1697095334">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LampCtrl_Draw_1_sim.v"/>
    </transform>
    <transform xil_pn:end_ts="1697095208" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-6672388340072169952" xil_pn:start_ts="1697095208">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1697115764" xil_pn:in_ck="-5103518272228652280" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8051430666896100052" xil_pn:start_ts="1697115761">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LampCtrl_Draw_1.vf"/>
    </transform>
    <transform xil_pn:end_ts="1697040391" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-5519457935077250382" xil_pn:start_ts="1697040391">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1697115764" xil_pn:in_ck="-5047405036857233266" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1697115764">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LampCtrl_Draw_1.vf"/>
      <outfile xil_pn:name="LampCtrl_Draw_1_sim.v"/>
    </transform>
    <transform xil_pn:end_ts="1697115779" xil_pn:in_ck="-5047405036857233266" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6174492565698927206" xil_pn:start_ts="1697115764">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="LampCtrl_Draw_1_LampCtrl_Draw_1_sch_tb_beh.prj"/>
      <outfile xil_pn:name="LampCtrl_Draw_1_LampCtrl_Draw_1_sch_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1697115790" xil_pn:in_ck="-1196728154449230013" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="5781986510940304765" xil_pn:start_ts="1697115779">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="LampCtrl_Draw_1_LampCtrl_Draw_1_sch_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1697039116" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1697039116">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1697098316" xil_pn:in_ck="-5103518272228652280" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8663032192838828345" xil_pn:start_ts="1697098312">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LampCtrl_Draw_1.vf"/>
    </transform>
    <transform xil_pn:end_ts="1697039119" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5519457935077250382" xil_pn:start_ts="1697039119">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1697039119" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1697039119">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1697039119" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="4793461268448979539" xil_pn:start_ts="1697039119">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1697039119" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-679146238375871736" xil_pn:start_ts="1697039119">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1697039119" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8034897847966193860" xil_pn:start_ts="1697039119">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1697098362" xil_pn:in_ck="-4067597781460470010" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="5925242040197995546" xil_pn:start_ts="1697098316">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="LampCtrl_Draw_1.jhd"/>
      <outfile xil_pn:name="LampCtrl_Draw_1.lso"/>
      <outfile xil_pn:name="LampCtrl_Draw_1.ngc"/>
      <outfile xil_pn:name="LampCtrl_Draw_1.ngr"/>
      <outfile xil_pn:name="LampCtrl_Draw_1.prj"/>
      <outfile xil_pn:name="LampCtrl_Draw_1.stx"/>
      <outfile xil_pn:name="LampCtrl_Draw_1.syr"/>
      <outfile xil_pn:name="LampCtrl_Draw_1.xst"/>
      <outfile xil_pn:name="LampCtrl_Draw_1_LampCtrl_Draw_1_sch_tb_beh.prj"/>
      <outfile xil_pn:name="LampCtrl_Draw_1_LampCtrl_Draw_1_sch_tb_stx_beh.prj"/>
      <outfile xil_pn:name="LampCtrl_Draw_1_beh.prj"/>
      <outfile xil_pn:name="LampCtrl_Draw_1_stx_beh.prj"/>
      <outfile xil_pn:name="LampCtrl_Draw_1_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1697098374" xil_pn:in_ck="3002164014" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1314814473425776766" xil_pn:start_ts="1697098372">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1697098398" xil_pn:in_ck="8613412814773767856" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="7606542663670944846" xil_pn:start_ts="1697098374">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LampCtrl_Draw_1.bld"/>
      <outfile xil_pn:name="LampCtrl_Draw_1.ngd"/>
      <outfile xil_pn:name="LampCtrl_Draw_1_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1697098492" xil_pn:in_ck="8613412814773767857" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="1307078288329540827" xil_pn:start_ts="1697098398">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LampCtrl_Draw_1.pcf"/>
      <outfile xil_pn:name="LampCtrl_Draw_1_map.map"/>
      <outfile xil_pn:name="LampCtrl_Draw_1_map.mrp"/>
      <outfile xil_pn:name="LampCtrl_Draw_1_map.ncd"/>
      <outfile xil_pn:name="LampCtrl_Draw_1_map.ngm"/>
      <outfile xil_pn:name="LampCtrl_Draw_1_map.xrpt"/>
      <outfile xil_pn:name="LampCtrl_Draw_1_summary.xml"/>
      <outfile xil_pn:name="LampCtrl_Draw_1_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1697098606" xil_pn:in_ck="-2051873034734530998" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-4683095148457160514" xil_pn:start_ts="1697098492">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LampCtrl_Draw_1.ncd"/>
      <outfile xil_pn:name="LampCtrl_Draw_1.pad"/>
      <outfile xil_pn:name="LampCtrl_Draw_1.par"/>
      <outfile xil_pn:name="LampCtrl_Draw_1.ptwx"/>
      <outfile xil_pn:name="LampCtrl_Draw_1.unroutes"/>
      <outfile xil_pn:name="LampCtrl_Draw_1.xpi"/>
      <outfile xil_pn:name="LampCtrl_Draw_1_pad.csv"/>
      <outfile xil_pn:name="LampCtrl_Draw_1_pad.txt"/>
      <outfile xil_pn:name="LampCtrl_Draw_1_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1697098811" xil_pn:in_ck="-5103518272228657729" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="3160107541638749219" xil_pn:start_ts="1697098666">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LampCtrl_Draw_1.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="lampctrl_draw_1.bgn"/>
      <outfile xil_pn:name="lampctrl_draw_1.bit"/>
      <outfile xil_pn:name="lampctrl_draw_1.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1697115549" xil_pn:in_ck="1372318427613816809" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="6552783135083104433" xil_pn:start_ts="1697115549">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1697098606" xil_pn:in_ck="8613412814773767725" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416183" xil_pn:start_ts="1697098564">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="LampCtrl_Draw_1.twr"/>
      <outfile xil_pn:name="LampCtrl_Draw_1.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
