Verilog Code for Viterbi Decoder with constraint length = 7 
Top block: Viterbi.v
Sub-block:
1. BMC
2. PMC: ACS and Metric Memory
3. Traceback Unit
