gmc_v7_0_mc_init	,	F_29
gmc_v7_0_init_microcode	,	F_12
gmc_v7_0_vm_fault_interrupt_state	,	F_89
vram_end	,	V_67
AMDGPU_VRAM_TYPE_DDR2	,	V_216
AMDGPU_VRAM_TYPE_DDR3	,	V_226
INVALIDATE_ALL_L1_TLBS	,	V_138
dev	,	V_29
MEMORY_CLIENT_RW	,	V_189
AMDGPU_CG_SUPPORT_MC_LS	,	V_194
mmVM_CONTEXT0_PAGE_TABLE_END_ADDR	,	V_148
mmMC_SEQ_TRAIN_WAKEUP_CNTL	,	V_54
num_gpu_pages	,	V_174
ARRAY_SIZE	,	F_54
"  HDP_MISC_CNTL=0x%08X\n"	,	L_54
gmc_v7_0_gart_funcs	,	V_278
KERN_WARNING	,	V_237
mmVM_CONTEXT1_CNTL	,	V_110
mmVM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR	,	V_152
BANK_SELECT	,	V_144
RREG32_PCIE	,	F_57
"  VM_CONTEXT1_PROTECTION_FAULT_ADDR   0x%08X\n"	,	L_22
RANGE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_112
ENABLE_L2_FRAGMENT_PROCESSING	,	V_131
AMD_IS_APU	,	V_177
mmHDP_HOST_PATH_CNTL	,	V_83
AMD_CG_STATE_GATE	,	V_275
EFFECTIVE_L2_QUEUE_SIZE	,	V_134
adev	,	V_2
TRAIN_DONE_D1	,	V_57
TRAIN_DONE_D0	,	V_56
SRBM_SOFT_RESET	,	V_249
SRBM_STATUS__VMC_BUSY_MASK	,	V_243
MC_SEQ_SUP_CNTL	,	V_49
mmMC_SEQ_IO_DEBUG_INDEX	,	V_51
need_dma32	,	V_236
RREG32	,	F_2
amdgpu_interrupt_state	,	V_255
"  0x%04X=0x%08X\n"	,	L_57
"radeon/%s_mc.bin"	,	L_4
mc_vram_size	,	V_59
ucode_size	,	V_37
PAGE_TABLE_DEPTH	,	V_158
AMDGPU_VRAM_TYPE_UNKNOWN	,	V_227
"  HDP_REG_COHERENCY_FLUSH_CNTL=0x%08X\n"	,	L_50
amd_powergating_state	,	V_276
MC_SEQ_TRAIN_WAKEUP_CNTL	,	V_55
real_vram_size	,	V_60
i	,	V_3
j	,	V_62
CONTEXT1_IDENTITY_ACCESS_MODE	,	V_135
gmc_v7_0_mc_resume	,	F_10
ENABLE_DEFAULT_PAGE_OUT_TO_SYSTEM_MEMORY	,	V_136
mmHDP_MEM_COHERENCY_FLUSH_CNTL	,	V_102
r	,	V_118
pci_resource_len	,	F_31
gmc_v7_0_print_status	,	F_86
amdgpu_gart_size	,	V_98
gmc_v7_0_is_idle	,	F_84
"  VM_CONTEXT1_PROTECTION_FAULT_STATUS 0x%08X\n"	,	L_23
mc_seq_vram_type	,	V_212
MC_SEQ_MISC0__MT__GDDR1	,	V_213
MC_SEQ_MISC0__MT__GDDR3	,	V_217
MC_SEQ_MISC0__MT__GDDR4	,	V_219
mmBIF_FB_EN	,	V_15
"  VM_CONTEXT0_CNTL=0x%08X\n"	,	L_32
MC_SEQ_MISC0__MT__GDDR5	,	V_221
amdgpu_gem_fini	,	F_77
num_types	,	V_279
gmc_v7_0_enable_bif_mgls	,	F_56
gmc_v7_0_sw_init	,	F_67
"  MC_VM_SYSTEM_APERTURE_HIGH_ADDR=0x%08X\n"	,	L_43
mmMC_SHARED_CHMAP	,	V_89
MC_VM_MX_L1_TLB_CNTL	,	V_122
WRITE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_117
mmMC_ARB_RAMCFG	,	V_86
AMDGPU_VRAM_TYPE_HBM	,	V_224
gmc_v7_0_late_init	,	F_65
gart	,	V_119
mmMC_VM_AGP_BASE	,	V_75
gmc_v7_0_vm_decode_fault	,	F_52
DRM_ERROR	,	F_73
mmVM_CONTEXT1_CNTL2	,	V_165
BIF_FB_EN__FB_WRITE_EN_MASK	,	V_79
AMDGPU_CG_SUPPORT_HDP_MGCG	,	V_205
amdgpu_display_stop_mc_access	,	F_5
gmc_v7_0_set_gart_funcs	,	F_63
BIF_FB_EN__FB_READ_EN_MASK	,	V_78
io_debug_array_offset_bytes	,	V_45
"Wait for MC idle timedout !\n"	,	L_7
amdgpu_vm_manager_fini	,	F_76
fw	,	V_28
AMDGPU_CG_SUPPORT_BIF_LS	,	V_199
"  VM_CONTEXT1_CNTL=0x%08X\n"	,	L_40
le32_to_cpu	,	F_21
SLV_MEM_AGGRESSIVE_LS_EN	,	V_204
gmc_v7_0_gart_enable	,	F_37
mmHDP_NONSURFACE_SIZE	,	V_74
gmc_v7_0_gart_set_pte_pde	,	F_34
gtt_end	,	V_149
MC_ARB_RAMCFG	,	V_87
"  0x15D8=0x%08X\n"	,	L_34
"  VM_CONTEXT1_PAGE_TABLE_END_ADDR=0x%08X\n"	,	L_37
DMA_BIT_MASK	,	F_71
"  MC_VM_SYSTEM_APERTURE_LOW_ADDR=0x%08X\n"	,	L_42
pci_set_consistent_dma_mask	,	F_72
mmHDP_MISC_CNTL	,	V_80
mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR	,	V_150
"  0x15DC=0x%08X\n"	,	L_35
"  MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR=0x%08X\n"	,	L_44
DRM_DEBUG	,	F_13
gate	,	V_274
AMDGPU_CG_SUPPORT_HDP_LS	,	V_209
mmMC_SEQ_SUP_PGM	,	V_53
gmc_v7_0_gart_init	,	F_41
fw_name	,	V_20
VM_L2_CNTL	,	V_129
SOFT_RESET_MC	,	V_251
CLOCK_GATING_DIS	,	V_207
mmVM_CONTEXT1_PROTECTION_FAULT_ADDR	,	V_246
"  VM_CONTEXT0_PAGE_TABLE_END_ADDR=0x%08X\n"	,	L_29
gmc_v7_0_mc_stop	,	F_4
"  %d:\n"	,	L_56
mmSRBM_STATUS2	,	V_245
tmp	,	V_4
ENABLE_L1_FRAGMENT_PROCESSING	,	V_124
block	,	V_187
ENABLE_L2_CACHE	,	V_130
"  VM_L2_CNTL3=0x%08X\n"	,	L_27
amdgpu_mc	,	V_58
vm_fault	,	V_232
mmMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR	,	V_68
vram_width	,	V_92
bits	,	V_257
handle	,	V_228
"Wait for GMC idle timed out !\n"	,	L_59
mmVM_CONTEXT1_PAGE_TABLE_END_ADDR	,	V_160
mmMC_VM_SYSTEM_APERTURE_LOW_ADDR	,	V_64
mmHDP_NONSURFACE_INFO	,	V_73
amdgpu_irq_add_id	,	F_69
AMDGPU_VM_FAULT_STOP_ALWAYS	,	V_169
mmVM_CONTEXT1_PROTECTION_FAULT_MCCLIENT	,	V_269
AMDGPU_CG_SUPPORT_MC_MGCG	,	V_196
"  MC_VM_MX_L1_TLB_CNTL=0x%08X\n"	,	L_24
MEMORY_CLIENT_ID	,	V_188
amdgpu_asic_wait_for_mc_idle	,	F_6
pci_set_dma_mask	,	F_70
VM_CONTEXT1_CNTL__DUMMY_PAGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK	,	V_259
DRM_INFO	,	F_40
status	,	V_180
mmVM_L2_CNTL3	,	V_141
mmVM_L2_CNTL2	,	V_140
"  VM_L2_CNTL2=0x%08X\n"	,	L_26
CHIP_KAVERI	,	V_25
gmc_v7_0_set_clockgating_state	,	F_92
save	,	V_8
"  SRBM_STATUS2=0x%08X\n"	,	L_21
"  HDP_NONSURFACE_SIZE=0x%08X\n"	,	L_53
gmc_v7_0_hw_fini	,	F_80
vram_type	,	V_229
amdgpu_iv_entry	,	V_267
amd_clockgating_state	,	V_273
ENABLE_L1_TLB	,	V_123
VM_CONTEXT1_CNTL__READ_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK	,	V_262
err	,	V_21
max	,	F_32
"  VM_CONTEXT0_PAGE_TABLE_START_ADDR=0x%08X\n"	,	L_28
AMDGPU_IRQ_STATE_DISABLE	,	V_264
amdgpu_mode_mc_save	,	V_7
mmVM_CONTEXT0_CNTL	,	V_155
SYSTEM_APERTURE_UNMAPPED_ACCESS	,	V_127
gmc_v7_0_suspend	,	F_82
"PCIE GART of %uM enabled (table at 0x%016llX).\n"	,	L_9
gmc_v7_0_set_irq_funcs	,	F_64
mmVM_CONTEXT1_PAGE_TABLE_START_ADDR	,	V_159
regs_size	,	V_38
"cik_mc: Failed to load firmware \"%s\"\n"	,	L_5
MST_MEM_LS_EN	,	V_202
gmc_v7_0_enable_mc_ls	,	F_53
gmc_v7_0_process_interrupt	,	F_90
max_pfn	,	V_162
gtt_base_align	,	V_61
"  VM_L2_CNTL=0x%08X\n"	,	L_25
"hawaii"	,	L_3
io_mc_regs	,	V_35
VM_CONTEXT1_CNTL__VALID_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK	,	V_261
pdev	,	V_94
u32	,	T_1
mc	,	V_27
gmc_v7_0_set_fault_enable_default	,	F_36
gmc_v7_0_early_init	,	F_62
WREG32_P	,	F_91
"  0x15D4=0x%08X\n"	,	L_33
entry	,	V_268
AMDGPU_NUM_OF_VMIDS	,	V_176
header	,	V_41
gmc_v7_0_gart_fini	,	F_47
gmc_v7_0_set_powergating_state	,	F_93
gtt_start	,	V_147
CHIP_BONAIRE	,	V_23
cpu_pt_addr	,	V_104
"SRBM_SOFT_RESET=0x%08X\n"	,	L_60
running	,	V_36
gmc_v7_0_enable_mc_mgcg	,	F_55
mc_cg_en	,	V_197
visible_vram_size	,	V_97
request_firmware	,	F_15
mmVM_CONTEXT8_PAGE_TABLE_BASE_ADDR	,	V_163
HDP_HOST_PATH_CNTL	,	V_206
src	,	V_254
dev_warn	,	F_24
amdgpu_ucode_validate	,	F_16
MC_SEQ_MISC0__MT__HBM	,	V_223
amdgpu_gart_table_vram_alloc	,	F_44
u64	,	T_5
writeq	,	F_35
"limiting VRAM\n"	,	L_6
gpu_page_idx	,	V_105
fw_version	,	V_42
aper_size	,	V_95
amdgpu_display_set_vga_render_state	,	F_28
READ_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_116
amdgpu_bo_fini	,	F_78
"read"	,	L_13
FB_READ_EN	,	V_17
vram_start	,	V_65
state	,	V_256
mmMC_VM_AGP_TOP	,	V_76
src_data	,	V_272
vmid	,	V_101
asic_type	,	V_22
"  BIF_FB_EN=0x%08X\n"	,	L_58
srbm_soft_reset	,	V_248
mmMC_VM_MX_L1_TLB_CNTL	,	V_121
AMDGPU_IRQ_STATE_ENABLE	,	V_265
FB_WRITE_EN	,	V_18
"  VM_CONTEXT1_CNTL2=0x%08X\n"	,	L_39
VM_CONTEXT1_CNTL__RANGE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK	,	V_258
VMID	,	V_184
amdgpu_irq_get	,	F_66
VM_CONTEXT0_CNTL	,	V_156
mmVM_INVALIDATE_REQUEST	,	V_103
BIF_FB_EN	,	V_16
mc_id	,	V_182
cg_flags	,	V_193
mmMC_VM_AGP_BOT	,	V_77
"  MC_VM_FB_LOCATION=0x%08X\n"	,	L_45
BUG	,	F_14
PDE0_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_114
MC_SEQ_MISC0__MT__DDR3	,	V_225
MC_SEQ_MISC0__MT__DDR2	,	V_215
CHANSIZE	,	V_88
amdgpu_vm_fault_stop	,	V_168
CHIP_KABINI	,	V_26
uint32_t	,	T_3
amdgpu_gart_table_vram_free	,	F_48
RUN	,	V_50
protections	,	V_185
fw_data	,	V_34
mmMC_VM_SYSTEM_APERTURE_HIGH_ADDR	,	V_66
PCIE_CNTL2	,	V_200
chip_name	,	V_19
mmCHUB_CONTROL	,	V_170
"bonaire"	,	L_2
orig	,	V_191
"Failed to load mc firmware!\n"	,	L_16
VM_CONTEXT1_CNTL__WRITE_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK	,	V_263
mmMC_VM_FB_LOCATION	,	V_71
SOFT_RESET_VMC	,	V_250
__iomem	,	T_4
ucode_version	,	V_43
AMDGPU_VRAM_TYPE_GDDR5	,	V_222
AMDGPU_VRAM_TYPE_GDDR4	,	V_220
MC_SHARED_CHMAP	,	V_90
source	,	V_266
gmc_v7_0_enable_hdp_ls	,	F_60
blackout	,	V_9
MC_SEQ_MISC0__MT__MASK	,	V_231
gmc_v7_0_convert_vram_type	,	F_61
AMDGPU_VRAM_TYPE_GDDR1	,	V_214
AMDGPU_VRAM_TYPE_GDDR3	,	V_218
mmMC_VM_FB_OFFSET	,	V_178
mmHDP_MEM_POWER_LS	,	V_208
amdgpu_vram_location	,	F_25
gmc_v7_0_hw_init	,	F_79
mmMC_SHARED_BLACKOUT_CNTL	,	V_12
vram_base_offset	,	V_179
INVALIDATE_L2_CACHE	,	V_139
"  SRBM_STATUS=0x%08X\n"	,	L_20
WARN	,	F_42
mode_info	,	V_10
ETIMEDOUT	,	V_244
amdgpu_gart_table_vram_pin	,	F_39
mmMC_SEQ_SUP_CNTL	,	V_48
"  HDP_HOST_PATH_CNTL=0x%08X\n"	,	L_55
gmc_v7_0_resume	,	F_83
MC_SHARED_BLACKOUT_CNTL	,	V_13
WREG32	,	F_8
ENABLE_CONTEXT	,	V_157
gpu_addr	,	V_70
SRBM_STATUS__MCB_NON_DISPLAY_BUSY_MASK	,	V_240
printk	,	F_17
gmc_v7_0_vram_gtt_location	,	F_23
ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE	,	V_132
gart_funcs	,	V_277
VM_L2_CNTL2	,	V_137
VM_L2_CNTL3	,	V_142
dev_err	,	F_38
LS_ENABLE	,	V_211
io_debug_size_bytes	,	V_44
mmVM_CONTEXT1_PROTECTION_FAULT_STATUS	,	V_247
"write"	,	L_12
NOOFCHAN	,	V_91
gmc_v7_0_gart_flush_gpu_tlb	,	F_33
amdgpu_irq_put	,	F_81
gmc_v7_0_mc_load_microcode	,	F_19
mmVM_CONTEXT0_CNTL2	,	V_154
mmHDP_REG_COHERENCY_FLUSH_CNTL	,	V_63
release_firmware	,	F_18
mmVM_CONTEXT0_PAGE_TABLE_START_ADDR	,	V_146
ptr	,	V_108
AMDGPU_VM_FAULT_STOP_FIRST	,	V_270
amdgpu_gtt_location	,	F_26
"  VM_CONTEXT%d_PAGE_TABLE_BASE_ADDR=0x%08X\n"	,	L_41
__le32	,	T_2
hdr	,	V_33
amdgpu_vm_size	,	V_234
dummy_page	,	V_153
amdgpu_gart_init	,	F_43
mmMC_SEQ_MISC0	,	V_230
uint64_t	,	V_100
dma_bits	,	V_233
VM_CONTEXT1_CNTL__PDE0_PROTECTION_FAULT_ENABLE_INTERRUPT_MASK	,	V_260
mmHDP_NONSURFACE_BASE	,	V_72
HDP_MISC_CNTL	,	V_81
dev_info	,	F_87
mmSRBM_STATUS	,	V_6
gmc_v7_0_vm_fini	,	F_51
gmc_v7_0_mc_wait_for_idle	,	F_1
enable	,	V_190
REPLAY_MEM_LS_EN	,	V_203
SRBM_STATUS__MCC_BUSY_MASK	,	V_241
amdgpu_display_resume_mc_access	,	F_11
"Failed to load MC firmware!\n"	,	L_18
numchan	,	V_85
"  MC_VM_AGP_BOT=0x%08X\n"	,	L_48
"No VRAM object for PCIE GART.\n"	,	L_8
aper_base	,	V_93
mc_client	,	V_181
SRBM_STATUS__MCB_BUSY_MASK	,	V_239
gmc_v7_0_gart_disable	,	F_45
chansize	,	V_84
PAGE_TABLE_BLOCK_SIZE	,	V_166
gmc_v7_0_sw_fini	,	F_75
amdgpu_gart_table_vram_unpin	,	F_46
gmc_v7_0_soft_reset	,	F_88
usec_timeout	,	V_5
gmc_v7_0_enable_hdp_mgcg	,	F_59
flags	,	V_107
mc_firmware_header_v1_0	,	V_32
"vm manager initialization failed (%d).\n"	,	L_17
"  VM_CONTEXT1_PAGE_TABLE_START_ADDR=0x%08X\n"	,	L_36
enabled	,	V_238
"GMC 8.x registers\n"	,	L_19
"  HDP_NONSURFACE_BASE=0x%08X\n"	,	L_51
out	,	V_30
mmCONFIG_MEMSIZE	,	V_96
num_crtc	,	V_11
ucode_array_offset_bytes	,	V_47
VM_CONTEXT1_PROTECTION_FAULT_STATUS	,	V_183
ENABLE_ADVANCED_DRIVER_MODEL	,	V_126
gtt_size	,	V_99
CHIP_HAWAII	,	V_24
amdgpu_bo_init	,	F_74
REG_GET_FIELD	,	F_7
"amdgpu: No suitable DMA available.\n"	,	L_14
WREG32_PCIE	,	F_58
mc_cg_ls_en	,	V_195
HDP_MEM_POWER_LS	,	V_210
SRBM_STATUS__MCD_BUSY_MASK	,	V_242
"  CHUB_CONTROL=0x%08X\n"	,	L_49
mc_cg_registers	,	V_192
"  MC_VM_AGP_TOP=0x%08X\n"	,	L_47
"  VM_CONTEXT0_CNTL2=0x%08X\n"	,	L_31
EINVAL	,	V_39
robj	,	V_120
vm_manager	,	V_161
L2_CACHE_BIGK_ASSOCIATIVITY	,	V_143
udelay	,	F_3
mmVM_CONTEXT1_PROTECTION_FAULT_DEFAULT_ADDR	,	V_164
"\n"	,	L_1
table_size	,	V_173
data	,	V_40
le32_to_cpup	,	F_22
table_addr	,	V_151
gmc_v7_0_wait_for_idle	,	F_85
BLACKOUT_MODE	,	V_14
"  VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR=0x%08X\n"	,	L_30
mc_mask	,	V_235
"amdgpu: No coherent DMA available.\n"	,	L_15
"VM fault (0x%02x, vmid %d) at page %u, %s from '%s' (0x%08x) (%d)\n"	,	L_11
"R600 PCIE GART already initialized\n"	,	L_10
REG_SET_FIELD	,	F_9
nvm	,	V_175
gmc_v7_0_mc_program	,	F_27
mmVM_L2_CNTL	,	V_128
pci_resource_start	,	F_30
vram_scratch	,	V_69
"GPU fault detected: %d 0x%08x\n"	,	L_61
FLUSH_INVALIDATE_CACHE	,	V_82
VM_CONTEXT1_CNTL	,	V_111
PROTECTIONS	,	V_186
"  MC_VM_AGP_BASE=0x%08X\n"	,	L_46
gmc_v7_0_vm_init	,	F_50
mmMC_SEQ_IO_DEBUG_DATA	,	V_52
amdgpu_gart_fini	,	F_49
SYSTEM_ACCESS_MODE	,	V_125
L2_CACHE_BIGK_FRAGMENT_SIZE	,	V_145
ixPCIE_CNTL2	,	V_198
amdgpu_irq_src	,	V_253
DUMMY_PAGE_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_113
VALID_PROTECTION_FAULT_ENABLE_DEFAULT	,	V_115
"  HDP_NONSURFACE_INFO=0x%08X\n"	,	L_52
mmSRBM_SOFT_RESET	,	V_252
ready	,	V_172
addr	,	V_106
value	,	V_109
amdgpu_vm_block_size	,	V_167
amdgpu_device	,	V_1
src_id	,	V_271
amdgpu_ucode_print_mc_hdr	,	F_20
ucode_size_bytes	,	V_46
"  VM_CONTEXT1_PROTECTION_FAULT_DEFAULT_ADDR=0x%08X\n"	,	L_38
BYPASS_VM	,	V_171
amdgpu_gem_init	,	F_68
SLV_MEM_LS_EN	,	V_201
KERN_ERR	,	V_31
funcs	,	V_280
gmc_v7_0_irq_funcs	,	V_281
ENABLE_L2_PDE0_CACHE_LRU_UPDATE_BY_WRITE	,	V_133
