{
    "celltypes": {
        "ACC54_CORE:ADDSUBSIGNREG1,ADDSUBSIGNREG2,CINREG1,CINREG2,CREG1,CREG2,LOADREG1,LOADREG2,M9ADDSUBREG1,M9ADDSUBREG2": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 483,
                    "minv": 381,
                    "to_pin": "CASCOUT"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 547,
                    "minv": 386,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 547,
                    "minv": 386,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "PP",
                    "maxv": 1154,
                    "minv": 784,
                    "to_pin": "CASCOUT"
                },
                {
                    "from_pin": "PP",
                    "maxv": 1205,
                    "minv": 673,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "PP",
                    "maxv": 1495,
                    "minv": 896,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "ROUNDEN",
                    "maxv": 896,
                    "minv": 259,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "ROUNDEN",
                    "maxv": 1141,
                    "minv": 772,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "SFTCTRL",
                    "maxv": 1816,
                    "minv": 1140,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "SFTCTRL",
                    "maxv": 1568,
                    "minv": 1087,
                    "to_pin": "SUM1"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 508,
                    "min_hold": 0,
                    "min_setup": 478,
                    "pin": "ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 592,
                    "min_hold": 0,
                    "min_setup": 507,
                    "pin": "CEC"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 606,
                    "min_hold": 0,
                    "min_setup": 470,
                    "pin": "CECIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 913,
                    "min_hold": 0,
                    "min_setup": 747,
                    "pin": "CECTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 678,
                    "min_hold": 0,
                    "min_setup": 625,
                    "pin": "CIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 880,
                    "min_hold": 0,
                    "min_setup": 803,
                    "pin": "CINPUT"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 493,
                    "min_hold": 0,
                    "min_setup": 439,
                    "pin": "LOAD"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 508,
                    "min_hold": 0,
                    "min_setup": 478,
                    "pin": "M9ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 491,
                    "min_hold": 0,
                    "min_setup": 488,
                    "pin": "SIGNEDI"
                }
            ]
        },
        "ACC54_CORE:ADDSUBSIGNREG1,ADDSUBSIGNREG2,CINREG1,CINREG2,CREG1,CREG2,LOADREG1,LOADREG2,M9ADDSUBREG1,M9ADDSUBREG2,OUTREG": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 483,
                    "minv": 381,
                    "to_pin": "CASCOUT"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 543,
                    "minv": 428,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 520,
                    "minv": 314,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "PP",
                    "maxv": 1154,
                    "minv": 784,
                    "to_pin": "CASCOUT"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 508,
                    "min_hold": 0,
                    "min_setup": 478,
                    "pin": "ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 592,
                    "min_hold": 0,
                    "min_setup": 507,
                    "pin": "CEC"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 606,
                    "min_hold": 0,
                    "min_setup": 470,
                    "pin": "CECIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 913,
                    "min_hold": 0,
                    "min_setup": 747,
                    "pin": "CECTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 592,
                    "min_hold": 0,
                    "min_setup": 507,
                    "pin": "CEO"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 678,
                    "min_hold": 0,
                    "min_setup": 625,
                    "pin": "CIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 880,
                    "min_hold": 0,
                    "min_setup": 803,
                    "pin": "CINPUT"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 493,
                    "min_hold": 0,
                    "min_setup": 439,
                    "pin": "LOAD"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 508,
                    "min_hold": 0,
                    "min_setup": 478,
                    "pin": "M9ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 939,
                    "min_hold": 0,
                    "min_setup": 933,
                    "pin": "PP"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 632,
                    "min_hold": 0,
                    "min_setup": 618,
                    "pin": "ROUNDEN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1120,
                    "min_hold": 0,
                    "min_setup": 1081,
                    "pin": "SFTCTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 491,
                    "min_hold": 0,
                    "min_setup": 488,
                    "pin": "SIGNEDI"
                }
            ]
        },
        "ACC54_CORE:ADDSUBSIGNREG1,ADDSUBSIGNREG2,CINREG1,CINREG2,CREG2,LOADREG1,LOADREG2,M9ADDSUBREG1,M9ADDSUBREG2": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 547,
                    "minv": 386,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 547,
                    "minv": 386,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "PP",
                    "maxv": 1205,
                    "minv": 673,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "PP",
                    "maxv": 1495,
                    "minv": 896,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "ROUNDEN",
                    "maxv": 896,
                    "minv": 259,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "ROUNDEN",
                    "maxv": 1141,
                    "minv": 772,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "SFTCTRL",
                    "maxv": 1816,
                    "minv": 1140,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "SFTCTRL",
                    "maxv": 1568,
                    "minv": 1087,
                    "to_pin": "SUM1"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 508,
                    "min_hold": 0,
                    "min_setup": 478,
                    "pin": "ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 824,
                    "min_hold": 0,
                    "min_setup": 714,
                    "pin": "CEC"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 606,
                    "min_hold": 0,
                    "min_setup": 470,
                    "pin": "CECIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 913,
                    "min_hold": 0,
                    "min_setup": 747,
                    "pin": "CECTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 678,
                    "min_hold": 0,
                    "min_setup": 625,
                    "pin": "CIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 627,
                    "min_hold": 0,
                    "min_setup": 549,
                    "pin": "CINPUT"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 493,
                    "min_hold": 0,
                    "min_setup": 439,
                    "pin": "LOAD"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 508,
                    "min_hold": 0,
                    "min_setup": 478,
                    "pin": "M9ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 491,
                    "min_hold": 0,
                    "min_setup": 488,
                    "pin": "SIGNEDI"
                }
            ]
        },
        "ACC54_CORE:ADDSUBSIGNREG1,ADDSUBSIGNREG2,CINREG1,CINREG2,CREG2,LOADREG1,LOADREG2,M9ADDSUBREG1,M9ADDSUBREG2,OUTREG": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 483,
                    "minv": 381,
                    "to_pin": "CASCOUT"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 543,
                    "minv": 428,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 520,
                    "minv": 314,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "PP",
                    "maxv": 1154,
                    "minv": 784,
                    "to_pin": "CASCOUT"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 508,
                    "min_hold": 0,
                    "min_setup": 478,
                    "pin": "ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 824,
                    "min_hold": 0,
                    "min_setup": 714,
                    "pin": "CEC"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 606,
                    "min_hold": 0,
                    "min_setup": 470,
                    "pin": "CECIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 913,
                    "min_hold": 0,
                    "min_setup": 747,
                    "pin": "CECTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 592,
                    "min_hold": 0,
                    "min_setup": 507,
                    "pin": "CEO"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 678,
                    "min_hold": 0,
                    "min_setup": 625,
                    "pin": "CIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 627,
                    "min_hold": 0,
                    "min_setup": 549,
                    "pin": "CINPUT"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 493,
                    "min_hold": 0,
                    "min_setup": 439,
                    "pin": "LOAD"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 508,
                    "min_hold": 0,
                    "min_setup": 478,
                    "pin": "M9ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 939,
                    "min_hold": 0,
                    "min_setup": 933,
                    "pin": "PP"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 632,
                    "min_hold": 0,
                    "min_setup": 618,
                    "pin": "ROUNDEN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1120,
                    "min_hold": 0,
                    "min_setup": 1081,
                    "pin": "SFTCTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 491,
                    "min_hold": 0,
                    "min_setup": 488,
                    "pin": "SIGNEDI"
                }
            ]
        },
        "ACC54_CORE:ADDSUBSIGNREG1,ADDSUBSIGNREG2,CINREG2,CREG1,CREG2,LOADREG1,LOADREG2,M9ADDSUBREG1,M9ADDSUBREG2": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 547,
                    "minv": 386,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 547,
                    "minv": 386,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "PP",
                    "maxv": 1205,
                    "minv": 673,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "PP",
                    "maxv": 1495,
                    "minv": 896,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "ROUNDEN",
                    "maxv": 896,
                    "minv": 259,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "ROUNDEN",
                    "maxv": 1141,
                    "minv": 772,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "SFTCTRL",
                    "maxv": 1816,
                    "minv": 1140,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "SFTCTRL",
                    "maxv": 1568,
                    "minv": 1087,
                    "to_pin": "SUM1"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 508,
                    "min_hold": 0,
                    "min_setup": 478,
                    "pin": "ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 592,
                    "min_hold": 0,
                    "min_setup": 507,
                    "pin": "CEC"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 606,
                    "min_hold": 0,
                    "min_setup": 470,
                    "pin": "CECIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 913,
                    "min_hold": 0,
                    "min_setup": 747,
                    "pin": "CECTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 483,
                    "min_hold": 0,
                    "min_setup": 449,
                    "pin": "CIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 880,
                    "min_hold": 0,
                    "min_setup": 803,
                    "pin": "CINPUT"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 493,
                    "min_hold": 0,
                    "min_setup": 439,
                    "pin": "LOAD"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 508,
                    "min_hold": 0,
                    "min_setup": 478,
                    "pin": "M9ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 491,
                    "min_hold": 0,
                    "min_setup": 488,
                    "pin": "SIGNEDI"
                }
            ]
        },
        "ACC54_CORE:ADDSUBSIGNREG1,ADDSUBSIGNREG2,CINREG2,CREG1,CREG2,LOADREG1,LOADREG2,M9ADDSUBREG1,M9ADDSUBREG2,OUTREG": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 483,
                    "minv": 381,
                    "to_pin": "CASCOUT"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 543,
                    "minv": 428,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 520,
                    "minv": 314,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "PP",
                    "maxv": 1154,
                    "minv": 784,
                    "to_pin": "CASCOUT"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 508,
                    "min_hold": 0,
                    "min_setup": 478,
                    "pin": "ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 592,
                    "min_hold": 0,
                    "min_setup": 507,
                    "pin": "CEC"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 606,
                    "min_hold": 0,
                    "min_setup": 470,
                    "pin": "CECIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 913,
                    "min_hold": 0,
                    "min_setup": 747,
                    "pin": "CECTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 592,
                    "min_hold": 0,
                    "min_setup": 507,
                    "pin": "CEO"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 483,
                    "min_hold": 0,
                    "min_setup": 449,
                    "pin": "CIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 880,
                    "min_hold": 0,
                    "min_setup": 803,
                    "pin": "CINPUT"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 493,
                    "min_hold": 0,
                    "min_setup": 439,
                    "pin": "LOAD"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 508,
                    "min_hold": 0,
                    "min_setup": 478,
                    "pin": "M9ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 939,
                    "min_hold": 0,
                    "min_setup": 933,
                    "pin": "PP"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 632,
                    "min_hold": 0,
                    "min_setup": 618,
                    "pin": "ROUNDEN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1120,
                    "min_hold": 0,
                    "min_setup": 1081,
                    "pin": "SFTCTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 491,
                    "min_hold": 0,
                    "min_setup": 488,
                    "pin": "SIGNEDI"
                }
            ]
        },
        "ACC54_CORE:ADDSUBSIGNREG1,ADDSUBSIGNREG2,CINREG2,CREG2,LOADREG1,LOADREG2,M9ADDSUBREG1,M9ADDSUBREG2": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 547,
                    "minv": 386,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 547,
                    "minv": 386,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "PP",
                    "maxv": 1205,
                    "minv": 673,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "PP",
                    "maxv": 1495,
                    "minv": 896,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "ROUNDEN",
                    "maxv": 896,
                    "minv": 259,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "ROUNDEN",
                    "maxv": 1141,
                    "minv": 772,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "SFTCTRL",
                    "maxv": 1816,
                    "minv": 1140,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "SFTCTRL",
                    "maxv": 1568,
                    "minv": 1087,
                    "to_pin": "SUM1"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 508,
                    "min_hold": 0,
                    "min_setup": 478,
                    "pin": "ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 824,
                    "min_hold": 0,
                    "min_setup": 714,
                    "pin": "CEC"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 606,
                    "min_hold": 0,
                    "min_setup": 470,
                    "pin": "CECIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 913,
                    "min_hold": 0,
                    "min_setup": 747,
                    "pin": "CECTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 483,
                    "min_hold": 0,
                    "min_setup": 449,
                    "pin": "CIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 627,
                    "min_hold": 0,
                    "min_setup": 549,
                    "pin": "CINPUT"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 493,
                    "min_hold": 0,
                    "min_setup": 439,
                    "pin": "LOAD"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 508,
                    "min_hold": 0,
                    "min_setup": 478,
                    "pin": "M9ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 491,
                    "min_hold": 0,
                    "min_setup": 488,
                    "pin": "SIGNEDI"
                }
            ]
        },
        "ACC54_CORE:ADDSUBSIGNREG1,ADDSUBSIGNREG2,CINREG2,CREG2,LOADREG1,LOADREG2,M9ADDSUBREG1,M9ADDSUBREG2,OUTREG": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 483,
                    "minv": 381,
                    "to_pin": "CASCOUT"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 543,
                    "minv": 428,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 520,
                    "minv": 314,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "PP",
                    "maxv": 1154,
                    "minv": 784,
                    "to_pin": "CASCOUT"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 508,
                    "min_hold": 0,
                    "min_setup": 478,
                    "pin": "ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 824,
                    "min_hold": 0,
                    "min_setup": 714,
                    "pin": "CEC"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 606,
                    "min_hold": 0,
                    "min_setup": 470,
                    "pin": "CECIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 913,
                    "min_hold": 0,
                    "min_setup": 747,
                    "pin": "CECTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 592,
                    "min_hold": 0,
                    "min_setup": 507,
                    "pin": "CEO"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 483,
                    "min_hold": 0,
                    "min_setup": 449,
                    "pin": "CIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 627,
                    "min_hold": 0,
                    "min_setup": 549,
                    "pin": "CINPUT"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 493,
                    "min_hold": 0,
                    "min_setup": 439,
                    "pin": "LOAD"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 508,
                    "min_hold": 0,
                    "min_setup": 478,
                    "pin": "M9ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 939,
                    "min_hold": 0,
                    "min_setup": 933,
                    "pin": "PP"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 632,
                    "min_hold": 0,
                    "min_setup": 618,
                    "pin": "ROUNDEN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1120,
                    "min_hold": 0,
                    "min_setup": 1081,
                    "pin": "SFTCTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 491,
                    "min_hold": 0,
                    "min_setup": 488,
                    "pin": "SIGNEDI"
                }
            ]
        },
        "ACC54_CORE:ADDSUBSIGNREG1,ADDSUBSIGNREG2,CREG1,CREG2,LOADREG1,LOADREG2,M9ADDSUBREG1,M9ADDSUBREG2": {
            "iopaths": [
                {
                    "from_pin": "CASIN0",
                    "maxv": 1046,
                    "minv": 616,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CASIN0",
                    "maxv": 1300,
                    "minv": 711,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "CASIN1",
                    "maxv": 1046,
                    "minv": 616,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CASIN1",
                    "maxv": 1300,
                    "minv": 711,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "PP",
                    "maxv": 1205,
                    "minv": 673,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "PP",
                    "maxv": 1495,
                    "minv": 896,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "ROUNDEN",
                    "maxv": 896,
                    "minv": 259,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "ROUNDEN",
                    "maxv": 1141,
                    "minv": 772,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "SFTCTRL",
                    "maxv": 1816,
                    "minv": 1140,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "SFTCTRL",
                    "maxv": 1568,
                    "minv": 1087,
                    "to_pin": "SUM1"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 508,
                    "min_hold": 0,
                    "min_setup": 478,
                    "pin": "ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 592,
                    "min_hold": 0,
                    "min_setup": 507,
                    "pin": "CEC"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 913,
                    "min_hold": 0,
                    "min_setup": 747,
                    "pin": "CECTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 880,
                    "min_hold": 0,
                    "min_setup": 803,
                    "pin": "CINPUT"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 493,
                    "min_hold": 0,
                    "min_setup": 439,
                    "pin": "LOAD"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 508,
                    "min_hold": 0,
                    "min_setup": 478,
                    "pin": "M9ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 491,
                    "min_hold": 0,
                    "min_setup": 488,
                    "pin": "SIGNEDI"
                }
            ]
        },
        "ACC54_CORE:ADDSUBSIGNREG1,ADDSUBSIGNREG2,CREG1,CREG2,LOADREG1,LOADREG2,M9ADDSUBREG1,M9ADDSUBREG2,OUTREG": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 543,
                    "minv": 428,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 520,
                    "minv": 314,
                    "to_pin": "SUM1"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 508,
                    "min_hold": 0,
                    "min_setup": 478,
                    "pin": "ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 881,
                    "min_hold": 0,
                    "min_setup": 881,
                    "pin": "CASIN0"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 881,
                    "min_hold": 0,
                    "min_setup": 881,
                    "pin": "CASIN1"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 592,
                    "min_hold": 0,
                    "min_setup": 507,
                    "pin": "CEC"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 913,
                    "min_hold": 0,
                    "min_setup": 747,
                    "pin": "CECTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 592,
                    "min_hold": 0,
                    "min_setup": 507,
                    "pin": "CEO"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 880,
                    "min_hold": 0,
                    "min_setup": 803,
                    "pin": "CINPUT"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 493,
                    "min_hold": 0,
                    "min_setup": 439,
                    "pin": "LOAD"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 508,
                    "min_hold": 0,
                    "min_setup": 478,
                    "pin": "M9ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 939,
                    "min_hold": 0,
                    "min_setup": 933,
                    "pin": "PP"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 632,
                    "min_hold": 0,
                    "min_setup": 618,
                    "pin": "ROUNDEN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1120,
                    "min_hold": 0,
                    "min_setup": 1081,
                    "pin": "SFTCTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 491,
                    "min_hold": 0,
                    "min_setup": 488,
                    "pin": "SIGNEDI"
                }
            ]
        },
        "ACC54_CORE:ADDSUBSIGNREG1,ADDSUBSIGNREG2,CREG2,LOADREG1,LOADREG2,M9ADDSUBREG1,M9ADDSUBREG2,OUTREG": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 543,
                    "minv": 428,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 520,
                    "minv": 314,
                    "to_pin": "SUM1"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 508,
                    "min_hold": 0,
                    "min_setup": 478,
                    "pin": "ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 881,
                    "min_hold": 0,
                    "min_setup": 881,
                    "pin": "CASIN0"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 881,
                    "min_hold": 0,
                    "min_setup": 881,
                    "pin": "CASIN1"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 824,
                    "min_hold": 0,
                    "min_setup": 714,
                    "pin": "CEC"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 913,
                    "min_hold": 0,
                    "min_setup": 747,
                    "pin": "CECTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 592,
                    "min_hold": 0,
                    "min_setup": 507,
                    "pin": "CEO"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 627,
                    "min_hold": 0,
                    "min_setup": 549,
                    "pin": "CINPUT"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 493,
                    "min_hold": 0,
                    "min_setup": 439,
                    "pin": "LOAD"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 508,
                    "min_hold": 0,
                    "min_setup": 478,
                    "pin": "M9ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 939,
                    "min_hold": 0,
                    "min_setup": 933,
                    "pin": "PP"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 632,
                    "min_hold": 0,
                    "min_setup": 618,
                    "pin": "ROUNDEN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1120,
                    "min_hold": 0,
                    "min_setup": 1081,
                    "pin": "SFTCTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 491,
                    "min_hold": 0,
                    "min_setup": 488,
                    "pin": "SIGNEDI"
                }
            ]
        },
        "ACC54_CORE:ADDSUBSIGNREG2,CINREG1,CINREG2,CREG1,CREG2,LOADREG1,LOADREG2,M9ADDSUBREG2": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 547,
                    "minv": 386,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 547,
                    "minv": 386,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "PP",
                    "maxv": 1205,
                    "minv": 673,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "PP",
                    "maxv": 1495,
                    "minv": 896,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "ROUNDEN",
                    "maxv": 896,
                    "minv": 259,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "ROUNDEN",
                    "maxv": 1141,
                    "minv": 772,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "SFTCTRL",
                    "maxv": 1816,
                    "minv": 1140,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "SFTCTRL",
                    "maxv": 1568,
                    "minv": 1087,
                    "to_pin": "SUM1"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 713,
                    "min_hold": 0,
                    "min_setup": 665,
                    "pin": "ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 592,
                    "min_hold": 0,
                    "min_setup": 507,
                    "pin": "CEC"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 606,
                    "min_hold": 0,
                    "min_setup": 470,
                    "pin": "CECIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 920,
                    "min_hold": 0,
                    "min_setup": 757,
                    "pin": "CECTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 678,
                    "min_hold": 0,
                    "min_setup": 625,
                    "pin": "CIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 880,
                    "min_hold": 0,
                    "min_setup": 803,
                    "pin": "CINPUT"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 493,
                    "min_hold": 0,
                    "min_setup": 439,
                    "pin": "LOAD"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 713,
                    "min_hold": 0,
                    "min_setup": 665,
                    "pin": "M9ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 491,
                    "min_hold": 0,
                    "min_setup": 488,
                    "pin": "SIGNEDI"
                }
            ]
        },
        "ACC54_CORE:ADDSUBSIGNREG2,CINREG1,CINREG2,CREG1,CREG2,LOADREG1,LOADREG2,M9ADDSUBREG2,OUTREG": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 483,
                    "minv": 381,
                    "to_pin": "CASCOUT"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 543,
                    "minv": 428,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 520,
                    "minv": 314,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "PP",
                    "maxv": 1154,
                    "minv": 784,
                    "to_pin": "CASCOUT"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 713,
                    "min_hold": 0,
                    "min_setup": 665,
                    "pin": "ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 592,
                    "min_hold": 0,
                    "min_setup": 507,
                    "pin": "CEC"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 606,
                    "min_hold": 0,
                    "min_setup": 470,
                    "pin": "CECIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 920,
                    "min_hold": 0,
                    "min_setup": 757,
                    "pin": "CECTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 592,
                    "min_hold": 0,
                    "min_setup": 507,
                    "pin": "CEO"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 678,
                    "min_hold": 0,
                    "min_setup": 625,
                    "pin": "CIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 880,
                    "min_hold": 0,
                    "min_setup": 803,
                    "pin": "CINPUT"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 493,
                    "min_hold": 0,
                    "min_setup": 439,
                    "pin": "LOAD"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 713,
                    "min_hold": 0,
                    "min_setup": 665,
                    "pin": "M9ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 939,
                    "min_hold": 0,
                    "min_setup": 933,
                    "pin": "PP"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 632,
                    "min_hold": 0,
                    "min_setup": 618,
                    "pin": "ROUNDEN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1120,
                    "min_hold": 0,
                    "min_setup": 1081,
                    "pin": "SFTCTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 491,
                    "min_hold": 0,
                    "min_setup": 488,
                    "pin": "SIGNEDI"
                }
            ]
        },
        "ACC54_CORE:ADDSUBSIGNREG2,CINREG1,CINREG2,CREG2,LOADREG1,LOADREG2,M9ADDSUBREG2": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 483,
                    "minv": 381,
                    "to_pin": "CASCOUT"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 547,
                    "minv": 386,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 547,
                    "minv": 386,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "PP",
                    "maxv": 1154,
                    "minv": 784,
                    "to_pin": "CASCOUT"
                },
                {
                    "from_pin": "PP",
                    "maxv": 1205,
                    "minv": 673,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "PP",
                    "maxv": 1495,
                    "minv": 896,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "ROUNDEN",
                    "maxv": 896,
                    "minv": 259,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "ROUNDEN",
                    "maxv": 1141,
                    "minv": 772,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "SFTCTRL",
                    "maxv": 1816,
                    "minv": 1140,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "SFTCTRL",
                    "maxv": 1568,
                    "minv": 1087,
                    "to_pin": "SUM1"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 713,
                    "min_hold": 0,
                    "min_setup": 665,
                    "pin": "ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 824,
                    "min_hold": 0,
                    "min_setup": 714,
                    "pin": "CEC"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 606,
                    "min_hold": 0,
                    "min_setup": 470,
                    "pin": "CECIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 920,
                    "min_hold": 0,
                    "min_setup": 757,
                    "pin": "CECTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 678,
                    "min_hold": 0,
                    "min_setup": 625,
                    "pin": "CIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 627,
                    "min_hold": 0,
                    "min_setup": 549,
                    "pin": "CINPUT"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 493,
                    "min_hold": 0,
                    "min_setup": 439,
                    "pin": "LOAD"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 713,
                    "min_hold": 0,
                    "min_setup": 665,
                    "pin": "M9ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 491,
                    "min_hold": 0,
                    "min_setup": 488,
                    "pin": "SIGNEDI"
                }
            ]
        },
        "ACC54_CORE:ADDSUBSIGNREG2,CINREG1,CINREG2,CREG2,LOADREG1,LOADREG2,M9ADDSUBREG2,OUTREG": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 483,
                    "minv": 381,
                    "to_pin": "CASCOUT"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 543,
                    "minv": 428,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 520,
                    "minv": 314,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "PP",
                    "maxv": 1154,
                    "minv": 784,
                    "to_pin": "CASCOUT"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 713,
                    "min_hold": 0,
                    "min_setup": 665,
                    "pin": "ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 824,
                    "min_hold": 0,
                    "min_setup": 714,
                    "pin": "CEC"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 606,
                    "min_hold": 0,
                    "min_setup": 470,
                    "pin": "CECIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 920,
                    "min_hold": 0,
                    "min_setup": 757,
                    "pin": "CECTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 592,
                    "min_hold": 0,
                    "min_setup": 507,
                    "pin": "CEO"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 678,
                    "min_hold": 0,
                    "min_setup": 625,
                    "pin": "CIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 627,
                    "min_hold": 0,
                    "min_setup": 549,
                    "pin": "CINPUT"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 493,
                    "min_hold": 0,
                    "min_setup": 439,
                    "pin": "LOAD"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 713,
                    "min_hold": 0,
                    "min_setup": 665,
                    "pin": "M9ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 939,
                    "min_hold": 0,
                    "min_setup": 933,
                    "pin": "PP"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 632,
                    "min_hold": 0,
                    "min_setup": 618,
                    "pin": "ROUNDEN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1120,
                    "min_hold": 0,
                    "min_setup": 1081,
                    "pin": "SFTCTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 491,
                    "min_hold": 0,
                    "min_setup": 488,
                    "pin": "SIGNEDI"
                }
            ]
        },
        "ACC54_CORE:ADDSUBSIGNREG2,CINREG2,CREG1,CREG2,LOADREG1,LOADREG2,M9ADDSUBREG2": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 483,
                    "minv": 381,
                    "to_pin": "CASCOUT"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 547,
                    "minv": 386,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 547,
                    "minv": 386,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "PP",
                    "maxv": 1154,
                    "minv": 784,
                    "to_pin": "CASCOUT"
                },
                {
                    "from_pin": "PP",
                    "maxv": 1205,
                    "minv": 673,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "PP",
                    "maxv": 1495,
                    "minv": 896,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "ROUNDEN",
                    "maxv": 896,
                    "minv": 259,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "ROUNDEN",
                    "maxv": 1141,
                    "minv": 772,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "SFTCTRL",
                    "maxv": 1816,
                    "minv": 1140,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "SFTCTRL",
                    "maxv": 1568,
                    "minv": 1087,
                    "to_pin": "SUM1"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 713,
                    "min_hold": 0,
                    "min_setup": 665,
                    "pin": "ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 592,
                    "min_hold": 0,
                    "min_setup": 507,
                    "pin": "CEC"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 606,
                    "min_hold": 0,
                    "min_setup": 470,
                    "pin": "CECIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 920,
                    "min_hold": 0,
                    "min_setup": 757,
                    "pin": "CECTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 483,
                    "min_hold": 0,
                    "min_setup": 449,
                    "pin": "CIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 880,
                    "min_hold": 0,
                    "min_setup": 803,
                    "pin": "CINPUT"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 493,
                    "min_hold": 0,
                    "min_setup": 439,
                    "pin": "LOAD"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 713,
                    "min_hold": 0,
                    "min_setup": 665,
                    "pin": "M9ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 491,
                    "min_hold": 0,
                    "min_setup": 488,
                    "pin": "SIGNEDI"
                }
            ]
        },
        "ACC54_CORE:ADDSUBSIGNREG2,CINREG2,CREG1,CREG2,LOADREG1,LOADREG2,M9ADDSUBREG2,OUTREG": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 543,
                    "minv": 428,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 520,
                    "minv": 314,
                    "to_pin": "SUM1"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 713,
                    "min_hold": 0,
                    "min_setup": 665,
                    "pin": "ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 592,
                    "min_hold": 0,
                    "min_setup": 507,
                    "pin": "CEC"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 606,
                    "min_hold": 0,
                    "min_setup": 470,
                    "pin": "CECIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 920,
                    "min_hold": 0,
                    "min_setup": 757,
                    "pin": "CECTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 592,
                    "min_hold": 0,
                    "min_setup": 507,
                    "pin": "CEO"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 483,
                    "min_hold": 0,
                    "min_setup": 449,
                    "pin": "CIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 880,
                    "min_hold": 0,
                    "min_setup": 803,
                    "pin": "CINPUT"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 493,
                    "min_hold": 0,
                    "min_setup": 439,
                    "pin": "LOAD"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 713,
                    "min_hold": 0,
                    "min_setup": 665,
                    "pin": "M9ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 939,
                    "min_hold": 0,
                    "min_setup": 933,
                    "pin": "PP"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 632,
                    "min_hold": 0,
                    "min_setup": 618,
                    "pin": "ROUNDEN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1120,
                    "min_hold": 0,
                    "min_setup": 1081,
                    "pin": "SFTCTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 491,
                    "min_hold": 0,
                    "min_setup": 488,
                    "pin": "SIGNEDI"
                }
            ]
        },
        "ACC54_CORE:ADDSUBSIGNREG2,CINREG2,CREG2,LOADREG1,LOADREG2,M9ADDSUBREG2": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 483,
                    "minv": 381,
                    "to_pin": "CASCOUT"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 547,
                    "minv": 386,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 547,
                    "minv": 386,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "PP",
                    "maxv": 1154,
                    "minv": 784,
                    "to_pin": "CASCOUT"
                },
                {
                    "from_pin": "PP",
                    "maxv": 1205,
                    "minv": 673,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "PP",
                    "maxv": 1495,
                    "minv": 896,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "ROUNDEN",
                    "maxv": 896,
                    "minv": 259,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "ROUNDEN",
                    "maxv": 1141,
                    "minv": 772,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "SFTCTRL",
                    "maxv": 1816,
                    "minv": 1140,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "SFTCTRL",
                    "maxv": 1568,
                    "minv": 1087,
                    "to_pin": "SUM1"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 713,
                    "min_hold": 0,
                    "min_setup": 665,
                    "pin": "ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 824,
                    "min_hold": 0,
                    "min_setup": 714,
                    "pin": "CEC"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 606,
                    "min_hold": 0,
                    "min_setup": 470,
                    "pin": "CECIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 920,
                    "min_hold": 0,
                    "min_setup": 757,
                    "pin": "CECTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 483,
                    "min_hold": 0,
                    "min_setup": 449,
                    "pin": "CIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 627,
                    "min_hold": 0,
                    "min_setup": 549,
                    "pin": "CINPUT"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 493,
                    "min_hold": 0,
                    "min_setup": 439,
                    "pin": "LOAD"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 713,
                    "min_hold": 0,
                    "min_setup": 665,
                    "pin": "M9ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 491,
                    "min_hold": 0,
                    "min_setup": 488,
                    "pin": "SIGNEDI"
                }
            ]
        },
        "ACC54_CORE:ADDSUBSIGNREG2,CINREG2,CREG2,LOADREG1,LOADREG2,M9ADDSUBREG2,OUTREG": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 483,
                    "minv": 381,
                    "to_pin": "CASCOUT"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 543,
                    "minv": 428,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 520,
                    "minv": 314,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "PP",
                    "maxv": 1154,
                    "minv": 784,
                    "to_pin": "CASCOUT"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 713,
                    "min_hold": 0,
                    "min_setup": 665,
                    "pin": "ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 824,
                    "min_hold": 0,
                    "min_setup": 714,
                    "pin": "CEC"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 606,
                    "min_hold": 0,
                    "min_setup": 470,
                    "pin": "CECIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 920,
                    "min_hold": 0,
                    "min_setup": 757,
                    "pin": "CECTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 592,
                    "min_hold": 0,
                    "min_setup": 507,
                    "pin": "CEO"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 483,
                    "min_hold": 0,
                    "min_setup": 449,
                    "pin": "CIN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 627,
                    "min_hold": 0,
                    "min_setup": 549,
                    "pin": "CINPUT"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 493,
                    "min_hold": 0,
                    "min_setup": 439,
                    "pin": "LOAD"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 713,
                    "min_hold": 0,
                    "min_setup": 665,
                    "pin": "M9ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 939,
                    "min_hold": 0,
                    "min_setup": 933,
                    "pin": "PP"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 632,
                    "min_hold": 0,
                    "min_setup": 618,
                    "pin": "ROUNDEN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1120,
                    "min_hold": 0,
                    "min_setup": 1081,
                    "pin": "SFTCTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 491,
                    "min_hold": 0,
                    "min_setup": 488,
                    "pin": "SIGNEDI"
                }
            ]
        },
        "ACC54_CORE:ADDSUBSIGNREG2,CREG1,CREG2,LOADREG1,LOADREG2,M9ADDSUBREG2": {
            "iopaths": [
                {
                    "from_pin": "CASIN0",
                    "maxv": 1046,
                    "minv": 616,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CASIN0",
                    "maxv": 1300,
                    "minv": 711,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "CASIN1",
                    "maxv": 1046,
                    "minv": 616,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CASIN1",
                    "maxv": 1300,
                    "minv": 711,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "PP",
                    "maxv": 1205,
                    "minv": 673,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "PP",
                    "maxv": 1495,
                    "minv": 896,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "ROUNDEN",
                    "maxv": 896,
                    "minv": 259,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "ROUNDEN",
                    "maxv": 1141,
                    "minv": 772,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "SFTCTRL",
                    "maxv": 1816,
                    "minv": 1140,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "SFTCTRL",
                    "maxv": 1568,
                    "minv": 1087,
                    "to_pin": "SUM1"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 713,
                    "min_hold": 0,
                    "min_setup": 665,
                    "pin": "ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 592,
                    "min_hold": 0,
                    "min_setup": 507,
                    "pin": "CEC"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 920,
                    "min_hold": 0,
                    "min_setup": 757,
                    "pin": "CECTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 880,
                    "min_hold": 0,
                    "min_setup": 803,
                    "pin": "CINPUT"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 493,
                    "min_hold": 0,
                    "min_setup": 439,
                    "pin": "LOAD"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 713,
                    "min_hold": 0,
                    "min_setup": 665,
                    "pin": "M9ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 491,
                    "min_hold": 0,
                    "min_setup": 488,
                    "pin": "SIGNEDI"
                }
            ]
        },
        "ACC54_CORE:ADDSUBSIGNREG2,CREG1,CREG2,LOADREG1,LOADREG2,M9ADDSUBREG2,OUTREG": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 543,
                    "minv": 428,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 520,
                    "minv": 314,
                    "to_pin": "SUM1"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 713,
                    "min_hold": 0,
                    "min_setup": 665,
                    "pin": "ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 881,
                    "min_hold": 0,
                    "min_setup": 881,
                    "pin": "CASIN0"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 881,
                    "min_hold": 0,
                    "min_setup": 881,
                    "pin": "CASIN1"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 592,
                    "min_hold": 0,
                    "min_setup": 507,
                    "pin": "CEC"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 920,
                    "min_hold": 0,
                    "min_setup": 757,
                    "pin": "CECTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 592,
                    "min_hold": 0,
                    "min_setup": 507,
                    "pin": "CEO"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 880,
                    "min_hold": 0,
                    "min_setup": 803,
                    "pin": "CINPUT"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 493,
                    "min_hold": 0,
                    "min_setup": 439,
                    "pin": "LOAD"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 713,
                    "min_hold": 0,
                    "min_setup": 665,
                    "pin": "M9ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 939,
                    "min_hold": 0,
                    "min_setup": 933,
                    "pin": "PP"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 632,
                    "min_hold": 0,
                    "min_setup": 618,
                    "pin": "ROUNDEN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1120,
                    "min_hold": 0,
                    "min_setup": 1081,
                    "pin": "SFTCTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 491,
                    "min_hold": 0,
                    "min_setup": 488,
                    "pin": "SIGNEDI"
                }
            ]
        },
        "ACC54_CORE:ADDSUBSIGNREG2,CREG2,LOADREG1,LOADREG2,M9ADDSUBREG2": {
            "iopaths": [
                {
                    "from_pin": "CASIN0",
                    "maxv": 1046,
                    "minv": 616,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CASIN0",
                    "maxv": 1300,
                    "minv": 711,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "CASIN1",
                    "maxv": 1046,
                    "minv": 616,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CASIN1",
                    "maxv": 1300,
                    "minv": 711,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "PP",
                    "maxv": 1205,
                    "minv": 673,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "PP",
                    "maxv": 1495,
                    "minv": 896,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "ROUNDEN",
                    "maxv": 896,
                    "minv": 259,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "ROUNDEN",
                    "maxv": 1141,
                    "minv": 772,
                    "to_pin": "SUM1"
                },
                {
                    "from_pin": "SFTCTRL",
                    "maxv": 1816,
                    "minv": 1140,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "SFTCTRL",
                    "maxv": 1568,
                    "minv": 1087,
                    "to_pin": "SUM1"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 713,
                    "min_hold": 0,
                    "min_setup": 665,
                    "pin": "ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 824,
                    "min_hold": 0,
                    "min_setup": 714,
                    "pin": "CEC"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 920,
                    "min_hold": 0,
                    "min_setup": 757,
                    "pin": "CECTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 627,
                    "min_hold": 0,
                    "min_setup": 549,
                    "pin": "CINPUT"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 493,
                    "min_hold": 0,
                    "min_setup": 439,
                    "pin": "LOAD"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 713,
                    "min_hold": 0,
                    "min_setup": 665,
                    "pin": "M9ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 491,
                    "min_hold": 0,
                    "min_setup": 488,
                    "pin": "SIGNEDI"
                }
            ]
        },
        "ACC54_CORE:ADDSUBSIGNREG2,CREG2,LOADREG1,LOADREG2,M9ADDSUBREG2,OUTREG": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 543,
                    "minv": 428,
                    "to_pin": "SUM0"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 520,
                    "minv": 314,
                    "to_pin": "SUM1"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 713,
                    "min_hold": 0,
                    "min_setup": 665,
                    "pin": "ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 881,
                    "min_hold": 0,
                    "min_setup": 881,
                    "pin": "CASIN0"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 881,
                    "min_hold": 0,
                    "min_setup": 881,
                    "pin": "CASIN1"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 824,
                    "min_hold": 0,
                    "min_setup": 714,
                    "pin": "CEC"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 920,
                    "min_hold": 0,
                    "min_setup": 757,
                    "pin": "CECTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 592,
                    "min_hold": 0,
                    "min_setup": 507,
                    "pin": "CEO"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 627,
                    "min_hold": 0,
                    "min_setup": 549,
                    "pin": "CINPUT"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 493,
                    "min_hold": 0,
                    "min_setup": 439,
                    "pin": "LOAD"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 713,
                    "min_hold": 0,
                    "min_setup": 665,
                    "pin": "M9ADDSUB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 939,
                    "min_hold": 0,
                    "min_setup": 933,
                    "pin": "PP"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 632,
                    "min_hold": 0,
                    "min_setup": 618,
                    "pin": "ROUNDEN"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 1120,
                    "min_hold": 0,
                    "min_setup": 1081,
                    "pin": "SFTCTRL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 491,
                    "min_hold": 0,
                    "min_setup": 488,
                    "pin": "SIGNEDI"
                }
            ]
        },
        "DP16K_MODE": {
            "iopaths": [
                {
                    "from_pin": "CLKA",
                    "maxv": 2224,
                    "minv": 2224,
                    "to_pin": "DOA"
                },
                {
                    "from_pin": "CLKB",
                    "maxv": 2224,
                    "minv": 2224,
                    "to_pin": "DOB"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLKA",
                    "max_hold": 46,
                    "max_setup": 16,
                    "min_hold": 46,
                    "min_setup": 16,
                    "pin": "ADA_13_5"
                },
                {
                    "clock": "CLKA",
                    "max_hold": 70,
                    "max_setup": 220,
                    "min_hold": 70,
                    "min_setup": 220,
                    "pin": "ADA_4_0"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 72,
                    "max_setup": 0,
                    "min_hold": 72,
                    "min_setup": 0,
                    "pin": "ADB_13_5"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 92,
                    "max_setup": 187,
                    "min_hold": 92,
                    "min_setup": 187,
                    "pin": "ADB_4_0"
                },
                {
                    "clock": "CLKA",
                    "max_hold": 0,
                    "max_setup": 178,
                    "min_hold": 0,
                    "min_setup": 178,
                    "pin": "CEA"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 0,
                    "max_setup": 190,
                    "min_hold": 0,
                    "min_setup": 190,
                    "pin": "CEB"
                },
                {
                    "clock": "CLKA",
                    "max_hold": 0,
                    "max_setup": 177,
                    "min_hold": 0,
                    "min_setup": 177,
                    "pin": "CSA"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 0,
                    "max_setup": 190,
                    "min_hold": 0,
                    "min_setup": 190,
                    "pin": "CSB"
                },
                {
                    "clock": "CLKA",
                    "max_hold": 90,
                    "max_setup": 43,
                    "min_hold": 90,
                    "min_setup": 43,
                    "pin": "DIA"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 58,
                    "max_setup": 103,
                    "min_hold": 58,
                    "min_setup": 103,
                    "pin": "DIB"
                },
                {
                    "clock": "CLKA",
                    "max_hold": 103,
                    "max_setup": 15,
                    "min_hold": 103,
                    "min_setup": 15,
                    "pin": "RSTA"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 110,
                    "max_setup": 18,
                    "min_hold": 110,
                    "min_setup": 18,
                    "pin": "RSTB"
                },
                {
                    "clock": "CLKA",
                    "max_hold": 88,
                    "max_setup": 75,
                    "min_hold": 88,
                    "min_setup": 75,
                    "pin": "WEA"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 85,
                    "max_setup": 123,
                    "min_hold": 85,
                    "min_setup": 123,
                    "pin": "WEB"
                }
            ]
        },
        "FIFO16K_MODE": {
            "iopaths": [
                {
                    "from_pin": "CLKA",
                    "maxv": 989,
                    "minv": 989,
                    "to_pin": "AEMPTY"
                },
                {
                    "from_pin": "CLKA",
                    "maxv": 995,
                    "minv": 995,
                    "to_pin": "AFULL"
                },
                {
                    "from_pin": "CLKA",
                    "maxv": 987,
                    "minv": 987,
                    "to_pin": "EMPTYF"
                },
                {
                    "from_pin": "CLKA",
                    "maxv": 1006,
                    "minv": 1006,
                    "to_pin": "FULLF"
                },
                {
                    "from_pin": "CLKB",
                    "maxv": 1007,
                    "minv": 1007,
                    "to_pin": "AEMPTY"
                },
                {
                    "from_pin": "CLKB",
                    "maxv": 983,
                    "minv": 983,
                    "to_pin": "AFULL"
                },
                {
                    "from_pin": "CLKB",
                    "maxv": 2224,
                    "minv": 2224,
                    "to_pin": "DOA"
                },
                {
                    "from_pin": "CLKB",
                    "maxv": 2224,
                    "minv": 2224,
                    "to_pin": "DOB"
                },
                {
                    "from_pin": "CLKB",
                    "maxv": 1005,
                    "minv": 1005,
                    "to_pin": "EMPTYF"
                },
                {
                    "from_pin": "CLKB",
                    "maxv": 994,
                    "minv": 994,
                    "to_pin": "FULLF"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLKA",
                    "max_hold": 0,
                    "max_setup": 178,
                    "min_hold": 0,
                    "min_setup": 178,
                    "pin": "CEA"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 0,
                    "max_setup": 190,
                    "min_hold": 0,
                    "min_setup": 190,
                    "pin": "CEB"
                },
                {
                    "clock": "CLKA",
                    "max_hold": 0,
                    "max_setup": 177,
                    "min_hold": 0,
                    "min_setup": 177,
                    "pin": "CSA"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 0,
                    "max_setup": 190,
                    "min_hold": 0,
                    "min_setup": 190,
                    "pin": "CSB"
                },
                {
                    "clock": "CLKA",
                    "max_hold": 78,
                    "max_setup": 54,
                    "min_hold": 78,
                    "min_setup": 54,
                    "pin": "DIA"
                },
                {
                    "clock": "CLKA",
                    "max_hold": 78,
                    "max_setup": 8,
                    "min_hold": 78,
                    "min_setup": 8,
                    "pin": "DIB"
                },
                {
                    "clock": "CLKA",
                    "max_hold": 103,
                    "max_setup": 15,
                    "min_hold": 103,
                    "min_setup": 15,
                    "pin": "RSTA"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 102,
                    "max_setup": 16,
                    "min_hold": 102,
                    "min_setup": 16,
                    "pin": "RSTA"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 110,
                    "max_setup": 18,
                    "min_hold": 110,
                    "min_setup": 18,
                    "pin": "RSTB"
                }
            ]
        },
        "IOLOGIC:DELAY": {
            "iopaths": [
                {
                    "from_pin": "DI",
                    "maxv": 803,
                    "minv": 771,
                    "to_pin": "INDD"
                },
                {
                    "from_pin": "DIR",
                    "maxv": 246,
                    "minv": 245,
                    "to_pin": "COUT"
                },
                {
                    "from_pin": "LOAD_N",
                    "maxv": 639,
                    "minv": 637,
                    "to_pin": "COUT"
                },
                {
                    "from_pin": "MOVE",
                    "maxv": 501,
                    "minv": 499,
                    "to_pin": "COUT"
                }
            ],
            "setupholds": []
        },
        "IOLOGIC:IDDRX1": {
            "iopaths": [
                {
                    "from_pin": "SCLKIN",
                    "maxv": 456,
                    "minv": 436,
                    "to_pin": "RXDATA"
                }
            ],
            "setupholds": [
                {
                    "clock": "SCLKIN",
                    "max_hold": 0,
                    "max_setup": 452,
                    "min_hold": 0,
                    "min_setup": 34,
                    "pin": "DI"
                },
                {
                    "clock": "SCLKIN",
                    "max_hold": 105,
                    "max_setup": 0,
                    "min_hold": 99,
                    "min_setup": 0,
                    "pin": "RANK0UPDATE"
                },
                {
                    "clock": "SCLKIN",
                    "max_hold": 111,
                    "max_setup": 0,
                    "min_hold": 111,
                    "min_setup": 0,
                    "pin": "RANK1UPDATE"
                }
            ]
        },
        "IOLOGIC:IDDRXN": {
            "iopaths": [
                {
                    "from_pin": "SCLKIN",
                    "maxv": 460,
                    "minv": 408,
                    "to_pin": "RXDATA"
                }
            ],
            "setupholds": [
                {
                    "clock": "ECLK",
                    "max_hold": 0,
                    "max_setup": 480,
                    "min_hold": 0,
                    "min_setup": 62,
                    "pin": "DI"
                },
                {
                    "clock": "SCLKIN",
                    "max_hold": 0,
                    "max_setup": 0,
                    "min_hold": 0,
                    "min_setup": 0,
                    "pin": "ECLK"
                },
                {
                    "clock": "SCLKIN",
                    "max_hold": 105,
                    "max_setup": 0,
                    "min_hold": 99,
                    "min_setup": 0,
                    "pin": "RANK0UPDATE"
                },
                {
                    "clock": "SCLKIN",
                    "max_hold": 111,
                    "max_setup": 0,
                    "min_hold": 111,
                    "min_setup": 0,
                    "pin": "RANK1UPDATE"
                },
                {
                    "clock": "ECLK",
                    "max_hold": 132,
                    "max_setup": 0,
                    "min_hold": 127,
                    "min_setup": 0,
                    "pin": "WORDALIGN"
                }
            ]
        },
        "IOLOGIC:IREG": {
            "iopaths": [
                {
                    "from_pin": "LSRIN",
                    "maxv": 968,
                    "minv": 964,
                    "to_pin": "INFF"
                },
                {
                    "from_pin": "SCLKIN",
                    "maxv": 337,
                    "minv": 336,
                    "to_pin": "INFF"
                }
            ],
            "setupholds": [
                {
                    "clock": "SCLKIN",
                    "max_hold": 0,
                    "max_setup": 475,
                    "min_hold": 0,
                    "min_setup": 475,
                    "pin": "CEIN"
                },
                {
                    "clock": "SCLKIN",
                    "max_hold": 0,
                    "max_setup": 487,
                    "min_hold": 0,
                    "min_setup": 67,
                    "pin": "DI"
                },
                {
                    "clock": "SCLKIN",
                    "max_hold": 0,
                    "max_setup": 593,
                    "min_hold": 0,
                    "min_setup": 593,
                    "pin": "LSRIN"
                },
                {
                    "clock": "SCLKIN",
                    "max_hold": 105,
                    "max_setup": 0,
                    "min_hold": 99,
                    "min_setup": 0,
                    "pin": "RANK0UPDATE"
                },
                {
                    "clock": "SCLKIN",
                    "max_hold": 111,
                    "max_setup": 0,
                    "min_hold": 111,
                    "min_setup": 0,
                    "pin": "RANK1UPDATE"
                }
            ]
        },
        "IOLOGIC:ODDRX1": {
            "iopaths": [
                {
                    "from_pin": "SCLKOUT",
                    "maxv": 450,
                    "minv": 449,
                    "to_pin": "DOUT"
                }
            ],
            "setupholds": [
                {
                    "clock": "SCLKOUT",
                    "max_hold": 0,
                    "max_setup": 593,
                    "min_hold": 0,
                    "min_setup": 567,
                    "pin": "TXDATA"
                }
            ]
        },
        "IOLOGIC:ODDRX1:DELAYED": {
            "iopaths": [
                {
                    "from_pin": "SCLKOUT",
                    "maxv": 968,
                    "minv": 966,
                    "to_pin": "DOUT"
                }
            ],
            "setupholds": [
                {
                    "clock": "SCLKOUT",
                    "max_hold": 0,
                    "max_setup": 593,
                    "min_hold": 0,
                    "min_setup": 567,
                    "pin": "TXDATA"
                }
            ]
        },
        "IOLOGIC:ODDRXN": {
            "iopaths": [
                {
                    "from_pin": "ECLK",
                    "maxv": 527,
                    "minv": 471,
                    "to_pin": "DOUT"
                }
            ],
            "setupholds": [
                {
                    "clock": "ECLK",
                    "max_hold": 0,
                    "max_setup": 0,
                    "min_hold": 0,
                    "min_setup": 0,
                    "pin": "SCLKOUT"
                },
                {
                    "clock": "SCLKOUT",
                    "max_hold": 0,
                    "max_setup": 354,
                    "min_hold": 0,
                    "min_setup": 318,
                    "pin": "TXDATA"
                }
            ]
        },
        "IOLOGIC:ODDRXN:DELAYED": {
            "iopaths": [
                {
                    "from_pin": "ECLK",
                    "maxv": 1047,
                    "minv": 988,
                    "to_pin": "DOUT"
                }
            ],
            "setupholds": [
                {
                    "clock": "ECLK",
                    "max_hold": 0,
                    "max_setup": 0,
                    "min_hold": 0,
                    "min_setup": 0,
                    "pin": "SCLKOUT"
                },
                {
                    "clock": "SCLKOUT",
                    "max_hold": 0,
                    "max_setup": 350,
                    "min_hold": 0,
                    "min_setup": 318,
                    "pin": "TXDATA"
                }
            ]
        },
        "IOLOGIC:OREG": {
            "iopaths": [
                {
                    "from_pin": "LSROUT",
                    "maxv": 1147,
                    "minv": 1143,
                    "to_pin": "DOUT"
                },
                {
                    "from_pin": "LSROUT",
                    "maxv": 1148,
                    "minv": 1144,
                    "to_pin": "TOUT"
                },
                {
                    "from_pin": "SCLKOUT",
                    "maxv": 485,
                    "minv": 477,
                    "to_pin": "DOUT"
                },
                {
                    "from_pin": "SCLKOUT",
                    "maxv": 487,
                    "minv": 484,
                    "to_pin": "TOUT"
                }
            ],
            "setupholds": [
                {
                    "clock": "SCLKOUT",
                    "max_hold": 0,
                    "max_setup": 501,
                    "min_hold": 0,
                    "min_setup": 501,
                    "pin": "CEOUT"
                },
                {
                    "clock": "SCLKOUT",
                    "max_hold": 0,
                    "max_setup": 629,
                    "min_hold": 0,
                    "min_setup": 612,
                    "pin": "LSROUT"
                },
                {
                    "clock": "SCLKOUT",
                    "max_hold": 0,
                    "max_setup": 364,
                    "min_hold": 0,
                    "min_setup": 364,
                    "pin": "TSDATA0"
                },
                {
                    "clock": "SCLKOUT",
                    "max_hold": 0,
                    "max_setup": 373,
                    "min_hold": 0,
                    "min_setup": 373,
                    "pin": "TXDATA0"
                }
            ]
        },
        "IOLOGIC:OREG:DELAYED": {
            "iopaths": [
                {
                    "from_pin": "LSROUT",
                    "maxv": 1147,
                    "minv": 1143,
                    "to_pin": "DOUT"
                },
                {
                    "from_pin": "SCLKOUT",
                    "maxv": 1004,
                    "minv": 993,
                    "to_pin": "DOUT"
                }
            ],
            "setupholds": [
                {
                    "clock": "SCLKOUT",
                    "max_hold": 0,
                    "max_setup": 501,
                    "min_hold": 0,
                    "min_setup": 501,
                    "pin": "CEOUT"
                },
                {
                    "clock": "SCLKOUT",
                    "max_hold": 0,
                    "max_setup": 629,
                    "min_hold": 0,
                    "min_setup": 612,
                    "pin": "LSROUT"
                },
                {
                    "clock": "SCLKOUT",
                    "max_hold": 0,
                    "max_setup": 373,
                    "min_hold": 0,
                    "min_setup": 373,
                    "pin": "TXDATA0"
                }
            ]
        },
        "MULT18X36_CORE": {
            "iopaths": [
                {
                    "from_pin": "PH36",
                    "maxv": 591,
                    "minv": 45,
                    "to_pin": "P72"
                },
                {
                    "from_pin": "PL36",
                    "maxv": 583,
                    "minv": 194,
                    "to_pin": "P72"
                },
                {
                    "from_pin": "ROUNDEN",
                    "maxv": 372,
                    "minv": 201,
                    "to_pin": "P72"
                },
                {
                    "from_pin": "SFTCTRL",
                    "maxv": 372,
                    "minv": 201,
                    "to_pin": "P72"
                },
                {
                    "from_pin": "SGNED18H",
                    "maxv": 786,
                    "minv": 780,
                    "to_pin": "P72"
                },
                {
                    "from_pin": "SGNED18L",
                    "maxv": 663,
                    "minv": 510,
                    "to_pin": "P72"
                }
            ],
            "setupholds": []
        },
        "MULT18_CORE": {
            "iopaths": [
                {
                    "from_pin": "ARH",
                    "maxv": 1369,
                    "minv": 1125,
                    "to_pin": "P36"
                },
                {
                    "from_pin": "ARHSIGN",
                    "maxv": 1323,
                    "minv": 1125,
                    "to_pin": "P36"
                },
                {
                    "from_pin": "ARHSIGN",
                    "maxv": 101,
                    "minv": 87,
                    "to_pin": "SIGNED18"
                },
                {
                    "from_pin": "ARL",
                    "maxv": 1345,
                    "minv": 1094,
                    "to_pin": "P36"
                },
                {
                    "from_pin": "BRH",
                    "maxv": 1309,
                    "minv": 1057,
                    "to_pin": "P36"
                },
                {
                    "from_pin": "BRHSIGN",
                    "maxv": 1308,
                    "minv": 1106,
                    "to_pin": "P36"
                },
                {
                    "from_pin": "BRHSIGN",
                    "maxv": 95,
                    "minv": 83,
                    "to_pin": "SIGNED18"
                },
                {
                    "from_pin": "BRL",
                    "maxv": 1369,
                    "minv": 1125,
                    "to_pin": "P36"
                },
                {
                    "from_pin": "PH18",
                    "maxv": 789,
                    "minv": 275,
                    "to_pin": "P36"
                },
                {
                    "from_pin": "PL18",
                    "maxv": 798,
                    "minv": 159,
                    "to_pin": "P36"
                },
                {
                    "from_pin": "PL18",
                    "maxv": 786,
                    "minv": 780,
                    "to_pin": "SIGNED18"
                },
                {
                    "from_pin": "ROUNDEN",
                    "maxv": 466,
                    "minv": 263,
                    "to_pin": "P36"
                },
                {
                    "from_pin": "SFTCTRL",
                    "maxv": 2107,
                    "minv": 2089,
                    "to_pin": "P36"
                }
            ],
            "setupholds": []
        },
        "MULT36_CORE": {
            "iopaths": [
                {
                    "from_pin": "PH72",
                    "maxv": 358,
                    "minv": 136,
                    "to_pin": "PMH72"
                },
                {
                    "from_pin": "PH72",
                    "maxv": 358,
                    "minv": 136,
                    "to_pin": "PML72"
                },
                {
                    "from_pin": "PL72",
                    "maxv": 369,
                    "minv": 0,
                    "to_pin": "PMH72"
                },
                {
                    "from_pin": "PL72",
                    "maxv": 369,
                    "minv": 0,
                    "to_pin": "PML72"
                }
            ],
            "setupholds": []
        },
        "MULT9_CORE": {
            "iopaths": [
                {
                    "from_pin": "A",
                    "maxv": 265,
                    "minv": 175,
                    "to_pin": "AO"
                },
                {
                    "from_pin": "A",
                    "maxv": 168,
                    "minv": 123,
                    "to_pin": "AR"
                },
                {
                    "from_pin": "A",
                    "maxv": 837,
                    "minv": 303,
                    "to_pin": "P18"
                },
                {
                    "from_pin": "ASIGNED",
                    "maxv": 247,
                    "minv": 217,
                    "to_pin": "AOSIGNED"
                },
                {
                    "from_pin": "ASIGNED",
                    "maxv": 136,
                    "minv": 128,
                    "to_pin": "ARSIGNED"
                },
                {
                    "from_pin": "ASIGNED",
                    "maxv": 821,
                    "minv": 576,
                    "to_pin": "P18"
                },
                {
                    "from_pin": "BR",
                    "maxv": 119,
                    "minv": 89,
                    "to_pin": "BO"
                },
                {
                    "from_pin": "BR",
                    "maxv": 200,
                    "minv": 103,
                    "to_pin": "P18"
                },
                {
                    "from_pin": "BRSIGNED",
                    "maxv": 95,
                    "minv": 89,
                    "to_pin": "BOSIGNED"
                },
                {
                    "from_pin": "BRSIGNED",
                    "maxv": 819,
                    "minv": 586,
                    "to_pin": "P18"
                }
            ],
            "setupholds": []
        },
        "MULT9_CORE:REGA1": {
            "iopaths": [
                {
                    "from_pin": "BR",
                    "maxv": 119,
                    "minv": 89,
                    "to_pin": "BO"
                },
                {
                    "from_pin": "BR",
                    "maxv": 200,
                    "minv": 103,
                    "to_pin": "P18"
                },
                {
                    "from_pin": "BRSIGNED",
                    "maxv": 95,
                    "minv": 89,
                    "to_pin": "BOSIGNED"
                },
                {
                    "from_pin": "BRSIGNED",
                    "maxv": 819,
                    "minv": 586,
                    "to_pin": "P18"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 604,
                    "minv": 373,
                    "to_pin": "AO"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 449,
                    "minv": 436,
                    "to_pin": "AOSIGNED"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 535,
                    "minv": 338,
                    "to_pin": "AR"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 346,
                    "minv": 339,
                    "to_pin": "ARSIGNED"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 1175,
                    "minv": 501,
                    "to_pin": "P18"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 479,
                    "min_hold": 0,
                    "min_setup": 386,
                    "pin": "A"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 517,
                    "min_hold": 0,
                    "min_setup": 418,
                    "pin": "ASIGNED"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 734,
                    "min_hold": 0,
                    "min_setup": 695,
                    "pin": "CEA"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 744,
                    "min_hold": 0,
                    "min_setup": 476,
                    "pin": "RSTA"
                }
            ]
        },
        "OXIDE_COMB:CCU2": {
            "iopaths": [
                {
                    "from_pin": "A0",
                    "maxv": 136,
                    "minv": 115,
                    "to_pin": "F0"
                },
                {
                    "from_pin": "A0",
                    "maxv": 274,
                    "minv": 246,
                    "to_pin": "F1"
                },
                {
                    "from_pin": "A0",
                    "maxv": 202,
                    "minv": 153,
                    "to_pin": "FCO"
                },
                {
                    "from_pin": "A1",
                    "maxv": 136,
                    "minv": 115,
                    "to_pin": "F1"
                },
                {
                    "from_pin": "A1",
                    "maxv": 202,
                    "minv": 153,
                    "to_pin": "FCO"
                },
                {
                    "from_pin": "B0",
                    "maxv": 136,
                    "minv": 115,
                    "to_pin": "F0"
                },
                {
                    "from_pin": "B0",
                    "maxv": 274,
                    "minv": 246,
                    "to_pin": "F1"
                },
                {
                    "from_pin": "B0",
                    "maxv": 202,
                    "minv": 153,
                    "to_pin": "FCO"
                },
                {
                    "from_pin": "B1",
                    "maxv": 136,
                    "minv": 115,
                    "to_pin": "F1"
                },
                {
                    "from_pin": "B1",
                    "maxv": 202,
                    "minv": 153,
                    "to_pin": "FCO"
                },
                {
                    "from_pin": "C0",
                    "maxv": 136,
                    "minv": 115,
                    "to_pin": "F0"
                },
                {
                    "from_pin": "C0",
                    "maxv": 274,
                    "minv": 246,
                    "to_pin": "F1"
                },
                {
                    "from_pin": "C0",
                    "maxv": 202,
                    "minv": 153,
                    "to_pin": "FCO"
                },
                {
                    "from_pin": "C1",
                    "maxv": 136,
                    "minv": 115,
                    "to_pin": "F1"
                },
                {
                    "from_pin": "C1",
                    "maxv": 202,
                    "minv": 153,
                    "to_pin": "FCO"
                },
                {
                    "from_pin": "D0",
                    "maxv": 136,
                    "minv": 115,
                    "to_pin": "F0"
                },
                {
                    "from_pin": "D0",
                    "maxv": 274,
                    "minv": 246,
                    "to_pin": "F1"
                },
                {
                    "from_pin": "D0",
                    "maxv": 202,
                    "minv": 153,
                    "to_pin": "FCO"
                },
                {
                    "from_pin": "D1",
                    "maxv": 136,
                    "minv": 115,
                    "to_pin": "F1"
                },
                {
                    "from_pin": "D1",
                    "maxv": 202,
                    "minv": 153,
                    "to_pin": "FCO"
                },
                {
                    "from_pin": "FCI",
                    "maxv": 129,
                    "minv": 104,
                    "to_pin": "F0"
                },
                {
                    "from_pin": "FCI",
                    "maxv": 174,
                    "minv": 143,
                    "to_pin": "F1"
                },
                {
                    "from_pin": "FCI",
                    "maxv": 34,
                    "minv": 30,
                    "to_pin": "FCO"
                }
            ],
            "setupholds": []
        },
        "OXIDE_COMB:DPRAM": {
            "iopaths": [
                {
                    "from_pin": "A",
                    "maxv": 136,
                    "minv": 115,
                    "to_pin": "F"
                },
                {
                    "from_pin": "B",
                    "maxv": 136,
                    "minv": 115,
                    "to_pin": "F"
                },
                {
                    "from_pin": "C",
                    "maxv": 136,
                    "minv": 115,
                    "to_pin": "F"
                },
                {
                    "from_pin": "D",
                    "maxv": 136,
                    "minv": 115,
                    "to_pin": "F"
                },
                {
                    "from_pin": "WDI",
                    "maxv": 637,
                    "minv": 555,
                    "to_pin": "F"
                }
            ],
            "setupholds": []
        },
        "OXIDE_COMB:LUT4": {
            "iopaths": [
                {
                    "from_pin": "A",
                    "maxv": 136,
                    "minv": 115,
                    "to_pin": "F"
                },
                {
                    "from_pin": "B",
                    "maxv": 136,
                    "minv": 115,
                    "to_pin": "F"
                },
                {
                    "from_pin": "C",
                    "maxv": 136,
                    "minv": 115,
                    "to_pin": "F"
                },
                {
                    "from_pin": "D",
                    "maxv": 136,
                    "minv": 115,
                    "to_pin": "F"
                }
            ],
            "setupholds": []
        },
        "OXIDE_COMB:WIDEFN9": {
            "iopaths": [
                {
                    "from_pin": "A",
                    "maxv": 173,
                    "minv": 153,
                    "to_pin": "OFX"
                },
                {
                    "from_pin": "B",
                    "maxv": 174,
                    "minv": 152,
                    "to_pin": "OFX"
                },
                {
                    "from_pin": "C",
                    "maxv": 172,
                    "minv": 152,
                    "to_pin": "OFX"
                },
                {
                    "from_pin": "D",
                    "maxv": 174,
                    "minv": 148,
                    "to_pin": "OFX"
                },
                {
                    "from_pin": "F1",
                    "maxv": 59,
                    "minv": 18,
                    "to_pin": "OFX"
                },
                {
                    "from_pin": "SEL",
                    "maxv": 100,
                    "minv": 82,
                    "to_pin": "OFX"
                }
            ],
            "setupholds": []
        },
        "OXIDE_FF:PPP:ASYNC": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 195,
                    "minv": 174,
                    "to_pin": "Q"
                },
                {
                    "from_pin": "LSR",
                    "maxv": 367,
                    "minv": 338,
                    "to_pin": "Q"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 127,
                    "min_hold": 0,
                    "min_setup": 127,
                    "pin": "CE"
                },
                {
                    "clock": "CLK",
                    "max_hold": 115,
                    "max_setup": 0,
                    "min_hold": 109,
                    "min_setup": 0,
                    "pin": "DI"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 258,
                    "min_hold": 0,
                    "min_setup": 258,
                    "pin": "LSR"
                },
                {
                    "clock": "CLK",
                    "max_hold": 98,
                    "max_setup": 0,
                    "min_hold": 94,
                    "min_setup": 0,
                    "pin": "M"
                }
            ]
        },
        "OXIDE_FF:PPP:SYNC": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 195,
                    "minv": 174,
                    "to_pin": "Q"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 127,
                    "min_hold": 0,
                    "min_setup": 127,
                    "pin": "CE"
                },
                {
                    "clock": "CLK",
                    "max_hold": 115,
                    "max_setup": 0,
                    "min_hold": 109,
                    "min_setup": 0,
                    "pin": "DI"
                },
                {
                    "clock": "CLK",
                    "max_hold": 29,
                    "max_setup": 136,
                    "min_hold": 29,
                    "min_setup": 134,
                    "pin": "LSR"
                },
                {
                    "clock": "CLK",
                    "max_hold": 98,
                    "max_setup": 0,
                    "min_hold": 94,
                    "min_setup": 0,
                    "pin": "M"
                }
            ]
        },
        "PDP16K_MODE": {
            "iopaths": [
                {
                    "from_pin": "CLKB",
                    "maxv": 2224,
                    "minv": 2224,
                    "to_pin": "DOA"
                },
                {
                    "from_pin": "CLKB",
                    "maxv": 2224,
                    "minv": 2224,
                    "to_pin": "DOB"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLKA",
                    "max_hold": 46,
                    "max_setup": 16,
                    "min_hold": 46,
                    "min_setup": 16,
                    "pin": "ADA_13_5"
                },
                {
                    "clock": "CLKA",
                    "max_hold": 70,
                    "max_setup": 220,
                    "min_hold": 70,
                    "min_setup": 220,
                    "pin": "ADA_4_0"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 72,
                    "max_setup": 0,
                    "min_hold": 72,
                    "min_setup": 0,
                    "pin": "ADB_13_5"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 92,
                    "max_setup": 187,
                    "min_hold": 92,
                    "min_setup": 187,
                    "pin": "ADB_4_0"
                },
                {
                    "clock": "CLKA",
                    "max_hold": 0,
                    "max_setup": 178,
                    "min_hold": 0,
                    "min_setup": 178,
                    "pin": "CEA"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 0,
                    "max_setup": 190,
                    "min_hold": 0,
                    "min_setup": 190,
                    "pin": "CEB"
                },
                {
                    "clock": "CLKA",
                    "max_hold": 0,
                    "max_setup": 177,
                    "min_hold": 0,
                    "min_setup": 177,
                    "pin": "CSA"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 0,
                    "max_setup": 190,
                    "min_hold": 0,
                    "min_setup": 190,
                    "pin": "CSB"
                },
                {
                    "clock": "CLKA",
                    "max_hold": 78,
                    "max_setup": 54,
                    "min_hold": 78,
                    "min_setup": 54,
                    "pin": "DIA"
                },
                {
                    "clock": "CLKA",
                    "max_hold": 78,
                    "max_setup": 8,
                    "min_hold": 78,
                    "min_setup": 8,
                    "pin": "DIB"
                },
                {
                    "clock": "CLKA",
                    "max_hold": 103,
                    "max_setup": 15,
                    "min_hold": 103,
                    "min_setup": 15,
                    "pin": "RSTA"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 102,
                    "max_setup": 16,
                    "min_hold": 102,
                    "min_setup": 16,
                    "pin": "RSTA"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 110,
                    "max_setup": 18,
                    "min_hold": 110,
                    "min_setup": 18,
                    "pin": "RSTB"
                }
            ]
        },
        "PDPSC16K_MODE": {
            "iopaths": [
                {
                    "from_pin": "CLKB",
                    "maxv": 1403,
                    "minv": 1403,
                    "to_pin": "DOA"
                },
                {
                    "from_pin": "CLKB",
                    "maxv": 1281,
                    "minv": 1281,
                    "to_pin": "DOB"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLKA",
                    "max_hold": 46,
                    "max_setup": 16,
                    "min_hold": 46,
                    "min_setup": 16,
                    "pin": "ADA_13_5"
                },
                {
                    "clock": "CLKA",
                    "max_hold": 70,
                    "max_setup": 220,
                    "min_hold": 70,
                    "min_setup": 220,
                    "pin": "ADA_4_0"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 72,
                    "max_setup": 0,
                    "min_hold": 72,
                    "min_setup": 0,
                    "pin": "ADB_13_5"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 92,
                    "max_setup": 187,
                    "min_hold": 92,
                    "min_setup": 187,
                    "pin": "ADB_4_0"
                },
                {
                    "clock": "CLKA",
                    "max_hold": 0,
                    "max_setup": 178,
                    "min_hold": 0,
                    "min_setup": 178,
                    "pin": "CEA"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 0,
                    "max_setup": 190,
                    "min_hold": 0,
                    "min_setup": 190,
                    "pin": "CEB"
                },
                {
                    "clock": "CLKA",
                    "max_hold": 0,
                    "max_setup": 177,
                    "min_hold": 0,
                    "min_setup": 177,
                    "pin": "CSA"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 0,
                    "max_setup": 190,
                    "min_hold": 0,
                    "min_setup": 190,
                    "pin": "CSB"
                },
                {
                    "clock": "CLKA",
                    "max_hold": 78,
                    "max_setup": 54,
                    "min_hold": 78,
                    "min_setup": 54,
                    "pin": "DIA"
                },
                {
                    "clock": "CLKA",
                    "max_hold": 78,
                    "max_setup": 8,
                    "min_hold": 78,
                    "min_setup": 8,
                    "pin": "DIB"
                },
                {
                    "clock": "CLKA",
                    "max_hold": 103,
                    "max_setup": 15,
                    "min_hold": 103,
                    "min_setup": 15,
                    "pin": "RSTA"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 102,
                    "max_setup": 16,
                    "min_hold": 102,
                    "min_setup": 16,
                    "pin": "RSTA"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 110,
                    "max_setup": 18,
                    "min_hold": 110,
                    "min_setup": 18,
                    "pin": "RSTB"
                }
            ]
        },
        "PIO:HSTL15D_I": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 340,
                    "minv": 294,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 3314,
                    "minv": 2890,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 4439,
                    "minv": 3049,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:HSTL15_I": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 340,
                    "minv": 294,
                    "to_pin": "PADDI"
                }
            ],
            "setupholds": []
        },
        "PIO:HSTL15_I:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 340,
                    "minv": 294,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 1224,
                    "minv": 1155,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 4434,
                    "minv": 1122,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:HSTL15_I:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 340,
                    "minv": 294,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 3314,
                    "minv": 2890,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 4439,
                    "minv": 3049,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:HSUL12": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 343,
                    "minv": 333,
                    "to_pin": "PADDI"
                }
            ],
            "setupholds": []
        },
        "PIO:HSUL12:DRIVE_4:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 343,
                    "minv": 333,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 834,
                    "minv": 757,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 2465,
                    "minv": 1686,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:HSUL12:DRIVE_4:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 343,
                    "minv": 333,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 2172,
                    "minv": 2070,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 4925,
                    "minv": 2177,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:HSUL12:DRIVE_8:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 343,
                    "minv": 333,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 725,
                    "minv": 671,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 3120,
                    "minv": 1071,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:HSUL12:DRIVE_8:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 343,
                    "minv": 333,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 2080,
                    "minv": 1994,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 3725,
                    "minv": 2790,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:HSUL12D": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 343,
                    "minv": 333,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 2080,
                    "minv": 1994,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 3725,
                    "minv": 2790,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS10": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 883,
                    "minv": 757,
                    "to_pin": "PADDI"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS10H": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 326,
                    "minv": 323,
                    "to_pin": "PADDI"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS10H:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 326,
                    "minv": 323,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 786,
                    "minv": 760,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 4124,
                    "minv": 1027,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS10H:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 326,
                    "minv": 323,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 3279,
                    "minv": 2471,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 4138,
                    "minv": 2606,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS10H:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 326,
                    "minv": 323,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 5541,
                    "minv": 4352,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 5210,
                    "minv": 3588,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS10R": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 321,
                    "minv": 310,
                    "to_pin": "PADDI"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS12": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 817,
                    "minv": 779,
                    "to_pin": "PADDI"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS12:DRIVE_2:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 817,
                    "minv": 779,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 2284,
                    "minv": 2225,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 7773,
                    "minv": 1333,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS12:DRIVE_2:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 817,
                    "minv": 779,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 4631,
                    "minv": 3677,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 8283,
                    "minv": 1355,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS12:DRIVE_2:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 817,
                    "minv": 779,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 9860,
                    "minv": 6166,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 13167,
                    "minv": 1369,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS12:DRIVE_4:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 817,
                    "minv": 779,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 1587,
                    "minv": 1525,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 3293,
                    "minv": 2072,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS12:DRIVE_4:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 817,
                    "minv": 779,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 3969,
                    "minv": 3182,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 5545,
                    "minv": 3061,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS12:DRIVE_4:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 817,
                    "minv": 779,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 8557,
                    "minv": 5067,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 10397,
                    "minv": 3075,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS12H": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 315,
                    "minv": 299,
                    "to_pin": "PADDI"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS12H:DRIVE_2:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "PADDO",
                    "maxv": 1175,
                    "minv": 1027,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS12H:DRIVE_2:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 315,
                    "minv": 299,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 6165,
                    "minv": 2582,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 8657,
                    "minv": 2020,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS12H:DRIVE_2:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "PADDO",
                    "maxv": 10764,
                    "minv": 4560,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS12H:DRIVE_4:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 315,
                    "minv": 299,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 829,
                    "minv": 769,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 4086,
                    "minv": 1628,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS12H:DRIVE_4:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 315,
                    "minv": 299,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 3471,
                    "minv": 3015,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 4613,
                    "minv": 3652,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS12H:DRIVE_4:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 315,
                    "minv": 299,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 5826,
                    "minv": 5418,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 7676,
                    "minv": 3653,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS12H:DRIVE_8:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 315,
                    "minv": 299,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 663,
                    "minv": 627,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 2316,
                    "minv": 1086,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS12H:DRIVE_8:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 315,
                    "minv": 299,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 2906,
                    "minv": 2620,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 3779,
                    "minv": 2095,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS12H:DRIVE_8:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 315,
                    "minv": 299,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 4965,
                    "minv": 4746,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 6564,
                    "minv": 2095,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS15": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1051,
                    "minv": 977,
                    "to_pin": "PADDI"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS15:DRIVE_2:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1051,
                    "minv": 977,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 2462,
                    "minv": 2127,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 15226,
                    "minv": 2778,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS15:DRIVE_2:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1051,
                    "minv": 977,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 3854,
                    "minv": 3684,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 15241,
                    "minv": 4348,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS15:DRIVE_2:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1051,
                    "minv": 977,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 7133,
                    "minv": 6539,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 15227,
                    "minv": 7141,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS15:DRIVE_4:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1051,
                    "minv": 977,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 1649,
                    "minv": 1620,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 3299,
                    "minv": 1901,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS15:DRIVE_4:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1051,
                    "minv": 977,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 3295,
                    "minv": 3167,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 4316,
                    "minv": 3022,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS15:DRIVE_4:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1051,
                    "minv": 977,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 6045,
                    "minv": 5376,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 7911,
                    "minv": 3026,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS15H": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 504,
                    "minv": 422,
                    "to_pin": "PADDI"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS15H:DRIVE_2:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "PADDO",
                    "maxv": 1311,
                    "minv": 1215,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS15H:DRIVE_2:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "PADDO",
                    "maxv": 6574,
                    "minv": 3543,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS15H:DRIVE_4:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 504,
                    "minv": 422,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 898,
                    "minv": 804,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 3929,
                    "minv": 1502,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS15H:DRIVE_4:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 504,
                    "minv": 422,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 3710,
                    "minv": 2496,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 4449,
                    "minv": 3024,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS15H:DRIVE_8:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 504,
                    "minv": 422,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 690,
                    "minv": 622,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 2193,
                    "minv": 1028,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS15H:DRIVE_8:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 504,
                    "minv": 422,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 3096,
                    "minv": 2617,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 3643,
                    "minv": 2132,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS15H:DRIVE_8:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 504,
                    "minv": 422,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 5282,
                    "minv": 4598,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 6276,
                    "minv": 2132,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1052,
                    "minv": 1018,
                    "to_pin": "PADDI"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18:DRIVE_2:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1052,
                    "minv": 1018,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 2650,
                    "minv": 2423,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 11359,
                    "minv": 1064,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18:DRIVE_2:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1052,
                    "minv": 1018,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 4032,
                    "minv": 3733,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 11363,
                    "minv": 1065,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18:DRIVE_2:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1052,
                    "minv": 1018,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 6840,
                    "minv": 6773,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 11362,
                    "minv": 1057,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18:DRIVE_4:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1052,
                    "minv": 1018,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 1723,
                    "minv": 1675,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 3316,
                    "minv": 2078,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18:DRIVE_4:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1052,
                    "minv": 1018,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 3386,
                    "minv": 2996,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 4173,
                    "minv": 3168,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18:DRIVE_4:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1052,
                    "minv": 1018,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 5656,
                    "minv": 5292,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 6926,
                    "minv": 3169,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18:DRIVE_50RS:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1052,
                    "minv": 1018,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 1268,
                    "minv": 1188,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 1969,
                    "minv": 1193,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18:DRIVE_50RS:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1052,
                    "minv": 1018,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 2497,
                    "minv": 2278,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 3085,
                    "minv": 1195,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18:DRIVE_50RS:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1052,
                    "minv": 1018,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 3954,
                    "minv": 3631,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 4944,
                    "minv": 1197,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18:DRIVE_8:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1052,
                    "minv": 1018,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 1301,
                    "minv": 1236,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 2026,
                    "minv": 1659,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18:DRIVE_8:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1052,
                    "minv": 1018,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 2520,
                    "minv": 2432,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 3206,
                    "minv": 1842,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18:DRIVE_8:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1052,
                    "minv": 1018,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 4019,
                    "minv": 3891,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 5004,
                    "minv": 1844,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18H": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 419,
                    "minv": 416,
                    "to_pin": "PADDI"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18H:DRIVE_12:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "PADDO",
                    "maxv": 670,
                    "minv": 583,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18H:DRIVE_12:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 419,
                    "minv": 416,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 2940,
                    "minv": 2508,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 3578,
                    "minv": 1771,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18H:DRIVE_2:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "PADDO",
                    "maxv": 1453,
                    "minv": 1212,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18H:DRIVE_2:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "PADDO",
                    "maxv": 6933,
                    "minv": 3734,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18H:DRIVE_2:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 419,
                    "minv": 416,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 12058,
                    "minv": 6623,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 15364,
                    "minv": 2446,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18H:DRIVE_4:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 419,
                    "minv": 416,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 972,
                    "minv": 836,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 4380,
                    "minv": 1738,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18H:DRIVE_4:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 419,
                    "minv": 416,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 3922,
                    "minv": 2742,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 4881,
                    "minv": 3403,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18H:DRIVE_4:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 419,
                    "minv": 416,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 6594,
                    "minv": 4666,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 8029,
                    "minv": 4326,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18H:DRIVE_50RS:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "PADDO",
                    "maxv": 734,
                    "minv": 670,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18H:DRIVE_50RS:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 419,
                    "minv": 416,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 3280,
                    "minv": 3182,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 5488,
                    "minv": 3448,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18H:DRIVE_50RS:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 419,
                    "minv": 416,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 5578,
                    "minv": 5440,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 6463,
                    "minv": 5244,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18H:DRIVE_8:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 419,
                    "minv": 416,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 725,
                    "minv": 670,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 2432,
                    "minv": 1133,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS18H:DRIVE_8:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "PADDO",
                    "maxv": 5565,
                    "minv": 5439,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS25": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1073,
                    "minv": 994,
                    "to_pin": "PADDI"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS25:DRIVE_10:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1073,
                    "minv": 994,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 1366,
                    "minv": 1355,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 2226,
                    "minv": 1147,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS25:DRIVE_10:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1073,
                    "minv": 994,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 3719,
                    "minv": 3440,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 3918,
                    "minv": 1018,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS25:DRIVE_10:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1073,
                    "minv": 994,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 7711,
                    "minv": 5886,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 6975,
                    "minv": 1013,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS25:DRIVE_2:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1073,
                    "minv": 994,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 3185,
                    "minv": 2992,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 18415,
                    "minv": 3240,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS25:DRIVE_2:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1073,
                    "minv": 994,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 7294,
                    "minv": 6282,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 16026,
                    "minv": 7349,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS25:DRIVE_2:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1073,
                    "minv": 994,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 13404,
                    "minv": 12916,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 16108,
                    "minv": 7108,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS25:DRIVE_4:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1073,
                    "minv": 994,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 2006,
                    "minv": 1846,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 4087,
                    "minv": 2227,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS25:DRIVE_4:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1073,
                    "minv": 994,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 6051,
                    "minv": 5813,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 5958,
                    "minv": 3228,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS25:DRIVE_4:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1073,
                    "minv": 994,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 12115,
                    "minv": 9896,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 11368,
                    "minv": 3234,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS25:DRIVE_50RS:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1073,
                    "minv": 994,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 1348,
                    "minv": 1347,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 2217,
                    "minv": 1226,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS25:DRIVE_50RS:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1073,
                    "minv": 994,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 3716,
                    "minv": 3541,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 3897,
                    "minv": 1117,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS25:DRIVE_50RS:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1073,
                    "minv": 994,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 8096,
                    "minv": 5830,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 6889,
                    "minv": 1111,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS25:DRIVE_8:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1073,
                    "minv": 994,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 1501,
                    "minv": 1441,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 2349,
                    "minv": 1821,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS25:DRIVE_8:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1073,
                    "minv": 994,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 4167,
                    "minv": 3666,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 4047,
                    "minv": 1976,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS25:DRIVE_8:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1073,
                    "minv": 994,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 8011,
                    "minv": 6768,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 6697,
                    "minv": 1975,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS33": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1033,
                    "minv": 952,
                    "to_pin": "PADDI"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS33:DRIVE_12:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1033,
                    "minv": 952,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 1451,
                    "minv": 1381,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 2559,
                    "minv": 1773,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS33:DRIVE_12:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1033,
                    "minv": 952,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 4340,
                    "minv": 3463,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 4670,
                    "minv": 1647,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS33:DRIVE_12:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1033,
                    "minv": 952,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 7218,
                    "minv": 6997,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 7879,
                    "minv": 1653,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS33:DRIVE_2:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1033,
                    "minv": 952,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 3671,
                    "minv": 2872,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 27016,
                    "minv": 4542,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS33:DRIVE_2:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1033,
                    "minv": 952,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 8204,
                    "minv": 6363,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 25150,
                    "minv": 5132,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS33:DRIVE_2:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1033,
                    "minv": 952,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 14843,
                    "minv": 13703,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 24417,
                    "minv": 3725,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS33:DRIVE_4:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1033,
                    "minv": 952,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 2214,
                    "minv": 1956,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 4723,
                    "minv": 2787,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS33:DRIVE_4:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1033,
                    "minv": 952,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 6877,
                    "minv": 5210,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 7234,
                    "minv": 3738,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS33:DRIVE_4:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1033,
                    "minv": 952,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 11369,
                    "minv": 10878,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 12109,
                    "minv": 3737,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS33:DRIVE_50RS:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1033,
                    "minv": 952,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 1285,
                    "minv": 1232,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 2295,
                    "minv": 1655,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS33:DRIVE_50RS:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1033,
                    "minv": 952,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 3341,
                    "minv": 2616,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 3681,
                    "minv": 1562,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS33:DRIVE_50RS:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1033,
                    "minv": 952,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 5991,
                    "minv": 5332,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 6063,
                    "minv": 1561,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS33:DRIVE_8:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1033,
                    "minv": 952,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 1590,
                    "minv": 1442,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 2650,
                    "minv": 2090,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS33:DRIVE_8:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1033,
                    "minv": 952,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 4813,
                    "minv": 3605,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 5080,
                    "minv": 2215,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVCMOS33:DRIVE_8:SLEWRATE_SLOW": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 1033,
                    "minv": 952,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 7881,
                    "minv": 7410,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 8432,
                    "minv": 2214,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:LVDS": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 327,
                    "minv": 323,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 611,
                    "minv": 608,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:SLVS": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 329,
                    "minv": 327,
                    "to_pin": "PADDI"
                }
            ],
            "setupholds": []
        },
        "PIO:SSTL135D_I": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 345,
                    "minv": 333,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 2879,
                    "minv": 2388,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 5691,
                    "minv": 2882,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:SSTL135_I": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 345,
                    "minv": 333,
                    "to_pin": "PADDI"
                }
            ],
            "setupholds": []
        },
        "PIO:SSTL135_I:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 345,
                    "minv": 333,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 1188,
                    "minv": 1107,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 5685,
                    "minv": 1374,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:SSTL135_I:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 345,
                    "minv": 333,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 2879,
                    "minv": 2388,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 5691,
                    "minv": 2882,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:SSTL15D_I": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 340,
                    "minv": 329,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 2926,
                    "minv": 2530,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 6063,
                    "minv": 2936,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:SSTL15_I": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 340,
                    "minv": 329,
                    "to_pin": "PADDI"
                }
            ],
            "setupholds": []
        },
        "PIO:SSTL15_I:SLEWRATE_FAST": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 340,
                    "minv": 329,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 1222,
                    "minv": 1155,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 6060,
                    "minv": 1336,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:SSTL15_I:SLEWRATE_MED": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 340,
                    "minv": 329,
                    "to_pin": "PADDI"
                },
                {
                    "from_pin": "PADDO",
                    "maxv": 2926,
                    "minv": 2530,
                    "to_pin": "IOPAD"
                },
                {
                    "from_pin": "PADDT",
                    "maxv": 6063,
                    "minv": 2936,
                    "to_pin": "IOPAD"
                }
            ],
            "setupholds": []
        },
        "PIO:SUBLVDS": {
            "iopaths": [
                {
                    "from_pin": "IOPAD",
                    "maxv": 338,
                    "minv": 332,
                    "to_pin": "PADDI"
                }
            ],
            "setupholds": []
        },
        "PREADD9_CORE": {
            "iopaths": [
                {
                    "from_pin": "B",
                    "maxv": 416,
                    "minv": 129,
                    "to_pin": "BR"
                },
                {
                    "from_pin": "B",
                    "maxv": 233,
                    "minv": 129,
                    "to_pin": "BRSO"
                },
                {
                    "from_pin": "B",
                    "maxv": 406,
                    "minv": 321,
                    "to_pin": "PRCASOUT"
                },
                {
                    "from_pin": "BSIGNED",
                    "maxv": 300,
                    "minv": 266,
                    "to_pin": "BRSIGNED"
                },
                {
                    "from_pin": "BSIGNED",
                    "maxv": 233,
                    "minv": 211,
                    "to_pin": "BRSOSGND"
                },
                {
                    "from_pin": "C",
                    "maxv": 723,
                    "minv": 330,
                    "to_pin": "BR"
                },
                {
                    "from_pin": "C",
                    "maxv": 723,
                    "minv": 330,
                    "to_pin": "BRSIGNED"
                },
                {
                    "from_pin": "C",
                    "maxv": 380,
                    "minv": 238,
                    "to_pin": "PRCASOUT"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 272,
                    "minv": 248,
                    "to_pin": "BLSO"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 268,
                    "minv": 248,
                    "to_pin": "BLSOSGND"
                }
            ],
            "setupholds": []
        },
        "PREADD9_CORE:BYPASS,REGBL": {
            "iopaths": [
                {
                    "from_pin": "B",
                    "maxv": 258,
                    "minv": 236,
                    "to_pin": "BR"
                },
                {
                    "from_pin": "B",
                    "maxv": 233,
                    "minv": 129,
                    "to_pin": "BRSO"
                },
                {
                    "from_pin": "BSIGNED",
                    "maxv": 300,
                    "minv": 263,
                    "to_pin": "BRSIGNED"
                },
                {
                    "from_pin": "BSIGNED",
                    "maxv": 233,
                    "minv": 211,
                    "to_pin": "BRSOSGND"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 272,
                    "minv": 248,
                    "to_pin": "BLSO"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 268,
                    "minv": 248,
                    "to_pin": "BLSOSGND"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 473,
                    "min_hold": 0,
                    "min_setup": 373,
                    "pin": "BLS1"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 466,
                    "min_hold": 0,
                    "min_setup": 386,
                    "pin": "BLSS1"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 733,
                    "min_hold": 0,
                    "min_setup": 604,
                    "pin": "RSTCL"
                }
            ]
        },
        "PREADD9_CORE:BYPASS,REGBL,REGBR0": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 272,
                    "minv": 248,
                    "to_pin": "BLSO"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 268,
                    "minv": 248,
                    "to_pin": "BLSOSGND"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 591,
                    "minv": 335,
                    "to_pin": "BR"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 479,
                    "minv": 458,
                    "to_pin": "BRSIGNED"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 515,
                    "minv": 335,
                    "to_pin": "BRSO"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 411,
                    "minv": 405,
                    "to_pin": "BRSOSGND"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 531,
                    "min_hold": 0,
                    "min_setup": 449,
                    "pin": "B"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 473,
                    "min_hold": 0,
                    "min_setup": 373,
                    "pin": "BLS1"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 466,
                    "min_hold": 0,
                    "min_setup": 386,
                    "pin": "BLSS1"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 474,
                    "min_hold": 0,
                    "min_setup": 397,
                    "pin": "BSIGNED"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 802,
                    "min_hold": 0,
                    "min_setup": 773,
                    "pin": "CEB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 863,
                    "min_hold": 0,
                    "min_setup": 604,
                    "pin": "RSTB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 733,
                    "min_hold": 0,
                    "min_setup": 604,
                    "pin": "RSTCL"
                }
            ]
        },
        "PREADD9_CORE:REGBL": {
            "iopaths": [
                {
                    "from_pin": "B",
                    "maxv": 416,
                    "minv": 129,
                    "to_pin": "BR"
                },
                {
                    "from_pin": "B",
                    "maxv": 233,
                    "minv": 129,
                    "to_pin": "BRSO"
                },
                {
                    "from_pin": "B",
                    "maxv": 406,
                    "minv": 321,
                    "to_pin": "PRCASOUT"
                },
                {
                    "from_pin": "BSIGNED",
                    "maxv": 300,
                    "minv": 266,
                    "to_pin": "BRSIGNED"
                },
                {
                    "from_pin": "BSIGNED",
                    "maxv": 233,
                    "minv": 211,
                    "to_pin": "BRSOSGND"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 272,
                    "minv": 248,
                    "to_pin": "BLSO"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 268,
                    "minv": 248,
                    "to_pin": "BLSOSGND"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 389,
                    "minv": 373,
                    "to_pin": "BRSIGNED"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 592,
                    "minv": 572,
                    "to_pin": "PRCASOUT"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 564,
                    "min_hold": 0,
                    "min_setup": 410,
                    "pin": "C"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 588,
                    "min_hold": 0,
                    "min_setup": 580,
                    "pin": "CECL"
                }
            ]
        },
        "PREADD9_CORE:REGBL,REGBR0": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 272,
                    "minv": 248,
                    "to_pin": "BLSO"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 268,
                    "minv": 248,
                    "to_pin": "BLSOSGND"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 702,
                    "minv": 335,
                    "to_pin": "BR"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 479,
                    "minv": 459,
                    "to_pin": "BRSIGNED"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 515,
                    "minv": 335,
                    "to_pin": "BRSO"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 411,
                    "minv": 405,
                    "to_pin": "BRSOSGND"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 689,
                    "minv": 689,
                    "to_pin": "PRCASOUT"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 531,
                    "min_hold": 0,
                    "min_setup": 449,
                    "pin": "B"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 474,
                    "min_hold": 0,
                    "min_setup": 397,
                    "pin": "BSIGNED"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 564,
                    "min_hold": 0,
                    "min_setup": 410,
                    "pin": "C"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 802,
                    "min_hold": 0,
                    "min_setup": 773,
                    "pin": "CEB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 588,
                    "min_hold": 0,
                    "min_setup": 580,
                    "pin": "CECL"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 863,
                    "min_hold": 0,
                    "min_setup": 604,
                    "pin": "RSTB"
                }
            ]
        },
        "PREADD9_CORE:REGBR0": {
            "iopaths": [
                {
                    "from_pin": "C",
                    "maxv": 723,
                    "minv": 330,
                    "to_pin": "BR"
                },
                {
                    "from_pin": "C",
                    "maxv": 723,
                    "minv": 330,
                    "to_pin": "BRSIGNED"
                },
                {
                    "from_pin": "C",
                    "maxv": 380,
                    "minv": 238,
                    "to_pin": "PRCASOUT"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 272,
                    "minv": 248,
                    "to_pin": "BLSO"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 268,
                    "minv": 248,
                    "to_pin": "BLSOSGND"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 702,
                    "minv": 335,
                    "to_pin": "BR"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 479,
                    "minv": 459,
                    "to_pin": "BRSIGNED"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 515,
                    "minv": 335,
                    "to_pin": "BRSO"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 411,
                    "minv": 405,
                    "to_pin": "BRSOSGND"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 689,
                    "minv": 689,
                    "to_pin": "PRCASOUT"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 531,
                    "min_hold": 0,
                    "min_setup": 449,
                    "pin": "B"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 474,
                    "min_hold": 0,
                    "min_setup": 397,
                    "pin": "BSIGNED"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 802,
                    "min_hold": 0,
                    "min_setup": 773,
                    "pin": "CEB"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 863,
                    "min_hold": 0,
                    "min_setup": 604,
                    "pin": "RSTB"
                }
            ]
        },
        "RAMW": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 0,
                    "minv": 0,
                    "to_pin": "WDO0"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 0,
                    "minv": 0,
                    "to_pin": "WDO1"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 0,
                    "minv": 0,
                    "to_pin": "WDO2"
                },
                {
                    "from_pin": "CLK",
                    "maxv": 0,
                    "minv": 0,
                    "to_pin": "WDO3"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 211,
                    "max_setup": 0,
                    "min_hold": 189,
                    "min_setup": 0,
                    "pin": "A0"
                },
                {
                    "clock": "CLK",
                    "max_hold": 195,
                    "max_setup": 0,
                    "min_hold": 173,
                    "min_setup": 0,
                    "pin": "A1"
                },
                {
                    "clock": "CLK",
                    "max_hold": 211,
                    "max_setup": 0,
                    "min_hold": 189,
                    "min_setup": 0,
                    "pin": "B0"
                },
                {
                    "clock": "CLK",
                    "max_hold": 195,
                    "max_setup": 0,
                    "min_hold": 173,
                    "min_setup": 0,
                    "pin": "B1"
                },
                {
                    "clock": "CLK",
                    "max_hold": 211,
                    "max_setup": 0,
                    "min_hold": 189,
                    "min_setup": 0,
                    "pin": "C0"
                },
                {
                    "clock": "CLK",
                    "max_hold": 195,
                    "max_setup": 0,
                    "min_hold": 173,
                    "min_setup": 0,
                    "pin": "C1"
                },
                {
                    "clock": "CLK",
                    "max_hold": 211,
                    "max_setup": 0,
                    "min_hold": 189,
                    "min_setup": 0,
                    "pin": "D0"
                },
                {
                    "clock": "CLK",
                    "max_hold": 195,
                    "max_setup": 0,
                    "min_hold": 173,
                    "min_setup": 0,
                    "pin": "D1"
                }
            ]
        },
        "REG18_CORE": {
            "iopaths": [
                {
                    "from_pin": "PM",
                    "maxv": 102,
                    "minv": 86,
                    "to_pin": "PP"
                }
            ],
            "setupholds": []
        },
        "REG18_CORE:REG": {
            "iopaths": [
                {
                    "from_pin": "CLK",
                    "maxv": 299,
                    "minv": 259,
                    "to_pin": "PP"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 681,
                    "min_hold": 0,
                    "min_setup": 649,
                    "pin": "CEP"
                },
                {
                    "clock": "CLK",
                    "max_hold": 0,
                    "max_setup": 403,
                    "min_hold": 0,
                    "min_setup": 338,
                    "pin": "PM"
                }
            ]
        },
        "SIOLOGIC:DELAY": {
            "iopaths": [
                {
                    "from_pin": "DI",
                    "maxv": 1262,
                    "minv": 1257,
                    "to_pin": "INDD"
                }
            ],
            "setupholds": []
        },
        "SIOLOGIC:IDDRX1": {
            "iopaths": [
                {
                    "from_pin": "SCLKIN",
                    "maxv": 405,
                    "minv": 402,
                    "to_pin": "RXDATA"
                }
            ],
            "setupholds": [
                {
                    "clock": "SCLKIN",
                    "max_hold": 0,
                    "max_setup": 979,
                    "min_hold": 0,
                    "min_setup": 199,
                    "pin": "DI"
                }
            ]
        },
        "SIOLOGIC:IREG": {
            "iopaths": [
                {
                    "from_pin": "LSRIN",
                    "maxv": 468,
                    "minv": 466,
                    "to_pin": "INFF"
                },
                {
                    "from_pin": "SCLKIN",
                    "maxv": 322,
                    "minv": 321,
                    "to_pin": "INFF"
                }
            ],
            "setupholds": [
                {
                    "clock": "SCLKIN",
                    "max_hold": 0,
                    "max_setup": 95,
                    "min_hold": 0,
                    "min_setup": 95,
                    "pin": "CEIN"
                },
                {
                    "clock": "SCLKIN",
                    "max_hold": 0,
                    "max_setup": 1015,
                    "min_hold": 0,
                    "min_setup": 236,
                    "pin": "DI"
                },
                {
                    "clock": "SCLKIN",
                    "max_hold": 0,
                    "max_setup": 210,
                    "min_hold": 0,
                    "min_setup": 142,
                    "pin": "LSRIN"
                }
            ]
        },
        "SIOLOGIC:ODDRX1": {
            "iopaths": [
                {
                    "from_pin": "SCLKOUT",
                    "maxv": 0,
                    "minv": 0,
                    "to_pin": "DOUT"
                }
            ],
            "setupholds": [
                {
                    "clock": "SCLKOUT",
                    "max_hold": 0,
                    "max_setup": 0,
                    "min_hold": 0,
                    "min_setup": 0,
                    "pin": "TXDATA"
                }
            ]
        },
        "SIOLOGIC:ODDRX1:DELAYED": {
            "iopaths": [
                {
                    "from_pin": "SCLKOUT",
                    "maxv": 0,
                    "minv": 0,
                    "to_pin": "DOUT"
                }
            ],
            "setupholds": [
                {
                    "clock": "SCLKOUT",
                    "max_hold": 0,
                    "max_setup": 0,
                    "min_hold": 0,
                    "min_setup": 0,
                    "pin": "TXDATA"
                }
            ]
        },
        "SIOLOGIC:OREG": {
            "iopaths": [
                {
                    "from_pin": "LSROUT",
                    "maxv": 0,
                    "minv": 0,
                    "to_pin": "DOUT"
                },
                {
                    "from_pin": "LSROUT",
                    "maxv": 0,
                    "minv": 0,
                    "to_pin": "TOUT"
                },
                {
                    "from_pin": "SCLKOUT",
                    "maxv": 0,
                    "minv": 0,
                    "to_pin": "DOUT"
                },
                {
                    "from_pin": "SCLKOUT",
                    "maxv": 0,
                    "minv": 0,
                    "to_pin": "TOUT"
                }
            ],
            "setupholds": [
                {
                    "clock": "SCLKOUT",
                    "max_hold": 0,
                    "max_setup": 0,
                    "min_hold": 0,
                    "min_setup": 0,
                    "pin": "CEOUT"
                },
                {
                    "clock": "SCLKOUT",
                    "max_hold": 0,
                    "max_setup": 150,
                    "min_hold": 0,
                    "min_setup": 0,
                    "pin": "LSROUT"
                },
                {
                    "clock": "SCLKOUT",
                    "max_hold": 0,
                    "max_setup": 0,
                    "min_hold": 0,
                    "min_setup": 0,
                    "pin": "TSDATA0"
                },
                {
                    "clock": "SCLKOUT",
                    "max_hold": 0,
                    "max_setup": 0,
                    "min_hold": 0,
                    "min_setup": 0,
                    "pin": "TXDATA0"
                }
            ]
        },
        "SIOLOGIC:OREG:DELAYED": {
            "iopaths": [
                {
                    "from_pin": "LSROUT",
                    "maxv": 0,
                    "minv": 0,
                    "to_pin": "DOUT"
                },
                {
                    "from_pin": "SCLKOUT",
                    "maxv": 0,
                    "minv": 0,
                    "to_pin": "DOUT"
                },
                {
                    "from_pin": "SCLKOUT",
                    "maxv": 0,
                    "minv": 0,
                    "to_pin": "TOUT"
                }
            ],
            "setupholds": [
                {
                    "clock": "SCLKOUT",
                    "max_hold": 0,
                    "max_setup": 0,
                    "min_hold": 0,
                    "min_setup": 0,
                    "pin": "CEOUT"
                },
                {
                    "clock": "SCLKOUT",
                    "max_hold": 0,
                    "max_setup": 150,
                    "min_hold": 0,
                    "min_setup": 0,
                    "pin": "LSROUT"
                },
                {
                    "clock": "SCLKOUT",
                    "max_hold": 0,
                    "max_setup": 0,
                    "min_hold": 0,
                    "min_setup": 0,
                    "pin": "TSDATA0"
                },
                {
                    "clock": "SCLKOUT",
                    "max_hold": 0,
                    "max_setup": 0,
                    "min_hold": 0,
                    "min_setup": 0,
                    "pin": "TXDATA0"
                }
            ]
        },
        "SP16K_MODE": {
            "iopaths": [
                {
                    "from_pin": "CLKB",
                    "maxv": 1281,
                    "minv": 1281,
                    "to_pin": "DOB"
                }
            ],
            "setupholds": [
                {
                    "clock": "CLKB",
                    "max_hold": 72,
                    "max_setup": 0,
                    "min_hold": 72,
                    "min_setup": 0,
                    "pin": "ADB_13_5"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 92,
                    "max_setup": 187,
                    "min_hold": 92,
                    "min_setup": 187,
                    "pin": "ADB_4_0"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 0,
                    "max_setup": 190,
                    "min_hold": 0,
                    "min_setup": 190,
                    "pin": "CEB"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 0,
                    "max_setup": 190,
                    "min_hold": 0,
                    "min_setup": 190,
                    "pin": "CSB"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 58,
                    "max_setup": 103,
                    "min_hold": 58,
                    "min_setup": 103,
                    "pin": "DIB"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 110,
                    "max_setup": 18,
                    "min_hold": 110,
                    "min_setup": 18,
                    "pin": "RSTB"
                },
                {
                    "clock": "CLKB",
                    "max_hold": 85,
                    "max_setup": 123,
                    "min_hold": 85,
                    "min_setup": 123,
                    "pin": "WEB"
                }
            ]
        }
    }
}