
ELEC3300_Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012018  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001eb0  080121a8  080121a8  000221a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08014058  08014058  000300ec  2**0
                  CONTENTS
  4 .ARM          00000008  08014058  08014058  00024058  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08014060  08014060  000300ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08014060  08014060  00024060  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08014064  08014064  00024064  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000ec  20000000  08014068  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000300ec  2**0
                  CONTENTS
 10 .bss          00007f10  200000ec  200000ec  000300ec  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20007ffc  20007ffc  000300ec  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000300ec  2**0
                  CONTENTS, READONLY
 13 .debug_info   00027242  00000000  00000000  0003011c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005cc6  00000000  00000000  0005735e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001fe0  00000000  00000000  0005d028  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028330  00000000  00000000  0005f008  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002a336  00000000  00000000  00087338  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dbbd8  00000000  00000000  000b166e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0018d246  2**0
                  CONTENTS, READONLY
 20 .debug_ranges 00001d88  00000000  00000000  0018d298  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000093c8  00000000  00000000  0018f020  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000ec 	.word	0x200000ec
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08012190 	.word	0x08012190

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000f0 	.word	0x200000f0
 80001cc:	08012190 	.word	0x08012190

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295
 8000c5c:	f000 b974 	b.w	8000f48 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	4604      	mov	r4, r0
 8000c80:	468e      	mov	lr, r1
 8000c82:	2b00      	cmp	r3, #0
 8000c84:	d14d      	bne.n	8000d22 <__udivmoddi4+0xaa>
 8000c86:	428a      	cmp	r2, r1
 8000c88:	4694      	mov	ip, r2
 8000c8a:	d969      	bls.n	8000d60 <__udivmoddi4+0xe8>
 8000c8c:	fab2 f282 	clz	r2, r2
 8000c90:	b152      	cbz	r2, 8000ca8 <__udivmoddi4+0x30>
 8000c92:	fa01 f302 	lsl.w	r3, r1, r2
 8000c96:	f1c2 0120 	rsb	r1, r2, #32
 8000c9a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c9e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ca2:	ea41 0e03 	orr.w	lr, r1, r3
 8000ca6:	4094      	lsls	r4, r2
 8000ca8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cac:	0c21      	lsrs	r1, r4, #16
 8000cae:	fbbe f6f8 	udiv	r6, lr, r8
 8000cb2:	fa1f f78c 	uxth.w	r7, ip
 8000cb6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cba:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cbe:	fb06 f107 	mul.w	r1, r6, r7
 8000cc2:	4299      	cmp	r1, r3
 8000cc4:	d90a      	bls.n	8000cdc <__udivmoddi4+0x64>
 8000cc6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cca:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cce:	f080 811f 	bcs.w	8000f10 <__udivmoddi4+0x298>
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	f240 811c 	bls.w	8000f10 <__udivmoddi4+0x298>
 8000cd8:	3e02      	subs	r6, #2
 8000cda:	4463      	add	r3, ip
 8000cdc:	1a5b      	subs	r3, r3, r1
 8000cde:	b2a4      	uxth	r4, r4
 8000ce0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000ce4:	fb08 3310 	mls	r3, r8, r0, r3
 8000ce8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cec:	fb00 f707 	mul.w	r7, r0, r7
 8000cf0:	42a7      	cmp	r7, r4
 8000cf2:	d90a      	bls.n	8000d0a <__udivmoddi4+0x92>
 8000cf4:	eb1c 0404 	adds.w	r4, ip, r4
 8000cf8:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cfc:	f080 810a 	bcs.w	8000f14 <__udivmoddi4+0x29c>
 8000d00:	42a7      	cmp	r7, r4
 8000d02:	f240 8107 	bls.w	8000f14 <__udivmoddi4+0x29c>
 8000d06:	4464      	add	r4, ip
 8000d08:	3802      	subs	r0, #2
 8000d0a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d0e:	1be4      	subs	r4, r4, r7
 8000d10:	2600      	movs	r6, #0
 8000d12:	b11d      	cbz	r5, 8000d1c <__udivmoddi4+0xa4>
 8000d14:	40d4      	lsrs	r4, r2
 8000d16:	2300      	movs	r3, #0
 8000d18:	e9c5 4300 	strd	r4, r3, [r5]
 8000d1c:	4631      	mov	r1, r6
 8000d1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d22:	428b      	cmp	r3, r1
 8000d24:	d909      	bls.n	8000d3a <__udivmoddi4+0xc2>
 8000d26:	2d00      	cmp	r5, #0
 8000d28:	f000 80ef 	beq.w	8000f0a <__udivmoddi4+0x292>
 8000d2c:	2600      	movs	r6, #0
 8000d2e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d32:	4630      	mov	r0, r6
 8000d34:	4631      	mov	r1, r6
 8000d36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3a:	fab3 f683 	clz	r6, r3
 8000d3e:	2e00      	cmp	r6, #0
 8000d40:	d14a      	bne.n	8000dd8 <__udivmoddi4+0x160>
 8000d42:	428b      	cmp	r3, r1
 8000d44:	d302      	bcc.n	8000d4c <__udivmoddi4+0xd4>
 8000d46:	4282      	cmp	r2, r0
 8000d48:	f200 80f9 	bhi.w	8000f3e <__udivmoddi4+0x2c6>
 8000d4c:	1a84      	subs	r4, r0, r2
 8000d4e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d52:	2001      	movs	r0, #1
 8000d54:	469e      	mov	lr, r3
 8000d56:	2d00      	cmp	r5, #0
 8000d58:	d0e0      	beq.n	8000d1c <__udivmoddi4+0xa4>
 8000d5a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d5e:	e7dd      	b.n	8000d1c <__udivmoddi4+0xa4>
 8000d60:	b902      	cbnz	r2, 8000d64 <__udivmoddi4+0xec>
 8000d62:	deff      	udf	#255	; 0xff
 8000d64:	fab2 f282 	clz	r2, r2
 8000d68:	2a00      	cmp	r2, #0
 8000d6a:	f040 8092 	bne.w	8000e92 <__udivmoddi4+0x21a>
 8000d6e:	eba1 010c 	sub.w	r1, r1, ip
 8000d72:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d76:	fa1f fe8c 	uxth.w	lr, ip
 8000d7a:	2601      	movs	r6, #1
 8000d7c:	0c20      	lsrs	r0, r4, #16
 8000d7e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d82:	fb07 1113 	mls	r1, r7, r3, r1
 8000d86:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d8a:	fb0e f003 	mul.w	r0, lr, r3
 8000d8e:	4288      	cmp	r0, r1
 8000d90:	d908      	bls.n	8000da4 <__udivmoddi4+0x12c>
 8000d92:	eb1c 0101 	adds.w	r1, ip, r1
 8000d96:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d9a:	d202      	bcs.n	8000da2 <__udivmoddi4+0x12a>
 8000d9c:	4288      	cmp	r0, r1
 8000d9e:	f200 80cb 	bhi.w	8000f38 <__udivmoddi4+0x2c0>
 8000da2:	4643      	mov	r3, r8
 8000da4:	1a09      	subs	r1, r1, r0
 8000da6:	b2a4      	uxth	r4, r4
 8000da8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dac:	fb07 1110 	mls	r1, r7, r0, r1
 8000db0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000db4:	fb0e fe00 	mul.w	lr, lr, r0
 8000db8:	45a6      	cmp	lr, r4
 8000dba:	d908      	bls.n	8000dce <__udivmoddi4+0x156>
 8000dbc:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dc4:	d202      	bcs.n	8000dcc <__udivmoddi4+0x154>
 8000dc6:	45a6      	cmp	lr, r4
 8000dc8:	f200 80bb 	bhi.w	8000f42 <__udivmoddi4+0x2ca>
 8000dcc:	4608      	mov	r0, r1
 8000dce:	eba4 040e 	sub.w	r4, r4, lr
 8000dd2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000dd6:	e79c      	b.n	8000d12 <__udivmoddi4+0x9a>
 8000dd8:	f1c6 0720 	rsb	r7, r6, #32
 8000ddc:	40b3      	lsls	r3, r6
 8000dde:	fa22 fc07 	lsr.w	ip, r2, r7
 8000de2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000de6:	fa20 f407 	lsr.w	r4, r0, r7
 8000dea:	fa01 f306 	lsl.w	r3, r1, r6
 8000dee:	431c      	orrs	r4, r3
 8000df0:	40f9      	lsrs	r1, r7
 8000df2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000df6:	fa00 f306 	lsl.w	r3, r0, r6
 8000dfa:	fbb1 f8f9 	udiv	r8, r1, r9
 8000dfe:	0c20      	lsrs	r0, r4, #16
 8000e00:	fa1f fe8c 	uxth.w	lr, ip
 8000e04:	fb09 1118 	mls	r1, r9, r8, r1
 8000e08:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e0c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e10:	4288      	cmp	r0, r1
 8000e12:	fa02 f206 	lsl.w	r2, r2, r6
 8000e16:	d90b      	bls.n	8000e30 <__udivmoddi4+0x1b8>
 8000e18:	eb1c 0101 	adds.w	r1, ip, r1
 8000e1c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e20:	f080 8088 	bcs.w	8000f34 <__udivmoddi4+0x2bc>
 8000e24:	4288      	cmp	r0, r1
 8000e26:	f240 8085 	bls.w	8000f34 <__udivmoddi4+0x2bc>
 8000e2a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e2e:	4461      	add	r1, ip
 8000e30:	1a09      	subs	r1, r1, r0
 8000e32:	b2a4      	uxth	r4, r4
 8000e34:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e38:	fb09 1110 	mls	r1, r9, r0, r1
 8000e3c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e40:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e44:	458e      	cmp	lr, r1
 8000e46:	d908      	bls.n	8000e5a <__udivmoddi4+0x1e2>
 8000e48:	eb1c 0101 	adds.w	r1, ip, r1
 8000e4c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e50:	d26c      	bcs.n	8000f2c <__udivmoddi4+0x2b4>
 8000e52:	458e      	cmp	lr, r1
 8000e54:	d96a      	bls.n	8000f2c <__udivmoddi4+0x2b4>
 8000e56:	3802      	subs	r0, #2
 8000e58:	4461      	add	r1, ip
 8000e5a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e5e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e62:	eba1 010e 	sub.w	r1, r1, lr
 8000e66:	42a1      	cmp	r1, r4
 8000e68:	46c8      	mov	r8, r9
 8000e6a:	46a6      	mov	lr, r4
 8000e6c:	d356      	bcc.n	8000f1c <__udivmoddi4+0x2a4>
 8000e6e:	d053      	beq.n	8000f18 <__udivmoddi4+0x2a0>
 8000e70:	b15d      	cbz	r5, 8000e8a <__udivmoddi4+0x212>
 8000e72:	ebb3 0208 	subs.w	r2, r3, r8
 8000e76:	eb61 010e 	sbc.w	r1, r1, lr
 8000e7a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e7e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e82:	40f1      	lsrs	r1, r6
 8000e84:	431f      	orrs	r7, r3
 8000e86:	e9c5 7100 	strd	r7, r1, [r5]
 8000e8a:	2600      	movs	r6, #0
 8000e8c:	4631      	mov	r1, r6
 8000e8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e92:	f1c2 0320 	rsb	r3, r2, #32
 8000e96:	40d8      	lsrs	r0, r3
 8000e98:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e9c:	fa21 f303 	lsr.w	r3, r1, r3
 8000ea0:	4091      	lsls	r1, r2
 8000ea2:	4301      	orrs	r1, r0
 8000ea4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ea8:	fa1f fe8c 	uxth.w	lr, ip
 8000eac:	fbb3 f0f7 	udiv	r0, r3, r7
 8000eb0:	fb07 3610 	mls	r6, r7, r0, r3
 8000eb4:	0c0b      	lsrs	r3, r1, #16
 8000eb6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000eba:	fb00 f60e 	mul.w	r6, r0, lr
 8000ebe:	429e      	cmp	r6, r3
 8000ec0:	fa04 f402 	lsl.w	r4, r4, r2
 8000ec4:	d908      	bls.n	8000ed8 <__udivmoddi4+0x260>
 8000ec6:	eb1c 0303 	adds.w	r3, ip, r3
 8000eca:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ece:	d22f      	bcs.n	8000f30 <__udivmoddi4+0x2b8>
 8000ed0:	429e      	cmp	r6, r3
 8000ed2:	d92d      	bls.n	8000f30 <__udivmoddi4+0x2b8>
 8000ed4:	3802      	subs	r0, #2
 8000ed6:	4463      	add	r3, ip
 8000ed8:	1b9b      	subs	r3, r3, r6
 8000eda:	b289      	uxth	r1, r1
 8000edc:	fbb3 f6f7 	udiv	r6, r3, r7
 8000ee0:	fb07 3316 	mls	r3, r7, r6, r3
 8000ee4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ee8:	fb06 f30e 	mul.w	r3, r6, lr
 8000eec:	428b      	cmp	r3, r1
 8000eee:	d908      	bls.n	8000f02 <__udivmoddi4+0x28a>
 8000ef0:	eb1c 0101 	adds.w	r1, ip, r1
 8000ef4:	f106 38ff 	add.w	r8, r6, #4294967295
 8000ef8:	d216      	bcs.n	8000f28 <__udivmoddi4+0x2b0>
 8000efa:	428b      	cmp	r3, r1
 8000efc:	d914      	bls.n	8000f28 <__udivmoddi4+0x2b0>
 8000efe:	3e02      	subs	r6, #2
 8000f00:	4461      	add	r1, ip
 8000f02:	1ac9      	subs	r1, r1, r3
 8000f04:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f08:	e738      	b.n	8000d7c <__udivmoddi4+0x104>
 8000f0a:	462e      	mov	r6, r5
 8000f0c:	4628      	mov	r0, r5
 8000f0e:	e705      	b.n	8000d1c <__udivmoddi4+0xa4>
 8000f10:	4606      	mov	r6, r0
 8000f12:	e6e3      	b.n	8000cdc <__udivmoddi4+0x64>
 8000f14:	4618      	mov	r0, r3
 8000f16:	e6f8      	b.n	8000d0a <__udivmoddi4+0x92>
 8000f18:	454b      	cmp	r3, r9
 8000f1a:	d2a9      	bcs.n	8000e70 <__udivmoddi4+0x1f8>
 8000f1c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f20:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f24:	3801      	subs	r0, #1
 8000f26:	e7a3      	b.n	8000e70 <__udivmoddi4+0x1f8>
 8000f28:	4646      	mov	r6, r8
 8000f2a:	e7ea      	b.n	8000f02 <__udivmoddi4+0x28a>
 8000f2c:	4620      	mov	r0, r4
 8000f2e:	e794      	b.n	8000e5a <__udivmoddi4+0x1e2>
 8000f30:	4640      	mov	r0, r8
 8000f32:	e7d1      	b.n	8000ed8 <__udivmoddi4+0x260>
 8000f34:	46d0      	mov	r8, sl
 8000f36:	e77b      	b.n	8000e30 <__udivmoddi4+0x1b8>
 8000f38:	3b02      	subs	r3, #2
 8000f3a:	4461      	add	r1, ip
 8000f3c:	e732      	b.n	8000da4 <__udivmoddi4+0x12c>
 8000f3e:	4630      	mov	r0, r6
 8000f40:	e709      	b.n	8000d56 <__udivmoddi4+0xde>
 8000f42:	4464      	add	r4, ip
 8000f44:	3802      	subs	r0, #2
 8000f46:	e742      	b.n	8000dce <__udivmoddi4+0x156>

08000f48 <__aeabi_idiv0>:
 8000f48:	4770      	bx	lr
 8000f4a:	bf00      	nop

08000f4c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b082      	sub	sp, #8
 8000f50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
  ApplicationTypeDef last_Appli_state = Appli_state;
 8000f52:	4b39      	ldr	r3, [pc, #228]	; (8001038 <main+0xec>)
 8000f54:	781b      	ldrb	r3, [r3, #0]
 8000f56:	71fb      	strb	r3, [r7, #7]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f58:	f004 fc26 	bl	80057a8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f5c:	f000 f87a 	bl	8001054 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f60:	f000 fa34 	bl	80013cc <MX_GPIO_Init>
  MX_DMA_Init();
 8000f64:	f000 fa0a 	bl	800137c <MX_DMA_Init>
  MX_I2C1_Init();
 8000f68:	f000 f8f2 	bl	8001150 <MX_I2C1_Init>
  MX_I2S3_Init();
 8000f6c:	f000 f91e 	bl	80011ac <MX_I2S3_Init>
  MX_USART2_UART_Init();
 8000f70:	f000 f9da 	bl	8001328 <MX_USART2_UART_Init>
  MX_USB_HOST_Init();
 8000f74:	f00d fed4 	bl	800ed20 <MX_USB_HOST_Init>
  MX_SPI2_Init();
 8000f78:	f000 f946 	bl	8001208 <MX_SPI2_Init>
  MX_CRC_Init();
 8000f7c:	f000 f8d4 	bl	8001128 <MX_CRC_Init>
  MX_TIM3_Init();
 8000f80:	f000 f978 	bl	8001274 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  synth_init();
 8000f84:	f000 ffb8 	bl	8001ef8 <synth_init>
  Displ_Init(Displ_Orientat_0);			// initialize display controller - set orientation parameter as per your needs
 8000f88:	2000      	movs	r0, #0
 8000f8a:	f001 ff61 	bl	8002e50 <Displ_Init>
  Displ_CLS(BLACK);						// clear the screen - BLACK or any other color you prefer
 8000f8e:	2000      	movs	r0, #0
 8000f90:	f002 f8f8 	bl	8003184 <Displ_CLS>
  Displ_BackLight('I');  					// initialize backlight
 8000f94:	2049      	movs	r0, #73	; 0x49
 8000f96:	f002 fff9 	bl	8003f8c <Displ_BackLight>
  InitMenu();
 8000f9a:	f003 f84b 	bl	8004034 <InitMenu>
  /* USER CODE BEGIN WHILE */
  while (1)
  {

    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8000f9e:	f00d fee5 	bl	800ed6c <MX_USB_HOST_Process>

    /* USER CODE BEGIN 3 */


    if(last_Appli_state != Appli_state) {
 8000fa2:	4b25      	ldr	r3, [pc, #148]	; (8001038 <main+0xec>)
 8000fa4:	781b      	ldrb	r3, [r3, #0]
 8000fa6:	79fa      	ldrb	r2, [r7, #7]
 8000fa8:	429a      	cmp	r2, r3
 8000faa:	d00a      	beq.n	8000fc2 <main+0x76>
      last_Appli_state = Appli_state;
 8000fac:	4b22      	ldr	r3, [pc, #136]	; (8001038 <main+0xec>)
 8000fae:	781b      	ldrb	r3, [r3, #0]
 8000fb0:	71fb      	strb	r3, [r7, #7]

      if(Appli_state == APPLICATION_READY) {
 8000fb2:	4b21      	ldr	r3, [pc, #132]	; (8001038 <main+0xec>)
 8000fb4:	781b      	ldrb	r3, [r3, #0]
 8000fb6:	2b02      	cmp	r3, #2
 8000fb8:	d103      	bne.n	8000fc2 <main+0x76>
        start_midi(); // Initialize midi controller
 8000fba:	f000 fbe9 	bl	8001790 <start_midi>
        callDrawMenu();
 8000fbe:	f003 fcfb 	bl	80049b8 <callDrawMenu>

      }

    }
    if(last_Appli_state != APPLICATION_READY) {
 8000fc2:	79fb      	ldrb	r3, [r7, #7]
 8000fc4:	2b02      	cmp	r3, #2
 8000fc6:	d135      	bne.n	8001034 <main+0xe8>
    	continue;
    	// Don't do RunMenu1() when Appli_state != APPLICATION_READY
    }
    if((refreshLCD==1||button_pressed==1)&&menu1_running == 1){
 8000fc8:	4b1c      	ldr	r3, [pc, #112]	; (800103c <main+0xf0>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	2b01      	cmp	r3, #1
 8000fce:	d003      	beq.n	8000fd8 <main+0x8c>
 8000fd0:	4b1b      	ldr	r3, [pc, #108]	; (8001040 <main+0xf4>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	2b01      	cmp	r3, #1
 8000fd6:	d112      	bne.n	8000ffe <main+0xb2>
 8000fd8:	4b1a      	ldr	r3, [pc, #104]	; (8001044 <main+0xf8>)
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	2b01      	cmp	r3, #1
 8000fde:	d10e      	bne.n	8000ffe <main+0xb2>
                	RunMenu1(menu_counter, button_pressed);
 8000fe0:	4b19      	ldr	r3, [pc, #100]	; (8001048 <main+0xfc>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	4a16      	ldr	r2, [pc, #88]	; (8001040 <main+0xf4>)
 8000fe6:	6812      	ldr	r2, [r2, #0]
 8000fe8:	4611      	mov	r1, r2
 8000fea:	4618      	mov	r0, r3
 8000fec:	f003 fb30 	bl	8004650 <RunMenu1>
                	button_pressed = 0;
 8000ff0:	4b13      	ldr	r3, [pc, #76]	; (8001040 <main+0xf4>)
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	601a      	str	r2, [r3, #0]
                	refreshLCD = 0;
 8000ff6:	4b11      	ldr	r3, [pc, #68]	; (800103c <main+0xf0>)
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	601a      	str	r2, [r3, #0]
 8000ffc:	e01b      	b.n	8001036 <main+0xea>
            }
            else if((refreshLCD==1||button_pressed==1)&&menu2_running == 1){
 8000ffe:	4b0f      	ldr	r3, [pc, #60]	; (800103c <main+0xf0>)
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	2b01      	cmp	r3, #1
 8001004:	d003      	beq.n	800100e <main+0xc2>
 8001006:	4b0e      	ldr	r3, [pc, #56]	; (8001040 <main+0xf4>)
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	2b01      	cmp	r3, #1
 800100c:	d1c7      	bne.n	8000f9e <main+0x52>
 800100e:	4b0f      	ldr	r3, [pc, #60]	; (800104c <main+0x100>)
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	2b01      	cmp	r3, #1
 8001014:	d1c3      	bne.n	8000f9e <main+0x52>
            	RunMenu2(menu2_counter, button_pressed);
 8001016:	4b0e      	ldr	r3, [pc, #56]	; (8001050 <main+0x104>)
 8001018:	681b      	ldr	r3, [r3, #0]
 800101a:	4a09      	ldr	r2, [pc, #36]	; (8001040 <main+0xf4>)
 800101c:	6812      	ldr	r2, [r2, #0]
 800101e:	4611      	mov	r1, r2
 8001020:	4618      	mov	r0, r3
 8001022:	f003 fb81 	bl	8004728 <RunMenu2>
            	button_pressed = 0;
 8001026:	4b06      	ldr	r3, [pc, #24]	; (8001040 <main+0xf4>)
 8001028:	2200      	movs	r2, #0
 800102a:	601a      	str	r2, [r3, #0]
            	refreshLCD = 0;
 800102c:	4b03      	ldr	r3, [pc, #12]	; (800103c <main+0xf0>)
 800102e:	2200      	movs	r2, #0
 8001030:	601a      	str	r2, [r3, #0]
 8001032:	e7b4      	b.n	8000f9e <main+0x52>
    	continue;
 8001034:	bf00      	nop
    MX_USB_HOST_Process();
 8001036:	e7b2      	b.n	8000f9e <main+0x52>
 8001038:	20005a04 	.word	0x20005a04
 800103c:	2000000c 	.word	0x2000000c
 8001040:	20000118 	.word	0x20000118
 8001044:	20000010 	.word	0x20000010
 8001048:	2000010c 	.word	0x2000010c
 800104c:	20000114 	.word	0x20000114
 8001050:	20000110 	.word	0x20000110

08001054 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b094      	sub	sp, #80	; 0x50
 8001058:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800105a:	f107 0320 	add.w	r3, r7, #32
 800105e:	2230      	movs	r2, #48	; 0x30
 8001060:	2100      	movs	r1, #0
 8001062:	4618      	mov	r0, r3
 8001064:	f010 f888 	bl	8011178 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001068:	f107 030c 	add.w	r3, r7, #12
 800106c:	2200      	movs	r2, #0
 800106e:	601a      	str	r2, [r3, #0]
 8001070:	605a      	str	r2, [r3, #4]
 8001072:	609a      	str	r2, [r3, #8]
 8001074:	60da      	str	r2, [r3, #12]
 8001076:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001078:	2300      	movs	r3, #0
 800107a:	60bb      	str	r3, [r7, #8]
 800107c:	4b28      	ldr	r3, [pc, #160]	; (8001120 <SystemClock_Config+0xcc>)
 800107e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001080:	4a27      	ldr	r2, [pc, #156]	; (8001120 <SystemClock_Config+0xcc>)
 8001082:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001086:	6413      	str	r3, [r2, #64]	; 0x40
 8001088:	4b25      	ldr	r3, [pc, #148]	; (8001120 <SystemClock_Config+0xcc>)
 800108a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800108c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001090:	60bb      	str	r3, [r7, #8]
 8001092:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001094:	2300      	movs	r3, #0
 8001096:	607b      	str	r3, [r7, #4]
 8001098:	4b22      	ldr	r3, [pc, #136]	; (8001124 <SystemClock_Config+0xd0>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	4a21      	ldr	r2, [pc, #132]	; (8001124 <SystemClock_Config+0xd0>)
 800109e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80010a2:	6013      	str	r3, [r2, #0]
 80010a4:	4b1f      	ldr	r3, [pc, #124]	; (8001124 <SystemClock_Config+0xd0>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80010ac:	607b      	str	r3, [r7, #4]
 80010ae:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80010b0:	2301      	movs	r3, #1
 80010b2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80010b4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80010b8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010ba:	2302      	movs	r3, #2
 80010bc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80010be:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80010c2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80010c4:	2304      	movs	r3, #4
 80010c6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80010c8:	23a8      	movs	r3, #168	; 0xa8
 80010ca:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80010cc:	2302      	movs	r3, #2
 80010ce:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80010d0:	2307      	movs	r3, #7
 80010d2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010d4:	f107 0320 	add.w	r3, r7, #32
 80010d8:	4618      	mov	r0, r3
 80010da:	f008 fe85 	bl	8009de8 <HAL_RCC_OscConfig>
 80010de:	4603      	mov	r3, r0
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d001      	beq.n	80010e8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80010e4:	f000 fb50 	bl	8001788 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010e8:	230f      	movs	r3, #15
 80010ea:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010ec:	2302      	movs	r3, #2
 80010ee:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010f0:	2300      	movs	r3, #0
 80010f2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80010f4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80010f8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80010fa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010fe:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001100:	f107 030c 	add.w	r3, r7, #12
 8001104:	2105      	movs	r1, #5
 8001106:	4618      	mov	r0, r3
 8001108:	f009 f8e6 	bl	800a2d8 <HAL_RCC_ClockConfig>
 800110c:	4603      	mov	r3, r0
 800110e:	2b00      	cmp	r3, #0
 8001110:	d001      	beq.n	8001116 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001112:	f000 fb39 	bl	8001788 <Error_Handler>
  }
}
 8001116:	bf00      	nop
 8001118:	3750      	adds	r7, #80	; 0x50
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}
 800111e:	bf00      	nop
 8001120:	40023800 	.word	0x40023800
 8001124:	40007000 	.word	0x40007000

08001128 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 800112c:	4b06      	ldr	r3, [pc, #24]	; (8001148 <MX_CRC_Init+0x20>)
 800112e:	4a07      	ldr	r2, [pc, #28]	; (800114c <MX_CRC_Init+0x24>)
 8001130:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8001132:	4805      	ldr	r0, [pc, #20]	; (8001148 <MX_CRC_Init+0x20>)
 8001134:	f004 fcdf 	bl	8005af6 <HAL_CRC_Init>
 8001138:	4603      	mov	r3, r0
 800113a:	2b00      	cmp	r3, #0
 800113c:	d001      	beq.n	8001142 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 800113e:	f000 fb23 	bl	8001788 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8001142:	bf00      	nop
 8001144:	bd80      	pop	{r7, pc}
 8001146:	bf00      	nop
 8001148:	200062c4 	.word	0x200062c4
 800114c:	40023000 	.word	0x40023000

08001150 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001154:	4b12      	ldr	r3, [pc, #72]	; (80011a0 <MX_I2C1_Init+0x50>)
 8001156:	4a13      	ldr	r2, [pc, #76]	; (80011a4 <MX_I2C1_Init+0x54>)
 8001158:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800115a:	4b11      	ldr	r3, [pc, #68]	; (80011a0 <MX_I2C1_Init+0x50>)
 800115c:	4a12      	ldr	r2, [pc, #72]	; (80011a8 <MX_I2C1_Init+0x58>)
 800115e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001160:	4b0f      	ldr	r3, [pc, #60]	; (80011a0 <MX_I2C1_Init+0x50>)
 8001162:	2200      	movs	r2, #0
 8001164:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001166:	4b0e      	ldr	r3, [pc, #56]	; (80011a0 <MX_I2C1_Init+0x50>)
 8001168:	2200      	movs	r2, #0
 800116a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800116c:	4b0c      	ldr	r3, [pc, #48]	; (80011a0 <MX_I2C1_Init+0x50>)
 800116e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001172:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001174:	4b0a      	ldr	r3, [pc, #40]	; (80011a0 <MX_I2C1_Init+0x50>)
 8001176:	2200      	movs	r2, #0
 8001178:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800117a:	4b09      	ldr	r3, [pc, #36]	; (80011a0 <MX_I2C1_Init+0x50>)
 800117c:	2200      	movs	r2, #0
 800117e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001180:	4b07      	ldr	r3, [pc, #28]	; (80011a0 <MX_I2C1_Init+0x50>)
 8001182:	2200      	movs	r2, #0
 8001184:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001186:	4b06      	ldr	r3, [pc, #24]	; (80011a0 <MX_I2C1_Init+0x50>)
 8001188:	2200      	movs	r2, #0
 800118a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800118c:	4804      	ldr	r0, [pc, #16]	; (80011a0 <MX_I2C1_Init+0x50>)
 800118e:	f006 ffab 	bl	80080e8 <HAL_I2C_Init>
 8001192:	4603      	mov	r3, r0
 8001194:	2b00      	cmp	r3, #0
 8001196:	d001      	beq.n	800119c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001198:	f000 faf6 	bl	8001788 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800119c:	bf00      	nop
 800119e:	bd80      	pop	{r7, pc}
 80011a0:	20005e70 	.word	0x20005e70
 80011a4:	40005400 	.word	0x40005400
 80011a8:	000186a0 	.word	0x000186a0

080011ac <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 80011b0:	4b13      	ldr	r3, [pc, #76]	; (8001200 <MX_I2S3_Init+0x54>)
 80011b2:	4a14      	ldr	r2, [pc, #80]	; (8001204 <MX_I2S3_Init+0x58>)
 80011b4:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 80011b6:	4b12      	ldr	r3, [pc, #72]	; (8001200 <MX_I2S3_Init+0x54>)
 80011b8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80011bc:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 80011be:	4b10      	ldr	r3, [pc, #64]	; (8001200 <MX_I2S3_Init+0x54>)
 80011c0:	2200      	movs	r2, #0
 80011c2:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 80011c4:	4b0e      	ldr	r3, [pc, #56]	; (8001200 <MX_I2S3_Init+0x54>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 80011ca:	4b0d      	ldr	r3, [pc, #52]	; (8001200 <MX_I2S3_Init+0x54>)
 80011cc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80011d0:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 80011d2:	4b0b      	ldr	r3, [pc, #44]	; (8001200 <MX_I2S3_Init+0x54>)
 80011d4:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80011d8:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 80011da:	4b09      	ldr	r3, [pc, #36]	; (8001200 <MX_I2S3_Init+0x54>)
 80011dc:	2200      	movs	r2, #0
 80011de:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 80011e0:	4b07      	ldr	r3, [pc, #28]	; (8001200 <MX_I2S3_Init+0x54>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 80011e6:	4b06      	ldr	r3, [pc, #24]	; (8001200 <MX_I2S3_Init+0x54>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 80011ec:	4804      	ldr	r0, [pc, #16]	; (8001200 <MX_I2S3_Init+0x54>)
 80011ee:	f007 ff79 	bl	80090e4 <HAL_I2S_Init>
 80011f2:	4603      	mov	r3, r0
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d001      	beq.n	80011fc <MX_I2S3_Init+0x50>
  {
    Error_Handler();
 80011f8:	f000 fac6 	bl	8001788 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 80011fc:	bf00      	nop
 80011fe:	bd80      	pop	{r7, pc}
 8001200:	20007028 	.word	0x20007028
 8001204:	40003c00 	.word	0x40003c00

08001208 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800120c:	4b17      	ldr	r3, [pc, #92]	; (800126c <MX_SPI2_Init+0x64>)
 800120e:	4a18      	ldr	r2, [pc, #96]	; (8001270 <MX_SPI2_Init+0x68>)
 8001210:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001212:	4b16      	ldr	r3, [pc, #88]	; (800126c <MX_SPI2_Init+0x64>)
 8001214:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001218:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800121a:	4b14      	ldr	r3, [pc, #80]	; (800126c <MX_SPI2_Init+0x64>)
 800121c:	2200      	movs	r2, #0
 800121e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001220:	4b12      	ldr	r3, [pc, #72]	; (800126c <MX_SPI2_Init+0x64>)
 8001222:	2200      	movs	r2, #0
 8001224:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001226:	4b11      	ldr	r3, [pc, #68]	; (800126c <MX_SPI2_Init+0x64>)
 8001228:	2200      	movs	r2, #0
 800122a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800122c:	4b0f      	ldr	r3, [pc, #60]	; (800126c <MX_SPI2_Init+0x64>)
 800122e:	2200      	movs	r2, #0
 8001230:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001232:	4b0e      	ldr	r3, [pc, #56]	; (800126c <MX_SPI2_Init+0x64>)
 8001234:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001238:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800123a:	4b0c      	ldr	r3, [pc, #48]	; (800126c <MX_SPI2_Init+0x64>)
 800123c:	2200      	movs	r2, #0
 800123e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001240:	4b0a      	ldr	r3, [pc, #40]	; (800126c <MX_SPI2_Init+0x64>)
 8001242:	2200      	movs	r2, #0
 8001244:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001246:	4b09      	ldr	r3, [pc, #36]	; (800126c <MX_SPI2_Init+0x64>)
 8001248:	2200      	movs	r2, #0
 800124a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800124c:	4b07      	ldr	r3, [pc, #28]	; (800126c <MX_SPI2_Init+0x64>)
 800124e:	2200      	movs	r2, #0
 8001250:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001252:	4b06      	ldr	r3, [pc, #24]	; (800126c <MX_SPI2_Init+0x64>)
 8001254:	220a      	movs	r2, #10
 8001256:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001258:	4804      	ldr	r0, [pc, #16]	; (800126c <MX_SPI2_Init+0x64>)
 800125a:	f009 fbc9 	bl	800a9f0 <HAL_SPI_Init>
 800125e:	4603      	mov	r3, r0
 8001260:	2b00      	cmp	r3, #0
 8001262:	d001      	beq.n	8001268 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001264:	f000 fa90 	bl	8001788 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001268:	bf00      	nop
 800126a:	bd80      	pop	{r7, pc}
 800126c:	20005a18 	.word	0x20005a18
 8001270:	40003800 	.word	0x40003800

08001274 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b08a      	sub	sp, #40	; 0x28
 8001278:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800127a:	f107 0320 	add.w	r3, r7, #32
 800127e:	2200      	movs	r2, #0
 8001280:	601a      	str	r2, [r3, #0]
 8001282:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001284:	1d3b      	adds	r3, r7, #4
 8001286:	2200      	movs	r2, #0
 8001288:	601a      	str	r2, [r3, #0]
 800128a:	605a      	str	r2, [r3, #4]
 800128c:	609a      	str	r2, [r3, #8]
 800128e:	60da      	str	r2, [r3, #12]
 8001290:	611a      	str	r2, [r3, #16]
 8001292:	615a      	str	r2, [r3, #20]
 8001294:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001296:	4b22      	ldr	r3, [pc, #136]	; (8001320 <MX_TIM3_Init+0xac>)
 8001298:	4a22      	ldr	r2, [pc, #136]	; (8001324 <MX_TIM3_Init+0xb0>)
 800129a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 10000;
 800129c:	4b20      	ldr	r3, [pc, #128]	; (8001320 <MX_TIM3_Init+0xac>)
 800129e:	f242 7210 	movw	r2, #10000	; 0x2710
 80012a2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012a4:	4b1e      	ldr	r3, [pc, #120]	; (8001320 <MX_TIM3_Init+0xac>)
 80012a6:	2200      	movs	r2, #0
 80012a8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80012aa:	4b1d      	ldr	r3, [pc, #116]	; (8001320 <MX_TIM3_Init+0xac>)
 80012ac:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80012b0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012b2:	4b1b      	ldr	r3, [pc, #108]	; (8001320 <MX_TIM3_Init+0xac>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012b8:	4b19      	ldr	r3, [pc, #100]	; (8001320 <MX_TIM3_Init+0xac>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80012be:	4818      	ldr	r0, [pc, #96]	; (8001320 <MX_TIM3_Init+0xac>)
 80012c0:	f00a f87c 	bl	800b3bc <HAL_TIM_PWM_Init>
 80012c4:	4603      	mov	r3, r0
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d001      	beq.n	80012ce <MX_TIM3_Init+0x5a>
  {
    Error_Handler();
 80012ca:	f000 fa5d 	bl	8001788 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012ce:	2300      	movs	r3, #0
 80012d0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012d2:	2300      	movs	r3, #0
 80012d4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80012d6:	f107 0320 	add.w	r3, r7, #32
 80012da:	4619      	mov	r1, r3
 80012dc:	4810      	ldr	r0, [pc, #64]	; (8001320 <MX_TIM3_Init+0xac>)
 80012de:	f00a fbcf 	bl	800ba80 <HAL_TIMEx_MasterConfigSynchronization>
 80012e2:	4603      	mov	r3, r0
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d001      	beq.n	80012ec <MX_TIM3_Init+0x78>
  {
    Error_Handler();
 80012e8:	f000 fa4e 	bl	8001788 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80012ec:	2360      	movs	r3, #96	; 0x60
 80012ee:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80012f0:	2300      	movs	r3, #0
 80012f2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80012f4:	2300      	movs	r3, #0
 80012f6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80012f8:	2300      	movs	r3, #0
 80012fa:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80012fc:	1d3b      	adds	r3, r7, #4
 80012fe:	2204      	movs	r2, #4
 8001300:	4619      	mov	r1, r3
 8001302:	4807      	ldr	r0, [pc, #28]	; (8001320 <MX_TIM3_Init+0xac>)
 8001304:	f00a f8aa 	bl	800b45c <HAL_TIM_PWM_ConfigChannel>
 8001308:	4603      	mov	r3, r0
 800130a:	2b00      	cmp	r3, #0
 800130c:	d001      	beq.n	8001312 <MX_TIM3_Init+0x9e>
  {
    Error_Handler();
 800130e:	f000 fa3b 	bl	8001788 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001312:	4803      	ldr	r0, [pc, #12]	; (8001320 <MX_TIM3_Init+0xac>)
 8001314:	f000 fcee 	bl	8001cf4 <HAL_TIM_MspPostInit>

}
 8001318:	bf00      	nop
 800131a:	3728      	adds	r7, #40	; 0x28
 800131c:	46bd      	mov	sp, r7
 800131e:	bd80      	pop	{r7, pc}
 8001320:	20006acc 	.word	0x20006acc
 8001324:	40000400 	.word	0x40000400

08001328 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800132c:	4b11      	ldr	r3, [pc, #68]	; (8001374 <MX_USART2_UART_Init+0x4c>)
 800132e:	4a12      	ldr	r2, [pc, #72]	; (8001378 <MX_USART2_UART_Init+0x50>)
 8001330:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001332:	4b10      	ldr	r3, [pc, #64]	; (8001374 <MX_USART2_UART_Init+0x4c>)
 8001334:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001338:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800133a:	4b0e      	ldr	r3, [pc, #56]	; (8001374 <MX_USART2_UART_Init+0x4c>)
 800133c:	2200      	movs	r2, #0
 800133e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001340:	4b0c      	ldr	r3, [pc, #48]	; (8001374 <MX_USART2_UART_Init+0x4c>)
 8001342:	2200      	movs	r2, #0
 8001344:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001346:	4b0b      	ldr	r3, [pc, #44]	; (8001374 <MX_USART2_UART_Init+0x4c>)
 8001348:	2200      	movs	r2, #0
 800134a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800134c:	4b09      	ldr	r3, [pc, #36]	; (8001374 <MX_USART2_UART_Init+0x4c>)
 800134e:	220c      	movs	r2, #12
 8001350:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001352:	4b08      	ldr	r3, [pc, #32]	; (8001374 <MX_USART2_UART_Init+0x4c>)
 8001354:	2200      	movs	r2, #0
 8001356:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001358:	4b06      	ldr	r3, [pc, #24]	; (8001374 <MX_USART2_UART_Init+0x4c>)
 800135a:	2200      	movs	r2, #0
 800135c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800135e:	4805      	ldr	r0, [pc, #20]	; (8001374 <MX_USART2_UART_Init+0x4c>)
 8001360:	f00a fc0a 	bl	800bb78 <HAL_UART_Init>
 8001364:	4603      	mov	r3, r0
 8001366:	2b00      	cmp	r3, #0
 8001368:	d001      	beq.n	800136e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800136a:	f000 fa0d 	bl	8001788 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800136e:	bf00      	nop
 8001370:	bd80      	pop	{r7, pc}
 8001372:	bf00      	nop
 8001374:	20006b74 	.word	0x20006b74
 8001378:	40004400 	.word	0x40004400

0800137c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800137c:	b580      	push	{r7, lr}
 800137e:	b082      	sub	sp, #8
 8001380:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001382:	2300      	movs	r3, #0
 8001384:	607b      	str	r3, [r7, #4]
 8001386:	4b10      	ldr	r3, [pc, #64]	; (80013c8 <MX_DMA_Init+0x4c>)
 8001388:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800138a:	4a0f      	ldr	r2, [pc, #60]	; (80013c8 <MX_DMA_Init+0x4c>)
 800138c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001390:	6313      	str	r3, [r2, #48]	; 0x30
 8001392:	4b0d      	ldr	r3, [pc, #52]	; (80013c8 <MX_DMA_Init+0x4c>)
 8001394:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001396:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800139a:	607b      	str	r3, [r7, #4]
 800139c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 800139e:	2200      	movs	r2, #0
 80013a0:	2100      	movs	r1, #0
 80013a2:	200f      	movs	r0, #15
 80013a4:	f004 fb71 	bl	8005a8a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 80013a8:	200f      	movs	r0, #15
 80013aa:	f004 fb8a 	bl	8005ac2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80013ae:	2200      	movs	r2, #0
 80013b0:	2100      	movs	r1, #0
 80013b2:	2010      	movs	r0, #16
 80013b4:	f004 fb69 	bl	8005a8a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80013b8:	2010      	movs	r0, #16
 80013ba:	f004 fb82 	bl	8005ac2 <HAL_NVIC_EnableIRQ>

}
 80013be:	bf00      	nop
 80013c0:	3708      	adds	r7, #8
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bd80      	pop	{r7, pc}
 80013c6:	bf00      	nop
 80013c8:	40023800 	.word	0x40023800

080013cc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b08c      	sub	sp, #48	; 0x30
 80013d0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013d2:	f107 031c 	add.w	r3, r7, #28
 80013d6:	2200      	movs	r2, #0
 80013d8:	601a      	str	r2, [r3, #0]
 80013da:	605a      	str	r2, [r3, #4]
 80013dc:	609a      	str	r2, [r3, #8]
 80013de:	60da      	str	r2, [r3, #12]
 80013e0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80013e2:	2300      	movs	r3, #0
 80013e4:	61bb      	str	r3, [r7, #24]
 80013e6:	4b97      	ldr	r3, [pc, #604]	; (8001644 <MX_GPIO_Init+0x278>)
 80013e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ea:	4a96      	ldr	r2, [pc, #600]	; (8001644 <MX_GPIO_Init+0x278>)
 80013ec:	f043 0310 	orr.w	r3, r3, #16
 80013f0:	6313      	str	r3, [r2, #48]	; 0x30
 80013f2:	4b94      	ldr	r3, [pc, #592]	; (8001644 <MX_GPIO_Init+0x278>)
 80013f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013f6:	f003 0310 	and.w	r3, r3, #16
 80013fa:	61bb      	str	r3, [r7, #24]
 80013fc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013fe:	2300      	movs	r3, #0
 8001400:	617b      	str	r3, [r7, #20]
 8001402:	4b90      	ldr	r3, [pc, #576]	; (8001644 <MX_GPIO_Init+0x278>)
 8001404:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001406:	4a8f      	ldr	r2, [pc, #572]	; (8001644 <MX_GPIO_Init+0x278>)
 8001408:	f043 0304 	orr.w	r3, r3, #4
 800140c:	6313      	str	r3, [r2, #48]	; 0x30
 800140e:	4b8d      	ldr	r3, [pc, #564]	; (8001644 <MX_GPIO_Init+0x278>)
 8001410:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001412:	f003 0304 	and.w	r3, r3, #4
 8001416:	617b      	str	r3, [r7, #20]
 8001418:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800141a:	2300      	movs	r3, #0
 800141c:	613b      	str	r3, [r7, #16]
 800141e:	4b89      	ldr	r3, [pc, #548]	; (8001644 <MX_GPIO_Init+0x278>)
 8001420:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001422:	4a88      	ldr	r2, [pc, #544]	; (8001644 <MX_GPIO_Init+0x278>)
 8001424:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001428:	6313      	str	r3, [r2, #48]	; 0x30
 800142a:	4b86      	ldr	r3, [pc, #536]	; (8001644 <MX_GPIO_Init+0x278>)
 800142c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800142e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001432:	613b      	str	r3, [r7, #16]
 8001434:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001436:	2300      	movs	r3, #0
 8001438:	60fb      	str	r3, [r7, #12]
 800143a:	4b82      	ldr	r3, [pc, #520]	; (8001644 <MX_GPIO_Init+0x278>)
 800143c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800143e:	4a81      	ldr	r2, [pc, #516]	; (8001644 <MX_GPIO_Init+0x278>)
 8001440:	f043 0301 	orr.w	r3, r3, #1
 8001444:	6313      	str	r3, [r2, #48]	; 0x30
 8001446:	4b7f      	ldr	r3, [pc, #508]	; (8001644 <MX_GPIO_Init+0x278>)
 8001448:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800144a:	f003 0301 	and.w	r3, r3, #1
 800144e:	60fb      	str	r3, [r7, #12]
 8001450:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001452:	2300      	movs	r3, #0
 8001454:	60bb      	str	r3, [r7, #8]
 8001456:	4b7b      	ldr	r3, [pc, #492]	; (8001644 <MX_GPIO_Init+0x278>)
 8001458:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800145a:	4a7a      	ldr	r2, [pc, #488]	; (8001644 <MX_GPIO_Init+0x278>)
 800145c:	f043 0302 	orr.w	r3, r3, #2
 8001460:	6313      	str	r3, [r2, #48]	; 0x30
 8001462:	4b78      	ldr	r3, [pc, #480]	; (8001644 <MX_GPIO_Init+0x278>)
 8001464:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001466:	f003 0302 	and.w	r3, r3, #2
 800146a:	60bb      	str	r3, [r7, #8]
 800146c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800146e:	2300      	movs	r3, #0
 8001470:	607b      	str	r3, [r7, #4]
 8001472:	4b74      	ldr	r3, [pc, #464]	; (8001644 <MX_GPIO_Init+0x278>)
 8001474:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001476:	4a73      	ldr	r2, [pc, #460]	; (8001644 <MX_GPIO_Init+0x278>)
 8001478:	f043 0308 	orr.w	r3, r3, #8
 800147c:	6313      	str	r3, [r2, #48]	; 0x30
 800147e:	4b71      	ldr	r3, [pc, #452]	; (8001644 <MX_GPIO_Init+0x278>)
 8001480:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001482:	f003 0308 	and.w	r3, r3, #8
 8001486:	607b      	str	r3, [r7, #4]
 8001488:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin|DISPL_DC_Pin|DISPL_RST_Pin, GPIO_PIN_RESET);
 800148a:	2200      	movs	r2, #0
 800148c:	f24c 0108 	movw	r1, #49160	; 0xc008
 8001490:	486d      	ldr	r0, [pc, #436]	; (8001648 <MX_GPIO_Init+0x27c>)
 8001492:	f005 f9ed 	bl	8006870 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_Power_GPIO_Port, OTG_FS_Power_Pin, GPIO_PIN_SET);
 8001496:	2201      	movs	r2, #1
 8001498:	2101      	movs	r1, #1
 800149a:	486c      	ldr	r0, [pc, #432]	; (800164c <MX_GPIO_Init+0x280>)
 800149c:	f005 f9e8 	bl	8006870 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DISPL_CS_Pin|TOUCH_CS_Pin, GPIO_PIN_SET);
 80014a0:	2201      	movs	r2, #1
 80014a2:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80014a6:	4868      	ldr	r0, [pc, #416]	; (8001648 <MX_GPIO_Init+0x27c>)
 80014a8:	f005 f9e2 	bl	8006870 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DISPL_LED_GPIO_Port, DISPL_LED_Pin, GPIO_PIN_RESET);
 80014ac:	2200      	movs	r2, #0
 80014ae:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80014b2:	4867      	ldr	r0, [pc, #412]	; (8001650 <MX_GPIO_Init+0x284>)
 80014b4:	f005 f9dc 	bl	8006870 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
 80014b8:	2200      	movs	r2, #0
 80014ba:	f24f 0110 	movw	r1, #61456	; 0xf010
 80014be:	4865      	ldr	r0, [pc, #404]	; (8001654 <MX_GPIO_Init+0x288>)
 80014c0:	f005 f9d6 	bl	8006870 <HAL_GPIO_WritePin>
                          |GPIO_PIN_4, GPIO_PIN_RESET);

  /*Configure GPIO pins : CS_I2C_SPI_Pin DISPL_RST_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin|DISPL_RST_Pin;
 80014c4:	f248 0308 	movw	r3, #32776	; 0x8008
 80014c8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014ca:	2301      	movs	r3, #1
 80014cc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ce:	2300      	movs	r3, #0
 80014d0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014d2:	2300      	movs	r3, #0
 80014d4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80014d6:	f107 031c 	add.w	r3, r7, #28
 80014da:	4619      	mov	r1, r3
 80014dc:	485a      	ldr	r0, [pc, #360]	; (8001648 <MX_GPIO_Init+0x27c>)
 80014de:	f004 ff17 	bl	8006310 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_Power_Pin */
  GPIO_InitStruct.Pin = OTG_FS_Power_Pin;
 80014e2:	2301      	movs	r3, #1
 80014e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014e6:	2301      	movs	r3, #1
 80014e8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ea:	2300      	movs	r3, #0
 80014ec:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014ee:	2300      	movs	r3, #0
 80014f0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_Power_GPIO_Port, &GPIO_InitStruct);
 80014f2:	f107 031c 	add.w	r3, r7, #28
 80014f6:	4619      	mov	r1, r3
 80014f8:	4854      	ldr	r0, [pc, #336]	; (800164c <MX_GPIO_Init+0x280>)
 80014fa:	f004 ff09 	bl	8006310 <HAL_GPIO_Init>

  /*Configure GPIO pin : Button_IN_Pin */
  GPIO_InitStruct.Pin = Button_IN_Pin;
 80014fe:	2320      	movs	r3, #32
 8001500:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001502:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001506:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001508:	2300      	movs	r3, #0
 800150a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Button_IN_GPIO_Port, &GPIO_InitStruct);
 800150c:	f107 031c 	add.w	r3, r7, #28
 8001510:	4619      	mov	r1, r3
 8001512:	4851      	ldr	r0, [pc, #324]	; (8001658 <MX_GPIO_Init+0x28c>)
 8001514:	f004 fefc 	bl	8006310 <HAL_GPIO_Init>

  /*Configure GPIO pin : Rotary_CLK_Pin */
  GPIO_InitStruct.Pin = Rotary_CLK_Pin;
 8001518:	2310      	movs	r3, #16
 800151a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 800151c:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8001520:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001522:	2300      	movs	r3, #0
 8001524:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Rotary_CLK_GPIO_Port, &GPIO_InitStruct);
 8001526:	f107 031c 	add.w	r3, r7, #28
 800152a:	4619      	mov	r1, r3
 800152c:	4847      	ldr	r0, [pc, #284]	; (800164c <MX_GPIO_Init+0x280>)
 800152e:	f004 feef 	bl	8006310 <HAL_GPIO_Init>

  /*Configure GPIO pin : Rotary_DT_Pin */
  GPIO_InitStruct.Pin = Rotary_DT_Pin;
 8001532:	2320      	movs	r3, #32
 8001534:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001536:	2300      	movs	r3, #0
 8001538:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800153a:	2300      	movs	r3, #0
 800153c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(Rotary_DT_GPIO_Port, &GPIO_InitStruct);
 800153e:	f107 031c 	add.w	r3, r7, #28
 8001542:	4619      	mov	r1, r3
 8001544:	4841      	ldr	r0, [pc, #260]	; (800164c <MX_GPIO_Init+0x280>)
 8001546:	f004 fee3 	bl	8006310 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 800154a:	2304      	movs	r3, #4
 800154c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800154e:	2300      	movs	r3, #0
 8001550:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001552:	2300      	movs	r3, #0
 8001554:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8001556:	f107 031c 	add.w	r3, r7, #28
 800155a:	4619      	mov	r1, r3
 800155c:	483c      	ldr	r0, [pc, #240]	; (8001650 <MX_GPIO_Init+0x284>)
 800155e:	f004 fed7 	bl	8006310 <HAL_GPIO_Init>

  /*Configure GPIO pin : TOUCH_INT_Pin */
  GPIO_InitStruct.Pin = TOUCH_INT_Pin;
 8001562:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001566:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001568:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800156c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800156e:	2301      	movs	r3, #1
 8001570:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(TOUCH_INT_GPIO_Port, &GPIO_InitStruct);
 8001572:	f107 031c 	add.w	r3, r7, #28
 8001576:	4619      	mov	r1, r3
 8001578:	4833      	ldr	r0, [pc, #204]	; (8001648 <MX_GPIO_Init+0x27c>)
 800157a:	f004 fec9 	bl	8006310 <HAL_GPIO_Init>

  /*Configure GPIO pins : DISPL_CS_Pin TOUCH_CS_Pin DISPL_DC_Pin */
  GPIO_InitStruct.Pin = DISPL_CS_Pin|TOUCH_CS_Pin|DISPL_DC_Pin;
 800157e:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8001582:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001584:	2301      	movs	r3, #1
 8001586:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001588:	2300      	movs	r3, #0
 800158a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800158c:	2302      	movs	r3, #2
 800158e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001590:	f107 031c 	add.w	r3, r7, #28
 8001594:	4619      	mov	r1, r3
 8001596:	482c      	ldr	r0, [pc, #176]	; (8001648 <MX_GPIO_Init+0x27c>)
 8001598:	f004 feba 	bl	8006310 <HAL_GPIO_Init>

  /*Configure GPIO pin : DISPL_LED_Pin */
  GPIO_InitStruct.Pin = DISPL_LED_Pin;
 800159c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80015a0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015a2:	2301      	movs	r3, #1
 80015a4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a6:	2300      	movs	r3, #0
 80015a8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015aa:	2300      	movs	r3, #0
 80015ac:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(DISPL_LED_GPIO_Port, &GPIO_InitStruct);
 80015ae:	f107 031c 	add.w	r3, r7, #28
 80015b2:	4619      	mov	r1, r3
 80015b4:	4826      	ldr	r0, [pc, #152]	; (8001650 <MX_GPIO_Init+0x284>)
 80015b6:	f004 feab 	bl	8006310 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD12 PD13 PD14 PD15
                           PD4 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
 80015ba:	f24f 0310 	movw	r3, #61456	; 0xf010
 80015be:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_4;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015c0:	2301      	movs	r3, #1
 80015c2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c4:	2300      	movs	r3, #0
 80015c6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015c8:	2300      	movs	r3, #0
 80015ca:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80015cc:	f107 031c 	add.w	r3, r7, #28
 80015d0:	4619      	mov	r1, r3
 80015d2:	4820      	ldr	r0, [pc, #128]	; (8001654 <MX_GPIO_Init+0x288>)
 80015d4:	f004 fe9c 	bl	8006310 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OC_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 80015d8:	2320      	movs	r3, #32
 80015da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015dc:	2300      	movs	r3, #0
 80015de:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e0:	2300      	movs	r3, #0
 80015e2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 80015e4:	f107 031c 	add.w	r3, r7, #28
 80015e8:	4619      	mov	r1, r3
 80015ea:	481a      	ldr	r0, [pc, #104]	; (8001654 <MX_GPIO_Init+0x288>)
 80015ec:	f004 fe90 	bl	8006310 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 80015f0:	2302      	movs	r3, #2
 80015f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80015f4:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80015f8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015fa:	2300      	movs	r3, #0
 80015fc:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 80015fe:	f107 031c 	add.w	r3, r7, #28
 8001602:	4619      	mov	r1, r3
 8001604:	4810      	ldr	r0, [pc, #64]	; (8001648 <MX_GPIO_Init+0x27c>)
 8001606:	f004 fe83 	bl	8006310 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 800160a:	2200      	movs	r2, #0
 800160c:	2100      	movs	r1, #0
 800160e:	200a      	movs	r0, #10
 8001610:	f004 fa3b 	bl	8005a8a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001614:	200a      	movs	r0, #10
 8001616:	f004 fa54 	bl	8005ac2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800161a:	2200      	movs	r2, #0
 800161c:	2100      	movs	r1, #0
 800161e:	2017      	movs	r0, #23
 8001620:	f004 fa33 	bl	8005a8a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001624:	2017      	movs	r0, #23
 8001626:	f004 fa4c 	bl	8005ac2 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800162a:	2200      	movs	r2, #0
 800162c:	2100      	movs	r1, #0
 800162e:	2028      	movs	r0, #40	; 0x28
 8001630:	f004 fa2b 	bl	8005a8a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001634:	2028      	movs	r0, #40	; 0x28
 8001636:	f004 fa44 	bl	8005ac2 <HAL_NVIC_EnableIRQ>

}
 800163a:	bf00      	nop
 800163c:	3730      	adds	r7, #48	; 0x30
 800163e:	46bd      	mov	sp, r7
 8001640:	bd80      	pop	{r7, pc}
 8001642:	bf00      	nop
 8001644:	40023800 	.word	0x40023800
 8001648:	40021000 	.word	0x40021000
 800164c:	40020800 	.word	0x40020800
 8001650:	40020400 	.word	0x40020400
 8001654:	40020c00 	.word	0x40020c00
 8001658:	40020000 	.word	0x40020000

0800165c <readEncoder>:

/* USER CODE BEGIN 4 */
void readEncoder()
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b084      	sub	sp, #16
 8001660:	af00      	add	r7, sp, #0
if(menu1_running ==1){
 8001662:	4b3c      	ldr	r3, [pc, #240]	; (8001754 <readEncoder+0xf8>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	2b01      	cmp	r3, #1
 8001668:	d136      	bne.n	80016d8 <readEncoder+0x7c>
    int CLKNow = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_4); // Read the state of the CLK pin
 800166a:	2110      	movs	r1, #16
 800166c:	483a      	ldr	r0, [pc, #232]	; (8001758 <readEncoder+0xfc>)
 800166e:	f005 f8e7 	bl	8006840 <HAL_GPIO_ReadPin>
 8001672:	4603      	mov	r3, r0
 8001674:	607b      	str	r3, [r7, #4]
    if (CLKNow != CLKPrevious)
 8001676:	4b39      	ldr	r3, [pc, #228]	; (800175c <readEncoder+0x100>)
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	687a      	ldr	r2, [r7, #4]
 800167c:	429a      	cmp	r2, r3
 800167e:	d027      	beq.n	80016d0 <readEncoder+0x74>
    {
        int DTNow = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_5); // Read the state of the DT pin
 8001680:	2120      	movs	r1, #32
 8001682:	4835      	ldr	r0, [pc, #212]	; (8001758 <readEncoder+0xfc>)
 8001684:	f005 f8dc 	bl	8006840 <HAL_GPIO_ReadPin>
 8001688:	4603      	mov	r3, r0
 800168a:	603b      	str	r3, [r7, #0]
        if (DTNow != CLKNow) // If DT state is different from CLK state, encoder is rotating in A direction
 800168c:	683a      	ldr	r2, [r7, #0]
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	429a      	cmp	r2, r3
 8001692:	d00d      	beq.n	80016b0 <readEncoder+0x54>
        {
            if (menu_counter < 3)
 8001694:	4b32      	ldr	r3, [pc, #200]	; (8001760 <readEncoder+0x104>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	2b02      	cmp	r3, #2
 800169a:	dc05      	bgt.n	80016a8 <readEncoder+0x4c>
                menu_counter++;
 800169c:	4b30      	ldr	r3, [pc, #192]	; (8001760 <readEncoder+0x104>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	3301      	adds	r3, #1
 80016a2:	4a2f      	ldr	r2, [pc, #188]	; (8001760 <readEncoder+0x104>)
 80016a4:	6013      	str	r3, [r2, #0]
 80016a6:	e010      	b.n	80016ca <readEncoder+0x6e>
            else
                menu_counter = 0;
 80016a8:	4b2d      	ldr	r3, [pc, #180]	; (8001760 <readEncoder+0x104>)
 80016aa:	2200      	movs	r2, #0
 80016ac:	601a      	str	r2, [r3, #0]
 80016ae:	e00c      	b.n	80016ca <readEncoder+0x6e>
        }
        else // Encoder is rotating in B direction
        {
            if (menu_counter < 1)
 80016b0:	4b2b      	ldr	r3, [pc, #172]	; (8001760 <readEncoder+0x104>)
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	dc03      	bgt.n	80016c0 <readEncoder+0x64>
                menu_counter = 3;
 80016b8:	4b29      	ldr	r3, [pc, #164]	; (8001760 <readEncoder+0x104>)
 80016ba:	2203      	movs	r2, #3
 80016bc:	601a      	str	r2, [r3, #0]
 80016be:	e004      	b.n	80016ca <readEncoder+0x6e>
            else
                menu_counter--;
 80016c0:	4b27      	ldr	r3, [pc, #156]	; (8001760 <readEncoder+0x104>)
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	3b01      	subs	r3, #1
 80016c6:	4a26      	ldr	r2, [pc, #152]	; (8001760 <readEncoder+0x104>)
 80016c8:	6013      	str	r3, [r2, #0]
        }
        refreshLCD = 1;
 80016ca:	4b26      	ldr	r3, [pc, #152]	; (8001764 <readEncoder+0x108>)
 80016cc:	2201      	movs	r2, #1
 80016ce:	601a      	str	r2, [r3, #0]
    }
    CLKPrevious = CLKNow; // Store last state of CLK
 80016d0:	4a22      	ldr	r2, [pc, #136]	; (800175c <readEncoder+0x100>)
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	6013      	str	r3, [r2, #0]
	        refreshLCD = 1;
	    }
	    CLKPrevious = CLKNow; // Store last state of CLK
}

}
 80016d6:	e039      	b.n	800174c <readEncoder+0xf0>
else if (menu2_running ==1){
 80016d8:	4b23      	ldr	r3, [pc, #140]	; (8001768 <readEncoder+0x10c>)
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	2b01      	cmp	r3, #1
 80016de:	d135      	bne.n	800174c <readEncoder+0xf0>
	int CLKNow = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_4); // Read the state of the CLK pin
 80016e0:	2110      	movs	r1, #16
 80016e2:	481d      	ldr	r0, [pc, #116]	; (8001758 <readEncoder+0xfc>)
 80016e4:	f005 f8ac 	bl	8006840 <HAL_GPIO_ReadPin>
 80016e8:	4603      	mov	r3, r0
 80016ea:	60fb      	str	r3, [r7, #12]
	    if (CLKNow != CLKPrevious)
 80016ec:	4b1b      	ldr	r3, [pc, #108]	; (800175c <readEncoder+0x100>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	68fa      	ldr	r2, [r7, #12]
 80016f2:	429a      	cmp	r2, r3
 80016f4:	d027      	beq.n	8001746 <readEncoder+0xea>
	        int DTNow = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_5); // Read the state of the DT pin
 80016f6:	2120      	movs	r1, #32
 80016f8:	4817      	ldr	r0, [pc, #92]	; (8001758 <readEncoder+0xfc>)
 80016fa:	f005 f8a1 	bl	8006840 <HAL_GPIO_ReadPin>
 80016fe:	4603      	mov	r3, r0
 8001700:	60bb      	str	r3, [r7, #8]
	        if (DTNow != CLKNow) // If DT state is different from CLK state, encoder is rotating in A direction
 8001702:	68ba      	ldr	r2, [r7, #8]
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	429a      	cmp	r2, r3
 8001708:	d00d      	beq.n	8001726 <readEncoder+0xca>
	            if (menu2_counter < 4)
 800170a:	4b18      	ldr	r3, [pc, #96]	; (800176c <readEncoder+0x110>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	2b03      	cmp	r3, #3
 8001710:	dc05      	bgt.n	800171e <readEncoder+0xc2>
	                menu2_counter++;
 8001712:	4b16      	ldr	r3, [pc, #88]	; (800176c <readEncoder+0x110>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	3301      	adds	r3, #1
 8001718:	4a14      	ldr	r2, [pc, #80]	; (800176c <readEncoder+0x110>)
 800171a:	6013      	str	r3, [r2, #0]
 800171c:	e010      	b.n	8001740 <readEncoder+0xe4>
	                menu2_counter = 0;
 800171e:	4b13      	ldr	r3, [pc, #76]	; (800176c <readEncoder+0x110>)
 8001720:	2200      	movs	r2, #0
 8001722:	601a      	str	r2, [r3, #0]
 8001724:	e00c      	b.n	8001740 <readEncoder+0xe4>
	            if (menu2_counter < 1)
 8001726:	4b11      	ldr	r3, [pc, #68]	; (800176c <readEncoder+0x110>)
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	2b00      	cmp	r3, #0
 800172c:	dc03      	bgt.n	8001736 <readEncoder+0xda>
	                menu2_counter = 4;
 800172e:	4b0f      	ldr	r3, [pc, #60]	; (800176c <readEncoder+0x110>)
 8001730:	2204      	movs	r2, #4
 8001732:	601a      	str	r2, [r3, #0]
 8001734:	e004      	b.n	8001740 <readEncoder+0xe4>
	                menu2_counter--;
 8001736:	4b0d      	ldr	r3, [pc, #52]	; (800176c <readEncoder+0x110>)
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	3b01      	subs	r3, #1
 800173c:	4a0b      	ldr	r2, [pc, #44]	; (800176c <readEncoder+0x110>)
 800173e:	6013      	str	r3, [r2, #0]
	        refreshLCD = 1;
 8001740:	4b08      	ldr	r3, [pc, #32]	; (8001764 <readEncoder+0x108>)
 8001742:	2201      	movs	r2, #1
 8001744:	601a      	str	r2, [r3, #0]
	    CLKPrevious = CLKNow; // Store last state of CLK
 8001746:	4a05      	ldr	r2, [pc, #20]	; (800175c <readEncoder+0x100>)
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	6013      	str	r3, [r2, #0]
}
 800174c:	bf00      	nop
 800174e:	3710      	adds	r7, #16
 8001750:	46bd      	mov	sp, r7
 8001752:	bd80      	pop	{r7, pc}
 8001754:	20000010 	.word	0x20000010
 8001758:	40020800 	.word	0x40020800
 800175c:	20000108 	.word	0x20000108
 8001760:	2000010c 	.word	0x2000010c
 8001764:	2000000c 	.word	0x2000000c
 8001768:	20000114 	.word	0x20000114
 800176c:	20000110 	.word	0x20000110

08001770 <Button_Control>:

void Button_Control(){
 8001770:	b480      	push	{r7}
 8001772:	af00      	add	r7, sp, #0
	button_pressed = 1;
 8001774:	4b03      	ldr	r3, [pc, #12]	; (8001784 <Button_Control+0x14>)
 8001776:	2201      	movs	r2, #1
 8001778:	601a      	str	r2, [r3, #0]
}
 800177a:	bf00      	nop
 800177c:	46bd      	mov	sp, r7
 800177e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001782:	4770      	bx	lr
 8001784:	20000118 	.word	0x20000118

08001788 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001788:	b480      	push	{r7}
 800178a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1)
 800178c:	e7fe      	b.n	800178c <Error_Handler+0x4>
	...

08001790 <start_midi>:

extern USBH_HandleTypeDef hUsbHostFS;
uint8_t MIDI_RX_Buffer[RX_BUFF_SIZE]; // MIDI reception buffer

void start_midi(void)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	af00      	add	r7, sp, #0
  USBH_MIDI_Receive(&hUsbHostFS, MIDI_RX_Buffer, RX_BUFF_SIZE);
 8001794:	2240      	movs	r2, #64	; 0x40
 8001796:	4903      	ldr	r1, [pc, #12]	; (80017a4 <start_midi+0x14>)
 8001798:	4803      	ldr	r0, [pc, #12]	; (80017a8 <start_midi+0x18>)
 800179a:	f00b fe60 	bl	800d45e <USBH_MIDI_Receive>
}
 800179e:	bf00      	nop
 80017a0:	bd80      	pop	{r7, pc}
 80017a2:	bf00      	nop
 80017a4:	20007070 	.word	0x20007070
 80017a8:	20007850 	.word	0x20007850

080017ac <USBH_MIDI_ReceiveCallback>:

void USBH_MIDI_ReceiveCallback(USBH_HandleTypeDef *phost) // from usbh.midi.c
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	b084      	sub	sp, #16
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
  // each USB midi package is 4 bytes long
  uint16_t numberOfPackets = USBH_MIDI_GetLastReceivedDataSize(&hUsbHostFS) / 4;
 80017b4:	481f      	ldr	r0, [pc, #124]	; (8001834 <USBH_MIDI_ReceiveCallback+0x88>)
 80017b6:	f00b fe36 	bl	800d426 <USBH_MIDI_GetLastReceivedDataSize>
 80017ba:	4603      	mov	r3, r0
 80017bc:	089b      	lsrs	r3, r3, #2
 80017be:	81bb      	strh	r3, [r7, #12]
  printf("midi received %d packets.\r\n", numberOfPackets);
 80017c0:	89bb      	ldrh	r3, [r7, #12]
 80017c2:	4619      	mov	r1, r3
 80017c4:	481c      	ldr	r0, [pc, #112]	; (8001838 <USBH_MIDI_ReceiveCallback+0x8c>)
 80017c6:	f00f fdbf 	bl	8011348 <iprintf>
  for(uint16_t i = 0; i < numberOfPackets; ++i) {
 80017ca:	2300      	movs	r3, #0
 80017cc:	81fb      	strh	r3, [r7, #14]
 80017ce:	e024      	b.n	800181a <USBH_MIDI_ReceiveCallback+0x6e>
    uint8_t cin_cable   = MIDI_RX_Buffer[4*i+0];
 80017d0:	89fb      	ldrh	r3, [r7, #14]
 80017d2:	009b      	lsls	r3, r3, #2
 80017d4:	4a19      	ldr	r2, [pc, #100]	; (800183c <USBH_MIDI_ReceiveCallback+0x90>)
 80017d6:	5cd3      	ldrb	r3, [r2, r3]
 80017d8:	72fb      	strb	r3, [r7, #11]
    uint8_t midi_cmd    = MIDI_RX_Buffer[4*i+1];
 80017da:	89fb      	ldrh	r3, [r7, #14]
 80017dc:	009b      	lsls	r3, r3, #2
 80017de:	3301      	adds	r3, #1
 80017e0:	4a16      	ldr	r2, [pc, #88]	; (800183c <USBH_MIDI_ReceiveCallback+0x90>)
 80017e2:	5cd3      	ldrb	r3, [r2, r3]
 80017e4:	72bb      	strb	r3, [r7, #10]
    uint8_t midi_param0 = MIDI_RX_Buffer[4*i+2];
 80017e6:	89fb      	ldrh	r3, [r7, #14]
 80017e8:	009b      	lsls	r3, r3, #2
 80017ea:	3302      	adds	r3, #2
 80017ec:	4a13      	ldr	r2, [pc, #76]	; (800183c <USBH_MIDI_ReceiveCallback+0x90>)
 80017ee:	5cd3      	ldrb	r3, [r2, r3]
 80017f0:	727b      	strb	r3, [r7, #9]
    uint8_t midi_param1 = MIDI_RX_Buffer[4*i+3];
 80017f2:	89fb      	ldrh	r3, [r7, #14]
 80017f4:	009b      	lsls	r3, r3, #2
 80017f6:	3303      	adds	r3, #3
 80017f8:	4a10      	ldr	r2, [pc, #64]	; (800183c <USBH_MIDI_ReceiveCallback+0x90>)
 80017fa:	5cd3      	ldrb	r3, [r2, r3]
 80017fc:	723b      	strb	r3, [r7, #8]
    if(cin_cable == (uint8_t)0) { //?
 80017fe:	7afb      	ldrb	r3, [r7, #11]
 8001800:	2b00      	cmp	r3, #0
 8001802:	d006      	beq.n	8001812 <USBH_MIDI_ReceiveCallback+0x66>
      continue;
    }
    decode_midi(midi_cmd, midi_param0, midi_param1);
 8001804:	7abb      	ldrb	r3, [r7, #10]
 8001806:	7a79      	ldrb	r1, [r7, #9]
 8001808:	7a3a      	ldrb	r2, [r7, #8]
 800180a:	4618      	mov	r0, r3
 800180c:	f000 f818 	bl	8001840 <decode_midi>
 8001810:	e000      	b.n	8001814 <USBH_MIDI_ReceiveCallback+0x68>
      continue;
 8001812:	bf00      	nop
  for(uint16_t i = 0; i < numberOfPackets; ++i) {
 8001814:	89fb      	ldrh	r3, [r7, #14]
 8001816:	3301      	adds	r3, #1
 8001818:	81fb      	strh	r3, [r7, #14]
 800181a:	89fa      	ldrh	r2, [r7, #14]
 800181c:	89bb      	ldrh	r3, [r7, #12]
 800181e:	429a      	cmp	r2, r3
 8001820:	d3d6      	bcc.n	80017d0 <USBH_MIDI_ReceiveCallback+0x24>
  }
  // start a new reception
  USBH_MIDI_Receive(&hUsbHostFS, MIDI_RX_Buffer, RX_BUFF_SIZE);
 8001822:	2240      	movs	r2, #64	; 0x40
 8001824:	4905      	ldr	r1, [pc, #20]	; (800183c <USBH_MIDI_ReceiveCallback+0x90>)
 8001826:	4803      	ldr	r0, [pc, #12]	; (8001834 <USBH_MIDI_ReceiveCallback+0x88>)
 8001828:	f00b fe19 	bl	800d45e <USBH_MIDI_Receive>
}
 800182c:	bf00      	nop
 800182e:	3710      	adds	r7, #16
 8001830:	46bd      	mov	sp, r7
 8001832:	bd80      	pop	{r7, pc}
 8001834:	20007850 	.word	0x20007850
 8001838:	080121a8 	.word	0x080121a8
 800183c:	20007070 	.word	0x20007070

08001840 <decode_midi>:

// decode midi input, react to note on/off commands
void decode_midi(uint8_t midi_cmd, uint8_t midi_param0, uint8_t midi_param1)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b082      	sub	sp, #8
 8001844:	af00      	add	r7, sp, #0
 8001846:	4603      	mov	r3, r0
 8001848:	71fb      	strb	r3, [r7, #7]
 800184a:	460b      	mov	r3, r1
 800184c:	71bb      	strb	r3, [r7, #6]
 800184e:	4613      	mov	r3, r2
 8001850:	717b      	strb	r3, [r7, #5]

  switch(midi_cmd & 0xf0) {
 8001852:	79fb      	ldrb	r3, [r7, #7]
 8001854:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001858:	2b80      	cmp	r3, #128	; 0x80
 800185a:	d002      	beq.n	8001862 <decode_midi+0x22>
 800185c:	2b90      	cmp	r3, #144	; 0x90
 800185e:	d007      	beq.n	8001870 <decode_midi+0x30>
  case 0xF0: // (non-musical commands)
    printf("%d: %02x %02x %02x\r\n", i, midi_cmd, midi_param0, midi_param1);
    printf("command not handled\r\n");
    break;*/
  }
}
 8001860:	e00d      	b.n	800187e <decode_midi+0x3e>
    note_off(midi_cmd, midi_param0, midi_param1);
 8001862:	79fb      	ldrb	r3, [r7, #7]
 8001864:	79b9      	ldrb	r1, [r7, #6]
 8001866:	797a      	ldrb	r2, [r7, #5]
 8001868:	4618      	mov	r0, r3
 800186a:	f000 fbf5 	bl	8002058 <note_off>
    break;
 800186e:	e006      	b.n	800187e <decode_midi+0x3e>
    note_on(midi_cmd, midi_param0, midi_param1);
 8001870:	79fb      	ldrb	r3, [r7, #7]
 8001872:	79b9      	ldrb	r1, [r7, #6]
 8001874:	797a      	ldrb	r2, [r7, #5]
 8001876:	4618      	mov	r0, r3
 8001878:	f000 fbaa 	bl	8001fd0 <note_on>
    break;
 800187c:	bf00      	nop
}
 800187e:	bf00      	nop
 8001880:	3708      	adds	r7, #8
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}
	...

08001888 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b082      	sub	sp, #8
 800188c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800188e:	2300      	movs	r3, #0
 8001890:	607b      	str	r3, [r7, #4]
 8001892:	4b10      	ldr	r3, [pc, #64]	; (80018d4 <HAL_MspInit+0x4c>)
 8001894:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001896:	4a0f      	ldr	r2, [pc, #60]	; (80018d4 <HAL_MspInit+0x4c>)
 8001898:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800189c:	6453      	str	r3, [r2, #68]	; 0x44
 800189e:	4b0d      	ldr	r3, [pc, #52]	; (80018d4 <HAL_MspInit+0x4c>)
 80018a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80018a6:	607b      	str	r3, [r7, #4]
 80018a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018aa:	2300      	movs	r3, #0
 80018ac:	603b      	str	r3, [r7, #0]
 80018ae:	4b09      	ldr	r3, [pc, #36]	; (80018d4 <HAL_MspInit+0x4c>)
 80018b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018b2:	4a08      	ldr	r2, [pc, #32]	; (80018d4 <HAL_MspInit+0x4c>)
 80018b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018b8:	6413      	str	r3, [r2, #64]	; 0x40
 80018ba:	4b06      	ldr	r3, [pc, #24]	; (80018d4 <HAL_MspInit+0x4c>)
 80018bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018c2:	603b      	str	r3, [r7, #0]
 80018c4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80018c6:	2007      	movs	r0, #7
 80018c8:	f004 f8d4 	bl	8005a74 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018cc:	bf00      	nop
 80018ce:	3708      	adds	r7, #8
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bd80      	pop	{r7, pc}
 80018d4:	40023800 	.word	0x40023800

080018d8 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 80018d8:	b480      	push	{r7}
 80018da:	b085      	sub	sp, #20
 80018dc:	af00      	add	r7, sp, #0
 80018de:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	4a0b      	ldr	r2, [pc, #44]	; (8001914 <HAL_CRC_MspInit+0x3c>)
 80018e6:	4293      	cmp	r3, r2
 80018e8:	d10d      	bne.n	8001906 <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80018ea:	2300      	movs	r3, #0
 80018ec:	60fb      	str	r3, [r7, #12]
 80018ee:	4b0a      	ldr	r3, [pc, #40]	; (8001918 <HAL_CRC_MspInit+0x40>)
 80018f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018f2:	4a09      	ldr	r2, [pc, #36]	; (8001918 <HAL_CRC_MspInit+0x40>)
 80018f4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80018f8:	6313      	str	r3, [r2, #48]	; 0x30
 80018fa:	4b07      	ldr	r3, [pc, #28]	; (8001918 <HAL_CRC_MspInit+0x40>)
 80018fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018fe:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001902:	60fb      	str	r3, [r7, #12]
 8001904:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8001906:	bf00      	nop
 8001908:	3714      	adds	r7, #20
 800190a:	46bd      	mov	sp, r7
 800190c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001910:	4770      	bx	lr
 8001912:	bf00      	nop
 8001914:	40023000 	.word	0x40023000
 8001918:	40023800 	.word	0x40023800

0800191c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b08a      	sub	sp, #40	; 0x28
 8001920:	af00      	add	r7, sp, #0
 8001922:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001924:	f107 0314 	add.w	r3, r7, #20
 8001928:	2200      	movs	r2, #0
 800192a:	601a      	str	r2, [r3, #0]
 800192c:	605a      	str	r2, [r3, #4]
 800192e:	609a      	str	r2, [r3, #8]
 8001930:	60da      	str	r2, [r3, #12]
 8001932:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	4a19      	ldr	r2, [pc, #100]	; (80019a0 <HAL_I2C_MspInit+0x84>)
 800193a:	4293      	cmp	r3, r2
 800193c:	d12c      	bne.n	8001998 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800193e:	2300      	movs	r3, #0
 8001940:	613b      	str	r3, [r7, #16]
 8001942:	4b18      	ldr	r3, [pc, #96]	; (80019a4 <HAL_I2C_MspInit+0x88>)
 8001944:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001946:	4a17      	ldr	r2, [pc, #92]	; (80019a4 <HAL_I2C_MspInit+0x88>)
 8001948:	f043 0302 	orr.w	r3, r3, #2
 800194c:	6313      	str	r3, [r2, #48]	; 0x30
 800194e:	4b15      	ldr	r3, [pc, #84]	; (80019a4 <HAL_I2C_MspInit+0x88>)
 8001950:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001952:	f003 0302 	and.w	r3, r3, #2
 8001956:	613b      	str	r3, [r7, #16]
 8001958:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SDL_Pin|Audio_SDA_Pin;
 800195a:	f44f 7310 	mov.w	r3, #576	; 0x240
 800195e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001960:	2312      	movs	r3, #18
 8001962:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001964:	2300      	movs	r3, #0
 8001966:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001968:	2303      	movs	r3, #3
 800196a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800196c:	2304      	movs	r3, #4
 800196e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001970:	f107 0314 	add.w	r3, r7, #20
 8001974:	4619      	mov	r1, r3
 8001976:	480c      	ldr	r0, [pc, #48]	; (80019a8 <HAL_I2C_MspInit+0x8c>)
 8001978:	f004 fcca 	bl	8006310 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800197c:	2300      	movs	r3, #0
 800197e:	60fb      	str	r3, [r7, #12]
 8001980:	4b08      	ldr	r3, [pc, #32]	; (80019a4 <HAL_I2C_MspInit+0x88>)
 8001982:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001984:	4a07      	ldr	r2, [pc, #28]	; (80019a4 <HAL_I2C_MspInit+0x88>)
 8001986:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800198a:	6413      	str	r3, [r2, #64]	; 0x40
 800198c:	4b05      	ldr	r3, [pc, #20]	; (80019a4 <HAL_I2C_MspInit+0x88>)
 800198e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001990:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001994:	60fb      	str	r3, [r7, #12]
 8001996:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001998:	bf00      	nop
 800199a:	3728      	adds	r7, #40	; 0x28
 800199c:	46bd      	mov	sp, r7
 800199e:	bd80      	pop	{r7, pc}
 80019a0:	40005400 	.word	0x40005400
 80019a4:	40023800 	.word	0x40023800
 80019a8:	40020400 	.word	0x40020400

080019ac <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b082      	sub	sp, #8
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	4a0a      	ldr	r2, [pc, #40]	; (80019e4 <HAL_I2C_MspDeInit+0x38>)
 80019ba:	4293      	cmp	r3, r2
 80019bc:	d10e      	bne.n	80019dc <HAL_I2C_MspDeInit+0x30>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 80019be:	4b0a      	ldr	r3, [pc, #40]	; (80019e8 <HAL_I2C_MspDeInit+0x3c>)
 80019c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019c2:	4a09      	ldr	r2, [pc, #36]	; (80019e8 <HAL_I2C_MspDeInit+0x3c>)
 80019c4:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80019c8:	6413      	str	r3, [r2, #64]	; 0x40

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(Audio_SDL_GPIO_Port, Audio_SDL_Pin);
 80019ca:	2140      	movs	r1, #64	; 0x40
 80019cc:	4807      	ldr	r0, [pc, #28]	; (80019ec <HAL_I2C_MspDeInit+0x40>)
 80019ce:	f004 fe3b 	bl	8006648 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(Audio_SDA_GPIO_Port, Audio_SDA_Pin);
 80019d2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80019d6:	4805      	ldr	r0, [pc, #20]	; (80019ec <HAL_I2C_MspDeInit+0x40>)
 80019d8:	f004 fe36 	bl	8006648 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 80019dc:	bf00      	nop
 80019de:	3708      	adds	r7, #8
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bd80      	pop	{r7, pc}
 80019e4:	40005400 	.word	0x40005400
 80019e8:	40023800 	.word	0x40023800
 80019ec:	40020400 	.word	0x40020400

080019f0 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b08e      	sub	sp, #56	; 0x38
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019f8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019fc:	2200      	movs	r2, #0
 80019fe:	601a      	str	r2, [r3, #0]
 8001a00:	605a      	str	r2, [r3, #4]
 8001a02:	609a      	str	r2, [r3, #8]
 8001a04:	60da      	str	r2, [r3, #12]
 8001a06:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001a08:	f107 0314 	add.w	r3, r7, #20
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	601a      	str	r2, [r3, #0]
 8001a10:	605a      	str	r2, [r3, #4]
 8001a12:	609a      	str	r2, [r3, #8]
 8001a14:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	4a4e      	ldr	r2, [pc, #312]	; (8001b54 <HAL_I2S_MspInit+0x164>)
 8001a1c:	4293      	cmp	r3, r2
 8001a1e:	f040 8094 	bne.w	8001b4a <HAL_I2S_MspInit+0x15a>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8001a22:	2301      	movs	r3, #1
 8001a24:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 50;
 8001a26:	2332      	movs	r3, #50	; 0x32
 8001a28:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8001a2a:	2302      	movs	r3, #2
 8001a2c:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001a2e:	f107 0314 	add.w	r3, r7, #20
 8001a32:	4618      	mov	r0, r3
 8001a34:	f008 fe70 	bl	800a718 <HAL_RCCEx_PeriphCLKConfig>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d001      	beq.n	8001a42 <HAL_I2S_MspInit+0x52>
    {
      Error_Handler();
 8001a3e:	f7ff fea3 	bl	8001788 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001a42:	2300      	movs	r3, #0
 8001a44:	613b      	str	r3, [r7, #16]
 8001a46:	4b44      	ldr	r3, [pc, #272]	; (8001b58 <HAL_I2S_MspInit+0x168>)
 8001a48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a4a:	4a43      	ldr	r2, [pc, #268]	; (8001b58 <HAL_I2S_MspInit+0x168>)
 8001a4c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001a50:	6413      	str	r3, [r2, #64]	; 0x40
 8001a52:	4b41      	ldr	r3, [pc, #260]	; (8001b58 <HAL_I2S_MspInit+0x168>)
 8001a54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a56:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001a5a:	613b      	str	r3, [r7, #16]
 8001a5c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a5e:	2300      	movs	r3, #0
 8001a60:	60fb      	str	r3, [r7, #12]
 8001a62:	4b3d      	ldr	r3, [pc, #244]	; (8001b58 <HAL_I2S_MspInit+0x168>)
 8001a64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a66:	4a3c      	ldr	r2, [pc, #240]	; (8001b58 <HAL_I2S_MspInit+0x168>)
 8001a68:	f043 0301 	orr.w	r3, r3, #1
 8001a6c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a6e:	4b3a      	ldr	r3, [pc, #232]	; (8001b58 <HAL_I2S_MspInit+0x168>)
 8001a70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a72:	f003 0301 	and.w	r3, r3, #1
 8001a76:	60fb      	str	r3, [r7, #12]
 8001a78:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	60bb      	str	r3, [r7, #8]
 8001a7e:	4b36      	ldr	r3, [pc, #216]	; (8001b58 <HAL_I2S_MspInit+0x168>)
 8001a80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a82:	4a35      	ldr	r2, [pc, #212]	; (8001b58 <HAL_I2S_MspInit+0x168>)
 8001a84:	f043 0304 	orr.w	r3, r3, #4
 8001a88:	6313      	str	r3, [r2, #48]	; 0x30
 8001a8a:	4b33      	ldr	r3, [pc, #204]	; (8001b58 <HAL_I2S_MspInit+0x168>)
 8001a8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a8e:	f003 0304 	and.w	r3, r3, #4
 8001a92:	60bb      	str	r3, [r7, #8]
 8001a94:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001a96:	2310      	movs	r3, #16
 8001a98:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a9a:	2302      	movs	r3, #2
 8001a9c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001aa6:	2306      	movs	r3, #6
 8001aa8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001aaa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001aae:	4619      	mov	r1, r3
 8001ab0:	482a      	ldr	r0, [pc, #168]	; (8001b5c <HAL_I2S_MspInit+0x16c>)
 8001ab2:	f004 fc2d 	bl	8006310 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_12;
 8001ab6:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8001aba:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001abc:	2302      	movs	r3, #2
 8001abe:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001ac8:	2306      	movs	r3, #6
 8001aca:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001acc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ad0:	4619      	mov	r1, r3
 8001ad2:	4823      	ldr	r0, [pc, #140]	; (8001b60 <HAL_I2S_MspInit+0x170>)
 8001ad4:	f004 fc1c 	bl	8006310 <HAL_GPIO_Init>

    /* I2S3 DMA Init */
    /* SPI3_TX Init */
    hdma_spi3_tx.Instance = DMA1_Stream5;
 8001ad8:	4b22      	ldr	r3, [pc, #136]	; (8001b64 <HAL_I2S_MspInit+0x174>)
 8001ada:	4a23      	ldr	r2, [pc, #140]	; (8001b68 <HAL_I2S_MspInit+0x178>)
 8001adc:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 8001ade:	4b21      	ldr	r3, [pc, #132]	; (8001b64 <HAL_I2S_MspInit+0x174>)
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001ae4:	4b1f      	ldr	r3, [pc, #124]	; (8001b64 <HAL_I2S_MspInit+0x174>)
 8001ae6:	2240      	movs	r2, #64	; 0x40
 8001ae8:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001aea:	4b1e      	ldr	r3, [pc, #120]	; (8001b64 <HAL_I2S_MspInit+0x174>)
 8001aec:	2200      	movs	r2, #0
 8001aee:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001af0:	4b1c      	ldr	r3, [pc, #112]	; (8001b64 <HAL_I2S_MspInit+0x174>)
 8001af2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001af6:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001af8:	4b1a      	ldr	r3, [pc, #104]	; (8001b64 <HAL_I2S_MspInit+0x174>)
 8001afa:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001afe:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001b00:	4b18      	ldr	r3, [pc, #96]	; (8001b64 <HAL_I2S_MspInit+0x174>)
 8001b02:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001b06:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_CIRCULAR;
 8001b08:	4b16      	ldr	r3, [pc, #88]	; (8001b64 <HAL_I2S_MspInit+0x174>)
 8001b0a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001b0e:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001b10:	4b14      	ldr	r3, [pc, #80]	; (8001b64 <HAL_I2S_MspInit+0x174>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001b16:	4b13      	ldr	r3, [pc, #76]	; (8001b64 <HAL_I2S_MspInit+0x174>)
 8001b18:	2204      	movs	r2, #4
 8001b1a:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_spi3_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_HALFFULL;
 8001b1c:	4b11      	ldr	r3, [pc, #68]	; (8001b64 <HAL_I2S_MspInit+0x174>)
 8001b1e:	2201      	movs	r2, #1
 8001b20:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_spi3_tx.Init.MemBurst = DMA_MBURST_SINGLE;
 8001b22:	4b10      	ldr	r3, [pc, #64]	; (8001b64 <HAL_I2S_MspInit+0x174>)
 8001b24:	2200      	movs	r2, #0
 8001b26:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_spi3_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8001b28:	4b0e      	ldr	r3, [pc, #56]	; (8001b64 <HAL_I2S_MspInit+0x174>)
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8001b2e:	480d      	ldr	r0, [pc, #52]	; (8001b64 <HAL_I2S_MspInit+0x174>)
 8001b30:	f003 fffe 	bl	8005b30 <HAL_DMA_Init>
 8001b34:	4603      	mov	r3, r0
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d001      	beq.n	8001b3e <HAL_I2S_MspInit+0x14e>
    {
      Error_Handler();
 8001b3a:	f7ff fe25 	bl	8001788 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi3_tx);
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	4a08      	ldr	r2, [pc, #32]	; (8001b64 <HAL_I2S_MspInit+0x174>)
 8001b42:	639a      	str	r2, [r3, #56]	; 0x38
 8001b44:	4a07      	ldr	r2, [pc, #28]	; (8001b64 <HAL_I2S_MspInit+0x174>)
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001b4a:	bf00      	nop
 8001b4c:	3738      	adds	r7, #56	; 0x38
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	bf00      	nop
 8001b54:	40003c00 	.word	0x40003c00
 8001b58:	40023800 	.word	0x40023800
 8001b5c:	40020000 	.word	0x40020000
 8001b60:	40020800 	.word	0x40020800
 8001b64:	20006b14 	.word	0x20006b14
 8001b68:	40026088 	.word	0x40026088

08001b6c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	b08a      	sub	sp, #40	; 0x28
 8001b70:	af00      	add	r7, sp, #0
 8001b72:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b74:	f107 0314 	add.w	r3, r7, #20
 8001b78:	2200      	movs	r2, #0
 8001b7a:	601a      	str	r2, [r3, #0]
 8001b7c:	605a      	str	r2, [r3, #4]
 8001b7e:	609a      	str	r2, [r3, #8]
 8001b80:	60da      	str	r2, [r3, #12]
 8001b82:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	4a43      	ldr	r2, [pc, #268]	; (8001c98 <HAL_SPI_MspInit+0x12c>)
 8001b8a:	4293      	cmp	r3, r2
 8001b8c:	d17f      	bne.n	8001c8e <HAL_SPI_MspInit+0x122>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001b8e:	2300      	movs	r3, #0
 8001b90:	613b      	str	r3, [r7, #16]
 8001b92:	4b42      	ldr	r3, [pc, #264]	; (8001c9c <HAL_SPI_MspInit+0x130>)
 8001b94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b96:	4a41      	ldr	r2, [pc, #260]	; (8001c9c <HAL_SPI_MspInit+0x130>)
 8001b98:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b9c:	6413      	str	r3, [r2, #64]	; 0x40
 8001b9e:	4b3f      	ldr	r3, [pc, #252]	; (8001c9c <HAL_SPI_MspInit+0x130>)
 8001ba0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ba2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001ba6:	613b      	str	r3, [r7, #16]
 8001ba8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001baa:	2300      	movs	r3, #0
 8001bac:	60fb      	str	r3, [r7, #12]
 8001bae:	4b3b      	ldr	r3, [pc, #236]	; (8001c9c <HAL_SPI_MspInit+0x130>)
 8001bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bb2:	4a3a      	ldr	r2, [pc, #232]	; (8001c9c <HAL_SPI_MspInit+0x130>)
 8001bb4:	f043 0304 	orr.w	r3, r3, #4
 8001bb8:	6313      	str	r3, [r2, #48]	; 0x30
 8001bba:	4b38      	ldr	r3, [pc, #224]	; (8001c9c <HAL_SPI_MspInit+0x130>)
 8001bbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bbe:	f003 0304 	and.w	r3, r3, #4
 8001bc2:	60fb      	str	r3, [r7, #12]
 8001bc4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	60bb      	str	r3, [r7, #8]
 8001bca:	4b34      	ldr	r3, [pc, #208]	; (8001c9c <HAL_SPI_MspInit+0x130>)
 8001bcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bce:	4a33      	ldr	r2, [pc, #204]	; (8001c9c <HAL_SPI_MspInit+0x130>)
 8001bd0:	f043 0302 	orr.w	r3, r3, #2
 8001bd4:	6313      	str	r3, [r2, #48]	; 0x30
 8001bd6:	4b31      	ldr	r3, [pc, #196]	; (8001c9c <HAL_SPI_MspInit+0x130>)
 8001bd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bda:	f003 0302 	and.w	r3, r3, #2
 8001bde:	60bb      	str	r3, [r7, #8]
 8001be0:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PB13     ------> SPI2_SCK
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = TOUCH_MISO_Pin;
 8001be2:	2304      	movs	r3, #4
 8001be4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001be6:	2302      	movs	r3, #2
 8001be8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bea:	2300      	movs	r3, #0
 8001bec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bee:	2303      	movs	r3, #3
 8001bf0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001bf2:	2305      	movs	r3, #5
 8001bf4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(TOUCH_MISO_GPIO_Port, &GPIO_InitStruct);
 8001bf6:	f107 0314 	add.w	r3, r7, #20
 8001bfa:	4619      	mov	r1, r3
 8001bfc:	4828      	ldr	r0, [pc, #160]	; (8001ca0 <HAL_SPI_MspInit+0x134>)
 8001bfe:	f004 fb87 	bl	8006310 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DISPL_SCK_Pin|DISPL_MOSI_Pin;
 8001c02:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8001c06:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c08:	2302      	movs	r3, #2
 8001c0a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c10:	2303      	movs	r3, #3
 8001c12:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001c14:	2305      	movs	r3, #5
 8001c16:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c18:	f107 0314 	add.w	r3, r7, #20
 8001c1c:	4619      	mov	r1, r3
 8001c1e:	4821      	ldr	r0, [pc, #132]	; (8001ca4 <HAL_SPI_MspInit+0x138>)
 8001c20:	f004 fb76 	bl	8006310 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 8001c24:	4b20      	ldr	r3, [pc, #128]	; (8001ca8 <HAL_SPI_MspInit+0x13c>)
 8001c26:	4a21      	ldr	r2, [pc, #132]	; (8001cac <HAL_SPI_MspInit+0x140>)
 8001c28:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8001c2a:	4b1f      	ldr	r3, [pc, #124]	; (8001ca8 <HAL_SPI_MspInit+0x13c>)
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001c30:	4b1d      	ldr	r3, [pc, #116]	; (8001ca8 <HAL_SPI_MspInit+0x13c>)
 8001c32:	2240      	movs	r2, #64	; 0x40
 8001c34:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c36:	4b1c      	ldr	r3, [pc, #112]	; (8001ca8 <HAL_SPI_MspInit+0x13c>)
 8001c38:	2200      	movs	r2, #0
 8001c3a:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001c3c:	4b1a      	ldr	r3, [pc, #104]	; (8001ca8 <HAL_SPI_MspInit+0x13c>)
 8001c3e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001c42:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001c44:	4b18      	ldr	r3, [pc, #96]	; (8001ca8 <HAL_SPI_MspInit+0x13c>)
 8001c46:	2200      	movs	r2, #0
 8001c48:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001c4a:	4b17      	ldr	r3, [pc, #92]	; (8001ca8 <HAL_SPI_MspInit+0x13c>)
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8001c50:	4b15      	ldr	r3, [pc, #84]	; (8001ca8 <HAL_SPI_MspInit+0x13c>)
 8001c52:	2200      	movs	r2, #0
 8001c54:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001c56:	4b14      	ldr	r3, [pc, #80]	; (8001ca8 <HAL_SPI_MspInit+0x13c>)
 8001c58:	2200      	movs	r2, #0
 8001c5a:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001c5c:	4b12      	ldr	r3, [pc, #72]	; (8001ca8 <HAL_SPI_MspInit+0x13c>)
 8001c5e:	2200      	movs	r2, #0
 8001c60:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8001c62:	4811      	ldr	r0, [pc, #68]	; (8001ca8 <HAL_SPI_MspInit+0x13c>)
 8001c64:	f003 ff64 	bl	8005b30 <HAL_DMA_Init>
 8001c68:	4603      	mov	r3, r0
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d001      	beq.n	8001c72 <HAL_SPI_MspInit+0x106>
    {
      Error_Handler();
 8001c6e:	f7ff fd8b 	bl	8001788 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	4a0c      	ldr	r2, [pc, #48]	; (8001ca8 <HAL_SPI_MspInit+0x13c>)
 8001c76:	649a      	str	r2, [r3, #72]	; 0x48
 8001c78:	4a0b      	ldr	r2, [pc, #44]	; (8001ca8 <HAL_SPI_MspInit+0x13c>)
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8001c7e:	2200      	movs	r2, #0
 8001c80:	2100      	movs	r1, #0
 8001c82:	2024      	movs	r0, #36	; 0x24
 8001c84:	f003 ff01 	bl	8005a8a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8001c88:	2024      	movs	r0, #36	; 0x24
 8001c8a:	f003 ff1a 	bl	8005ac2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001c8e:	bf00      	nop
 8001c90:	3728      	adds	r7, #40	; 0x28
 8001c92:	46bd      	mov	sp, r7
 8001c94:	bd80      	pop	{r7, pc}
 8001c96:	bf00      	nop
 8001c98:	40003800 	.word	0x40003800
 8001c9c:	40023800 	.word	0x40023800
 8001ca0:	40020800 	.word	0x40020800
 8001ca4:	40020400 	.word	0x40020400
 8001ca8:	20006fc8 	.word	0x20006fc8
 8001cac:	40026070 	.word	0x40026070

08001cb0 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	b085      	sub	sp, #20
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	4a0b      	ldr	r2, [pc, #44]	; (8001cec <HAL_TIM_PWM_MspInit+0x3c>)
 8001cbe:	4293      	cmp	r3, r2
 8001cc0:	d10d      	bne.n	8001cde <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	60fb      	str	r3, [r7, #12]
 8001cc6:	4b0a      	ldr	r3, [pc, #40]	; (8001cf0 <HAL_TIM_PWM_MspInit+0x40>)
 8001cc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cca:	4a09      	ldr	r2, [pc, #36]	; (8001cf0 <HAL_TIM_PWM_MspInit+0x40>)
 8001ccc:	f043 0302 	orr.w	r3, r3, #2
 8001cd0:	6413      	str	r3, [r2, #64]	; 0x40
 8001cd2:	4b07      	ldr	r3, [pc, #28]	; (8001cf0 <HAL_TIM_PWM_MspInit+0x40>)
 8001cd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cd6:	f003 0302 	and.w	r3, r3, #2
 8001cda:	60fb      	str	r3, [r7, #12]
 8001cdc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001cde:	bf00      	nop
 8001ce0:	3714      	adds	r7, #20
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce8:	4770      	bx	lr
 8001cea:	bf00      	nop
 8001cec:	40000400 	.word	0x40000400
 8001cf0:	40023800 	.word	0x40023800

08001cf4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b088      	sub	sp, #32
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cfc:	f107 030c 	add.w	r3, r7, #12
 8001d00:	2200      	movs	r2, #0
 8001d02:	601a      	str	r2, [r3, #0]
 8001d04:	605a      	str	r2, [r3, #4]
 8001d06:	609a      	str	r2, [r3, #8]
 8001d08:	60da      	str	r2, [r3, #12]
 8001d0a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	4a12      	ldr	r2, [pc, #72]	; (8001d5c <HAL_TIM_MspPostInit+0x68>)
 8001d12:	4293      	cmp	r3, r2
 8001d14:	d11d      	bne.n	8001d52 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d16:	2300      	movs	r3, #0
 8001d18:	60bb      	str	r3, [r7, #8]
 8001d1a:	4b11      	ldr	r3, [pc, #68]	; (8001d60 <HAL_TIM_MspPostInit+0x6c>)
 8001d1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d1e:	4a10      	ldr	r2, [pc, #64]	; (8001d60 <HAL_TIM_MspPostInit+0x6c>)
 8001d20:	f043 0301 	orr.w	r3, r3, #1
 8001d24:	6313      	str	r3, [r2, #48]	; 0x30
 8001d26:	4b0e      	ldr	r3, [pc, #56]	; (8001d60 <HAL_TIM_MspPostInit+0x6c>)
 8001d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d2a:	f003 0301 	and.w	r3, r3, #1
 8001d2e:	60bb      	str	r3, [r7, #8]
 8001d30:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001d32:	2380      	movs	r3, #128	; 0x80
 8001d34:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d36:	2302      	movs	r3, #2
 8001d38:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001d42:	2302      	movs	r3, #2
 8001d44:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d46:	f107 030c 	add.w	r3, r7, #12
 8001d4a:	4619      	mov	r1, r3
 8001d4c:	4805      	ldr	r0, [pc, #20]	; (8001d64 <HAL_TIM_MspPostInit+0x70>)
 8001d4e:	f004 fadf 	bl	8006310 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001d52:	bf00      	nop
 8001d54:	3720      	adds	r7, #32
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bd80      	pop	{r7, pc}
 8001d5a:	bf00      	nop
 8001d5c:	40000400 	.word	0x40000400
 8001d60:	40023800 	.word	0x40023800
 8001d64:	40020000 	.word	0x40020000

08001d68 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b08a      	sub	sp, #40	; 0x28
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d70:	f107 0314 	add.w	r3, r7, #20
 8001d74:	2200      	movs	r2, #0
 8001d76:	601a      	str	r2, [r3, #0]
 8001d78:	605a      	str	r2, [r3, #4]
 8001d7a:	609a      	str	r2, [r3, #8]
 8001d7c:	60da      	str	r2, [r3, #12]
 8001d7e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	4a19      	ldr	r2, [pc, #100]	; (8001dec <HAL_UART_MspInit+0x84>)
 8001d86:	4293      	cmp	r3, r2
 8001d88:	d12b      	bne.n	8001de2 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	613b      	str	r3, [r7, #16]
 8001d8e:	4b18      	ldr	r3, [pc, #96]	; (8001df0 <HAL_UART_MspInit+0x88>)
 8001d90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d92:	4a17      	ldr	r2, [pc, #92]	; (8001df0 <HAL_UART_MspInit+0x88>)
 8001d94:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001d98:	6413      	str	r3, [r2, #64]	; 0x40
 8001d9a:	4b15      	ldr	r3, [pc, #84]	; (8001df0 <HAL_UART_MspInit+0x88>)
 8001d9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001da2:	613b      	str	r3, [r7, #16]
 8001da4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001da6:	2300      	movs	r3, #0
 8001da8:	60fb      	str	r3, [r7, #12]
 8001daa:	4b11      	ldr	r3, [pc, #68]	; (8001df0 <HAL_UART_MspInit+0x88>)
 8001dac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dae:	4a10      	ldr	r2, [pc, #64]	; (8001df0 <HAL_UART_MspInit+0x88>)
 8001db0:	f043 0301 	orr.w	r3, r3, #1
 8001db4:	6313      	str	r3, [r2, #48]	; 0x30
 8001db6:	4b0e      	ldr	r3, [pc, #56]	; (8001df0 <HAL_UART_MspInit+0x88>)
 8001db8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dba:	f003 0301 	and.w	r3, r3, #1
 8001dbe:	60fb      	str	r3, [r7, #12]
 8001dc0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001dc2:	230c      	movs	r3, #12
 8001dc4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dc6:	2302      	movs	r3, #2
 8001dc8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dca:	2300      	movs	r3, #0
 8001dcc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dce:	2303      	movs	r3, #3
 8001dd0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001dd2:	2307      	movs	r3, #7
 8001dd4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dd6:	f107 0314 	add.w	r3, r7, #20
 8001dda:	4619      	mov	r1, r3
 8001ddc:	4805      	ldr	r0, [pc, #20]	; (8001df4 <HAL_UART_MspInit+0x8c>)
 8001dde:	f004 fa97 	bl	8006310 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001de2:	bf00      	nop
 8001de4:	3728      	adds	r7, #40	; 0x28
 8001de6:	46bd      	mov	sp, r7
 8001de8:	bd80      	pop	{r7, pc}
 8001dea:	bf00      	nop
 8001dec:	40004400 	.word	0x40004400
 8001df0:	40023800 	.word	0x40023800
 8001df4:	40020000 	.word	0x40020000

08001df8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001dfc:	e7fe      	b.n	8001dfc <NMI_Handler+0x4>

08001dfe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001dfe:	b480      	push	{r7}
 8001e00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e02:	e7fe      	b.n	8001e02 <HardFault_Handler+0x4>

08001e04 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e04:	b480      	push	{r7}
 8001e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e08:	e7fe      	b.n	8001e08 <MemManage_Handler+0x4>

08001e0a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e0a:	b480      	push	{r7}
 8001e0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e0e:	e7fe      	b.n	8001e0e <BusFault_Handler+0x4>

08001e10 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e10:	b480      	push	{r7}
 8001e12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e14:	e7fe      	b.n	8001e14 <UsageFault_Handler+0x4>

08001e16 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e16:	b480      	push	{r7}
 8001e18:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e1a:	bf00      	nop
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e22:	4770      	bx	lr

08001e24 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e24:	b480      	push	{r7}
 8001e26:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e28:	bf00      	nop
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e30:	4770      	bx	lr

08001e32 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e32:	b480      	push	{r7}
 8001e34:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e36:	bf00      	nop
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e3e:	4770      	bx	lr

08001e40 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e44:	f003 fd02 	bl	800584c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e48:	bf00      	nop
 8001e4a:	bd80      	pop	{r7, pc}

08001e4c <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Rotary_CLK_Pin);
 8001e50:	2010      	movs	r0, #16
 8001e52:	f004 fd27 	bl	80068a4 <HAL_GPIO_EXTI_IRQHandler>
  readEncoder();
 8001e56:	f7ff fc01 	bl	800165c <readEncoder>
  __HAL_GPIO_EXTI_CLEAR_IT(Rotary_CLK_Pin);
 8001e5a:	4b04      	ldr	r3, [pc, #16]	; (8001e6c <EXTI4_IRQHandler+0x20>)
 8001e5c:	2210      	movs	r2, #16
 8001e5e:	615a      	str	r2, [r3, #20]
  HAL_GPIO_EXTI_Callback(Rotary_CLK_Pin);
 8001e60:	2010      	movs	r0, #16
 8001e62:	f002 f8d7 	bl	8004014 <HAL_GPIO_EXTI_Callback>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8001e66:	bf00      	nop
 8001e68:	bd80      	pop	{r7, pc}
 8001e6a:	bf00      	nop
 8001e6c:	40013c00 	.word	0x40013c00

08001e70 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8001e74:	4802      	ldr	r0, [pc, #8]	; (8001e80 <DMA1_Stream4_IRQHandler+0x10>)
 8001e76:	f003 ffe1 	bl	8005e3c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8001e7a:	bf00      	nop
 8001e7c:	bd80      	pop	{r7, pc}
 8001e7e:	bf00      	nop
 8001e80:	20006fc8 	.word	0x20006fc8

08001e84 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8001e88:	4802      	ldr	r0, [pc, #8]	; (8001e94 <DMA1_Stream5_IRQHandler+0x10>)
 8001e8a:	f003 ffd7 	bl	8005e3c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001e8e:	bf00      	nop
 8001e90:	bd80      	pop	{r7, pc}
 8001e92:	bf00      	nop
 8001e94:	20006b14 	.word	0x20006b14

08001e98 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
	if (__HAL_GPIO_EXTI_GET_IT(Button_IN_Pin) != RESET){
 8001e9c:	4b07      	ldr	r3, [pc, #28]	; (8001ebc <EXTI9_5_IRQHandler+0x24>)
 8001e9e:	695b      	ldr	r3, [r3, #20]
 8001ea0:	f003 0320 	and.w	r3, r3, #32
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d007      	beq.n	8001eb8 <EXTI9_5_IRQHandler+0x20>
			Button_Control();
 8001ea8:	f7ff fc62 	bl	8001770 <Button_Control>
			__HAL_GPIO_EXTI_CLEAR_IT(Button_IN_Pin);
 8001eac:	4b03      	ldr	r3, [pc, #12]	; (8001ebc <EXTI9_5_IRQHandler+0x24>)
 8001eae:	2220      	movs	r2, #32
 8001eb0:	615a      	str	r2, [r3, #20]
			HAL_GPIO_EXTI_Callback(Button_IN_Pin);
 8001eb2:	2020      	movs	r0, #32
 8001eb4:	f002 f8ae 	bl	8004014 <HAL_GPIO_EXTI_Callback>
		}
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001eb8:	bf00      	nop
 8001eba:	bd80      	pop	{r7, pc}
 8001ebc:	40013c00 	.word	0x40013c00

08001ec0 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8001ec4:	4802      	ldr	r0, [pc, #8]	; (8001ed0 <SPI2_IRQHandler+0x10>)
 8001ec6:	f009 f80f 	bl	800aee8 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8001eca:	bf00      	nop
 8001ecc:	bd80      	pop	{r7, pc}
 8001ece:	bf00      	nop
 8001ed0:	20005a18 	.word	0x20005a18

08001ed4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(TOUCH_INT_Pin);
 8001ed8:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8001edc:	f004 fce2 	bl	80068a4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001ee0:	bf00      	nop
 8001ee2:	bd80      	pop	{r7, pc}

08001ee4 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8001ee8:	4802      	ldr	r0, [pc, #8]	; (8001ef4 <OTG_FS_IRQHandler+0x10>)
 8001eea:	f004 ff5d 	bl	8006da8 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001eee:	bf00      	nop
 8001ef0:	bd80      	pop	{r7, pc}
 8001ef2:	bf00      	nop
 8001ef4:	20007cf8 	.word	0x20007cf8

08001ef8 <synth_init>:
//void audio_init(void);
//void update_audio_buffer(uint32_t start_frame, uint32_t num_frames);


void synth_init()
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b082      	sub	sp, #8
 8001efc:	af00      	add	r7, sp, #0

  the_synth.voices = DEFAULT_VOICES;
 8001efe:	4b13      	ldr	r3, [pc, #76]	; (8001f4c <synth_init+0x54>)
 8001f00:	2202      	movs	r2, #2
 8001f02:	705a      	strb	r2, [r3, #1]
  the_synth.wave = DEFAULT_WAVE;
 8001f04:	4b11      	ldr	r3, [pc, #68]	; (8001f4c <synth_init+0x54>)
 8001f06:	2201      	movs	r2, #1
 8001f08:	701a      	strb	r2, [r3, #0]
/*  the_synth.attack = DEFAULT_ATTACK;
  the_synth.decay = DEFAULT_DECAY;
  the_synth.sustain = DEFAULT_SUSTAIN;
  the_synth.release = DEFAULT_RELEASE;
  the_synth.scale = DEFAULT_SCALE;*/
  for(int i=0; i < MAX_VOICES; i++) {
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	607b      	str	r3, [r7, #4]
 8001f0e:	e010      	b.n	8001f32 <synth_init+0x3a>
    wavetable_init( &(the_synth.wavetables[i]), the_synth.wave );
 8001f10:	687a      	ldr	r2, [r7, #4]
 8001f12:	4613      	mov	r3, r2
 8001f14:	009b      	lsls	r3, r3, #2
 8001f16:	4413      	add	r3, r2
 8001f18:	009b      	lsls	r3, r3, #2
 8001f1a:	4a0c      	ldr	r2, [pc, #48]	; (8001f4c <synth_init+0x54>)
 8001f1c:	4413      	add	r3, r2
 8001f1e:	3304      	adds	r3, #4
 8001f20:	4a0a      	ldr	r2, [pc, #40]	; (8001f4c <synth_init+0x54>)
 8001f22:	7812      	ldrb	r2, [r2, #0]
 8001f24:	4611      	mov	r1, r2
 8001f26:	4618      	mov	r0, r3
 8001f28:	f000 fce2 	bl	80028f0 <wavetable_init>
  for(int i=0; i < MAX_VOICES; i++) {
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	3301      	adds	r3, #1
 8001f30:	607b      	str	r3, [r7, #4]
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	2b01      	cmp	r3, #1
 8001f36:	ddeb      	ble.n	8001f10 <synth_init+0x18>
    Error_Handler();
  }
  reverb_init(the_synth.reverb, the_synth.wet, the_synth.delay);
*/

  the_synth.synth_time = 0.0;
 8001f38:	4b04      	ldr	r3, [pc, #16]	; (8001f4c <synth_init+0x54>)
 8001f3a:	f04f 0200 	mov.w	r2, #0
 8001f3e:	62da      	str	r2, [r3, #44]	; 0x2c

  audio_init();
 8001f40:	f000 f82a 	bl	8001f98 <audio_init>

}
 8001f44:	bf00      	nop
 8001f46:	3708      	adds	r7, #8
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	bd80      	pop	{r7, pc}
 8001f4c:	200070b0 	.word	0x200070b0

08001f50 <set_wave>:


void set_wave(uint8_t v)
{
 8001f50:	b480      	push	{r7}
 8001f52:	b085      	sub	sp, #20
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	4603      	mov	r3, r0
 8001f58:	71fb      	strb	r3, [r7, #7]

  the_synth.wave = v;
 8001f5a:	4a0e      	ldr	r2, [pc, #56]	; (8001f94 <set_wave+0x44>)
 8001f5c:	79fb      	ldrb	r3, [r7, #7]
 8001f5e:	7013      	strb	r3, [r2, #0]
  for(int i=0; i < MAX_VOICES; i++) {
 8001f60:	2300      	movs	r3, #0
 8001f62:	60fb      	str	r3, [r7, #12]
 8001f64:	e00c      	b.n	8001f80 <set_wave+0x30>
    the_synth.wavetables[i].wave = v;
 8001f66:	490b      	ldr	r1, [pc, #44]	; (8001f94 <set_wave+0x44>)
 8001f68:	68fa      	ldr	r2, [r7, #12]
 8001f6a:	4613      	mov	r3, r2
 8001f6c:	009b      	lsls	r3, r3, #2
 8001f6e:	4413      	add	r3, r2
 8001f70:	009b      	lsls	r3, r3, #2
 8001f72:	440b      	add	r3, r1
 8001f74:	3304      	adds	r3, #4
 8001f76:	79fa      	ldrb	r2, [r7, #7]
 8001f78:	701a      	strb	r2, [r3, #0]
  for(int i=0; i < MAX_VOICES; i++) {
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	3301      	adds	r3, #1
 8001f7e:	60fb      	str	r3, [r7, #12]
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	2b01      	cmp	r3, #1
 8001f84:	ddef      	ble.n	8001f66 <set_wave+0x16>
  }
}
 8001f86:	bf00      	nop
 8001f88:	bf00      	nop
 8001f8a:	3714      	adds	r7, #20
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f92:	4770      	bx	lr
 8001f94:	200070b0 	.word	0x200070b0

08001f98 <audio_init>:
}*/

// ======================================================================
// Call this after synthesizer has been initialized
void audio_init(void)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	af00      	add	r7, sp, #0
  update_audio_buffer(0, AUDIO_BUFFER_FRAMES);
 8001f9c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001fa0:	2000      	movs	r0, #0
 8001fa2:	f000 f89b 	bl	80020dc <update_audio_buffer>

  if(BSP_AUDIO_OUT_Init(OUTPUT_DEVICE_HEADPHONE, HARDWARE_VOLUME, FRAME_RATE) != AUDIO_OK) {
 8001fa6:	f64b 3280 	movw	r2, #48000	; 0xbb80
 8001faa:	2156      	movs	r1, #86	; 0x56
 8001fac:	2002      	movs	r0, #2
 8001fae:	f003 f9af 	bl	8005310 <BSP_AUDIO_OUT_Init>
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d001      	beq.n	8001fbc <audio_init+0x24>
    Error_Handler();
 8001fb8:	f7ff fbe6 	bl	8001788 <Error_Handler>
  }

  // tell the chip to start DMA from audio_buffer
  BSP_AUDIO_OUT_Play(&(audio_buffer[0]), AUDIO_BUFFER_BYTES);
 8001fbc:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001fc0:	4802      	ldr	r0, [pc, #8]	; (8001fcc <audio_init+0x34>)
 8001fc2:	f003 f9f3 	bl	80053ac <BSP_AUDIO_OUT_Play>

}
 8001fc6:	bf00      	nop
 8001fc8:	bd80      	pop	{r7, pc}
 8001fca:	bf00      	nop
 8001fcc:	200070e0 	.word	0x200070e0

08001fd0 <note_on>:
    //adsr_reset(&(the_synth.envelopes[i]));
  }
}

void note_on(uint8_t midi_cmd, uint8_t midi_param0, uint8_t midi_param1)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	b084      	sub	sp, #16
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	71fb      	strb	r3, [r7, #7]
 8001fda:	460b      	mov	r3, r1
 8001fdc:	71bb      	strb	r3, [r7, #6]
 8001fde:	4613      	mov	r3, r2
 8001fe0:	717b      	strb	r3, [r7, #5]

	BSP_AUDIO_OUT_Resume();
 8001fe2:	f003 fa23 	bl	800542c <BSP_AUDIO_OUT_Resume>
  int8_t cur_idx = MAX_VOICES;
 8001fe6:	2302      	movs	r3, #2
 8001fe8:	73fb      	strb	r3, [r7, #15]
  for(int8_t j = 0; j < MAX_VOICES; j++) {
 8001fea:	2300      	movs	r3, #0
 8001fec:	73bb      	strb	r3, [r7, #14]
 8001fee:	e015      	b.n	800201c <note_on+0x4c>
    //if(adsr_active(&(the_synth.envelopes[j]), the_synth.synth_time) == 0) {
	if(the_synth.wavetables[j].pitch == 0) {
 8001ff0:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8001ff4:	4917      	ldr	r1, [pc, #92]	; (8002054 <note_on+0x84>)
 8001ff6:	4613      	mov	r3, r2
 8001ff8:	009b      	lsls	r3, r3, #2
 8001ffa:	4413      	add	r3, r2
 8001ffc:	009b      	lsls	r3, r3, #2
 8001ffe:	440b      	add	r3, r1
 8002000:	3310      	adds	r3, #16
 8002002:	f993 3000 	ldrsb.w	r3, [r3]
 8002006:	2b00      	cmp	r3, #0
 8002008:	d102      	bne.n	8002010 <note_on+0x40>
      // Find a space to store the note
      cur_idx = j;
 800200a:	7bbb      	ldrb	r3, [r7, #14]
 800200c:	73fb      	strb	r3, [r7, #15]
      break;
 800200e:	e009      	b.n	8002024 <note_on+0x54>
  for(int8_t j = 0; j < MAX_VOICES; j++) {
 8002010:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002014:	b2db      	uxtb	r3, r3
 8002016:	3301      	adds	r3, #1
 8002018:	b2db      	uxtb	r3, r3
 800201a:	73bb      	strb	r3, [r7, #14]
 800201c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002020:	2b01      	cmp	r3, #1
 8002022:	dde5      	ble.n	8001ff0 <note_on+0x20>
    }
  }
  if(cur_idx < MAX_VOICES) {
 8002024:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002028:	2b01      	cmp	r3, #1
 800202a:	dc0f      	bgt.n	800204c <note_on+0x7c>
    wavetable_note_on(&(the_synth.wavetables[cur_idx]), midi_param0, midi_param1);
 800202c:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8002030:	4613      	mov	r3, r2
 8002032:	009b      	lsls	r3, r3, #2
 8002034:	4413      	add	r3, r2
 8002036:	009b      	lsls	r3, r3, #2
 8002038:	4a06      	ldr	r2, [pc, #24]	; (8002054 <note_on+0x84>)
 800203a:	4413      	add	r3, r2
 800203c:	3304      	adds	r3, #4
 800203e:	f997 1006 	ldrsb.w	r1, [r7, #6]
 8002042:	f997 2005 	ldrsb.w	r2, [r7, #5]
 8002046:	4618      	mov	r0, r3
 8002048:	f000 fc94 	bl	8002974 <wavetable_note_on>
    //adsr_note_on(&(the_synth.envelopes[cur_idx]), midi_param1, the_synth.synth_time);
  }
/*  else {
    printf("Note on:  [NOPE] %d %d\r\n", midi_param0, midi_param1);
  }*/
}
 800204c:	bf00      	nop
 800204e:	3710      	adds	r7, #16
 8002050:	46bd      	mov	sp, r7
 8002052:	bd80      	pop	{r7, pc}
 8002054:	200070b0 	.word	0x200070b0

08002058 <note_off>:

void note_off(uint8_t midi_cmd, uint8_t midi_param0, uint8_t midi_param1)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b084      	sub	sp, #16
 800205c:	af00      	add	r7, sp, #0
 800205e:	4603      	mov	r3, r0
 8002060:	71fb      	strb	r3, [r7, #7]
 8002062:	460b      	mov	r3, r1
 8002064:	71bb      	strb	r3, [r7, #6]
 8002066:	4613      	mov	r3, r2
 8002068:	717b      	strb	r3, [r7, #5]
	BSP_AUDIO_OUT_Pause();
 800206a:	f003 f9c9 	bl	8005400 <BSP_AUDIO_OUT_Pause>
  int8_t cur_idx = MAX_VOICES;
 800206e:	2302      	movs	r3, #2
 8002070:	73fb      	strb	r3, [r7, #15]
  for(int8_t j = 0; j < MAX_VOICES; j++) {
 8002072:	2300      	movs	r3, #0
 8002074:	73bb      	strb	r3, [r7, #14]
 8002076:	e017      	b.n	80020a8 <note_off+0x50>
    if(the_synth.wavetables[j].pitch == midi_param0) {
 8002078:	f997 200e 	ldrsb.w	r2, [r7, #14]
 800207c:	4916      	ldr	r1, [pc, #88]	; (80020d8 <note_off+0x80>)
 800207e:	4613      	mov	r3, r2
 8002080:	009b      	lsls	r3, r3, #2
 8002082:	4413      	add	r3, r2
 8002084:	009b      	lsls	r3, r3, #2
 8002086:	440b      	add	r3, r1
 8002088:	3310      	adds	r3, #16
 800208a:	f993 3000 	ldrsb.w	r3, [r3]
 800208e:	461a      	mov	r2, r3
 8002090:	79bb      	ldrb	r3, [r7, #6]
 8002092:	429a      	cmp	r2, r3
 8002094:	d102      	bne.n	800209c <note_off+0x44>
      //if(1 == adsr_releasing(&(the_synth.envelopes[j]), the_synth.synth_time)) {
        // Find which key is being released
      //  continue;
      //}
      cur_idx = j;
 8002096:	7bbb      	ldrb	r3, [r7, #14]
 8002098:	73fb      	strb	r3, [r7, #15]
      break;
 800209a:	e009      	b.n	80020b0 <note_off+0x58>
  for(int8_t j = 0; j < MAX_VOICES; j++) {
 800209c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80020a0:	b2db      	uxtb	r3, r3
 80020a2:	3301      	adds	r3, #1
 80020a4:	b2db      	uxtb	r3, r3
 80020a6:	73bb      	strb	r3, [r7, #14]
 80020a8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80020ac:	2b01      	cmp	r3, #1
 80020ae:	dde3      	ble.n	8002078 <note_off+0x20>
    }
  }
  if(cur_idx < MAX_VOICES) {
 80020b0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80020b4:	2b01      	cmp	r3, #1
 80020b6:	dc0b      	bgt.n	80020d0 <note_off+0x78>
    //adsr_note_off(&(the_synth.envelopes[cur_idx]), the_synth.synth_time);
	  wavetable_note_off(&(the_synth.wavetables[cur_idx]));
 80020b8:	f997 200f 	ldrsb.w	r2, [r7, #15]
 80020bc:	4613      	mov	r3, r2
 80020be:	009b      	lsls	r3, r3, #2
 80020c0:	4413      	add	r3, r2
 80020c2:	009b      	lsls	r3, r3, #2
 80020c4:	4a04      	ldr	r2, [pc, #16]	; (80020d8 <note_off+0x80>)
 80020c6:	4413      	add	r3, r2
 80020c8:	3304      	adds	r3, #4
 80020ca:	4618      	mov	r0, r3
 80020cc:	f000 fc80 	bl	80029d0 <wavetable_note_off>
  }
/*  else {
    printf("Note off: [NOPE] %d %d\r\n", midi_param0, midi_param1);
  }*/
}
 80020d0:	bf00      	nop
 80020d2:	3710      	adds	r7, #16
 80020d4:	46bd      	mov	sp, r7
 80020d6:	bd80      	pop	{r7, pc}
 80020d8:	200070b0 	.word	0x200070b0

080020dc <update_audio_buffer>:




void update_audio_buffer(uint32_t start_frame, uint32_t num_frames)
{
 80020dc:	b590      	push	{r4, r7, lr}
 80020de:	b08b      	sub	sp, #44	; 0x2c
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
 80020e4:	6039      	str	r1, [r7, #0]
  //HAL_GPIO_WritePin(LED_Port, RED_LED, GPIO_PIN_SET);
  static float sample_buffer[3][AUDIO_BUFFER_SAMPLES];

  memset(&(sample_buffer[0][0]), 0, sizeof(float)*AUDIO_BUFFER_SAMPLES);
 80020e6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80020ea:	2100      	movs	r1, #0
 80020ec:	486e      	ldr	r0, [pc, #440]	; (80022a8 <update_audio_buffer+0x1cc>)
 80020ee:	f00f f843 	bl	8011178 <memset>
  memset(&(sample_buffer[1][0]), 0, sizeof(float)*AUDIO_BUFFER_SAMPLES);
 80020f2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80020f6:	2100      	movs	r1, #0
 80020f8:	486c      	ldr	r0, [pc, #432]	; (80022ac <update_audio_buffer+0x1d0>)
 80020fa:	f00f f83d 	bl	8011178 <memset>
  // Osc + Env -> buf1
  for(int note = 0; note < MAX_VOICES; note++) {
 80020fe:	2300      	movs	r3, #0
 8002100:	627b      	str	r3, [r7, #36]	; 0x24
 8002102:	e052      	b.n	80021aa <update_audio_buffer+0xce>
    wavetable_get_samples(&(the_synth.wavetables[note]), &(sample_buffer[0][0]), num_frames);
 8002104:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002106:	4613      	mov	r3, r2
 8002108:	009b      	lsls	r3, r3, #2
 800210a:	4413      	add	r3, r2
 800210c:	009b      	lsls	r3, r3, #2
 800210e:	4a68      	ldr	r2, [pc, #416]	; (80022b0 <update_audio_buffer+0x1d4>)
 8002110:	4413      	add	r3, r2
 8002112:	3304      	adds	r3, #4
 8002114:	683a      	ldr	r2, [r7, #0]
 8002116:	4964      	ldr	r1, [pc, #400]	; (80022a8 <update_audio_buffer+0x1cc>)
 8002118:	4618      	mov	r0, r3
 800211a:	f000 fc83 	bl	8002a24 <wavetable_get_samples>
    //adsr_get_samples(&(the_synth.envelopes[note]), &(sample_buffer[0][0]), num_frames, the_synth.synth_time);
    for(int i = 0; i < num_frames; i++) {
 800211e:	2300      	movs	r3, #0
 8002120:	623b      	str	r3, [r7, #32]
 8002122:	e03b      	b.n	800219c <update_audio_buffer+0xc0>
      sample_buffer[1][2*i] += sample_buffer[0][2*i];
 8002124:	6a3b      	ldr	r3, [r7, #32]
 8002126:	005b      	lsls	r3, r3, #1
 8002128:	4a5f      	ldr	r2, [pc, #380]	; (80022a8 <update_audio_buffer+0x1cc>)
 800212a:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800212e:	009b      	lsls	r3, r3, #2
 8002130:	4413      	add	r3, r2
 8002132:	ed93 7a00 	vldr	s14, [r3]
 8002136:	6a3b      	ldr	r3, [r7, #32]
 8002138:	005b      	lsls	r3, r3, #1
 800213a:	4a5b      	ldr	r2, [pc, #364]	; (80022a8 <update_audio_buffer+0x1cc>)
 800213c:	009b      	lsls	r3, r3, #2
 800213e:	4413      	add	r3, r2
 8002140:	edd3 7a00 	vldr	s15, [r3]
 8002144:	6a3b      	ldr	r3, [r7, #32]
 8002146:	005b      	lsls	r3, r3, #1
 8002148:	ee77 7a27 	vadd.f32	s15, s14, s15
 800214c:	4a56      	ldr	r2, [pc, #344]	; (80022a8 <update_audio_buffer+0x1cc>)
 800214e:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8002152:	009b      	lsls	r3, r3, #2
 8002154:	4413      	add	r3, r2
 8002156:	edc3 7a00 	vstr	s15, [r3]
      sample_buffer[1][2*i+1] += sample_buffer[0][2*i+1];
 800215a:	6a3b      	ldr	r3, [r7, #32]
 800215c:	005b      	lsls	r3, r3, #1
 800215e:	3301      	adds	r3, #1
 8002160:	4a51      	ldr	r2, [pc, #324]	; (80022a8 <update_audio_buffer+0x1cc>)
 8002162:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8002166:	009b      	lsls	r3, r3, #2
 8002168:	4413      	add	r3, r2
 800216a:	ed93 7a00 	vldr	s14, [r3]
 800216e:	6a3b      	ldr	r3, [r7, #32]
 8002170:	005b      	lsls	r3, r3, #1
 8002172:	3301      	adds	r3, #1
 8002174:	4a4c      	ldr	r2, [pc, #304]	; (80022a8 <update_audio_buffer+0x1cc>)
 8002176:	009b      	lsls	r3, r3, #2
 8002178:	4413      	add	r3, r2
 800217a:	edd3 7a00 	vldr	s15, [r3]
 800217e:	6a3b      	ldr	r3, [r7, #32]
 8002180:	005b      	lsls	r3, r3, #1
 8002182:	3301      	adds	r3, #1
 8002184:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002188:	4a47      	ldr	r2, [pc, #284]	; (80022a8 <update_audio_buffer+0x1cc>)
 800218a:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800218e:	009b      	lsls	r3, r3, #2
 8002190:	4413      	add	r3, r2
 8002192:	edc3 7a00 	vstr	s15, [r3]
    for(int i = 0; i < num_frames; i++) {
 8002196:	6a3b      	ldr	r3, [r7, #32]
 8002198:	3301      	adds	r3, #1
 800219a:	623b      	str	r3, [r7, #32]
 800219c:	6a3b      	ldr	r3, [r7, #32]
 800219e:	683a      	ldr	r2, [r7, #0]
 80021a0:	429a      	cmp	r2, r3
 80021a2:	d8bf      	bhi.n	8002124 <update_audio_buffer+0x48>
  for(int note = 0; note < MAX_VOICES; note++) {
 80021a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021a6:	3301      	adds	r3, #1
 80021a8:	627b      	str	r3, [r7, #36]	; 0x24
 80021aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021ac:	2b01      	cmp	r3, #1
 80021ae:	dda9      	ble.n	8002104 <update_audio_buffer+0x28>

  // RLPF buf2 -> buf1
  //sf_biquad_process(&(the_synth.rlpf), num_frames, (sf_sample_st *)&(sample_buffer[2][0]), (sf_sample_st *)&(sample_buffer[1][0]));

  // convert buf1 -> uint16 output buffer
  int i = 0;
 80021b0:	2300      	movs	r3, #0
 80021b2:	61fb      	str	r3, [r7, #28]
  int outidx = 1;
 80021b4:	2301      	movs	r3, #1
 80021b6:	617b      	str	r3, [r7, #20]
  for(int frame = start_frame; frame < start_frame+num_frames; frame++) {
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	61bb      	str	r3, [r7, #24]
 80021bc:	e069      	b.n	8002292 <update_audio_buffer+0x1b6>
    float sample0_f = sample_buffer[outidx][2*i];
 80021be:	69fb      	ldr	r3, [r7, #28]
 80021c0:	005b      	lsls	r3, r3, #1
 80021c2:	4939      	ldr	r1, [pc, #228]	; (80022a8 <update_audio_buffer+0x1cc>)
 80021c4:	697a      	ldr	r2, [r7, #20]
 80021c6:	0252      	lsls	r2, r2, #9
 80021c8:	4413      	add	r3, r2
 80021ca:	009b      	lsls	r3, r3, #2
 80021cc:	440b      	add	r3, r1
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	613b      	str	r3, [r7, #16]
    float sample1_f = sample_buffer[outidx][2*i+1];
 80021d2:	69fb      	ldr	r3, [r7, #28]
 80021d4:	005b      	lsls	r3, r3, #1
 80021d6:	3301      	adds	r3, #1
 80021d8:	4933      	ldr	r1, [pc, #204]	; (80022a8 <update_audio_buffer+0x1cc>)
 80021da:	697a      	ldr	r2, [r7, #20]
 80021dc:	0252      	lsls	r2, r2, #9
 80021de:	4413      	add	r3, r2
 80021e0:	009b      	lsls	r3, r3, #2
 80021e2:	440b      	add	r3, r1
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	60fb      	str	r3, [r7, #12]
    sample0_f = (sample0_f > 1.0) ? sample0_f = 1.0 : (sample0_f < -1.0) ? -1.0 : sample0_f;
 80021e8:	edd7 7a04 	vldr	s15, [r7, #16]
 80021ec:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80021f0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80021f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021f8:	dd05      	ble.n	8002206 <update_audio_buffer+0x12a>
 80021fa:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80021fe:	613b      	str	r3, [r7, #16]
 8002200:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8002204:	e00b      	b.n	800221e <update_audio_buffer+0x142>
 8002206:	edd7 7a04 	vldr	s15, [r7, #16]
 800220a:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800220e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002212:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002216:	d501      	bpl.n	800221c <update_audio_buffer+0x140>
 8002218:	4b26      	ldr	r3, [pc, #152]	; (80022b4 <update_audio_buffer+0x1d8>)
 800221a:	e000      	b.n	800221e <update_audio_buffer+0x142>
 800221c:	693b      	ldr	r3, [r7, #16]
 800221e:	613b      	str	r3, [r7, #16]
    sample1_f = (sample1_f > 1.0) ? sample1_f = 1.0 : (sample1_f < -1.0) ? -1.0 : sample1_f;
 8002220:	edd7 7a03 	vldr	s15, [r7, #12]
 8002224:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002228:	eef4 7ac7 	vcmpe.f32	s15, s14
 800222c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002230:	dd05      	ble.n	800223e <update_audio_buffer+0x162>
 8002232:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8002236:	60fb      	str	r3, [r7, #12]
 8002238:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800223c:	e00b      	b.n	8002256 <update_audio_buffer+0x17a>
 800223e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002242:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8002246:	eef4 7ac7 	vcmpe.f32	s15, s14
 800224a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800224e:	d501      	bpl.n	8002254 <update_audio_buffer+0x178>
 8002250:	4b18      	ldr	r3, [pc, #96]	; (80022b4 <update_audio_buffer+0x1d8>)
 8002252:	e000      	b.n	8002256 <update_audio_buffer+0x17a>
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	60fb      	str	r3, [r7, #12]
    audio_buffer[2*frame] = float2uint16(sample0_f);
 8002258:	69bb      	ldr	r3, [r7, #24]
 800225a:	005c      	lsls	r4, r3, #1
 800225c:	ed97 0a04 	vldr	s0, [r7, #16]
 8002260:	f000 f89e 	bl	80023a0 <float2uint16>
 8002264:	4603      	mov	r3, r0
 8002266:	461a      	mov	r2, r3
 8002268:	4b13      	ldr	r3, [pc, #76]	; (80022b8 <update_audio_buffer+0x1dc>)
 800226a:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
    audio_buffer[2*frame+1] = float2uint16(sample1_f);
 800226e:	69bb      	ldr	r3, [r7, #24]
 8002270:	005b      	lsls	r3, r3, #1
 8002272:	1c5c      	adds	r4, r3, #1
 8002274:	ed97 0a03 	vldr	s0, [r7, #12]
 8002278:	f000 f892 	bl	80023a0 <float2uint16>
 800227c:	4603      	mov	r3, r0
 800227e:	461a      	mov	r2, r3
 8002280:	4b0d      	ldr	r3, [pc, #52]	; (80022b8 <update_audio_buffer+0x1dc>)
 8002282:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
    i++;
 8002286:	69fb      	ldr	r3, [r7, #28]
 8002288:	3301      	adds	r3, #1
 800228a:	61fb      	str	r3, [r7, #28]
  for(int frame = start_frame; frame < start_frame+num_frames; frame++) {
 800228c:	69bb      	ldr	r3, [r7, #24]
 800228e:	3301      	adds	r3, #1
 8002290:	61bb      	str	r3, [r7, #24]
 8002292:	687a      	ldr	r2, [r7, #4]
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	441a      	add	r2, r3
 8002298:	69bb      	ldr	r3, [r7, #24]
 800229a:	429a      	cmp	r2, r3
 800229c:	d88f      	bhi.n	80021be <update_audio_buffer+0xe2>
  }
  //HAL_GPIO_WritePin(LED_Port, RED_LED, GPIO_PIN_RESET);
}
 800229e:	bf00      	nop
 80022a0:	bf00      	nop
 80022a2:	372c      	adds	r7, #44	; 0x2c
 80022a4:	46bd      	mov	sp, r7
 80022a6:	bd90      	pop	{r4, r7, pc}
 80022a8:	2000011c 	.word	0x2000011c
 80022ac:	2000091c 	.word	0x2000091c
 80022b0:	200070b0 	.word	0x200070b0
 80022b4:	bf800000 	.word	0xbf800000
 80022b8:	200070e0 	.word	0x200070e0

080022bc <BSP_AUDIO_OUT_HalfTransfer_CallBack>:

// ======================================================================
// after the first half of the audio_buffer has been transferred, fill
// that portion with new samples while the second half is being played.
void BSP_AUDIO_OUT_HalfTransfer_CallBack(void)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	af00      	add	r7, sp, #0
  update_audio_buffer(0, AUDIO_BUFFER_FRAMES/2);
 80022c0:	2180      	movs	r1, #128	; 0x80
 80022c2:	2000      	movs	r0, #0
 80022c4:	f7ff ff0a 	bl	80020dc <update_audio_buffer>
  the_synth.synth_time += (float)(AUDIO_BUFFER_FRAMES/2)/FRAME_RATE;
 80022c8:	4b05      	ldr	r3, [pc, #20]	; (80022e0 <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x24>)
 80022ca:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 80022ce:	ed9f 7a05 	vldr	s14, [pc, #20]	; 80022e4 <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x28>
 80022d2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80022d6:	4b02      	ldr	r3, [pc, #8]	; (80022e0 <BSP_AUDIO_OUT_HalfTransfer_CallBack+0x24>)
 80022d8:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
}
 80022dc:	bf00      	nop
 80022de:	bd80      	pop	{r7, pc}
 80022e0:	200070b0 	.word	0x200070b0
 80022e4:	3b2ec33e 	.word	0x3b2ec33e

080022e8 <BSP_AUDIO_OUT_TransferComplete_CallBack>:

// ======================================================================
// now the second half has been transferred. fill in the second half
// with new samples.
void BSP_AUDIO_OUT_TransferComplete_CallBack(void)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	af00      	add	r7, sp, #0
  update_audio_buffer(AUDIO_BUFFER_FRAMES/2, AUDIO_BUFFER_FRAMES/2);
 80022ec:	2180      	movs	r1, #128	; 0x80
 80022ee:	2080      	movs	r0, #128	; 0x80
 80022f0:	f7ff fef4 	bl	80020dc <update_audio_buffer>
  the_synth.synth_time += (float)(AUDIO_BUFFER_FRAMES/2)/FRAME_RATE;
 80022f4:	4b05      	ldr	r3, [pc, #20]	; (800230c <BSP_AUDIO_OUT_TransferComplete_CallBack+0x24>)
 80022f6:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 80022fa:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8002310 <BSP_AUDIO_OUT_TransferComplete_CallBack+0x28>
 80022fe:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002302:	4b02      	ldr	r3, [pc, #8]	; (800230c <BSP_AUDIO_OUT_TransferComplete_CallBack+0x24>)
 8002304:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
}
 8002308:	bf00      	nop
 800230a:	bd80      	pop	{r7, pc}
 800230c:	200070b0 	.word	0x200070b0
 8002310:	3b2ec33e 	.word	0x3b2ec33e

08002314 <BSP_AUDIO_OUT_Error_CallBack>:


void BSP_AUDIO_OUT_Error_CallBack(void)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	af00      	add	r7, sp, #0
  printf("AUDIO OUT Error\r\n");
 8002318:	4802      	ldr	r0, [pc, #8]	; (8002324 <BSP_AUDIO_OUT_Error_CallBack+0x10>)
 800231a:	f00f f89b 	bl	8011454 <puts>
}
 800231e:	bf00      	nop
 8002320:	bd80      	pop	{r7, pc}
 8002322:	bf00      	nop
 8002324:	080121c4 	.word	0x080121c4

08002328 <pitch_to_freq>:
float CHROMATIC_BASE = pow(2.0f, 1.0f / 12.0f);

// ======================================================================
// convert midi pitch index to frequency in Hz.  A4 440Hz = midi note 69
float pitch_to_freq(uint8_t pitch)
{
 8002328:	b5b0      	push	{r4, r5, r7, lr}
 800232a:	b082      	sub	sp, #8
 800232c:	af00      	add	r7, sp, #0
 800232e:	4603      	mov	r3, r0
 8002330:	71fb      	strb	r3, [r7, #7]
  return 440*pow(CHROMATIC_BASE, (float)pitch - 69);
 8002332:	4b18      	ldr	r3, [pc, #96]	; (8002394 <pitch_to_freq+0x6c>)
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	4618      	mov	r0, r3
 8002338:	f7fe f906 	bl	8000548 <__aeabi_f2d>
 800233c:	4604      	mov	r4, r0
 800233e:	460d      	mov	r5, r1
 8002340:	79fb      	ldrb	r3, [r7, #7]
 8002342:	ee07 3a90 	vmov	s15, r3
 8002346:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800234a:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8002398 <pitch_to_freq+0x70>
 800234e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002352:	ee17 0a90 	vmov	r0, s15
 8002356:	f7fe f8f7 	bl	8000548 <__aeabi_f2d>
 800235a:	4602      	mov	r2, r0
 800235c:	460b      	mov	r3, r1
 800235e:	ec43 2b11 	vmov	d1, r2, r3
 8002362:	ec45 4b10 	vmov	d0, r4, r5
 8002366:	f00d f84b 	bl	800f400 <pow>
 800236a:	ec51 0b10 	vmov	r0, r1, d0
 800236e:	f04f 0200 	mov.w	r2, #0
 8002372:	4b0a      	ldr	r3, [pc, #40]	; (800239c <pitch_to_freq+0x74>)
 8002374:	f7fe f940 	bl	80005f8 <__aeabi_dmul>
 8002378:	4602      	mov	r2, r0
 800237a:	460b      	mov	r3, r1
 800237c:	4610      	mov	r0, r2
 800237e:	4619      	mov	r1, r3
 8002380:	f7fe fc12 	bl	8000ba8 <__aeabi_d2f>
 8002384:	4603      	mov	r3, r0
 8002386:	ee07 3a90 	vmov	s15, r3
}
 800238a:	eeb0 0a67 	vmov.f32	s0, s15
 800238e:	3708      	adds	r7, #8
 8002390:	46bd      	mov	sp, r7
 8002392:	bdb0      	pop	{r4, r5, r7, pc}
 8002394:	20000014 	.word	0x20000014
 8002398:	428a0000 	.word	0x428a0000
 800239c:	407b8000 	.word	0x407b8000

080023a0 <float2uint16>:
// ======================================================================
// float to uint16 produces two's complement values with -1.0 => 0x8001,
// 0.0 => 0x0000 and 1.0 => 0x7fff.  It also has good rounding behavior
// near 0.0 per https://www.cs.cmu.edu/~rbd/papers/cmj-float-to-int.html
inline uint16_t float2uint16(float f)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b082      	sub	sp, #8
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	ed87 0a01 	vstr	s0, [r7, #4]
  return (uint16_t)(((int16_t)(32767*f + 32768.5)) - 32768);
 80023aa:	edd7 7a01 	vldr	s15, [r7, #4]
 80023ae:	ed9f 7a10 	vldr	s14, [pc, #64]	; 80023f0 <float2uint16+0x50>
 80023b2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80023b6:	ee17 0a90 	vmov	r0, s15
 80023ba:	f7fe f8c5 	bl	8000548 <__aeabi_f2d>
 80023be:	a30a      	add	r3, pc, #40	; (adr r3, 80023e8 <float2uint16+0x48>)
 80023c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023c4:	f7fd ff62 	bl	800028c <__adddf3>
 80023c8:	4602      	mov	r2, r0
 80023ca:	460b      	mov	r3, r1
 80023cc:	4610      	mov	r0, r2
 80023ce:	4619      	mov	r1, r3
 80023d0:	f7fe fbc2 	bl	8000b58 <__aeabi_d2iz>
 80023d4:	4603      	mov	r3, r0
 80023d6:	b21b      	sxth	r3, r3
 80023d8:	b29b      	uxth	r3, r3
 80023da:	f5a3 4300 	sub.w	r3, r3, #32768	; 0x8000
 80023de:	b29b      	uxth	r3, r3
}
 80023e0:	4618      	mov	r0, r3
 80023e2:	3708      	adds	r7, #8
 80023e4:	46bd      	mov	sp, r7
 80023e6:	bd80      	pop	{r7, pc}
 80023e8:	00000000 	.word	0x00000000
 80023ec:	40e00010 	.word	0x40e00010
 80023f0:	46fffe00 	.word	0x46fffe00

080023f4 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b086      	sub	sp, #24
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	60f8      	str	r0, [r7, #12]
 80023fc:	60b9      	str	r1, [r7, #8]
 80023fe:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002400:	2300      	movs	r3, #0
 8002402:	617b      	str	r3, [r7, #20]
 8002404:	e00a      	b.n	800241c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002406:	f3af 8000 	nop.w
 800240a:	4601      	mov	r1, r0
 800240c:	68bb      	ldr	r3, [r7, #8]
 800240e:	1c5a      	adds	r2, r3, #1
 8002410:	60ba      	str	r2, [r7, #8]
 8002412:	b2ca      	uxtb	r2, r1
 8002414:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002416:	697b      	ldr	r3, [r7, #20]
 8002418:	3301      	adds	r3, #1
 800241a:	617b      	str	r3, [r7, #20]
 800241c:	697a      	ldr	r2, [r7, #20]
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	429a      	cmp	r2, r3
 8002422:	dbf0      	blt.n	8002406 <_read+0x12>
	}

return len;
 8002424:	687b      	ldr	r3, [r7, #4]
}
 8002426:	4618      	mov	r0, r3
 8002428:	3718      	adds	r7, #24
 800242a:	46bd      	mov	sp, r7
 800242c:	bd80      	pop	{r7, pc}

0800242e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800242e:	b580      	push	{r7, lr}
 8002430:	b086      	sub	sp, #24
 8002432:	af00      	add	r7, sp, #0
 8002434:	60f8      	str	r0, [r7, #12]
 8002436:	60b9      	str	r1, [r7, #8]
 8002438:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800243a:	2300      	movs	r3, #0
 800243c:	617b      	str	r3, [r7, #20]
 800243e:	e009      	b.n	8002454 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002440:	68bb      	ldr	r3, [r7, #8]
 8002442:	1c5a      	adds	r2, r3, #1
 8002444:	60ba      	str	r2, [r7, #8]
 8002446:	781b      	ldrb	r3, [r3, #0]
 8002448:	4618      	mov	r0, r3
 800244a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800244e:	697b      	ldr	r3, [r7, #20]
 8002450:	3301      	adds	r3, #1
 8002452:	617b      	str	r3, [r7, #20]
 8002454:	697a      	ldr	r2, [r7, #20]
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	429a      	cmp	r2, r3
 800245a:	dbf1      	blt.n	8002440 <_write+0x12>
	}
	return len;
 800245c:	687b      	ldr	r3, [r7, #4]
}
 800245e:	4618      	mov	r0, r3
 8002460:	3718      	adds	r7, #24
 8002462:	46bd      	mov	sp, r7
 8002464:	bd80      	pop	{r7, pc}

08002466 <_close>:

int _close(int file)
{
 8002466:	b480      	push	{r7}
 8002468:	b083      	sub	sp, #12
 800246a:	af00      	add	r7, sp, #0
 800246c:	6078      	str	r0, [r7, #4]
	return -1;
 800246e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002472:	4618      	mov	r0, r3
 8002474:	370c      	adds	r7, #12
 8002476:	46bd      	mov	sp, r7
 8002478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247c:	4770      	bx	lr

0800247e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800247e:	b480      	push	{r7}
 8002480:	b083      	sub	sp, #12
 8002482:	af00      	add	r7, sp, #0
 8002484:	6078      	str	r0, [r7, #4]
 8002486:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002488:	683b      	ldr	r3, [r7, #0]
 800248a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800248e:	605a      	str	r2, [r3, #4]
	return 0;
 8002490:	2300      	movs	r3, #0
}
 8002492:	4618      	mov	r0, r3
 8002494:	370c      	adds	r7, #12
 8002496:	46bd      	mov	sp, r7
 8002498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249c:	4770      	bx	lr

0800249e <_isatty>:

int _isatty(int file)
{
 800249e:	b480      	push	{r7}
 80024a0:	b083      	sub	sp, #12
 80024a2:	af00      	add	r7, sp, #0
 80024a4:	6078      	str	r0, [r7, #4]
	return 1;
 80024a6:	2301      	movs	r3, #1
}
 80024a8:	4618      	mov	r0, r3
 80024aa:	370c      	adds	r7, #12
 80024ac:	46bd      	mov	sp, r7
 80024ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b2:	4770      	bx	lr

080024b4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80024b4:	b480      	push	{r7}
 80024b6:	b085      	sub	sp, #20
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	60f8      	str	r0, [r7, #12]
 80024bc:	60b9      	str	r1, [r7, #8]
 80024be:	607a      	str	r2, [r7, #4]
	return 0;
 80024c0:	2300      	movs	r3, #0
}
 80024c2:	4618      	mov	r0, r3
 80024c4:	3714      	adds	r7, #20
 80024c6:	46bd      	mov	sp, r7
 80024c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024cc:	4770      	bx	lr
	...

080024d0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b086      	sub	sp, #24
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80024d8:	4a14      	ldr	r2, [pc, #80]	; (800252c <_sbrk+0x5c>)
 80024da:	4b15      	ldr	r3, [pc, #84]	; (8002530 <_sbrk+0x60>)
 80024dc:	1ad3      	subs	r3, r2, r3
 80024de:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80024e0:	697b      	ldr	r3, [r7, #20]
 80024e2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80024e4:	4b13      	ldr	r3, [pc, #76]	; (8002534 <_sbrk+0x64>)
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d102      	bne.n	80024f2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80024ec:	4b11      	ldr	r3, [pc, #68]	; (8002534 <_sbrk+0x64>)
 80024ee:	4a12      	ldr	r2, [pc, #72]	; (8002538 <_sbrk+0x68>)
 80024f0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80024f2:	4b10      	ldr	r3, [pc, #64]	; (8002534 <_sbrk+0x64>)
 80024f4:	681a      	ldr	r2, [r3, #0]
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	4413      	add	r3, r2
 80024fa:	693a      	ldr	r2, [r7, #16]
 80024fc:	429a      	cmp	r2, r3
 80024fe:	d207      	bcs.n	8002510 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002500:	f00e fe00 	bl	8011104 <__errno>
 8002504:	4603      	mov	r3, r0
 8002506:	220c      	movs	r2, #12
 8002508:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800250a:	f04f 33ff 	mov.w	r3, #4294967295
 800250e:	e009      	b.n	8002524 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002510:	4b08      	ldr	r3, [pc, #32]	; (8002534 <_sbrk+0x64>)
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002516:	4b07      	ldr	r3, [pc, #28]	; (8002534 <_sbrk+0x64>)
 8002518:	681a      	ldr	r2, [r3, #0]
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	4413      	add	r3, r2
 800251e:	4a05      	ldr	r2, [pc, #20]	; (8002534 <_sbrk+0x64>)
 8002520:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002522:	68fb      	ldr	r3, [r7, #12]
}
 8002524:	4618      	mov	r0, r3
 8002526:	3718      	adds	r7, #24
 8002528:	46bd      	mov	sp, r7
 800252a:	bd80      	pop	{r7, pc}
 800252c:	20020000 	.word	0x20020000
 8002530:	00000400 	.word	0x00000400
 8002534:	2000191c 	.word	0x2000191c
 8002538:	20008000 	.word	0x20008000

0800253c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800253c:	b480      	push	{r7}
 800253e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002540:	4b06      	ldr	r3, [pc, #24]	; (800255c <SystemInit+0x20>)
 8002542:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002546:	4a05      	ldr	r2, [pc, #20]	; (800255c <SystemInit+0x20>)
 8002548:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800254c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002550:	bf00      	nop
 8002552:	46bd      	mov	sp, r7
 8002554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002558:	4770      	bx	lr
 800255a:	bf00      	nop
 800255c:	e000ed00 	.word	0xe000ed00

08002560 <wavetable_sine_init>:
void wavetable_saw_init(void);
void wavetable_square_init(void);
void wavetable_triangle_init(void);
void wavetable_semi_sine_init(void);
void wavetable_sine_init(void)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b084      	sub	sp, #16
 8002564:	af00      	add	r7, sp, #0
  float phase_inc = (2.0f * (float)M_PI) / (float)WAVE_LENGTH;
 8002566:	4b18      	ldr	r3, [pc, #96]	; (80025c8 <wavetable_sine_init+0x68>)
 8002568:	607b      	str	r3, [r7, #4]
  float phase = 0;
 800256a:	f04f 0300 	mov.w	r3, #0
 800256e:	60fb      	str	r3, [r7, #12]
  for (int i = 0; i < WAVE_LENGTH; i++) {
 8002570:	2300      	movs	r3, #0
 8002572:	60bb      	str	r3, [r7, #8]
 8002574:	e01f      	b.n	80025b6 <wavetable_sine_init+0x56>
    sine_wave_table[i] = sin(phase);
 8002576:	68f8      	ldr	r0, [r7, #12]
 8002578:	f7fd ffe6 	bl	8000548 <__aeabi_f2d>
 800257c:	4602      	mov	r2, r0
 800257e:	460b      	mov	r3, r1
 8002580:	ec43 2b10 	vmov	d0, r2, r3
 8002584:	f00c fee4 	bl	800f350 <sin>
 8002588:	ec53 2b10 	vmov	r2, r3, d0
 800258c:	4610      	mov	r0, r2
 800258e:	4619      	mov	r1, r3
 8002590:	f7fe fb0a 	bl	8000ba8 <__aeabi_d2f>
 8002594:	4602      	mov	r2, r0
 8002596:	490d      	ldr	r1, [pc, #52]	; (80025cc <wavetable_sine_init+0x6c>)
 8002598:	68bb      	ldr	r3, [r7, #8]
 800259a:	009b      	lsls	r3, r3, #2
 800259c:	440b      	add	r3, r1
 800259e:	601a      	str	r2, [r3, #0]
    phase += phase_inc;
 80025a0:	ed97 7a03 	vldr	s14, [r7, #12]
 80025a4:	edd7 7a01 	vldr	s15, [r7, #4]
 80025a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80025ac:	edc7 7a03 	vstr	s15, [r7, #12]
  for (int i = 0; i < WAVE_LENGTH; i++) {
 80025b0:	68bb      	ldr	r3, [r7, #8]
 80025b2:	3301      	adds	r3, #1
 80025b4:	60bb      	str	r3, [r7, #8]
 80025b6:	68bb      	ldr	r3, [r7, #8]
 80025b8:	2bff      	cmp	r3, #255	; 0xff
 80025ba:	dddc      	ble.n	8002576 <wavetable_sine_init+0x16>
  }
}
 80025bc:	bf00      	nop
 80025be:	bf00      	nop
 80025c0:	3710      	adds	r7, #16
 80025c2:	46bd      	mov	sp, r7
 80025c4:	bd80      	pop	{r7, pc}
 80025c6:	bf00      	nop
 80025c8:	3cc90fdb 	.word	0x3cc90fdb
 80025cc:	200062cc 	.word	0x200062cc

080025d0 <wavetable_saw_init>:

void wavetable_saw_init(void)
{
 80025d0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80025d4:	b086      	sub	sp, #24
 80025d6:	af00      	add	r7, sp, #0
  memset(saw_wave_table, 0, sizeof(float) * WAVE_LENGTH);
 80025d8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80025dc:	2100      	movs	r1, #0
 80025de:	4856      	ldr	r0, [pc, #344]	; (8002738 <wavetable_saw_init+0x168>)
 80025e0:	f00e fdca 	bl	8011178 <memset>
  float num_octaves = (int)(FRAME_RATE / 2.0 / 440.0);
 80025e4:	4b55      	ldr	r3, [pc, #340]	; (800273c <wavetable_saw_init+0x16c>)
 80025e6:	60bb      	str	r3, [r7, #8]
  for (int octave = 1; octave < num_octaves; octave++) {
 80025e8:	2301      	movs	r3, #1
 80025ea:	617b      	str	r3, [r7, #20]
 80025ec:	e087      	b.n	80026fe <wavetable_saw_init+0x12e>
    float phase_inc = (octave * 2.0 * (float)M_PI) / (float)WAVE_LENGTH;
 80025ee:	6978      	ldr	r0, [r7, #20]
 80025f0:	f7fd ff98 	bl	8000524 <__aeabi_i2d>
 80025f4:	4602      	mov	r2, r0
 80025f6:	460b      	mov	r3, r1
 80025f8:	f7fd fe48 	bl	800028c <__adddf3>
 80025fc:	4602      	mov	r2, r0
 80025fe:	460b      	mov	r3, r1
 8002600:	4610      	mov	r0, r2
 8002602:	4619      	mov	r1, r3
 8002604:	a348      	add	r3, pc, #288	; (adr r3, 8002728 <wavetable_saw_init+0x158>)
 8002606:	e9d3 2300 	ldrd	r2, r3, [r3]
 800260a:	f7fd fff5 	bl	80005f8 <__aeabi_dmul>
 800260e:	4602      	mov	r2, r0
 8002610:	460b      	mov	r3, r1
 8002612:	4610      	mov	r0, r2
 8002614:	4619      	mov	r1, r3
 8002616:	f04f 0200 	mov.w	r2, #0
 800261a:	4b49      	ldr	r3, [pc, #292]	; (8002740 <wavetable_saw_init+0x170>)
 800261c:	f7fe f916 	bl	800084c <__aeabi_ddiv>
 8002620:	4602      	mov	r2, r0
 8002622:	460b      	mov	r3, r1
 8002624:	4610      	mov	r0, r2
 8002626:	4619      	mov	r1, r3
 8002628:	f7fe fabe 	bl	8000ba8 <__aeabi_d2f>
 800262c:	4603      	mov	r3, r0
 800262e:	607b      	str	r3, [r7, #4]
    float phase = 0;
 8002630:	f04f 0300 	mov.w	r3, #0
 8002634:	613b      	str	r3, [r7, #16]
    float sign = (octave & 1) ? -1.0f : 1.0f;
 8002636:	697b      	ldr	r3, [r7, #20]
 8002638:	f003 0301 	and.w	r3, r3, #1
 800263c:	2b00      	cmp	r3, #0
 800263e:	d001      	beq.n	8002644 <wavetable_saw_init+0x74>
 8002640:	4b40      	ldr	r3, [pc, #256]	; (8002744 <wavetable_saw_init+0x174>)
 8002642:	e001      	b.n	8002648 <wavetable_saw_init+0x78>
 8002644:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8002648:	603b      	str	r3, [r7, #0]
    for (int i = 0; i < WAVE_LENGTH; i++) {
 800264a:	2300      	movs	r3, #0
 800264c:	60fb      	str	r3, [r7, #12]
 800264e:	e050      	b.n	80026f2 <wavetable_saw_init+0x122>
      saw_wave_table[i] += (sign * sin(phase) / octave) * (2.0f / (float)M_PI);
 8002650:	4a39      	ldr	r2, [pc, #228]	; (8002738 <wavetable_saw_init+0x168>)
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	009b      	lsls	r3, r3, #2
 8002656:	4413      	add	r3, r2
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	4618      	mov	r0, r3
 800265c:	f7fd ff74 	bl	8000548 <__aeabi_f2d>
 8002660:	4604      	mov	r4, r0
 8002662:	460d      	mov	r5, r1
 8002664:	6838      	ldr	r0, [r7, #0]
 8002666:	f7fd ff6f 	bl	8000548 <__aeabi_f2d>
 800266a:	4680      	mov	r8, r0
 800266c:	4689      	mov	r9, r1
 800266e:	6938      	ldr	r0, [r7, #16]
 8002670:	f7fd ff6a 	bl	8000548 <__aeabi_f2d>
 8002674:	4602      	mov	r2, r0
 8002676:	460b      	mov	r3, r1
 8002678:	ec43 2b10 	vmov	d0, r2, r3
 800267c:	f00c fe68 	bl	800f350 <sin>
 8002680:	ec53 2b10 	vmov	r2, r3, d0
 8002684:	4640      	mov	r0, r8
 8002686:	4649      	mov	r1, r9
 8002688:	f7fd ffb6 	bl	80005f8 <__aeabi_dmul>
 800268c:	4602      	mov	r2, r0
 800268e:	460b      	mov	r3, r1
 8002690:	4690      	mov	r8, r2
 8002692:	4699      	mov	r9, r3
 8002694:	6978      	ldr	r0, [r7, #20]
 8002696:	f7fd ff45 	bl	8000524 <__aeabi_i2d>
 800269a:	4602      	mov	r2, r0
 800269c:	460b      	mov	r3, r1
 800269e:	4640      	mov	r0, r8
 80026a0:	4649      	mov	r1, r9
 80026a2:	f7fe f8d3 	bl	800084c <__aeabi_ddiv>
 80026a6:	4602      	mov	r2, r0
 80026a8:	460b      	mov	r3, r1
 80026aa:	4610      	mov	r0, r2
 80026ac:	4619      	mov	r1, r3
 80026ae:	a320      	add	r3, pc, #128	; (adr r3, 8002730 <wavetable_saw_init+0x160>)
 80026b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026b4:	f7fd ffa0 	bl	80005f8 <__aeabi_dmul>
 80026b8:	4602      	mov	r2, r0
 80026ba:	460b      	mov	r3, r1
 80026bc:	4620      	mov	r0, r4
 80026be:	4629      	mov	r1, r5
 80026c0:	f7fd fde4 	bl	800028c <__adddf3>
 80026c4:	4602      	mov	r2, r0
 80026c6:	460b      	mov	r3, r1
 80026c8:	4610      	mov	r0, r2
 80026ca:	4619      	mov	r1, r3
 80026cc:	f7fe fa6c 	bl	8000ba8 <__aeabi_d2f>
 80026d0:	4602      	mov	r2, r0
 80026d2:	4919      	ldr	r1, [pc, #100]	; (8002738 <wavetable_saw_init+0x168>)
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	009b      	lsls	r3, r3, #2
 80026d8:	440b      	add	r3, r1
 80026da:	601a      	str	r2, [r3, #0]
      phase += phase_inc;
 80026dc:	ed97 7a04 	vldr	s14, [r7, #16]
 80026e0:	edd7 7a01 	vldr	s15, [r7, #4]
 80026e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80026e8:	edc7 7a04 	vstr	s15, [r7, #16]
    for (int i = 0; i < WAVE_LENGTH; i++) {
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	3301      	adds	r3, #1
 80026f0:	60fb      	str	r3, [r7, #12]
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	2bff      	cmp	r3, #255	; 0xff
 80026f6:	ddab      	ble.n	8002650 <wavetable_saw_init+0x80>
  for (int octave = 1; octave < num_octaves; octave++) {
 80026f8:	697b      	ldr	r3, [r7, #20]
 80026fa:	3301      	adds	r3, #1
 80026fc:	617b      	str	r3, [r7, #20]
 80026fe:	697b      	ldr	r3, [r7, #20]
 8002700:	ee07 3a90 	vmov	s15, r3
 8002704:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002708:	ed97 7a02 	vldr	s14, [r7, #8]
 800270c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002710:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002714:	f73f af6b 	bgt.w	80025ee <wavetable_saw_init+0x1e>
    }
  }
}
 8002718:	bf00      	nop
 800271a:	bf00      	nop
 800271c:	3718      	adds	r7, #24
 800271e:	46bd      	mov	sp, r7
 8002720:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002724:	f3af 8000 	nop.w
 8002728:	60000000 	.word	0x60000000
 800272c:	400921fb 	.word	0x400921fb
 8002730:	60000000 	.word	0x60000000
 8002734:	3fe45f30 	.word	0x3fe45f30
 8002738:	20005a70 	.word	0x20005a70
 800273c:	42580000 	.word	0x42580000
 8002740:	40700000 	.word	0x40700000
 8002744:	bf800000 	.word	0xbf800000

08002748 <wavetable_square_init>:

//Implement Square and trinagle wave here
void wavetable_square_init(void)
{
 8002748:	b480      	push	{r7}
 800274a:	b083      	sub	sp, #12
 800274c:	af00      	add	r7, sp, #0
    for (int i = 0; i < WAVE_LENGTH; i++) {
 800274e:	2300      	movs	r3, #0
 8002750:	607b      	str	r3, [r7, #4]
 8002752:	e013      	b.n	800277c <wavetable_square_init+0x34>
        // Set half of the wave to a high value and half to a low value
        if (i < WAVE_LENGTH / 2) {
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	2b7f      	cmp	r3, #127	; 0x7f
 8002758:	dc07      	bgt.n	800276a <wavetable_square_init+0x22>
            square_wave_table[i] = 1.0f;  // High amplitude
 800275a:	4a0d      	ldr	r2, [pc, #52]	; (8002790 <wavetable_square_init+0x48>)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	009b      	lsls	r3, r3, #2
 8002760:	4413      	add	r3, r2
 8002762:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8002766:	601a      	str	r2, [r3, #0]
 8002768:	e005      	b.n	8002776 <wavetable_square_init+0x2e>
        } else {
            square_wave_table[i] = -1.0f; // Low amplitude
 800276a:	4a09      	ldr	r2, [pc, #36]	; (8002790 <wavetable_square_init+0x48>)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	009b      	lsls	r3, r3, #2
 8002770:	4413      	add	r3, r2
 8002772:	4a08      	ldr	r2, [pc, #32]	; (8002794 <wavetable_square_init+0x4c>)
 8002774:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < WAVE_LENGTH; i++) {
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	3301      	adds	r3, #1
 800277a:	607b      	str	r3, [r7, #4]
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2bff      	cmp	r3, #255	; 0xff
 8002780:	dde8      	ble.n	8002754 <wavetable_square_init+0xc>
        }
    }
}
 8002782:	bf00      	nop
 8002784:	bf00      	nop
 8002786:	370c      	adds	r7, #12
 8002788:	46bd      	mov	sp, r7
 800278a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278e:	4770      	bx	lr
 8002790:	20005ec4 	.word	0x20005ec4
 8002794:	bf800000 	.word	0xbf800000

08002798 <wavetable_triangle_init>:

void wavetable_triangle_init(void)
{
 8002798:	b480      	push	{r7}
 800279a:	b087      	sub	sp, #28
 800279c:	af00      	add	r7, sp, #0
    int half_wave_length = WAVE_LENGTH / 2;
 800279e:	2380      	movs	r3, #128	; 0x80
 80027a0:	60bb      	str	r3, [r7, #8]
    float increment = 2.0f / half_wave_length;  // Increment for the rising edge
 80027a2:	68bb      	ldr	r3, [r7, #8]
 80027a4:	ee07 3a90 	vmov	s15, r3
 80027a8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80027ac:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80027b0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80027b4:	edc7 7a01 	vstr	s15, [r7, #4]
    float decrement = -increment;               // Decrement for the falling edge
 80027b8:	edd7 7a01 	vldr	s15, [r7, #4]
 80027bc:	eef1 7a67 	vneg.f32	s15, s15
 80027c0:	edc7 7a00 	vstr	s15, [r7]
    float value = -1.0f;                        // Start from the lowest value
 80027c4:	4b1b      	ldr	r3, [pc, #108]	; (8002834 <wavetable_triangle_init+0x9c>)
 80027c6:	617b      	str	r3, [r7, #20]

    // First half: rising edge
    for (int i = 0; i < half_wave_length; i++) {
 80027c8:	2300      	movs	r3, #0
 80027ca:	613b      	str	r3, [r7, #16]
 80027cc:	e010      	b.n	80027f0 <wavetable_triangle_init+0x58>
        triangle_wave_table[i] = value;
 80027ce:	4a1a      	ldr	r2, [pc, #104]	; (8002838 <wavetable_triangle_init+0xa0>)
 80027d0:	693b      	ldr	r3, [r7, #16]
 80027d2:	009b      	lsls	r3, r3, #2
 80027d4:	4413      	add	r3, r2
 80027d6:	697a      	ldr	r2, [r7, #20]
 80027d8:	601a      	str	r2, [r3, #0]
        value += increment;
 80027da:	ed97 7a05 	vldr	s14, [r7, #20]
 80027de:	edd7 7a01 	vldr	s15, [r7, #4]
 80027e2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80027e6:	edc7 7a05 	vstr	s15, [r7, #20]
    for (int i = 0; i < half_wave_length; i++) {
 80027ea:	693b      	ldr	r3, [r7, #16]
 80027ec:	3301      	adds	r3, #1
 80027ee:	613b      	str	r3, [r7, #16]
 80027f0:	693a      	ldr	r2, [r7, #16]
 80027f2:	68bb      	ldr	r3, [r7, #8]
 80027f4:	429a      	cmp	r2, r3
 80027f6:	dbea      	blt.n	80027ce <wavetable_triangle_init+0x36>
    }

    // Second half: falling edge
    for (int i = half_wave_length; i < WAVE_LENGTH; i++) {
 80027f8:	68bb      	ldr	r3, [r7, #8]
 80027fa:	60fb      	str	r3, [r7, #12]
 80027fc:	e010      	b.n	8002820 <wavetable_triangle_init+0x88>
        triangle_wave_table[i] = value;
 80027fe:	4a0e      	ldr	r2, [pc, #56]	; (8002838 <wavetable_triangle_init+0xa0>)
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	009b      	lsls	r3, r3, #2
 8002804:	4413      	add	r3, r2
 8002806:	697a      	ldr	r2, [r7, #20]
 8002808:	601a      	str	r2, [r3, #0]
        value += decrement;
 800280a:	ed97 7a05 	vldr	s14, [r7, #20]
 800280e:	edd7 7a00 	vldr	s15, [r7]
 8002812:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002816:	edc7 7a05 	vstr	s15, [r7, #20]
    for (int i = half_wave_length; i < WAVE_LENGTH; i++) {
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	3301      	adds	r3, #1
 800281e:	60fb      	str	r3, [r7, #12]
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	2bff      	cmp	r3, #255	; 0xff
 8002824:	ddeb      	ble.n	80027fe <wavetable_triangle_init+0x66>
    }
}
 8002826:	bf00      	nop
 8002828:	bf00      	nop
 800282a:	371c      	adds	r7, #28
 800282c:	46bd      	mov	sp, r7
 800282e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002832:	4770      	bx	lr
 8002834:	bf800000 	.word	0xbf800000
 8002838:	200066cc 	.word	0x200066cc
 800283c:	00000000 	.word	0x00000000

08002840 <wavetable_semi_sine_init>:

void wavetable_semi_sine_init(void)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b084      	sub	sp, #16
 8002844:	af00      	add	r7, sp, #0
    float phase_inc = (float)M_PI / (float)WAVE_LENGTH; // Increment to cover half a sine wave
 8002846:	4b28      	ldr	r3, [pc, #160]	; (80028e8 <wavetable_semi_sine_init+0xa8>)
 8002848:	607b      	str	r3, [r7, #4]
    float phase = 0;
 800284a:	f04f 0300 	mov.w	r3, #0
 800284e:	60fb      	str	r3, [r7, #12]
    for (int i = 0; i < WAVE_LENGTH; i++) {
 8002850:	2300      	movs	r3, #0
 8002852:	60bb      	str	r3, [r7, #8]
 8002854:	e03a      	b.n	80028cc <wavetable_semi_sine_init+0x8c>
        // Use the sine of the phase to generate wave values
        semi_sine_wave_table[i] = sin(phase);
 8002856:	68f8      	ldr	r0, [r7, #12]
 8002858:	f7fd fe76 	bl	8000548 <__aeabi_f2d>
 800285c:	4602      	mov	r2, r0
 800285e:	460b      	mov	r3, r1
 8002860:	ec43 2b10 	vmov	d0, r2, r3
 8002864:	f00c fd74 	bl	800f350 <sin>
 8002868:	ec53 2b10 	vmov	r2, r3, d0
 800286c:	4610      	mov	r0, r2
 800286e:	4619      	mov	r1, r3
 8002870:	f7fe f99a 	bl	8000ba8 <__aeabi_d2f>
 8002874:	4602      	mov	r2, r0
 8002876:	491d      	ldr	r1, [pc, #116]	; (80028ec <wavetable_semi_sine_init+0xac>)
 8002878:	68bb      	ldr	r3, [r7, #8]
 800287a:	009b      	lsls	r3, r3, #2
 800287c:	440b      	add	r3, r1
 800287e:	601a      	str	r2, [r3, #0]
        phase += phase_inc;
 8002880:	ed97 7a03 	vldr	s14, [r7, #12]
 8002884:	edd7 7a01 	vldr	s15, [r7, #4]
 8002888:	ee77 7a27 	vadd.f32	s15, s14, s15
 800288c:	edc7 7a03 	vstr	s15, [r7, #12]

        // Reset the phase after reaching  to repeat the semi-sine wave
        if (phase > M_PI) {
 8002890:	68f8      	ldr	r0, [r7, #12]
 8002892:	f7fd fe59 	bl	8000548 <__aeabi_f2d>
 8002896:	a312      	add	r3, pc, #72	; (adr r3, 80028e0 <wavetable_semi_sine_init+0xa0>)
 8002898:	e9d3 2300 	ldrd	r2, r3, [r3]
 800289c:	f7fe f93c 	bl	8000b18 <__aeabi_dcmpgt>
 80028a0:	4603      	mov	r3, r0
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d00f      	beq.n	80028c6 <wavetable_semi_sine_init+0x86>
            phase -= M_PI;
 80028a6:	68f8      	ldr	r0, [r7, #12]
 80028a8:	f7fd fe4e 	bl	8000548 <__aeabi_f2d>
 80028ac:	a30c      	add	r3, pc, #48	; (adr r3, 80028e0 <wavetable_semi_sine_init+0xa0>)
 80028ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028b2:	f7fd fce9 	bl	8000288 <__aeabi_dsub>
 80028b6:	4602      	mov	r2, r0
 80028b8:	460b      	mov	r3, r1
 80028ba:	4610      	mov	r0, r2
 80028bc:	4619      	mov	r1, r3
 80028be:	f7fe f973 	bl	8000ba8 <__aeabi_d2f>
 80028c2:	4603      	mov	r3, r0
 80028c4:	60fb      	str	r3, [r7, #12]
    for (int i = 0; i < WAVE_LENGTH; i++) {
 80028c6:	68bb      	ldr	r3, [r7, #8]
 80028c8:	3301      	adds	r3, #1
 80028ca:	60bb      	str	r3, [r7, #8]
 80028cc:	68bb      	ldr	r3, [r7, #8]
 80028ce:	2bff      	cmp	r3, #255	; 0xff
 80028d0:	ddc1      	ble.n	8002856 <wavetable_semi_sine_init+0x16>
        }
    }
}
 80028d2:	bf00      	nop
 80028d4:	bf00      	nop
 80028d6:	3710      	adds	r7, #16
 80028d8:	46bd      	mov	sp, r7
 80028da:	bd80      	pop	{r7, pc}
 80028dc:	f3af 8000 	nop.w
 80028e0:	54442d18 	.word	0x54442d18
 80028e4:	400921fb 	.word	0x400921fb
 80028e8:	3c490fdb 	.word	0x3c490fdb
 80028ec:	20006bc8 	.word	0x20006bc8

080028f0 <wavetable_init>:

void wavetable_init(wavetable_state_t *self, uint8_t wave)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b082      	sub	sp, #8
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
 80028f8:	460b      	mov	r3, r1
 80028fa:	70fb      	strb	r3, [r7, #3]
  if(!wavetables_initialized) {
 80028fc:	4b1a      	ldr	r3, [pc, #104]	; (8002968 <wavetable_init+0x78>)
 80028fe:	781b      	ldrb	r3, [r3, #0]
 8002900:	2b00      	cmp	r3, #0
 8002902:	d10c      	bne.n	800291e <wavetable_init+0x2e>
    wavetable_sine_init();
 8002904:	f7ff fe2c 	bl	8002560 <wavetable_sine_init>
    wavetable_saw_init();
 8002908:	f7ff fe62 	bl	80025d0 <wavetable_saw_init>
    wavetable_square_init();
 800290c:	f7ff ff1c 	bl	8002748 <wavetable_square_init>
    wavetable_triangle_init();
 8002910:	f7ff ff42 	bl	8002798 <wavetable_triangle_init>
    wavetable_semi_sine_init();
 8002914:	f7ff ff94 	bl	8002840 <wavetable_semi_sine_init>
    wavetables_initialized = 1;
 8002918:	4b13      	ldr	r3, [pc, #76]	; (8002968 <wavetable_init+0x78>)
 800291a:	2201      	movs	r2, #1
 800291c:	701a      	strb	r2, [r3, #0]
  }
  self->wave      = wave;
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	78fa      	ldrb	r2, [r7, #3]
 8002922:	701a      	strb	r2, [r3, #0]
  self->phase     = 0;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	f04f 0200 	mov.w	r2, #0
 800292a:	605a      	str	r2, [r3, #4]
  self->pitch     = 0;
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	2200      	movs	r2, #0
 8002930:	731a      	strb	r2, [r3, #12]
  self->pitch_hz  = pitch_to_freq(32);
 8002932:	2020      	movs	r0, #32
 8002934:	f7ff fcf8 	bl	8002328 <pitch_to_freq>
 8002938:	eef0 7a40 	vmov.f32	s15, s0
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	edc3 7a04 	vstr	s15, [r3, #16]
  self->phase_inc = (self->pitch_hz / FRAME_RATE) * WAVE_LENGTH;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	ed93 7a04 	vldr	s14, [r3, #16]
 8002948:	eddf 6a08 	vldr	s13, [pc, #32]	; 800296c <wavetable_init+0x7c>
 800294c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002950:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8002970 <wavetable_init+0x80>
 8002954:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	edc3 7a02 	vstr	s15, [r3, #8]
}
 800295e:	bf00      	nop
 8002960:	3708      	adds	r7, #8
 8002962:	46bd      	mov	sp, r7
 8002964:	bd80      	pop	{r7, pc}
 8002966:	bf00      	nop
 8002968:	20001920 	.word	0x20001920
 800296c:	473b8000 	.word	0x473b8000
 8002970:	43800000 	.word	0x43800000

08002974 <wavetable_note_on>:


void wavetable_note_on(wavetable_state_t *self, int8_t pitch, int8_t velocity)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b082      	sub	sp, #8
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
 800297c:	460b      	mov	r3, r1
 800297e:	70fb      	strb	r3, [r7, #3]
 8002980:	4613      	mov	r3, r2
 8002982:	70bb      	strb	r3, [r7, #2]
  self->phase     = 0;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	f04f 0200 	mov.w	r2, #0
 800298a:	605a      	str	r2, [r3, #4]
  self->pitch     = pitch;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	78fa      	ldrb	r2, [r7, #3]
 8002990:	731a      	strb	r2, [r3, #12]
  self->pitch_hz  = pitch_to_freq(pitch);
 8002992:	78fb      	ldrb	r3, [r7, #3]
 8002994:	4618      	mov	r0, r3
 8002996:	f7ff fcc7 	bl	8002328 <pitch_to_freq>
 800299a:	eef0 7a40 	vmov.f32	s15, s0
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	edc3 7a04 	vstr	s15, [r3, #16]
  self->phase_inc = (self->pitch_hz / FRAME_RATE) * WAVE_LENGTH;
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	ed93 7a04 	vldr	s14, [r3, #16]
 80029aa:	eddf 6a07 	vldr	s13, [pc, #28]	; 80029c8 <wavetable_note_on+0x54>
 80029ae:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80029b2:	ed9f 7a06 	vldr	s14, [pc, #24]	; 80029cc <wavetable_note_on+0x58>
 80029b6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	edc3 7a02 	vstr	s15, [r3, #8]
}
 80029c0:	bf00      	nop
 80029c2:	3708      	adds	r7, #8
 80029c4:	46bd      	mov	sp, r7
 80029c6:	bd80      	pop	{r7, pc}
 80029c8:	473b8000 	.word	0x473b8000
 80029cc:	43800000 	.word	0x43800000

080029d0 <wavetable_note_off>:


void wavetable_note_off(wavetable_state_t *self)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b082      	sub	sp, #8
 80029d4:	af00      	add	r7, sp, #0
 80029d6:	6078      	str	r0, [r7, #4]
  self->phase     = 0;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	f04f 0200 	mov.w	r2, #0
 80029de:	605a      	str	r2, [r3, #4]
  self->pitch     = 0;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	2200      	movs	r2, #0
 80029e4:	731a      	strb	r2, [r3, #12]
  self->pitch_hz  = pitch_to_freq(32);
 80029e6:	2020      	movs	r0, #32
 80029e8:	f7ff fc9e 	bl	8002328 <pitch_to_freq>
 80029ec:	eef0 7a40 	vmov.f32	s15, s0
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	edc3 7a04 	vstr	s15, [r3, #16]
  self->phase_inc = (self->pitch_hz / FRAME_RATE) * WAVE_LENGTH;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	ed93 7a04 	vldr	s14, [r3, #16]
 80029fc:	eddf 6a07 	vldr	s13, [pc, #28]	; 8002a1c <wavetable_note_off+0x4c>
 8002a00:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002a04:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8002a20 <wavetable_note_off+0x50>
 8002a08:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	edc3 7a02 	vstr	s15, [r3, #8]
}
 8002a12:	bf00      	nop
 8002a14:	3708      	adds	r7, #8
 8002a16:	46bd      	mov	sp, r7
 8002a18:	bd80      	pop	{r7, pc}
 8002a1a:	bf00      	nop
 8002a1c:	473b8000 	.word	0x473b8000
 8002a20:	43800000 	.word	0x43800000

08002a24 <wavetable_get_samples>:


void wavetable_get_samples(wavetable_state_t *self, float *out_samples, int frame_count)
{
 8002a24:	b480      	push	{r7}
 8002a26:	b087      	sub	sp, #28
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	60f8      	str	r0, [r7, #12]
 8002a2c:	60b9      	str	r1, [r7, #8]
 8002a2e:	607a      	str	r2, [r7, #4]
  for(int frame = 0; frame < frame_count; frame++) {
 8002a30:	2300      	movs	r3, #0
 8002a32:	617b      	str	r3, [r7, #20]
 8002a34:	e08d      	b.n	8002b52 <wavetable_get_samples+0x12e>
    float sample_f;
    switch(self->wave) {
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	781b      	ldrb	r3, [r3, #0]
 8002a3a:	2b04      	cmp	r3, #4
 8002a3c:	d84d      	bhi.n	8002ada <wavetable_get_samples+0xb6>
 8002a3e:	a201      	add	r2, pc, #4	; (adr r2, 8002a44 <wavetable_get_samples+0x20>)
 8002a40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a44:	08002a59 	.word	0x08002a59
 8002a48:	08002a73 	.word	0x08002a73
 8002a4c:	08002a8d 	.word	0x08002a8d
 8002a50:	08002aa7 	.word	0x08002aa7
 8002a54:	08002ac1 	.word	0x08002ac1
    case 0:
      sample_f = sine_wave_table[(uint32_t)self->phase];
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	edd3 7a01 	vldr	s15, [r3, #4]
 8002a5e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002a62:	ee17 3a90 	vmov	r3, s15
 8002a66:	4a41      	ldr	r2, [pc, #260]	; (8002b6c <wavetable_get_samples+0x148>)
 8002a68:	009b      	lsls	r3, r3, #2
 8002a6a:	4413      	add	r3, r2
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	613b      	str	r3, [r7, #16]
      break;
 8002a70:	e040      	b.n	8002af4 <wavetable_get_samples+0xd0>
    case 1:
      sample_f = saw_wave_table[(uint32_t)self->phase];
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	edd3 7a01 	vldr	s15, [r3, #4]
 8002a78:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002a7c:	ee17 3a90 	vmov	r3, s15
 8002a80:	4a3b      	ldr	r2, [pc, #236]	; (8002b70 <wavetable_get_samples+0x14c>)
 8002a82:	009b      	lsls	r3, r3, #2
 8002a84:	4413      	add	r3, r2
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	613b      	str	r3, [r7, #16]
      break;
 8002a8a:	e033      	b.n	8002af4 <wavetable_get_samples+0xd0>
    case 2:
    	sample_f = square_wave_table[(uint32_t)self->phase];
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	edd3 7a01 	vldr	s15, [r3, #4]
 8002a92:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002a96:	ee17 3a90 	vmov	r3, s15
 8002a9a:	4a36      	ldr	r2, [pc, #216]	; (8002b74 <wavetable_get_samples+0x150>)
 8002a9c:	009b      	lsls	r3, r3, #2
 8002a9e:	4413      	add	r3, r2
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	613b      	str	r3, [r7, #16]
    	break;
 8002aa4:	e026      	b.n	8002af4 <wavetable_get_samples+0xd0>
    case 3:
    	sample_f = triangle_wave_table[(uint32_t)self->phase];
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	edd3 7a01 	vldr	s15, [r3, #4]
 8002aac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002ab0:	ee17 3a90 	vmov	r3, s15
 8002ab4:	4a30      	ldr	r2, [pc, #192]	; (8002b78 <wavetable_get_samples+0x154>)
 8002ab6:	009b      	lsls	r3, r3, #2
 8002ab8:	4413      	add	r3, r2
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	613b      	str	r3, [r7, #16]
    	break;
 8002abe:	e019      	b.n	8002af4 <wavetable_get_samples+0xd0>
    case 4:
    	sample_f = semi_sine_wave_table[(uint32_t)self->phase];
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	edd3 7a01 	vldr	s15, [r3, #4]
 8002ac6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002aca:	ee17 3a90 	vmov	r3, s15
 8002ace:	4a2b      	ldr	r2, [pc, #172]	; (8002b7c <wavetable_get_samples+0x158>)
 8002ad0:	009b      	lsls	r3, r3, #2
 8002ad2:	4413      	add	r3, r2
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	613b      	str	r3, [r7, #16]
    	break;
 8002ad8:	e00c      	b.n	8002af4 <wavetable_get_samples+0xd0>
    default:
    	sample_f = saw_wave_table[(uint32_t)self->phase];
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	edd3 7a01 	vldr	s15, [r3, #4]
 8002ae0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002ae4:	ee17 3a90 	vmov	r3, s15
 8002ae8:	4a21      	ldr	r2, [pc, #132]	; (8002b70 <wavetable_get_samples+0x14c>)
 8002aea:	009b      	lsls	r3, r3, #2
 8002aec:	4413      	add	r3, r2
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	613b      	str	r3, [r7, #16]
    	break;
 8002af2:	bf00      	nop
    }
    out_samples[2*frame]   = sample_f;
 8002af4:	697b      	ldr	r3, [r7, #20]
 8002af6:	00db      	lsls	r3, r3, #3
 8002af8:	68ba      	ldr	r2, [r7, #8]
 8002afa:	4413      	add	r3, r2
 8002afc:	693a      	ldr	r2, [r7, #16]
 8002afe:	601a      	str	r2, [r3, #0]
    out_samples[2*frame+1] = sample_f;
 8002b00:	697b      	ldr	r3, [r7, #20]
 8002b02:	00db      	lsls	r3, r3, #3
 8002b04:	3304      	adds	r3, #4
 8002b06:	68ba      	ldr	r2, [r7, #8]
 8002b08:	4413      	add	r3, r2
 8002b0a:	693a      	ldr	r2, [r7, #16]
 8002b0c:	601a      	str	r2, [r3, #0]
    self->phase += self->phase_inc;
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	ed93 7a01 	vldr	s14, [r3, #4]
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	edd3 7a02 	vldr	s15, [r3, #8]
 8002b1a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	edc3 7a01 	vstr	s15, [r3, #4]
    if(self->phase > WAVE_LENGTH) {
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	edd3 7a01 	vldr	s15, [r3, #4]
 8002b2a:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8002b80 <wavetable_get_samples+0x15c>
 8002b2e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b36:	dd09      	ble.n	8002b4c <wavetable_get_samples+0x128>
      self->phase -= WAVE_LENGTH;
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	edd3 7a01 	vldr	s15, [r3, #4]
 8002b3e:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8002b80 <wavetable_get_samples+0x15c>
 8002b42:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	edc3 7a01 	vstr	s15, [r3, #4]
  for(int frame = 0; frame < frame_count; frame++) {
 8002b4c:	697b      	ldr	r3, [r7, #20]
 8002b4e:	3301      	adds	r3, #1
 8002b50:	617b      	str	r3, [r7, #20]
 8002b52:	697a      	ldr	r2, [r7, #20]
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	429a      	cmp	r2, r3
 8002b58:	f6ff af6d 	blt.w	8002a36 <wavetable_get_samples+0x12>
    }
  }
}
 8002b5c:	bf00      	nop
 8002b5e:	bf00      	nop
 8002b60:	371c      	adds	r7, #28
 8002b62:	46bd      	mov	sp, r7
 8002b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b68:	4770      	bx	lr
 8002b6a:	bf00      	nop
 8002b6c:	200062cc 	.word	0x200062cc
 8002b70:	20005a70 	.word	0x20005a70
 8002b74:	20005ec4 	.word	0x20005ec4
 8002b78:	200066cc 	.word	0x200066cc
 8002b7c:	20006bc8 	.word	0x20006bc8
 8002b80:	43800000 	.word	0x43800000

08002b84 <Displ_Select>:

/******************************************
 * @brief	enable display, disabling touch
 * 			device selected if CS low
 ******************************************/
void Displ_Select(void) {
 8002b84:	b580      	push	{r7, lr}
 8002b86:	af00      	add	r7, sp, #0
	if (TOUCH_SPI==DISPL_SPI){														// if SPI port shared (display <-> touch)
		if (HAL_GPIO_ReadPin(DISPL_CS_GPIO_Port, DISPL_CS_Pin)) {					// if display not yet selected
 8002b88:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002b8c:	4810      	ldr	r0, [pc, #64]	; (8002bd0 <Displ_Select+0x4c>)
 8002b8e:	f003 fe57 	bl	8006840 <HAL_GPIO_ReadPin>
 8002b92:	4603      	mov	r3, r0
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d018      	beq.n	8002bca <Displ_Select+0x46>
			HAL_GPIO_WritePin(TOUCH_CS_GPIO_Port, TOUCH_CS_Pin, GPIO_PIN_SET); 		// unselect touch
 8002b98:	2201      	movs	r2, #1
 8002b9a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002b9e:	480c      	ldr	r0, [pc, #48]	; (8002bd0 <Displ_Select+0x4c>)
 8002ba0:	f003 fe66 	bl	8006870 <HAL_GPIO_WritePin>
			SET_DISPL_SPI_BAUDRATE;				   									//change SPI port speed as per display needs
 8002ba4:	4b0b      	ldr	r3, [pc, #44]	; (8002bd4 <Displ_Select+0x50>)
 8002ba6:	681a      	ldr	r2, [r3, #0]
 8002ba8:	490a      	ldr	r1, [pc, #40]	; (8002bd4 <Displ_Select+0x50>)
 8002baa:	f64f 73c7 	movw	r3, #65479	; 0xffc7
 8002bae:	4013      	ands	r3, r2
 8002bb0:	600b      	str	r3, [r1, #0]
 8002bb2:	4b08      	ldr	r3, [pc, #32]	; (8002bd4 <Displ_Select+0x50>)
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	4a07      	ldr	r2, [pc, #28]	; (8002bd4 <Displ_Select+0x50>)
 8002bb8:	f043 0308 	orr.w	r3, r3, #8
 8002bbc:	6013      	str	r3, [r2, #0]
			HAL_GPIO_WritePin(DISPL_CS_GPIO_Port, DISPL_CS_Pin, GPIO_PIN_RESET);	// select display
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002bc4:	4802      	ldr	r0, [pc, #8]	; (8002bd0 <Displ_Select+0x4c>)
 8002bc6:	f003 fe53 	bl	8006870 <HAL_GPIO_WritePin>
		}
	}
}
 8002bca:	bf00      	nop
 8002bcc:	bd80      	pop	{r7, pc}
 8002bce:	bf00      	nop
 8002bd0:	40021000 	.word	0x40021000
 8002bd4:	40003800 	.word	0x40003800

08002bd8 <Displ_Transmit>:
 * @PARAM	DC_Status 	indicates if sending command or data
 * 			data		buffer data to send
 * 			dataSize	number of bytes in "data" to be sent
 * 			isTouchGFXBuffer 1 only when called by touchgfxDisplayDriverTransmitBlock (for byte endian conversion). All other cases 0
 **************************/
void Displ_Transmit(GPIO_PinState DC_Status, uint8_t* data, uint16_t dataSize, uint8_t isTouchGFXBuffer ){
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b086      	sub	sp, #24
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6039      	str	r1, [r7, #0]
 8002be0:	4611      	mov	r1, r2
 8002be2:	461a      	mov	r2, r3
 8002be4:	4603      	mov	r3, r0
 8002be6:	71fb      	strb	r3, [r7, #7]
 8002be8:	460b      	mov	r3, r1
 8002bea:	80bb      	strh	r3, [r7, #4]
 8002bec:	4613      	mov	r3, r2
 8002bee:	71bb      	strb	r3, [r7, #6]

	while (!Displ_SpiAvailable) {};  // waiting for a free SPI port. Flag is set to 1 by transmission-complete interrupt callback
 8002bf0:	bf00      	nop
 8002bf2:	4b3a      	ldr	r3, [pc, #232]	; (8002cdc <Displ_Transmit+0x104>)
 8002bf4:	781b      	ldrb	r3, [r3, #0]
 8002bf6:	b2db      	uxtb	r3, r3
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d0fa      	beq.n	8002bf2 <Displ_Transmit+0x1a>

	Displ_Select();
 8002bfc:	f7ff ffc2 	bl	8002b84 <Displ_Select>
	HAL_GPIO_WritePin(DISPL_DC_GPIO_Port, DISPL_DC_Pin, DC_Status);
 8002c00:	79fb      	ldrb	r3, [r7, #7]
 8002c02:	461a      	mov	r2, r3
 8002c04:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002c08:	4835      	ldr	r0, [pc, #212]	; (8002ce0 <Displ_Transmit+0x108>)
 8002c0a:	f003 fe31 	bl	8006870 <HAL_GPIO_WritePin>

	if (isTouchGFXBuffer){
 8002c0e:	79bb      	ldrb	r3, [r7, #6]
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d044      	beq.n	8002c9e <Displ_Transmit+0xc6>
			*data32=__REV16(*data32);
		}
#else
//if display color format is RGB666: convert RGB565 received by TouchGFX and swap bytes

		uint8_t *buf8Pos=dispBuffer1; 							//using a local pointer
 8002c14:	4b33      	ldr	r3, [pc, #204]	; (8002ce4 <Displ_Transmit+0x10c>)
 8002c16:	617b      	str	r3, [r7, #20]

		uint16_t *limit=(uint16_t*)(data+dataSize);
 8002c18:	88bb      	ldrh	r3, [r7, #4]
 8002c1a:	683a      	ldr	r2, [r7, #0]
 8002c1c:	4413      	add	r3, r2
 8002c1e:	60fb      	str	r3, [r7, #12]
		for (uint16_t *data16=(uint16_t*)data; (data16<limit) & ((buf8Pos-dispBuffer1)<(SIZEBUF-3)); data16++) {
 8002c20:	683b      	ldr	r3, [r7, #0]
 8002c22:	613b      	str	r3, [r7, #16]
 8002c24:	e020      	b.n	8002c68 <Displ_Transmit+0x90>

			*(buf8Pos++)=((*data16 & 0xF800)>>8);  // R color
 8002c26:	693b      	ldr	r3, [r7, #16]
 8002c28:	881b      	ldrh	r3, [r3, #0]
 8002c2a:	121b      	asrs	r3, r3, #8
 8002c2c:	b2da      	uxtb	r2, r3
 8002c2e:	697b      	ldr	r3, [r7, #20]
 8002c30:	1c59      	adds	r1, r3, #1
 8002c32:	6179      	str	r1, [r7, #20]
 8002c34:	f022 0207 	bic.w	r2, r2, #7
 8002c38:	b2d2      	uxtb	r2, r2
 8002c3a:	701a      	strb	r2, [r3, #0]
			*(buf8Pos++)=((*data16 & 0x07E0)>>3);  // G color
 8002c3c:	693b      	ldr	r3, [r7, #16]
 8002c3e:	881b      	ldrh	r3, [r3, #0]
 8002c40:	10db      	asrs	r3, r3, #3
 8002c42:	b2da      	uxtb	r2, r3
 8002c44:	697b      	ldr	r3, [r7, #20]
 8002c46:	1c59      	adds	r1, r3, #1
 8002c48:	6179      	str	r1, [r7, #20]
 8002c4a:	f022 0203 	bic.w	r2, r2, #3
 8002c4e:	b2d2      	uxtb	r2, r2
 8002c50:	701a      	strb	r2, [r3, #0]
			*(buf8Pos++)=((*data16 & 0x001F)<<3);  // B color
 8002c52:	693b      	ldr	r3, [r7, #16]
 8002c54:	881b      	ldrh	r3, [r3, #0]
 8002c56:	00d9      	lsls	r1, r3, #3
 8002c58:	697b      	ldr	r3, [r7, #20]
 8002c5a:	1c5a      	adds	r2, r3, #1
 8002c5c:	617a      	str	r2, [r7, #20]
 8002c5e:	b2ca      	uxtb	r2, r1
 8002c60:	701a      	strb	r2, [r3, #0]
		for (uint16_t *data16=(uint16_t*)data; (data16<limit) & ((buf8Pos-dispBuffer1)<(SIZEBUF-3)); data16++) {
 8002c62:	693b      	ldr	r3, [r7, #16]
 8002c64:	3302      	adds	r3, #2
 8002c66:	613b      	str	r3, [r7, #16]
 8002c68:	693a      	ldr	r2, [r7, #16]
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	429a      	cmp	r2, r3
 8002c6e:	bf34      	ite	cc
 8002c70:	2301      	movcc	r3, #1
 8002c72:	2300      	movcs	r3, #0
 8002c74:	b2da      	uxtb	r2, r3
 8002c76:	697b      	ldr	r3, [r7, #20]
 8002c78:	491a      	ldr	r1, [pc, #104]	; (8002ce4 <Displ_Transmit+0x10c>)
 8002c7a:	1a5b      	subs	r3, r3, r1
 8002c7c:	f641 71fc 	movw	r1, #8188	; 0x1ffc
 8002c80:	428b      	cmp	r3, r1
 8002c82:	bfd4      	ite	le
 8002c84:	2301      	movle	r3, #1
 8002c86:	2300      	movgt	r3, #0
 8002c88:	b2db      	uxtb	r3, r3
 8002c8a:	4013      	ands	r3, r2
 8002c8c:	b2db      	uxtb	r3, r3
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d1c9      	bne.n	8002c26 <Displ_Transmit+0x4e>
		}

		data=dispBuffer1; 				//data (pointer to data to transfer via SPI) has to point to converted buffer
 8002c92:	4b14      	ldr	r3, [pc, #80]	; (8002ce4 <Displ_Transmit+0x10c>)
 8002c94:	603b      	str	r3, [r7, #0]
		dataSize=(buf8Pos-dispBuffer1);	//and dataSize has to contain the converted buffer size
 8002c96:	697b      	ldr	r3, [r7, #20]
 8002c98:	4a12      	ldr	r2, [pc, #72]	; (8002ce4 <Displ_Transmit+0x10c>)
 8002c9a:	1a9b      	subs	r3, r3, r2
 8002c9c:	80bb      	strh	r3, [r7, #4]
#ifdef DISPLAY_SPI_INTERRUPT_MODE
		Displ_SpiAvailable=0;
		HAL_SPI_Transmit_IT(&DISPL_SPI_PORT , data, dataSize);
#else
#ifdef DISPLAY_SPI_DMA_MODE
		if (dataSize<DISPL_DMA_CUTOFF) {
 8002c9e:	88bb      	ldrh	r3, [r7, #4]
 8002ca0:	2b13      	cmp	r3, #19
 8002ca2:	d80d      	bhi.n	8002cc0 <Displ_Transmit+0xe8>
#endif //DISPLAY_SPI_DMA_MODE
			Displ_SpiAvailable=0;
 8002ca4:	4b0d      	ldr	r3, [pc, #52]	; (8002cdc <Displ_Transmit+0x104>)
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	701a      	strb	r2, [r3, #0]
			HAL_SPI_Transmit(&DISPL_SPI_PORT , data, dataSize, HAL_MAX_DELAY);
 8002caa:	88ba      	ldrh	r2, [r7, #4]
 8002cac:	f04f 33ff 	mov.w	r3, #4294967295
 8002cb0:	6839      	ldr	r1, [r7, #0]
 8002cb2:	480d      	ldr	r0, [pc, #52]	; (8002ce8 <Displ_Transmit+0x110>)
 8002cb4:	f007 ff25 	bl	800ab02 <HAL_SPI_Transmit>
			Displ_SpiAvailable=1;
 8002cb8:	4b08      	ldr	r3, [pc, #32]	; (8002cdc <Displ_Transmit+0x104>)
 8002cba:	2201      	movs	r2, #1
 8002cbc:	701a      	strb	r2, [r3, #0]
			Displ_SpiAvailable=0;
			HAL_SPI_Transmit_DMA(&DISPL_SPI_PORT , data, dataSize);
		}
#endif //DISPLAY_SPI_DMA_MODE
#endif //DISPLAY_SPI_INTERRUPT_MODE
	}
 8002cbe:	e008      	b.n	8002cd2 <Displ_Transmit+0xfa>
			Displ_SpiAvailable=0;
 8002cc0:	4b06      	ldr	r3, [pc, #24]	; (8002cdc <Displ_Transmit+0x104>)
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	701a      	strb	r2, [r3, #0]
			HAL_SPI_Transmit_DMA(&DISPL_SPI_PORT , data, dataSize);
 8002cc6:	88bb      	ldrh	r3, [r7, #4]
 8002cc8:	461a      	mov	r2, r3
 8002cca:	6839      	ldr	r1, [r7, #0]
 8002ccc:	4806      	ldr	r0, [pc, #24]	; (8002ce8 <Displ_Transmit+0x110>)
 8002cce:	f008 f855 	bl	800ad7c <HAL_SPI_Transmit_DMA>
	}
 8002cd2:	bf00      	nop
 8002cd4:	3718      	adds	r7, #24
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	bd80      	pop	{r7, pc}
 8002cda:	bf00      	nop
 8002cdc:	2000001c 	.word	0x2000001c
 8002ce0:	40021000 	.word	0x40021000
 8002ce4:	20001924 	.word	0x20001924
 8002ce8:	20005a18 	.word	0x20005a18

08002cec <Displ_WriteCommand>:


/**********************************
 * @BRIEF	transmit a byte in a SPI_COMMAND format
 **********************************/
void Displ_WriteCommand(uint8_t cmd){
 8002cec:	b580      	push	{r7, lr}
 8002cee:	b082      	sub	sp, #8
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	4603      	mov	r3, r0
 8002cf4:	71fb      	strb	r3, [r7, #7]
	Displ_Transmit(SPI_COMMAND, &cmd, sizeof(cmd),0);
 8002cf6:	1df9      	adds	r1, r7, #7
 8002cf8:	2300      	movs	r3, #0
 8002cfa:	2201      	movs	r2, #1
 8002cfc:	2000      	movs	r0, #0
 8002cfe:	f7ff ff6b 	bl	8002bd8 <Displ_Transmit>
}
 8002d02:	bf00      	nop
 8002d04:	3708      	adds	r7, #8
 8002d06:	46bd      	mov	sp, r7
 8002d08:	bd80      	pop	{r7, pc}

08002d0a <Displ_WriteData>:
 * @BRIEF	transmit a set of data in a SPI_DATA format
 * @PARAM 	data		buffer data to send
 * 			dataSize	number of bytes in "data" to be sent
 * 			isTouchGFXBuffer 1 only when called by touchgfxDisplayDriverTransmitBlock (for byte endian conversion). All other cases 0
 **********************************/
void Displ_WriteData(uint8_t* buff, size_t buff_size, uint8_t isTouchGFXBuffer){
 8002d0a:	b580      	push	{r7, lr}
 8002d0c:	b084      	sub	sp, #16
 8002d0e:	af00      	add	r7, sp, #0
 8002d10:	60f8      	str	r0, [r7, #12]
 8002d12:	60b9      	str	r1, [r7, #8]
 8002d14:	4613      	mov	r3, r2
 8002d16:	71fb      	strb	r3, [r7, #7]
	if (buff_size==0) return;
 8002d18:	68bb      	ldr	r3, [r7, #8]
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d007      	beq.n	8002d2e <Displ_WriteData+0x24>
	Displ_Transmit(SPI_DATA, buff, buff_size, isTouchGFXBuffer);
 8002d1e:	68bb      	ldr	r3, [r7, #8]
 8002d20:	b29a      	uxth	r2, r3
 8002d22:	79fb      	ldrb	r3, [r7, #7]
 8002d24:	68f9      	ldr	r1, [r7, #12]
 8002d26:	2001      	movs	r0, #1
 8002d28:	f7ff ff56 	bl	8002bd8 <Displ_Transmit>
 8002d2c:	e000      	b.n	8002d30 <Displ_WriteData+0x26>
	if (buff_size==0) return;
 8002d2e:	bf00      	nop
}
 8002d30:	3710      	adds	r7, #16
 8002d32:	46bd      	mov	sp, r7
 8002d34:	bd80      	pop	{r7, pc}
	...

08002d38 <ILI9XXX_Init>:


/**********************************
 * @brief	ILIXXX initialization sequence
 **********************************/
void ILI9XXX_Init(){
 8002d38:	b580      	push	{r7, lr}
 8002d3a:	af00      	add	r7, sp, #0
	Displ_Select();
 8002d3c:	f7ff ff22 	bl	8002b84 <Displ_Select>

	HAL_GPIO_WritePin(DISPL_RST_GPIO_Port, DISPL_RST_Pin, GPIO_PIN_RESET);
 8002d40:	2200      	movs	r2, #0
 8002d42:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002d46:	481a      	ldr	r0, [pc, #104]	; (8002db0 <ILI9XXX_Init+0x78>)
 8002d48:	f003 fd92 	bl	8006870 <HAL_GPIO_WritePin>
	HAL_Delay(1);
 8002d4c:	2001      	movs	r0, #1
 8002d4e:	f002 fd9d 	bl	800588c <HAL_Delay>
	HAL_GPIO_WritePin(DISPL_RST_GPIO_Port, DISPL_RST_Pin, GPIO_PIN_SET);
 8002d52:	2201      	movs	r2, #1
 8002d54:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002d58:	4815      	ldr	r0, [pc, #84]	; (8002db0 <ILI9XXX_Init+0x78>)
 8002d5a:	f003 fd89 	bl	8006870 <HAL_GPIO_WritePin>
	HAL_Delay(150);
 8002d5e:	2096      	movs	r0, #150	; 0x96
 8002d60:	f002 fd94 	bl	800588c <HAL_Delay>
		Displ_WriteData(data,3);
	#endif
*/


	Displ_WriteCommand(ILI9XXX_PIXEL_FORMAT);
 8002d64:	203a      	movs	r0, #58	; 0x3a
 8002d66:	f7ff ffc1 	bl	8002cec <Displ_WriteCommand>
#ifdef Z_RGB666
	Displ_WriteData((uint8_t *)"\x66",1,0);		// RGB666
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	2101      	movs	r1, #1
 8002d6e:	4811      	ldr	r0, [pc, #68]	; (8002db4 <ILI9XXX_Init+0x7c>)
 8002d70:	f7ff ffcb 	bl	8002d0a <Displ_WriteData>
#endif
#ifdef Z_RGB565
	Displ_WriteData((uint8_t *)"\x55",1,0);		// RGB565
#endif
	Displ_WriteCommand(ILI9XXX_RGB_INTERFACE);
 8002d74:	20b0      	movs	r0, #176	; 0xb0
 8002d76:	f7ff ffb9 	bl	8002cec <Displ_WriteCommand>
	Displ_WriteData((uint8_t *)"\x80",1,0);        // disable MISO pin
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	2101      	movs	r1, #1
 8002d7e:	480e      	ldr	r0, [pc, #56]	; (8002db8 <ILI9XXX_Init+0x80>)
 8002d80:	f7ff ffc3 	bl	8002d0a <Displ_WriteData>

	Displ_WriteCommand(ILI9XXX_RGB_INTERFACE);
 8002d84:	20b0      	movs	r0, #176	; 0xb0
 8002d86:	f7ff ffb1 	bl	8002cec <Displ_WriteCommand>
	Displ_WriteData((uint8_t *)"\x80",1,0);        // disable MISO pin
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	2101      	movs	r1, #1
 8002d8e:	480a      	ldr	r0, [pc, #40]	; (8002db8 <ILI9XXX_Init+0x80>)
 8002d90:	f7ff ffbb 	bl	8002d0a <Displ_WriteData>

	Displ_WriteCommand(ILI9XXX_SLEEP_OUT);
 8002d94:	2011      	movs	r0, #17
 8002d96:	f7ff ffa9 	bl	8002cec <Displ_WriteCommand>
	HAL_Delay(120);
 8002d9a:	2078      	movs	r0, #120	; 0x78
 8002d9c:	f002 fd76 	bl	800588c <HAL_Delay>

	Displ_WriteCommand(ILI9XXX_DISPLAY_ON);
 8002da0:	2029      	movs	r0, #41	; 0x29
 8002da2:	f7ff ffa3 	bl	8002cec <Displ_WriteCommand>
	HAL_Delay(5);
 8002da6:	2005      	movs	r0, #5
 8002da8:	f002 fd70 	bl	800588c <HAL_Delay>

}
 8002dac:	bf00      	nop
 8002dae:	bd80      	pop	{r7, pc}
 8002db0:	40021000 	.word	0x40021000
 8002db4:	080121d8 	.word	0x080121d8
 8002db8:	080121dc 	.word	0x080121dc

08002dbc <Displ_SetAddressWindow>:
 * 			information
 * @param  x1,y1,x2,y2 top left and bottom
 * 					   right corner of the area
 * 					   to write
 **********************************************/
void Displ_SetAddressWindow(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 8002dbc:	b590      	push	{r4, r7, lr}
 8002dbe:	b083      	sub	sp, #12
 8002dc0:	af00      	add	r7, sp, #0
 8002dc2:	4604      	mov	r4, r0
 8002dc4:	4608      	mov	r0, r1
 8002dc6:	4611      	mov	r1, r2
 8002dc8:	461a      	mov	r2, r3
 8002dca:	4623      	mov	r3, r4
 8002dcc:	80fb      	strh	r3, [r7, #6]
 8002dce:	4603      	mov	r3, r0
 8002dd0:	80bb      	strh	r3, [r7, #4]
 8002dd2:	460b      	mov	r3, r1
 8002dd4:	807b      	strh	r3, [r7, #2]
 8002dd6:	4613      	mov	r3, r2
 8002dd8:	803b      	strh	r3, [r7, #0]
	static uint8_t data[4];

	((uint32_t *)data)[0]=(((x2 & 0xFF)<<24) | ((x2 & 0xFF00)<<8) | ((x1 & 0xFF)<<8) | ((x1 & 0xFF00)>>8) );
 8002dda:	887b      	ldrh	r3, [r7, #2]
 8002ddc:	061a      	lsls	r2, r3, #24
 8002dde:	887b      	ldrh	r3, [r7, #2]
 8002de0:	021b      	lsls	r3, r3, #8
 8002de2:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8002de6:	431a      	orrs	r2, r3
 8002de8:	88fb      	ldrh	r3, [r7, #6]
 8002dea:	021b      	lsls	r3, r3, #8
 8002dec:	b29b      	uxth	r3, r3
 8002dee:	4313      	orrs	r3, r2
 8002df0:	88fa      	ldrh	r2, [r7, #6]
 8002df2:	0a12      	lsrs	r2, r2, #8
 8002df4:	b292      	uxth	r2, r2
 8002df6:	431a      	orrs	r2, r3
 8002df8:	4b14      	ldr	r3, [pc, #80]	; (8002e4c <Displ_SetAddressWindow+0x90>)
 8002dfa:	601a      	str	r2, [r3, #0]
	Displ_WriteCommand(ILI9XXX_COLUMN_ADDR);
 8002dfc:	202a      	movs	r0, #42	; 0x2a
 8002dfe:	f7ff ff75 	bl	8002cec <Displ_WriteCommand>
	Displ_WriteData(data, 4,0);
 8002e02:	2200      	movs	r2, #0
 8002e04:	2104      	movs	r1, #4
 8002e06:	4811      	ldr	r0, [pc, #68]	; (8002e4c <Displ_SetAddressWindow+0x90>)
 8002e08:	f7ff ff7f 	bl	8002d0a <Displ_WriteData>

	((uint32_t *)data)[0]=(((y2 & 0xFF)<<24) | ((y2 & 0xFF00)<<8) | ((y1 & 0xFF)<<8) | ((y1 & 0xFF00)>>8) );
 8002e0c:	883b      	ldrh	r3, [r7, #0]
 8002e0e:	061a      	lsls	r2, r3, #24
 8002e10:	883b      	ldrh	r3, [r7, #0]
 8002e12:	021b      	lsls	r3, r3, #8
 8002e14:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8002e18:	431a      	orrs	r2, r3
 8002e1a:	88bb      	ldrh	r3, [r7, #4]
 8002e1c:	021b      	lsls	r3, r3, #8
 8002e1e:	b29b      	uxth	r3, r3
 8002e20:	4313      	orrs	r3, r2
 8002e22:	88ba      	ldrh	r2, [r7, #4]
 8002e24:	0a12      	lsrs	r2, r2, #8
 8002e26:	b292      	uxth	r2, r2
 8002e28:	431a      	orrs	r2, r3
 8002e2a:	4b08      	ldr	r3, [pc, #32]	; (8002e4c <Displ_SetAddressWindow+0x90>)
 8002e2c:	601a      	str	r2, [r3, #0]
	Displ_WriteCommand(ILI9XXX_PAGE_ADDR);
 8002e2e:	202b      	movs	r0, #43	; 0x2b
 8002e30:	f7ff ff5c 	bl	8002cec <Displ_WriteCommand>
	Displ_WriteData(data, 4,0);
 8002e34:	2200      	movs	r2, #0
 8002e36:	2104      	movs	r1, #4
 8002e38:	4804      	ldr	r0, [pc, #16]	; (8002e4c <Displ_SetAddressWindow+0x90>)
 8002e3a:	f7ff ff66 	bl	8002d0a <Displ_WriteData>
	Displ_WriteCommand(ILI9XXX_MEMWR);
 8002e3e:	202c      	movs	r0, #44	; 0x2c
 8002e40:	f7ff ff54 	bl	8002cec <Displ_WriteCommand>
}
 8002e44:	bf00      	nop
 8002e46:	370c      	adds	r7, #12
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	bd90      	pop	{r4, r7, pc}
 8002e4c:	20005924 	.word	0x20005924

08002e50 <Displ_Init>:

/*****************************************************
 * @brief				first display initialization.
 * @param	orientation	display orientation
 *****************************************************/
void Displ_Init(Displ_Orientat_e orientation){
 8002e50:	b580      	push	{r7, lr}
 8002e52:	b082      	sub	sp, #8
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	4603      	mov	r3, r0
 8002e58:	71fb      	strb	r3, [r7, #7]
	if (TOUCH_SPI==DISPL_SPI){													// if touch and display share the same SPI port
		HAL_GPIO_WritePin(DISPL_CS_GPIO_Port, DISPL_CS_Pin, GPIO_PIN_SET); 		// unselect display (will be selected at writing time)
 8002e5a:	2201      	movs	r2, #1
 8002e5c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002e60:	4809      	ldr	r0, [pc, #36]	; (8002e88 <Displ_Init+0x38>)
 8002e62:	f003 fd05 	bl	8006870 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(TOUCH_CS_GPIO_Port, TOUCH_CS_Pin, GPIO_PIN_SET);		// unselect touch (will be selected at writing time)
 8002e66:	2201      	movs	r2, #1
 8002e68:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002e6c:	4806      	ldr	r0, [pc, #24]	; (8002e88 <Displ_Init+0x38>)
 8002e6e:	f003 fcff 	bl	8006870 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DISPL_CS_GPIO_Port, DISPL_CS_Pin, GPIO_PIN_RESET); 	// select display
		SET_DISPL_SPI_BAUDRATE;
		HAL_GPIO_WritePin(TOUCH_CS_GPIO_Port, TOUCH_CS_Pin, GPIO_PIN_RESET);	// select touch
		SET_TOUCH_SPI_BAUDRATE;
	}
	ILI9XXX_Init();
 8002e72:	f7ff ff61 	bl	8002d38 <ILI9XXX_Init>
	Displ_Orientation(orientation);
 8002e76:	79fb      	ldrb	r3, [r7, #7]
 8002e78:	4618      	mov	r0, r3
 8002e7a:	f000 f807 	bl	8002e8c <Displ_Orientation>
}
 8002e7e:	bf00      	nop
 8002e80:	3708      	adds	r7, #8
 8002e82:	46bd      	mov	sp, r7
 8002e84:	bd80      	pop	{r7, pc}
 8002e86:	bf00      	nop
 8002e88:	40021000 	.word	0x40021000

08002e8c <Displ_Orientation>:

/**********************************************
 * @brief		set orientation of the display
 * @param  	m	orientation
 **********************************************/
void Displ_Orientation(Displ_Orientat_e orientation){
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	b082      	sub	sp, #8
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	4603      	mov	r3, r0
 8002e94:	71fb      	strb	r3, [r7, #7]
	static uint8_t data[1];
	switch(orientation) {
 8002e96:	79fb      	ldrb	r3, [r7, #7]
 8002e98:	2b03      	cmp	r3, #3
 8002e9a:	d83b      	bhi.n	8002f14 <Displ_Orientation+0x88>
 8002e9c:	a201      	add	r2, pc, #4	; (adr r2, 8002ea4 <Displ_Orientation+0x18>)
 8002e9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ea2:	bf00      	nop
 8002ea4:	08002eb5 	.word	0x08002eb5
 8002ea8:	08002ecd 	.word	0x08002ecd
 8002eac:	08002ee5 	.word	0x08002ee5
 8002eb0:	08002efd 	.word	0x08002efd
		case Displ_Orientat_0:
			data[0]=ILI9XXX_MADCTL_0DEG;
 8002eb4:	4b1f      	ldr	r3, [pc, #124]	; (8002f34 <Displ_Orientation+0xa8>)
 8002eb6:	2288      	movs	r2, #136	; 0x88
 8002eb8:	701a      	strb	r2, [r3, #0]
			_height = DISPL_HEIGHT;
 8002eba:	4b1f      	ldr	r3, [pc, #124]	; (8002f38 <Displ_Orientation+0xac>)
 8002ebc:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8002ec0:	801a      	strh	r2, [r3, #0]
			_width = DISPL_WIDTH;
 8002ec2:	4b1e      	ldr	r3, [pc, #120]	; (8002f3c <Displ_Orientation+0xb0>)
 8002ec4:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8002ec8:	801a      	strh	r2, [r3, #0]
			break;
 8002eca:	e023      	b.n	8002f14 <Displ_Orientation+0x88>
		case Displ_Orientat_90:
			data[0]=ILI9XXX_MADCTL_90DEG;
 8002ecc:	4b19      	ldr	r3, [pc, #100]	; (8002f34 <Displ_Orientation+0xa8>)
 8002ece:	22e8      	movs	r2, #232	; 0xe8
 8002ed0:	701a      	strb	r2, [r3, #0]
			_height = DISPL_WIDTH;
 8002ed2:	4b19      	ldr	r3, [pc, #100]	; (8002f38 <Displ_Orientation+0xac>)
 8002ed4:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8002ed8:	801a      	strh	r2, [r3, #0]
			_width = DISPL_HEIGHT;
 8002eda:	4b18      	ldr	r3, [pc, #96]	; (8002f3c <Displ_Orientation+0xb0>)
 8002edc:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8002ee0:	801a      	strh	r2, [r3, #0]
			break;
 8002ee2:	e017      	b.n	8002f14 <Displ_Orientation+0x88>
		case Displ_Orientat_180:
			data[0]=ILI9XXX_MADCTL_180DEG;
 8002ee4:	4b13      	ldr	r3, [pc, #76]	; (8002f34 <Displ_Orientation+0xa8>)
 8002ee6:	2248      	movs	r2, #72	; 0x48
 8002ee8:	701a      	strb	r2, [r3, #0]
			_height = DISPL_HEIGHT;
 8002eea:	4b13      	ldr	r3, [pc, #76]	; (8002f38 <Displ_Orientation+0xac>)
 8002eec:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8002ef0:	801a      	strh	r2, [r3, #0]
			_width = DISPL_WIDTH;
 8002ef2:	4b12      	ldr	r3, [pc, #72]	; (8002f3c <Displ_Orientation+0xb0>)
 8002ef4:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8002ef8:	801a      	strh	r2, [r3, #0]
			break;
 8002efa:	e00b      	b.n	8002f14 <Displ_Orientation+0x88>
		case Displ_Orientat_270:
			data[0]=ILI9XXX_MADCTL_270DEG;
 8002efc:	4b0d      	ldr	r3, [pc, #52]	; (8002f34 <Displ_Orientation+0xa8>)
 8002efe:	2228      	movs	r2, #40	; 0x28
 8002f00:	701a      	strb	r2, [r3, #0]
			_height = DISPL_WIDTH;
 8002f02:	4b0d      	ldr	r3, [pc, #52]	; (8002f38 <Displ_Orientation+0xac>)
 8002f04:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8002f08:	801a      	strh	r2, [r3, #0]
			_width = DISPL_HEIGHT;
 8002f0a:	4b0c      	ldr	r3, [pc, #48]	; (8002f3c <Displ_Orientation+0xb0>)
 8002f0c:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8002f10:	801a      	strh	r2, [r3, #0]
			break;
 8002f12:	bf00      	nop
	}
	Displ_WriteCommand(ILI9XXX_MADCTL);
 8002f14:	2036      	movs	r0, #54	; 0x36
 8002f16:	f7ff fee9 	bl	8002cec <Displ_WriteCommand>
	Displ_WriteData(data,1,0);
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	2101      	movs	r1, #1
 8002f1e:	4805      	ldr	r0, [pc, #20]	; (8002f34 <Displ_Orientation+0xa8>)
 8002f20:	f7ff fef3 	bl	8002d0a <Displ_WriteData>
	current_orientation = orientation;  //stores active orientation into a global variable for touch routines
 8002f24:	4a06      	ldr	r2, [pc, #24]	; (8002f40 <Displ_Orientation+0xb4>)
 8002f26:	79fb      	ldrb	r3, [r7, #7]
 8002f28:	7013      	strb	r3, [r2, #0]
}
 8002f2a:	bf00      	nop
 8002f2c:	3708      	adds	r7, #8
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	bd80      	pop	{r7, pc}
 8002f32:	bf00      	nop
 8002f34:	20005928 	.word	0x20005928
 8002f38:	200074e4 	.word	0x200074e4
 8002f3c:	200074e2 	.word	0x200074e2
 8002f40:	200074e0 	.word	0x200074e0

08002f44 <HAL_SPI_ErrorCallback>:




void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi){
 8002f44:	b480      	push	{r7}
 8002f46:	b083      	sub	sp, #12
 8002f48:	af00      	add	r7, sp, #0
 8002f4a:	6078      	str	r0, [r7, #4]
	if (hspi->Instance==DISPL_SPI) {
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	4a05      	ldr	r2, [pc, #20]	; (8002f68 <HAL_SPI_ErrorCallback+0x24>)
 8002f52:	4293      	cmp	r3, r2
 8002f54:	d102      	bne.n	8002f5c <HAL_SPI_ErrorCallback+0x18>
		Displ_SpiAvailable=1;
 8002f56:	4b05      	ldr	r3, [pc, #20]	; (8002f6c <HAL_SPI_ErrorCallback+0x28>)
 8002f58:	2201      	movs	r2, #1
 8002f5a:	701a      	strb	r2, [r3, #0]
	}
}
 8002f5c:	bf00      	nop
 8002f5e:	370c      	adds	r7, #12
 8002f60:	46bd      	mov	sp, r7
 8002f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f66:	4770      	bx	lr
 8002f68:	40003800 	.word	0x40003800
 8002f6c:	2000001c 	.word	0x2000001c

08002f70 <HAL_SPI_TxCpltCallback>:





void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) {
 8002f70:	b480      	push	{r7}
 8002f72:	b083      	sub	sp, #12
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	6078      	str	r0, [r7, #4]
	if (hspi->Instance==DISPL_SPI) {
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	4a05      	ldr	r2, [pc, #20]	; (8002f94 <HAL_SPI_TxCpltCallback+0x24>)
 8002f7e:	4293      	cmp	r3, r2
 8002f80:	d102      	bne.n	8002f88 <HAL_SPI_TxCpltCallback+0x18>
		Displ_SpiAvailable=1;
 8002f82:	4b05      	ldr	r3, [pc, #20]	; (8002f98 <HAL_SPI_TxCpltCallback+0x28>)
 8002f84:	2201      	movs	r2, #1
 8002f86:	701a      	strb	r2, [r3, #0]
	#ifdef DISPLAY_USING_TOUCHGFX
		DisplayDriver_TransferCompleteCallback();
	#endif

	}
}
 8002f88:	bf00      	nop
 8002f8a:	370c      	adds	r7, #12
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f92:	4770      	bx	lr
 8002f94:	40003800 	.word	0x40003800
 8002f98:	2000001c 	.word	0x2000001c

08002f9c <Displ_FillArea>:
/*****************************
 * @brief	fill a rectangle with a color
 * @param	x, y	top left corner of the rectangle
 * 			w, h 	width and height of the rectangle
 ******************************/
void Displ_FillArea(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color) {
 8002f9c:	b590      	push	{r4, r7, lr}
 8002f9e:	b08b      	sub	sp, #44	; 0x2c
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	4604      	mov	r4, r0
 8002fa4:	4608      	mov	r0, r1
 8002fa6:	4611      	mov	r1, r2
 8002fa8:	461a      	mov	r2, r3
 8002faa:	4623      	mov	r3, r4
 8002fac:	80fb      	strh	r3, [r7, #6]
 8002fae:	4603      	mov	r3, r0
 8002fb0:	80bb      	strh	r3, [r7, #4]
 8002fb2:	460b      	mov	r3, r1
 8002fb4:	807b      	strh	r3, [r7, #2]
 8002fb6:	4613      	mov	r3, r2
 8002fb8:	803b      	strh	r3, [r7, #0]
 * -	swap buffers
 */

	uint32_t k,x1,y1,area,times;

	if((x >= _width) || (y >= _height) || (w == 0) || (h == 0)) return;//
 8002fba:	88fb      	ldrh	r3, [r7, #6]
 8002fbc:	4a59      	ldr	r2, [pc, #356]	; (8003124 <Displ_FillArea+0x188>)
 8002fbe:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002fc2:	4293      	cmp	r3, r2
 8002fc4:	f280 80aa 	bge.w	800311c <Displ_FillArea+0x180>
 8002fc8:	88bb      	ldrh	r3, [r7, #4]
 8002fca:	4a57      	ldr	r2, [pc, #348]	; (8003128 <Displ_FillArea+0x18c>)
 8002fcc:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002fd0:	4293      	cmp	r3, r2
 8002fd2:	f280 80a3 	bge.w	800311c <Displ_FillArea+0x180>
 8002fd6:	887b      	ldrh	r3, [r7, #2]
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	f000 809f 	beq.w	800311c <Displ_FillArea+0x180>
 8002fde:	883b      	ldrh	r3, [r7, #0]
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	f000 809b 	beq.w	800311c <Displ_FillArea+0x180>

	x1=x + w - 1;
 8002fe6:	88fa      	ldrh	r2, [r7, #6]
 8002fe8:	887b      	ldrh	r3, [r7, #2]
 8002fea:	4413      	add	r3, r2
 8002fec:	3b01      	subs	r3, #1
 8002fee:	623b      	str	r3, [r7, #32]
	if (x1 > _width) {
 8002ff0:	4b4c      	ldr	r3, [pc, #304]	; (8003124 <Displ_FillArea+0x188>)
 8002ff2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002ff6:	461a      	mov	r2, r3
 8002ff8:	6a3b      	ldr	r3, [r7, #32]
 8002ffa:	4293      	cmp	r3, r2
 8002ffc:	d903      	bls.n	8003006 <Displ_FillArea+0x6a>
		x1=_width;
 8002ffe:	4b49      	ldr	r3, [pc, #292]	; (8003124 <Displ_FillArea+0x188>)
 8003000:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003004:	623b      	str	r3, [r7, #32]
	}

	y1=y + h - 1;
 8003006:	88ba      	ldrh	r2, [r7, #4]
 8003008:	883b      	ldrh	r3, [r7, #0]
 800300a:	4413      	add	r3, r2
 800300c:	3b01      	subs	r3, #1
 800300e:	61fb      	str	r3, [r7, #28]
	if (y1 > _height) {
 8003010:	4b45      	ldr	r3, [pc, #276]	; (8003128 <Displ_FillArea+0x18c>)
 8003012:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003016:	461a      	mov	r2, r3
 8003018:	69fb      	ldr	r3, [r7, #28]
 800301a:	4293      	cmp	r3, r2
 800301c:	d903      	bls.n	8003026 <Displ_FillArea+0x8a>
		y1=_height;
 800301e:	4b42      	ldr	r3, [pc, #264]	; (8003128 <Displ_FillArea+0x18c>)
 8003020:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003024:	61fb      	str	r3, [r7, #28]

#endif
#ifdef Z_RGB666 // setting up dispBuffer in RGB666 format
	uint32_t datasize;

	uint8_t Rbyte=(color & 0xF800)>>8;
 8003026:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8003028:	121b      	asrs	r3, r3, #8
 800302a:	b2db      	uxtb	r3, r3
 800302c:	f023 0307 	bic.w	r3, r3, #7
 8003030:	75fb      	strb	r3, [r7, #23]
	uint8_t Gbyte=(color & 0x07E0)>>3;
 8003032:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8003034:	10db      	asrs	r3, r3, #3
 8003036:	b2db      	uxtb	r3, r3
 8003038:	f023 0303 	bic.w	r3, r3, #3
 800303c:	75bb      	strb	r3, [r7, #22]
	uint8_t Bbyte=(color & 0x001F)<<3;
 800303e:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8003040:	00db      	lsls	r3, r3, #3
 8003042:	757b      	strb	r3, [r7, #21]

	area=(((y1-y+1)*(x1-x+1))*3); 		// area to fill in bytes (3 bytes per pixel)
 8003044:	88bb      	ldrh	r3, [r7, #4]
 8003046:	69fa      	ldr	r2, [r7, #28]
 8003048:	1ad3      	subs	r3, r2, r3
 800304a:	3301      	adds	r3, #1
 800304c:	88fa      	ldrh	r2, [r7, #6]
 800304e:	6a39      	ldr	r1, [r7, #32]
 8003050:	1a8a      	subs	r2, r1, r2
 8003052:	3201      	adds	r2, #1
 8003054:	fb03 f202 	mul.w	r2, r3, r2
 8003058:	4613      	mov	r3, r2
 800305a:	005b      	lsls	r3, r3, #1
 800305c:	4413      	add	r3, r2
 800305e:	613b      	str	r3, [r7, #16]
	uint8_t *buf8Pos=dispBuffer; 		//using a local pointer: changing values next
 8003060:	4b32      	ldr	r3, [pc, #200]	; (800312c <Displ_FillArea+0x190>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	61bb      	str	r3, [r7, #24]

	datasize = (area<(SIZEBUF-3) ? area : (SIZEBUF-3));  //as buf8Pos receives 3 bytes each cycle we must be sure that SIZEBUF will be not overridden in the next loop
 8003066:	693b      	ldr	r3, [r7, #16]
 8003068:	f641 72fd 	movw	r2, #8189	; 0x1ffd
 800306c:	4293      	cmp	r3, r2
 800306e:	bf28      	it	cs
 8003070:	4613      	movcs	r3, r2
 8003072:	60fb      	str	r3, [r7, #12]

	k=0;
 8003074:	2300      	movs	r3, #0
 8003076:	627b      	str	r3, [r7, #36]	; 0x24
	while ((buf8Pos-dispBuffer)<=datasize){
 8003078:	e00e      	b.n	8003098 <Displ_FillArea+0xfc>
		*(buf8Pos++)=Rbyte;
 800307a:	69bb      	ldr	r3, [r7, #24]
 800307c:	1c5a      	adds	r2, r3, #1
 800307e:	61ba      	str	r2, [r7, #24]
 8003080:	7dfa      	ldrb	r2, [r7, #23]
 8003082:	701a      	strb	r2, [r3, #0]
		*(buf8Pos++)=Gbyte;
 8003084:	69bb      	ldr	r3, [r7, #24]
 8003086:	1c5a      	adds	r2, r3, #1
 8003088:	61ba      	str	r2, [r7, #24]
 800308a:	7dba      	ldrb	r2, [r7, #22]
 800308c:	701a      	strb	r2, [r3, #0]
		*(buf8Pos++)=Bbyte;
 800308e:	69bb      	ldr	r3, [r7, #24]
 8003090:	1c5a      	adds	r2, r3, #1
 8003092:	61ba      	str	r2, [r7, #24]
 8003094:	7d7a      	ldrb	r2, [r7, #21]
 8003096:	701a      	strb	r2, [r3, #0]
	while ((buf8Pos-dispBuffer)<=datasize){
 8003098:	4b24      	ldr	r3, [pc, #144]	; (800312c <Displ_FillArea+0x190>)
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	69ba      	ldr	r2, [r7, #24]
 800309e:	1ad3      	subs	r3, r2, r3
 80030a0:	461a      	mov	r2, r3
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	4293      	cmp	r3, r2
 80030a6:	d2e8      	bcs.n	800307a <Displ_FillArea+0xde>
	}
	datasize=(buf8Pos-dispBuffer);
 80030a8:	4b20      	ldr	r3, [pc, #128]	; (800312c <Displ_FillArea+0x190>)
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	69ba      	ldr	r2, [r7, #24]
 80030ae:	1ad3      	subs	r3, r2, r3
 80030b0:	60fb      	str	r3, [r7, #12]
#endif

//START WRITING TO DISPLAY
	Displ_SetAddressWindow(x, y, x1, y1);
 80030b2:	6a3b      	ldr	r3, [r7, #32]
 80030b4:	b29a      	uxth	r2, r3
 80030b6:	69fb      	ldr	r3, [r7, #28]
 80030b8:	b29b      	uxth	r3, r3
 80030ba:	88b9      	ldrh	r1, [r7, #4]
 80030bc:	88f8      	ldrh	r0, [r7, #6]
 80030be:	f7ff fe7d 	bl	8002dbc <Displ_SetAddressWindow>
		Displ_WriteData(dispBuffer,SIZEBUF,0);
	}
	Displ_WriteData(dispBuffer,(area<<1)-(times<<BUFLEVEL),0);
#endif
#ifdef Z_RGB666 // transferring RGB666 format dispBuffer
	times=(area/datasize);  					//how many times buffer must be sent via SPI.
 80030c2:	693a      	ldr	r2, [r7, #16]
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80030ca:	60bb      	str	r3, [r7, #8]
	for  (k=0;k<times;k++) {
 80030cc:	2300      	movs	r3, #0
 80030ce:	627b      	str	r3, [r7, #36]	; 0x24
 80030d0:	e009      	b.n	80030e6 <Displ_FillArea+0x14a>
		Displ_WriteData(dispBuffer,datasize,0);
 80030d2:	4b16      	ldr	r3, [pc, #88]	; (800312c <Displ_FillArea+0x190>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	2200      	movs	r2, #0
 80030d8:	68f9      	ldr	r1, [r7, #12]
 80030da:	4618      	mov	r0, r3
 80030dc:	f7ff fe15 	bl	8002d0a <Displ_WriteData>
	for  (k=0;k<times;k++) {
 80030e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030e2:	3301      	adds	r3, #1
 80030e4:	627b      	str	r3, [r7, #36]	; 0x24
 80030e6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80030e8:	68bb      	ldr	r3, [r7, #8]
 80030ea:	429a      	cmp	r2, r3
 80030ec:	d3f1      	bcc.n	80030d2 <Displ_FillArea+0x136>
	}
	Displ_WriteData(dispBuffer,(area-times*datasize),0);      //transfer last data frame
 80030ee:	4b0f      	ldr	r3, [pc, #60]	; (800312c <Displ_FillArea+0x190>)
 80030f0:	6818      	ldr	r0, [r3, #0]
 80030f2:	68bb      	ldr	r3, [r7, #8]
 80030f4:	68fa      	ldr	r2, [r7, #12]
 80030f6:	fb02 f303 	mul.w	r3, r2, r3
 80030fa:	693a      	ldr	r2, [r7, #16]
 80030fc:	1ad3      	subs	r3, r2, r3
 80030fe:	2200      	movs	r2, #0
 8003100:	4619      	mov	r1, r3
 8003102:	f7ff fe02 	bl	8002d0a <Displ_WriteData>
#endif

//BUFFER SWAP
	dispBuffer = (dispBuffer==dispBuffer1 ? dispBuffer2 : dispBuffer1); // swapping buffer
 8003106:	4b09      	ldr	r3, [pc, #36]	; (800312c <Displ_FillArea+0x190>)
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	4a09      	ldr	r2, [pc, #36]	; (8003130 <Displ_FillArea+0x194>)
 800310c:	4293      	cmp	r3, r2
 800310e:	d101      	bne.n	8003114 <Displ_FillArea+0x178>
 8003110:	4b08      	ldr	r3, [pc, #32]	; (8003134 <Displ_FillArea+0x198>)
 8003112:	e000      	b.n	8003116 <Displ_FillArea+0x17a>
 8003114:	4b06      	ldr	r3, [pc, #24]	; (8003130 <Displ_FillArea+0x194>)
 8003116:	4a05      	ldr	r2, [pc, #20]	; (800312c <Displ_FillArea+0x190>)
 8003118:	6013      	str	r3, [r2, #0]
 800311a:	e000      	b.n	800311e <Displ_FillArea+0x182>
	if((x >= _width) || (y >= _height) || (w == 0) || (h == 0)) return;//
 800311c:	bf00      	nop

}
 800311e:	372c      	adds	r7, #44	; 0x2c
 8003120:	46bd      	mov	sp, r7
 8003122:	bd90      	pop	{r4, r7, pc}
 8003124:	200074e2 	.word	0x200074e2
 8003128:	200074e4 	.word	0x200074e4
 800312c:	20000020 	.word	0x20000020
 8003130:	20001924 	.word	0x20001924
 8003134:	20003924 	.word	0x20003924

08003138 <Displ_Pixel>:
/***********************
 * @brief	print a single pixel
 * @params	x, y	pixel position on display
 * 			color	... to be printed
 ***********************/
void Displ_Pixel(uint16_t x, uint16_t y, uint16_t color) {
 8003138:	b580      	push	{r7, lr}
 800313a:	b084      	sub	sp, #16
 800313c:	af02      	add	r7, sp, #8
 800313e:	4603      	mov	r3, r0
 8003140:	80fb      	strh	r3, [r7, #6]
 8003142:	460b      	mov	r3, r1
 8003144:	80bb      	strh	r3, [r7, #4]
 8003146:	4613      	mov	r3, r2
 8003148:	807b      	strh	r3, [r7, #2]
    if((x >= _width) || (y >= _height))
 800314a:	88fb      	ldrh	r3, [r7, #6]
 800314c:	4a0b      	ldr	r2, [pc, #44]	; (800317c <Displ_Pixel+0x44>)
 800314e:	f9b2 2000 	ldrsh.w	r2, [r2]
 8003152:	4293      	cmp	r3, r2
 8003154:	da0e      	bge.n	8003174 <Displ_Pixel+0x3c>
 8003156:	88bb      	ldrh	r3, [r7, #4]
 8003158:	4a09      	ldr	r2, [pc, #36]	; (8003180 <Displ_Pixel+0x48>)
 800315a:	f9b2 2000 	ldrsh.w	r2, [r2]
 800315e:	4293      	cmp	r3, r2
 8003160:	da08      	bge.n	8003174 <Displ_Pixel+0x3c>
        return;
    Displ_FillArea(x, y, 1, 1, color);
 8003162:	88b9      	ldrh	r1, [r7, #4]
 8003164:	88f8      	ldrh	r0, [r7, #6]
 8003166:	887b      	ldrh	r3, [r7, #2]
 8003168:	9300      	str	r3, [sp, #0]
 800316a:	2301      	movs	r3, #1
 800316c:	2201      	movs	r2, #1
 800316e:	f7ff ff15 	bl	8002f9c <Displ_FillArea>
 8003172:	e000      	b.n	8003176 <Displ_Pixel+0x3e>
        return;
 8003174:	bf00      	nop

}
 8003176:	3708      	adds	r7, #8
 8003178:	46bd      	mov	sp, r7
 800317a:	bd80      	pop	{r7, pc}
 800317c:	200074e2 	.word	0x200074e2
 8003180:	200074e4 	.word	0x200074e4

08003184 <Displ_CLS>:

/*****************
 * @brief	clear display with a color.
 * @param	bgcolor
 *****************/
void Displ_CLS(uint16_t bgcolor){
 8003184:	b580      	push	{r7, lr}
 8003186:	b084      	sub	sp, #16
 8003188:	af02      	add	r7, sp, #8
 800318a:	4603      	mov	r3, r0
 800318c:	80fb      	strh	r3, [r7, #6]
	Displ_FillArea(0, 0, _width, _height, bgcolor);
 800318e:	4b09      	ldr	r3, [pc, #36]	; (80031b4 <Displ_CLS+0x30>)
 8003190:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003194:	b29a      	uxth	r2, r3
 8003196:	4b08      	ldr	r3, [pc, #32]	; (80031b8 <Displ_CLS+0x34>)
 8003198:	f9b3 3000 	ldrsh.w	r3, [r3]
 800319c:	b299      	uxth	r1, r3
 800319e:	88fb      	ldrh	r3, [r7, #6]
 80031a0:	9300      	str	r3, [sp, #0]
 80031a2:	460b      	mov	r3, r1
 80031a4:	2100      	movs	r1, #0
 80031a6:	2000      	movs	r0, #0
 80031a8:	f7ff fef8 	bl	8002f9c <Displ_FillArea>
}
 80031ac:	bf00      	nop
 80031ae:	3708      	adds	r7, #8
 80031b0:	46bd      	mov	sp, r7
 80031b2:	bd80      	pop	{r7, pc}
 80031b4:	200074e2 	.word	0x200074e2
 80031b8:	200074e4 	.word	0x200074e4

080031bc <drawCircleHelper>:




void drawCircleHelper( int16_t x0, int16_t y0, int16_t r, uint8_t cornername, uint16_t color)
{
 80031bc:	b590      	push	{r4, r7, lr}
 80031be:	b087      	sub	sp, #28
 80031c0:	af00      	add	r7, sp, #0
 80031c2:	4604      	mov	r4, r0
 80031c4:	4608      	mov	r0, r1
 80031c6:	4611      	mov	r1, r2
 80031c8:	461a      	mov	r2, r3
 80031ca:	4623      	mov	r3, r4
 80031cc:	80fb      	strh	r3, [r7, #6]
 80031ce:	4603      	mov	r3, r0
 80031d0:	80bb      	strh	r3, [r7, #4]
 80031d2:	460b      	mov	r3, r1
 80031d4:	807b      	strh	r3, [r7, #2]
 80031d6:	4613      	mov	r3, r2
 80031d8:	707b      	strb	r3, [r7, #1]
    int16_t f     = 1 - r;
 80031da:	887b      	ldrh	r3, [r7, #2]
 80031dc:	f1c3 0301 	rsb	r3, r3, #1
 80031e0:	b29b      	uxth	r3, r3
 80031e2:	82fb      	strh	r3, [r7, #22]
    int16_t ddF_x = 1;
 80031e4:	2301      	movs	r3, #1
 80031e6:	82bb      	strh	r3, [r7, #20]
    int16_t ddF_y = -2 * r;
 80031e8:	887b      	ldrh	r3, [r7, #2]
 80031ea:	461a      	mov	r2, r3
 80031ec:	03d2      	lsls	r2, r2, #15
 80031ee:	1ad3      	subs	r3, r2, r3
 80031f0:	005b      	lsls	r3, r3, #1
 80031f2:	b29b      	uxth	r3, r3
 80031f4:	827b      	strh	r3, [r7, #18]
    int16_t x     = 0;
 80031f6:	2300      	movs	r3, #0
 80031f8:	823b      	strh	r3, [r7, #16]
    int16_t y     = r;
 80031fa:	887b      	ldrh	r3, [r7, #2]
 80031fc:	81fb      	strh	r3, [r7, #14]

    while (x<y) {
 80031fe:	e095      	b.n	800332c <drawCircleHelper+0x170>
        if (f >= 0) {
 8003200:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8003204:	2b00      	cmp	r3, #0
 8003206:	db0e      	blt.n	8003226 <drawCircleHelper+0x6a>
            y--;
 8003208:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800320c:	b29b      	uxth	r3, r3
 800320e:	3b01      	subs	r3, #1
 8003210:	b29b      	uxth	r3, r3
 8003212:	81fb      	strh	r3, [r7, #14]
            ddF_y += 2;
 8003214:	8a7b      	ldrh	r3, [r7, #18]
 8003216:	3302      	adds	r3, #2
 8003218:	b29b      	uxth	r3, r3
 800321a:	827b      	strh	r3, [r7, #18]
            f     += ddF_y;
 800321c:	8afa      	ldrh	r2, [r7, #22]
 800321e:	8a7b      	ldrh	r3, [r7, #18]
 8003220:	4413      	add	r3, r2
 8003222:	b29b      	uxth	r3, r3
 8003224:	82fb      	strh	r3, [r7, #22]
        }
        x++;
 8003226:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800322a:	b29b      	uxth	r3, r3
 800322c:	3301      	adds	r3, #1
 800322e:	b29b      	uxth	r3, r3
 8003230:	823b      	strh	r3, [r7, #16]
        ddF_x += 2;
 8003232:	8abb      	ldrh	r3, [r7, #20]
 8003234:	3302      	adds	r3, #2
 8003236:	b29b      	uxth	r3, r3
 8003238:	82bb      	strh	r3, [r7, #20]
        f     += ddF_x;
 800323a:	8afa      	ldrh	r2, [r7, #22]
 800323c:	8abb      	ldrh	r3, [r7, #20]
 800323e:	4413      	add	r3, r2
 8003240:	b29b      	uxth	r3, r3
 8003242:	82fb      	strh	r3, [r7, #22]
        if (cornername & 0x4) {
 8003244:	787b      	ldrb	r3, [r7, #1]
 8003246:	f003 0304 	and.w	r3, r3, #4
 800324a:	2b00      	cmp	r3, #0
 800324c:	d017      	beq.n	800327e <drawCircleHelper+0xc2>
            Displ_Pixel(x0 + x, y0 + y, color);
 800324e:	88fa      	ldrh	r2, [r7, #6]
 8003250:	8a3b      	ldrh	r3, [r7, #16]
 8003252:	4413      	add	r3, r2
 8003254:	b298      	uxth	r0, r3
 8003256:	88ba      	ldrh	r2, [r7, #4]
 8003258:	89fb      	ldrh	r3, [r7, #14]
 800325a:	4413      	add	r3, r2
 800325c:	b29b      	uxth	r3, r3
 800325e:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8003260:	4619      	mov	r1, r3
 8003262:	f7ff ff69 	bl	8003138 <Displ_Pixel>
            Displ_Pixel(x0 + y, y0 + x, color);
 8003266:	88fa      	ldrh	r2, [r7, #6]
 8003268:	89fb      	ldrh	r3, [r7, #14]
 800326a:	4413      	add	r3, r2
 800326c:	b298      	uxth	r0, r3
 800326e:	88ba      	ldrh	r2, [r7, #4]
 8003270:	8a3b      	ldrh	r3, [r7, #16]
 8003272:	4413      	add	r3, r2
 8003274:	b29b      	uxth	r3, r3
 8003276:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8003278:	4619      	mov	r1, r3
 800327a:	f7ff ff5d 	bl	8003138 <Displ_Pixel>
        }
        if (cornername & 0x2) {
 800327e:	787b      	ldrb	r3, [r7, #1]
 8003280:	f003 0302 	and.w	r3, r3, #2
 8003284:	2b00      	cmp	r3, #0
 8003286:	d017      	beq.n	80032b8 <drawCircleHelper+0xfc>
        	Displ_Pixel(x0 + x, y0 - y, color);
 8003288:	88fa      	ldrh	r2, [r7, #6]
 800328a:	8a3b      	ldrh	r3, [r7, #16]
 800328c:	4413      	add	r3, r2
 800328e:	b298      	uxth	r0, r3
 8003290:	88ba      	ldrh	r2, [r7, #4]
 8003292:	89fb      	ldrh	r3, [r7, #14]
 8003294:	1ad3      	subs	r3, r2, r3
 8003296:	b29b      	uxth	r3, r3
 8003298:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800329a:	4619      	mov	r1, r3
 800329c:	f7ff ff4c 	bl	8003138 <Displ_Pixel>
        	Displ_Pixel(x0 + y, y0 - x, color);
 80032a0:	88fa      	ldrh	r2, [r7, #6]
 80032a2:	89fb      	ldrh	r3, [r7, #14]
 80032a4:	4413      	add	r3, r2
 80032a6:	b298      	uxth	r0, r3
 80032a8:	88ba      	ldrh	r2, [r7, #4]
 80032aa:	8a3b      	ldrh	r3, [r7, #16]
 80032ac:	1ad3      	subs	r3, r2, r3
 80032ae:	b29b      	uxth	r3, r3
 80032b0:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80032b2:	4619      	mov	r1, r3
 80032b4:	f7ff ff40 	bl	8003138 <Displ_Pixel>
        }
        if (cornername & 0x8) {
 80032b8:	787b      	ldrb	r3, [r7, #1]
 80032ba:	f003 0308 	and.w	r3, r3, #8
 80032be:	2b00      	cmp	r3, #0
 80032c0:	d017      	beq.n	80032f2 <drawCircleHelper+0x136>
        	Displ_Pixel(x0 - y, y0 + x, color);
 80032c2:	88fa      	ldrh	r2, [r7, #6]
 80032c4:	89fb      	ldrh	r3, [r7, #14]
 80032c6:	1ad3      	subs	r3, r2, r3
 80032c8:	b298      	uxth	r0, r3
 80032ca:	88ba      	ldrh	r2, [r7, #4]
 80032cc:	8a3b      	ldrh	r3, [r7, #16]
 80032ce:	4413      	add	r3, r2
 80032d0:	b29b      	uxth	r3, r3
 80032d2:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80032d4:	4619      	mov	r1, r3
 80032d6:	f7ff ff2f 	bl	8003138 <Displ_Pixel>
        	Displ_Pixel(x0 - x, y0 + y, color);
 80032da:	88fa      	ldrh	r2, [r7, #6]
 80032dc:	8a3b      	ldrh	r3, [r7, #16]
 80032de:	1ad3      	subs	r3, r2, r3
 80032e0:	b298      	uxth	r0, r3
 80032e2:	88ba      	ldrh	r2, [r7, #4]
 80032e4:	89fb      	ldrh	r3, [r7, #14]
 80032e6:	4413      	add	r3, r2
 80032e8:	b29b      	uxth	r3, r3
 80032ea:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80032ec:	4619      	mov	r1, r3
 80032ee:	f7ff ff23 	bl	8003138 <Displ_Pixel>
        }
        if (cornername & 0x1) {
 80032f2:	787b      	ldrb	r3, [r7, #1]
 80032f4:	f003 0301 	and.w	r3, r3, #1
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d017      	beq.n	800332c <drawCircleHelper+0x170>
        	Displ_Pixel(x0 - y, y0 - x, color);
 80032fc:	88fa      	ldrh	r2, [r7, #6]
 80032fe:	89fb      	ldrh	r3, [r7, #14]
 8003300:	1ad3      	subs	r3, r2, r3
 8003302:	b298      	uxth	r0, r3
 8003304:	88ba      	ldrh	r2, [r7, #4]
 8003306:	8a3b      	ldrh	r3, [r7, #16]
 8003308:	1ad3      	subs	r3, r2, r3
 800330a:	b29b      	uxth	r3, r3
 800330c:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800330e:	4619      	mov	r1, r3
 8003310:	f7ff ff12 	bl	8003138 <Displ_Pixel>
        	Displ_Pixel(x0 - x, y0 - y, color);
 8003314:	88fa      	ldrh	r2, [r7, #6]
 8003316:	8a3b      	ldrh	r3, [r7, #16]
 8003318:	1ad3      	subs	r3, r2, r3
 800331a:	b298      	uxth	r0, r3
 800331c:	88ba      	ldrh	r2, [r7, #4]
 800331e:	89fb      	ldrh	r3, [r7, #14]
 8003320:	1ad3      	subs	r3, r2, r3
 8003322:	b29b      	uxth	r3, r3
 8003324:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8003326:	4619      	mov	r1, r3
 8003328:	f7ff ff06 	bl	8003138 <Displ_Pixel>
    while (x<y) {
 800332c:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8003330:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003334:	429a      	cmp	r2, r3
 8003336:	f6ff af63 	blt.w	8003200 <drawCircleHelper+0x44>
        }
    }
}
 800333a:	bf00      	nop
 800333c:	bf00      	nop
 800333e:	371c      	adds	r7, #28
 8003340:	46bd      	mov	sp, r7
 8003342:	bd90      	pop	{r4, r7, pc}

08003344 <fillCircleHelper>:




void fillCircleHelper(int16_t x0, int16_t y0, int16_t r, uint8_t cornername, int16_t delta, uint16_t color)
{
 8003344:	b590      	push	{r4, r7, lr}
 8003346:	b089      	sub	sp, #36	; 0x24
 8003348:	af02      	add	r7, sp, #8
 800334a:	4604      	mov	r4, r0
 800334c:	4608      	mov	r0, r1
 800334e:	4611      	mov	r1, r2
 8003350:	461a      	mov	r2, r3
 8003352:	4623      	mov	r3, r4
 8003354:	80fb      	strh	r3, [r7, #6]
 8003356:	4603      	mov	r3, r0
 8003358:	80bb      	strh	r3, [r7, #4]
 800335a:	460b      	mov	r3, r1
 800335c:	807b      	strh	r3, [r7, #2]
 800335e:	4613      	mov	r3, r2
 8003360:	707b      	strb	r3, [r7, #1]
	int16_t f     = 1 - r;
 8003362:	887b      	ldrh	r3, [r7, #2]
 8003364:	f1c3 0301 	rsb	r3, r3, #1
 8003368:	b29b      	uxth	r3, r3
 800336a:	82fb      	strh	r3, [r7, #22]
  int16_t ddF_x = 1;
 800336c:	2301      	movs	r3, #1
 800336e:	82bb      	strh	r3, [r7, #20]
  int16_t ddF_y = -2 * r;
 8003370:	887b      	ldrh	r3, [r7, #2]
 8003372:	461a      	mov	r2, r3
 8003374:	03d2      	lsls	r2, r2, #15
 8003376:	1ad3      	subs	r3, r2, r3
 8003378:	005b      	lsls	r3, r3, #1
 800337a:	b29b      	uxth	r3, r3
 800337c:	827b      	strh	r3, [r7, #18]
  int16_t x     = 0;
 800337e:	2300      	movs	r3, #0
 8003380:	823b      	strh	r3, [r7, #16]
  int16_t y     = r;
 8003382:	887b      	ldrh	r3, [r7, #2]
 8003384:	81fb      	strh	r3, [r7, #14]

  while (x<y) {
 8003386:	e0a7      	b.n	80034d8 <fillCircleHelper+0x194>
    if (f >= 0) {
 8003388:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800338c:	2b00      	cmp	r3, #0
 800338e:	db0e      	blt.n	80033ae <fillCircleHelper+0x6a>
      y--;
 8003390:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003394:	b29b      	uxth	r3, r3
 8003396:	3b01      	subs	r3, #1
 8003398:	b29b      	uxth	r3, r3
 800339a:	81fb      	strh	r3, [r7, #14]
      ddF_y += 2;
 800339c:	8a7b      	ldrh	r3, [r7, #18]
 800339e:	3302      	adds	r3, #2
 80033a0:	b29b      	uxth	r3, r3
 80033a2:	827b      	strh	r3, [r7, #18]
      f     += ddF_y;
 80033a4:	8afa      	ldrh	r2, [r7, #22]
 80033a6:	8a7b      	ldrh	r3, [r7, #18]
 80033a8:	4413      	add	r3, r2
 80033aa:	b29b      	uxth	r3, r3
 80033ac:	82fb      	strh	r3, [r7, #22]
    }
    x++;
 80033ae:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80033b2:	b29b      	uxth	r3, r3
 80033b4:	3301      	adds	r3, #1
 80033b6:	b29b      	uxth	r3, r3
 80033b8:	823b      	strh	r3, [r7, #16]
    ddF_x += 2;
 80033ba:	8abb      	ldrh	r3, [r7, #20]
 80033bc:	3302      	adds	r3, #2
 80033be:	b29b      	uxth	r3, r3
 80033c0:	82bb      	strh	r3, [r7, #20]
    f     += ddF_x;
 80033c2:	8afa      	ldrh	r2, [r7, #22]
 80033c4:	8abb      	ldrh	r3, [r7, #20]
 80033c6:	4413      	add	r3, r2
 80033c8:	b29b      	uxth	r3, r3
 80033ca:	82fb      	strh	r3, [r7, #22]

    if (cornername & 0x1) {
 80033cc:	787b      	ldrb	r3, [r7, #1]
 80033ce:	f003 0301 	and.w	r3, r3, #1
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d03d      	beq.n	8003452 <fillCircleHelper+0x10e>
    	 Displ_Line(x0+x, y0-y, x0+x, y0+y+1+delta, color);
 80033d6:	88fa      	ldrh	r2, [r7, #6]
 80033d8:	8a3b      	ldrh	r3, [r7, #16]
 80033da:	4413      	add	r3, r2
 80033dc:	b29b      	uxth	r3, r3
 80033de:	b218      	sxth	r0, r3
 80033e0:	88ba      	ldrh	r2, [r7, #4]
 80033e2:	89fb      	ldrh	r3, [r7, #14]
 80033e4:	1ad3      	subs	r3, r2, r3
 80033e6:	b29b      	uxth	r3, r3
 80033e8:	b219      	sxth	r1, r3
 80033ea:	88fa      	ldrh	r2, [r7, #6]
 80033ec:	8a3b      	ldrh	r3, [r7, #16]
 80033ee:	4413      	add	r3, r2
 80033f0:	b29b      	uxth	r3, r3
 80033f2:	b21c      	sxth	r4, r3
 80033f4:	88ba      	ldrh	r2, [r7, #4]
 80033f6:	89fb      	ldrh	r3, [r7, #14]
 80033f8:	4413      	add	r3, r2
 80033fa:	b29a      	uxth	r2, r3
 80033fc:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80033fe:	4413      	add	r3, r2
 8003400:	b29b      	uxth	r3, r3
 8003402:	3301      	adds	r3, #1
 8003404:	b29b      	uxth	r3, r3
 8003406:	b21a      	sxth	r2, r3
 8003408:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800340a:	9300      	str	r3, [sp, #0]
 800340c:	4613      	mov	r3, r2
 800340e:	4622      	mov	r2, r4
 8003410:	f000 f86e 	bl	80034f0 <Displ_Line>
    	 Displ_Line(x0+y, y0-x,x0+y, y0+x+1+delta, color);
 8003414:	88fa      	ldrh	r2, [r7, #6]
 8003416:	89fb      	ldrh	r3, [r7, #14]
 8003418:	4413      	add	r3, r2
 800341a:	b29b      	uxth	r3, r3
 800341c:	b218      	sxth	r0, r3
 800341e:	88ba      	ldrh	r2, [r7, #4]
 8003420:	8a3b      	ldrh	r3, [r7, #16]
 8003422:	1ad3      	subs	r3, r2, r3
 8003424:	b29b      	uxth	r3, r3
 8003426:	b219      	sxth	r1, r3
 8003428:	88fa      	ldrh	r2, [r7, #6]
 800342a:	89fb      	ldrh	r3, [r7, #14]
 800342c:	4413      	add	r3, r2
 800342e:	b29b      	uxth	r3, r3
 8003430:	b21c      	sxth	r4, r3
 8003432:	88ba      	ldrh	r2, [r7, #4]
 8003434:	8a3b      	ldrh	r3, [r7, #16]
 8003436:	4413      	add	r3, r2
 8003438:	b29a      	uxth	r2, r3
 800343a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800343c:	4413      	add	r3, r2
 800343e:	b29b      	uxth	r3, r3
 8003440:	3301      	adds	r3, #1
 8003442:	b29b      	uxth	r3, r3
 8003444:	b21a      	sxth	r2, r3
 8003446:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8003448:	9300      	str	r3, [sp, #0]
 800344a:	4613      	mov	r3, r2
 800344c:	4622      	mov	r2, r4
 800344e:	f000 f84f 	bl	80034f0 <Displ_Line>
    }
    if (cornername & 0x2) {
 8003452:	787b      	ldrb	r3, [r7, #1]
 8003454:	f003 0302 	and.w	r3, r3, #2
 8003458:	2b00      	cmp	r3, #0
 800345a:	d03d      	beq.n	80034d8 <fillCircleHelper+0x194>
      Displ_Line(x0-x, y0-y, x0-x, y0+y+1+delta, color);
 800345c:	88fa      	ldrh	r2, [r7, #6]
 800345e:	8a3b      	ldrh	r3, [r7, #16]
 8003460:	1ad3      	subs	r3, r2, r3
 8003462:	b29b      	uxth	r3, r3
 8003464:	b218      	sxth	r0, r3
 8003466:	88ba      	ldrh	r2, [r7, #4]
 8003468:	89fb      	ldrh	r3, [r7, #14]
 800346a:	1ad3      	subs	r3, r2, r3
 800346c:	b29b      	uxth	r3, r3
 800346e:	b219      	sxth	r1, r3
 8003470:	88fa      	ldrh	r2, [r7, #6]
 8003472:	8a3b      	ldrh	r3, [r7, #16]
 8003474:	1ad3      	subs	r3, r2, r3
 8003476:	b29b      	uxth	r3, r3
 8003478:	b21c      	sxth	r4, r3
 800347a:	88ba      	ldrh	r2, [r7, #4]
 800347c:	89fb      	ldrh	r3, [r7, #14]
 800347e:	4413      	add	r3, r2
 8003480:	b29a      	uxth	r2, r3
 8003482:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8003484:	4413      	add	r3, r2
 8003486:	b29b      	uxth	r3, r3
 8003488:	3301      	adds	r3, #1
 800348a:	b29b      	uxth	r3, r3
 800348c:	b21a      	sxth	r2, r3
 800348e:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8003490:	9300      	str	r3, [sp, #0]
 8003492:	4613      	mov	r3, r2
 8003494:	4622      	mov	r2, r4
 8003496:	f000 f82b 	bl	80034f0 <Displ_Line>
      Displ_Line(x0-y, y0-x, x0-y, y0+x+1+delta, color);
 800349a:	88fa      	ldrh	r2, [r7, #6]
 800349c:	89fb      	ldrh	r3, [r7, #14]
 800349e:	1ad3      	subs	r3, r2, r3
 80034a0:	b29b      	uxth	r3, r3
 80034a2:	b218      	sxth	r0, r3
 80034a4:	88ba      	ldrh	r2, [r7, #4]
 80034a6:	8a3b      	ldrh	r3, [r7, #16]
 80034a8:	1ad3      	subs	r3, r2, r3
 80034aa:	b29b      	uxth	r3, r3
 80034ac:	b219      	sxth	r1, r3
 80034ae:	88fa      	ldrh	r2, [r7, #6]
 80034b0:	89fb      	ldrh	r3, [r7, #14]
 80034b2:	1ad3      	subs	r3, r2, r3
 80034b4:	b29b      	uxth	r3, r3
 80034b6:	b21c      	sxth	r4, r3
 80034b8:	88ba      	ldrh	r2, [r7, #4]
 80034ba:	8a3b      	ldrh	r3, [r7, #16]
 80034bc:	4413      	add	r3, r2
 80034be:	b29a      	uxth	r2, r3
 80034c0:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80034c2:	4413      	add	r3, r2
 80034c4:	b29b      	uxth	r3, r3
 80034c6:	3301      	adds	r3, #1
 80034c8:	b29b      	uxth	r3, r3
 80034ca:	b21a      	sxth	r2, r3
 80034cc:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80034ce:	9300      	str	r3, [sp, #0]
 80034d0:	4613      	mov	r3, r2
 80034d2:	4622      	mov	r2, r4
 80034d4:	f000 f80c 	bl	80034f0 <Displ_Line>
  while (x<y) {
 80034d8:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 80034dc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80034e0:	429a      	cmp	r2, r3
 80034e2:	f6ff af51 	blt.w	8003388 <fillCircleHelper+0x44>
    }
  }
}
 80034e6:	bf00      	nop
 80034e8:	bf00      	nop
 80034ea:	371c      	adds	r7, #28
 80034ec:	46bd      	mov	sp, r7
 80034ee:	bd90      	pop	{r4, r7, pc}

080034f0 <Displ_Line>:

/************************************************************************
 * @brief	draws a line from "x0","y0" to "x1","y1" of the given "color"
 ************************************************************************/
void Displ_Line(int16_t x0, int16_t y0, int16_t x1, int16_t y1, uint16_t color)
{
 80034f0:	b590      	push	{r4, r7, lr}
 80034f2:	b08b      	sub	sp, #44	; 0x2c
 80034f4:	af02      	add	r7, sp, #8
 80034f6:	4604      	mov	r4, r0
 80034f8:	4608      	mov	r0, r1
 80034fa:	4611      	mov	r1, r2
 80034fc:	461a      	mov	r2, r3
 80034fe:	4623      	mov	r3, r4
 8003500:	80fb      	strh	r3, [r7, #6]
 8003502:	4603      	mov	r3, r0
 8003504:	80bb      	strh	r3, [r7, #4]
 8003506:	460b      	mov	r3, r1
 8003508:	807b      	strh	r3, [r7, #2]
 800350a:	4613      	mov	r3, r2
 800350c:	803b      	strh	r3, [r7, #0]
	int16_t l,x,steep,ystep,err,dx, dy;

    if (x0==x1){  // fast solve vertical lines
 800350e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003512:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003516:	429a      	cmp	r2, r3
 8003518:	d123      	bne.n	8003562 <Displ_Line+0x72>
    	if (y1>y0){
 800351a:	f9b7 2000 	ldrsh.w	r2, [r7]
 800351e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8003522:	429a      	cmp	r2, r3
 8003524:	dd0e      	ble.n	8003544 <Displ_Line+0x54>
    		Displ_FillArea(x0, y0, 1, y1-y0+1, color);
 8003526:	88f8      	ldrh	r0, [r7, #6]
 8003528:	88b9      	ldrh	r1, [r7, #4]
 800352a:	883a      	ldrh	r2, [r7, #0]
 800352c:	88bb      	ldrh	r3, [r7, #4]
 800352e:	1ad3      	subs	r3, r2, r3
 8003530:	b29b      	uxth	r3, r3
 8003532:	3301      	adds	r3, #1
 8003534:	b29a      	uxth	r2, r3
 8003536:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8003538:	9300      	str	r3, [sp, #0]
 800353a:	4613      	mov	r3, r2
 800353c:	2201      	movs	r2, #1
 800353e:	f7ff fd2d 	bl	8002f9c <Displ_FillArea>
    	}
    	else {
    		Displ_FillArea(x0, y1, 1, y0-y1+1, color);
    	}
    	return;
 8003542:	e103      	b.n	800374c <Displ_Line+0x25c>
    		Displ_FillArea(x0, y1, 1, y0-y1+1, color);
 8003544:	88f8      	ldrh	r0, [r7, #6]
 8003546:	8839      	ldrh	r1, [r7, #0]
 8003548:	88ba      	ldrh	r2, [r7, #4]
 800354a:	883b      	ldrh	r3, [r7, #0]
 800354c:	1ad3      	subs	r3, r2, r3
 800354e:	b29b      	uxth	r3, r3
 8003550:	3301      	adds	r3, #1
 8003552:	b29a      	uxth	r2, r3
 8003554:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8003556:	9300      	str	r3, [sp, #0]
 8003558:	4613      	mov	r3, r2
 800355a:	2201      	movs	r2, #1
 800355c:	f7ff fd1e 	bl	8002f9c <Displ_FillArea>
    	return;
 8003560:	e0f4      	b.n	800374c <Displ_Line+0x25c>
    }
    if (y0==y1){ // fast solve horizontal lines
 8003562:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8003566:	f9b7 3000 	ldrsh.w	r3, [r7]
 800356a:	429a      	cmp	r2, r3
 800356c:	d121      	bne.n	80035b2 <Displ_Line+0xc2>
    	if (x1>x0)
 800356e:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8003572:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003576:	429a      	cmp	r2, r3
 8003578:	dd0d      	ble.n	8003596 <Displ_Line+0xa6>
    		Displ_FillArea(x0, y0, x1-x0+1, 1, color);
 800357a:	88f8      	ldrh	r0, [r7, #6]
 800357c:	88b9      	ldrh	r1, [r7, #4]
 800357e:	887a      	ldrh	r2, [r7, #2]
 8003580:	88fb      	ldrh	r3, [r7, #6]
 8003582:	1ad3      	subs	r3, r2, r3
 8003584:	b29b      	uxth	r3, r3
 8003586:	3301      	adds	r3, #1
 8003588:	b29a      	uxth	r2, r3
 800358a:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800358c:	9300      	str	r3, [sp, #0]
 800358e:	2301      	movs	r3, #1
 8003590:	f7ff fd04 	bl	8002f9c <Displ_FillArea>
    	else
    		Displ_FillArea(x1, y1, x0-x1+1, 1, color);
    	return;
 8003594:	e0da      	b.n	800374c <Displ_Line+0x25c>
    		Displ_FillArea(x1, y1, x0-x1+1, 1, color);
 8003596:	8878      	ldrh	r0, [r7, #2]
 8003598:	8839      	ldrh	r1, [r7, #0]
 800359a:	88fa      	ldrh	r2, [r7, #6]
 800359c:	887b      	ldrh	r3, [r7, #2]
 800359e:	1ad3      	subs	r3, r2, r3
 80035a0:	b29b      	uxth	r3, r3
 80035a2:	3301      	adds	r3, #1
 80035a4:	b29a      	uxth	r2, r3
 80035a6:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 80035a8:	9300      	str	r3, [sp, #0]
 80035aa:	2301      	movs	r3, #1
 80035ac:	f7ff fcf6 	bl	8002f9c <Displ_FillArea>
    	return;
 80035b0:	e0cc      	b.n	800374c <Displ_Line+0x25c>
    }

    steep = (y1>y0 ? y1-y0 : y0-y1) > (x1>x0 ? x1-x0 : x0-x1);
 80035b2:	f9b7 2000 	ldrsh.w	r2, [r7]
 80035b6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80035ba:	429a      	cmp	r2, r3
 80035bc:	dd05      	ble.n	80035ca <Displ_Line+0xda>
 80035be:	f9b7 2000 	ldrsh.w	r2, [r7]
 80035c2:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80035c6:	1ad2      	subs	r2, r2, r3
 80035c8:	e004      	b.n	80035d4 <Displ_Line+0xe4>
 80035ca:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80035ce:	f9b7 3000 	ldrsh.w	r3, [r7]
 80035d2:	1ad2      	subs	r2, r2, r3
 80035d4:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 80035d8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80035dc:	4299      	cmp	r1, r3
 80035de:	dd05      	ble.n	80035ec <Displ_Line+0xfc>
 80035e0:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 80035e4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80035e8:	1acb      	subs	r3, r1, r3
 80035ea:	e004      	b.n	80035f6 <Displ_Line+0x106>
 80035ec:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 80035f0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80035f4:	1acb      	subs	r3, r1, r3
 80035f6:	429a      	cmp	r2, r3
 80035f8:	bfcc      	ite	gt
 80035fa:	2301      	movgt	r3, #1
 80035fc:	2300      	movle	r3, #0
 80035fe:	b2db      	uxtb	r3, r3
 8003600:	82bb      	strh	r3, [r7, #20]

    if (steep) {
 8003602:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8003606:	2b00      	cmp	r3, #0
 8003608:	d00b      	beq.n	8003622 <Displ_Line+0x132>
        _swap_int16_t(x0, y0);
 800360a:	88fb      	ldrh	r3, [r7, #6]
 800360c:	827b      	strh	r3, [r7, #18]
 800360e:	88bb      	ldrh	r3, [r7, #4]
 8003610:	80fb      	strh	r3, [r7, #6]
 8003612:	8a7b      	ldrh	r3, [r7, #18]
 8003614:	80bb      	strh	r3, [r7, #4]
        _swap_int16_t(x1, y1);
 8003616:	887b      	ldrh	r3, [r7, #2]
 8003618:	823b      	strh	r3, [r7, #16]
 800361a:	883b      	ldrh	r3, [r7, #0]
 800361c:	807b      	strh	r3, [r7, #2]
 800361e:	8a3b      	ldrh	r3, [r7, #16]
 8003620:	803b      	strh	r3, [r7, #0]
    }

    if (x0 > x1) {
 8003622:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003626:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800362a:	429a      	cmp	r2, r3
 800362c:	dd0b      	ble.n	8003646 <Displ_Line+0x156>
        _swap_int16_t(x0, x1);
 800362e:	88fb      	ldrh	r3, [r7, #6]
 8003630:	81fb      	strh	r3, [r7, #14]
 8003632:	887b      	ldrh	r3, [r7, #2]
 8003634:	80fb      	strh	r3, [r7, #6]
 8003636:	89fb      	ldrh	r3, [r7, #14]
 8003638:	807b      	strh	r3, [r7, #2]
        _swap_int16_t(y0, y1);
 800363a:	88bb      	ldrh	r3, [r7, #4]
 800363c:	81bb      	strh	r3, [r7, #12]
 800363e:	883b      	ldrh	r3, [r7, #0]
 8003640:	80bb      	strh	r3, [r7, #4]
 8003642:	89bb      	ldrh	r3, [r7, #12]
 8003644:	803b      	strh	r3, [r7, #0]
    }

    dx = x1 - x0;
 8003646:	887a      	ldrh	r2, [r7, #2]
 8003648:	88fb      	ldrh	r3, [r7, #6]
 800364a:	1ad3      	subs	r3, r2, r3
 800364c:	b29b      	uxth	r3, r3
 800364e:	817b      	strh	r3, [r7, #10]
    err = dx >> 1;
 8003650:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003654:	105b      	asrs	r3, r3, #1
 8003656:	833b      	strh	r3, [r7, #24]
    if (y0 < y1) {
 8003658:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800365c:	f9b7 3000 	ldrsh.w	r3, [r7]
 8003660:	429a      	cmp	r2, r3
 8003662:	da07      	bge.n	8003674 <Displ_Line+0x184>
        dy = y1-y0;
 8003664:	883a      	ldrh	r2, [r7, #0]
 8003666:	88bb      	ldrh	r3, [r7, #4]
 8003668:	1ad3      	subs	r3, r2, r3
 800366a:	b29b      	uxth	r3, r3
 800366c:	82fb      	strh	r3, [r7, #22]
        ystep =  1 ;
 800366e:	2301      	movs	r3, #1
 8003670:	837b      	strh	r3, [r7, #26]
 8003672:	e007      	b.n	8003684 <Displ_Line+0x194>
    } else {
        dy = y0-y1;
 8003674:	88ba      	ldrh	r2, [r7, #4]
 8003676:	883b      	ldrh	r3, [r7, #0]
 8003678:	1ad3      	subs	r3, r2, r3
 800367a:	b29b      	uxth	r3, r3
 800367c:	82fb      	strh	r3, [r7, #22]
        ystep =  -1 ;
 800367e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003682:	837b      	strh	r3, [r7, #26]
    }

    l=00;
 8003684:	2300      	movs	r3, #0
 8003686:	83fb      	strh	r3, [r7, #30]
    for (x=x0; x<=x1; x++) {
 8003688:	88fb      	ldrh	r3, [r7, #6]
 800368a:	83bb      	strh	r3, [r7, #28]
 800368c:	e03a      	b.n	8003704 <Displ_Line+0x214>
    	l++;
 800368e:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8003692:	b29b      	uxth	r3, r3
 8003694:	3301      	adds	r3, #1
 8003696:	b29b      	uxth	r3, r3
 8003698:	83fb      	strh	r3, [r7, #30]
        err -= dy;
 800369a:	8b3a      	ldrh	r2, [r7, #24]
 800369c:	8afb      	ldrh	r3, [r7, #22]
 800369e:	1ad3      	subs	r3, r2, r3
 80036a0:	b29b      	uxth	r3, r3
 80036a2:	833b      	strh	r3, [r7, #24]
        if (err < 0) {
 80036a4:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	da25      	bge.n	80036f8 <Displ_Line+0x208>
        	if (steep) {
 80036ac:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d009      	beq.n	80036c8 <Displ_Line+0x1d8>
        		Displ_FillArea(y0, x0, 1, l, color);
 80036b4:	88b8      	ldrh	r0, [r7, #4]
 80036b6:	88f9      	ldrh	r1, [r7, #6]
 80036b8:	8bfa      	ldrh	r2, [r7, #30]
 80036ba:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 80036bc:	9300      	str	r3, [sp, #0]
 80036be:	4613      	mov	r3, r2
 80036c0:	2201      	movs	r2, #1
 80036c2:	f7ff fc6b 	bl	8002f9c <Displ_FillArea>
 80036c6:	e007      	b.n	80036d8 <Displ_Line+0x1e8>
            } else {
            	Displ_FillArea(x0, y0, l, 1, color);
 80036c8:	88f8      	ldrh	r0, [r7, #6]
 80036ca:	88b9      	ldrh	r1, [r7, #4]
 80036cc:	8bfa      	ldrh	r2, [r7, #30]
 80036ce:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 80036d0:	9300      	str	r3, [sp, #0]
 80036d2:	2301      	movs	r3, #1
 80036d4:	f7ff fc62 	bl	8002f9c <Displ_FillArea>
            }
            y0 += ystep;
 80036d8:	88ba      	ldrh	r2, [r7, #4]
 80036da:	8b7b      	ldrh	r3, [r7, #26]
 80036dc:	4413      	add	r3, r2
 80036de:	b29b      	uxth	r3, r3
 80036e0:	80bb      	strh	r3, [r7, #4]
            l=0;
 80036e2:	2300      	movs	r3, #0
 80036e4:	83fb      	strh	r3, [r7, #30]
            x0=x+1;
 80036e6:	8bbb      	ldrh	r3, [r7, #28]
 80036e8:	3301      	adds	r3, #1
 80036ea:	b29b      	uxth	r3, r3
 80036ec:	80fb      	strh	r3, [r7, #6]
            err += dx;
 80036ee:	8b3a      	ldrh	r2, [r7, #24]
 80036f0:	897b      	ldrh	r3, [r7, #10]
 80036f2:	4413      	add	r3, r2
 80036f4:	b29b      	uxth	r3, r3
 80036f6:	833b      	strh	r3, [r7, #24]
    for (x=x0; x<=x1; x++) {
 80036f8:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80036fc:	b29b      	uxth	r3, r3
 80036fe:	3301      	adds	r3, #1
 8003700:	b29b      	uxth	r3, r3
 8003702:	83bb      	strh	r3, [r7, #28]
 8003704:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 8003708:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800370c:	429a      	cmp	r2, r3
 800370e:	ddbe      	ble.n	800368e <Displ_Line+0x19e>
        }
    }
    if (l!=0){
 8003710:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8003714:	2b00      	cmp	r3, #0
 8003716:	d019      	beq.n	800374c <Displ_Line+0x25c>
    	if (steep) {
 8003718:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800371c:	2b00      	cmp	r3, #0
 800371e:	d00b      	beq.n	8003738 <Displ_Line+0x248>
    		Displ_FillArea(y0, x0, 1, l-1, color);
 8003720:	88b8      	ldrh	r0, [r7, #4]
 8003722:	88f9      	ldrh	r1, [r7, #6]
 8003724:	8bfb      	ldrh	r3, [r7, #30]
 8003726:	3b01      	subs	r3, #1
 8003728:	b29a      	uxth	r2, r3
 800372a:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800372c:	9300      	str	r3, [sp, #0]
 800372e:	4613      	mov	r3, r2
 8003730:	2201      	movs	r2, #1
 8003732:	f7ff fc33 	bl	8002f9c <Displ_FillArea>
 8003736:	e009      	b.n	800374c <Displ_Line+0x25c>
    	} else {
    		Displ_FillArea(x0, y0, l-1,1, color);
 8003738:	88f8      	ldrh	r0, [r7, #6]
 800373a:	88b9      	ldrh	r1, [r7, #4]
 800373c:	8bfb      	ldrh	r3, [r7, #30]
 800373e:	3b01      	subs	r3, #1
 8003740:	b29a      	uxth	r2, r3
 8003742:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8003744:	9300      	str	r3, [sp, #0]
 8003746:	2301      	movs	r3, #1
 8003748:	f7ff fc28 	bl	8002f9c <Displ_FillArea>
    	}
    }
}
 800374c:	3724      	adds	r7, #36	; 0x24
 800374e:	46bd      	mov	sp, r7
 8003750:	bd90      	pop	{r4, r7, pc}

08003752 <Displ_Border>:
 * @params	x, y	top left corner
 * 			w, h	width and height
 * 			t		border thickness
 * 			color	border color, inner part unchanged
 ***********************/
void Displ_Border(int16_t x, int16_t y, int16_t w, int16_t h, int16_t t,  uint16_t color){
 8003752:	b590      	push	{r4, r7, lr}
 8003754:	b085      	sub	sp, #20
 8003756:	af02      	add	r7, sp, #8
 8003758:	4604      	mov	r4, r0
 800375a:	4608      	mov	r0, r1
 800375c:	4611      	mov	r1, r2
 800375e:	461a      	mov	r2, r3
 8003760:	4623      	mov	r3, r4
 8003762:	80fb      	strh	r3, [r7, #6]
 8003764:	4603      	mov	r3, r0
 8003766:	80bb      	strh	r3, [r7, #4]
 8003768:	460b      	mov	r3, r1
 800376a:	807b      	strh	r3, [r7, #2]
 800376c:	4613      	mov	r3, r2
 800376e:	803b      	strh	r3, [r7, #0]
	Displ_FillArea(x, y, w, t, color);
 8003770:	88f8      	ldrh	r0, [r7, #6]
 8003772:	88b9      	ldrh	r1, [r7, #4]
 8003774:	887a      	ldrh	r2, [r7, #2]
 8003776:	8b3c      	ldrh	r4, [r7, #24]
 8003778:	8bbb      	ldrh	r3, [r7, #28]
 800377a:	9300      	str	r3, [sp, #0]
 800377c:	4623      	mov	r3, r4
 800377e:	f7ff fc0d 	bl	8002f9c <Displ_FillArea>
	Displ_FillArea(x, y+h-t, w, t, color);
 8003782:	88f8      	ldrh	r0, [r7, #6]
 8003784:	88ba      	ldrh	r2, [r7, #4]
 8003786:	883b      	ldrh	r3, [r7, #0]
 8003788:	4413      	add	r3, r2
 800378a:	b29a      	uxth	r2, r3
 800378c:	8b3b      	ldrh	r3, [r7, #24]
 800378e:	1ad3      	subs	r3, r2, r3
 8003790:	b299      	uxth	r1, r3
 8003792:	887a      	ldrh	r2, [r7, #2]
 8003794:	8b3c      	ldrh	r4, [r7, #24]
 8003796:	8bbb      	ldrh	r3, [r7, #28]
 8003798:	9300      	str	r3, [sp, #0]
 800379a:	4623      	mov	r3, r4
 800379c:	f7ff fbfe 	bl	8002f9c <Displ_FillArea>
	Displ_FillArea(x, y, t, h, color);
 80037a0:	88f8      	ldrh	r0, [r7, #6]
 80037a2:	88b9      	ldrh	r1, [r7, #4]
 80037a4:	8b3a      	ldrh	r2, [r7, #24]
 80037a6:	883c      	ldrh	r4, [r7, #0]
 80037a8:	8bbb      	ldrh	r3, [r7, #28]
 80037aa:	9300      	str	r3, [sp, #0]
 80037ac:	4623      	mov	r3, r4
 80037ae:	f7ff fbf5 	bl	8002f9c <Displ_FillArea>
	Displ_FillArea(x+w-t, y, t, h, color);
 80037b2:	88fa      	ldrh	r2, [r7, #6]
 80037b4:	887b      	ldrh	r3, [r7, #2]
 80037b6:	4413      	add	r3, r2
 80037b8:	b29a      	uxth	r2, r3
 80037ba:	8b3b      	ldrh	r3, [r7, #24]
 80037bc:	1ad3      	subs	r3, r2, r3
 80037be:	b298      	uxth	r0, r3
 80037c0:	88b9      	ldrh	r1, [r7, #4]
 80037c2:	8b3a      	ldrh	r2, [r7, #24]
 80037c4:	883c      	ldrh	r4, [r7, #0]
 80037c6:	8bbb      	ldrh	r3, [r7, #28]
 80037c8:	9300      	str	r3, [sp, #0]
 80037ca:	4623      	mov	r3, r4
 80037cc:	f7ff fbe6 	bl	8002f9c <Displ_FillArea>
}
 80037d0:	bf00      	nop
 80037d2:	370c      	adds	r7, #12
 80037d4:	46bd      	mov	sp, r7
 80037d6:	bd90      	pop	{r4, r7, pc}

080037d8 <Displ_WChar>:
 * @brief	display one character on the display
 * @param 	x,y: top left corner of the character to be printed
 * 			ch, font, color, bgcolor: as per parameter name
 * 			size: (1 or 2) single or double wided printing
 **********************/
void Displ_WChar(uint16_t x, uint16_t y, char ch, sFONT font, uint8_t size, uint16_t color, uint16_t bgcolor) {
 80037d8:	b082      	sub	sp, #8
 80037da:	b590      	push	{r4, r7, lr}
 80037dc:	b08d      	sub	sp, #52	; 0x34
 80037de:	af00      	add	r7, sp, #0
 80037e0:	647b      	str	r3, [r7, #68]	; 0x44
 80037e2:	4603      	mov	r3, r0
 80037e4:	80fb      	strh	r3, [r7, #6]
 80037e6:	460b      	mov	r3, r1
 80037e8:	80bb      	strh	r3, [r7, #4]
 80037ea:	4613      	mov	r3, r2
 80037ec:	70fb      	strb	r3, [r7, #3]
    uint32_t i, b, bytes, j, bufSize, mask;

    const uint8_t *pos;
	uint8_t wsize=font.Width; //printing char width
 80037ee:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80037f2:	76fb      	strb	r3, [r7, #27]

	if (size==2)
 80037f4:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 80037f8:	2b02      	cmp	r3, #2
 80037fa:	d102      	bne.n	8003802 <Displ_WChar+0x2a>
		wsize<<= 1;
 80037fc:	7efb      	ldrb	r3, [r7, #27]
 80037fe:	005b      	lsls	r3, r3, #1
 8003800:	76fb      	strb	r3, [r7, #27]
	bufSize=0;
 8003802:	2300      	movs	r3, #0
 8003804:	623b      	str	r3, [r7, #32]
	bytes=font.Height * font.Size ;
 8003806:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 800380a:	f897 204c 	ldrb.w	r2, [r7, #76]	; 0x4c
 800380e:	fb02 f303 	mul.w	r3, r2, r3
 8003812:	617b      	str	r3, [r7, #20]
	pos=font.table+(ch - 32) * bytes ;//that's char position in table
 8003814:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003816:	78fb      	ldrb	r3, [r7, #3]
 8003818:	3b20      	subs	r3, #32
 800381a:	4619      	mov	r1, r3
 800381c:	697b      	ldr	r3, [r7, #20]
 800381e:	fb01 f303 	mul.w	r3, r1, r3
 8003822:	4413      	add	r3, r2
 8003824:	613b      	str	r3, [r7, #16]
	switch (font.Size) {
 8003826:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 800382a:	2b02      	cmp	r3, #2
 800382c:	d005      	beq.n	800383a <Displ_WChar+0x62>
 800382e:	2b03      	cmp	r3, #3
 8003830:	d107      	bne.n	8003842 <Displ_WChar+0x6a>
		case 3:
			mask=0x800000;
 8003832:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8003836:	61fb      	str	r3, [r7, #28]
			break;
 8003838:	e005      	b.n	8003846 <Displ_WChar+0x6e>
		case 2:
			mask=0x8000;
 800383a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800383e:	61fb      	str	r3, [r7, #28]
			break;
 8003840:	e001      	b.n	8003846 <Displ_WChar+0x6e>
		default:
			mask=0x80;
 8003842:	2380      	movs	r3, #128	; 0x80
 8003844:	61fb      	str	r3, [r7, #28]
#endif

#ifdef Z_RGB666
//  setting up char image in RGB666 format

	uint8_t Rcol=(color & 0xF800)>>8;
 8003846:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800384a:	121b      	asrs	r3, r3, #8
 800384c:	b2db      	uxtb	r3, r3
 800384e:	f023 0307 	bic.w	r3, r3, #7
 8003852:	73fb      	strb	r3, [r7, #15]
	uint8_t Gcol=(color & 0x07E0)>>3;
 8003854:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8003858:	10db      	asrs	r3, r3, #3
 800385a:	b2db      	uxtb	r3, r3
 800385c:	f023 0303 	bic.w	r3, r3, #3
 8003860:	73bb      	strb	r3, [r7, #14]
	uint8_t Bcol=(color & 0x001F)<<3;
 8003862:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 8003866:	00db      	lsls	r3, r3, #3
 8003868:	737b      	strb	r3, [r7, #13]
	uint8_t Rbak=(bgcolor & 0xF800)>>8;
 800386a:	f8b7 3058 	ldrh.w	r3, [r7, #88]	; 0x58
 800386e:	121b      	asrs	r3, r3, #8
 8003870:	b2db      	uxtb	r3, r3
 8003872:	f023 0307 	bic.w	r3, r3, #7
 8003876:	733b      	strb	r3, [r7, #12]
	uint8_t Gbak=(bgcolor & 0x07E0)>>3;
 8003878:	f8b7 3058 	ldrh.w	r3, [r7, #88]	; 0x58
 800387c:	10db      	asrs	r3, r3, #3
 800387e:	b2db      	uxtb	r3, r3
 8003880:	f023 0303 	bic.w	r3, r3, #3
 8003884:	72fb      	strb	r3, [r7, #11]
	uint8_t Bbak=(bgcolor & 0x001F)<<3;
 8003886:	f8b7 3058 	ldrh.w	r3, [r7, #88]	; 0x58
 800388a:	00db      	lsls	r3, r3, #3
 800388c:	72bb      	strb	r3, [r7, #10]

	for(i = 0; i < (bytes); i+=font.Size){
 800388e:	2300      	movs	r3, #0
 8003890:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003892:	e0af      	b.n	80039f4 <Displ_WChar+0x21c>
		b=0;
 8003894:	2300      	movs	r3, #0
 8003896:	62bb      	str	r3, [r7, #40]	; 0x28
		switch (font.Size) {
 8003898:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 800389c:	2b02      	cmp	r3, #2
 800389e:	d015      	beq.n	80038cc <Displ_WChar+0xf4>
 80038a0:	2b03      	cmp	r3, #3
 80038a2:	d120      	bne.n	80038e6 <Displ_WChar+0x10e>
			case 3:
				b=pos[i]<<16 | pos[i+1]<<8 | pos[i+2];
 80038a4:	693a      	ldr	r2, [r7, #16]
 80038a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038a8:	4413      	add	r3, r2
 80038aa:	781b      	ldrb	r3, [r3, #0]
 80038ac:	041a      	lsls	r2, r3, #16
 80038ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038b0:	3301      	adds	r3, #1
 80038b2:	6939      	ldr	r1, [r7, #16]
 80038b4:	440b      	add	r3, r1
 80038b6:	781b      	ldrb	r3, [r3, #0]
 80038b8:	021b      	lsls	r3, r3, #8
 80038ba:	4313      	orrs	r3, r2
 80038bc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80038be:	3202      	adds	r2, #2
 80038c0:	6939      	ldr	r1, [r7, #16]
 80038c2:	440a      	add	r2, r1
 80038c4:	7812      	ldrb	r2, [r2, #0]
 80038c6:	4313      	orrs	r3, r2
 80038c8:	62bb      	str	r3, [r7, #40]	; 0x28
				break;
 80038ca:	e011      	b.n	80038f0 <Displ_WChar+0x118>
			case 2:
				b=pos[i]<<8 | pos[i+1];
 80038cc:	693a      	ldr	r2, [r7, #16]
 80038ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038d0:	4413      	add	r3, r2
 80038d2:	781b      	ldrb	r3, [r3, #0]
 80038d4:	021b      	lsls	r3, r3, #8
 80038d6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80038d8:	3201      	adds	r2, #1
 80038da:	6939      	ldr	r1, [r7, #16]
 80038dc:	440a      	add	r2, r1
 80038de:	7812      	ldrb	r2, [r2, #0]
 80038e0:	4313      	orrs	r3, r2
 80038e2:	62bb      	str	r3, [r7, #40]	; 0x28
				break;
 80038e4:	e004      	b.n	80038f0 <Displ_WChar+0x118>
			default:
				b=pos[i];
 80038e6:	693a      	ldr	r2, [r7, #16]
 80038e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038ea:	4413      	add	r3, r2
 80038ec:	781b      	ldrb	r3, [r3, #0]
 80038ee:	62bb      	str	r3, [r7, #40]	; 0x28
		}

		for(j = 0; j < font.Width; j++) {
 80038f0:	2300      	movs	r3, #0
 80038f2:	627b      	str	r3, [r7, #36]	; 0x24
 80038f4:	e072      	b.n	80039dc <Displ_WChar+0x204>
			if((b << j) & mask)  {
 80038f6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80038f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038fa:	409a      	lsls	r2, r3
 80038fc:	69fb      	ldr	r3, [r7, #28]
 80038fe:	4013      	ands	r3, r2
 8003900:	2b00      	cmp	r3, #0
 8003902:	d034      	beq.n	800396e <Displ_WChar+0x196>
				dispBuffer[bufSize++] = Rcol;
 8003904:	4b53      	ldr	r3, [pc, #332]	; (8003a54 <Displ_WChar+0x27c>)
 8003906:	681a      	ldr	r2, [r3, #0]
 8003908:	6a3b      	ldr	r3, [r7, #32]
 800390a:	1c59      	adds	r1, r3, #1
 800390c:	6239      	str	r1, [r7, #32]
 800390e:	4413      	add	r3, r2
 8003910:	7bfa      	ldrb	r2, [r7, #15]
 8003912:	701a      	strb	r2, [r3, #0]
				dispBuffer[bufSize++] = Gcol;
 8003914:	4b4f      	ldr	r3, [pc, #316]	; (8003a54 <Displ_WChar+0x27c>)
 8003916:	681a      	ldr	r2, [r3, #0]
 8003918:	6a3b      	ldr	r3, [r7, #32]
 800391a:	1c59      	adds	r1, r3, #1
 800391c:	6239      	str	r1, [r7, #32]
 800391e:	4413      	add	r3, r2
 8003920:	7bba      	ldrb	r2, [r7, #14]
 8003922:	701a      	strb	r2, [r3, #0]
				dispBuffer[bufSize++] = Bcol;
 8003924:	4b4b      	ldr	r3, [pc, #300]	; (8003a54 <Displ_WChar+0x27c>)
 8003926:	681a      	ldr	r2, [r3, #0]
 8003928:	6a3b      	ldr	r3, [r7, #32]
 800392a:	1c59      	adds	r1, r3, #1
 800392c:	6239      	str	r1, [r7, #32]
 800392e:	4413      	add	r3, r2
 8003930:	7b7a      	ldrb	r2, [r7, #13]
 8003932:	701a      	strb	r2, [r3, #0]

				if (size==2){
 8003934:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8003938:	2b02      	cmp	r3, #2
 800393a:	d14c      	bne.n	80039d6 <Displ_WChar+0x1fe>
					dispBuffer[bufSize++] = Rcol;
 800393c:	4b45      	ldr	r3, [pc, #276]	; (8003a54 <Displ_WChar+0x27c>)
 800393e:	681a      	ldr	r2, [r3, #0]
 8003940:	6a3b      	ldr	r3, [r7, #32]
 8003942:	1c59      	adds	r1, r3, #1
 8003944:	6239      	str	r1, [r7, #32]
 8003946:	4413      	add	r3, r2
 8003948:	7bfa      	ldrb	r2, [r7, #15]
 800394a:	701a      	strb	r2, [r3, #0]
					dispBuffer[bufSize++] = Gcol;
 800394c:	4b41      	ldr	r3, [pc, #260]	; (8003a54 <Displ_WChar+0x27c>)
 800394e:	681a      	ldr	r2, [r3, #0]
 8003950:	6a3b      	ldr	r3, [r7, #32]
 8003952:	1c59      	adds	r1, r3, #1
 8003954:	6239      	str	r1, [r7, #32]
 8003956:	4413      	add	r3, r2
 8003958:	7bba      	ldrb	r2, [r7, #14]
 800395a:	701a      	strb	r2, [r3, #0]
					dispBuffer[bufSize++] = Bcol;
 800395c:	4b3d      	ldr	r3, [pc, #244]	; (8003a54 <Displ_WChar+0x27c>)
 800395e:	681a      	ldr	r2, [r3, #0]
 8003960:	6a3b      	ldr	r3, [r7, #32]
 8003962:	1c59      	adds	r1, r3, #1
 8003964:	6239      	str	r1, [r7, #32]
 8003966:	4413      	add	r3, r2
 8003968:	7b7a      	ldrb	r2, [r7, #13]
 800396a:	701a      	strb	r2, [r3, #0]
 800396c:	e033      	b.n	80039d6 <Displ_WChar+0x1fe>
				}
			} else {
				dispBuffer[bufSize++] = Rbak;
 800396e:	4b39      	ldr	r3, [pc, #228]	; (8003a54 <Displ_WChar+0x27c>)
 8003970:	681a      	ldr	r2, [r3, #0]
 8003972:	6a3b      	ldr	r3, [r7, #32]
 8003974:	1c59      	adds	r1, r3, #1
 8003976:	6239      	str	r1, [r7, #32]
 8003978:	4413      	add	r3, r2
 800397a:	7b3a      	ldrb	r2, [r7, #12]
 800397c:	701a      	strb	r2, [r3, #0]
				dispBuffer[bufSize++] = Gbak;
 800397e:	4b35      	ldr	r3, [pc, #212]	; (8003a54 <Displ_WChar+0x27c>)
 8003980:	681a      	ldr	r2, [r3, #0]
 8003982:	6a3b      	ldr	r3, [r7, #32]
 8003984:	1c59      	adds	r1, r3, #1
 8003986:	6239      	str	r1, [r7, #32]
 8003988:	4413      	add	r3, r2
 800398a:	7afa      	ldrb	r2, [r7, #11]
 800398c:	701a      	strb	r2, [r3, #0]
				dispBuffer[bufSize++] = Bbak;
 800398e:	4b31      	ldr	r3, [pc, #196]	; (8003a54 <Displ_WChar+0x27c>)
 8003990:	681a      	ldr	r2, [r3, #0]
 8003992:	6a3b      	ldr	r3, [r7, #32]
 8003994:	1c59      	adds	r1, r3, #1
 8003996:	6239      	str	r1, [r7, #32]
 8003998:	4413      	add	r3, r2
 800399a:	7aba      	ldrb	r2, [r7, #10]
 800399c:	701a      	strb	r2, [r3, #0]
				if (size==2) {
 800399e:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 80039a2:	2b02      	cmp	r3, #2
 80039a4:	d117      	bne.n	80039d6 <Displ_WChar+0x1fe>
					dispBuffer[bufSize++] = Rbak;
 80039a6:	4b2b      	ldr	r3, [pc, #172]	; (8003a54 <Displ_WChar+0x27c>)
 80039a8:	681a      	ldr	r2, [r3, #0]
 80039aa:	6a3b      	ldr	r3, [r7, #32]
 80039ac:	1c59      	adds	r1, r3, #1
 80039ae:	6239      	str	r1, [r7, #32]
 80039b0:	4413      	add	r3, r2
 80039b2:	7b3a      	ldrb	r2, [r7, #12]
 80039b4:	701a      	strb	r2, [r3, #0]
					dispBuffer[bufSize++] = Gbak;
 80039b6:	4b27      	ldr	r3, [pc, #156]	; (8003a54 <Displ_WChar+0x27c>)
 80039b8:	681a      	ldr	r2, [r3, #0]
 80039ba:	6a3b      	ldr	r3, [r7, #32]
 80039bc:	1c59      	adds	r1, r3, #1
 80039be:	6239      	str	r1, [r7, #32]
 80039c0:	4413      	add	r3, r2
 80039c2:	7afa      	ldrb	r2, [r7, #11]
 80039c4:	701a      	strb	r2, [r3, #0]
					dispBuffer[bufSize++] = Bbak;
 80039c6:	4b23      	ldr	r3, [pc, #140]	; (8003a54 <Displ_WChar+0x27c>)
 80039c8:	681a      	ldr	r2, [r3, #0]
 80039ca:	6a3b      	ldr	r3, [r7, #32]
 80039cc:	1c59      	adds	r1, r3, #1
 80039ce:	6239      	str	r1, [r7, #32]
 80039d0:	4413      	add	r3, r2
 80039d2:	7aba      	ldrb	r2, [r7, #10]
 80039d4:	701a      	strb	r2, [r3, #0]
		for(j = 0; j < font.Width; j++) {
 80039d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039d8:	3301      	adds	r3, #1
 80039da:	627b      	str	r3, [r7, #36]	; 0x24
 80039dc:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80039e0:	461a      	mov	r2, r3
 80039e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039e4:	4293      	cmp	r3, r2
 80039e6:	d386      	bcc.n	80038f6 <Displ_WChar+0x11e>
	for(i = 0; i < (bytes); i+=font.Size){
 80039e8:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 80039ec:	461a      	mov	r2, r3
 80039ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039f0:	4413      	add	r3, r2
 80039f2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80039f4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80039f6:	697b      	ldr	r3, [r7, #20]
 80039f8:	429a      	cmp	r2, r3
 80039fa:	f4ff af4b 	bcc.w	8003894 <Displ_WChar+0xbc>
			}
		}
	}
#endif

	Displ_SetAddressWindow(x, y, x+wsize-1, y+font.Height-1);
 80039fe:	7efb      	ldrb	r3, [r7, #27]
 8003a00:	b29a      	uxth	r2, r3
 8003a02:	88fb      	ldrh	r3, [r7, #6]
 8003a04:	4413      	add	r3, r2
 8003a06:	b29b      	uxth	r3, r3
 8003a08:	3b01      	subs	r3, #1
 8003a0a:	b29c      	uxth	r4, r3
 8003a0c:	f8b7 204a 	ldrh.w	r2, [r7, #74]	; 0x4a
 8003a10:	88bb      	ldrh	r3, [r7, #4]
 8003a12:	4413      	add	r3, r2
 8003a14:	b29b      	uxth	r3, r3
 8003a16:	3b01      	subs	r3, #1
 8003a18:	b29b      	uxth	r3, r3
 8003a1a:	88b9      	ldrh	r1, [r7, #4]
 8003a1c:	88f8      	ldrh	r0, [r7, #6]
 8003a1e:	4622      	mov	r2, r4
 8003a20:	f7ff f9cc 	bl	8002dbc <Displ_SetAddressWindow>
	Displ_WriteData(dispBuffer,bufSize,0);
 8003a24:	4b0b      	ldr	r3, [pc, #44]	; (8003a54 <Displ_WChar+0x27c>)
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	2200      	movs	r2, #0
 8003a2a:	6a39      	ldr	r1, [r7, #32]
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	f7ff f96c 	bl	8002d0a <Displ_WriteData>
	dispBuffer = (dispBuffer==dispBuffer1 ? dispBuffer2 : dispBuffer1); // swapping buffer
 8003a32:	4b08      	ldr	r3, [pc, #32]	; (8003a54 <Displ_WChar+0x27c>)
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	4a08      	ldr	r2, [pc, #32]	; (8003a58 <Displ_WChar+0x280>)
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	d101      	bne.n	8003a40 <Displ_WChar+0x268>
 8003a3c:	4b07      	ldr	r3, [pc, #28]	; (8003a5c <Displ_WChar+0x284>)
 8003a3e:	e000      	b.n	8003a42 <Displ_WChar+0x26a>
 8003a40:	4b05      	ldr	r3, [pc, #20]	; (8003a58 <Displ_WChar+0x280>)
 8003a42:	4a04      	ldr	r2, [pc, #16]	; (8003a54 <Displ_WChar+0x27c>)
 8003a44:	6013      	str	r3, [r2, #0]

}
 8003a46:	bf00      	nop
 8003a48:	3734      	adds	r7, #52	; 0x34
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8003a50:	b002      	add	sp, #8
 8003a52:	4770      	bx	lr
 8003a54:	20000020 	.word	0x20000020
 8003a58:	20001924 	.word	0x20001924
 8003a5c:	20003924 	.word	0x20003924

08003a60 <Displ_drawRoundRect>:




void Displ_drawRoundRect(int16_t x, int16_t y, int16_t w, int16_t h, int16_t r, uint16_t color)
{
 8003a60:	b590      	push	{r4, r7, lr}
 8003a62:	b087      	sub	sp, #28
 8003a64:	af02      	add	r7, sp, #8
 8003a66:	4604      	mov	r4, r0
 8003a68:	4608      	mov	r0, r1
 8003a6a:	4611      	mov	r1, r2
 8003a6c:	461a      	mov	r2, r3
 8003a6e:	4623      	mov	r3, r4
 8003a70:	80fb      	strh	r3, [r7, #6]
 8003a72:	4603      	mov	r3, r0
 8003a74:	80bb      	strh	r3, [r7, #4]
 8003a76:	460b      	mov	r3, r1
 8003a78:	807b      	strh	r3, [r7, #2]
 8003a7a:	4613      	mov	r3, r2
 8003a7c:	803b      	strh	r3, [r7, #0]
    int16_t max_radius = ((w < h) ? w : h) / 2; // 1/2 minor axis
 8003a7e:	f9b7 2000 	ldrsh.w	r2, [r7]
 8003a82:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003a86:	4293      	cmp	r3, r2
 8003a88:	bfa8      	it	ge
 8003a8a:	4613      	movge	r3, r2
 8003a8c:	b21b      	sxth	r3, r3
 8003a8e:	0fda      	lsrs	r2, r3, #31
 8003a90:	4413      	add	r3, r2
 8003a92:	105b      	asrs	r3, r3, #1
 8003a94:	81fb      	strh	r3, [r7, #14]
    if(r > max_radius) r = max_radius;
 8003a96:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8003a9a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003a9e:	429a      	cmp	r2, r3
 8003aa0:	dd01      	ble.n	8003aa6 <Displ_drawRoundRect+0x46>
 8003aa2:	89fb      	ldrh	r3, [r7, #14]
 8003aa4:	843b      	strh	r3, [r7, #32]
    Displ_Line(x+r, y, x+w-r-1, y, color);
 8003aa6:	88fa      	ldrh	r2, [r7, #6]
 8003aa8:	8c3b      	ldrh	r3, [r7, #32]
 8003aaa:	4413      	add	r3, r2
 8003aac:	b29b      	uxth	r3, r3
 8003aae:	b218      	sxth	r0, r3
 8003ab0:	88fa      	ldrh	r2, [r7, #6]
 8003ab2:	887b      	ldrh	r3, [r7, #2]
 8003ab4:	4413      	add	r3, r2
 8003ab6:	b29a      	uxth	r2, r3
 8003ab8:	8c3b      	ldrh	r3, [r7, #32]
 8003aba:	1ad3      	subs	r3, r2, r3
 8003abc:	b29b      	uxth	r3, r3
 8003abe:	3b01      	subs	r3, #1
 8003ac0:	b29b      	uxth	r3, r3
 8003ac2:	b21a      	sxth	r2, r3
 8003ac4:	f9b7 4004 	ldrsh.w	r4, [r7, #4]
 8003ac8:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8003acc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003ace:	9300      	str	r3, [sp, #0]
 8003ad0:	4623      	mov	r3, r4
 8003ad2:	f7ff fd0d 	bl	80034f0 <Displ_Line>
    Displ_Line(x+r, y+h-1, x-1+w-r, y+h-1, color);
 8003ad6:	88fa      	ldrh	r2, [r7, #6]
 8003ad8:	8c3b      	ldrh	r3, [r7, #32]
 8003ada:	4413      	add	r3, r2
 8003adc:	b29b      	uxth	r3, r3
 8003ade:	b218      	sxth	r0, r3
 8003ae0:	88ba      	ldrh	r2, [r7, #4]
 8003ae2:	883b      	ldrh	r3, [r7, #0]
 8003ae4:	4413      	add	r3, r2
 8003ae6:	b29b      	uxth	r3, r3
 8003ae8:	3b01      	subs	r3, #1
 8003aea:	b29b      	uxth	r3, r3
 8003aec:	b219      	sxth	r1, r3
 8003aee:	88fa      	ldrh	r2, [r7, #6]
 8003af0:	887b      	ldrh	r3, [r7, #2]
 8003af2:	4413      	add	r3, r2
 8003af4:	b29a      	uxth	r2, r3
 8003af6:	8c3b      	ldrh	r3, [r7, #32]
 8003af8:	1ad3      	subs	r3, r2, r3
 8003afa:	b29b      	uxth	r3, r3
 8003afc:	3b01      	subs	r3, #1
 8003afe:	b29b      	uxth	r3, r3
 8003b00:	b21c      	sxth	r4, r3
 8003b02:	88ba      	ldrh	r2, [r7, #4]
 8003b04:	883b      	ldrh	r3, [r7, #0]
 8003b06:	4413      	add	r3, r2
 8003b08:	b29b      	uxth	r3, r3
 8003b0a:	3b01      	subs	r3, #1
 8003b0c:	b29b      	uxth	r3, r3
 8003b0e:	b21a      	sxth	r2, r3
 8003b10:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003b12:	9300      	str	r3, [sp, #0]
 8003b14:	4613      	mov	r3, r2
 8003b16:	4622      	mov	r2, r4
 8003b18:	f7ff fcea 	bl	80034f0 <Displ_Line>
    Displ_Line(x, y+r, x, y-1+h-r, color); // Left
 8003b1c:	88ba      	ldrh	r2, [r7, #4]
 8003b1e:	8c3b      	ldrh	r3, [r7, #32]
 8003b20:	4413      	add	r3, r2
 8003b22:	b29b      	uxth	r3, r3
 8003b24:	b219      	sxth	r1, r3
 8003b26:	88ba      	ldrh	r2, [r7, #4]
 8003b28:	883b      	ldrh	r3, [r7, #0]
 8003b2a:	4413      	add	r3, r2
 8003b2c:	b29a      	uxth	r2, r3
 8003b2e:	8c3b      	ldrh	r3, [r7, #32]
 8003b30:	1ad3      	subs	r3, r2, r3
 8003b32:	b29b      	uxth	r3, r3
 8003b34:	3b01      	subs	r3, #1
 8003b36:	b29b      	uxth	r3, r3
 8003b38:	b21c      	sxth	r4, r3
 8003b3a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003b3e:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8003b42:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003b44:	9300      	str	r3, [sp, #0]
 8003b46:	4623      	mov	r3, r4
 8003b48:	f7ff fcd2 	bl	80034f0 <Displ_Line>
    Displ_Line(x+w-1, y+r, x+w-1, y-1+h-r, color); // Right
 8003b4c:	88fa      	ldrh	r2, [r7, #6]
 8003b4e:	887b      	ldrh	r3, [r7, #2]
 8003b50:	4413      	add	r3, r2
 8003b52:	b29b      	uxth	r3, r3
 8003b54:	3b01      	subs	r3, #1
 8003b56:	b29b      	uxth	r3, r3
 8003b58:	b218      	sxth	r0, r3
 8003b5a:	88ba      	ldrh	r2, [r7, #4]
 8003b5c:	8c3b      	ldrh	r3, [r7, #32]
 8003b5e:	4413      	add	r3, r2
 8003b60:	b29b      	uxth	r3, r3
 8003b62:	b219      	sxth	r1, r3
 8003b64:	88fa      	ldrh	r2, [r7, #6]
 8003b66:	887b      	ldrh	r3, [r7, #2]
 8003b68:	4413      	add	r3, r2
 8003b6a:	b29b      	uxth	r3, r3
 8003b6c:	3b01      	subs	r3, #1
 8003b6e:	b29b      	uxth	r3, r3
 8003b70:	b21c      	sxth	r4, r3
 8003b72:	88ba      	ldrh	r2, [r7, #4]
 8003b74:	883b      	ldrh	r3, [r7, #0]
 8003b76:	4413      	add	r3, r2
 8003b78:	b29a      	uxth	r2, r3
 8003b7a:	8c3b      	ldrh	r3, [r7, #32]
 8003b7c:	1ad3      	subs	r3, r2, r3
 8003b7e:	b29b      	uxth	r3, r3
 8003b80:	3b01      	subs	r3, #1
 8003b82:	b29b      	uxth	r3, r3
 8003b84:	b21a      	sxth	r2, r3
 8003b86:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003b88:	9300      	str	r3, [sp, #0]
 8003b8a:	4613      	mov	r3, r2
 8003b8c:	4622      	mov	r2, r4
 8003b8e:	f7ff fcaf 	bl	80034f0 <Displ_Line>
    drawCircleHelper(x+r    , y+r    , r, 1, color);
 8003b92:	88fa      	ldrh	r2, [r7, #6]
 8003b94:	8c3b      	ldrh	r3, [r7, #32]
 8003b96:	4413      	add	r3, r2
 8003b98:	b29b      	uxth	r3, r3
 8003b9a:	b218      	sxth	r0, r3
 8003b9c:	88ba      	ldrh	r2, [r7, #4]
 8003b9e:	8c3b      	ldrh	r3, [r7, #32]
 8003ba0:	4413      	add	r3, r2
 8003ba2:	b29b      	uxth	r3, r3
 8003ba4:	b219      	sxth	r1, r3
 8003ba6:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8003baa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003bac:	9300      	str	r3, [sp, #0]
 8003bae:	2301      	movs	r3, #1
 8003bb0:	f7ff fb04 	bl	80031bc <drawCircleHelper>
    drawCircleHelper(x+w-r-1, y+r    , r, 2, color);
 8003bb4:	88fa      	ldrh	r2, [r7, #6]
 8003bb6:	887b      	ldrh	r3, [r7, #2]
 8003bb8:	4413      	add	r3, r2
 8003bba:	b29a      	uxth	r2, r3
 8003bbc:	8c3b      	ldrh	r3, [r7, #32]
 8003bbe:	1ad3      	subs	r3, r2, r3
 8003bc0:	b29b      	uxth	r3, r3
 8003bc2:	3b01      	subs	r3, #1
 8003bc4:	b29b      	uxth	r3, r3
 8003bc6:	b218      	sxth	r0, r3
 8003bc8:	88ba      	ldrh	r2, [r7, #4]
 8003bca:	8c3b      	ldrh	r3, [r7, #32]
 8003bcc:	4413      	add	r3, r2
 8003bce:	b29b      	uxth	r3, r3
 8003bd0:	b219      	sxth	r1, r3
 8003bd2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8003bd6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003bd8:	9300      	str	r3, [sp, #0]
 8003bda:	2302      	movs	r3, #2
 8003bdc:	f7ff faee 	bl	80031bc <drawCircleHelper>
    drawCircleHelper(x+w-r-1, y+h-r-1, r, 4, color);
 8003be0:	88fa      	ldrh	r2, [r7, #6]
 8003be2:	887b      	ldrh	r3, [r7, #2]
 8003be4:	4413      	add	r3, r2
 8003be6:	b29a      	uxth	r2, r3
 8003be8:	8c3b      	ldrh	r3, [r7, #32]
 8003bea:	1ad3      	subs	r3, r2, r3
 8003bec:	b29b      	uxth	r3, r3
 8003bee:	3b01      	subs	r3, #1
 8003bf0:	b29b      	uxth	r3, r3
 8003bf2:	b218      	sxth	r0, r3
 8003bf4:	88ba      	ldrh	r2, [r7, #4]
 8003bf6:	883b      	ldrh	r3, [r7, #0]
 8003bf8:	4413      	add	r3, r2
 8003bfa:	b29a      	uxth	r2, r3
 8003bfc:	8c3b      	ldrh	r3, [r7, #32]
 8003bfe:	1ad3      	subs	r3, r2, r3
 8003c00:	b29b      	uxth	r3, r3
 8003c02:	3b01      	subs	r3, #1
 8003c04:	b29b      	uxth	r3, r3
 8003c06:	b219      	sxth	r1, r3
 8003c08:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8003c0c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003c0e:	9300      	str	r3, [sp, #0]
 8003c10:	2304      	movs	r3, #4
 8003c12:	f7ff fad3 	bl	80031bc <drawCircleHelper>
    drawCircleHelper(x+r    , y+h-r-1, r, 8, color);
 8003c16:	88fa      	ldrh	r2, [r7, #6]
 8003c18:	8c3b      	ldrh	r3, [r7, #32]
 8003c1a:	4413      	add	r3, r2
 8003c1c:	b29b      	uxth	r3, r3
 8003c1e:	b218      	sxth	r0, r3
 8003c20:	88ba      	ldrh	r2, [r7, #4]
 8003c22:	883b      	ldrh	r3, [r7, #0]
 8003c24:	4413      	add	r3, r2
 8003c26:	b29a      	uxth	r2, r3
 8003c28:	8c3b      	ldrh	r3, [r7, #32]
 8003c2a:	1ad3      	subs	r3, r2, r3
 8003c2c:	b29b      	uxth	r3, r3
 8003c2e:	3b01      	subs	r3, #1
 8003c30:	b29b      	uxth	r3, r3
 8003c32:	b219      	sxth	r1, r3
 8003c34:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8003c38:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003c3a:	9300      	str	r3, [sp, #0]
 8003c3c:	2308      	movs	r3, #8
 8003c3e:	f7ff fabd 	bl	80031bc <drawCircleHelper>
}
 8003c42:	bf00      	nop
 8003c44:	3714      	adds	r7, #20
 8003c46:	46bd      	mov	sp, r7
 8003c48:	bd90      	pop	{r4, r7, pc}

08003c4a <Displ_fillRoundRect>:




void Displ_fillRoundRect(int16_t x, int16_t y, int16_t w, int16_t h, int16_t r, uint16_t color)
{
 8003c4a:	b590      	push	{r4, r7, lr}
 8003c4c:	b087      	sub	sp, #28
 8003c4e:	af02      	add	r7, sp, #8
 8003c50:	4604      	mov	r4, r0
 8003c52:	4608      	mov	r0, r1
 8003c54:	4611      	mov	r1, r2
 8003c56:	461a      	mov	r2, r3
 8003c58:	4623      	mov	r3, r4
 8003c5a:	80fb      	strh	r3, [r7, #6]
 8003c5c:	4603      	mov	r3, r0
 8003c5e:	80bb      	strh	r3, [r7, #4]
 8003c60:	460b      	mov	r3, r1
 8003c62:	807b      	strh	r3, [r7, #2]
 8003c64:	4613      	mov	r3, r2
 8003c66:	803b      	strh	r3, [r7, #0]
    int16_t max_radius = ((w < h) ? w : h) / 2; // 1/2 minor axis
 8003c68:	f9b7 2000 	ldrsh.w	r2, [r7]
 8003c6c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8003c70:	4293      	cmp	r3, r2
 8003c72:	bfa8      	it	ge
 8003c74:	4613      	movge	r3, r2
 8003c76:	b21b      	sxth	r3, r3
 8003c78:	0fda      	lsrs	r2, r3, #31
 8003c7a:	4413      	add	r3, r2
 8003c7c:	105b      	asrs	r3, r3, #1
 8003c7e:	81fb      	strh	r3, [r7, #14]
    if(r > max_radius) r = max_radius;
 8003c80:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8003c84:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003c88:	429a      	cmp	r2, r3
 8003c8a:	dd01      	ble.n	8003c90 <Displ_fillRoundRect+0x46>
 8003c8c:	89fb      	ldrh	r3, [r7, #14]
 8003c8e:	843b      	strh	r3, [r7, #32]
    Displ_FillArea(x+r, y, w-2*r, h, color);
 8003c90:	88fa      	ldrh	r2, [r7, #6]
 8003c92:	8c3b      	ldrh	r3, [r7, #32]
 8003c94:	4413      	add	r3, r2
 8003c96:	b298      	uxth	r0, r3
 8003c98:	88b9      	ldrh	r1, [r7, #4]
 8003c9a:	887a      	ldrh	r2, [r7, #2]
 8003c9c:	8c3b      	ldrh	r3, [r7, #32]
 8003c9e:	005b      	lsls	r3, r3, #1
 8003ca0:	b29b      	uxth	r3, r3
 8003ca2:	1ad3      	subs	r3, r2, r3
 8003ca4:	b29a      	uxth	r2, r3
 8003ca6:	883c      	ldrh	r4, [r7, #0]
 8003ca8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003caa:	9300      	str	r3, [sp, #0]
 8003cac:	4623      	mov	r3, r4
 8003cae:	f7ff f975 	bl	8002f9c <Displ_FillArea>
    fillCircleHelper(x+w-r-1, y+r, r, 1, h-2*r-1, color);
 8003cb2:	88fa      	ldrh	r2, [r7, #6]
 8003cb4:	887b      	ldrh	r3, [r7, #2]
 8003cb6:	4413      	add	r3, r2
 8003cb8:	b29a      	uxth	r2, r3
 8003cba:	8c3b      	ldrh	r3, [r7, #32]
 8003cbc:	1ad3      	subs	r3, r2, r3
 8003cbe:	b29b      	uxth	r3, r3
 8003cc0:	3b01      	subs	r3, #1
 8003cc2:	b29b      	uxth	r3, r3
 8003cc4:	b218      	sxth	r0, r3
 8003cc6:	88ba      	ldrh	r2, [r7, #4]
 8003cc8:	8c3b      	ldrh	r3, [r7, #32]
 8003cca:	4413      	add	r3, r2
 8003ccc:	b29b      	uxth	r3, r3
 8003cce:	b219      	sxth	r1, r3
 8003cd0:	883a      	ldrh	r2, [r7, #0]
 8003cd2:	8c3b      	ldrh	r3, [r7, #32]
 8003cd4:	005b      	lsls	r3, r3, #1
 8003cd6:	b29b      	uxth	r3, r3
 8003cd8:	1ad3      	subs	r3, r2, r3
 8003cda:	b29b      	uxth	r3, r3
 8003cdc:	3b01      	subs	r3, #1
 8003cde:	b29b      	uxth	r3, r3
 8003ce0:	b21b      	sxth	r3, r3
 8003ce2:	f9b7 4020 	ldrsh.w	r4, [r7, #32]
 8003ce6:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003ce8:	9201      	str	r2, [sp, #4]
 8003cea:	9300      	str	r3, [sp, #0]
 8003cec:	2301      	movs	r3, #1
 8003cee:	4622      	mov	r2, r4
 8003cf0:	f7ff fb28 	bl	8003344 <fillCircleHelper>
    fillCircleHelper(x+r    , y+r, r, 2, h-2*r-1, color);
 8003cf4:	88fa      	ldrh	r2, [r7, #6]
 8003cf6:	8c3b      	ldrh	r3, [r7, #32]
 8003cf8:	4413      	add	r3, r2
 8003cfa:	b29b      	uxth	r3, r3
 8003cfc:	b218      	sxth	r0, r3
 8003cfe:	88ba      	ldrh	r2, [r7, #4]
 8003d00:	8c3b      	ldrh	r3, [r7, #32]
 8003d02:	4413      	add	r3, r2
 8003d04:	b29b      	uxth	r3, r3
 8003d06:	b219      	sxth	r1, r3
 8003d08:	883a      	ldrh	r2, [r7, #0]
 8003d0a:	8c3b      	ldrh	r3, [r7, #32]
 8003d0c:	005b      	lsls	r3, r3, #1
 8003d0e:	b29b      	uxth	r3, r3
 8003d10:	1ad3      	subs	r3, r2, r3
 8003d12:	b29b      	uxth	r3, r3
 8003d14:	3b01      	subs	r3, #1
 8003d16:	b29b      	uxth	r3, r3
 8003d18:	b21b      	sxth	r3, r3
 8003d1a:	f9b7 4020 	ldrsh.w	r4, [r7, #32]
 8003d1e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003d20:	9201      	str	r2, [sp, #4]
 8003d22:	9300      	str	r3, [sp, #0]
 8003d24:	2302      	movs	r3, #2
 8003d26:	4622      	mov	r2, r4
 8003d28:	f7ff fb0c 	bl	8003344 <fillCircleHelper>
}
 8003d2c:	bf00      	nop
 8003d2e:	3714      	adds	r7, #20
 8003d30:	46bd      	mov	sp, r7
 8003d32:	bd90      	pop	{r4, r7, pc}

08003d34 <Displ_WString>:
 * 			font	to bu used
 * 			size	1 (normal), 2 (double width)
 * 			color	font color
 * 			bgcolor	background color
 ************************/
void Displ_WString(uint16_t x, uint16_t y, const char* str, sFONT font, uint8_t size, uint16_t color, uint16_t bgcolor) {
 8003d34:	b082      	sub	sp, #8
 8003d36:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003d38:	b08b      	sub	sp, #44	; 0x2c
 8003d3a:	af06      	add	r7, sp, #24
 8003d3c:	603a      	str	r2, [r7, #0]
 8003d3e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003d40:	4603      	mov	r3, r0
 8003d42:	80fb      	strh	r3, [r7, #6]
 8003d44:	460b      	mov	r3, r1
 8003d46:	80bb      	strh	r3, [r7, #4]
	uint16_t delta=font.Width;
 8003d48:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8003d4a:	81fb      	strh	r3, [r7, #14]
	if (size>1)
 8003d4c:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8003d50:	2b01      	cmp	r3, #1
 8003d52:	d922      	bls.n	8003d9a <Displ_WString+0x66>
		delta<<=1;
 8003d54:	89fb      	ldrh	r3, [r7, #14]
 8003d56:	005b      	lsls	r3, r3, #1
 8003d58:	81fb      	strh	r3, [r7, #14]

    while(*str) {
 8003d5a:	e01e      	b.n	8003d9a <Displ_WString+0x66>
                str++;
                continue;
            }
        }
 */
        Displ_WChar(x, y, *str, font, size, color, bgcolor);
 8003d5c:	683b      	ldr	r3, [r7, #0]
 8003d5e:	781a      	ldrb	r2, [r3, #0]
 8003d60:	88bd      	ldrh	r5, [r7, #4]
 8003d62:	88fc      	ldrh	r4, [r7, #6]
 8003d64:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8003d68:	9304      	str	r3, [sp, #16]
 8003d6a:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8003d6c:	9303      	str	r3, [sp, #12]
 8003d6e:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8003d72:	9302      	str	r3, [sp, #8]
 8003d74:	466e      	mov	r6, sp
 8003d76:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003d7a:	e893 0003 	ldmia.w	r3, {r0, r1}
 8003d7e:	e886 0003 	stmia.w	r6, {r0, r1}
 8003d82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d84:	4629      	mov	r1, r5
 8003d86:	4620      	mov	r0, r4
 8003d88:	f7ff fd26 	bl	80037d8 <Displ_WChar>
        x += delta;
 8003d8c:	88fa      	ldrh	r2, [r7, #6]
 8003d8e:	89fb      	ldrh	r3, [r7, #14]
 8003d90:	4413      	add	r3, r2
 8003d92:	80fb      	strh	r3, [r7, #6]
        str++;
 8003d94:	683b      	ldr	r3, [r7, #0]
 8003d96:	3301      	adds	r3, #1
 8003d98:	603b      	str	r3, [r7, #0]
    while(*str) {
 8003d9a:	683b      	ldr	r3, [r7, #0]
 8003d9c:	781b      	ldrb	r3, [r3, #0]
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d1dc      	bne.n	8003d5c <Displ_WString+0x28>
    }
}
 8003da2:	bf00      	nop
 8003da4:	bf00      	nop
 8003da6:	3714      	adds	r7, #20
 8003da8:	46bd      	mov	sp, r7
 8003daa:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8003dae:	b002      	add	sp, #8
 8003db0:	4770      	bx	lr
	...

08003db4 <Displ_CString>:
 * 			font	to bu used
 * 			size	1 (normal), 2 (double width)
 * 			color	font color
 * 			bgcolor	background color
 ************************/
void Displ_CString(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, const char* str, sFONT font, uint8_t size, uint16_t color, uint16_t bgcolor) {
 8003db4:	b5b0      	push	{r4, r5, r7, lr}
 8003db6:	b08a      	sub	sp, #40	; 0x28
 8003db8:	af06      	add	r7, sp, #24
 8003dba:	4604      	mov	r4, r0
 8003dbc:	4608      	mov	r0, r1
 8003dbe:	4611      	mov	r1, r2
 8003dc0:	461a      	mov	r2, r3
 8003dc2:	4623      	mov	r3, r4
 8003dc4:	80fb      	strh	r3, [r7, #6]
 8003dc6:	4603      	mov	r3, r0
 8003dc8:	80bb      	strh	r3, [r7, #4]
 8003dca:	460b      	mov	r3, r1
 8003dcc:	807b      	strh	r3, [r7, #2]
 8003dce:	4613      	mov	r3, r2
 8003dd0:	803b      	strh	r3, [r7, #0]
	uint16_t x,y;
	uint16_t wsize=font.Width;
 8003dd2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8003dd4:	817b      	strh	r3, [r7, #10]
	static uint8_t cambia=0;
	if (size>1)
 8003dd6:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8003dda:	2b01      	cmp	r3, #1
 8003ddc:	d902      	bls.n	8003de4 <Displ_CString+0x30>
		wsize<<=1;
 8003dde:	897b      	ldrh	r3, [r7, #10]
 8003de0:	005b      	lsls	r3, r3, #1
 8003de2:	817b      	strh	r3, [r7, #10]
	if ((strlen(str)*wsize)>(x1-x0+1))
 8003de4:	6a38      	ldr	r0, [r7, #32]
 8003de6:	f7fc f9f3 	bl	80001d0 <strlen>
 8003dea:	4602      	mov	r2, r0
 8003dec:	897b      	ldrh	r3, [r7, #10]
 8003dee:	fb02 f303 	mul.w	r3, r2, r3
 8003df2:	8879      	ldrh	r1, [r7, #2]
 8003df4:	88fa      	ldrh	r2, [r7, #6]
 8003df6:	1a8a      	subs	r2, r1, r2
 8003df8:	3201      	adds	r2, #1
 8003dfa:	4293      	cmp	r3, r2
 8003dfc:	d902      	bls.n	8003e04 <Displ_CString+0x50>
		x=x0;
 8003dfe:	88fb      	ldrh	r3, [r7, #6]
 8003e00:	81fb      	strh	r3, [r7, #14]
 8003e02:	e00e      	b.n	8003e22 <Displ_CString+0x6e>
	else
		x=(x1+x0+1-strlen(str)*wsize) >> 1;
 8003e04:	887a      	ldrh	r2, [r7, #2]
 8003e06:	88fb      	ldrh	r3, [r7, #6]
 8003e08:	4413      	add	r3, r2
 8003e0a:	461c      	mov	r4, r3
 8003e0c:	6a38      	ldr	r0, [r7, #32]
 8003e0e:	f7fc f9df 	bl	80001d0 <strlen>
 8003e12:	4602      	mov	r2, r0
 8003e14:	897b      	ldrh	r3, [r7, #10]
 8003e16:	fb02 f303 	mul.w	r3, r2, r3
 8003e1a:	1ae3      	subs	r3, r4, r3
 8003e1c:	3301      	adds	r3, #1
 8003e1e:	085b      	lsrs	r3, r3, #1
 8003e20:	81fb      	strh	r3, [r7, #14]
	if (font.Height>(y1-y0+1))
 8003e22:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8003e24:	4619      	mov	r1, r3
 8003e26:	883a      	ldrh	r2, [r7, #0]
 8003e28:	88bb      	ldrh	r3, [r7, #4]
 8003e2a:	1ad3      	subs	r3, r2, r3
 8003e2c:	3301      	adds	r3, #1
 8003e2e:	4299      	cmp	r1, r3
 8003e30:	dd02      	ble.n	8003e38 <Displ_CString+0x84>
		y=y0;
 8003e32:	88bb      	ldrh	r3, [r7, #4]
 8003e34:	81bb      	strh	r3, [r7, #12]
 8003e36:	e007      	b.n	8003e48 <Displ_CString+0x94>
	else
		y=(y1+y0+1-font.Height) >> 1;
 8003e38:	883a      	ldrh	r2, [r7, #0]
 8003e3a:	88bb      	ldrh	r3, [r7, #4]
 8003e3c:	4413      	add	r3, r2
 8003e3e:	3301      	adds	r3, #1
 8003e40:	8d7a      	ldrh	r2, [r7, #42]	; 0x2a
 8003e42:	1a9b      	subs	r3, r3, r2
 8003e44:	105b      	asrs	r3, r3, #1
 8003e46:	81bb      	strh	r3, [r7, #12]

	if (x>x0){
 8003e48:	89fa      	ldrh	r2, [r7, #14]
 8003e4a:	88fb      	ldrh	r3, [r7, #6]
 8003e4c:	429a      	cmp	r2, r3
 8003e4e:	d912      	bls.n	8003e76 <Displ_CString+0xc2>
		Displ_FillArea(x0,y0,x-x0,y1-y0+1,bgcolor);
 8003e50:	89fa      	ldrh	r2, [r7, #14]
 8003e52:	88fb      	ldrh	r3, [r7, #6]
 8003e54:	1ad3      	subs	r3, r2, r3
 8003e56:	b29c      	uxth	r4, r3
 8003e58:	883a      	ldrh	r2, [r7, #0]
 8003e5a:	88bb      	ldrh	r3, [r7, #4]
 8003e5c:	1ad3      	subs	r3, r2, r3
 8003e5e:	b29b      	uxth	r3, r3
 8003e60:	3301      	adds	r3, #1
 8003e62:	b29a      	uxth	r2, r3
 8003e64:	88b9      	ldrh	r1, [r7, #4]
 8003e66:	88f8      	ldrh	r0, [r7, #6]
 8003e68:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8003e6a:	9300      	str	r3, [sp, #0]
 8003e6c:	4613      	mov	r3, r2
 8003e6e:	4622      	mov	r2, r4
 8003e70:	f7ff f894 	bl	8002f9c <Displ_FillArea>
 8003e74:	e001      	b.n	8003e7a <Displ_CString+0xc6>
	} else
		x=x0; // fixing here mistake could be due to roundings: x lower than x0.
 8003e76:	88fb      	ldrh	r3, [r7, #6]
 8003e78:	81fb      	strh	r3, [r7, #14]
	if (x1>(strlen(str)*wsize+x0))
 8003e7a:	887c      	ldrh	r4, [r7, #2]
 8003e7c:	6a38      	ldr	r0, [r7, #32]
 8003e7e:	f7fc f9a7 	bl	80001d0 <strlen>
 8003e82:	4602      	mov	r2, r0
 8003e84:	897b      	ldrh	r3, [r7, #10]
 8003e86:	fb03 f202 	mul.w	r2, r3, r2
 8003e8a:	88fb      	ldrh	r3, [r7, #6]
 8003e8c:	4413      	add	r3, r2
 8003e8e:	429c      	cmp	r4, r3
 8003e90:	d91b      	bls.n	8003eca <Displ_CString+0x116>
		Displ_FillArea(x1-x+x0-1,y0,x-x0+1,y1-y0+1,bgcolor);
 8003e92:	887a      	ldrh	r2, [r7, #2]
 8003e94:	89fb      	ldrh	r3, [r7, #14]
 8003e96:	1ad3      	subs	r3, r2, r3
 8003e98:	b29a      	uxth	r2, r3
 8003e9a:	88fb      	ldrh	r3, [r7, #6]
 8003e9c:	4413      	add	r3, r2
 8003e9e:	b29b      	uxth	r3, r3
 8003ea0:	3b01      	subs	r3, #1
 8003ea2:	b298      	uxth	r0, r3
 8003ea4:	89fa      	ldrh	r2, [r7, #14]
 8003ea6:	88fb      	ldrh	r3, [r7, #6]
 8003ea8:	1ad3      	subs	r3, r2, r3
 8003eaa:	b29b      	uxth	r3, r3
 8003eac:	3301      	adds	r3, #1
 8003eae:	b29c      	uxth	r4, r3
 8003eb0:	883a      	ldrh	r2, [r7, #0]
 8003eb2:	88bb      	ldrh	r3, [r7, #4]
 8003eb4:	1ad3      	subs	r3, r2, r3
 8003eb6:	b29b      	uxth	r3, r3
 8003eb8:	3301      	adds	r3, #1
 8003eba:	b29a      	uxth	r2, r3
 8003ebc:	88b9      	ldrh	r1, [r7, #4]
 8003ebe:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8003ec0:	9300      	str	r3, [sp, #0]
 8003ec2:	4613      	mov	r3, r2
 8003ec4:	4622      	mov	r2, r4
 8003ec6:	f7ff f869 	bl	8002f9c <Displ_FillArea>

	if (y>y0){
 8003eca:	89ba      	ldrh	r2, [r7, #12]
 8003ecc:	88bb      	ldrh	r3, [r7, #4]
 8003ece:	429a      	cmp	r2, r3
 8003ed0:	d912      	bls.n	8003ef8 <Displ_CString+0x144>
		Displ_FillArea(x0,y0,x1-x0+1,y-y0,bgcolor);
 8003ed2:	887a      	ldrh	r2, [r7, #2]
 8003ed4:	88fb      	ldrh	r3, [r7, #6]
 8003ed6:	1ad3      	subs	r3, r2, r3
 8003ed8:	b29b      	uxth	r3, r3
 8003eda:	3301      	adds	r3, #1
 8003edc:	b29c      	uxth	r4, r3
 8003ede:	89ba      	ldrh	r2, [r7, #12]
 8003ee0:	88bb      	ldrh	r3, [r7, #4]
 8003ee2:	1ad3      	subs	r3, r2, r3
 8003ee4:	b29a      	uxth	r2, r3
 8003ee6:	88b9      	ldrh	r1, [r7, #4]
 8003ee8:	88f8      	ldrh	r0, [r7, #6]
 8003eea:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8003eec:	9300      	str	r3, [sp, #0]
 8003eee:	4613      	mov	r3, r2
 8003ef0:	4622      	mov	r2, r4
 8003ef2:	f7ff f853 	bl	8002f9c <Displ_FillArea>
 8003ef6:	e001      	b.n	8003efc <Displ_CString+0x148>
	} else
		y=y0; //same comment as above
 8003ef8:	88bb      	ldrh	r3, [r7, #4]
 8003efa:	81bb      	strh	r3, [r7, #12]
	if (y1>=(font.Height+y0))
 8003efc:	883a      	ldrh	r2, [r7, #0]
 8003efe:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8003f00:	4619      	mov	r1, r3
 8003f02:	88bb      	ldrh	r3, [r7, #4]
 8003f04:	440b      	add	r3, r1
 8003f06:	429a      	cmp	r2, r3
 8003f08:	db19      	blt.n	8003f3e <Displ_CString+0x18a>
		Displ_FillArea(x0,y1-y+y0,x1-x0+1,y-y0+1,bgcolor);
 8003f0a:	883a      	ldrh	r2, [r7, #0]
 8003f0c:	89bb      	ldrh	r3, [r7, #12]
 8003f0e:	1ad3      	subs	r3, r2, r3
 8003f10:	b29a      	uxth	r2, r3
 8003f12:	88bb      	ldrh	r3, [r7, #4]
 8003f14:	4413      	add	r3, r2
 8003f16:	b299      	uxth	r1, r3
 8003f18:	887a      	ldrh	r2, [r7, #2]
 8003f1a:	88fb      	ldrh	r3, [r7, #6]
 8003f1c:	1ad3      	subs	r3, r2, r3
 8003f1e:	b29b      	uxth	r3, r3
 8003f20:	3301      	adds	r3, #1
 8003f22:	b29c      	uxth	r4, r3
 8003f24:	89ba      	ldrh	r2, [r7, #12]
 8003f26:	88bb      	ldrh	r3, [r7, #4]
 8003f28:	1ad3      	subs	r3, r2, r3
 8003f2a:	b29b      	uxth	r3, r3
 8003f2c:	3301      	adds	r3, #1
 8003f2e:	b29a      	uxth	r2, r3
 8003f30:	88f8      	ldrh	r0, [r7, #6]
 8003f32:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8003f34:	9300      	str	r3, [sp, #0]
 8003f36:	4613      	mov	r3, r2
 8003f38:	4622      	mov	r2, r4
 8003f3a:	f7ff f82f 	bl	8002f9c <Displ_FillArea>

	cambia = !cambia;
 8003f3e:	4b12      	ldr	r3, [pc, #72]	; (8003f88 <Displ_CString+0x1d4>)
 8003f40:	781b      	ldrb	r3, [r3, #0]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	bf0c      	ite	eq
 8003f46:	2301      	moveq	r3, #1
 8003f48:	2300      	movne	r3, #0
 8003f4a:	b2db      	uxtb	r3, r3
 8003f4c:	461a      	mov	r2, r3
 8003f4e:	4b0e      	ldr	r3, [pc, #56]	; (8003f88 <Displ_CString+0x1d4>)
 8003f50:	701a      	strb	r2, [r3, #0]

	Displ_WString(x, y, str, font, size, color, bgcolor);
 8003f52:	89bd      	ldrh	r5, [r7, #12]
 8003f54:	89fc      	ldrh	r4, [r7, #14]
 8003f56:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8003f58:	9304      	str	r3, [sp, #16]
 8003f5a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8003f5c:	9303      	str	r3, [sp, #12]
 8003f5e:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8003f62:	9302      	str	r3, [sp, #8]
 8003f64:	466a      	mov	r2, sp
 8003f66:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003f6a:	e893 0003 	ldmia.w	r3, {r0, r1}
 8003f6e:	e882 0003 	stmia.w	r2, {r0, r1}
 8003f72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f74:	6a3a      	ldr	r2, [r7, #32]
 8003f76:	4629      	mov	r1, r5
 8003f78:	4620      	mov	r0, r4
 8003f7a:	f7ff fedb 	bl	8003d34 <Displ_WString>

}
 8003f7e:	bf00      	nop
 8003f80:	3710      	adds	r7, #16
 8003f82:	46bd      	mov	sp, r7
 8003f84:	bdb0      	pop	{r4, r5, r7, pc}
 8003f86:	bf00      	nop
 8003f88:	20005929 	.word	0x20005929

08003f8c <Displ_BackLight>:
 *				'0'		set the display level to 0 (off)
 *				'I'		'Initialize'  IT MUST BE in dimming mode
 *              'Q'		do nothing, just return current level
 * @return		current backlight level
 **************************************/
uint32_t  Displ_BackLight(uint8_t cmd) {
 8003f8c:	b580      	push	{r7, lr}
 8003f8e:	b082      	sub	sp, #8
 8003f90:	af00      	add	r7, sp, #0
 8003f92:	4603      	mov	r3, r0
 8003f94:	71fb      	strb	r3, [r7, #7]

#ifdef DISPLAY_DIMMING_MODE
	static uint16_t memCCR1=0;  			//it stores CCR1 value while in stand-by
#endif

	switch (cmd) {
 8003f96:	79fb      	ldrb	r3, [r7, #7]
 8003f98:	2b51      	cmp	r3, #81	; 0x51
 8003f9a:	d00a      	beq.n	8003fb2 <Displ_BackLight+0x26>
 8003f9c:	2b51      	cmp	r3, #81	; 0x51
 8003f9e:	dc18      	bgt.n	8003fd2 <Displ_BackLight+0x46>
 8003fa0:	2b46      	cmp	r3, #70	; 0x46
 8003fa2:	d008      	beq.n	8003fb6 <Displ_BackLight+0x2a>
 8003fa4:	2b46      	cmp	r3, #70	; 0x46
 8003fa6:	dc14      	bgt.n	8003fd2 <Displ_BackLight+0x46>
 8003fa8:	2b30      	cmp	r3, #48	; 0x30
 8003faa:	d00b      	beq.n	8003fc4 <Displ_BackLight+0x38>
 8003fac:	2b31      	cmp	r3, #49	; 0x31
 8003fae:	d002      	beq.n	8003fb6 <Displ_BackLight+0x2a>
	  	HAL_TIM_PWM_Start(&BKLIT_T, BKLIT_CHANNEL);
		BKLIT_TIMER->BKLIT_CCR=BKLIT_INIT_LEVEL;
		break;
#endif
	default:
		break;
 8003fb0:	e00f      	b.n	8003fd2 <Displ_BackLight+0x46>
		__NOP();
 8003fb2:	bf00      	nop
		break;
 8003fb4:	e00e      	b.n	8003fd4 <Displ_BackLight+0x48>
		HAL_GPIO_WritePin(DISPL_LED_GPIO_Port, DISPL_LED_Pin, GPIO_PIN_SET);
 8003fb6:	2201      	movs	r2, #1
 8003fb8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003fbc:	480a      	ldr	r0, [pc, #40]	; (8003fe8 <Displ_BackLight+0x5c>)
 8003fbe:	f002 fc57 	bl	8006870 <HAL_GPIO_WritePin>
		break;
 8003fc2:	e007      	b.n	8003fd4 <Displ_BackLight+0x48>
		HAL_GPIO_WritePin(DISPL_LED_GPIO_Port, DISPL_LED_Pin, GPIO_PIN_RESET);
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003fca:	4807      	ldr	r0, [pc, #28]	; (8003fe8 <Displ_BackLight+0x5c>)
 8003fcc:	f002 fc50 	bl	8006870 <HAL_GPIO_WritePin>
		break;
 8003fd0:	e000      	b.n	8003fd4 <Displ_BackLight+0x48>
		break;
 8003fd2:	bf00      	nop
	}
#ifndef DISPLAY_DIMMING_MODE
	return HAL_GPIO_ReadPin(DISPL_LED_GPIO_Port, DISPL_LED_Pin);
 8003fd4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003fd8:	4803      	ldr	r0, [pc, #12]	; (8003fe8 <Displ_BackLight+0x5c>)
 8003fda:	f002 fc31 	bl	8006840 <HAL_GPIO_ReadPin>
 8003fde:	4603      	mov	r3, r0
#else
	return (BKLIT_TIMER->BKLIT_CCR);
#endif
}
 8003fe0:	4618      	mov	r0, r3
 8003fe2:	3708      	adds	r7, #8
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	bd80      	pop	{r7, pc}
 8003fe8:	40020400 	.word	0x40020400

08003fec <Touch_HandlePenDownInterrupt>:
volatile uint8_t Touch_PenDown=0;						// set to 1 by pendown interrupt callback, reset to 0 by sw
volatile uint8_t Touch_Int_Enabled=1;					// while reading touch sensor touch interrupt handling is disabled through this flag



void Touch_HandlePenDownInterrupt (){
 8003fec:	b480      	push	{r7}
 8003fee:	af00      	add	r7, sp, #0
	if (Touch_Int_Enabled) {
 8003ff0:	4b06      	ldr	r3, [pc, #24]	; (800400c <Touch_HandlePenDownInterrupt+0x20>)
 8003ff2:	781b      	ldrb	r3, [r3, #0]
 8003ff4:	b2db      	uxtb	r3, r3
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d002      	beq.n	8004000 <Touch_HandlePenDownInterrupt+0x14>
		Touch_PenDown=1;
 8003ffa:	4b05      	ldr	r3, [pc, #20]	; (8004010 <Touch_HandlePenDownInterrupt+0x24>)
 8003ffc:	2201      	movs	r2, #1
 8003ffe:	701a      	strb	r2, [r3, #0]
	}
}
 8004000:	bf00      	nop
 8004002:	46bd      	mov	sp, r7
 8004004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004008:	4770      	bx	lr
 800400a:	bf00      	nop
 800400c:	20000024 	.word	0x20000024
 8004010:	2000592a 	.word	0x2000592a

08004014 <HAL_GPIO_EXTI_Callback>:



void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8004014:	b580      	push	{r7, lr}
 8004016:	b082      	sub	sp, #8
 8004018:	af00      	add	r7, sp, #0
 800401a:	4603      	mov	r3, r0
 800401c:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin==TOUCH_INT_Pin){
 800401e:	88fb      	ldrh	r3, [r7, #6]
 8004020:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004024:	d101      	bne.n	800402a <HAL_GPIO_EXTI_Callback+0x16>
		Touch_HandlePenDownInterrupt();
 8004026:	f7ff ffe1 	bl	8003fec <Touch_HandlePenDownInterrupt>
	}
}
 800402a:	bf00      	nop
 800402c:	3708      	adds	r7, #8
 800402e:	46bd      	mov	sp, r7
 8004030:	bd80      	pop	{r7, pc}
	...

08004034 <InitMenu>:





void InitMenu(){
 8004034:	b490      	push	{r4, r7}
 8004036:	b082      	sub	sp, #8
 8004038:	af00      	add	r7, sp, #0
#ifdef ILI9488
	const uint16_t eGap=30;
 800403a:	231e      	movs	r3, #30
 800403c:	80bb      	strh	r3, [r7, #4]
	const uint16_t vGap=20;
 800403e:	2314      	movs	r3, #20
 8004040:	807b      	strh	r3, [r7, #2]
	const uint16_t vBord=20;
 8004042:	2314      	movs	r3, #20
 8004044:	803b      	strh	r3, [r7, #0]
	const uint16_t vGap=15;
	const uint16_t vBord=10;
#endif

// Menu1
	for (uint8_t k=0;k<Menu1Size;k++){
 8004046:	2300      	movs	r3, #0
 8004048:	71fb      	strb	r3, [r7, #7]
 800404a:	e0a1      	b.n	8004190 <InitMenu+0x15c>
		Menu1[k].X=eGap;
 800404c:	79fa      	ldrb	r2, [r7, #7]
 800404e:	4967      	ldr	r1, [pc, #412]	; (80041ec <InitMenu+0x1b8>)
 8004050:	4613      	mov	r3, r2
 8004052:	00db      	lsls	r3, r3, #3
 8004054:	1a9b      	subs	r3, r3, r2
 8004056:	00db      	lsls	r3, r3, #3
 8004058:	440b      	add	r3, r1
 800405a:	88ba      	ldrh	r2, [r7, #4]
 800405c:	801a      	strh	r2, [r3, #0]
		Menu1[k].Y=eGap+(2*vBord+vGap+Font24.Height)*k;
 800405e:	883b      	ldrh	r3, [r7, #0]
 8004060:	005a      	lsls	r2, r3, #1
 8004062:	887b      	ldrh	r3, [r7, #2]
 8004064:	4413      	add	r3, r2
 8004066:	4a62      	ldr	r2, [pc, #392]	; (80041f0 <InitMenu+0x1bc>)
 8004068:	88d2      	ldrh	r2, [r2, #6]
 800406a:	4413      	add	r3, r2
 800406c:	b29a      	uxth	r2, r3
 800406e:	79fb      	ldrb	r3, [r7, #7]
 8004070:	b29b      	uxth	r3, r3
 8004072:	fb12 f303 	smulbb	r3, r2, r3
 8004076:	b299      	uxth	r1, r3
 8004078:	79fa      	ldrb	r2, [r7, #7]
 800407a:	88bb      	ldrh	r3, [r7, #4]
 800407c:	440b      	add	r3, r1
 800407e:	b298      	uxth	r0, r3
 8004080:	495a      	ldr	r1, [pc, #360]	; (80041ec <InitMenu+0x1b8>)
 8004082:	4613      	mov	r3, r2
 8004084:	00db      	lsls	r3, r3, #3
 8004086:	1a9b      	subs	r3, r3, r2
 8004088:	00db      	lsls	r3, r3, #3
 800408a:	440b      	add	r3, r1
 800408c:	3302      	adds	r3, #2
 800408e:	4602      	mov	r2, r0
 8004090:	801a      	strh	r2, [r3, #0]
		Menu1[k].W=_width-2*eGap;
 8004092:	4b58      	ldr	r3, [pc, #352]	; (80041f4 <InitMenu+0x1c0>)
 8004094:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004098:	b299      	uxth	r1, r3
 800409a:	88bb      	ldrh	r3, [r7, #4]
 800409c:	005b      	lsls	r3, r3, #1
 800409e:	b29b      	uxth	r3, r3
 80040a0:	79fa      	ldrb	r2, [r7, #7]
 80040a2:	1acb      	subs	r3, r1, r3
 80040a4:	b298      	uxth	r0, r3
 80040a6:	4951      	ldr	r1, [pc, #324]	; (80041ec <InitMenu+0x1b8>)
 80040a8:	4613      	mov	r3, r2
 80040aa:	00db      	lsls	r3, r3, #3
 80040ac:	1a9b      	subs	r3, r3, r2
 80040ae:	00db      	lsls	r3, r3, #3
 80040b0:	440b      	add	r3, r1
 80040b2:	3304      	adds	r3, #4
 80040b4:	4602      	mov	r2, r0
 80040b6:	801a      	strh	r2, [r3, #0]
		Menu1[k].H=Font24.Height+2*vBord;
 80040b8:	4b4d      	ldr	r3, [pc, #308]	; (80041f0 <InitMenu+0x1bc>)
 80040ba:	88d9      	ldrh	r1, [r3, #6]
 80040bc:	883b      	ldrh	r3, [r7, #0]
 80040be:	005b      	lsls	r3, r3, #1
 80040c0:	b29b      	uxth	r3, r3
 80040c2:	79fa      	ldrb	r2, [r7, #7]
 80040c4:	440b      	add	r3, r1
 80040c6:	b298      	uxth	r0, r3
 80040c8:	4948      	ldr	r1, [pc, #288]	; (80041ec <InitMenu+0x1b8>)
 80040ca:	4613      	mov	r3, r2
 80040cc:	00db      	lsls	r3, r3, #3
 80040ce:	1a9b      	subs	r3, r3, r2
 80040d0:	00db      	lsls	r3, r3, #3
 80040d2:	440b      	add	r3, r1
 80040d4:	3306      	adds	r3, #6
 80040d6:	4602      	mov	r2, r0
 80040d8:	801a      	strh	r2, [r3, #0]
		Menu1[k].BkgUnsel=DD_BLUE;
 80040da:	79fa      	ldrb	r2, [r7, #7]
 80040dc:	4943      	ldr	r1, [pc, #268]	; (80041ec <InitMenu+0x1b8>)
 80040de:	4613      	mov	r3, r2
 80040e0:	00db      	lsls	r3, r3, #3
 80040e2:	1a9b      	subs	r3, r3, r2
 80040e4:	00db      	lsls	r3, r3, #3
 80040e6:	440b      	add	r3, r1
 80040e8:	332a      	adds	r3, #42	; 0x2a
 80040ea:	2210      	movs	r2, #16
 80040ec:	801a      	strh	r2, [r3, #0]
		Menu1[k].BorUnsel=D_CYAN;
 80040ee:	79fa      	ldrb	r2, [r7, #7]
 80040f0:	493e      	ldr	r1, [pc, #248]	; (80041ec <InitMenu+0x1b8>)
 80040f2:	4613      	mov	r3, r2
 80040f4:	00db      	lsls	r3, r3, #3
 80040f6:	1a9b      	subs	r3, r3, r2
 80040f8:	00db      	lsls	r3, r3, #3
 80040fa:	440b      	add	r3, r1
 80040fc:	332c      	adds	r3, #44	; 0x2c
 80040fe:	f44f 62c3 	mov.w	r2, #1560	; 0x618
 8004102:	801a      	strh	r2, [r3, #0]
		Menu1[k].InkUnsel=WHITE;
 8004104:	79fa      	ldrb	r2, [r7, #7]
 8004106:	4939      	ldr	r1, [pc, #228]	; (80041ec <InitMenu+0x1b8>)
 8004108:	4613      	mov	r3, r2
 800410a:	00db      	lsls	r3, r3, #3
 800410c:	1a9b      	subs	r3, r3, r2
 800410e:	00db      	lsls	r3, r3, #3
 8004110:	440b      	add	r3, r1
 8004112:	332e      	adds	r3, #46	; 0x2e
 8004114:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004118:	801a      	strh	r2, [r3, #0]
		Menu1[k].BkgSel=ORANGE;
 800411a:	79fa      	ldrb	r2, [r7, #7]
 800411c:	4933      	ldr	r1, [pc, #204]	; (80041ec <InitMenu+0x1b8>)
 800411e:	4613      	mov	r3, r2
 8004120:	00db      	lsls	r3, r3, #3
 8004122:	1a9b      	subs	r3, r3, r2
 8004124:	00db      	lsls	r3, r3, #3
 8004126:	440b      	add	r3, r1
 8004128:	3330      	adds	r3, #48	; 0x30
 800412a:	f44f 427d 	mov.w	r2, #64768	; 0xfd00
 800412e:	801a      	strh	r2, [r3, #0]
		Menu1[k].BorSel=YELLOW;
 8004130:	79fa      	ldrb	r2, [r7, #7]
 8004132:	492e      	ldr	r1, [pc, #184]	; (80041ec <InitMenu+0x1b8>)
 8004134:	4613      	mov	r3, r2
 8004136:	00db      	lsls	r3, r3, #3
 8004138:	1a9b      	subs	r3, r3, r2
 800413a:	00db      	lsls	r3, r3, #3
 800413c:	440b      	add	r3, r1
 800413e:	3332      	adds	r3, #50	; 0x32
 8004140:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 8004144:	801a      	strh	r2, [r3, #0]
		Menu1[k].InkSel=WHITE;
 8004146:	79fa      	ldrb	r2, [r7, #7]
 8004148:	4928      	ldr	r1, [pc, #160]	; (80041ec <InitMenu+0x1b8>)
 800414a:	4613      	mov	r3, r2
 800414c:	00db      	lsls	r3, r3, #3
 800414e:	1a9b      	subs	r3, r3, r2
 8004150:	00db      	lsls	r3, r3, #3
 8004152:	440b      	add	r3, r1
 8004154:	3334      	adds	r3, #52	; 0x34
 8004156:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800415a:	801a      	strh	r2, [r3, #0]
		Menu1[k].font=Font24;
 800415c:	79fa      	ldrb	r2, [r7, #7]
 800415e:	4923      	ldr	r1, [pc, #140]	; (80041ec <InitMenu+0x1b8>)
 8004160:	4613      	mov	r3, r2
 8004162:	00db      	lsls	r3, r3, #3
 8004164:	1a9b      	subs	r3, r3, r2
 8004166:	00db      	lsls	r3, r3, #3
 8004168:	440b      	add	r3, r1
 800416a:	3318      	adds	r3, #24
 800416c:	4a20      	ldr	r2, [pc, #128]	; (80041f0 <InitMenu+0x1bc>)
 800416e:	3304      	adds	r3, #4
 8004170:	ca07      	ldmia	r2, {r0, r1, r2}
 8004172:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		Menu1[k].fontSize=1;
 8004176:	79fa      	ldrb	r2, [r7, #7]
 8004178:	491c      	ldr	r1, [pc, #112]	; (80041ec <InitMenu+0x1b8>)
 800417a:	4613      	mov	r3, r2
 800417c:	00db      	lsls	r3, r3, #3
 800417e:	1a9b      	subs	r3, r3, r2
 8004180:	00db      	lsls	r3, r3, #3
 8004182:	440b      	add	r3, r1
 8004184:	3328      	adds	r3, #40	; 0x28
 8004186:	2201      	movs	r2, #1
 8004188:	701a      	strb	r2, [r3, #0]
	for (uint8_t k=0;k<Menu1Size;k++){
 800418a:	79fb      	ldrb	r3, [r7, #7]
 800418c:	3301      	adds	r3, #1
 800418e:	71fb      	strb	r3, [r7, #7]
 8004190:	79fb      	ldrb	r3, [r7, #7]
 8004192:	2b04      	cmp	r3, #4
 8004194:	f67f af5a 	bls.w	800404c <InitMenu+0x18>

	}
	strcpy(Menu1[0].Desc,"Wave");
 8004198:	4b17      	ldr	r3, [pc, #92]	; (80041f8 <InitMenu+0x1c4>)
 800419a:	4a18      	ldr	r2, [pc, #96]	; (80041fc <InitMenu+0x1c8>)
 800419c:	e892 0003 	ldmia.w	r2, {r0, r1}
 80041a0:	6018      	str	r0, [r3, #0]
 80041a2:	3304      	adds	r3, #4
 80041a4:	7019      	strb	r1, [r3, #0]
	strcpy(Menu1[1].Desc,"Item2");
 80041a6:	4b16      	ldr	r3, [pc, #88]	; (8004200 <InitMenu+0x1cc>)
 80041a8:	4a16      	ldr	r2, [pc, #88]	; (8004204 <InitMenu+0x1d0>)
 80041aa:	e892 0003 	ldmia.w	r2, {r0, r1}
 80041ae:	6018      	str	r0, [r3, #0]
 80041b0:	3304      	adds	r3, #4
 80041b2:	8019      	strh	r1, [r3, #0]
	strcpy(Menu1[2].Desc,"Item3");
 80041b4:	4b14      	ldr	r3, [pc, #80]	; (8004208 <InitMenu+0x1d4>)
 80041b6:	4a15      	ldr	r2, [pc, #84]	; (800420c <InitMenu+0x1d8>)
 80041b8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80041bc:	6018      	str	r0, [r3, #0]
 80041be:	3304      	adds	r3, #4
 80041c0:	8019      	strh	r1, [r3, #0]
	strcpy(Menu1[3].Desc,"MENU 2");
 80041c2:	4b13      	ldr	r3, [pc, #76]	; (8004210 <InitMenu+0x1dc>)
 80041c4:	4a13      	ldr	r2, [pc, #76]	; (8004214 <InitMenu+0x1e0>)
 80041c6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80041ca:	6018      	str	r0, [r3, #0]
 80041cc:	3304      	adds	r3, #4
 80041ce:	8019      	strh	r1, [r3, #0]
 80041d0:	3302      	adds	r3, #2
 80041d2:	0c0a      	lsrs	r2, r1, #16
 80041d4:	701a      	strb	r2, [r3, #0]
	strcpy(Menu1[4].Desc,"EXIT");
 80041d6:	4b10      	ldr	r3, [pc, #64]	; (8004218 <InitMenu+0x1e4>)
 80041d8:	4a10      	ldr	r2, [pc, #64]	; (800421c <InitMenu+0x1e8>)
 80041da:	e892 0003 	ldmia.w	r2, {r0, r1}
 80041de:	6018      	str	r0, [r3, #0]
 80041e0:	3304      	adds	r3, #4
 80041e2:	7019      	strb	r1, [r3, #0]



// Menu2
	for (uint8_t k=0;k<Menu2Size;k++){
 80041e4:	2300      	movs	r3, #0
 80041e6:	71bb      	strb	r3, [r7, #6]
 80041e8:	e0bc      	b.n	8004364 <InitMenu+0x330>
 80041ea:	bf00      	nop
 80041ec:	20007600 	.word	0x20007600
 80041f0:	20000000 	.word	0x20000000
 80041f4:	200074e2 	.word	0x200074e2
 80041f8:	20007608 	.word	0x20007608
 80041fc:	080121e0 	.word	0x080121e0
 8004200:	20007640 	.word	0x20007640
 8004204:	080121e8 	.word	0x080121e8
 8004208:	20007678 	.word	0x20007678
 800420c:	080121f0 	.word	0x080121f0
 8004210:	200076b0 	.word	0x200076b0
 8004214:	080121f8 	.word	0x080121f8
 8004218:	200076e8 	.word	0x200076e8
 800421c:	08012200 	.word	0x08012200
		Menu2[k].X=eGap;
 8004220:	79ba      	ldrb	r2, [r7, #6]
 8004222:	4963      	ldr	r1, [pc, #396]	; (80043b0 <InitMenu+0x37c>)
 8004224:	4613      	mov	r3, r2
 8004226:	00db      	lsls	r3, r3, #3
 8004228:	1a9b      	subs	r3, r3, r2
 800422a:	00db      	lsls	r3, r3, #3
 800422c:	440b      	add	r3, r1
 800422e:	88ba      	ldrh	r2, [r7, #4]
 8004230:	801a      	strh	r2, [r3, #0]
		Menu2[k].Y=eGap+(2*vBord+vGap+Font24.Height)*k;
 8004232:	883b      	ldrh	r3, [r7, #0]
 8004234:	005a      	lsls	r2, r3, #1
 8004236:	887b      	ldrh	r3, [r7, #2]
 8004238:	4413      	add	r3, r2
 800423a:	4a5e      	ldr	r2, [pc, #376]	; (80043b4 <InitMenu+0x380>)
 800423c:	88d2      	ldrh	r2, [r2, #6]
 800423e:	4413      	add	r3, r2
 8004240:	b29a      	uxth	r2, r3
 8004242:	79bb      	ldrb	r3, [r7, #6]
 8004244:	b29b      	uxth	r3, r3
 8004246:	fb12 f303 	smulbb	r3, r2, r3
 800424a:	b299      	uxth	r1, r3
 800424c:	79ba      	ldrb	r2, [r7, #6]
 800424e:	88bb      	ldrh	r3, [r7, #4]
 8004250:	440b      	add	r3, r1
 8004252:	b298      	uxth	r0, r3
 8004254:	4956      	ldr	r1, [pc, #344]	; (80043b0 <InitMenu+0x37c>)
 8004256:	4613      	mov	r3, r2
 8004258:	00db      	lsls	r3, r3, #3
 800425a:	1a9b      	subs	r3, r3, r2
 800425c:	00db      	lsls	r3, r3, #3
 800425e:	440b      	add	r3, r1
 8004260:	3302      	adds	r3, #2
 8004262:	4602      	mov	r2, r0
 8004264:	801a      	strh	r2, [r3, #0]
		Menu2[k].W=_width-2*eGap;
 8004266:	4b54      	ldr	r3, [pc, #336]	; (80043b8 <InitMenu+0x384>)
 8004268:	f9b3 3000 	ldrsh.w	r3, [r3]
 800426c:	b299      	uxth	r1, r3
 800426e:	88bb      	ldrh	r3, [r7, #4]
 8004270:	005b      	lsls	r3, r3, #1
 8004272:	b29b      	uxth	r3, r3
 8004274:	79ba      	ldrb	r2, [r7, #6]
 8004276:	1acb      	subs	r3, r1, r3
 8004278:	b298      	uxth	r0, r3
 800427a:	494d      	ldr	r1, [pc, #308]	; (80043b0 <InitMenu+0x37c>)
 800427c:	4613      	mov	r3, r2
 800427e:	00db      	lsls	r3, r3, #3
 8004280:	1a9b      	subs	r3, r3, r2
 8004282:	00db      	lsls	r3, r3, #3
 8004284:	440b      	add	r3, r1
 8004286:	3304      	adds	r3, #4
 8004288:	4602      	mov	r2, r0
 800428a:	801a      	strh	r2, [r3, #0]
		Menu2[k].H=Font24.Height+2*vBord;
 800428c:	4b49      	ldr	r3, [pc, #292]	; (80043b4 <InitMenu+0x380>)
 800428e:	88d9      	ldrh	r1, [r3, #6]
 8004290:	883b      	ldrh	r3, [r7, #0]
 8004292:	005b      	lsls	r3, r3, #1
 8004294:	b29b      	uxth	r3, r3
 8004296:	79ba      	ldrb	r2, [r7, #6]
 8004298:	440b      	add	r3, r1
 800429a:	b298      	uxth	r0, r3
 800429c:	4944      	ldr	r1, [pc, #272]	; (80043b0 <InitMenu+0x37c>)
 800429e:	4613      	mov	r3, r2
 80042a0:	00db      	lsls	r3, r3, #3
 80042a2:	1a9b      	subs	r3, r3, r2
 80042a4:	00db      	lsls	r3, r3, #3
 80042a6:	440b      	add	r3, r1
 80042a8:	3306      	adds	r3, #6
 80042aa:	4602      	mov	r2, r0
 80042ac:	801a      	strh	r2, [r3, #0]
		Menu2[k].BkgUnsel=DD_BLUE;
 80042ae:	79ba      	ldrb	r2, [r7, #6]
 80042b0:	493f      	ldr	r1, [pc, #252]	; (80043b0 <InitMenu+0x37c>)
 80042b2:	4613      	mov	r3, r2
 80042b4:	00db      	lsls	r3, r3, #3
 80042b6:	1a9b      	subs	r3, r3, r2
 80042b8:	00db      	lsls	r3, r3, #3
 80042ba:	440b      	add	r3, r1
 80042bc:	332a      	adds	r3, #42	; 0x2a
 80042be:	2210      	movs	r2, #16
 80042c0:	801a      	strh	r2, [r3, #0]
		Menu2[k].BorUnsel=D_CYAN;
 80042c2:	79ba      	ldrb	r2, [r7, #6]
 80042c4:	493a      	ldr	r1, [pc, #232]	; (80043b0 <InitMenu+0x37c>)
 80042c6:	4613      	mov	r3, r2
 80042c8:	00db      	lsls	r3, r3, #3
 80042ca:	1a9b      	subs	r3, r3, r2
 80042cc:	00db      	lsls	r3, r3, #3
 80042ce:	440b      	add	r3, r1
 80042d0:	332c      	adds	r3, #44	; 0x2c
 80042d2:	f44f 62c3 	mov.w	r2, #1560	; 0x618
 80042d6:	801a      	strh	r2, [r3, #0]
		Menu2[k].InkUnsel=WHITE;
 80042d8:	79ba      	ldrb	r2, [r7, #6]
 80042da:	4935      	ldr	r1, [pc, #212]	; (80043b0 <InitMenu+0x37c>)
 80042dc:	4613      	mov	r3, r2
 80042de:	00db      	lsls	r3, r3, #3
 80042e0:	1a9b      	subs	r3, r3, r2
 80042e2:	00db      	lsls	r3, r3, #3
 80042e4:	440b      	add	r3, r1
 80042e6:	332e      	adds	r3, #46	; 0x2e
 80042e8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80042ec:	801a      	strh	r2, [r3, #0]
		Menu2[k].BkgSel=ORANGE;
 80042ee:	79ba      	ldrb	r2, [r7, #6]
 80042f0:	492f      	ldr	r1, [pc, #188]	; (80043b0 <InitMenu+0x37c>)
 80042f2:	4613      	mov	r3, r2
 80042f4:	00db      	lsls	r3, r3, #3
 80042f6:	1a9b      	subs	r3, r3, r2
 80042f8:	00db      	lsls	r3, r3, #3
 80042fa:	440b      	add	r3, r1
 80042fc:	3330      	adds	r3, #48	; 0x30
 80042fe:	f44f 427d 	mov.w	r2, #64768	; 0xfd00
 8004302:	801a      	strh	r2, [r3, #0]
		Menu2[k].BorSel=YELLOW;
 8004304:	79ba      	ldrb	r2, [r7, #6]
 8004306:	492a      	ldr	r1, [pc, #168]	; (80043b0 <InitMenu+0x37c>)
 8004308:	4613      	mov	r3, r2
 800430a:	00db      	lsls	r3, r3, #3
 800430c:	1a9b      	subs	r3, r3, r2
 800430e:	00db      	lsls	r3, r3, #3
 8004310:	440b      	add	r3, r1
 8004312:	3332      	adds	r3, #50	; 0x32
 8004314:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 8004318:	801a      	strh	r2, [r3, #0]
		Menu2[k].InkSel=WHITE;
 800431a:	79ba      	ldrb	r2, [r7, #6]
 800431c:	4924      	ldr	r1, [pc, #144]	; (80043b0 <InitMenu+0x37c>)
 800431e:	4613      	mov	r3, r2
 8004320:	00db      	lsls	r3, r3, #3
 8004322:	1a9b      	subs	r3, r3, r2
 8004324:	00db      	lsls	r3, r3, #3
 8004326:	440b      	add	r3, r1
 8004328:	3334      	adds	r3, #52	; 0x34
 800432a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800432e:	801a      	strh	r2, [r3, #0]
		Menu2[k].font=Font24;
 8004330:	79ba      	ldrb	r2, [r7, #6]
 8004332:	491f      	ldr	r1, [pc, #124]	; (80043b0 <InitMenu+0x37c>)
 8004334:	4613      	mov	r3, r2
 8004336:	00db      	lsls	r3, r3, #3
 8004338:	1a9b      	subs	r3, r3, r2
 800433a:	00db      	lsls	r3, r3, #3
 800433c:	440b      	add	r3, r1
 800433e:	3318      	adds	r3, #24
 8004340:	4a1c      	ldr	r2, [pc, #112]	; (80043b4 <InitMenu+0x380>)
 8004342:	3304      	adds	r3, #4
 8004344:	ca07      	ldmia	r2, {r0, r1, r2}
 8004346:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		Menu2[k].fontSize=1;
 800434a:	79ba      	ldrb	r2, [r7, #6]
 800434c:	4918      	ldr	r1, [pc, #96]	; (80043b0 <InitMenu+0x37c>)
 800434e:	4613      	mov	r3, r2
 8004350:	00db      	lsls	r3, r3, #3
 8004352:	1a9b      	subs	r3, r3, r2
 8004354:	00db      	lsls	r3, r3, #3
 8004356:	440b      	add	r3, r1
 8004358:	3328      	adds	r3, #40	; 0x28
 800435a:	2201      	movs	r2, #1
 800435c:	701a      	strb	r2, [r3, #0]
	for (uint8_t k=0;k<Menu2Size;k++){
 800435e:	79bb      	ldrb	r3, [r7, #6]
 8004360:	3301      	adds	r3, #1
 8004362:	71bb      	strb	r3, [r7, #6]
 8004364:	79bb      	ldrb	r3, [r7, #6]
 8004366:	2b04      	cmp	r3, #4
 8004368:	f67f af5a 	bls.w	8004220 <InitMenu+0x1ec>
	}
	strcpy(Menu2[0].Desc,"Sine On");
 800436c:	4b13      	ldr	r3, [pc, #76]	; (80043bc <InitMenu+0x388>)
 800436e:	4a14      	ldr	r2, [pc, #80]	; (80043c0 <InitMenu+0x38c>)
 8004370:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004374:	e883 0003 	stmia.w	r3, {r0, r1}
	strcpy(Menu2[1].Desc,"Semi_Sine On");
 8004378:	4a12      	ldr	r2, [pc, #72]	; (80043c4 <InitMenu+0x390>)
 800437a:	4b13      	ldr	r3, [pc, #76]	; (80043c8 <InitMenu+0x394>)
 800437c:	4614      	mov	r4, r2
 800437e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004380:	c407      	stmia	r4!, {r0, r1, r2}
 8004382:	7023      	strb	r3, [r4, #0]
	strcpy(Menu2[2].Desc,"Triangle On");
 8004384:	4b11      	ldr	r3, [pc, #68]	; (80043cc <InitMenu+0x398>)
 8004386:	4a12      	ldr	r2, [pc, #72]	; (80043d0 <InitMenu+0x39c>)
 8004388:	ca07      	ldmia	r2, {r0, r1, r2}
 800438a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	strcpy(Menu2[3].Desc,"Square On");
 800438e:	4b11      	ldr	r3, [pc, #68]	; (80043d4 <InitMenu+0x3a0>)
 8004390:	4a11      	ldr	r2, [pc, #68]	; (80043d8 <InitMenu+0x3a4>)
 8004392:	ca07      	ldmia	r2, {r0, r1, r2}
 8004394:	c303      	stmia	r3!, {r0, r1}
 8004396:	801a      	strh	r2, [r3, #0]
	strcpy(Menu2[4].Desc,"BACK");
 8004398:	4b10      	ldr	r3, [pc, #64]	; (80043dc <InitMenu+0x3a8>)
 800439a:	4a11      	ldr	r2, [pc, #68]	; (80043e0 <InitMenu+0x3ac>)
 800439c:	e892 0003 	ldmia.w	r2, {r0, r1}
 80043a0:	6018      	str	r0, [r3, #0]
 80043a2:	3304      	adds	r3, #4
 80043a4:	7019      	strb	r1, [r3, #0]

}
 80043a6:	bf00      	nop
 80043a8:	3708      	adds	r7, #8
 80043aa:	46bd      	mov	sp, r7
 80043ac:	bc90      	pop	{r4, r7}
 80043ae:	4770      	bx	lr
 80043b0:	200074e8 	.word	0x200074e8
 80043b4:	20000000 	.word	0x20000000
 80043b8:	200074e2 	.word	0x200074e2
 80043bc:	200074f0 	.word	0x200074f0
 80043c0:	08012208 	.word	0x08012208
 80043c4:	20007528 	.word	0x20007528
 80043c8:	08012210 	.word	0x08012210
 80043cc:	20007560 	.word	0x20007560
 80043d0:	08012220 	.word	0x08012220
 80043d4:	20007598 	.word	0x20007598
 80043d8:	0801222c 	.word	0x0801222c
 80043dc:	200075d0 	.word	0x200075d0
 80043e0:	08012238 	.word	0x08012238

080043e4 <DrawMenuItem>:
 * 			function of the menu system: you shouldn't need to change it
 * @params  menuItem	menuitem structure to draw
 * 			selected	0 uses unselected colors
 * 						1 uses selected
 ***************************************************************************/
void DrawMenuItem(sMenuItem *item, uint8_t selected){
 80043e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80043e8:	b08c      	sub	sp, #48	; 0x30
 80043ea:	af08      	add	r7, sp, #32
 80043ec:	6078      	str	r0, [r7, #4]
 80043ee:	460b      	mov	r3, r1
 80043f0:	70fb      	strb	r3, [r7, #3]
uint16_t bor,bkg,ink;
	bor=(selected ? item->BorSel : item->BorUnsel);
 80043f2:	78fb      	ldrb	r3, [r7, #3]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d002      	beq.n	80043fe <DrawMenuItem+0x1a>
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80043fc:	e001      	b.n	8004402 <DrawMenuItem+0x1e>
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004402:	81fb      	strh	r3, [r7, #14]
	bkg=(selected ? item->BkgSel : item->BkgUnsel);
 8004404:	78fb      	ldrb	r3, [r7, #3]
 8004406:	2b00      	cmp	r3, #0
 8004408:	d002      	beq.n	8004410 <DrawMenuItem+0x2c>
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 800440e:	e001      	b.n	8004414 <DrawMenuItem+0x30>
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004414:	81bb      	strh	r3, [r7, #12]
	ink=(selected ? item->InkSel : item->InkUnsel);
 8004416:	78fb      	ldrb	r3, [r7, #3]
 8004418:	2b00      	cmp	r3, #0
 800441a:	d002      	beq.n	8004422 <DrawMenuItem+0x3e>
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8004420:	e001      	b.n	8004426 <DrawMenuItem+0x42>
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004426:	817b      	strh	r3, [r7, #10]
	Displ_CString(item->X, item->Y, item->X+item->W-1, item->Y+item->H-1,item->Desc,item->font,item->fontSize,ink,bkg);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	881e      	ldrh	r6, [r3, #0]
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	f8b3 c002 	ldrh.w	ip, [r3, #2]
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	881a      	ldrh	r2, [r3, #0]
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	889b      	ldrh	r3, [r3, #4]
 800443a:	4413      	add	r3, r2
 800443c:	b29b      	uxth	r3, r3
 800443e:	3b01      	subs	r3, #1
 8004440:	fa1f fe83 	uxth.w	lr, r3
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	885a      	ldrh	r2, [r3, #2]
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	88db      	ldrh	r3, [r3, #6]
 800444c:	4413      	add	r3, r2
 800444e:	b29b      	uxth	r3, r3
 8004450:	3b01      	subs	r3, #1
 8004452:	fa1f f883 	uxth.w	r8, r3
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	f103 0508 	add.w	r5, r3, #8
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004462:	89ba      	ldrh	r2, [r7, #12]
 8004464:	9206      	str	r2, [sp, #24]
 8004466:	897a      	ldrh	r2, [r7, #10]
 8004468:	9205      	str	r2, [sp, #20]
 800446a:	9304      	str	r3, [sp, #16]
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	ac01      	add	r4, sp, #4
 8004470:	331c      	adds	r3, #28
 8004472:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8004476:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800447a:	9500      	str	r5, [sp, #0]
 800447c:	4643      	mov	r3, r8
 800447e:	4672      	mov	r2, lr
 8004480:	4661      	mov	r1, ip
 8004482:	4630      	mov	r0, r6
 8004484:	f7ff fc96 	bl	8003db4 <Displ_CString>
	Displ_Border(item->X, item->Y, item->W, item->H,1,bor);
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	881b      	ldrh	r3, [r3, #0]
 800448c:	b218      	sxth	r0, r3
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	885b      	ldrh	r3, [r3, #2]
 8004492:	b219      	sxth	r1, r3
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	889b      	ldrh	r3, [r3, #4]
 8004498:	b21a      	sxth	r2, r3
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	88db      	ldrh	r3, [r3, #6]
 800449e:	b21c      	sxth	r4, r3
 80044a0:	89fb      	ldrh	r3, [r7, #14]
 80044a2:	9301      	str	r3, [sp, #4]
 80044a4:	2301      	movs	r3, #1
 80044a6:	9300      	str	r3, [sp, #0]
 80044a8:	4623      	mov	r3, r4
 80044aa:	f7ff f952 	bl	8003752 <Displ_Border>
}
 80044ae:	bf00      	nop
 80044b0:	3710      	adds	r7, #16
 80044b2:	46bd      	mov	sp, r7
 80044b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080044b8 <DrawMenu>:
 * @brief 	full menu drawing
 * 			function of the menu system: you shouldn't need to change it
 * @params  menu		structure to check
 * 			menusize	number of elements into menu
 ***************************************************************************/
void DrawMenu(sMenuItem *menu,uint8_t menusize){
 80044b8:	b580      	push	{r7, lr}
 80044ba:	b084      	sub	sp, #16
 80044bc:	af00      	add	r7, sp, #0
 80044be:	6078      	str	r0, [r7, #4]
 80044c0:	460b      	mov	r3, r1
 80044c2:	70fb      	strb	r3, [r7, #3]
uint8_t k;

	Displ_CLS(BLACK);
 80044c4:	2000      	movs	r0, #0
 80044c6:	f7fe fe5d 	bl	8003184 <Displ_CLS>
	for (k=0;k<menusize;k++){
 80044ca:	2300      	movs	r3, #0
 80044cc:	73fb      	strb	r3, [r7, #15]
 80044ce:	e00e      	b.n	80044ee <DrawMenu+0x36>
		DrawMenuItem(&menu[k], 0);
 80044d0:	7bfa      	ldrb	r2, [r7, #15]
 80044d2:	4613      	mov	r3, r2
 80044d4:	00db      	lsls	r3, r3, #3
 80044d6:	1a9b      	subs	r3, r3, r2
 80044d8:	00db      	lsls	r3, r3, #3
 80044da:	461a      	mov	r2, r3
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	4413      	add	r3, r2
 80044e0:	2100      	movs	r1, #0
 80044e2:	4618      	mov	r0, r3
 80044e4:	f7ff ff7e 	bl	80043e4 <DrawMenuItem>
	for (k=0;k<menusize;k++){
 80044e8:	7bfb      	ldrb	r3, [r7, #15]
 80044ea:	3301      	adds	r3, #1
 80044ec:	73fb      	strb	r3, [r7, #15]
 80044ee:	7bfa      	ldrb	r2, [r7, #15]
 80044f0:	78fb      	ldrb	r3, [r7, #3]
 80044f2:	429a      	cmp	r2, r3
 80044f4:	d3ec      	bcc.n	80044d0 <DrawMenu+0x18>
	}
}
 80044f6:	bf00      	nop
 80044f8:	bf00      	nop
 80044fa:	3710      	adds	r7, #16
 80044fc:	46bd      	mov	sp, r7
 80044fe:	bd80      	pop	{r7, pc}

08004500 <UpdateMenuItem>:

	Touch_WaitForUntouch(0);
	return result;
}

void UpdateMenuItem(sMenuItem menu[], int itemIndex, int isSelected) {
 8004500:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004502:	b08f      	sub	sp, #60	; 0x3c
 8004504:	af06      	add	r7, sp, #24
 8004506:	60f8      	str	r0, [r7, #12]
 8004508:	60b9      	str	r1, [r7, #8]
 800450a:	607a      	str	r2, [r7, #4]
    if (itemIndex < 0) return; // Basic check to avoid invalid index
 800450c:	68bb      	ldr	r3, [r7, #8]
 800450e:	2b00      	cmp	r3, #0
 8004510:	f2c0 809a 	blt.w	8004648 <UpdateMenuItem+0x148>

    sMenuItem *item = &menu[itemIndex]; // Pointer to the menu item to be updated
 8004514:	68ba      	ldr	r2, [r7, #8]
 8004516:	4613      	mov	r3, r2
 8004518:	00db      	lsls	r3, r3, #3
 800451a:	1a9b      	subs	r3, r3, r2
 800451c:	00db      	lsls	r3, r3, #3
 800451e:	461a      	mov	r2, r3
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	4413      	add	r3, r2
 8004524:	61fb      	str	r3, [r7, #28]

    // Determine the colors based on the selection status
    uint16_t backgroundColor = isSelected ? item->BkgSel : item->BkgUnsel;
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	2b00      	cmp	r3, #0
 800452a:	d002      	beq.n	8004532 <UpdateMenuItem+0x32>
 800452c:	69fb      	ldr	r3, [r7, #28]
 800452e:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 8004530:	e001      	b.n	8004536 <UpdateMenuItem+0x36>
 8004532:	69fb      	ldr	r3, [r7, #28]
 8004534:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004536:	837b      	strh	r3, [r7, #26]
    uint16_t borderColor = isSelected ? item->BorSel : item->BorUnsel;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2b00      	cmp	r3, #0
 800453c:	d002      	beq.n	8004544 <UpdateMenuItem+0x44>
 800453e:	69fb      	ldr	r3, [r7, #28]
 8004540:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004542:	e001      	b.n	8004548 <UpdateMenuItem+0x48>
 8004544:	69fb      	ldr	r3, [r7, #28]
 8004546:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004548:	833b      	strh	r3, [r7, #24]
    uint16_t textColor = isSelected ? item->InkSel : item->InkUnsel;
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	2b00      	cmp	r3, #0
 800454e:	d002      	beq.n	8004556 <UpdateMenuItem+0x56>
 8004550:	69fb      	ldr	r3, [r7, #28]
 8004552:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8004554:	e001      	b.n	800455a <UpdateMenuItem+0x5a>
 8004556:	69fb      	ldr	r3, [r7, #28]
 8004558:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800455a:	82fb      	strh	r3, [r7, #22]

    // Draw the rounded rectangle background
    Displ_fillRoundRect(item->X, item->Y, item->W, item->H, 5, backgroundColor); // Assuming a radius of 5 for rounded corners
 800455c:	69fb      	ldr	r3, [r7, #28]
 800455e:	881b      	ldrh	r3, [r3, #0]
 8004560:	b218      	sxth	r0, r3
 8004562:	69fb      	ldr	r3, [r7, #28]
 8004564:	885b      	ldrh	r3, [r3, #2]
 8004566:	b219      	sxth	r1, r3
 8004568:	69fb      	ldr	r3, [r7, #28]
 800456a:	889b      	ldrh	r3, [r3, #4]
 800456c:	b21a      	sxth	r2, r3
 800456e:	69fb      	ldr	r3, [r7, #28]
 8004570:	88db      	ldrh	r3, [r3, #6]
 8004572:	b21c      	sxth	r4, r3
 8004574:	8b7b      	ldrh	r3, [r7, #26]
 8004576:	9301      	str	r3, [sp, #4]
 8004578:	2305      	movs	r3, #5
 800457a:	9300      	str	r3, [sp, #0]
 800457c:	4623      	mov	r3, r4
 800457e:	f7ff fb64 	bl	8003c4a <Displ_fillRoundRect>

    // Draw the border around the item
    Displ_drawRoundRect(item->X, item->Y, item->W, item->H, 5, borderColor);
 8004582:	69fb      	ldr	r3, [r7, #28]
 8004584:	881b      	ldrh	r3, [r3, #0]
 8004586:	b218      	sxth	r0, r3
 8004588:	69fb      	ldr	r3, [r7, #28]
 800458a:	885b      	ldrh	r3, [r3, #2]
 800458c:	b219      	sxth	r1, r3
 800458e:	69fb      	ldr	r3, [r7, #28]
 8004590:	889b      	ldrh	r3, [r3, #4]
 8004592:	b21a      	sxth	r2, r3
 8004594:	69fb      	ldr	r3, [r7, #28]
 8004596:	88db      	ldrh	r3, [r3, #6]
 8004598:	b21c      	sxth	r4, r3
 800459a:	8b3b      	ldrh	r3, [r7, #24]
 800459c:	9301      	str	r3, [sp, #4]
 800459e:	2305      	movs	r3, #5
 80045a0:	9300      	str	r3, [sp, #0]
 80045a2:	4623      	mov	r3, r4
 80045a4:	f7ff fa5c 	bl	8003a60 <Displ_drawRoundRect>

    // Draw the text centered within the rectangle
    uint16_t textWidth = strlen(item->Desc) * item->font.Width * item->fontSize;
 80045a8:	69fb      	ldr	r3, [r7, #28]
 80045aa:	3308      	adds	r3, #8
 80045ac:	4618      	mov	r0, r3
 80045ae:	f7fb fe0f 	bl	80001d0 <strlen>
 80045b2:	4603      	mov	r3, r0
 80045b4:	b29a      	uxth	r2, r3
 80045b6:	69fb      	ldr	r3, [r7, #28]
 80045b8:	8c1b      	ldrh	r3, [r3, #32]
 80045ba:	fb12 f303 	smulbb	r3, r2, r3
 80045be:	b29a      	uxth	r2, r3
 80045c0:	69fb      	ldr	r3, [r7, #28]
 80045c2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80045c6:	b29b      	uxth	r3, r3
 80045c8:	fb12 f303 	smulbb	r3, r2, r3
 80045cc:	82bb      	strh	r3, [r7, #20]
    uint16_t textX = item->X + (item->W - textWidth) / 2;
 80045ce:	69fb      	ldr	r3, [r7, #28]
 80045d0:	881a      	ldrh	r2, [r3, #0]
 80045d2:	69fb      	ldr	r3, [r7, #28]
 80045d4:	889b      	ldrh	r3, [r3, #4]
 80045d6:	4619      	mov	r1, r3
 80045d8:	8abb      	ldrh	r3, [r7, #20]
 80045da:	1acb      	subs	r3, r1, r3
 80045dc:	0fd9      	lsrs	r1, r3, #31
 80045de:	440b      	add	r3, r1
 80045e0:	105b      	asrs	r3, r3, #1
 80045e2:	b29b      	uxth	r3, r3
 80045e4:	4413      	add	r3, r2
 80045e6:	827b      	strh	r3, [r7, #18]
    uint16_t textY = item->Y + (item->H - item->font.Height * item->fontSize) / 2;
 80045e8:	69fb      	ldr	r3, [r7, #28]
 80045ea:	885a      	ldrh	r2, [r3, #2]
 80045ec:	69fb      	ldr	r3, [r7, #28]
 80045ee:	88db      	ldrh	r3, [r3, #6]
 80045f0:	4619      	mov	r1, r3
 80045f2:	69fb      	ldr	r3, [r7, #28]
 80045f4:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 80045f6:	4618      	mov	r0, r3
 80045f8:	69fb      	ldr	r3, [r7, #28]
 80045fa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80045fe:	fb00 f303 	mul.w	r3, r0, r3
 8004602:	1acb      	subs	r3, r1, r3
 8004604:	0fd9      	lsrs	r1, r3, #31
 8004606:	440b      	add	r3, r1
 8004608:	105b      	asrs	r3, r3, #1
 800460a:	b29b      	uxth	r3, r3
 800460c:	4413      	add	r3, r2
 800460e:	823b      	strh	r3, [r7, #16]
    Displ_WString(textX, textY, item->Desc, item->font, item->fontSize, textColor, backgroundColor);
 8004610:	69fb      	ldr	r3, [r7, #28]
 8004612:	f103 0608 	add.w	r6, r3, #8
 8004616:	69fb      	ldr	r3, [r7, #28]
 8004618:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 800461c:	69fb      	ldr	r3, [r7, #28]
 800461e:	8a3d      	ldrh	r5, [r7, #16]
 8004620:	8a7c      	ldrh	r4, [r7, #18]
 8004622:	8b79      	ldrh	r1, [r7, #26]
 8004624:	9104      	str	r1, [sp, #16]
 8004626:	8af9      	ldrh	r1, [r7, #22]
 8004628:	9103      	str	r1, [sp, #12]
 800462a:	9202      	str	r2, [sp, #8]
 800462c:	46ec      	mov	ip, sp
 800462e:	f103 0220 	add.w	r2, r3, #32
 8004632:	e892 0003 	ldmia.w	r2, {r0, r1}
 8004636:	e88c 0003 	stmia.w	ip, {r0, r1}
 800463a:	69db      	ldr	r3, [r3, #28]
 800463c:	4632      	mov	r2, r6
 800463e:	4629      	mov	r1, r5
 8004640:	4620      	mov	r0, r4
 8004642:	f7ff fb77 	bl	8003d34 <Displ_WString>
 8004646:	e000      	b.n	800464a <UpdateMenuItem+0x14a>
    if (itemIndex < 0) return; // Basic check to avoid invalid index
 8004648:	bf00      	nop
}
 800464a:	3724      	adds	r7, #36	; 0x24
 800464c:	46bd      	mov	sp, r7
 800464e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004650 <RunMenu1>:
int z = 0;
int b = 0;
extern volatile int menu1_running;
extern volatile int menu2_running;

void RunMenu1(int menu_counter, int button_pressed){
 8004650:	b580      	push	{r7, lr}
 8004652:	b084      	sub	sp, #16
 8004654:	af00      	add	r7, sp, #0
 8004656:	6078      	str	r0, [r7, #4]
 8004658:	6039      	str	r1, [r7, #0]


	 static uint8_t itemSelected[5] = {0}; // Static array to keep track of the selection state
	    // Loop through all items and update their selection state
	    for (int i = 0; i < 5; i++) {
 800465a:	2300      	movs	r3, #0
 800465c:	60fb      	str	r3, [r7, #12]
 800465e:	e027      	b.n	80046b0 <RunMenu1+0x60>
	        if (i == menu_counter) {
 8004660:	68fa      	ldr	r2, [r7, #12]
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	429a      	cmp	r2, r3
 8004666:	d110      	bne.n	800468a <RunMenu1+0x3a>
	            if (itemSelected[i] == 0) { // If it is not already selected
 8004668:	4a2a      	ldr	r2, [pc, #168]	; (8004714 <RunMenu1+0xc4>)
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	4413      	add	r3, r2
 800466e:	781b      	ldrb	r3, [r3, #0]
 8004670:	2b00      	cmp	r3, #0
 8004672:	d11a      	bne.n	80046aa <RunMenu1+0x5a>
	                UpdateMenuItem(Menu1, i, 1); // Set to selected
 8004674:	2201      	movs	r2, #1
 8004676:	68f9      	ldr	r1, [r7, #12]
 8004678:	4827      	ldr	r0, [pc, #156]	; (8004718 <RunMenu1+0xc8>)
 800467a:	f7ff ff41 	bl	8004500 <UpdateMenuItem>
	                itemSelected[i] = 1; // Update the state to selected
 800467e:	4a25      	ldr	r2, [pc, #148]	; (8004714 <RunMenu1+0xc4>)
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	4413      	add	r3, r2
 8004684:	2201      	movs	r2, #1
 8004686:	701a      	strb	r2, [r3, #0]
 8004688:	e00f      	b.n	80046aa <RunMenu1+0x5a>
	            }
	        } else {
	            if (itemSelected[i] != 0) { // If it is not already unselected
 800468a:	4a22      	ldr	r2, [pc, #136]	; (8004714 <RunMenu1+0xc4>)
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	4413      	add	r3, r2
 8004690:	781b      	ldrb	r3, [r3, #0]
 8004692:	2b00      	cmp	r3, #0
 8004694:	d009      	beq.n	80046aa <RunMenu1+0x5a>
	                UpdateMenuItem(Menu1, i, 0); // Set to unselected
 8004696:	2200      	movs	r2, #0
 8004698:	68f9      	ldr	r1, [r7, #12]
 800469a:	481f      	ldr	r0, [pc, #124]	; (8004718 <RunMenu1+0xc8>)
 800469c:	f7ff ff30 	bl	8004500 <UpdateMenuItem>
	                itemSelected[i] = 0; // Update the state to unselected
 80046a0:	4a1c      	ldr	r2, [pc, #112]	; (8004714 <RunMenu1+0xc4>)
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	4413      	add	r3, r2
 80046a6:	2200      	movs	r2, #0
 80046a8:	701a      	strb	r2, [r3, #0]
	    for (int i = 0; i < 5; i++) {
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	3301      	adds	r3, #1
 80046ae:	60fb      	str	r3, [r7, #12]
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	2b04      	cmp	r3, #4
 80046b4:	ddd4      	ble.n	8004660 <RunMenu1+0x10>
	            }
	        }
	    }

	    // Handle special cases like touches outside the menu items
	    if(button_pressed == 1){
 80046b6:	683b      	ldr	r3, [r7, #0]
 80046b8:	2b01      	cmp	r3, #1
 80046ba:	d120      	bne.n	80046fe <RunMenu1+0xae>
	    	button_pressed = 0;
 80046bc:	2300      	movs	r3, #0
 80046be:	603b      	str	r3, [r7, #0]
	    	switch (menu_counter) {
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2b02      	cmp	r3, #2
 80046c4:	d01d      	beq.n	8004702 <RunMenu1+0xb2>
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	2b02      	cmp	r3, #2
 80046ca:	dc1c      	bgt.n	8004706 <RunMenu1+0xb6>
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d003      	beq.n	80046da <RunMenu1+0x8a>
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	2b01      	cmp	r3, #1
 80046d6:	d018      	beq.n	800470a <RunMenu1+0xba>
	        		break;
	        	case 2: // Triangle Wave
	        		break;
	        	case 3: // Square Wave
	        	default:
	        		break;
 80046d8:	e015      	b.n	8004706 <RunMenu1+0xb6>
	        		menu2_running = 1;
 80046da:	4b10      	ldr	r3, [pc, #64]	; (800471c <RunMenu1+0xcc>)
 80046dc:	2201      	movs	r2, #1
 80046de:	601a      	str	r2, [r3, #0]
	        	    menu1_running = 0;
 80046e0:	4b0f      	ldr	r3, [pc, #60]	; (8004720 <RunMenu1+0xd0>)
 80046e2:	2200      	movs	r2, #0
 80046e4:	601a      	str	r2, [r3, #0]
	        	    DrawMenu(Menu2,	(sizeof(Menu2)/sizeof(Menu2[0])));
 80046e6:	2105      	movs	r1, #5
 80046e8:	480e      	ldr	r0, [pc, #56]	; (8004724 <RunMenu1+0xd4>)
 80046ea:	f7ff fee5 	bl	80044b8 <DrawMenu>
	        	    itemSelected[0] = 0;
 80046ee:	4b09      	ldr	r3, [pc, #36]	; (8004714 <RunMenu1+0xc4>)
 80046f0:	2200      	movs	r2, #0
 80046f2:	701a      	strb	r2, [r3, #0]
	        		RunMenu2(0, button_pressed);
 80046f4:	6839      	ldr	r1, [r7, #0]
 80046f6:	2000      	movs	r0, #0
 80046f8:	f000 f816 	bl	8004728 <RunMenu2>
	        		break;
 80046fc:	e006      	b.n	800470c <RunMenu1+0xbc>
	    	}
	    }
 80046fe:	bf00      	nop
 8004700:	e004      	b.n	800470c <RunMenu1+0xbc>
	        		break;
 8004702:	bf00      	nop
 8004704:	e002      	b.n	800470c <RunMenu1+0xbc>
	        		break;
 8004706:	bf00      	nop
 8004708:	e000      	b.n	800470c <RunMenu1+0xbc>
	        		break;
 800470a:	bf00      	nop


}
 800470c:	bf00      	nop
 800470e:	3710      	adds	r7, #16
 8004710:	46bd      	mov	sp, r7
 8004712:	bd80      	pop	{r7, pc}
 8004714:	2000593c 	.word	0x2000593c
 8004718:	20007600 	.word	0x20007600
 800471c:	20000114 	.word	0x20000114
 8004720:	20000010 	.word	0x20000010
 8004724:	200074e8 	.word	0x200074e8

08004728 <RunMenu2>:
 * 		  0-253 	the menu item chosen
 * 		  254 		kdisplay was clicked outside items menu area
 * 		  255		ther was no touch on the menu
 * 		  after any actions repeat menu unless there is a specific "return"
 ******************************************************/
void RunMenu2(int menu2_counter, int button_pressed){
 8004728:	b590      	push	{r4, r7, lr}
 800472a:	b085      	sub	sp, #20
 800472c:	af00      	add	r7, sp, #0
 800472e:	6078      	str	r0, [r7, #4]
 8004730:	6039      	str	r1, [r7, #0]
	//DrawMenu(Menu2,	(sizeof(Menu2)/sizeof(Menu2[0])));
	static uint8_t itemSelected[5] = {0}; // Static array to keep track of the selection state
	    // Loop through all items and update their selection state
	    for (int i = 0; i < 5; i++) {
 8004732:	2300      	movs	r3, #0
 8004734:	60fb      	str	r3, [r7, #12]
 8004736:	e027      	b.n	8004788 <RunMenu2+0x60>
	        if (i == menu2_counter) {
 8004738:	68fa      	ldr	r2, [r7, #12]
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	429a      	cmp	r2, r3
 800473e:	d110      	bne.n	8004762 <RunMenu2+0x3a>
	            if (itemSelected[i] == 0) { // If it is not already selected
 8004740:	4a88      	ldr	r2, [pc, #544]	; (8004964 <RunMenu2+0x23c>)
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	4413      	add	r3, r2
 8004746:	781b      	ldrb	r3, [r3, #0]
 8004748:	2b00      	cmp	r3, #0
 800474a:	d11a      	bne.n	8004782 <RunMenu2+0x5a>
	                UpdateMenuItem(Menu2, i, 1); // Set to selected
 800474c:	2201      	movs	r2, #1
 800474e:	68f9      	ldr	r1, [r7, #12]
 8004750:	4885      	ldr	r0, [pc, #532]	; (8004968 <RunMenu2+0x240>)
 8004752:	f7ff fed5 	bl	8004500 <UpdateMenuItem>
	                itemSelected[i] = 1; // Update the state to selected
 8004756:	4a83      	ldr	r2, [pc, #524]	; (8004964 <RunMenu2+0x23c>)
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	4413      	add	r3, r2
 800475c:	2201      	movs	r2, #1
 800475e:	701a      	strb	r2, [r3, #0]
 8004760:	e00f      	b.n	8004782 <RunMenu2+0x5a>
	            }
	        } else {
	            if (itemSelected[i] != 0) { // If it is not already unselected
 8004762:	4a80      	ldr	r2, [pc, #512]	; (8004964 <RunMenu2+0x23c>)
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	4413      	add	r3, r2
 8004768:	781b      	ldrb	r3, [r3, #0]
 800476a:	2b00      	cmp	r3, #0
 800476c:	d009      	beq.n	8004782 <RunMenu2+0x5a>
	                UpdateMenuItem(Menu2, i, 0); // Set to unselected
 800476e:	2200      	movs	r2, #0
 8004770:	68f9      	ldr	r1, [r7, #12]
 8004772:	487d      	ldr	r0, [pc, #500]	; (8004968 <RunMenu2+0x240>)
 8004774:	f7ff fec4 	bl	8004500 <UpdateMenuItem>
	                itemSelected[i] = 0; // Update the state to unselected
 8004778:	4a7a      	ldr	r2, [pc, #488]	; (8004964 <RunMenu2+0x23c>)
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	4413      	add	r3, r2
 800477e:	2200      	movs	r2, #0
 8004780:	701a      	strb	r2, [r3, #0]
	    for (int i = 0; i < 5; i++) {
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	3301      	adds	r3, #1
 8004786:	60fb      	str	r3, [r7, #12]
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	2b04      	cmp	r3, #4
 800478c:	ddd4      	ble.n	8004738 <RunMenu2+0x10>
	            }
	        }
	    }

	    if(button_pressed == 1){
 800478e:	683b      	ldr	r3, [r7, #0]
 8004790:	2b01      	cmp	r3, #1
 8004792:	f040 80df 	bne.w	8004954 <RunMenu2+0x22c>

	    	    	switch (menu2_counter) {
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	2b04      	cmp	r3, #4
 800479a:	f200 80dd 	bhi.w	8004958 <RunMenu2+0x230>
 800479e:	a201      	add	r2, pc, #4	; (adr r2, 80047a4 <RunMenu2+0x7c>)
 80047a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047a4:	080047b9 	.word	0x080047b9
 80047a8:	08004817 	.word	0x08004817
 80047ac:	08004877 	.word	0x08004877
 80047b0:	080048d5 	.word	0x080048d5
 80047b4:	08004937 	.word	0x08004937
	    	        	case 0: // Sine Wave
	    	        		x = x%2;
 80047b8:	4b6c      	ldr	r3, [pc, #432]	; (800496c <RunMenu2+0x244>)
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	2b00      	cmp	r3, #0
 80047be:	f003 0301 	and.w	r3, r3, #1
 80047c2:	bfb8      	it	lt
 80047c4:	425b      	neglt	r3, r3
 80047c6:	4a69      	ldr	r2, [pc, #420]	; (800496c <RunMenu2+0x244>)
 80047c8:	6013      	str	r3, [r2, #0]
	    	        		if(x==0){
 80047ca:	4b68      	ldr	r3, [pc, #416]	; (800496c <RunMenu2+0x244>)
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d10d      	bne.n	80047ee <RunMenu2+0xc6>
	    	        			strcpy(Menu2[0].Desc,"Sine Off");
 80047d2:	4b67      	ldr	r3, [pc, #412]	; (8004970 <RunMenu2+0x248>)
 80047d4:	4a67      	ldr	r2, [pc, #412]	; (8004974 <RunMenu2+0x24c>)
 80047d6:	ca07      	ldmia	r2, {r0, r1, r2}
 80047d8:	c303      	stmia	r3!, {r0, r1}
 80047da:	701a      	strb	r2, [r3, #0]
	    	        			UpdateMenuItem(Menu2, 0, 1);
 80047dc:	2201      	movs	r2, #1
 80047de:	2100      	movs	r1, #0
 80047e0:	4861      	ldr	r0, [pc, #388]	; (8004968 <RunMenu2+0x240>)
 80047e2:	f7ff fe8d 	bl	8004500 <UpdateMenuItem>
	    	        			set_wave(0);
 80047e6:	2000      	movs	r0, #0
 80047e8:	f7fd fbb2 	bl	8001f50 <set_wave>
 80047ec:	e00d      	b.n	800480a <RunMenu2+0xe2>
	    	        		}
	    	        		else{
	    	        			strcpy(Menu2[0].Desc,"Sine On");
 80047ee:	4b60      	ldr	r3, [pc, #384]	; (8004970 <RunMenu2+0x248>)
 80047f0:	4a61      	ldr	r2, [pc, #388]	; (8004978 <RunMenu2+0x250>)
 80047f2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80047f6:	e883 0003 	stmia.w	r3, {r0, r1}
	    	        			UpdateMenuItem(Menu2, 0, 1);
 80047fa:	2201      	movs	r2, #1
 80047fc:	2100      	movs	r1, #0
 80047fe:	485a      	ldr	r0, [pc, #360]	; (8004968 <RunMenu2+0x240>)
 8004800:	f7ff fe7e 	bl	8004500 <UpdateMenuItem>
	    	        			set_wave(1);
 8004804:	2001      	movs	r0, #1
 8004806:	f7fd fba3 	bl	8001f50 <set_wave>
	    	        		}
	    	        		x++;
 800480a:	4b58      	ldr	r3, [pc, #352]	; (800496c <RunMenu2+0x244>)
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	3301      	adds	r3, #1
 8004810:	4a56      	ldr	r2, [pc, #344]	; (800496c <RunMenu2+0x244>)
 8004812:	6013      	str	r3, [r2, #0]
	    	        		break;
 8004814:	e0a1      	b.n	800495a <RunMenu2+0x232>
	    	        	case 1: // Semi_Sine Wave
	    	        		y = y%2;
 8004816:	4b59      	ldr	r3, [pc, #356]	; (800497c <RunMenu2+0x254>)
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	2b00      	cmp	r3, #0
 800481c:	f003 0301 	and.w	r3, r3, #1
 8004820:	bfb8      	it	lt
 8004822:	425b      	neglt	r3, r3
 8004824:	4a55      	ldr	r2, [pc, #340]	; (800497c <RunMenu2+0x254>)
 8004826:	6013      	str	r3, [r2, #0]
	    	        		if(y==0){
 8004828:	4b54      	ldr	r3, [pc, #336]	; (800497c <RunMenu2+0x254>)
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	2b00      	cmp	r3, #0
 800482e:	d10e      	bne.n	800484e <RunMenu2+0x126>
	    	        			strcpy(Menu2[1].Desc,"Semi_Sine Off");
 8004830:	4a53      	ldr	r2, [pc, #332]	; (8004980 <RunMenu2+0x258>)
 8004832:	4b54      	ldr	r3, [pc, #336]	; (8004984 <RunMenu2+0x25c>)
 8004834:	4614      	mov	r4, r2
 8004836:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004838:	c407      	stmia	r4!, {r0, r1, r2}
 800483a:	8023      	strh	r3, [r4, #0]
	    	        			UpdateMenuItem(Menu2, 1, 1);
 800483c:	2201      	movs	r2, #1
 800483e:	2101      	movs	r1, #1
 8004840:	4849      	ldr	r0, [pc, #292]	; (8004968 <RunMenu2+0x240>)
 8004842:	f7ff fe5d 	bl	8004500 <UpdateMenuItem>
	    	        			set_wave(4);
 8004846:	2004      	movs	r0, #4
 8004848:	f7fd fb82 	bl	8001f50 <set_wave>
 800484c:	e00d      	b.n	800486a <RunMenu2+0x142>
	    	        		}
	    	        		else{
	    	        			strcpy(Menu2[1].Desc,"Semi_Sine On");
 800484e:	4a4c      	ldr	r2, [pc, #304]	; (8004980 <RunMenu2+0x258>)
 8004850:	4b4d      	ldr	r3, [pc, #308]	; (8004988 <RunMenu2+0x260>)
 8004852:	4614      	mov	r4, r2
 8004854:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004856:	c407      	stmia	r4!, {r0, r1, r2}
 8004858:	7023      	strb	r3, [r4, #0]
	    	        			UpdateMenuItem(Menu2, 1, 1);
 800485a:	2201      	movs	r2, #1
 800485c:	2101      	movs	r1, #1
 800485e:	4842      	ldr	r0, [pc, #264]	; (8004968 <RunMenu2+0x240>)
 8004860:	f7ff fe4e 	bl	8004500 <UpdateMenuItem>
	    	        			set_wave(1);
 8004864:	2001      	movs	r0, #1
 8004866:	f7fd fb73 	bl	8001f50 <set_wave>
	    	        		}
	    	        		y++;
 800486a:	4b44      	ldr	r3, [pc, #272]	; (800497c <RunMenu2+0x254>)
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	3301      	adds	r3, #1
 8004870:	4a42      	ldr	r2, [pc, #264]	; (800497c <RunMenu2+0x254>)
 8004872:	6013      	str	r3, [r2, #0]
	    	        		break;
 8004874:	e071      	b.n	800495a <RunMenu2+0x232>
	    	        	case 2: // Triangle Wave
	    	        		z = z%2;
 8004876:	4b45      	ldr	r3, [pc, #276]	; (800498c <RunMenu2+0x264>)
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	2b00      	cmp	r3, #0
 800487c:	f003 0301 	and.w	r3, r3, #1
 8004880:	bfb8      	it	lt
 8004882:	425b      	neglt	r3, r3
 8004884:	4a41      	ldr	r2, [pc, #260]	; (800498c <RunMenu2+0x264>)
 8004886:	6013      	str	r3, [r2, #0]
	    	        		if(z==0){
 8004888:	4b40      	ldr	r3, [pc, #256]	; (800498c <RunMenu2+0x264>)
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	2b00      	cmp	r3, #0
 800488e:	d10e      	bne.n	80048ae <RunMenu2+0x186>
	    	        			strcpy(Menu2[2].Desc,"Triangle Off");
 8004890:	4a3f      	ldr	r2, [pc, #252]	; (8004990 <RunMenu2+0x268>)
 8004892:	4b40      	ldr	r3, [pc, #256]	; (8004994 <RunMenu2+0x26c>)
 8004894:	4614      	mov	r4, r2
 8004896:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004898:	c407      	stmia	r4!, {r0, r1, r2}
 800489a:	7023      	strb	r3, [r4, #0]
	    	        			UpdateMenuItem(Menu2, 2, 1);
 800489c:	2201      	movs	r2, #1
 800489e:	2102      	movs	r1, #2
 80048a0:	4831      	ldr	r0, [pc, #196]	; (8004968 <RunMenu2+0x240>)
 80048a2:	f7ff fe2d 	bl	8004500 <UpdateMenuItem>
	    	        			set_wave(3);
 80048a6:	2003      	movs	r0, #3
 80048a8:	f7fd fb52 	bl	8001f50 <set_wave>
 80048ac:	e00c      	b.n	80048c8 <RunMenu2+0x1a0>
	    	        		}
	    	        		else{
								strcpy(Menu2[2].Desc,"Triangle On");
 80048ae:	4b38      	ldr	r3, [pc, #224]	; (8004990 <RunMenu2+0x268>)
 80048b0:	4a39      	ldr	r2, [pc, #228]	; (8004998 <RunMenu2+0x270>)
 80048b2:	ca07      	ldmia	r2, {r0, r1, r2}
 80048b4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
								UpdateMenuItem(Menu2, 2, 1);
 80048b8:	2201      	movs	r2, #1
 80048ba:	2102      	movs	r1, #2
 80048bc:	482a      	ldr	r0, [pc, #168]	; (8004968 <RunMenu2+0x240>)
 80048be:	f7ff fe1f 	bl	8004500 <UpdateMenuItem>
								set_wave(1);
 80048c2:	2001      	movs	r0, #1
 80048c4:	f7fd fb44 	bl	8001f50 <set_wave>
	    	        		}
	    	        		z++;
 80048c8:	4b30      	ldr	r3, [pc, #192]	; (800498c <RunMenu2+0x264>)
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	3301      	adds	r3, #1
 80048ce:	4a2f      	ldr	r2, [pc, #188]	; (800498c <RunMenu2+0x264>)
 80048d0:	6013      	str	r3, [r2, #0]
	    	        		break;
 80048d2:	e042      	b.n	800495a <RunMenu2+0x232>
	    	        	case 3: // Square Wave
	    	        		b = b%2;
 80048d4:	4b31      	ldr	r3, [pc, #196]	; (800499c <RunMenu2+0x274>)
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	2b00      	cmp	r3, #0
 80048da:	f003 0301 	and.w	r3, r3, #1
 80048de:	bfb8      	it	lt
 80048e0:	425b      	neglt	r3, r3
 80048e2:	4a2e      	ldr	r2, [pc, #184]	; (800499c <RunMenu2+0x274>)
 80048e4:	6013      	str	r3, [r2, #0]
	    	        		if(b==0){
 80048e6:	4b2d      	ldr	r3, [pc, #180]	; (800499c <RunMenu2+0x274>)
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d110      	bne.n	8004910 <RunMenu2+0x1e8>
	    	        			strcpy(Menu2[3].Desc,"Square Off");
 80048ee:	4b2c      	ldr	r3, [pc, #176]	; (80049a0 <RunMenu2+0x278>)
 80048f0:	4a2c      	ldr	r2, [pc, #176]	; (80049a4 <RunMenu2+0x27c>)
 80048f2:	ca07      	ldmia	r2, {r0, r1, r2}
 80048f4:	c303      	stmia	r3!, {r0, r1}
 80048f6:	801a      	strh	r2, [r3, #0]
 80048f8:	3302      	adds	r3, #2
 80048fa:	0c12      	lsrs	r2, r2, #16
 80048fc:	701a      	strb	r2, [r3, #0]
	    	        			UpdateMenuItem(Menu2, 3, 1);
 80048fe:	2201      	movs	r2, #1
 8004900:	2103      	movs	r1, #3
 8004902:	4819      	ldr	r0, [pc, #100]	; (8004968 <RunMenu2+0x240>)
 8004904:	f7ff fdfc 	bl	8004500 <UpdateMenuItem>
	    	        			set_wave(2);
 8004908:	2002      	movs	r0, #2
 800490a:	f7fd fb21 	bl	8001f50 <set_wave>
 800490e:	e00c      	b.n	800492a <RunMenu2+0x202>
	    	        		}
	    	        		else{
	    	        			strcpy(Menu2[3].Desc,"Square On");
 8004910:	4b23      	ldr	r3, [pc, #140]	; (80049a0 <RunMenu2+0x278>)
 8004912:	4a25      	ldr	r2, [pc, #148]	; (80049a8 <RunMenu2+0x280>)
 8004914:	ca07      	ldmia	r2, {r0, r1, r2}
 8004916:	c303      	stmia	r3!, {r0, r1}
 8004918:	801a      	strh	r2, [r3, #0]
	    	        			UpdateMenuItem(Menu2, 3, 1);
 800491a:	2201      	movs	r2, #1
 800491c:	2103      	movs	r1, #3
 800491e:	4812      	ldr	r0, [pc, #72]	; (8004968 <RunMenu2+0x240>)
 8004920:	f7ff fdee 	bl	8004500 <UpdateMenuItem>
	    	        			set_wave(1);
 8004924:	2001      	movs	r0, #1
 8004926:	f7fd fb13 	bl	8001f50 <set_wave>
	    	        		}
	    	        		b++;
 800492a:	4b1c      	ldr	r3, [pc, #112]	; (800499c <RunMenu2+0x274>)
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	3301      	adds	r3, #1
 8004930:	4a1a      	ldr	r2, [pc, #104]	; (800499c <RunMenu2+0x274>)
 8004932:	6013      	str	r3, [r2, #0]
	    	        		break;
 8004934:	e011      	b.n	800495a <RunMenu2+0x232>
	    	        	case 4:
	    	        		menu2_running = 0;
 8004936:	4b1d      	ldr	r3, [pc, #116]	; (80049ac <RunMenu2+0x284>)
 8004938:	2200      	movs	r2, #0
 800493a:	601a      	str	r2, [r3, #0]
	    	        	    menu1_running = 1;
 800493c:	4b1c      	ldr	r3, [pc, #112]	; (80049b0 <RunMenu2+0x288>)
 800493e:	2201      	movs	r2, #1
 8004940:	601a      	str	r2, [r3, #0]

	    	        	    DrawMenu(Menu1,	(sizeof(Menu1)/sizeof(Menu1[0])));
 8004942:	2105      	movs	r1, #5
 8004944:	481b      	ldr	r0, [pc, #108]	; (80049b4 <RunMenu2+0x28c>)
 8004946:	f7ff fdb7 	bl	80044b8 <DrawMenu>
	    	        		RunMenu1(0, 0);
 800494a:	2100      	movs	r1, #0
 800494c:	2000      	movs	r0, #0
 800494e:	f7ff fe7f 	bl	8004650 <RunMenu1>
	    	        		break;
 8004952:	e002      	b.n	800495a <RunMenu2+0x232>
	    	        	default:
	    	        		break;
	    	    	}
	   }
 8004954:	bf00      	nop
 8004956:	e000      	b.n	800495a <RunMenu2+0x232>
	    	        		break;
 8004958:	bf00      	nop


}
 800495a:	bf00      	nop
 800495c:	3714      	adds	r7, #20
 800495e:	46bd      	mov	sp, r7
 8004960:	bd90      	pop	{r4, r7, pc}
 8004962:	bf00      	nop
 8004964:	20005944 	.word	0x20005944
 8004968:	200074e8 	.word	0x200074e8
 800496c:	2000592c 	.word	0x2000592c
 8004970:	200074f0 	.word	0x200074f0
 8004974:	08012240 	.word	0x08012240
 8004978:	08012208 	.word	0x08012208
 800497c:	20005930 	.word	0x20005930
 8004980:	20007528 	.word	0x20007528
 8004984:	0801224c 	.word	0x0801224c
 8004988:	08012210 	.word	0x08012210
 800498c:	20005934 	.word	0x20005934
 8004990:	20007560 	.word	0x20007560
 8004994:	0801225c 	.word	0x0801225c
 8004998:	08012220 	.word	0x08012220
 800499c:	20005938 	.word	0x20005938
 80049a0:	20007598 	.word	0x20007598
 80049a4:	0801226c 	.word	0x0801226c
 80049a8:	0801222c 	.word	0x0801222c
 80049ac:	20000114 	.word	0x20000114
 80049b0:	20000010 	.word	0x20000010
 80049b4:	20007600 	.word	0x20007600

080049b8 <callDrawMenu>:

// Calls drawmenu in main.c
void callDrawMenu(){
 80049b8:	b580      	push	{r7, lr}
 80049ba:	af00      	add	r7, sp, #0

		DrawMenu(Menu1,	(sizeof(Menu1)/sizeof(Menu1[0])));
 80049bc:	2105      	movs	r1, #5
 80049be:	4802      	ldr	r0, [pc, #8]	; (80049c8 <callDrawMenu+0x10>)
 80049c0:	f7ff fd7a 	bl	80044b8 <DrawMenu>




}
 80049c4:	bf00      	nop
 80049c6:	bd80      	pop	{r7, pc}
 80049c8:	20007600 	.word	0x20007600

080049cc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80049cc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004a04 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80049d0:	480d      	ldr	r0, [pc, #52]	; (8004a08 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80049d2:	490e      	ldr	r1, [pc, #56]	; (8004a0c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80049d4:	4a0e      	ldr	r2, [pc, #56]	; (8004a10 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80049d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80049d8:	e002      	b.n	80049e0 <LoopCopyDataInit>

080049da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80049da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80049dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80049de:	3304      	adds	r3, #4

080049e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80049e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80049e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80049e4:	d3f9      	bcc.n	80049da <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80049e6:	4a0b      	ldr	r2, [pc, #44]	; (8004a14 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80049e8:	4c0b      	ldr	r4, [pc, #44]	; (8004a18 <LoopFillZerobss+0x26>)
  movs r3, #0
 80049ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80049ec:	e001      	b.n	80049f2 <LoopFillZerobss>

080049ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80049ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80049f0:	3204      	adds	r2, #4

080049f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80049f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80049f4:	d3fb      	bcc.n	80049ee <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80049f6:	f7fd fda1 	bl	800253c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80049fa:	f00c fb89 	bl	8011110 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80049fe:	f7fc faa5 	bl	8000f4c <main>
  bx  lr    
 8004a02:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8004a04:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004a08:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004a0c:	200000ec 	.word	0x200000ec
  ldr r2, =_sidata
 8004a10:	08014068 	.word	0x08014068
  ldr r2, =_sbss
 8004a14:	200000ec 	.word	0x200000ec
  ldr r4, =_ebss
 8004a18:	20007ffc 	.word	0x20007ffc

08004a1c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004a1c:	e7fe      	b.n	8004a1c <ADC_IRQHandler>
	...

08004a20 <cs43l22_Init>:
  *                       OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO .
  * @param Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Init(uint16_t DeviceAddr, uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{
 8004a20:	b580      	push	{r7, lr}
 8004a22:	b086      	sub	sp, #24
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	607b      	str	r3, [r7, #4]
 8004a28:	4603      	mov	r3, r0
 8004a2a:	81fb      	strh	r3, [r7, #14]
 8004a2c:	460b      	mov	r3, r1
 8004a2e:	81bb      	strh	r3, [r7, #12]
 8004a30:	4613      	mov	r3, r2
 8004a32:	72fb      	strb	r3, [r7, #11]
  uint32_t counter = 0;
 8004a34:	2300      	movs	r3, #0
 8004a36:	617b      	str	r3, [r7, #20]
  
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init();     
 8004a38:	f000 fc04 	bl	8005244 <AUDIO_IO_Init>
    
  /* Keep Codec powered OFF */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);  
 8004a3c:	89fb      	ldrh	r3, [r7, #14]
 8004a3e:	b2db      	uxtb	r3, r3
 8004a40:	2201      	movs	r2, #1
 8004a42:	2102      	movs	r1, #2
 8004a44:	4618      	mov	r0, r3
 8004a46:	f000 fb01 	bl	800504c <CODEC_IO_Write>
 8004a4a:	4603      	mov	r3, r0
 8004a4c:	461a      	mov	r2, r3
 8004a4e:	697b      	ldr	r3, [r7, #20]
 8004a50:	4413      	add	r3, r2
 8004a52:	617b      	str	r3, [r7, #20]
  
  /*Save Output device for mute ON/OFF procedure*/
  switch (OutputDevice)
 8004a54:	89bb      	ldrh	r3, [r7, #12]
 8004a56:	3b01      	subs	r3, #1
 8004a58:	2b03      	cmp	r3, #3
 8004a5a:	d81b      	bhi.n	8004a94 <cs43l22_Init+0x74>
 8004a5c:	a201      	add	r2, pc, #4	; (adr r2, 8004a64 <cs43l22_Init+0x44>)
 8004a5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a62:	bf00      	nop
 8004a64:	08004a75 	.word	0x08004a75
 8004a68:	08004a7d 	.word	0x08004a7d
 8004a6c:	08004a85 	.word	0x08004a85
 8004a70:	08004a8d 	.word	0x08004a8d
  {
  case OUTPUT_DEVICE_SPEAKER:
    OutputDev = 0xFA;
 8004a74:	4b5b      	ldr	r3, [pc, #364]	; (8004be4 <cs43l22_Init+0x1c4>)
 8004a76:	22fa      	movs	r2, #250	; 0xfa
 8004a78:	701a      	strb	r2, [r3, #0]
    break;
 8004a7a:	e00f      	b.n	8004a9c <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_HEADPHONE:
    OutputDev = 0xAF;
 8004a7c:	4b59      	ldr	r3, [pc, #356]	; (8004be4 <cs43l22_Init+0x1c4>)
 8004a7e:	22af      	movs	r2, #175	; 0xaf
 8004a80:	701a      	strb	r2, [r3, #0]
    break;
 8004a82:	e00b      	b.n	8004a9c <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_BOTH:
    OutputDev = 0xAA;
 8004a84:	4b57      	ldr	r3, [pc, #348]	; (8004be4 <cs43l22_Init+0x1c4>)
 8004a86:	22aa      	movs	r2, #170	; 0xaa
 8004a88:	701a      	strb	r2, [r3, #0]
    break;
 8004a8a:	e007      	b.n	8004a9c <cs43l22_Init+0x7c>
    
  case OUTPUT_DEVICE_AUTO:
    OutputDev = 0x05;
 8004a8c:	4b55      	ldr	r3, [pc, #340]	; (8004be4 <cs43l22_Init+0x1c4>)
 8004a8e:	2205      	movs	r2, #5
 8004a90:	701a      	strb	r2, [r3, #0]
    break;    
 8004a92:	e003      	b.n	8004a9c <cs43l22_Init+0x7c>
    
  default:
    OutputDev = 0x05;
 8004a94:	4b53      	ldr	r3, [pc, #332]	; (8004be4 <cs43l22_Init+0x1c4>)
 8004a96:	2205      	movs	r2, #5
 8004a98:	701a      	strb	r2, [r3, #0]
    break;    
 8004a9a:	bf00      	nop
  }
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8004a9c:	89fb      	ldrh	r3, [r7, #14]
 8004a9e:	b2db      	uxtb	r3, r3
 8004aa0:	4a50      	ldr	r2, [pc, #320]	; (8004be4 <cs43l22_Init+0x1c4>)
 8004aa2:	7812      	ldrb	r2, [r2, #0]
 8004aa4:	b2d2      	uxtb	r2, r2
 8004aa6:	2104      	movs	r1, #4
 8004aa8:	4618      	mov	r0, r3
 8004aaa:	f000 facf 	bl	800504c <CODEC_IO_Write>
 8004aae:	4603      	mov	r3, r0
 8004ab0:	461a      	mov	r2, r3
 8004ab2:	697b      	ldr	r3, [r7, #20]
 8004ab4:	4413      	add	r3, r2
 8004ab6:	617b      	str	r3, [r7, #20]
  
  /* Clock configuration: Auto detection */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_CLOCKING_CTL, 0x81);
 8004ab8:	89fb      	ldrh	r3, [r7, #14]
 8004aba:	b2db      	uxtb	r3, r3
 8004abc:	2281      	movs	r2, #129	; 0x81
 8004abe:	2105      	movs	r1, #5
 8004ac0:	4618      	mov	r0, r3
 8004ac2:	f000 fac3 	bl	800504c <CODEC_IO_Write>
 8004ac6:	4603      	mov	r3, r0
 8004ac8:	461a      	mov	r2, r3
 8004aca:	697b      	ldr	r3, [r7, #20]
 8004acc:	4413      	add	r3, r2
 8004ace:	617b      	str	r3, [r7, #20]
  
  /* Set the Slave Mode and the audio Standard */  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_INTERFACE_CTL1, CODEC_STANDARD);
 8004ad0:	89fb      	ldrh	r3, [r7, #14]
 8004ad2:	b2db      	uxtb	r3, r3
 8004ad4:	2204      	movs	r2, #4
 8004ad6:	2106      	movs	r1, #6
 8004ad8:	4618      	mov	r0, r3
 8004ada:	f000 fab7 	bl	800504c <CODEC_IO_Write>
 8004ade:	4603      	mov	r3, r0
 8004ae0:	461a      	mov	r2, r3
 8004ae2:	697b      	ldr	r3, [r7, #20]
 8004ae4:	4413      	add	r3, r2
 8004ae6:	617b      	str	r3, [r7, #20]
  
  /* Set the Master volume */
  counter += cs43l22_SetVolume(DeviceAddr, Volume);
 8004ae8:	7afa      	ldrb	r2, [r7, #11]
 8004aea:	89fb      	ldrh	r3, [r7, #14]
 8004aec:	4611      	mov	r1, r2
 8004aee:	4618      	mov	r0, r3
 8004af0:	f000 f964 	bl	8004dbc <cs43l22_SetVolume>
 8004af4:	4602      	mov	r2, r0
 8004af6:	697b      	ldr	r3, [r7, #20]
 8004af8:	4413      	add	r3, r2
 8004afa:	617b      	str	r3, [r7, #20]
  
  /* If the Speaker is enabled, set the Mono mode and volume attenuation level */
  if(OutputDevice != OUTPUT_DEVICE_HEADPHONE)
 8004afc:	89bb      	ldrh	r3, [r7, #12]
 8004afe:	2b02      	cmp	r3, #2
 8004b00:	d023      	beq.n	8004b4a <cs43l22_Init+0x12a>
  {
    /* Set the Speaker Mono mode */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PLAYBACK_CTL2, 0x06);
 8004b02:	89fb      	ldrh	r3, [r7, #14]
 8004b04:	b2db      	uxtb	r3, r3
 8004b06:	2206      	movs	r2, #6
 8004b08:	210f      	movs	r1, #15
 8004b0a:	4618      	mov	r0, r3
 8004b0c:	f000 fa9e 	bl	800504c <CODEC_IO_Write>
 8004b10:	4603      	mov	r3, r0
 8004b12:	461a      	mov	r2, r3
 8004b14:	697b      	ldr	r3, [r7, #20]
 8004b16:	4413      	add	r3, r2
 8004b18:	617b      	str	r3, [r7, #20]
    
    /* Set the Speaker attenuation level */  
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_A_VOL, 0x00);
 8004b1a:	89fb      	ldrh	r3, [r7, #14]
 8004b1c:	b2db      	uxtb	r3, r3
 8004b1e:	2200      	movs	r2, #0
 8004b20:	2124      	movs	r1, #36	; 0x24
 8004b22:	4618      	mov	r0, r3
 8004b24:	f000 fa92 	bl	800504c <CODEC_IO_Write>
 8004b28:	4603      	mov	r3, r0
 8004b2a:	461a      	mov	r2, r3
 8004b2c:	697b      	ldr	r3, [r7, #20]
 8004b2e:	4413      	add	r3, r2
 8004b30:	617b      	str	r3, [r7, #20]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_SPEAKER_B_VOL, 0x00);
 8004b32:	89fb      	ldrh	r3, [r7, #14]
 8004b34:	b2db      	uxtb	r3, r3
 8004b36:	2200      	movs	r2, #0
 8004b38:	2125      	movs	r1, #37	; 0x25
 8004b3a:	4618      	mov	r0, r3
 8004b3c:	f000 fa86 	bl	800504c <CODEC_IO_Write>
 8004b40:	4603      	mov	r3, r0
 8004b42:	461a      	mov	r2, r3
 8004b44:	697b      	ldr	r3, [r7, #20]
 8004b46:	4413      	add	r3, r2
 8004b48:	617b      	str	r3, [r7, #20]
  off the I2S peripheral MCLK clock (which is the operating clock for Codec).
  If this delay is not inserted, then the codec will not shut down properly and
  it results in high noise after shut down. */
  
  /* Disable the analog soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_ANALOG_ZC_SR_SETT, 0x00);
 8004b4a:	89fb      	ldrh	r3, [r7, #14]
 8004b4c:	b2db      	uxtb	r3, r3
 8004b4e:	2200      	movs	r2, #0
 8004b50:	210a      	movs	r1, #10
 8004b52:	4618      	mov	r0, r3
 8004b54:	f000 fa7a 	bl	800504c <CODEC_IO_Write>
 8004b58:	4603      	mov	r3, r0
 8004b5a:	461a      	mov	r2, r3
 8004b5c:	697b      	ldr	r3, [r7, #20]
 8004b5e:	4413      	add	r3, r2
 8004b60:	617b      	str	r3, [r7, #20]
  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 8004b62:	89fb      	ldrh	r3, [r7, #14]
 8004b64:	b2db      	uxtb	r3, r3
 8004b66:	2204      	movs	r2, #4
 8004b68:	210e      	movs	r1, #14
 8004b6a:	4618      	mov	r0, r3
 8004b6c:	f000 fa6e 	bl	800504c <CODEC_IO_Write>
 8004b70:	4603      	mov	r3, r0
 8004b72:	461a      	mov	r2, r3
 8004b74:	697b      	ldr	r3, [r7, #20]
 8004b76:	4413      	add	r3, r2
 8004b78:	617b      	str	r3, [r7, #20]
  /* Disable the limiter attack level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_LIMIT_CTL1, 0x00);
 8004b7a:	89fb      	ldrh	r3, [r7, #14]
 8004b7c:	b2db      	uxtb	r3, r3
 8004b7e:	2200      	movs	r2, #0
 8004b80:	2127      	movs	r1, #39	; 0x27
 8004b82:	4618      	mov	r0, r3
 8004b84:	f000 fa62 	bl	800504c <CODEC_IO_Write>
 8004b88:	4603      	mov	r3, r0
 8004b8a:	461a      	mov	r2, r3
 8004b8c:	697b      	ldr	r3, [r7, #20]
 8004b8e:	4413      	add	r3, r2
 8004b90:	617b      	str	r3, [r7, #20]
  /* Adjust Bass and Treble levels */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_TONE_CTL, 0x0F);
 8004b92:	89fb      	ldrh	r3, [r7, #14]
 8004b94:	b2db      	uxtb	r3, r3
 8004b96:	220f      	movs	r2, #15
 8004b98:	211f      	movs	r1, #31
 8004b9a:	4618      	mov	r0, r3
 8004b9c:	f000 fa56 	bl	800504c <CODEC_IO_Write>
 8004ba0:	4603      	mov	r3, r0
 8004ba2:	461a      	mov	r2, r3
 8004ba4:	697b      	ldr	r3, [r7, #20]
 8004ba6:	4413      	add	r3, r2
 8004ba8:	617b      	str	r3, [r7, #20]
  /* Adjust PCM volume level */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMA_VOL, 0x0A);
 8004baa:	89fb      	ldrh	r3, [r7, #14]
 8004bac:	b2db      	uxtb	r3, r3
 8004bae:	220a      	movs	r2, #10
 8004bb0:	211a      	movs	r1, #26
 8004bb2:	4618      	mov	r0, r3
 8004bb4:	f000 fa4a 	bl	800504c <CODEC_IO_Write>
 8004bb8:	4603      	mov	r3, r0
 8004bba:	461a      	mov	r2, r3
 8004bbc:	697b      	ldr	r3, [r7, #20]
 8004bbe:	4413      	add	r3, r2
 8004bc0:	617b      	str	r3, [r7, #20]
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_PCMB_VOL, 0x0A);
 8004bc2:	89fb      	ldrh	r3, [r7, #14]
 8004bc4:	b2db      	uxtb	r3, r3
 8004bc6:	220a      	movs	r2, #10
 8004bc8:	211b      	movs	r1, #27
 8004bca:	4618      	mov	r0, r3
 8004bcc:	f000 fa3e 	bl	800504c <CODEC_IO_Write>
 8004bd0:	4603      	mov	r3, r0
 8004bd2:	461a      	mov	r2, r3
 8004bd4:	697b      	ldr	r3, [r7, #20]
 8004bd6:	4413      	add	r3, r2
 8004bd8:	617b      	str	r3, [r7, #20]
  
  /* Return communication control value */
  return counter;  
 8004bda:	697b      	ldr	r3, [r7, #20]
}
 8004bdc:	4618      	mov	r0, r3
 8004bde:	3718      	adds	r7, #24
 8004be0:	46bd      	mov	sp, r7
 8004be2:	bd80      	pop	{r7, pc}
 8004be4:	20005949 	.word	0x20005949

08004be8 <cs43l22_DeInit>:
  * @brief  Deinitializes the audio codec.
  * @param  None
  * @retval  None
  */
void cs43l22_DeInit(void)
{
 8004be8:	b580      	push	{r7, lr}
 8004bea:	af00      	add	r7, sp, #0
  /* Deinitialize Audio Codec interface */
  AUDIO_IO_DeInit();
 8004bec:	f000 fb62 	bl	80052b4 <AUDIO_IO_DeInit>
}
 8004bf0:	bf00      	nop
 8004bf2:	bd80      	pop	{r7, pc}

08004bf4 <cs43l22_ReadID>:
  * @brief  Get the CS43L22 ID.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval The CS43L22 ID 
  */
uint32_t cs43l22_ReadID(uint16_t DeviceAddr)
{
 8004bf4:	b580      	push	{r7, lr}
 8004bf6:	b084      	sub	sp, #16
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	4603      	mov	r3, r0
 8004bfc:	80fb      	strh	r3, [r7, #6]
  uint8_t Value;
  /* Initialize the Control interface of the Audio Codec */
  AUDIO_IO_Init(); 
 8004bfe:	f000 fb21 	bl	8005244 <AUDIO_IO_Init>
  
  Value = AUDIO_IO_Read(DeviceAddr, CS43L22_CHIPID_ADDR);
 8004c02:	88fb      	ldrh	r3, [r7, #6]
 8004c04:	b2db      	uxtb	r3, r3
 8004c06:	2101      	movs	r1, #1
 8004c08:	4618      	mov	r0, r3
 8004c0a:	f000 fb6d 	bl	80052e8 <AUDIO_IO_Read>
 8004c0e:	4603      	mov	r3, r0
 8004c10:	73fb      	strb	r3, [r7, #15]
  Value = (Value & CS43L22_ID_MASK);
 8004c12:	7bfb      	ldrb	r3, [r7, #15]
 8004c14:	f023 0307 	bic.w	r3, r3, #7
 8004c18:	73fb      	strb	r3, [r7, #15]
  
  return((uint32_t) Value);
 8004c1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c1c:	4618      	mov	r0, r3
 8004c1e:	3710      	adds	r7, #16
 8004c20:	46bd      	mov	sp, r7
 8004c22:	bd80      	pop	{r7, pc}

08004c24 <cs43l22_Play>:
  * @note For this codec no Play options are required.
  * @param DeviceAddr: Device address on communication Bus.   
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Play(uint16_t DeviceAddr, uint16_t* pBuffer, uint16_t Size)
{
 8004c24:	b580      	push	{r7, lr}
 8004c26:	b084      	sub	sp, #16
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	4603      	mov	r3, r0
 8004c2c:	6039      	str	r1, [r7, #0]
 8004c2e:	80fb      	strh	r3, [r7, #6]
 8004c30:	4613      	mov	r3, r2
 8004c32:	80bb      	strh	r3, [r7, #4]
  uint32_t counter = 0;
 8004c34:	2300      	movs	r3, #0
 8004c36:	60fb      	str	r3, [r7, #12]
  
  if(Is_cs43l22_Stop == 1)
 8004c38:	4b16      	ldr	r3, [pc, #88]	; (8004c94 <cs43l22_Play+0x70>)
 8004c3a:	781b      	ldrb	r3, [r3, #0]
 8004c3c:	2b01      	cmp	r3, #1
 8004c3e:	d123      	bne.n	8004c88 <cs43l22_Play+0x64>
  {
    /* Enable the digital soft ramp */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x06);
 8004c40:	88fb      	ldrh	r3, [r7, #6]
 8004c42:	b2db      	uxtb	r3, r3
 8004c44:	2206      	movs	r2, #6
 8004c46:	210e      	movs	r1, #14
 8004c48:	4618      	mov	r0, r3
 8004c4a:	f000 f9ff 	bl	800504c <CODEC_IO_Write>
 8004c4e:	4603      	mov	r3, r0
 8004c50:	461a      	mov	r2, r3
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	4413      	add	r3, r2
 8004c56:	60fb      	str	r3, [r7, #12]
  
    /* Enable Output device */  
    counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8004c58:	88fb      	ldrh	r3, [r7, #6]
 8004c5a:	2100      	movs	r1, #0
 8004c5c:	4618      	mov	r0, r3
 8004c5e:	f000 f919 	bl	8004e94 <cs43l22_SetMute>
 8004c62:	4602      	mov	r2, r0
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	4413      	add	r3, r2
 8004c68:	60fb      	str	r3, [r7, #12]
    
    /* Power on the Codec */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E);  
 8004c6a:	88fb      	ldrh	r3, [r7, #6]
 8004c6c:	b2db      	uxtb	r3, r3
 8004c6e:	229e      	movs	r2, #158	; 0x9e
 8004c70:	2102      	movs	r1, #2
 8004c72:	4618      	mov	r0, r3
 8004c74:	f000 f9ea 	bl	800504c <CODEC_IO_Write>
 8004c78:	4603      	mov	r3, r0
 8004c7a:	461a      	mov	r2, r3
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	4413      	add	r3, r2
 8004c80:	60fb      	str	r3, [r7, #12]
    Is_cs43l22_Stop = 0;
 8004c82:	4b04      	ldr	r3, [pc, #16]	; (8004c94 <cs43l22_Play+0x70>)
 8004c84:	2200      	movs	r2, #0
 8004c86:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return communication control value */
  return counter;  
 8004c88:	68fb      	ldr	r3, [r7, #12]
}
 8004c8a:	4618      	mov	r0, r3
 8004c8c:	3710      	adds	r7, #16
 8004c8e:	46bd      	mov	sp, r7
 8004c90:	bd80      	pop	{r7, pc}
 8004c92:	bf00      	nop
 8004c94:	20000058 	.word	0x20000058

08004c98 <cs43l22_Pause>:
  * @brief Pauses playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Pause(uint16_t DeviceAddr)
{  
 8004c98:	b580      	push	{r7, lr}
 8004c9a:	b084      	sub	sp, #16
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	4603      	mov	r3, r0
 8004ca0:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8004ca2:	2300      	movs	r3, #0
 8004ca4:	60fb      	str	r3, [r7, #12]
 
  /* Pause the audio file playing */
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8004ca6:	88fb      	ldrh	r3, [r7, #6]
 8004ca8:	2101      	movs	r1, #1
 8004caa:	4618      	mov	r0, r3
 8004cac:	f000 f8f2 	bl	8004e94 <cs43l22_SetMute>
 8004cb0:	4602      	mov	r2, r0
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	4413      	add	r3, r2
 8004cb6:	60fb      	str	r3, [r7, #12]
  
  /* Put the Codec in Power save mode */    
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x01);
 8004cb8:	88fb      	ldrh	r3, [r7, #6]
 8004cba:	b2db      	uxtb	r3, r3
 8004cbc:	2201      	movs	r2, #1
 8004cbe:	2102      	movs	r1, #2
 8004cc0:	4618      	mov	r0, r3
 8004cc2:	f000 f9c3 	bl	800504c <CODEC_IO_Write>
 8004cc6:	4603      	mov	r3, r0
 8004cc8:	461a      	mov	r2, r3
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	4413      	add	r3, r2
 8004cce:	60fb      	str	r3, [r7, #12]
 
  return counter;
 8004cd0:	68fb      	ldr	r3, [r7, #12]
}
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	3710      	adds	r7, #16
 8004cd6:	46bd      	mov	sp, r7
 8004cd8:	bd80      	pop	{r7, pc}
	...

08004cdc <cs43l22_Resume>:
  * @brief Resumes playing on the audio codec.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Resume(uint16_t DeviceAddr)
{
 8004cdc:	b580      	push	{r7, lr}
 8004cde:	b084      	sub	sp, #16
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	4603      	mov	r3, r0
 8004ce4:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8004ce6:	2300      	movs	r3, #0
 8004ce8:	60fb      	str	r3, [r7, #12]
  volatile uint32_t index = 0x00;
 8004cea:	2300      	movs	r3, #0
 8004cec:	60bb      	str	r3, [r7, #8]
  /* Resumes the audio file playing */  
  /* Unmute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_OFF);
 8004cee:	88fb      	ldrh	r3, [r7, #6]
 8004cf0:	2100      	movs	r1, #0
 8004cf2:	4618      	mov	r0, r3
 8004cf4:	f000 f8ce 	bl	8004e94 <cs43l22_SetMute>
 8004cf8:	4602      	mov	r2, r0
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	4413      	add	r3, r2
 8004cfe:	60fb      	str	r3, [r7, #12]

  for(index = 0x00; index < 0xFF; index++);
 8004d00:	2300      	movs	r3, #0
 8004d02:	60bb      	str	r3, [r7, #8]
 8004d04:	e002      	b.n	8004d0c <cs43l22_Resume+0x30>
 8004d06:	68bb      	ldr	r3, [r7, #8]
 8004d08:	3301      	adds	r3, #1
 8004d0a:	60bb      	str	r3, [r7, #8]
 8004d0c:	68bb      	ldr	r3, [r7, #8]
 8004d0e:	2bfe      	cmp	r3, #254	; 0xfe
 8004d10:	d9f9      	bls.n	8004d06 <cs43l22_Resume+0x2a>
  
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8004d12:	88fb      	ldrh	r3, [r7, #6]
 8004d14:	b2db      	uxtb	r3, r3
 8004d16:	4a0e      	ldr	r2, [pc, #56]	; (8004d50 <cs43l22_Resume+0x74>)
 8004d18:	7812      	ldrb	r2, [r2, #0]
 8004d1a:	b2d2      	uxtb	r2, r2
 8004d1c:	2104      	movs	r1, #4
 8004d1e:	4618      	mov	r0, r3
 8004d20:	f000 f994 	bl	800504c <CODEC_IO_Write>
 8004d24:	4603      	mov	r3, r0
 8004d26:	461a      	mov	r2, r3
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	4413      	add	r3, r2
 8004d2c:	60fb      	str	r3, [r7, #12]

  /* Exit the Power save mode */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9E); 
 8004d2e:	88fb      	ldrh	r3, [r7, #6]
 8004d30:	b2db      	uxtb	r3, r3
 8004d32:	229e      	movs	r2, #158	; 0x9e
 8004d34:	2102      	movs	r1, #2
 8004d36:	4618      	mov	r0, r3
 8004d38:	f000 f988 	bl	800504c <CODEC_IO_Write>
 8004d3c:	4603      	mov	r3, r0
 8004d3e:	461a      	mov	r2, r3
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	4413      	add	r3, r2
 8004d44:	60fb      	str	r3, [r7, #12]
  
  return counter;
 8004d46:	68fb      	ldr	r3, [r7, #12]
}
 8004d48:	4618      	mov	r0, r3
 8004d4a:	3710      	adds	r7, #16
 8004d4c:	46bd      	mov	sp, r7
 8004d4e:	bd80      	pop	{r7, pc}
 8004d50:	20005949 	.word	0x20005949

08004d54 <cs43l22_Stop>:
  *                           (user should re-Initialize the codec in order to 
  *                            play again the audio stream).
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Stop(uint16_t DeviceAddr, uint32_t CodecPdwnMode)
{
 8004d54:	b580      	push	{r7, lr}
 8004d56:	b084      	sub	sp, #16
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	4603      	mov	r3, r0
 8004d5c:	6039      	str	r1, [r7, #0]
 8004d5e:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8004d60:	2300      	movs	r3, #0
 8004d62:	60fb      	str	r3, [r7, #12]
  
  /* Mute the output first */
  counter += cs43l22_SetMute(DeviceAddr, AUDIO_MUTE_ON);
 8004d64:	88fb      	ldrh	r3, [r7, #6]
 8004d66:	2101      	movs	r1, #1
 8004d68:	4618      	mov	r0, r3
 8004d6a:	f000 f893 	bl	8004e94 <cs43l22_SetMute>
 8004d6e:	4602      	mov	r2, r0
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	4413      	add	r3, r2
 8004d74:	60fb      	str	r3, [r7, #12]

  /* Disable the digital soft ramp */
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MISC_CTL, 0x04);
 8004d76:	88fb      	ldrh	r3, [r7, #6]
 8004d78:	b2db      	uxtb	r3, r3
 8004d7a:	2204      	movs	r2, #4
 8004d7c:	210e      	movs	r1, #14
 8004d7e:	4618      	mov	r0, r3
 8004d80:	f000 f964 	bl	800504c <CODEC_IO_Write>
 8004d84:	4603      	mov	r3, r0
 8004d86:	461a      	mov	r2, r3
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	4413      	add	r3, r2
 8004d8c:	60fb      	str	r3, [r7, #12]
  
  /* Power down the DAC and the speaker (PMDAC and PMSPK bits)*/
  counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL1, 0x9F);
 8004d8e:	88fb      	ldrh	r3, [r7, #6]
 8004d90:	b2db      	uxtb	r3, r3
 8004d92:	229f      	movs	r2, #159	; 0x9f
 8004d94:	2102      	movs	r1, #2
 8004d96:	4618      	mov	r0, r3
 8004d98:	f000 f958 	bl	800504c <CODEC_IO_Write>
 8004d9c:	4603      	mov	r3, r0
 8004d9e:	461a      	mov	r2, r3
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	4413      	add	r3, r2
 8004da4:	60fb      	str	r3, [r7, #12]
  
  Is_cs43l22_Stop = 1;
 8004da6:	4b04      	ldr	r3, [pc, #16]	; (8004db8 <cs43l22_Stop+0x64>)
 8004da8:	2201      	movs	r2, #1
 8004daa:	701a      	strb	r2, [r3, #0]
  return counter;    
 8004dac:	68fb      	ldr	r3, [r7, #12]
}
 8004dae:	4618      	mov	r0, r3
 8004db0:	3710      	adds	r7, #16
 8004db2:	46bd      	mov	sp, r7
 8004db4:	bd80      	pop	{r7, pc}
 8004db6:	bf00      	nop
 8004db8:	20000058 	.word	0x20000058

08004dbc <cs43l22_SetVolume>:
  *                description for more details).
  *         
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetVolume(uint16_t DeviceAddr, uint8_t Volume)
{
 8004dbc:	b580      	push	{r7, lr}
 8004dbe:	b084      	sub	sp, #16
 8004dc0:	af00      	add	r7, sp, #0
 8004dc2:	4603      	mov	r3, r0
 8004dc4:	460a      	mov	r2, r1
 8004dc6:	80fb      	strh	r3, [r7, #6]
 8004dc8:	4613      	mov	r3, r2
 8004dca:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0;
 8004dcc:	2300      	movs	r3, #0
 8004dce:	60fb      	str	r3, [r7, #12]
  uint8_t convertedvol = VOLUME_CONVERT(Volume);
 8004dd0:	797b      	ldrb	r3, [r7, #5]
 8004dd2:	2b64      	cmp	r3, #100	; 0x64
 8004dd4:	d80b      	bhi.n	8004dee <cs43l22_SetVolume+0x32>
 8004dd6:	797a      	ldrb	r2, [r7, #5]
 8004dd8:	4613      	mov	r3, r2
 8004dda:	021b      	lsls	r3, r3, #8
 8004ddc:	1a9b      	subs	r3, r3, r2
 8004dde:	4a25      	ldr	r2, [pc, #148]	; (8004e74 <cs43l22_SetVolume+0xb8>)
 8004de0:	fb82 1203 	smull	r1, r2, r2, r3
 8004de4:	1152      	asrs	r2, r2, #5
 8004de6:	17db      	asrs	r3, r3, #31
 8004de8:	1ad3      	subs	r3, r2, r3
 8004dea:	b2db      	uxtb	r3, r3
 8004dec:	e000      	b.n	8004df0 <cs43l22_SetVolume+0x34>
 8004dee:	23ff      	movs	r3, #255	; 0xff
 8004df0:	72fb      	strb	r3, [r7, #11]

  if(convertedvol > 0xE6)
 8004df2:	7afb      	ldrb	r3, [r7, #11]
 8004df4:	2be6      	cmp	r3, #230	; 0xe6
 8004df6:	d91c      	bls.n	8004e32 <cs43l22_SetVolume+0x76>
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol - 0xE7); 
 8004df8:	88fb      	ldrh	r3, [r7, #6]
 8004dfa:	b2d8      	uxtb	r0, r3
 8004dfc:	7afb      	ldrb	r3, [r7, #11]
 8004dfe:	3319      	adds	r3, #25
 8004e00:	b2db      	uxtb	r3, r3
 8004e02:	461a      	mov	r2, r3
 8004e04:	2120      	movs	r1, #32
 8004e06:	f000 f921 	bl	800504c <CODEC_IO_Write>
 8004e0a:	4603      	mov	r3, r0
 8004e0c:	461a      	mov	r2, r3
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	4413      	add	r3, r2
 8004e12:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol - 0xE7);     
 8004e14:	88fb      	ldrh	r3, [r7, #6]
 8004e16:	b2d8      	uxtb	r0, r3
 8004e18:	7afb      	ldrb	r3, [r7, #11]
 8004e1a:	3319      	adds	r3, #25
 8004e1c:	b2db      	uxtb	r3, r3
 8004e1e:	461a      	mov	r2, r3
 8004e20:	2121      	movs	r1, #33	; 0x21
 8004e22:	f000 f913 	bl	800504c <CODEC_IO_Write>
 8004e26:	4603      	mov	r3, r0
 8004e28:	461a      	mov	r2, r3
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	4413      	add	r3, r2
 8004e2e:	60fb      	str	r3, [r7, #12]
 8004e30:	e01b      	b.n	8004e6a <cs43l22_SetVolume+0xae>
  }
  else
  {
    /* Set the Master volume */
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_A_VOL, convertedvol + 0x19); 
 8004e32:	88fb      	ldrh	r3, [r7, #6]
 8004e34:	b2d8      	uxtb	r0, r3
 8004e36:	7afb      	ldrb	r3, [r7, #11]
 8004e38:	3319      	adds	r3, #25
 8004e3a:	b2db      	uxtb	r3, r3
 8004e3c:	461a      	mov	r2, r3
 8004e3e:	2120      	movs	r1, #32
 8004e40:	f000 f904 	bl	800504c <CODEC_IO_Write>
 8004e44:	4603      	mov	r3, r0
 8004e46:	461a      	mov	r2, r3
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	4413      	add	r3, r2
 8004e4c:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_MASTER_B_VOL, convertedvol + 0x19); 
 8004e4e:	88fb      	ldrh	r3, [r7, #6]
 8004e50:	b2d8      	uxtb	r0, r3
 8004e52:	7afb      	ldrb	r3, [r7, #11]
 8004e54:	3319      	adds	r3, #25
 8004e56:	b2db      	uxtb	r3, r3
 8004e58:	461a      	mov	r2, r3
 8004e5a:	2121      	movs	r1, #33	; 0x21
 8004e5c:	f000 f8f6 	bl	800504c <CODEC_IO_Write>
 8004e60:	4603      	mov	r3, r0
 8004e62:	461a      	mov	r2, r3
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	4413      	add	r3, r2
 8004e68:	60fb      	str	r3, [r7, #12]
  }

  return counter;
 8004e6a:	68fb      	ldr	r3, [r7, #12]
}
 8004e6c:	4618      	mov	r0, r3
 8004e6e:	3710      	adds	r7, #16
 8004e70:	46bd      	mov	sp, r7
 8004e72:	bd80      	pop	{r7, pc}
 8004e74:	51eb851f 	.word	0x51eb851f

08004e78 <cs43l22_SetFrequency>:
  * @param DeviceAddr: Device address on communication Bus.   
  * @param AudioFreq: Audio frequency used to play the audio stream.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetFrequency(uint16_t DeviceAddr, uint32_t AudioFreq)
{
 8004e78:	b480      	push	{r7}
 8004e7a:	b083      	sub	sp, #12
 8004e7c:	af00      	add	r7, sp, #0
 8004e7e:	4603      	mov	r3, r0
 8004e80:	6039      	str	r1, [r7, #0]
 8004e82:	80fb      	strh	r3, [r7, #6]
  return 0;
 8004e84:	2300      	movs	r3, #0
}
 8004e86:	4618      	mov	r0, r3
 8004e88:	370c      	adds	r7, #12
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e90:	4770      	bx	lr
	...

08004e94 <cs43l22_SetMute>:
  * @param Cmd: AUDIO_MUTE_ON to enable the mute or AUDIO_MUTE_OFF to disable the
  *             mute mode.
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetMute(uint16_t DeviceAddr, uint32_t Cmd)
{
 8004e94:	b580      	push	{r7, lr}
 8004e96:	b084      	sub	sp, #16
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	4603      	mov	r3, r0
 8004e9c:	6039      	str	r1, [r7, #0]
 8004e9e:	80fb      	strh	r3, [r7, #6]
  uint32_t counter = 0;
 8004ea0:	2300      	movs	r3, #0
 8004ea2:	60fb      	str	r3, [r7, #12]
  
  /* Set the Mute mode */
  if(Cmd == AUDIO_MUTE_ON)
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	2b01      	cmp	r3, #1
 8004ea8:	d124      	bne.n	8004ef4 <cs43l22_SetMute+0x60>
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFF);
 8004eaa:	88fb      	ldrh	r3, [r7, #6]
 8004eac:	b2db      	uxtb	r3, r3
 8004eae:	22ff      	movs	r2, #255	; 0xff
 8004eb0:	2104      	movs	r1, #4
 8004eb2:	4618      	mov	r0, r3
 8004eb4:	f000 f8ca 	bl	800504c <CODEC_IO_Write>
 8004eb8:	4603      	mov	r3, r0
 8004eba:	461a      	mov	r2, r3
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	4413      	add	r3, r2
 8004ec0:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x01);
 8004ec2:	88fb      	ldrh	r3, [r7, #6]
 8004ec4:	b2db      	uxtb	r3, r3
 8004ec6:	2201      	movs	r2, #1
 8004ec8:	2122      	movs	r1, #34	; 0x22
 8004eca:	4618      	mov	r0, r3
 8004ecc:	f000 f8be 	bl	800504c <CODEC_IO_Write>
 8004ed0:	4603      	mov	r3, r0
 8004ed2:	461a      	mov	r2, r3
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	4413      	add	r3, r2
 8004ed8:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x01);
 8004eda:	88fb      	ldrh	r3, [r7, #6]
 8004edc:	b2db      	uxtb	r3, r3
 8004ede:	2201      	movs	r2, #1
 8004ee0:	2123      	movs	r1, #35	; 0x23
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	f000 f8b2 	bl	800504c <CODEC_IO_Write>
 8004ee8:	4603      	mov	r3, r0
 8004eea:	461a      	mov	r2, r3
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	4413      	add	r3, r2
 8004ef0:	60fb      	str	r3, [r7, #12]
 8004ef2:	e025      	b.n	8004f40 <cs43l22_SetMute+0xac>
  }
  else /* AUDIO_MUTE_OFF Disable the Mute */
  {
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_A_VOL, 0x00);
 8004ef4:	88fb      	ldrh	r3, [r7, #6]
 8004ef6:	b2db      	uxtb	r3, r3
 8004ef8:	2200      	movs	r2, #0
 8004efa:	2122      	movs	r1, #34	; 0x22
 8004efc:	4618      	mov	r0, r3
 8004efe:	f000 f8a5 	bl	800504c <CODEC_IO_Write>
 8004f02:	4603      	mov	r3, r0
 8004f04:	461a      	mov	r2, r3
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	4413      	add	r3, r2
 8004f0a:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_HEADPHONE_B_VOL, 0x00);
 8004f0c:	88fb      	ldrh	r3, [r7, #6]
 8004f0e:	b2db      	uxtb	r3, r3
 8004f10:	2200      	movs	r2, #0
 8004f12:	2123      	movs	r1, #35	; 0x23
 8004f14:	4618      	mov	r0, r3
 8004f16:	f000 f899 	bl	800504c <CODEC_IO_Write>
 8004f1a:	4603      	mov	r3, r0
 8004f1c:	461a      	mov	r2, r3
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	4413      	add	r3, r2
 8004f22:	60fb      	str	r3, [r7, #12]
    counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, OutputDev);
 8004f24:	88fb      	ldrh	r3, [r7, #6]
 8004f26:	b2db      	uxtb	r3, r3
 8004f28:	4a08      	ldr	r2, [pc, #32]	; (8004f4c <cs43l22_SetMute+0xb8>)
 8004f2a:	7812      	ldrb	r2, [r2, #0]
 8004f2c:	b2d2      	uxtb	r2, r2
 8004f2e:	2104      	movs	r1, #4
 8004f30:	4618      	mov	r0, r3
 8004f32:	f000 f88b 	bl	800504c <CODEC_IO_Write>
 8004f36:	4603      	mov	r3, r0
 8004f38:	461a      	mov	r2, r3
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	4413      	add	r3, r2
 8004f3e:	60fb      	str	r3, [r7, #12]
  }
  return counter;
 8004f40:	68fb      	ldr	r3, [r7, #12]
}
 8004f42:	4618      	mov	r0, r3
 8004f44:	3710      	adds	r7, #16
 8004f46:	46bd      	mov	sp, r7
 8004f48:	bd80      	pop	{r7, pc}
 8004f4a:	bf00      	nop
 8004f4c:	20005949 	.word	0x20005949

08004f50 <cs43l22_SetOutputMode>:
  * @param Output: specifies the audio output target: OUTPUT_DEVICE_SPEAKER,
  *         OUTPUT_DEVICE_HEADPHONE, OUTPUT_DEVICE_BOTH or OUTPUT_DEVICE_AUTO 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_SetOutputMode(uint16_t DeviceAddr, uint8_t Output)
{
 8004f50:	b580      	push	{r7, lr}
 8004f52:	b084      	sub	sp, #16
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	4603      	mov	r3, r0
 8004f58:	460a      	mov	r2, r1
 8004f5a:	80fb      	strh	r3, [r7, #6]
 8004f5c:	4613      	mov	r3, r2
 8004f5e:	717b      	strb	r3, [r7, #5]
  uint32_t counter = 0; 
 8004f60:	2300      	movs	r3, #0
 8004f62:	60fb      	str	r3, [r7, #12]
  
  switch (Output) 
 8004f64:	797b      	ldrb	r3, [r7, #5]
 8004f66:	3b01      	subs	r3, #1
 8004f68:	2b03      	cmp	r3, #3
 8004f6a:	d84b      	bhi.n	8005004 <cs43l22_SetOutputMode+0xb4>
 8004f6c:	a201      	add	r2, pc, #4	; (adr r2, 8004f74 <cs43l22_SetOutputMode+0x24>)
 8004f6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f72:	bf00      	nop
 8004f74:	08004f85 	.word	0x08004f85
 8004f78:	08004fa5 	.word	0x08004fa5
 8004f7c:	08004fc5 	.word	0x08004fc5
 8004f80:	08004fe5 	.word	0x08004fe5
  {
    case OUTPUT_DEVICE_SPEAKER:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xFA); /* SPK always ON & HP always OFF */
 8004f84:	88fb      	ldrh	r3, [r7, #6]
 8004f86:	b2db      	uxtb	r3, r3
 8004f88:	22fa      	movs	r2, #250	; 0xfa
 8004f8a:	2104      	movs	r1, #4
 8004f8c:	4618      	mov	r0, r3
 8004f8e:	f000 f85d 	bl	800504c <CODEC_IO_Write>
 8004f92:	4603      	mov	r3, r0
 8004f94:	461a      	mov	r2, r3
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	4413      	add	r3, r2
 8004f9a:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xFA;
 8004f9c:	4b24      	ldr	r3, [pc, #144]	; (8005030 <cs43l22_SetOutputMode+0xe0>)
 8004f9e:	22fa      	movs	r2, #250	; 0xfa
 8004fa0:	701a      	strb	r2, [r3, #0]
      break;
 8004fa2:	e03f      	b.n	8005024 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_HEADPHONE:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAF); /* SPK always OFF & HP always ON */
 8004fa4:	88fb      	ldrh	r3, [r7, #6]
 8004fa6:	b2db      	uxtb	r3, r3
 8004fa8:	22af      	movs	r2, #175	; 0xaf
 8004faa:	2104      	movs	r1, #4
 8004fac:	4618      	mov	r0, r3
 8004fae:	f000 f84d 	bl	800504c <CODEC_IO_Write>
 8004fb2:	4603      	mov	r3, r0
 8004fb4:	461a      	mov	r2, r3
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	4413      	add	r3, r2
 8004fba:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAF;
 8004fbc:	4b1c      	ldr	r3, [pc, #112]	; (8005030 <cs43l22_SetOutputMode+0xe0>)
 8004fbe:	22af      	movs	r2, #175	; 0xaf
 8004fc0:	701a      	strb	r2, [r3, #0]
      break;
 8004fc2:	e02f      	b.n	8005024 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_BOTH:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0xAA); /* SPK always ON & HP always ON */
 8004fc4:	88fb      	ldrh	r3, [r7, #6]
 8004fc6:	b2db      	uxtb	r3, r3
 8004fc8:	22aa      	movs	r2, #170	; 0xaa
 8004fca:	2104      	movs	r1, #4
 8004fcc:	4618      	mov	r0, r3
 8004fce:	f000 f83d 	bl	800504c <CODEC_IO_Write>
 8004fd2:	4603      	mov	r3, r0
 8004fd4:	461a      	mov	r2, r3
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	4413      	add	r3, r2
 8004fda:	60fb      	str	r3, [r7, #12]
      OutputDev = 0xAA;
 8004fdc:	4b14      	ldr	r3, [pc, #80]	; (8005030 <cs43l22_SetOutputMode+0xe0>)
 8004fde:	22aa      	movs	r2, #170	; 0xaa
 8004fe0:	701a      	strb	r2, [r3, #0]
      break;
 8004fe2:	e01f      	b.n	8005024 <cs43l22_SetOutputMode+0xd4>
      
    case OUTPUT_DEVICE_AUTO:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 8004fe4:	88fb      	ldrh	r3, [r7, #6]
 8004fe6:	b2db      	uxtb	r3, r3
 8004fe8:	2205      	movs	r2, #5
 8004fea:	2104      	movs	r1, #4
 8004fec:	4618      	mov	r0, r3
 8004fee:	f000 f82d 	bl	800504c <CODEC_IO_Write>
 8004ff2:	4603      	mov	r3, r0
 8004ff4:	461a      	mov	r2, r3
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	4413      	add	r3, r2
 8004ffa:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 8004ffc:	4b0c      	ldr	r3, [pc, #48]	; (8005030 <cs43l22_SetOutputMode+0xe0>)
 8004ffe:	2205      	movs	r2, #5
 8005000:	701a      	strb	r2, [r3, #0]
      break;    
 8005002:	e00f      	b.n	8005024 <cs43l22_SetOutputMode+0xd4>
      
    default:
      counter += CODEC_IO_Write(DeviceAddr, CS43L22_REG_POWER_CTL2, 0x05); /* Detect the HP or the SPK automatically */
 8005004:	88fb      	ldrh	r3, [r7, #6]
 8005006:	b2db      	uxtb	r3, r3
 8005008:	2205      	movs	r2, #5
 800500a:	2104      	movs	r1, #4
 800500c:	4618      	mov	r0, r3
 800500e:	f000 f81d 	bl	800504c <CODEC_IO_Write>
 8005012:	4603      	mov	r3, r0
 8005014:	461a      	mov	r2, r3
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	4413      	add	r3, r2
 800501a:	60fb      	str	r3, [r7, #12]
      OutputDev = 0x05;
 800501c:	4b04      	ldr	r3, [pc, #16]	; (8005030 <cs43l22_SetOutputMode+0xe0>)
 800501e:	2205      	movs	r2, #5
 8005020:	701a      	strb	r2, [r3, #0]
      break;
 8005022:	bf00      	nop
  }  
  return counter;
 8005024:	68fb      	ldr	r3, [r7, #12]
}
 8005026:	4618      	mov	r0, r3
 8005028:	3710      	adds	r7, #16
 800502a:	46bd      	mov	sp, r7
 800502c:	bd80      	pop	{r7, pc}
 800502e:	bf00      	nop
 8005030:	20005949 	.word	0x20005949

08005034 <cs43l22_Reset>:
  * @brief Resets cs43l22 registers.
  * @param DeviceAddr: Device address on communication Bus. 
  * @retval 0 if correct communication, else wrong communication
  */
uint32_t cs43l22_Reset(uint16_t DeviceAddr)
{
 8005034:	b480      	push	{r7}
 8005036:	b083      	sub	sp, #12
 8005038:	af00      	add	r7, sp, #0
 800503a:	4603      	mov	r3, r0
 800503c:	80fb      	strh	r3, [r7, #6]
  return 0;
 800503e:	2300      	movs	r3, #0
}
 8005040:	4618      	mov	r0, r3
 8005042:	370c      	adds	r7, #12
 8005044:	46bd      	mov	sp, r7
 8005046:	f85d 7b04 	ldr.w	r7, [sp], #4
 800504a:	4770      	bx	lr

0800504c <CODEC_IO_Write>:
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  * @retval None
  */
static uint8_t CODEC_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 800504c:	b580      	push	{r7, lr}
 800504e:	b084      	sub	sp, #16
 8005050:	af00      	add	r7, sp, #0
 8005052:	4603      	mov	r3, r0
 8005054:	71fb      	strb	r3, [r7, #7]
 8005056:	460b      	mov	r3, r1
 8005058:	71bb      	strb	r3, [r7, #6]
 800505a:	4613      	mov	r3, r2
 800505c:	717b      	strb	r3, [r7, #5]
  uint32_t result = 0;
 800505e:	2300      	movs	r3, #0
 8005060:	60fb      	str	r3, [r7, #12]
  
  AUDIO_IO_Write(Addr, Reg, Value);
 8005062:	797a      	ldrb	r2, [r7, #5]
 8005064:	79b9      	ldrb	r1, [r7, #6]
 8005066:	79fb      	ldrb	r3, [r7, #7]
 8005068:	4618      	mov	r0, r3
 800506a:	f000 f92a 	bl	80052c2 <AUDIO_IO_Write>
#ifdef VERIFY_WRITTENDATA
  /* Verify that the data has been correctly written */  
  result = (AUDIO_IO_Read(Addr, Reg) == Value)? 0:1;
#endif /* VERIFY_WRITTENDATA */
  
  return result;
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	b2db      	uxtb	r3, r3
}
 8005072:	4618      	mov	r0, r3
 8005074:	3710      	adds	r7, #16
 8005076:	46bd      	mov	sp, r7
 8005078:	bd80      	pop	{r7, pc}
	...

0800507c <I2Cx_Init>:
/******************************* I2C Routines**********************************/
/**
  * @brief  Configures I2C interface.
  */
static void I2Cx_Init(void)
{
 800507c:	b580      	push	{r7, lr}
 800507e:	af00      	add	r7, sp, #0
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 8005080:	480e      	ldr	r0, [pc, #56]	; (80050bc <I2Cx_Init+0x40>)
 8005082:	f003 fcc5 	bl	8008a10 <HAL_I2C_GetState>
 8005086:	4603      	mov	r3, r0
 8005088:	2b00      	cmp	r3, #0
 800508a:	d114      	bne.n	80050b6 <I2Cx_Init+0x3a>
  {
    /* DISCOVERY_I2Cx peripheral configuration */
    I2cHandle.Init.ClockSpeed = BSP_I2C_SPEED;
 800508c:	4b0b      	ldr	r3, [pc, #44]	; (80050bc <I2Cx_Init+0x40>)
 800508e:	4a0c      	ldr	r2, [pc, #48]	; (80050c0 <I2Cx_Init+0x44>)
 8005090:	605a      	str	r2, [r3, #4]
    I2cHandle.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8005092:	4b0a      	ldr	r3, [pc, #40]	; (80050bc <I2Cx_Init+0x40>)
 8005094:	2200      	movs	r2, #0
 8005096:	609a      	str	r2, [r3, #8]
    I2cHandle.Init.OwnAddress1 = 0x33;
 8005098:	4b08      	ldr	r3, [pc, #32]	; (80050bc <I2Cx_Init+0x40>)
 800509a:	2233      	movs	r2, #51	; 0x33
 800509c:	60da      	str	r2, [r3, #12]
    I2cHandle.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800509e:	4b07      	ldr	r3, [pc, #28]	; (80050bc <I2Cx_Init+0x40>)
 80050a0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80050a4:	611a      	str	r2, [r3, #16]
    I2cHandle.Instance = DISCOVERY_I2Cx;
 80050a6:	4b05      	ldr	r3, [pc, #20]	; (80050bc <I2Cx_Init+0x40>)
 80050a8:	4a06      	ldr	r2, [pc, #24]	; (80050c4 <I2Cx_Init+0x48>)
 80050aa:	601a      	str	r2, [r3, #0]
      
    /* Init the I2C */
    I2Cx_MspInit();
 80050ac:	f000 f876 	bl	800519c <I2Cx_MspInit>
    HAL_I2C_Init(&I2cHandle);
 80050b0:	4802      	ldr	r0, [pc, #8]	; (80050bc <I2Cx_Init+0x40>)
 80050b2:	f003 f819 	bl	80080e8 <HAL_I2C_Init>
  }
}
 80050b6:	bf00      	nop
 80050b8:	bd80      	pop	{r7, pc}
 80050ba:	bf00      	nop
 80050bc:	2000594c 	.word	0x2000594c
 80050c0:	000186a0 	.word	0x000186a0
 80050c4:	40005400 	.word	0x40005400

080050c8 <I2Cx_WriteData>:
  * @param  Reg: The target register address to write
  * @param  Value: The target register value to be written 
  * @retval HAL status
  */
static void I2Cx_WriteData(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 80050c8:	b580      	push	{r7, lr}
 80050ca:	b088      	sub	sp, #32
 80050cc:	af04      	add	r7, sp, #16
 80050ce:	4603      	mov	r3, r0
 80050d0:	71fb      	strb	r3, [r7, #7]
 80050d2:	460b      	mov	r3, r1
 80050d4:	71bb      	strb	r3, [r7, #6]
 80050d6:	4613      	mov	r3, r2
 80050d8:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 80050da:	2300      	movs	r3, #0
 80050dc:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_I2C_Mem_Write(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, I2cxTimeout); 
 80050de:	79fb      	ldrb	r3, [r7, #7]
 80050e0:	b299      	uxth	r1, r3
 80050e2:	79bb      	ldrb	r3, [r7, #6]
 80050e4:	b29a      	uxth	r2, r3
 80050e6:	4b0c      	ldr	r3, [pc, #48]	; (8005118 <I2Cx_WriteData+0x50>)
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	9302      	str	r3, [sp, #8]
 80050ec:	2301      	movs	r3, #1
 80050ee:	9301      	str	r3, [sp, #4]
 80050f0:	1d7b      	adds	r3, r7, #5
 80050f2:	9300      	str	r3, [sp, #0]
 80050f4:	2301      	movs	r3, #1
 80050f6:	4809      	ldr	r0, [pc, #36]	; (800511c <I2Cx_WriteData+0x54>)
 80050f8:	f003 f96a 	bl	80083d0 <HAL_I2C_Mem_Write>
 80050fc:	4603      	mov	r3, r0
 80050fe:	73fb      	strb	r3, [r7, #15]

  /* Check the communication status */
  if(status != HAL_OK)
 8005100:	7bfb      	ldrb	r3, [r7, #15]
 8005102:	2b00      	cmp	r3, #0
 8005104:	d003      	beq.n	800510e <I2Cx_WriteData+0x46>
  {
    /* Execute user timeout callback */
    I2Cx_Error(Addr);
 8005106:	79fb      	ldrb	r3, [r7, #7]
 8005108:	4618      	mov	r0, r3
 800510a:	f000 f837 	bl	800517c <I2Cx_Error>
  }
}
 800510e:	bf00      	nop
 8005110:	3710      	adds	r7, #16
 8005112:	46bd      	mov	sp, r7
 8005114:	bd80      	pop	{r7, pc}
 8005116:	bf00      	nop
 8005118:	2000005c 	.word	0x2000005c
 800511c:	2000594c 	.word	0x2000594c

08005120 <I2Cx_ReadData>:
  * @param  Addr: Device address on BUS  
  * @param  Reg: The target register address to read
  * @retval HAL status
  */
static uint8_t  I2Cx_ReadData(uint8_t Addr, uint8_t Reg)
{
 8005120:	b580      	push	{r7, lr}
 8005122:	b088      	sub	sp, #32
 8005124:	af04      	add	r7, sp, #16
 8005126:	4603      	mov	r3, r0
 8005128:	460a      	mov	r2, r1
 800512a:	71fb      	strb	r3, [r7, #7]
 800512c:	4613      	mov	r3, r2
 800512e:	71bb      	strb	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8005130:	2300      	movs	r3, #0
 8005132:	73fb      	strb	r3, [r7, #15]
  uint8_t value = 0;
 8005134:	2300      	movs	r3, #0
 8005136:	73bb      	strb	r3, [r7, #14]
  
  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &value, 1,I2cxTimeout);
 8005138:	79fb      	ldrb	r3, [r7, #7]
 800513a:	b299      	uxth	r1, r3
 800513c:	79bb      	ldrb	r3, [r7, #6]
 800513e:	b29a      	uxth	r2, r3
 8005140:	4b0c      	ldr	r3, [pc, #48]	; (8005174 <I2Cx_ReadData+0x54>)
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	9302      	str	r3, [sp, #8]
 8005146:	2301      	movs	r3, #1
 8005148:	9301      	str	r3, [sp, #4]
 800514a:	f107 030e 	add.w	r3, r7, #14
 800514e:	9300      	str	r3, [sp, #0]
 8005150:	2301      	movs	r3, #1
 8005152:	4809      	ldr	r0, [pc, #36]	; (8005178 <I2Cx_ReadData+0x58>)
 8005154:	f003 fa36 	bl	80085c4 <HAL_I2C_Mem_Read>
 8005158:	4603      	mov	r3, r0
 800515a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 800515c:	7bfb      	ldrb	r3, [r7, #15]
 800515e:	2b00      	cmp	r3, #0
 8005160:	d003      	beq.n	800516a <I2Cx_ReadData+0x4a>
  {
    /* Execute user timeout callback */
    I2Cx_Error(Addr);
 8005162:	79fb      	ldrb	r3, [r7, #7]
 8005164:	4618      	mov	r0, r3
 8005166:	f000 f809 	bl	800517c <I2Cx_Error>
  }
  return value;
 800516a:	7bbb      	ldrb	r3, [r7, #14]
}
 800516c:	4618      	mov	r0, r3
 800516e:	3710      	adds	r7, #16
 8005170:	46bd      	mov	sp, r7
 8005172:	bd80      	pop	{r7, pc}
 8005174:	2000005c 	.word	0x2000005c
 8005178:	2000594c 	.word	0x2000594c

0800517c <I2Cx_Error>:
/**
  * @brief  Manages error callback by re-initializing I2C.
  * @param  Addr: I2C Address 
  */
static void I2Cx_Error(uint8_t Addr)
{
 800517c:	b580      	push	{r7, lr}
 800517e:	b082      	sub	sp, #8
 8005180:	af00      	add	r7, sp, #0
 8005182:	4603      	mov	r3, r0
 8005184:	71fb      	strb	r3, [r7, #7]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(&I2cHandle);
 8005186:	4804      	ldr	r0, [pc, #16]	; (8005198 <I2Cx_Error+0x1c>)
 8005188:	f003 f8f2 	bl	8008370 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init();
 800518c:	f7ff ff76 	bl	800507c <I2Cx_Init>
}
 8005190:	bf00      	nop
 8005192:	3708      	adds	r7, #8
 8005194:	46bd      	mov	sp, r7
 8005196:	bd80      	pop	{r7, pc}
 8005198:	2000594c 	.word	0x2000594c

0800519c <I2Cx_MspInit>:

/**
  * @brief I2C MSP Initialization
  */
static void I2Cx_MspInit(void)
{
 800519c:	b580      	push	{r7, lr}
 800519e:	b088      	sub	sp, #32
 80051a0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;

  /* Enable I2C GPIO clocks */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 80051a2:	2300      	movs	r3, #0
 80051a4:	60bb      	str	r3, [r7, #8]
 80051a6:	4b25      	ldr	r3, [pc, #148]	; (800523c <I2Cx_MspInit+0xa0>)
 80051a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051aa:	4a24      	ldr	r2, [pc, #144]	; (800523c <I2Cx_MspInit+0xa0>)
 80051ac:	f043 0302 	orr.w	r3, r3, #2
 80051b0:	6313      	str	r3, [r2, #48]	; 0x30
 80051b2:	4b22      	ldr	r3, [pc, #136]	; (800523c <I2Cx_MspInit+0xa0>)
 80051b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051b6:	f003 0302 	and.w	r3, r3, #2
 80051ba:	60bb      	str	r3, [r7, #8]
 80051bc:	68bb      	ldr	r3, [r7, #8]

  /* DISCOVERY_I2Cx SCL and SDA pins configuration ---------------------------*/
  GPIO_InitStruct.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN; 
 80051be:	f44f 7310 	mov.w	r3, #576	; 0x240
 80051c2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80051c4:	2312      	movs	r3, #18
 80051c6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 80051c8:	2302      	movs	r3, #2
 80051ca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 80051cc:	2300      	movs	r3, #0
 80051ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate  = DISCOVERY_I2Cx_SCL_SDA_AF;
 80051d0:	2304      	movs	r3, #4
 80051d2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &GPIO_InitStruct);     
 80051d4:	f107 030c 	add.w	r3, r7, #12
 80051d8:	4619      	mov	r1, r3
 80051da:	4819      	ldr	r0, [pc, #100]	; (8005240 <I2Cx_MspInit+0xa4>)
 80051dc:	f001 f898 	bl	8006310 <HAL_GPIO_Init>

  /* Enable the DISCOVERY_I2Cx peripheral clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 80051e0:	2300      	movs	r3, #0
 80051e2:	607b      	str	r3, [r7, #4]
 80051e4:	4b15      	ldr	r3, [pc, #84]	; (800523c <I2Cx_MspInit+0xa0>)
 80051e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051e8:	4a14      	ldr	r2, [pc, #80]	; (800523c <I2Cx_MspInit+0xa0>)
 80051ea:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80051ee:	6413      	str	r3, [r2, #64]	; 0x40
 80051f0:	4b12      	ldr	r3, [pc, #72]	; (800523c <I2Cx_MspInit+0xa0>)
 80051f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051f4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80051f8:	607b      	str	r3, [r7, #4]
 80051fa:	687b      	ldr	r3, [r7, #4]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 80051fc:	4b0f      	ldr	r3, [pc, #60]	; (800523c <I2Cx_MspInit+0xa0>)
 80051fe:	6a1b      	ldr	r3, [r3, #32]
 8005200:	4a0e      	ldr	r2, [pc, #56]	; (800523c <I2Cx_MspInit+0xa0>)
 8005202:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005206:	6213      	str	r3, [r2, #32]

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 8005208:	4b0c      	ldr	r3, [pc, #48]	; (800523c <I2Cx_MspInit+0xa0>)
 800520a:	6a1b      	ldr	r3, [r3, #32]
 800520c:	4a0b      	ldr	r2, [pc, #44]	; (800523c <I2Cx_MspInit+0xa0>)
 800520e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005212:	6213      	str	r3, [r2, #32]

  /* Enable and set I2Cx Interrupt to the highest priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0, 0);
 8005214:	2200      	movs	r2, #0
 8005216:	2100      	movs	r1, #0
 8005218:	201f      	movs	r0, #31
 800521a:	f000 fc36 	bl	8005a8a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 800521e:	201f      	movs	r0, #31
 8005220:	f000 fc4f 	bl	8005ac2 <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to the highest priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0, 0);
 8005224:	2200      	movs	r2, #0
 8005226:	2100      	movs	r1, #0
 8005228:	2020      	movs	r0, #32
 800522a:	f000 fc2e 	bl	8005a8a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn); 
 800522e:	2020      	movs	r0, #32
 8005230:	f000 fc47 	bl	8005ac2 <HAL_NVIC_EnableIRQ>
}
 8005234:	bf00      	nop
 8005236:	3720      	adds	r7, #32
 8005238:	46bd      	mov	sp, r7
 800523a:	bd80      	pop	{r7, pc}
 800523c:	40023800 	.word	0x40023800
 8005240:	40020400 	.word	0x40020400

08005244 <AUDIO_IO_Init>:

/**
  * @brief  Initializes Audio low level.
  */
void AUDIO_IO_Init(void) 
{
 8005244:	b580      	push	{r7, lr}
 8005246:	b086      	sub	sp, #24
 8005248:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable Reset GPIO Clock */
  AUDIO_RESET_GPIO_CLK_ENABLE();
 800524a:	2300      	movs	r3, #0
 800524c:	603b      	str	r3, [r7, #0]
 800524e:	4b17      	ldr	r3, [pc, #92]	; (80052ac <AUDIO_IO_Init+0x68>)
 8005250:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005252:	4a16      	ldr	r2, [pc, #88]	; (80052ac <AUDIO_IO_Init+0x68>)
 8005254:	f043 0308 	orr.w	r3, r3, #8
 8005258:	6313      	str	r3, [r2, #48]	; 0x30
 800525a:	4b14      	ldr	r3, [pc, #80]	; (80052ac <AUDIO_IO_Init+0x68>)
 800525c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800525e:	f003 0308 	and.w	r3, r3, #8
 8005262:	603b      	str	r3, [r7, #0]
 8005264:	683b      	ldr	r3, [r7, #0]
  
  /* Audio reset pin configuration */
  GPIO_InitStruct.Pin = AUDIO_RESET_PIN; 
 8005266:	2310      	movs	r3, #16
 8005268:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800526a:	2301      	movs	r3, #1
 800526c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FAST;
 800526e:	2302      	movs	r3, #2
 8005270:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull  = GPIO_NOPULL;
 8005272:	2300      	movs	r3, #0
 8005274:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(AUDIO_RESET_GPIO, &GPIO_InitStruct);    
 8005276:	1d3b      	adds	r3, r7, #4
 8005278:	4619      	mov	r1, r3
 800527a:	480d      	ldr	r0, [pc, #52]	; (80052b0 <AUDIO_IO_Init+0x6c>)
 800527c:	f001 f848 	bl	8006310 <HAL_GPIO_Init>
  
  I2Cx_Init();
 8005280:	f7ff fefc 	bl	800507c <I2Cx_Init>
  
  /* Power Down the codec */
  HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_RESET);
 8005284:	2200      	movs	r2, #0
 8005286:	2110      	movs	r1, #16
 8005288:	4809      	ldr	r0, [pc, #36]	; (80052b0 <AUDIO_IO_Init+0x6c>)
 800528a:	f001 faf1 	bl	8006870 <HAL_GPIO_WritePin>
  
  /* Wait for a delay to insure registers erasing */
  HAL_Delay(5); 
 800528e:	2005      	movs	r0, #5
 8005290:	f000 fafc 	bl	800588c <HAL_Delay>
  
  /* Power on the codec */
  HAL_GPIO_WritePin(AUDIO_RESET_GPIO, AUDIO_RESET_PIN, GPIO_PIN_SET);
 8005294:	2201      	movs	r2, #1
 8005296:	2110      	movs	r1, #16
 8005298:	4805      	ldr	r0, [pc, #20]	; (80052b0 <AUDIO_IO_Init+0x6c>)
 800529a:	f001 fae9 	bl	8006870 <HAL_GPIO_WritePin>
  
  /* Wait for a delay to insure registers erasing */
  HAL_Delay(5); 
 800529e:	2005      	movs	r0, #5
 80052a0:	f000 faf4 	bl	800588c <HAL_Delay>
}
 80052a4:	bf00      	nop
 80052a6:	3718      	adds	r7, #24
 80052a8:	46bd      	mov	sp, r7
 80052aa:	bd80      	pop	{r7, pc}
 80052ac:	40023800 	.word	0x40023800
 80052b0:	40020c00 	.word	0x40020c00

080052b4 <AUDIO_IO_DeInit>:

/**
  * @brief  DeInitializes Audio low level.
  */
void AUDIO_IO_DeInit(void)
{
 80052b4:	b480      	push	{r7}
 80052b6:	af00      	add	r7, sp, #0
  
}
 80052b8:	bf00      	nop
 80052ba:	46bd      	mov	sp, r7
 80052bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c0:	4770      	bx	lr

080052c2 <AUDIO_IO_Write>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @param  Value: Data to be written
  */
void AUDIO_IO_Write (uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 80052c2:	b580      	push	{r7, lr}
 80052c4:	b082      	sub	sp, #8
 80052c6:	af00      	add	r7, sp, #0
 80052c8:	4603      	mov	r3, r0
 80052ca:	71fb      	strb	r3, [r7, #7]
 80052cc:	460b      	mov	r3, r1
 80052ce:	71bb      	strb	r3, [r7, #6]
 80052d0:	4613      	mov	r3, r2
 80052d2:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteData(Addr, Reg, Value);
 80052d4:	797a      	ldrb	r2, [r7, #5]
 80052d6:	79b9      	ldrb	r1, [r7, #6]
 80052d8:	79fb      	ldrb	r3, [r7, #7]
 80052da:	4618      	mov	r0, r3
 80052dc:	f7ff fef4 	bl	80050c8 <I2Cx_WriteData>
}
 80052e0:	bf00      	nop
 80052e2:	3708      	adds	r7, #8
 80052e4:	46bd      	mov	sp, r7
 80052e6:	bd80      	pop	{r7, pc}

080052e8 <AUDIO_IO_Read>:
  * @param  Addr: I2C address
  * @param  Reg: Reg address 
  * @retval Data to be read
  */
uint8_t AUDIO_IO_Read(uint8_t Addr, uint8_t Reg)
{
 80052e8:	b580      	push	{r7, lr}
 80052ea:	b082      	sub	sp, #8
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	4603      	mov	r3, r0
 80052f0:	460a      	mov	r2, r1
 80052f2:	71fb      	strb	r3, [r7, #7]
 80052f4:	4613      	mov	r3, r2
 80052f6:	71bb      	strb	r3, [r7, #6]
  return I2Cx_ReadData(Addr, Reg);
 80052f8:	79ba      	ldrb	r2, [r7, #6]
 80052fa:	79fb      	ldrb	r3, [r7, #7]
 80052fc:	4611      	mov	r1, r2
 80052fe:	4618      	mov	r0, r3
 8005300:	f7ff ff0e 	bl	8005120 <I2Cx_ReadData>
 8005304:	4603      	mov	r3, r0
}
 8005306:	4618      	mov	r0, r3
 8005308:	3708      	adds	r7, #8
 800530a:	46bd      	mov	sp, r7
 800530c:	bd80      	pop	{r7, pc}
	...

08005310 <BSP_AUDIO_OUT_Init>:
  * @param  Volume: Initial volume level (from 0 (Mute) to 100 (Max))
  * @param  AudioFreq: Audio frequency used to play the audio stream.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Init(uint16_t OutputDevice, uint8_t Volume, uint32_t AudioFreq)
{    
 8005310:	b590      	push	{r4, r7, lr}
 8005312:	b085      	sub	sp, #20
 8005314:	af00      	add	r7, sp, #0
 8005316:	4603      	mov	r3, r0
 8005318:	603a      	str	r2, [r7, #0]
 800531a:	80fb      	strh	r3, [r7, #6]
 800531c:	460b      	mov	r3, r1
 800531e:	717b      	strb	r3, [r7, #5]
  uint8_t ret = AUDIO_OK;
 8005320:	2300      	movs	r3, #0
 8005322:	73fb      	strb	r3, [r7, #15]
  
  /* PLL clock is set depending by the AudioFreq (44.1khz vs 48khz groups) */ 
  BSP_AUDIO_OUT_ClockConfig(&hAudioOutI2s, AudioFreq, NULL);
 8005324:	2200      	movs	r2, #0
 8005326:	6839      	ldr	r1, [r7, #0]
 8005328:	481c      	ldr	r0, [pc, #112]	; (800539c <BSP_AUDIO_OUT_Init+0x8c>)
 800532a:	f000 f8b9 	bl	80054a0 <BSP_AUDIO_OUT_ClockConfig>
  
  /* I2S data transfer preparation:
  Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
  hAudioOutI2s.Instance = I2S3;
 800532e:	4b1b      	ldr	r3, [pc, #108]	; (800539c <BSP_AUDIO_OUT_Init+0x8c>)
 8005330:	4a1b      	ldr	r2, [pc, #108]	; (80053a0 <BSP_AUDIO_OUT_Init+0x90>)
 8005332:	601a      	str	r2, [r3, #0]
  if(HAL_I2S_GetState(&hAudioOutI2s) == HAL_I2S_STATE_RESET)
 8005334:	4819      	ldr	r0, [pc, #100]	; (800539c <BSP_AUDIO_OUT_Init+0x8c>)
 8005336:	f004 f9b3 	bl	80096a0 <HAL_I2S_GetState>
 800533a:	4603      	mov	r3, r0
 800533c:	2b00      	cmp	r3, #0
 800533e:	d103      	bne.n	8005348 <BSP_AUDIO_OUT_Init+0x38>
  {
    /* Init the I2S MSP: this __weak function can be redefined by the application*/
    BSP_AUDIO_OUT_MspInit(&hAudioOutI2s, NULL);
 8005340:	2100      	movs	r1, #0
 8005342:	4816      	ldr	r0, [pc, #88]	; (800539c <BSP_AUDIO_OUT_Init+0x8c>)
 8005344:	f000 f906 	bl	8005554 <BSP_AUDIO_OUT_MspInit>
  }
  
  /* I2S data transfer preparation:
  Prepare the Media to be used for the audio transfer from memory to I2S peripheral */
  /* Configure the I2S peripheral */
  if(I2S3_Init(AudioFreq) != AUDIO_OK)
 8005348:	6838      	ldr	r0, [r7, #0]
 800534a:	f000 f9c3 	bl	80056d4 <I2S3_Init>
 800534e:	4603      	mov	r3, r0
 8005350:	2b00      	cmp	r3, #0
 8005352:	d001      	beq.n	8005358 <BSP_AUDIO_OUT_Init+0x48>
  {
    ret = AUDIO_ERROR;
 8005354:	2301      	movs	r3, #1
 8005356:	73fb      	strb	r3, [r7, #15]
  }
  
  if(ret == AUDIO_OK)
 8005358:	7bfb      	ldrb	r3, [r7, #15]
 800535a:	2b00      	cmp	r3, #0
 800535c:	d10e      	bne.n	800537c <BSP_AUDIO_OUT_Init+0x6c>
  {
    /* Retieve audio codec identifier */
    if(((cs43l22_drv.ReadID(AUDIO_I2C_ADDRESS)) & CS43L22_ID_MASK) == CS43L22_ID)
 800535e:	4b11      	ldr	r3, [pc, #68]	; (80053a4 <BSP_AUDIO_OUT_Init+0x94>)
 8005360:	689b      	ldr	r3, [r3, #8]
 8005362:	2094      	movs	r0, #148	; 0x94
 8005364:	4798      	blx	r3
 8005366:	4603      	mov	r3, r0
 8005368:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
 800536c:	2be0      	cmp	r3, #224	; 0xe0
 800536e:	d103      	bne.n	8005378 <BSP_AUDIO_OUT_Init+0x68>
    {  
      /* Initialize the audio driver structure */
      pAudioDrv = &cs43l22_drv; 
 8005370:	4b0d      	ldr	r3, [pc, #52]	; (80053a8 <BSP_AUDIO_OUT_Init+0x98>)
 8005372:	4a0c      	ldr	r2, [pc, #48]	; (80053a4 <BSP_AUDIO_OUT_Init+0x94>)
 8005374:	601a      	str	r2, [r3, #0]
 8005376:	e001      	b.n	800537c <BSP_AUDIO_OUT_Init+0x6c>
    }
    else
    {
      ret = AUDIO_ERROR;
 8005378:	2301      	movs	r3, #1
 800537a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  if(ret == AUDIO_OK)
 800537c:	7bfb      	ldrb	r3, [r7, #15]
 800537e:	2b00      	cmp	r3, #0
 8005380:	d107      	bne.n	8005392 <BSP_AUDIO_OUT_Init+0x82>
  {
    pAudioDrv->Init(AUDIO_I2C_ADDRESS, OutputDevice, Volume, AudioFreq);
 8005382:	4b09      	ldr	r3, [pc, #36]	; (80053a8 <BSP_AUDIO_OUT_Init+0x98>)
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	681c      	ldr	r4, [r3, #0]
 8005388:	797a      	ldrb	r2, [r7, #5]
 800538a:	88f9      	ldrh	r1, [r7, #6]
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	2094      	movs	r0, #148	; 0x94
 8005390:	47a0      	blx	r4
  }
  
  return ret;
 8005392:	7bfb      	ldrb	r3, [r7, #15]
}
 8005394:	4618      	mov	r0, r3
 8005396:	3714      	adds	r7, #20
 8005398:	46bd      	mov	sp, r7
 800539a:	bd90      	pop	{r4, r7, pc}
 800539c:	200077bc 	.word	0x200077bc
 80053a0:	40003c00 	.word	0x40003c00
 80053a4:	20000028 	.word	0x20000028
 80053a8:	200059a0 	.word	0x200059a0

080053ac <BSP_AUDIO_OUT_Play>:
  * @param  pBuffer: Pointer to the buffer 
  * @param  Size: Number of audio data BYTES.
  * @retval AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Play(uint16_t* pBuffer, uint32_t Size)
{
 80053ac:	b580      	push	{r7, lr}
 80053ae:	b082      	sub	sp, #8
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	6078      	str	r0, [r7, #4]
 80053b4:	6039      	str	r1, [r7, #0]
  /* Call the audio Codec Play function */
  if(pAudioDrv->Play(AUDIO_I2C_ADDRESS, pBuffer, Size) != 0)
 80053b6:	4b10      	ldr	r3, [pc, #64]	; (80053f8 <BSP_AUDIO_OUT_Play+0x4c>)
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	68db      	ldr	r3, [r3, #12]
 80053bc:	683a      	ldr	r2, [r7, #0]
 80053be:	b292      	uxth	r2, r2
 80053c0:	6879      	ldr	r1, [r7, #4]
 80053c2:	2094      	movs	r0, #148	; 0x94
 80053c4:	4798      	blx	r3
 80053c6:	4603      	mov	r3, r0
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d001      	beq.n	80053d0 <BSP_AUDIO_OUT_Play+0x24>
  {
    return AUDIO_ERROR;
 80053cc:	2301      	movs	r3, #1
 80053ce:	e00f      	b.n	80053f0 <BSP_AUDIO_OUT_Play+0x44>
  }
  else 
  {
    /* Update the Media layer and enable it for play */  
    HAL_I2S_Transmit_DMA(&hAudioOutI2s, pBuffer, DMA_MAX(Size/AUDIODATA_SIZE)); 
 80053d0:	683b      	ldr	r3, [r7, #0]
 80053d2:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80053d6:	d203      	bcs.n	80053e0 <BSP_AUDIO_OUT_Play+0x34>
 80053d8:	683b      	ldr	r3, [r7, #0]
 80053da:	085b      	lsrs	r3, r3, #1
 80053dc:	b29b      	uxth	r3, r3
 80053de:	e001      	b.n	80053e4 <BSP_AUDIO_OUT_Play+0x38>
 80053e0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80053e4:	461a      	mov	r2, r3
 80053e6:	6879      	ldr	r1, [r7, #4]
 80053e8:	4804      	ldr	r0, [pc, #16]	; (80053fc <BSP_AUDIO_OUT_Play+0x50>)
 80053ea:	f003 ffbb 	bl	8009364 <HAL_I2S_Transmit_DMA>
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 80053ee:	2300      	movs	r3, #0
  }
}
 80053f0:	4618      	mov	r0, r3
 80053f2:	3708      	adds	r7, #8
 80053f4:	46bd      	mov	sp, r7
 80053f6:	bd80      	pop	{r7, pc}
 80053f8:	200059a0 	.word	0x200059a0
 80053fc:	200077bc 	.word	0x200077bc

08005400 <BSP_AUDIO_OUT_Pause>:
  *          BSP_AUDIO_OUT_Resume() function should be called for resume (use of BSP_AUDIO_OUT_Play() 
  *          function for resume could lead to unexpected behavior).
  * @retval  AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Pause(void)
{    
 8005400:	b580      	push	{r7, lr}
 8005402:	af00      	add	r7, sp, #0
  /* Call the Audio Codec Pause/Resume function */
  if(pAudioDrv->Pause(AUDIO_I2C_ADDRESS) != 0)
 8005404:	4b07      	ldr	r3, [pc, #28]	; (8005424 <BSP_AUDIO_OUT_Pause+0x24>)
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	691b      	ldr	r3, [r3, #16]
 800540a:	2094      	movs	r0, #148	; 0x94
 800540c:	4798      	blx	r3
 800540e:	4603      	mov	r3, r0
 8005410:	2b00      	cmp	r3, #0
 8005412:	d001      	beq.n	8005418 <BSP_AUDIO_OUT_Pause+0x18>
  {
    return AUDIO_ERROR;
 8005414:	2301      	movs	r3, #1
 8005416:	e003      	b.n	8005420 <BSP_AUDIO_OUT_Pause+0x20>
  }
  else
  {
    /* Call the Media layer pause function */
    HAL_I2S_DMAPause(&hAudioOutI2s);
 8005418:	4803      	ldr	r0, [pc, #12]	; (8005428 <BSP_AUDIO_OUT_Pause+0x28>)
 800541a:	f004 f84b 	bl	80094b4 <HAL_I2S_DMAPause>
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 800541e:	2300      	movs	r3, #0
  }
}
 8005420:	4618      	mov	r0, r3
 8005422:	bd80      	pop	{r7, pc}
 8005424:	200059a0 	.word	0x200059a0
 8005428:	200077bc 	.word	0x200077bc

0800542c <BSP_AUDIO_OUT_Resume>:
  *          BSP_AUDIO_OUT_Resume() function should be called for resume (use of BSP_AUDIO_OUT_Play() 
  *          function for resume could lead to unexpected behavior).
  * @retval  AUDIO_OK if correct communication, else wrong communication
  */
uint8_t BSP_AUDIO_OUT_Resume(void)
{    
 800542c:	b580      	push	{r7, lr}
 800542e:	af00      	add	r7, sp, #0
  /* Call the Audio Codec Pause/Resume function */
  if(pAudioDrv->Resume(AUDIO_I2C_ADDRESS) != 0)
 8005430:	4b07      	ldr	r3, [pc, #28]	; (8005450 <BSP_AUDIO_OUT_Resume+0x24>)
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	695b      	ldr	r3, [r3, #20]
 8005436:	2094      	movs	r0, #148	; 0x94
 8005438:	4798      	blx	r3
 800543a:	4603      	mov	r3, r0
 800543c:	2b00      	cmp	r3, #0
 800543e:	d001      	beq.n	8005444 <BSP_AUDIO_OUT_Resume+0x18>
  {
    return AUDIO_ERROR;
 8005440:	2301      	movs	r3, #1
 8005442:	e003      	b.n	800544c <BSP_AUDIO_OUT_Resume+0x20>
  }
  else
  {
    /* Call the Media layer resume function */
    HAL_I2S_DMAResume(&hAudioOutI2s);
 8005444:	4803      	ldr	r0, [pc, #12]	; (8005454 <BSP_AUDIO_OUT_Resume+0x28>)
 8005446:	f004 f897 	bl	8009578 <HAL_I2S_DMAResume>
    
    /* Return AUDIO_OK when all operations are correctly done */
    return AUDIO_OK;
 800544a:	2300      	movs	r3, #0
  }
}
 800544c:	4618      	mov	r0, r3
 800544e:	bd80      	pop	{r7, pc}
 8005450:	200059a0 	.word	0x200059a0
 8005454:	200077bc 	.word	0x200077bc

08005458 <HAL_I2S_TxCpltCallback>:
/**
  * @brief  Tx Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8005458:	b580      	push	{r7, lr}
 800545a:	b082      	sub	sp, #8
 800545c:	af00      	add	r7, sp, #0
 800545e:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == I2S3)
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	4a04      	ldr	r2, [pc, #16]	; (8005478 <HAL_I2S_TxCpltCallback+0x20>)
 8005466:	4293      	cmp	r3, r2
 8005468:	d101      	bne.n	800546e <HAL_I2S_TxCpltCallback+0x16>
  {
    /* Call the user function which will manage directly transfer complete */  
    BSP_AUDIO_OUT_TransferComplete_CallBack();       
 800546a:	f7fc ff3d 	bl	80022e8 <BSP_AUDIO_OUT_TransferComplete_CallBack>
  }
}
 800546e:	bf00      	nop
 8005470:	3708      	adds	r7, #8
 8005472:	46bd      	mov	sp, r7
 8005474:	bd80      	pop	{r7, pc}
 8005476:	bf00      	nop
 8005478:	40003c00 	.word	0x40003c00

0800547c <HAL_I2S_TxHalfCpltCallback>:
/**
  * @brief  Tx Half Transfer completed callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_TxHalfCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800547c:	b580      	push	{r7, lr}
 800547e:	b082      	sub	sp, #8
 8005480:	af00      	add	r7, sp, #0
 8005482:	6078      	str	r0, [r7, #4]
  if(hi2s->Instance == I2S3)
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	4a04      	ldr	r2, [pc, #16]	; (800549c <HAL_I2S_TxHalfCpltCallback+0x20>)
 800548a:	4293      	cmp	r3, r2
 800548c:	d101      	bne.n	8005492 <HAL_I2S_TxHalfCpltCallback+0x16>
  {
    /* Manage the remaining file size and new address offset: This function should
       be coded by user (its prototype is already declared in stm32f4_discovery_audio.h) */  
    BSP_AUDIO_OUT_HalfTransfer_CallBack();
 800548e:	f7fc ff15 	bl	80022bc <BSP_AUDIO_OUT_HalfTransfer_CallBack>
  }
}
 8005492:	bf00      	nop
 8005494:	3708      	adds	r7, #8
 8005496:	46bd      	mov	sp, r7
 8005498:	bd80      	pop	{r7, pc}
 800549a:	bf00      	nop
 800549c:	40003c00 	.word	0x40003c00

080054a0 <BSP_AUDIO_OUT_ClockConfig>:
  * @note   This API is called by BSP_AUDIO_OUT_Init() and BSP_AUDIO_OUT_SetFrequency()
  *         Being __weak it can be overwritten by the application     
  * @param  Params : pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_AUDIO_OUT_ClockConfig(I2S_HandleTypeDef *hi2s, uint32_t AudioFreq, void *Params)
{ 
 80054a0:	b580      	push	{r7, lr}
 80054a2:	b08a      	sub	sp, #40	; 0x28
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	60f8      	str	r0, [r7, #12]
 80054a8:	60b9      	str	r1, [r7, #8]
 80054aa:	607a      	str	r2, [r7, #4]
  RCC_PeriphCLKInitTypeDef rccclkinit;
  uint8_t index = 0, freqindex = 0xFF;
 80054ac:	2300      	movs	r3, #0
 80054ae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80054b2:	23ff      	movs	r3, #255	; 0xff
 80054b4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  
  for(index = 0; index < 8; index++)
 80054b8:	2300      	movs	r3, #0
 80054ba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80054be:	e010      	b.n	80054e2 <BSP_AUDIO_OUT_ClockConfig+0x42>
  {
    if(I2SFreq[index] == AudioFreq)
 80054c0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80054c4:	4a20      	ldr	r2, [pc, #128]	; (8005548 <BSP_AUDIO_OUT_ClockConfig+0xa8>)
 80054c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80054ca:	68ba      	ldr	r2, [r7, #8]
 80054cc:	429a      	cmp	r2, r3
 80054ce:	d103      	bne.n	80054d8 <BSP_AUDIO_OUT_ClockConfig+0x38>
    {
      freqindex = index;
 80054d0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80054d4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  for(index = 0; index < 8; index++)
 80054d8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80054dc:	3301      	adds	r3, #1
 80054de:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80054e2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80054e6:	2b07      	cmp	r3, #7
 80054e8:	d9ea      	bls.n	80054c0 <BSP_AUDIO_OUT_ClockConfig+0x20>
    }
  }
  /* Enable PLLI2S clock */
  HAL_RCCEx_GetPeriphCLKConfig(&rccclkinit);
 80054ea:	f107 0314 	add.w	r3, r7, #20
 80054ee:	4618      	mov	r0, r3
 80054f0:	f005 f9f4 	bl	800a8dc <HAL_RCCEx_GetPeriphCLKConfig>
  /* PLLI2S_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
  if ((freqindex & 0x7) == 0)
 80054f4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80054f8:	f003 0307 	and.w	r3, r3, #7
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d113      	bne.n	8005528 <BSP_AUDIO_OUT_ClockConfig+0x88>
  {
    /* I2S clock config 
    PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input)  (PLLI2SN/PLLM)
    I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8005500:	2301      	movs	r3, #1
 8005502:	617b      	str	r3, [r7, #20]
    rccclkinit.PLLI2S.PLLI2SN = I2SPLLN[freqindex];
 8005504:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8005508:	4a10      	ldr	r2, [pc, #64]	; (800554c <BSP_AUDIO_OUT_ClockConfig+0xac>)
 800550a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800550e:	61bb      	str	r3, [r7, #24]
    rccclkinit.PLLI2S.PLLI2SR = I2SPLLR[freqindex];
 8005510:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8005514:	4a0e      	ldr	r2, [pc, #56]	; (8005550 <BSP_AUDIO_OUT_ClockConfig+0xb0>)
 8005516:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800551a:	61fb      	str	r3, [r7, #28]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 800551c:	f107 0314 	add.w	r3, r7, #20
 8005520:	4618      	mov	r0, r3
 8005522:	f005 f8f9 	bl	800a718 <HAL_RCCEx_PeriphCLKConfig>
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
    rccclkinit.PLLI2S.PLLI2SN = 258;
    rccclkinit.PLLI2S.PLLI2SR = 3;
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
  }
}
 8005526:	e00b      	b.n	8005540 <BSP_AUDIO_OUT_ClockConfig+0xa0>
    rccclkinit.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8005528:	2301      	movs	r3, #1
 800552a:	617b      	str	r3, [r7, #20]
    rccclkinit.PLLI2S.PLLI2SN = 258;
 800552c:	f44f 7381 	mov.w	r3, #258	; 0x102
 8005530:	61bb      	str	r3, [r7, #24]
    rccclkinit.PLLI2S.PLLI2SR = 3;
 8005532:	2303      	movs	r3, #3
 8005534:	61fb      	str	r3, [r7, #28]
    HAL_RCCEx_PeriphCLKConfig(&rccclkinit);
 8005536:	f107 0314 	add.w	r3, r7, #20
 800553a:	4618      	mov	r0, r3
 800553c:	f005 f8ec 	bl	800a718 <HAL_RCCEx_PeriphCLKConfig>
}
 8005540:	bf00      	nop
 8005542:	3728      	adds	r7, #40	; 0x28
 8005544:	46bd      	mov	sp, r7
 8005546:	bd80      	pop	{r7, pc}
 8005548:	08013d50 	.word	0x08013d50
 800554c:	08013d70 	.word	0x08013d70
 8005550:	08013d90 	.word	0x08013d90

08005554 <BSP_AUDIO_OUT_MspInit>:
  * @brief  AUDIO OUT I2S MSP Init.
  * @param  hi2s: might be required to set audio peripheral predivider if any.
  * @param  Params : pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_AUDIO_OUT_MspInit(I2S_HandleTypeDef *hi2s, void *Params)
{
 8005554:	b580      	push	{r7, lr}
 8005556:	b08c      	sub	sp, #48	; 0x30
 8005558:	af00      	add	r7, sp, #0
 800555a:	6078      	str	r0, [r7, #4]
 800555c:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef hdma_i2sTx;
  GPIO_InitTypeDef  GPIO_InitStruct;
  
  /* Enable I2S3 clock */
  I2S3_CLK_ENABLE();
 800555e:	2300      	movs	r3, #0
 8005560:	61bb      	str	r3, [r7, #24]
 8005562:	4b56      	ldr	r3, [pc, #344]	; (80056bc <BSP_AUDIO_OUT_MspInit+0x168>)
 8005564:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005566:	4a55      	ldr	r2, [pc, #340]	; (80056bc <BSP_AUDIO_OUT_MspInit+0x168>)
 8005568:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800556c:	6413      	str	r3, [r2, #64]	; 0x40
 800556e:	4b53      	ldr	r3, [pc, #332]	; (80056bc <BSP_AUDIO_OUT_MspInit+0x168>)
 8005570:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005572:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005576:	61bb      	str	r3, [r7, #24]
 8005578:	69bb      	ldr	r3, [r7, #24]
  
  /*** Configure the GPIOs ***/  
  /* Enable I2S GPIO clocks */
  I2S3_SCK_SD_CLK_ENABLE();
 800557a:	2300      	movs	r3, #0
 800557c:	617b      	str	r3, [r7, #20]
 800557e:	4b4f      	ldr	r3, [pc, #316]	; (80056bc <BSP_AUDIO_OUT_MspInit+0x168>)
 8005580:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005582:	4a4e      	ldr	r2, [pc, #312]	; (80056bc <BSP_AUDIO_OUT_MspInit+0x168>)
 8005584:	f043 0304 	orr.w	r3, r3, #4
 8005588:	6313      	str	r3, [r2, #48]	; 0x30
 800558a:	4b4c      	ldr	r3, [pc, #304]	; (80056bc <BSP_AUDIO_OUT_MspInit+0x168>)
 800558c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800558e:	f003 0304 	and.w	r3, r3, #4
 8005592:	617b      	str	r3, [r7, #20]
 8005594:	697b      	ldr	r3, [r7, #20]
  I2S3_WS_CLK_ENABLE();
 8005596:	2300      	movs	r3, #0
 8005598:	613b      	str	r3, [r7, #16]
 800559a:	4b48      	ldr	r3, [pc, #288]	; (80056bc <BSP_AUDIO_OUT_MspInit+0x168>)
 800559c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800559e:	4a47      	ldr	r2, [pc, #284]	; (80056bc <BSP_AUDIO_OUT_MspInit+0x168>)
 80055a0:	f043 0301 	orr.w	r3, r3, #1
 80055a4:	6313      	str	r3, [r2, #48]	; 0x30
 80055a6:	4b45      	ldr	r3, [pc, #276]	; (80056bc <BSP_AUDIO_OUT_MspInit+0x168>)
 80055a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055aa:	f003 0301 	and.w	r3, r3, #1
 80055ae:	613b      	str	r3, [r7, #16]
 80055b0:	693b      	ldr	r3, [r7, #16]
  
  /* I2S3 pins configuration: WS, SCK and SD pins ----------------------------*/
  GPIO_InitStruct.Pin         = I2S3_SCK_PIN | I2S3_SD_PIN; 
 80055b2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80055b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode        = GPIO_MODE_AF_PP;
 80055b8:	2302      	movs	r3, #2
 80055ba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull        = GPIO_NOPULL;
 80055bc:	2300      	movs	r3, #0
 80055be:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed       = GPIO_SPEED_FAST;
 80055c0:	2302      	movs	r3, #2
 80055c2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate   = I2S3_SCK_SD_WS_AF;
 80055c4:	2306      	movs	r3, #6
 80055c6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_SCK_SD_GPIO_PORT, &GPIO_InitStruct);
 80055c8:	f107 031c 	add.w	r3, r7, #28
 80055cc:	4619      	mov	r1, r3
 80055ce:	483c      	ldr	r0, [pc, #240]	; (80056c0 <BSP_AUDIO_OUT_MspInit+0x16c>)
 80055d0:	f000 fe9e 	bl	8006310 <HAL_GPIO_Init>
  
  GPIO_InitStruct.Pin         = I2S3_WS_PIN ;
 80055d4:	2310      	movs	r3, #16
 80055d6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(I2S3_WS_GPIO_PORT, &GPIO_InitStruct); 
 80055d8:	f107 031c 	add.w	r3, r7, #28
 80055dc:	4619      	mov	r1, r3
 80055de:	4839      	ldr	r0, [pc, #228]	; (80056c4 <BSP_AUDIO_OUT_MspInit+0x170>)
 80055e0:	f000 fe96 	bl	8006310 <HAL_GPIO_Init>
  
  /* I2S3 pins configuration: MCK pin */
  I2S3_MCK_CLK_ENABLE();
 80055e4:	2300      	movs	r3, #0
 80055e6:	60fb      	str	r3, [r7, #12]
 80055e8:	4b34      	ldr	r3, [pc, #208]	; (80056bc <BSP_AUDIO_OUT_MspInit+0x168>)
 80055ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055ec:	4a33      	ldr	r2, [pc, #204]	; (80056bc <BSP_AUDIO_OUT_MspInit+0x168>)
 80055ee:	f043 0304 	orr.w	r3, r3, #4
 80055f2:	6313      	str	r3, [r2, #48]	; 0x30
 80055f4:	4b31      	ldr	r3, [pc, #196]	; (80056bc <BSP_AUDIO_OUT_MspInit+0x168>)
 80055f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80055f8:	f003 0304 	and.w	r3, r3, #4
 80055fc:	60fb      	str	r3, [r7, #12]
 80055fe:	68fb      	ldr	r3, [r7, #12]
  GPIO_InitStruct.Pin         = I2S3_MCK_PIN; 
 8005600:	2380      	movs	r3, #128	; 0x80
 8005602:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(I2S3_MCK_GPIO_PORT, &GPIO_InitStruct);   
 8005604:	f107 031c 	add.w	r3, r7, #28
 8005608:	4619      	mov	r1, r3
 800560a:	482d      	ldr	r0, [pc, #180]	; (80056c0 <BSP_AUDIO_OUT_MspInit+0x16c>)
 800560c:	f000 fe80 	bl	8006310 <HAL_GPIO_Init>
  
  /* Enable the I2S DMA clock */
  I2S3_DMAx_CLK_ENABLE(); 
 8005610:	2300      	movs	r3, #0
 8005612:	60bb      	str	r3, [r7, #8]
 8005614:	4b29      	ldr	r3, [pc, #164]	; (80056bc <BSP_AUDIO_OUT_MspInit+0x168>)
 8005616:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005618:	4a28      	ldr	r2, [pc, #160]	; (80056bc <BSP_AUDIO_OUT_MspInit+0x168>)
 800561a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800561e:	6313      	str	r3, [r2, #48]	; 0x30
 8005620:	4b26      	ldr	r3, [pc, #152]	; (80056bc <BSP_AUDIO_OUT_MspInit+0x168>)
 8005622:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005624:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005628:	60bb      	str	r3, [r7, #8]
 800562a:	68bb      	ldr	r3, [r7, #8]
  
  if(hi2s->Instance == I2S3)
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	4a25      	ldr	r2, [pc, #148]	; (80056c8 <BSP_AUDIO_OUT_MspInit+0x174>)
 8005632:	4293      	cmp	r3, r2
 8005634:	d136      	bne.n	80056a4 <BSP_AUDIO_OUT_MspInit+0x150>
  {
    /* Configure the hdma_i2sTx handle parameters */   
    hdma_i2sTx.Init.Channel             = I2S3_DMAx_CHANNEL;  
 8005636:	4b25      	ldr	r3, [pc, #148]	; (80056cc <BSP_AUDIO_OUT_MspInit+0x178>)
 8005638:	2200      	movs	r2, #0
 800563a:	605a      	str	r2, [r3, #4]
    hdma_i2sTx.Init.Direction           = DMA_MEMORY_TO_PERIPH;
 800563c:	4b23      	ldr	r3, [pc, #140]	; (80056cc <BSP_AUDIO_OUT_MspInit+0x178>)
 800563e:	2240      	movs	r2, #64	; 0x40
 8005640:	609a      	str	r2, [r3, #8]
    hdma_i2sTx.Init.PeriphInc           = DMA_PINC_DISABLE;
 8005642:	4b22      	ldr	r3, [pc, #136]	; (80056cc <BSP_AUDIO_OUT_MspInit+0x178>)
 8005644:	2200      	movs	r2, #0
 8005646:	60da      	str	r2, [r3, #12]
    hdma_i2sTx.Init.MemInc              = DMA_MINC_ENABLE;
 8005648:	4b20      	ldr	r3, [pc, #128]	; (80056cc <BSP_AUDIO_OUT_MspInit+0x178>)
 800564a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800564e:	611a      	str	r2, [r3, #16]
    hdma_i2sTx.Init.PeriphDataAlignment = I2S3_DMAx_PERIPH_DATA_SIZE;
 8005650:	4b1e      	ldr	r3, [pc, #120]	; (80056cc <BSP_AUDIO_OUT_MspInit+0x178>)
 8005652:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005656:	615a      	str	r2, [r3, #20]
    hdma_i2sTx.Init.MemDataAlignment    = I2S3_DMAx_MEM_DATA_SIZE;
 8005658:	4b1c      	ldr	r3, [pc, #112]	; (80056cc <BSP_AUDIO_OUT_MspInit+0x178>)
 800565a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800565e:	619a      	str	r2, [r3, #24]
    hdma_i2sTx.Init.Mode                = DMA_NORMAL;
 8005660:	4b1a      	ldr	r3, [pc, #104]	; (80056cc <BSP_AUDIO_OUT_MspInit+0x178>)
 8005662:	2200      	movs	r2, #0
 8005664:	61da      	str	r2, [r3, #28]
    hdma_i2sTx.Init.Priority            = DMA_PRIORITY_HIGH;
 8005666:	4b19      	ldr	r3, [pc, #100]	; (80056cc <BSP_AUDIO_OUT_MspInit+0x178>)
 8005668:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800566c:	621a      	str	r2, [r3, #32]
    hdma_i2sTx.Init.FIFOMode            = DMA_FIFOMODE_ENABLE;         
 800566e:	4b17      	ldr	r3, [pc, #92]	; (80056cc <BSP_AUDIO_OUT_MspInit+0x178>)
 8005670:	2204      	movs	r2, #4
 8005672:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_i2sTx.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 8005674:	4b15      	ldr	r3, [pc, #84]	; (80056cc <BSP_AUDIO_OUT_MspInit+0x178>)
 8005676:	2203      	movs	r2, #3
 8005678:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_i2sTx.Init.MemBurst            = DMA_MBURST_SINGLE;
 800567a:	4b14      	ldr	r3, [pc, #80]	; (80056cc <BSP_AUDIO_OUT_MspInit+0x178>)
 800567c:	2200      	movs	r2, #0
 800567e:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_i2sTx.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 8005680:	4b12      	ldr	r3, [pc, #72]	; (80056cc <BSP_AUDIO_OUT_MspInit+0x178>)
 8005682:	2200      	movs	r2, #0
 8005684:	631a      	str	r2, [r3, #48]	; 0x30
    
    hdma_i2sTx.Instance                 = I2S3_DMAx_STREAM;
 8005686:	4b11      	ldr	r3, [pc, #68]	; (80056cc <BSP_AUDIO_OUT_MspInit+0x178>)
 8005688:	4a11      	ldr	r2, [pc, #68]	; (80056d0 <BSP_AUDIO_OUT_MspInit+0x17c>)
 800568a:	601a      	str	r2, [r3, #0]
    
    /* Associate the DMA handle */
    __HAL_LINKDMA(hi2s, hdmatx, hdma_i2sTx);
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	4a0f      	ldr	r2, [pc, #60]	; (80056cc <BSP_AUDIO_OUT_MspInit+0x178>)
 8005690:	639a      	str	r2, [r3, #56]	; 0x38
 8005692:	4a0e      	ldr	r2, [pc, #56]	; (80056cc <BSP_AUDIO_OUT_MspInit+0x178>)
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	6393      	str	r3, [r2, #56]	; 0x38
    
    /* Deinitialize the Stream for new transfer */
    HAL_DMA_DeInit(&hdma_i2sTx);
 8005698:	480c      	ldr	r0, [pc, #48]	; (80056cc <BSP_AUDIO_OUT_MspInit+0x178>)
 800569a:	f000 faf7 	bl	8005c8c <HAL_DMA_DeInit>
    
    /* Configure the DMA Stream */
    HAL_DMA_Init(&hdma_i2sTx);
 800569e:	480b      	ldr	r0, [pc, #44]	; (80056cc <BSP_AUDIO_OUT_MspInit+0x178>)
 80056a0:	f000 fa46 	bl	8005b30 <HAL_DMA_Init>
  }
  
  /* I2S DMA IRQ Channel configuration */
  HAL_NVIC_SetPriority(I2S3_DMAx_IRQ, AUDIO_OUT_IRQ_PREPRIO, 0);
 80056a4:	2200      	movs	r2, #0
 80056a6:	210e      	movs	r1, #14
 80056a8:	202f      	movs	r0, #47	; 0x2f
 80056aa:	f000 f9ee 	bl	8005a8a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(I2S3_DMAx_IRQ); 
 80056ae:	202f      	movs	r0, #47	; 0x2f
 80056b0:	f000 fa07 	bl	8005ac2 <HAL_NVIC_EnableIRQ>
}
 80056b4:	bf00      	nop
 80056b6:	3730      	adds	r7, #48	; 0x30
 80056b8:	46bd      	mov	sp, r7
 80056ba:	bd80      	pop	{r7, pc}
 80056bc:	40023800 	.word	0x40023800
 80056c0:	40020800 	.word	0x40020800
 80056c4:	40020000 	.word	0x40020000
 80056c8:	40003c00 	.word	0x40003c00
 80056cc:	200059a4 	.word	0x200059a4
 80056d0:	400260b8 	.word	0x400260b8

080056d4 <I2S3_Init>:
/**
  * @brief  Initializes the Audio Codec audio interface (I2S).
  * @param  AudioFreq: Audio frequency to be configured for the I2S peripheral. 
  */
static uint8_t I2S3_Init(uint32_t AudioFreq)
{
 80056d4:	b580      	push	{r7, lr}
 80056d6:	b082      	sub	sp, #8
 80056d8:	af00      	add	r7, sp, #0
 80056da:	6078      	str	r0, [r7, #4]
  /* Initialize the hAudioOutI2s Instance parameter */
  hAudioOutI2s.Instance         = I2S3;
 80056dc:	4b17      	ldr	r3, [pc, #92]	; (800573c <I2S3_Init+0x68>)
 80056de:	4a18      	ldr	r2, [pc, #96]	; (8005740 <I2S3_Init+0x6c>)
 80056e0:	601a      	str	r2, [r3, #0]

 /* Disable I2S block */
  __HAL_I2S_DISABLE(&hAudioOutI2s);
 80056e2:	4b16      	ldr	r3, [pc, #88]	; (800573c <I2S3_Init+0x68>)
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	69da      	ldr	r2, [r3, #28]
 80056e8:	4b14      	ldr	r3, [pc, #80]	; (800573c <I2S3_Init+0x68>)
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80056f0:	61da      	str	r2, [r3, #28]
  
  /* I2S3 peripheral configuration */
  hAudioOutI2s.Init.AudioFreq   = AudioFreq;
 80056f2:	4a12      	ldr	r2, [pc, #72]	; (800573c <I2S3_Init+0x68>)
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	6153      	str	r3, [r2, #20]
  hAudioOutI2s.Init.ClockSource = I2S_CLOCK_PLL;
 80056f8:	4b10      	ldr	r3, [pc, #64]	; (800573c <I2S3_Init+0x68>)
 80056fa:	2200      	movs	r2, #0
 80056fc:	61da      	str	r2, [r3, #28]
  hAudioOutI2s.Init.CPOL        = I2S_CPOL_LOW;
 80056fe:	4b0f      	ldr	r3, [pc, #60]	; (800573c <I2S3_Init+0x68>)
 8005700:	2200      	movs	r2, #0
 8005702:	619a      	str	r2, [r3, #24]
  hAudioOutI2s.Init.DataFormat  = I2S_DATAFORMAT_16B;
 8005704:	4b0d      	ldr	r3, [pc, #52]	; (800573c <I2S3_Init+0x68>)
 8005706:	2200      	movs	r2, #0
 8005708:	60da      	str	r2, [r3, #12]
  hAudioOutI2s.Init.MCLKOutput  = I2S_MCLKOUTPUT_ENABLE;
 800570a:	4b0c      	ldr	r3, [pc, #48]	; (800573c <I2S3_Init+0x68>)
 800570c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005710:	611a      	str	r2, [r3, #16]
  hAudioOutI2s.Init.Mode        = I2S_MODE_MASTER_TX;
 8005712:	4b0a      	ldr	r3, [pc, #40]	; (800573c <I2S3_Init+0x68>)
 8005714:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005718:	605a      	str	r2, [r3, #4]
  hAudioOutI2s.Init.Standard    = I2S_STANDARD;
 800571a:	4b08      	ldr	r3, [pc, #32]	; (800573c <I2S3_Init+0x68>)
 800571c:	2200      	movs	r2, #0
 800571e:	609a      	str	r2, [r3, #8]
  /* Initialize the I2S peripheral with the structure above */  
  if(HAL_I2S_Init(&hAudioOutI2s) != HAL_OK)
 8005720:	4806      	ldr	r0, [pc, #24]	; (800573c <I2S3_Init+0x68>)
 8005722:	f003 fcdf 	bl	80090e4 <HAL_I2S_Init>
 8005726:	4603      	mov	r3, r0
 8005728:	2b00      	cmp	r3, #0
 800572a:	d001      	beq.n	8005730 <I2S3_Init+0x5c>
  {
    return AUDIO_ERROR;
 800572c:	2301      	movs	r3, #1
 800572e:	e000      	b.n	8005732 <I2S3_Init+0x5e>
  }
  else
  {
    return AUDIO_OK;
 8005730:	2300      	movs	r3, #0
  }
}
 8005732:	4618      	mov	r0, r3
 8005734:	3708      	adds	r7, #8
 8005736:	46bd      	mov	sp, r7
 8005738:	bd80      	pop	{r7, pc}
 800573a:	bf00      	nop
 800573c:	200077bc 	.word	0x200077bc
 8005740:	40003c00 	.word	0x40003c00

08005744 <HAL_I2S_RxCpltCallback>:
/**
  * @brief  Rx Transfer completed callbacks
  * @param  hi2s: I2S handle
  */
void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8005744:	b580      	push	{r7, lr}
 8005746:	b082      	sub	sp, #8
 8005748:	af00      	add	r7, sp, #0
 800574a:	6078      	str	r0, [r7, #4]
  /* Call the record update function to get the next buffer to fill and its size (size is ignored) */
  BSP_AUDIO_IN_TransferComplete_CallBack();
 800574c:	f000 f804 	bl	8005758 <BSP_AUDIO_IN_TransferComplete_CallBack>
}
 8005750:	bf00      	nop
 8005752:	3708      	adds	r7, #8
 8005754:	46bd      	mov	sp, r7
 8005756:	bd80      	pop	{r7, pc}

08005758 <BSP_AUDIO_IN_TransferComplete_CallBack>:

/**
  * @brief  User callback when record buffer is filled.
  */
__weak void BSP_AUDIO_IN_TransferComplete_CallBack(void)
{
 8005758:	b480      	push	{r7}
 800575a:	af00      	add	r7, sp, #0
  /* This function should be implemented by the user application.
     It is called into this driver when the current buffer is filled
     to prepare the next buffer pointer and its size. */
}
 800575c:	bf00      	nop
 800575e:	46bd      	mov	sp, r7
 8005760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005764:	4770      	bx	lr

08005766 <BSP_AUDIO_IN_Error_Callback>:

/**
  * @brief  Audio IN Error callback function.
  */
__weak void BSP_AUDIO_IN_Error_Callback(void)
{   
 8005766:	b480      	push	{r7}
 8005768:	af00      	add	r7, sp, #0
  /* This function is called when an Interrupt due to transfer error on or peripheral
     error occurs. */
}
 800576a:	bf00      	nop
 800576c:	46bd      	mov	sp, r7
 800576e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005772:	4770      	bx	lr

08005774 <HAL_I2S_ErrorCallback>:
/**
  * @brief  I2S error callbacks.
  * @param  hi2s: I2S handle
  */
void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8005774:	b580      	push	{r7, lr}
 8005776:	b082      	sub	sp, #8
 8005778:	af00      	add	r7, sp, #0
 800577a:	6078      	str	r0, [r7, #4]
  /* Manage the error generated on DMA FIFO: This function 
     should be coded by user (its prototype is already declared in stm32f4_discovery_audio.h) */  
  if(hi2s->Instance == I2S3)
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	4a07      	ldr	r2, [pc, #28]	; (80057a0 <HAL_I2S_ErrorCallback+0x2c>)
 8005782:	4293      	cmp	r3, r2
 8005784:	d101      	bne.n	800578a <HAL_I2S_ErrorCallback+0x16>
  {
    BSP_AUDIO_OUT_Error_CallBack();
 8005786:	f7fc fdc5 	bl	8002314 <BSP_AUDIO_OUT_Error_CallBack>
  }
  if(hi2s->Instance == I2S2)
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	4a05      	ldr	r2, [pc, #20]	; (80057a4 <HAL_I2S_ErrorCallback+0x30>)
 8005790:	4293      	cmp	r3, r2
 8005792:	d101      	bne.n	8005798 <HAL_I2S_ErrorCallback+0x24>
  {
    BSP_AUDIO_IN_Error_Callback();
 8005794:	f7ff ffe7 	bl	8005766 <BSP_AUDIO_IN_Error_Callback>
  }
}
 8005798:	bf00      	nop
 800579a:	3708      	adds	r7, #8
 800579c:	46bd      	mov	sp, r7
 800579e:	bd80      	pop	{r7, pc}
 80057a0:	40003c00 	.word	0x40003c00
 80057a4:	40003800 	.word	0x40003800

080057a8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80057a8:	b580      	push	{r7, lr}
 80057aa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80057ac:	4b0e      	ldr	r3, [pc, #56]	; (80057e8 <HAL_Init+0x40>)
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	4a0d      	ldr	r2, [pc, #52]	; (80057e8 <HAL_Init+0x40>)
 80057b2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80057b6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80057b8:	4b0b      	ldr	r3, [pc, #44]	; (80057e8 <HAL_Init+0x40>)
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	4a0a      	ldr	r2, [pc, #40]	; (80057e8 <HAL_Init+0x40>)
 80057be:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80057c2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80057c4:	4b08      	ldr	r3, [pc, #32]	; (80057e8 <HAL_Init+0x40>)
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	4a07      	ldr	r2, [pc, #28]	; (80057e8 <HAL_Init+0x40>)
 80057ca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80057ce:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80057d0:	2003      	movs	r0, #3
 80057d2:	f000 f94f 	bl	8005a74 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80057d6:	2000      	movs	r0, #0
 80057d8:	f000 f808 	bl	80057ec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80057dc:	f7fc f854 	bl	8001888 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80057e0:	2300      	movs	r3, #0
}
 80057e2:	4618      	mov	r0, r3
 80057e4:	bd80      	pop	{r7, pc}
 80057e6:	bf00      	nop
 80057e8:	40023c00 	.word	0x40023c00

080057ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80057ec:	b580      	push	{r7, lr}
 80057ee:	b082      	sub	sp, #8
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80057f4:	4b12      	ldr	r3, [pc, #72]	; (8005840 <HAL_InitTick+0x54>)
 80057f6:	681a      	ldr	r2, [r3, #0]
 80057f8:	4b12      	ldr	r3, [pc, #72]	; (8005844 <HAL_InitTick+0x58>)
 80057fa:	781b      	ldrb	r3, [r3, #0]
 80057fc:	4619      	mov	r1, r3
 80057fe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005802:	fbb3 f3f1 	udiv	r3, r3, r1
 8005806:	fbb2 f3f3 	udiv	r3, r2, r3
 800580a:	4618      	mov	r0, r3
 800580c:	f000 f967 	bl	8005ade <HAL_SYSTICK_Config>
 8005810:	4603      	mov	r3, r0
 8005812:	2b00      	cmp	r3, #0
 8005814:	d001      	beq.n	800581a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005816:	2301      	movs	r3, #1
 8005818:	e00e      	b.n	8005838 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	2b0f      	cmp	r3, #15
 800581e:	d80a      	bhi.n	8005836 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005820:	2200      	movs	r2, #0
 8005822:	6879      	ldr	r1, [r7, #4]
 8005824:	f04f 30ff 	mov.w	r0, #4294967295
 8005828:	f000 f92f 	bl	8005a8a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800582c:	4a06      	ldr	r2, [pc, #24]	; (8005848 <HAL_InitTick+0x5c>)
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005832:	2300      	movs	r3, #0
 8005834:	e000      	b.n	8005838 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005836:	2301      	movs	r3, #1
}
 8005838:	4618      	mov	r0, r3
 800583a:	3708      	adds	r7, #8
 800583c:	46bd      	mov	sp, r7
 800583e:	bd80      	pop	{r7, pc}
 8005840:	20000018 	.word	0x20000018
 8005844:	20000064 	.word	0x20000064
 8005848:	20000060 	.word	0x20000060

0800584c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800584c:	b480      	push	{r7}
 800584e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005850:	4b06      	ldr	r3, [pc, #24]	; (800586c <HAL_IncTick+0x20>)
 8005852:	781b      	ldrb	r3, [r3, #0]
 8005854:	461a      	mov	r2, r3
 8005856:	4b06      	ldr	r3, [pc, #24]	; (8005870 <HAL_IncTick+0x24>)
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	4413      	add	r3, r2
 800585c:	4a04      	ldr	r2, [pc, #16]	; (8005870 <HAL_IncTick+0x24>)
 800585e:	6013      	str	r3, [r2, #0]
}
 8005860:	bf00      	nop
 8005862:	46bd      	mov	sp, r7
 8005864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005868:	4770      	bx	lr
 800586a:	bf00      	nop
 800586c:	20000064 	.word	0x20000064
 8005870:	2000784c 	.word	0x2000784c

08005874 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005874:	b480      	push	{r7}
 8005876:	af00      	add	r7, sp, #0
  return uwTick;
 8005878:	4b03      	ldr	r3, [pc, #12]	; (8005888 <HAL_GetTick+0x14>)
 800587a:	681b      	ldr	r3, [r3, #0]
}
 800587c:	4618      	mov	r0, r3
 800587e:	46bd      	mov	sp, r7
 8005880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005884:	4770      	bx	lr
 8005886:	bf00      	nop
 8005888:	2000784c 	.word	0x2000784c

0800588c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800588c:	b580      	push	{r7, lr}
 800588e:	b084      	sub	sp, #16
 8005890:	af00      	add	r7, sp, #0
 8005892:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005894:	f7ff ffee 	bl	8005874 <HAL_GetTick>
 8005898:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058a4:	d005      	beq.n	80058b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80058a6:	4b0a      	ldr	r3, [pc, #40]	; (80058d0 <HAL_Delay+0x44>)
 80058a8:	781b      	ldrb	r3, [r3, #0]
 80058aa:	461a      	mov	r2, r3
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	4413      	add	r3, r2
 80058b0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80058b2:	bf00      	nop
 80058b4:	f7ff ffde 	bl	8005874 <HAL_GetTick>
 80058b8:	4602      	mov	r2, r0
 80058ba:	68bb      	ldr	r3, [r7, #8]
 80058bc:	1ad3      	subs	r3, r2, r3
 80058be:	68fa      	ldr	r2, [r7, #12]
 80058c0:	429a      	cmp	r2, r3
 80058c2:	d8f7      	bhi.n	80058b4 <HAL_Delay+0x28>
  {
  }
}
 80058c4:	bf00      	nop
 80058c6:	bf00      	nop
 80058c8:	3710      	adds	r7, #16
 80058ca:	46bd      	mov	sp, r7
 80058cc:	bd80      	pop	{r7, pc}
 80058ce:	bf00      	nop
 80058d0:	20000064 	.word	0x20000064

080058d4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80058d4:	b480      	push	{r7}
 80058d6:	b085      	sub	sp, #20
 80058d8:	af00      	add	r7, sp, #0
 80058da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	f003 0307 	and.w	r3, r3, #7
 80058e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80058e4:	4b0c      	ldr	r3, [pc, #48]	; (8005918 <__NVIC_SetPriorityGrouping+0x44>)
 80058e6:	68db      	ldr	r3, [r3, #12]
 80058e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80058ea:	68ba      	ldr	r2, [r7, #8]
 80058ec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80058f0:	4013      	ands	r3, r2
 80058f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80058f8:	68bb      	ldr	r3, [r7, #8]
 80058fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80058fc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005900:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005904:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005906:	4a04      	ldr	r2, [pc, #16]	; (8005918 <__NVIC_SetPriorityGrouping+0x44>)
 8005908:	68bb      	ldr	r3, [r7, #8]
 800590a:	60d3      	str	r3, [r2, #12]
}
 800590c:	bf00      	nop
 800590e:	3714      	adds	r7, #20
 8005910:	46bd      	mov	sp, r7
 8005912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005916:	4770      	bx	lr
 8005918:	e000ed00 	.word	0xe000ed00

0800591c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800591c:	b480      	push	{r7}
 800591e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005920:	4b04      	ldr	r3, [pc, #16]	; (8005934 <__NVIC_GetPriorityGrouping+0x18>)
 8005922:	68db      	ldr	r3, [r3, #12]
 8005924:	0a1b      	lsrs	r3, r3, #8
 8005926:	f003 0307 	and.w	r3, r3, #7
}
 800592a:	4618      	mov	r0, r3
 800592c:	46bd      	mov	sp, r7
 800592e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005932:	4770      	bx	lr
 8005934:	e000ed00 	.word	0xe000ed00

08005938 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005938:	b480      	push	{r7}
 800593a:	b083      	sub	sp, #12
 800593c:	af00      	add	r7, sp, #0
 800593e:	4603      	mov	r3, r0
 8005940:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005942:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005946:	2b00      	cmp	r3, #0
 8005948:	db0b      	blt.n	8005962 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800594a:	79fb      	ldrb	r3, [r7, #7]
 800594c:	f003 021f 	and.w	r2, r3, #31
 8005950:	4907      	ldr	r1, [pc, #28]	; (8005970 <__NVIC_EnableIRQ+0x38>)
 8005952:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005956:	095b      	lsrs	r3, r3, #5
 8005958:	2001      	movs	r0, #1
 800595a:	fa00 f202 	lsl.w	r2, r0, r2
 800595e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005962:	bf00      	nop
 8005964:	370c      	adds	r7, #12
 8005966:	46bd      	mov	sp, r7
 8005968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800596c:	4770      	bx	lr
 800596e:	bf00      	nop
 8005970:	e000e100 	.word	0xe000e100

08005974 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005974:	b480      	push	{r7}
 8005976:	b083      	sub	sp, #12
 8005978:	af00      	add	r7, sp, #0
 800597a:	4603      	mov	r3, r0
 800597c:	6039      	str	r1, [r7, #0]
 800597e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005980:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005984:	2b00      	cmp	r3, #0
 8005986:	db0a      	blt.n	800599e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005988:	683b      	ldr	r3, [r7, #0]
 800598a:	b2da      	uxtb	r2, r3
 800598c:	490c      	ldr	r1, [pc, #48]	; (80059c0 <__NVIC_SetPriority+0x4c>)
 800598e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005992:	0112      	lsls	r2, r2, #4
 8005994:	b2d2      	uxtb	r2, r2
 8005996:	440b      	add	r3, r1
 8005998:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800599c:	e00a      	b.n	80059b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800599e:	683b      	ldr	r3, [r7, #0]
 80059a0:	b2da      	uxtb	r2, r3
 80059a2:	4908      	ldr	r1, [pc, #32]	; (80059c4 <__NVIC_SetPriority+0x50>)
 80059a4:	79fb      	ldrb	r3, [r7, #7]
 80059a6:	f003 030f 	and.w	r3, r3, #15
 80059aa:	3b04      	subs	r3, #4
 80059ac:	0112      	lsls	r2, r2, #4
 80059ae:	b2d2      	uxtb	r2, r2
 80059b0:	440b      	add	r3, r1
 80059b2:	761a      	strb	r2, [r3, #24]
}
 80059b4:	bf00      	nop
 80059b6:	370c      	adds	r7, #12
 80059b8:	46bd      	mov	sp, r7
 80059ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059be:	4770      	bx	lr
 80059c0:	e000e100 	.word	0xe000e100
 80059c4:	e000ed00 	.word	0xe000ed00

080059c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80059c8:	b480      	push	{r7}
 80059ca:	b089      	sub	sp, #36	; 0x24
 80059cc:	af00      	add	r7, sp, #0
 80059ce:	60f8      	str	r0, [r7, #12]
 80059d0:	60b9      	str	r1, [r7, #8]
 80059d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	f003 0307 	and.w	r3, r3, #7
 80059da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80059dc:	69fb      	ldr	r3, [r7, #28]
 80059de:	f1c3 0307 	rsb	r3, r3, #7
 80059e2:	2b04      	cmp	r3, #4
 80059e4:	bf28      	it	cs
 80059e6:	2304      	movcs	r3, #4
 80059e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80059ea:	69fb      	ldr	r3, [r7, #28]
 80059ec:	3304      	adds	r3, #4
 80059ee:	2b06      	cmp	r3, #6
 80059f0:	d902      	bls.n	80059f8 <NVIC_EncodePriority+0x30>
 80059f2:	69fb      	ldr	r3, [r7, #28]
 80059f4:	3b03      	subs	r3, #3
 80059f6:	e000      	b.n	80059fa <NVIC_EncodePriority+0x32>
 80059f8:	2300      	movs	r3, #0
 80059fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80059fc:	f04f 32ff 	mov.w	r2, #4294967295
 8005a00:	69bb      	ldr	r3, [r7, #24]
 8005a02:	fa02 f303 	lsl.w	r3, r2, r3
 8005a06:	43da      	mvns	r2, r3
 8005a08:	68bb      	ldr	r3, [r7, #8]
 8005a0a:	401a      	ands	r2, r3
 8005a0c:	697b      	ldr	r3, [r7, #20]
 8005a0e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005a10:	f04f 31ff 	mov.w	r1, #4294967295
 8005a14:	697b      	ldr	r3, [r7, #20]
 8005a16:	fa01 f303 	lsl.w	r3, r1, r3
 8005a1a:	43d9      	mvns	r1, r3
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005a20:	4313      	orrs	r3, r2
         );
}
 8005a22:	4618      	mov	r0, r3
 8005a24:	3724      	adds	r7, #36	; 0x24
 8005a26:	46bd      	mov	sp, r7
 8005a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2c:	4770      	bx	lr
	...

08005a30 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005a30:	b580      	push	{r7, lr}
 8005a32:	b082      	sub	sp, #8
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	3b01      	subs	r3, #1
 8005a3c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005a40:	d301      	bcc.n	8005a46 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005a42:	2301      	movs	r3, #1
 8005a44:	e00f      	b.n	8005a66 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005a46:	4a0a      	ldr	r2, [pc, #40]	; (8005a70 <SysTick_Config+0x40>)
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	3b01      	subs	r3, #1
 8005a4c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005a4e:	210f      	movs	r1, #15
 8005a50:	f04f 30ff 	mov.w	r0, #4294967295
 8005a54:	f7ff ff8e 	bl	8005974 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005a58:	4b05      	ldr	r3, [pc, #20]	; (8005a70 <SysTick_Config+0x40>)
 8005a5a:	2200      	movs	r2, #0
 8005a5c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005a5e:	4b04      	ldr	r3, [pc, #16]	; (8005a70 <SysTick_Config+0x40>)
 8005a60:	2207      	movs	r2, #7
 8005a62:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005a64:	2300      	movs	r3, #0
}
 8005a66:	4618      	mov	r0, r3
 8005a68:	3708      	adds	r7, #8
 8005a6a:	46bd      	mov	sp, r7
 8005a6c:	bd80      	pop	{r7, pc}
 8005a6e:	bf00      	nop
 8005a70:	e000e010 	.word	0xe000e010

08005a74 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005a74:	b580      	push	{r7, lr}
 8005a76:	b082      	sub	sp, #8
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005a7c:	6878      	ldr	r0, [r7, #4]
 8005a7e:	f7ff ff29 	bl	80058d4 <__NVIC_SetPriorityGrouping>
}
 8005a82:	bf00      	nop
 8005a84:	3708      	adds	r7, #8
 8005a86:	46bd      	mov	sp, r7
 8005a88:	bd80      	pop	{r7, pc}

08005a8a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005a8a:	b580      	push	{r7, lr}
 8005a8c:	b086      	sub	sp, #24
 8005a8e:	af00      	add	r7, sp, #0
 8005a90:	4603      	mov	r3, r0
 8005a92:	60b9      	str	r1, [r7, #8]
 8005a94:	607a      	str	r2, [r7, #4]
 8005a96:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005a98:	2300      	movs	r3, #0
 8005a9a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005a9c:	f7ff ff3e 	bl	800591c <__NVIC_GetPriorityGrouping>
 8005aa0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005aa2:	687a      	ldr	r2, [r7, #4]
 8005aa4:	68b9      	ldr	r1, [r7, #8]
 8005aa6:	6978      	ldr	r0, [r7, #20]
 8005aa8:	f7ff ff8e 	bl	80059c8 <NVIC_EncodePriority>
 8005aac:	4602      	mov	r2, r0
 8005aae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005ab2:	4611      	mov	r1, r2
 8005ab4:	4618      	mov	r0, r3
 8005ab6:	f7ff ff5d 	bl	8005974 <__NVIC_SetPriority>
}
 8005aba:	bf00      	nop
 8005abc:	3718      	adds	r7, #24
 8005abe:	46bd      	mov	sp, r7
 8005ac0:	bd80      	pop	{r7, pc}

08005ac2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005ac2:	b580      	push	{r7, lr}
 8005ac4:	b082      	sub	sp, #8
 8005ac6:	af00      	add	r7, sp, #0
 8005ac8:	4603      	mov	r3, r0
 8005aca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005acc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ad0:	4618      	mov	r0, r3
 8005ad2:	f7ff ff31 	bl	8005938 <__NVIC_EnableIRQ>
}
 8005ad6:	bf00      	nop
 8005ad8:	3708      	adds	r7, #8
 8005ada:	46bd      	mov	sp, r7
 8005adc:	bd80      	pop	{r7, pc}

08005ade <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005ade:	b580      	push	{r7, lr}
 8005ae0:	b082      	sub	sp, #8
 8005ae2:	af00      	add	r7, sp, #0
 8005ae4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005ae6:	6878      	ldr	r0, [r7, #4]
 8005ae8:	f7ff ffa2 	bl	8005a30 <SysTick_Config>
 8005aec:	4603      	mov	r3, r0
}
 8005aee:	4618      	mov	r0, r3
 8005af0:	3708      	adds	r7, #8
 8005af2:	46bd      	mov	sp, r7
 8005af4:	bd80      	pop	{r7, pc}

08005af6 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8005af6:	b580      	push	{r7, lr}
 8005af8:	b082      	sub	sp, #8
 8005afa:	af00      	add	r7, sp, #0
 8005afc:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d101      	bne.n	8005b08 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8005b04:	2301      	movs	r3, #1
 8005b06:	e00e      	b.n	8005b26 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	795b      	ldrb	r3, [r3, #5]
 8005b0c:	b2db      	uxtb	r3, r3
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d105      	bne.n	8005b1e <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	2200      	movs	r2, #0
 8005b16:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8005b18:	6878      	ldr	r0, [r7, #4]
 8005b1a:	f7fb fedd 	bl	80018d8 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	2201      	movs	r2, #1
 8005b22:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8005b24:	2300      	movs	r3, #0
}
 8005b26:	4618      	mov	r0, r3
 8005b28:	3708      	adds	r7, #8
 8005b2a:	46bd      	mov	sp, r7
 8005b2c:	bd80      	pop	{r7, pc}
	...

08005b30 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005b30:	b580      	push	{r7, lr}
 8005b32:	b086      	sub	sp, #24
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005b38:	2300      	movs	r3, #0
 8005b3a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005b3c:	f7ff fe9a 	bl	8005874 <HAL_GetTick>
 8005b40:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d101      	bne.n	8005b4c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005b48:	2301      	movs	r3, #1
 8005b4a:	e099      	b.n	8005c80 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	2202      	movs	r2, #2
 8005b50:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	2200      	movs	r2, #0
 8005b58:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	681a      	ldr	r2, [r3, #0]
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	f022 0201 	bic.w	r2, r2, #1
 8005b6a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005b6c:	e00f      	b.n	8005b8e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005b6e:	f7ff fe81 	bl	8005874 <HAL_GetTick>
 8005b72:	4602      	mov	r2, r0
 8005b74:	693b      	ldr	r3, [r7, #16]
 8005b76:	1ad3      	subs	r3, r2, r3
 8005b78:	2b05      	cmp	r3, #5
 8005b7a:	d908      	bls.n	8005b8e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	2220      	movs	r2, #32
 8005b80:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	2203      	movs	r2, #3
 8005b86:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8005b8a:	2303      	movs	r3, #3
 8005b8c:	e078      	b.n	8005c80 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	f003 0301 	and.w	r3, r3, #1
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d1e8      	bne.n	8005b6e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005ba4:	697a      	ldr	r2, [r7, #20]
 8005ba6:	4b38      	ldr	r3, [pc, #224]	; (8005c88 <HAL_DMA_Init+0x158>)
 8005ba8:	4013      	ands	r3, r2
 8005baa:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	685a      	ldr	r2, [r3, #4]
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	689b      	ldr	r3, [r3, #8]
 8005bb4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005bba:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	691b      	ldr	r3, [r3, #16]
 8005bc0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005bc6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	699b      	ldr	r3, [r3, #24]
 8005bcc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005bd2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	6a1b      	ldr	r3, [r3, #32]
 8005bd8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005bda:	697a      	ldr	r2, [r7, #20]
 8005bdc:	4313      	orrs	r3, r2
 8005bde:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005be4:	2b04      	cmp	r3, #4
 8005be6:	d107      	bne.n	8005bf8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bf0:	4313      	orrs	r3, r2
 8005bf2:	697a      	ldr	r2, [r7, #20]
 8005bf4:	4313      	orrs	r3, r2
 8005bf6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	697a      	ldr	r2, [r7, #20]
 8005bfe:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	695b      	ldr	r3, [r3, #20]
 8005c06:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8005c08:	697b      	ldr	r3, [r7, #20]
 8005c0a:	f023 0307 	bic.w	r3, r3, #7
 8005c0e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c14:	697a      	ldr	r2, [r7, #20]
 8005c16:	4313      	orrs	r3, r2
 8005c18:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c1e:	2b04      	cmp	r3, #4
 8005c20:	d117      	bne.n	8005c52 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c26:	697a      	ldr	r2, [r7, #20]
 8005c28:	4313      	orrs	r3, r2
 8005c2a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d00e      	beq.n	8005c52 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8005c34:	6878      	ldr	r0, [r7, #4]
 8005c36:	f000 faef 	bl	8006218 <DMA_CheckFifoParam>
 8005c3a:	4603      	mov	r3, r0
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d008      	beq.n	8005c52 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	2240      	movs	r2, #64	; 0x40
 8005c44:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	2201      	movs	r2, #1
 8005c4a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8005c4e:	2301      	movs	r3, #1
 8005c50:	e016      	b.n	8005c80 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	697a      	ldr	r2, [r7, #20]
 8005c58:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005c5a:	6878      	ldr	r0, [r7, #4]
 8005c5c:	f000 faa6 	bl	80061ac <DMA_CalcBaseAndBitshift>
 8005c60:	4603      	mov	r3, r0
 8005c62:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005c68:	223f      	movs	r2, #63	; 0x3f
 8005c6a:	409a      	lsls	r2, r3
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	2200      	movs	r2, #0
 8005c74:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	2201      	movs	r2, #1
 8005c7a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8005c7e:	2300      	movs	r3, #0
}
 8005c80:	4618      	mov	r0, r3
 8005c82:	3718      	adds	r7, #24
 8005c84:	46bd      	mov	sp, r7
 8005c86:	bd80      	pop	{r7, pc}
 8005c88:	f010803f 	.word	0xf010803f

08005c8c <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8005c8c:	b580      	push	{r7, lr}
 8005c8e:	b084      	sub	sp, #16
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d101      	bne.n	8005c9e <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8005c9a:	2301      	movs	r3, #1
 8005c9c:	e050      	b.n	8005d40 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005ca4:	b2db      	uxtb	r3, r3
 8005ca6:	2b02      	cmp	r3, #2
 8005ca8:	d101      	bne.n	8005cae <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 8005caa:	2302      	movs	r3, #2
 8005cac:	e048      	b.n	8005d40 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	681a      	ldr	r2, [r3, #0]
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	f022 0201 	bic.w	r2, r2, #1
 8005cbc:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	2200      	movs	r2, #0
 8005cc4:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	2200      	movs	r2, #0
 8005ccc:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	2200      	movs	r2, #0
 8005cd4:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	2200      	movs	r2, #0
 8005cdc:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	2200      	movs	r2, #0
 8005ce4:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	2221      	movs	r2, #33	; 0x21
 8005cec:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005cee:	6878      	ldr	r0, [r7, #4]
 8005cf0:	f000 fa5c 	bl	80061ac <DMA_CalcBaseAndBitshift>
 8005cf4:	4603      	mov	r3, r0
 8005cf6:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	2200      	movs	r2, #0
 8005cfc:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	2200      	movs	r2, #0
 8005d02:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	2200      	movs	r2, #0
 8005d08:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	2200      	movs	r2, #0
 8005d0e:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	2200      	movs	r2, #0
 8005d14:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	2200      	movs	r2, #0
 8005d1a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005d20:	223f      	movs	r2, #63	; 0x3f
 8005d22:	409a      	lsls	r2, r3
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	2200      	movs	r2, #0
 8005d2c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	2200      	movs	r2, #0
 8005d32:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	2200      	movs	r2, #0
 8005d3a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8005d3e:	2300      	movs	r3, #0
}
 8005d40:	4618      	mov	r0, r3
 8005d42:	3710      	adds	r7, #16
 8005d44:	46bd      	mov	sp, r7
 8005d46:	bd80      	pop	{r7, pc}

08005d48 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005d48:	b580      	push	{r7, lr}
 8005d4a:	b086      	sub	sp, #24
 8005d4c:	af00      	add	r7, sp, #0
 8005d4e:	60f8      	str	r0, [r7, #12]
 8005d50:	60b9      	str	r1, [r7, #8]
 8005d52:	607a      	str	r2, [r7, #4]
 8005d54:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005d56:	2300      	movs	r3, #0
 8005d58:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d5e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005d66:	2b01      	cmp	r3, #1
 8005d68:	d101      	bne.n	8005d6e <HAL_DMA_Start_IT+0x26>
 8005d6a:	2302      	movs	r3, #2
 8005d6c:	e040      	b.n	8005df0 <HAL_DMA_Start_IT+0xa8>
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	2201      	movs	r2, #1
 8005d72:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005d7c:	b2db      	uxtb	r3, r3
 8005d7e:	2b01      	cmp	r3, #1
 8005d80:	d12f      	bne.n	8005de2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	2202      	movs	r2, #2
 8005d86:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	2200      	movs	r2, #0
 8005d8e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005d90:	683b      	ldr	r3, [r7, #0]
 8005d92:	687a      	ldr	r2, [r7, #4]
 8005d94:	68b9      	ldr	r1, [r7, #8]
 8005d96:	68f8      	ldr	r0, [r7, #12]
 8005d98:	f000 f9da 	bl	8006150 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005da0:	223f      	movs	r2, #63	; 0x3f
 8005da2:	409a      	lsls	r2, r3
 8005da4:	693b      	ldr	r3, [r7, #16]
 8005da6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	681a      	ldr	r2, [r3, #0]
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	f042 0216 	orr.w	r2, r2, #22
 8005db6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d007      	beq.n	8005dd0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	681a      	ldr	r2, [r3, #0]
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	f042 0208 	orr.w	r2, r2, #8
 8005dce:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	681a      	ldr	r2, [r3, #0]
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	f042 0201 	orr.w	r2, r2, #1
 8005dde:	601a      	str	r2, [r3, #0]
 8005de0:	e005      	b.n	8005dee <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	2200      	movs	r2, #0
 8005de6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8005dea:	2302      	movs	r3, #2
 8005dec:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8005dee:	7dfb      	ldrb	r3, [r7, #23]
}
 8005df0:	4618      	mov	r0, r3
 8005df2:	3718      	adds	r7, #24
 8005df4:	46bd      	mov	sp, r7
 8005df6:	bd80      	pop	{r7, pc}

08005df8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005df8:	b480      	push	{r7}
 8005dfa:	b083      	sub	sp, #12
 8005dfc:	af00      	add	r7, sp, #0
 8005dfe:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005e06:	b2db      	uxtb	r3, r3
 8005e08:	2b02      	cmp	r3, #2
 8005e0a:	d004      	beq.n	8005e16 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	2280      	movs	r2, #128	; 0x80
 8005e10:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8005e12:	2301      	movs	r3, #1
 8005e14:	e00c      	b.n	8005e30 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	2205      	movs	r2, #5
 8005e1a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	681a      	ldr	r2, [r3, #0]
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	f022 0201 	bic.w	r2, r2, #1
 8005e2c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005e2e:	2300      	movs	r3, #0
}
 8005e30:	4618      	mov	r0, r3
 8005e32:	370c      	adds	r7, #12
 8005e34:	46bd      	mov	sp, r7
 8005e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e3a:	4770      	bx	lr

08005e3c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005e3c:	b580      	push	{r7, lr}
 8005e3e:	b086      	sub	sp, #24
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8005e44:	2300      	movs	r3, #0
 8005e46:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005e48:	4b8e      	ldr	r3, [pc, #568]	; (8006084 <HAL_DMA_IRQHandler+0x248>)
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	4a8e      	ldr	r2, [pc, #568]	; (8006088 <HAL_DMA_IRQHandler+0x24c>)
 8005e4e:	fba2 2303 	umull	r2, r3, r2, r3
 8005e52:	0a9b      	lsrs	r3, r3, #10
 8005e54:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e5a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005e5c:	693b      	ldr	r3, [r7, #16]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005e66:	2208      	movs	r2, #8
 8005e68:	409a      	lsls	r2, r3
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	4013      	ands	r3, r2
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d01a      	beq.n	8005ea8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	f003 0304 	and.w	r3, r3, #4
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d013      	beq.n	8005ea8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	681a      	ldr	r2, [r3, #0]
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	f022 0204 	bic.w	r2, r2, #4
 8005e8e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005e94:	2208      	movs	r2, #8
 8005e96:	409a      	lsls	r2, r3
 8005e98:	693b      	ldr	r3, [r7, #16]
 8005e9a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ea0:	f043 0201 	orr.w	r2, r3, #1
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005eac:	2201      	movs	r2, #1
 8005eae:	409a      	lsls	r2, r3
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	4013      	ands	r3, r2
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d012      	beq.n	8005ede <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	695b      	ldr	r3, [r3, #20]
 8005ebe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d00b      	beq.n	8005ede <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005eca:	2201      	movs	r2, #1
 8005ecc:	409a      	lsls	r2, r3
 8005ece:	693b      	ldr	r3, [r7, #16]
 8005ed0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005ed6:	f043 0202 	orr.w	r2, r3, #2
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ee2:	2204      	movs	r2, #4
 8005ee4:	409a      	lsls	r2, r3
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	4013      	ands	r3, r2
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d012      	beq.n	8005f14 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	f003 0302 	and.w	r3, r3, #2
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d00b      	beq.n	8005f14 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005f00:	2204      	movs	r2, #4
 8005f02:	409a      	lsls	r2, r3
 8005f04:	693b      	ldr	r3, [r7, #16]
 8005f06:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f0c:	f043 0204 	orr.w	r2, r3, #4
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005f18:	2210      	movs	r2, #16
 8005f1a:	409a      	lsls	r2, r3
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	4013      	ands	r3, r2
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d043      	beq.n	8005fac <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	f003 0308 	and.w	r3, r3, #8
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d03c      	beq.n	8005fac <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005f36:	2210      	movs	r2, #16
 8005f38:	409a      	lsls	r2, r3
 8005f3a:	693b      	ldr	r3, [r7, #16]
 8005f3c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d018      	beq.n	8005f7e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d108      	bne.n	8005f6c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d024      	beq.n	8005fac <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f66:	6878      	ldr	r0, [r7, #4]
 8005f68:	4798      	blx	r3
 8005f6a:	e01f      	b.n	8005fac <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d01b      	beq.n	8005fac <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005f78:	6878      	ldr	r0, [r7, #4]
 8005f7a:	4798      	blx	r3
 8005f7c:	e016      	b.n	8005fac <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d107      	bne.n	8005f9c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	681a      	ldr	r2, [r3, #0]
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	f022 0208 	bic.w	r2, r2, #8
 8005f9a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d003      	beq.n	8005fac <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005fa8:	6878      	ldr	r0, [r7, #4]
 8005faa:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005fb0:	2220      	movs	r2, #32
 8005fb2:	409a      	lsls	r2, r3
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	4013      	ands	r3, r2
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	f000 808f 	beq.w	80060dc <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	f003 0310 	and.w	r3, r3, #16
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	f000 8087 	beq.w	80060dc <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005fd2:	2220      	movs	r2, #32
 8005fd4:	409a      	lsls	r2, r3
 8005fd6:	693b      	ldr	r3, [r7, #16]
 8005fd8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8005fe0:	b2db      	uxtb	r3, r3
 8005fe2:	2b05      	cmp	r3, #5
 8005fe4:	d136      	bne.n	8006054 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	681a      	ldr	r2, [r3, #0]
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	f022 0216 	bic.w	r2, r2, #22
 8005ff4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	695a      	ldr	r2, [r3, #20]
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006004:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800600a:	2b00      	cmp	r3, #0
 800600c:	d103      	bne.n	8006016 <HAL_DMA_IRQHandler+0x1da>
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006012:	2b00      	cmp	r3, #0
 8006014:	d007      	beq.n	8006026 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	681a      	ldr	r2, [r3, #0]
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	f022 0208 	bic.w	r2, r2, #8
 8006024:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800602a:	223f      	movs	r2, #63	; 0x3f
 800602c:	409a      	lsls	r2, r3
 800602e:	693b      	ldr	r3, [r7, #16]
 8006030:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	2201      	movs	r2, #1
 8006036:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	2200      	movs	r2, #0
 800603e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006046:	2b00      	cmp	r3, #0
 8006048:	d07e      	beq.n	8006148 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800604e:	6878      	ldr	r0, [r7, #4]
 8006050:	4798      	blx	r3
        }
        return;
 8006052:	e079      	b.n	8006148 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800605e:	2b00      	cmp	r3, #0
 8006060:	d01d      	beq.n	800609e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800606c:	2b00      	cmp	r3, #0
 800606e:	d10d      	bne.n	800608c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006074:	2b00      	cmp	r3, #0
 8006076:	d031      	beq.n	80060dc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800607c:	6878      	ldr	r0, [r7, #4]
 800607e:	4798      	blx	r3
 8006080:	e02c      	b.n	80060dc <HAL_DMA_IRQHandler+0x2a0>
 8006082:	bf00      	nop
 8006084:	20000018 	.word	0x20000018
 8006088:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006090:	2b00      	cmp	r3, #0
 8006092:	d023      	beq.n	80060dc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006098:	6878      	ldr	r0, [r7, #4]
 800609a:	4798      	blx	r3
 800609c:	e01e      	b.n	80060dc <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d10f      	bne.n	80060cc <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	681a      	ldr	r2, [r3, #0]
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	f022 0210 	bic.w	r2, r2, #16
 80060ba:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	2201      	movs	r2, #1
 80060c0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	2200      	movs	r2, #0
 80060c8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d003      	beq.n	80060dc <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80060d8:	6878      	ldr	r0, [r7, #4]
 80060da:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d032      	beq.n	800614a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80060e8:	f003 0301 	and.w	r3, r3, #1
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d022      	beq.n	8006136 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	2205      	movs	r2, #5
 80060f4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	681a      	ldr	r2, [r3, #0]
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	f022 0201 	bic.w	r2, r2, #1
 8006106:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8006108:	68bb      	ldr	r3, [r7, #8]
 800610a:	3301      	adds	r3, #1
 800610c:	60bb      	str	r3, [r7, #8]
 800610e:	697a      	ldr	r2, [r7, #20]
 8006110:	429a      	cmp	r2, r3
 8006112:	d307      	bcc.n	8006124 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	f003 0301 	and.w	r3, r3, #1
 800611e:	2b00      	cmp	r3, #0
 8006120:	d1f2      	bne.n	8006108 <HAL_DMA_IRQHandler+0x2cc>
 8006122:	e000      	b.n	8006126 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8006124:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	2201      	movs	r2, #1
 800612a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	2200      	movs	r2, #0
 8006132:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800613a:	2b00      	cmp	r3, #0
 800613c:	d005      	beq.n	800614a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006142:	6878      	ldr	r0, [r7, #4]
 8006144:	4798      	blx	r3
 8006146:	e000      	b.n	800614a <HAL_DMA_IRQHandler+0x30e>
        return;
 8006148:	bf00      	nop
    }
  }
}
 800614a:	3718      	adds	r7, #24
 800614c:	46bd      	mov	sp, r7
 800614e:	bd80      	pop	{r7, pc}

08006150 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006150:	b480      	push	{r7}
 8006152:	b085      	sub	sp, #20
 8006154:	af00      	add	r7, sp, #0
 8006156:	60f8      	str	r0, [r7, #12]
 8006158:	60b9      	str	r1, [r7, #8]
 800615a:	607a      	str	r2, [r7, #4]
 800615c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	681a      	ldr	r2, [r3, #0]
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800616c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	683a      	ldr	r2, [r7, #0]
 8006174:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	689b      	ldr	r3, [r3, #8]
 800617a:	2b40      	cmp	r3, #64	; 0x40
 800617c:	d108      	bne.n	8006190 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	687a      	ldr	r2, [r7, #4]
 8006184:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	68ba      	ldr	r2, [r7, #8]
 800618c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800618e:	e007      	b.n	80061a0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	68ba      	ldr	r2, [r7, #8]
 8006196:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	687a      	ldr	r2, [r7, #4]
 800619e:	60da      	str	r2, [r3, #12]
}
 80061a0:	bf00      	nop
 80061a2:	3714      	adds	r7, #20
 80061a4:	46bd      	mov	sp, r7
 80061a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061aa:	4770      	bx	lr

080061ac <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80061ac:	b480      	push	{r7}
 80061ae:	b085      	sub	sp, #20
 80061b0:	af00      	add	r7, sp, #0
 80061b2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	b2db      	uxtb	r3, r3
 80061ba:	3b10      	subs	r3, #16
 80061bc:	4a14      	ldr	r2, [pc, #80]	; (8006210 <DMA_CalcBaseAndBitshift+0x64>)
 80061be:	fba2 2303 	umull	r2, r3, r2, r3
 80061c2:	091b      	lsrs	r3, r3, #4
 80061c4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80061c6:	4a13      	ldr	r2, [pc, #76]	; (8006214 <DMA_CalcBaseAndBitshift+0x68>)
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	4413      	add	r3, r2
 80061cc:	781b      	ldrb	r3, [r3, #0]
 80061ce:	461a      	mov	r2, r3
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	2b03      	cmp	r3, #3
 80061d8:	d909      	bls.n	80061ee <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80061e2:	f023 0303 	bic.w	r3, r3, #3
 80061e6:	1d1a      	adds	r2, r3, #4
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	659a      	str	r2, [r3, #88]	; 0x58
 80061ec:	e007      	b.n	80061fe <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80061f6:	f023 0303 	bic.w	r3, r3, #3
 80061fa:	687a      	ldr	r2, [r7, #4]
 80061fc:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8006202:	4618      	mov	r0, r3
 8006204:	3714      	adds	r7, #20
 8006206:	46bd      	mov	sp, r7
 8006208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800620c:	4770      	bx	lr
 800620e:	bf00      	nop
 8006210:	aaaaaaab 	.word	0xaaaaaaab
 8006214:	08013db0 	.word	0x08013db0

08006218 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8006218:	b480      	push	{r7}
 800621a:	b085      	sub	sp, #20
 800621c:	af00      	add	r7, sp, #0
 800621e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006220:	2300      	movs	r3, #0
 8006222:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006228:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	699b      	ldr	r3, [r3, #24]
 800622e:	2b00      	cmp	r3, #0
 8006230:	d11f      	bne.n	8006272 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8006232:	68bb      	ldr	r3, [r7, #8]
 8006234:	2b03      	cmp	r3, #3
 8006236:	d856      	bhi.n	80062e6 <DMA_CheckFifoParam+0xce>
 8006238:	a201      	add	r2, pc, #4	; (adr r2, 8006240 <DMA_CheckFifoParam+0x28>)
 800623a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800623e:	bf00      	nop
 8006240:	08006251 	.word	0x08006251
 8006244:	08006263 	.word	0x08006263
 8006248:	08006251 	.word	0x08006251
 800624c:	080062e7 	.word	0x080062e7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006254:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006258:	2b00      	cmp	r3, #0
 800625a:	d046      	beq.n	80062ea <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800625c:	2301      	movs	r3, #1
 800625e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006260:	e043      	b.n	80062ea <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006266:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800626a:	d140      	bne.n	80062ee <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800626c:	2301      	movs	r3, #1
 800626e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006270:	e03d      	b.n	80062ee <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	699b      	ldr	r3, [r3, #24]
 8006276:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800627a:	d121      	bne.n	80062c0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800627c:	68bb      	ldr	r3, [r7, #8]
 800627e:	2b03      	cmp	r3, #3
 8006280:	d837      	bhi.n	80062f2 <DMA_CheckFifoParam+0xda>
 8006282:	a201      	add	r2, pc, #4	; (adr r2, 8006288 <DMA_CheckFifoParam+0x70>)
 8006284:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006288:	08006299 	.word	0x08006299
 800628c:	0800629f 	.word	0x0800629f
 8006290:	08006299 	.word	0x08006299
 8006294:	080062b1 	.word	0x080062b1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8006298:	2301      	movs	r3, #1
 800629a:	73fb      	strb	r3, [r7, #15]
      break;
 800629c:	e030      	b.n	8006300 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062a2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d025      	beq.n	80062f6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80062aa:	2301      	movs	r3, #1
 80062ac:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80062ae:	e022      	b.n	80062f6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062b4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80062b8:	d11f      	bne.n	80062fa <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80062ba:	2301      	movs	r3, #1
 80062bc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80062be:	e01c      	b.n	80062fa <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80062c0:	68bb      	ldr	r3, [r7, #8]
 80062c2:	2b02      	cmp	r3, #2
 80062c4:	d903      	bls.n	80062ce <DMA_CheckFifoParam+0xb6>
 80062c6:	68bb      	ldr	r3, [r7, #8]
 80062c8:	2b03      	cmp	r3, #3
 80062ca:	d003      	beq.n	80062d4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80062cc:	e018      	b.n	8006300 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80062ce:	2301      	movs	r3, #1
 80062d0:	73fb      	strb	r3, [r7, #15]
      break;
 80062d2:	e015      	b.n	8006300 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062d8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d00e      	beq.n	80062fe <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80062e0:	2301      	movs	r3, #1
 80062e2:	73fb      	strb	r3, [r7, #15]
      break;
 80062e4:	e00b      	b.n	80062fe <DMA_CheckFifoParam+0xe6>
      break;
 80062e6:	bf00      	nop
 80062e8:	e00a      	b.n	8006300 <DMA_CheckFifoParam+0xe8>
      break;
 80062ea:	bf00      	nop
 80062ec:	e008      	b.n	8006300 <DMA_CheckFifoParam+0xe8>
      break;
 80062ee:	bf00      	nop
 80062f0:	e006      	b.n	8006300 <DMA_CheckFifoParam+0xe8>
      break;
 80062f2:	bf00      	nop
 80062f4:	e004      	b.n	8006300 <DMA_CheckFifoParam+0xe8>
      break;
 80062f6:	bf00      	nop
 80062f8:	e002      	b.n	8006300 <DMA_CheckFifoParam+0xe8>
      break;   
 80062fa:	bf00      	nop
 80062fc:	e000      	b.n	8006300 <DMA_CheckFifoParam+0xe8>
      break;
 80062fe:	bf00      	nop
    }
  } 
  
  return status; 
 8006300:	7bfb      	ldrb	r3, [r7, #15]
}
 8006302:	4618      	mov	r0, r3
 8006304:	3714      	adds	r7, #20
 8006306:	46bd      	mov	sp, r7
 8006308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800630c:	4770      	bx	lr
 800630e:	bf00      	nop

08006310 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006310:	b480      	push	{r7}
 8006312:	b089      	sub	sp, #36	; 0x24
 8006314:	af00      	add	r7, sp, #0
 8006316:	6078      	str	r0, [r7, #4]
 8006318:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800631a:	2300      	movs	r3, #0
 800631c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800631e:	2300      	movs	r3, #0
 8006320:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8006322:	2300      	movs	r3, #0
 8006324:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006326:	2300      	movs	r3, #0
 8006328:	61fb      	str	r3, [r7, #28]
 800632a:	e16b      	b.n	8006604 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800632c:	2201      	movs	r2, #1
 800632e:	69fb      	ldr	r3, [r7, #28]
 8006330:	fa02 f303 	lsl.w	r3, r2, r3
 8006334:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006336:	683b      	ldr	r3, [r7, #0]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	697a      	ldr	r2, [r7, #20]
 800633c:	4013      	ands	r3, r2
 800633e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006340:	693a      	ldr	r2, [r7, #16]
 8006342:	697b      	ldr	r3, [r7, #20]
 8006344:	429a      	cmp	r2, r3
 8006346:	f040 815a 	bne.w	80065fe <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800634a:	683b      	ldr	r3, [r7, #0]
 800634c:	685b      	ldr	r3, [r3, #4]
 800634e:	f003 0303 	and.w	r3, r3, #3
 8006352:	2b01      	cmp	r3, #1
 8006354:	d005      	beq.n	8006362 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006356:	683b      	ldr	r3, [r7, #0]
 8006358:	685b      	ldr	r3, [r3, #4]
 800635a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800635e:	2b02      	cmp	r3, #2
 8006360:	d130      	bne.n	80063c4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	689b      	ldr	r3, [r3, #8]
 8006366:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006368:	69fb      	ldr	r3, [r7, #28]
 800636a:	005b      	lsls	r3, r3, #1
 800636c:	2203      	movs	r2, #3
 800636e:	fa02 f303 	lsl.w	r3, r2, r3
 8006372:	43db      	mvns	r3, r3
 8006374:	69ba      	ldr	r2, [r7, #24]
 8006376:	4013      	ands	r3, r2
 8006378:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800637a:	683b      	ldr	r3, [r7, #0]
 800637c:	68da      	ldr	r2, [r3, #12]
 800637e:	69fb      	ldr	r3, [r7, #28]
 8006380:	005b      	lsls	r3, r3, #1
 8006382:	fa02 f303 	lsl.w	r3, r2, r3
 8006386:	69ba      	ldr	r2, [r7, #24]
 8006388:	4313      	orrs	r3, r2
 800638a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	69ba      	ldr	r2, [r7, #24]
 8006390:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	685b      	ldr	r3, [r3, #4]
 8006396:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006398:	2201      	movs	r2, #1
 800639a:	69fb      	ldr	r3, [r7, #28]
 800639c:	fa02 f303 	lsl.w	r3, r2, r3
 80063a0:	43db      	mvns	r3, r3
 80063a2:	69ba      	ldr	r2, [r7, #24]
 80063a4:	4013      	ands	r3, r2
 80063a6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80063a8:	683b      	ldr	r3, [r7, #0]
 80063aa:	685b      	ldr	r3, [r3, #4]
 80063ac:	091b      	lsrs	r3, r3, #4
 80063ae:	f003 0201 	and.w	r2, r3, #1
 80063b2:	69fb      	ldr	r3, [r7, #28]
 80063b4:	fa02 f303 	lsl.w	r3, r2, r3
 80063b8:	69ba      	ldr	r2, [r7, #24]
 80063ba:	4313      	orrs	r3, r2
 80063bc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	69ba      	ldr	r2, [r7, #24]
 80063c2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80063c4:	683b      	ldr	r3, [r7, #0]
 80063c6:	685b      	ldr	r3, [r3, #4]
 80063c8:	f003 0303 	and.w	r3, r3, #3
 80063cc:	2b03      	cmp	r3, #3
 80063ce:	d017      	beq.n	8006400 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	68db      	ldr	r3, [r3, #12]
 80063d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80063d6:	69fb      	ldr	r3, [r7, #28]
 80063d8:	005b      	lsls	r3, r3, #1
 80063da:	2203      	movs	r2, #3
 80063dc:	fa02 f303 	lsl.w	r3, r2, r3
 80063e0:	43db      	mvns	r3, r3
 80063e2:	69ba      	ldr	r2, [r7, #24]
 80063e4:	4013      	ands	r3, r2
 80063e6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80063e8:	683b      	ldr	r3, [r7, #0]
 80063ea:	689a      	ldr	r2, [r3, #8]
 80063ec:	69fb      	ldr	r3, [r7, #28]
 80063ee:	005b      	lsls	r3, r3, #1
 80063f0:	fa02 f303 	lsl.w	r3, r2, r3
 80063f4:	69ba      	ldr	r2, [r7, #24]
 80063f6:	4313      	orrs	r3, r2
 80063f8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	69ba      	ldr	r2, [r7, #24]
 80063fe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006400:	683b      	ldr	r3, [r7, #0]
 8006402:	685b      	ldr	r3, [r3, #4]
 8006404:	f003 0303 	and.w	r3, r3, #3
 8006408:	2b02      	cmp	r3, #2
 800640a:	d123      	bne.n	8006454 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800640c:	69fb      	ldr	r3, [r7, #28]
 800640e:	08da      	lsrs	r2, r3, #3
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	3208      	adds	r2, #8
 8006414:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006418:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800641a:	69fb      	ldr	r3, [r7, #28]
 800641c:	f003 0307 	and.w	r3, r3, #7
 8006420:	009b      	lsls	r3, r3, #2
 8006422:	220f      	movs	r2, #15
 8006424:	fa02 f303 	lsl.w	r3, r2, r3
 8006428:	43db      	mvns	r3, r3
 800642a:	69ba      	ldr	r2, [r7, #24]
 800642c:	4013      	ands	r3, r2
 800642e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006430:	683b      	ldr	r3, [r7, #0]
 8006432:	691a      	ldr	r2, [r3, #16]
 8006434:	69fb      	ldr	r3, [r7, #28]
 8006436:	f003 0307 	and.w	r3, r3, #7
 800643a:	009b      	lsls	r3, r3, #2
 800643c:	fa02 f303 	lsl.w	r3, r2, r3
 8006440:	69ba      	ldr	r2, [r7, #24]
 8006442:	4313      	orrs	r3, r2
 8006444:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006446:	69fb      	ldr	r3, [r7, #28]
 8006448:	08da      	lsrs	r2, r3, #3
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	3208      	adds	r2, #8
 800644e:	69b9      	ldr	r1, [r7, #24]
 8006450:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800645a:	69fb      	ldr	r3, [r7, #28]
 800645c:	005b      	lsls	r3, r3, #1
 800645e:	2203      	movs	r2, #3
 8006460:	fa02 f303 	lsl.w	r3, r2, r3
 8006464:	43db      	mvns	r3, r3
 8006466:	69ba      	ldr	r2, [r7, #24]
 8006468:	4013      	ands	r3, r2
 800646a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800646c:	683b      	ldr	r3, [r7, #0]
 800646e:	685b      	ldr	r3, [r3, #4]
 8006470:	f003 0203 	and.w	r2, r3, #3
 8006474:	69fb      	ldr	r3, [r7, #28]
 8006476:	005b      	lsls	r3, r3, #1
 8006478:	fa02 f303 	lsl.w	r3, r2, r3
 800647c:	69ba      	ldr	r2, [r7, #24]
 800647e:	4313      	orrs	r3, r2
 8006480:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	69ba      	ldr	r2, [r7, #24]
 8006486:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006488:	683b      	ldr	r3, [r7, #0]
 800648a:	685b      	ldr	r3, [r3, #4]
 800648c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006490:	2b00      	cmp	r3, #0
 8006492:	f000 80b4 	beq.w	80065fe <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006496:	2300      	movs	r3, #0
 8006498:	60fb      	str	r3, [r7, #12]
 800649a:	4b60      	ldr	r3, [pc, #384]	; (800661c <HAL_GPIO_Init+0x30c>)
 800649c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800649e:	4a5f      	ldr	r2, [pc, #380]	; (800661c <HAL_GPIO_Init+0x30c>)
 80064a0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80064a4:	6453      	str	r3, [r2, #68]	; 0x44
 80064a6:	4b5d      	ldr	r3, [pc, #372]	; (800661c <HAL_GPIO_Init+0x30c>)
 80064a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80064aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80064ae:	60fb      	str	r3, [r7, #12]
 80064b0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80064b2:	4a5b      	ldr	r2, [pc, #364]	; (8006620 <HAL_GPIO_Init+0x310>)
 80064b4:	69fb      	ldr	r3, [r7, #28]
 80064b6:	089b      	lsrs	r3, r3, #2
 80064b8:	3302      	adds	r3, #2
 80064ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80064be:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80064c0:	69fb      	ldr	r3, [r7, #28]
 80064c2:	f003 0303 	and.w	r3, r3, #3
 80064c6:	009b      	lsls	r3, r3, #2
 80064c8:	220f      	movs	r2, #15
 80064ca:	fa02 f303 	lsl.w	r3, r2, r3
 80064ce:	43db      	mvns	r3, r3
 80064d0:	69ba      	ldr	r2, [r7, #24]
 80064d2:	4013      	ands	r3, r2
 80064d4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	4a52      	ldr	r2, [pc, #328]	; (8006624 <HAL_GPIO_Init+0x314>)
 80064da:	4293      	cmp	r3, r2
 80064dc:	d02b      	beq.n	8006536 <HAL_GPIO_Init+0x226>
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	4a51      	ldr	r2, [pc, #324]	; (8006628 <HAL_GPIO_Init+0x318>)
 80064e2:	4293      	cmp	r3, r2
 80064e4:	d025      	beq.n	8006532 <HAL_GPIO_Init+0x222>
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	4a50      	ldr	r2, [pc, #320]	; (800662c <HAL_GPIO_Init+0x31c>)
 80064ea:	4293      	cmp	r3, r2
 80064ec:	d01f      	beq.n	800652e <HAL_GPIO_Init+0x21e>
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	4a4f      	ldr	r2, [pc, #316]	; (8006630 <HAL_GPIO_Init+0x320>)
 80064f2:	4293      	cmp	r3, r2
 80064f4:	d019      	beq.n	800652a <HAL_GPIO_Init+0x21a>
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	4a4e      	ldr	r2, [pc, #312]	; (8006634 <HAL_GPIO_Init+0x324>)
 80064fa:	4293      	cmp	r3, r2
 80064fc:	d013      	beq.n	8006526 <HAL_GPIO_Init+0x216>
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	4a4d      	ldr	r2, [pc, #308]	; (8006638 <HAL_GPIO_Init+0x328>)
 8006502:	4293      	cmp	r3, r2
 8006504:	d00d      	beq.n	8006522 <HAL_GPIO_Init+0x212>
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	4a4c      	ldr	r2, [pc, #304]	; (800663c <HAL_GPIO_Init+0x32c>)
 800650a:	4293      	cmp	r3, r2
 800650c:	d007      	beq.n	800651e <HAL_GPIO_Init+0x20e>
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	4a4b      	ldr	r2, [pc, #300]	; (8006640 <HAL_GPIO_Init+0x330>)
 8006512:	4293      	cmp	r3, r2
 8006514:	d101      	bne.n	800651a <HAL_GPIO_Init+0x20a>
 8006516:	2307      	movs	r3, #7
 8006518:	e00e      	b.n	8006538 <HAL_GPIO_Init+0x228>
 800651a:	2308      	movs	r3, #8
 800651c:	e00c      	b.n	8006538 <HAL_GPIO_Init+0x228>
 800651e:	2306      	movs	r3, #6
 8006520:	e00a      	b.n	8006538 <HAL_GPIO_Init+0x228>
 8006522:	2305      	movs	r3, #5
 8006524:	e008      	b.n	8006538 <HAL_GPIO_Init+0x228>
 8006526:	2304      	movs	r3, #4
 8006528:	e006      	b.n	8006538 <HAL_GPIO_Init+0x228>
 800652a:	2303      	movs	r3, #3
 800652c:	e004      	b.n	8006538 <HAL_GPIO_Init+0x228>
 800652e:	2302      	movs	r3, #2
 8006530:	e002      	b.n	8006538 <HAL_GPIO_Init+0x228>
 8006532:	2301      	movs	r3, #1
 8006534:	e000      	b.n	8006538 <HAL_GPIO_Init+0x228>
 8006536:	2300      	movs	r3, #0
 8006538:	69fa      	ldr	r2, [r7, #28]
 800653a:	f002 0203 	and.w	r2, r2, #3
 800653e:	0092      	lsls	r2, r2, #2
 8006540:	4093      	lsls	r3, r2
 8006542:	69ba      	ldr	r2, [r7, #24]
 8006544:	4313      	orrs	r3, r2
 8006546:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006548:	4935      	ldr	r1, [pc, #212]	; (8006620 <HAL_GPIO_Init+0x310>)
 800654a:	69fb      	ldr	r3, [r7, #28]
 800654c:	089b      	lsrs	r3, r3, #2
 800654e:	3302      	adds	r3, #2
 8006550:	69ba      	ldr	r2, [r7, #24]
 8006552:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006556:	4b3b      	ldr	r3, [pc, #236]	; (8006644 <HAL_GPIO_Init+0x334>)
 8006558:	689b      	ldr	r3, [r3, #8]
 800655a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800655c:	693b      	ldr	r3, [r7, #16]
 800655e:	43db      	mvns	r3, r3
 8006560:	69ba      	ldr	r2, [r7, #24]
 8006562:	4013      	ands	r3, r2
 8006564:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006566:	683b      	ldr	r3, [r7, #0]
 8006568:	685b      	ldr	r3, [r3, #4]
 800656a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800656e:	2b00      	cmp	r3, #0
 8006570:	d003      	beq.n	800657a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8006572:	69ba      	ldr	r2, [r7, #24]
 8006574:	693b      	ldr	r3, [r7, #16]
 8006576:	4313      	orrs	r3, r2
 8006578:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800657a:	4a32      	ldr	r2, [pc, #200]	; (8006644 <HAL_GPIO_Init+0x334>)
 800657c:	69bb      	ldr	r3, [r7, #24]
 800657e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006580:	4b30      	ldr	r3, [pc, #192]	; (8006644 <HAL_GPIO_Init+0x334>)
 8006582:	68db      	ldr	r3, [r3, #12]
 8006584:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006586:	693b      	ldr	r3, [r7, #16]
 8006588:	43db      	mvns	r3, r3
 800658a:	69ba      	ldr	r2, [r7, #24]
 800658c:	4013      	ands	r3, r2
 800658e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006590:	683b      	ldr	r3, [r7, #0]
 8006592:	685b      	ldr	r3, [r3, #4]
 8006594:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006598:	2b00      	cmp	r3, #0
 800659a:	d003      	beq.n	80065a4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800659c:	69ba      	ldr	r2, [r7, #24]
 800659e:	693b      	ldr	r3, [r7, #16]
 80065a0:	4313      	orrs	r3, r2
 80065a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80065a4:	4a27      	ldr	r2, [pc, #156]	; (8006644 <HAL_GPIO_Init+0x334>)
 80065a6:	69bb      	ldr	r3, [r7, #24]
 80065a8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80065aa:	4b26      	ldr	r3, [pc, #152]	; (8006644 <HAL_GPIO_Init+0x334>)
 80065ac:	685b      	ldr	r3, [r3, #4]
 80065ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80065b0:	693b      	ldr	r3, [r7, #16]
 80065b2:	43db      	mvns	r3, r3
 80065b4:	69ba      	ldr	r2, [r7, #24]
 80065b6:	4013      	ands	r3, r2
 80065b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80065ba:	683b      	ldr	r3, [r7, #0]
 80065bc:	685b      	ldr	r3, [r3, #4]
 80065be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d003      	beq.n	80065ce <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80065c6:	69ba      	ldr	r2, [r7, #24]
 80065c8:	693b      	ldr	r3, [r7, #16]
 80065ca:	4313      	orrs	r3, r2
 80065cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80065ce:	4a1d      	ldr	r2, [pc, #116]	; (8006644 <HAL_GPIO_Init+0x334>)
 80065d0:	69bb      	ldr	r3, [r7, #24]
 80065d2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80065d4:	4b1b      	ldr	r3, [pc, #108]	; (8006644 <HAL_GPIO_Init+0x334>)
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80065da:	693b      	ldr	r3, [r7, #16]
 80065dc:	43db      	mvns	r3, r3
 80065de:	69ba      	ldr	r2, [r7, #24]
 80065e0:	4013      	ands	r3, r2
 80065e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80065e4:	683b      	ldr	r3, [r7, #0]
 80065e6:	685b      	ldr	r3, [r3, #4]
 80065e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d003      	beq.n	80065f8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80065f0:	69ba      	ldr	r2, [r7, #24]
 80065f2:	693b      	ldr	r3, [r7, #16]
 80065f4:	4313      	orrs	r3, r2
 80065f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80065f8:	4a12      	ldr	r2, [pc, #72]	; (8006644 <HAL_GPIO_Init+0x334>)
 80065fa:	69bb      	ldr	r3, [r7, #24]
 80065fc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80065fe:	69fb      	ldr	r3, [r7, #28]
 8006600:	3301      	adds	r3, #1
 8006602:	61fb      	str	r3, [r7, #28]
 8006604:	69fb      	ldr	r3, [r7, #28]
 8006606:	2b0f      	cmp	r3, #15
 8006608:	f67f ae90 	bls.w	800632c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800660c:	bf00      	nop
 800660e:	bf00      	nop
 8006610:	3724      	adds	r7, #36	; 0x24
 8006612:	46bd      	mov	sp, r7
 8006614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006618:	4770      	bx	lr
 800661a:	bf00      	nop
 800661c:	40023800 	.word	0x40023800
 8006620:	40013800 	.word	0x40013800
 8006624:	40020000 	.word	0x40020000
 8006628:	40020400 	.word	0x40020400
 800662c:	40020800 	.word	0x40020800
 8006630:	40020c00 	.word	0x40020c00
 8006634:	40021000 	.word	0x40021000
 8006638:	40021400 	.word	0x40021400
 800663c:	40021800 	.word	0x40021800
 8006640:	40021c00 	.word	0x40021c00
 8006644:	40013c00 	.word	0x40013c00

08006648 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8006648:	b480      	push	{r7}
 800664a:	b087      	sub	sp, #28
 800664c:	af00      	add	r7, sp, #0
 800664e:	6078      	str	r0, [r7, #4]
 8006650:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006652:	2300      	movs	r3, #0
 8006654:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8006656:	2300      	movs	r3, #0
 8006658:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 800665a:	2300      	movs	r3, #0
 800665c:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800665e:	2300      	movs	r3, #0
 8006660:	617b      	str	r3, [r7, #20]
 8006662:	e0cd      	b.n	8006800 <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006664:	2201      	movs	r2, #1
 8006666:	697b      	ldr	r3, [r7, #20]
 8006668:	fa02 f303 	lsl.w	r3, r2, r3
 800666c:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 800666e:	683a      	ldr	r2, [r7, #0]
 8006670:	693b      	ldr	r3, [r7, #16]
 8006672:	4013      	ands	r3, r2
 8006674:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8006676:	68fa      	ldr	r2, [r7, #12]
 8006678:	693b      	ldr	r3, [r7, #16]
 800667a:	429a      	cmp	r2, r3
 800667c:	f040 80bd 	bne.w	80067fa <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8006680:	4a65      	ldr	r2, [pc, #404]	; (8006818 <HAL_GPIO_DeInit+0x1d0>)
 8006682:	697b      	ldr	r3, [r7, #20]
 8006684:	089b      	lsrs	r3, r3, #2
 8006686:	3302      	adds	r3, #2
 8006688:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800668c:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 800668e:	697b      	ldr	r3, [r7, #20]
 8006690:	f003 0303 	and.w	r3, r3, #3
 8006694:	009b      	lsls	r3, r3, #2
 8006696:	220f      	movs	r2, #15
 8006698:	fa02 f303 	lsl.w	r3, r2, r3
 800669c:	68ba      	ldr	r2, [r7, #8]
 800669e:	4013      	ands	r3, r2
 80066a0:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	4a5d      	ldr	r2, [pc, #372]	; (800681c <HAL_GPIO_DeInit+0x1d4>)
 80066a6:	4293      	cmp	r3, r2
 80066a8:	d02b      	beq.n	8006702 <HAL_GPIO_DeInit+0xba>
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	4a5c      	ldr	r2, [pc, #368]	; (8006820 <HAL_GPIO_DeInit+0x1d8>)
 80066ae:	4293      	cmp	r3, r2
 80066b0:	d025      	beq.n	80066fe <HAL_GPIO_DeInit+0xb6>
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	4a5b      	ldr	r2, [pc, #364]	; (8006824 <HAL_GPIO_DeInit+0x1dc>)
 80066b6:	4293      	cmp	r3, r2
 80066b8:	d01f      	beq.n	80066fa <HAL_GPIO_DeInit+0xb2>
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	4a5a      	ldr	r2, [pc, #360]	; (8006828 <HAL_GPIO_DeInit+0x1e0>)
 80066be:	4293      	cmp	r3, r2
 80066c0:	d019      	beq.n	80066f6 <HAL_GPIO_DeInit+0xae>
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	4a59      	ldr	r2, [pc, #356]	; (800682c <HAL_GPIO_DeInit+0x1e4>)
 80066c6:	4293      	cmp	r3, r2
 80066c8:	d013      	beq.n	80066f2 <HAL_GPIO_DeInit+0xaa>
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	4a58      	ldr	r2, [pc, #352]	; (8006830 <HAL_GPIO_DeInit+0x1e8>)
 80066ce:	4293      	cmp	r3, r2
 80066d0:	d00d      	beq.n	80066ee <HAL_GPIO_DeInit+0xa6>
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	4a57      	ldr	r2, [pc, #348]	; (8006834 <HAL_GPIO_DeInit+0x1ec>)
 80066d6:	4293      	cmp	r3, r2
 80066d8:	d007      	beq.n	80066ea <HAL_GPIO_DeInit+0xa2>
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	4a56      	ldr	r2, [pc, #344]	; (8006838 <HAL_GPIO_DeInit+0x1f0>)
 80066de:	4293      	cmp	r3, r2
 80066e0:	d101      	bne.n	80066e6 <HAL_GPIO_DeInit+0x9e>
 80066e2:	2307      	movs	r3, #7
 80066e4:	e00e      	b.n	8006704 <HAL_GPIO_DeInit+0xbc>
 80066e6:	2308      	movs	r3, #8
 80066e8:	e00c      	b.n	8006704 <HAL_GPIO_DeInit+0xbc>
 80066ea:	2306      	movs	r3, #6
 80066ec:	e00a      	b.n	8006704 <HAL_GPIO_DeInit+0xbc>
 80066ee:	2305      	movs	r3, #5
 80066f0:	e008      	b.n	8006704 <HAL_GPIO_DeInit+0xbc>
 80066f2:	2304      	movs	r3, #4
 80066f4:	e006      	b.n	8006704 <HAL_GPIO_DeInit+0xbc>
 80066f6:	2303      	movs	r3, #3
 80066f8:	e004      	b.n	8006704 <HAL_GPIO_DeInit+0xbc>
 80066fa:	2302      	movs	r3, #2
 80066fc:	e002      	b.n	8006704 <HAL_GPIO_DeInit+0xbc>
 80066fe:	2301      	movs	r3, #1
 8006700:	e000      	b.n	8006704 <HAL_GPIO_DeInit+0xbc>
 8006702:	2300      	movs	r3, #0
 8006704:	697a      	ldr	r2, [r7, #20]
 8006706:	f002 0203 	and.w	r2, r2, #3
 800670a:	0092      	lsls	r2, r2, #2
 800670c:	4093      	lsls	r3, r2
 800670e:	68ba      	ldr	r2, [r7, #8]
 8006710:	429a      	cmp	r2, r3
 8006712:	d132      	bne.n	800677a <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8006714:	4b49      	ldr	r3, [pc, #292]	; (800683c <HAL_GPIO_DeInit+0x1f4>)
 8006716:	681a      	ldr	r2, [r3, #0]
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	43db      	mvns	r3, r3
 800671c:	4947      	ldr	r1, [pc, #284]	; (800683c <HAL_GPIO_DeInit+0x1f4>)
 800671e:	4013      	ands	r3, r2
 8006720:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8006722:	4b46      	ldr	r3, [pc, #280]	; (800683c <HAL_GPIO_DeInit+0x1f4>)
 8006724:	685a      	ldr	r2, [r3, #4]
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	43db      	mvns	r3, r3
 800672a:	4944      	ldr	r1, [pc, #272]	; (800683c <HAL_GPIO_DeInit+0x1f4>)
 800672c:	4013      	ands	r3, r2
 800672e:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8006730:	4b42      	ldr	r3, [pc, #264]	; (800683c <HAL_GPIO_DeInit+0x1f4>)
 8006732:	68da      	ldr	r2, [r3, #12]
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	43db      	mvns	r3, r3
 8006738:	4940      	ldr	r1, [pc, #256]	; (800683c <HAL_GPIO_DeInit+0x1f4>)
 800673a:	4013      	ands	r3, r2
 800673c:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800673e:	4b3f      	ldr	r3, [pc, #252]	; (800683c <HAL_GPIO_DeInit+0x1f4>)
 8006740:	689a      	ldr	r2, [r3, #8]
 8006742:	68fb      	ldr	r3, [r7, #12]
 8006744:	43db      	mvns	r3, r3
 8006746:	493d      	ldr	r1, [pc, #244]	; (800683c <HAL_GPIO_DeInit+0x1f4>)
 8006748:	4013      	ands	r3, r2
 800674a:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 800674c:	697b      	ldr	r3, [r7, #20]
 800674e:	f003 0303 	and.w	r3, r3, #3
 8006752:	009b      	lsls	r3, r3, #2
 8006754:	220f      	movs	r2, #15
 8006756:	fa02 f303 	lsl.w	r3, r2, r3
 800675a:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 800675c:	4a2e      	ldr	r2, [pc, #184]	; (8006818 <HAL_GPIO_DeInit+0x1d0>)
 800675e:	697b      	ldr	r3, [r7, #20]
 8006760:	089b      	lsrs	r3, r3, #2
 8006762:	3302      	adds	r3, #2
 8006764:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8006768:	68bb      	ldr	r3, [r7, #8]
 800676a:	43da      	mvns	r2, r3
 800676c:	482a      	ldr	r0, [pc, #168]	; (8006818 <HAL_GPIO_DeInit+0x1d0>)
 800676e:	697b      	ldr	r3, [r7, #20]
 8006770:	089b      	lsrs	r3, r3, #2
 8006772:	400a      	ands	r2, r1
 8006774:	3302      	adds	r3, #2
 8006776:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681a      	ldr	r2, [r3, #0]
 800677e:	697b      	ldr	r3, [r7, #20]
 8006780:	005b      	lsls	r3, r3, #1
 8006782:	2103      	movs	r1, #3
 8006784:	fa01 f303 	lsl.w	r3, r1, r3
 8006788:	43db      	mvns	r3, r3
 800678a:	401a      	ands	r2, r3
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006790:	697b      	ldr	r3, [r7, #20]
 8006792:	08da      	lsrs	r2, r3, #3
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	3208      	adds	r2, #8
 8006798:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800679c:	697b      	ldr	r3, [r7, #20]
 800679e:	f003 0307 	and.w	r3, r3, #7
 80067a2:	009b      	lsls	r3, r3, #2
 80067a4:	220f      	movs	r2, #15
 80067a6:	fa02 f303 	lsl.w	r3, r2, r3
 80067aa:	43db      	mvns	r3, r3
 80067ac:	697a      	ldr	r2, [r7, #20]
 80067ae:	08d2      	lsrs	r2, r2, #3
 80067b0:	4019      	ands	r1, r3
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	3208      	adds	r2, #8
 80067b6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	68da      	ldr	r2, [r3, #12]
 80067be:	697b      	ldr	r3, [r7, #20]
 80067c0:	005b      	lsls	r3, r3, #1
 80067c2:	2103      	movs	r1, #3
 80067c4:	fa01 f303 	lsl.w	r3, r1, r3
 80067c8:	43db      	mvns	r3, r3
 80067ca:	401a      	ands	r2, r3
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	685a      	ldr	r2, [r3, #4]
 80067d4:	2101      	movs	r1, #1
 80067d6:	697b      	ldr	r3, [r7, #20]
 80067d8:	fa01 f303 	lsl.w	r3, r1, r3
 80067dc:	43db      	mvns	r3, r3
 80067de:	401a      	ands	r2, r3
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	689a      	ldr	r2, [r3, #8]
 80067e8:	697b      	ldr	r3, [r7, #20]
 80067ea:	005b      	lsls	r3, r3, #1
 80067ec:	2103      	movs	r1, #3
 80067ee:	fa01 f303 	lsl.w	r3, r1, r3
 80067f2:	43db      	mvns	r3, r3
 80067f4:	401a      	ands	r2, r3
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80067fa:	697b      	ldr	r3, [r7, #20]
 80067fc:	3301      	adds	r3, #1
 80067fe:	617b      	str	r3, [r7, #20]
 8006800:	697b      	ldr	r3, [r7, #20]
 8006802:	2b0f      	cmp	r3, #15
 8006804:	f67f af2e 	bls.w	8006664 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8006808:	bf00      	nop
 800680a:	bf00      	nop
 800680c:	371c      	adds	r7, #28
 800680e:	46bd      	mov	sp, r7
 8006810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006814:	4770      	bx	lr
 8006816:	bf00      	nop
 8006818:	40013800 	.word	0x40013800
 800681c:	40020000 	.word	0x40020000
 8006820:	40020400 	.word	0x40020400
 8006824:	40020800 	.word	0x40020800
 8006828:	40020c00 	.word	0x40020c00
 800682c:	40021000 	.word	0x40021000
 8006830:	40021400 	.word	0x40021400
 8006834:	40021800 	.word	0x40021800
 8006838:	40021c00 	.word	0x40021c00
 800683c:	40013c00 	.word	0x40013c00

08006840 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006840:	b480      	push	{r7}
 8006842:	b085      	sub	sp, #20
 8006844:	af00      	add	r7, sp, #0
 8006846:	6078      	str	r0, [r7, #4]
 8006848:	460b      	mov	r3, r1
 800684a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	691a      	ldr	r2, [r3, #16]
 8006850:	887b      	ldrh	r3, [r7, #2]
 8006852:	4013      	ands	r3, r2
 8006854:	2b00      	cmp	r3, #0
 8006856:	d002      	beq.n	800685e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006858:	2301      	movs	r3, #1
 800685a:	73fb      	strb	r3, [r7, #15]
 800685c:	e001      	b.n	8006862 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800685e:	2300      	movs	r3, #0
 8006860:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006862:	7bfb      	ldrb	r3, [r7, #15]
}
 8006864:	4618      	mov	r0, r3
 8006866:	3714      	adds	r7, #20
 8006868:	46bd      	mov	sp, r7
 800686a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800686e:	4770      	bx	lr

08006870 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006870:	b480      	push	{r7}
 8006872:	b083      	sub	sp, #12
 8006874:	af00      	add	r7, sp, #0
 8006876:	6078      	str	r0, [r7, #4]
 8006878:	460b      	mov	r3, r1
 800687a:	807b      	strh	r3, [r7, #2]
 800687c:	4613      	mov	r3, r2
 800687e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006880:	787b      	ldrb	r3, [r7, #1]
 8006882:	2b00      	cmp	r3, #0
 8006884:	d003      	beq.n	800688e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006886:	887a      	ldrh	r2, [r7, #2]
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800688c:	e003      	b.n	8006896 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800688e:	887b      	ldrh	r3, [r7, #2]
 8006890:	041a      	lsls	r2, r3, #16
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	619a      	str	r2, [r3, #24]
}
 8006896:	bf00      	nop
 8006898:	370c      	adds	r7, #12
 800689a:	46bd      	mov	sp, r7
 800689c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068a0:	4770      	bx	lr
	...

080068a4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80068a4:	b580      	push	{r7, lr}
 80068a6:	b082      	sub	sp, #8
 80068a8:	af00      	add	r7, sp, #0
 80068aa:	4603      	mov	r3, r0
 80068ac:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80068ae:	4b08      	ldr	r3, [pc, #32]	; (80068d0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80068b0:	695a      	ldr	r2, [r3, #20]
 80068b2:	88fb      	ldrh	r3, [r7, #6]
 80068b4:	4013      	ands	r3, r2
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d006      	beq.n	80068c8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80068ba:	4a05      	ldr	r2, [pc, #20]	; (80068d0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80068bc:	88fb      	ldrh	r3, [r7, #6]
 80068be:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80068c0:	88fb      	ldrh	r3, [r7, #6]
 80068c2:	4618      	mov	r0, r3
 80068c4:	f7fd fba6 	bl	8004014 <HAL_GPIO_EXTI_Callback>
  }
}
 80068c8:	bf00      	nop
 80068ca:	3708      	adds	r7, #8
 80068cc:	46bd      	mov	sp, r7
 80068ce:	bd80      	pop	{r7, pc}
 80068d0:	40013c00 	.word	0x40013c00

080068d4 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 80068d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80068d6:	b08f      	sub	sp, #60	; 0x3c
 80068d8:	af0a      	add	r7, sp, #40	; 0x28
 80068da:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d101      	bne.n	80068e6 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 80068e2:	2301      	movs	r3, #1
 80068e4:	e054      	b.n	8006990 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 80068f2:	b2db      	uxtb	r3, r3
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d106      	bne.n	8006906 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	2200      	movs	r2, #0
 80068fc:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8006900:	6878      	ldr	r0, [r7, #4]
 8006902:	f008 fa6b 	bl	800eddc <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	2203      	movs	r2, #3
 800690a:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006912:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006916:	2b00      	cmp	r3, #0
 8006918:	d102      	bne.n	8006920 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	2200      	movs	r2, #0
 800691e:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	4618      	mov	r0, r3
 8006926:	f005 fc5b 	bl	800c1e0 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	603b      	str	r3, [r7, #0]
 8006930:	687e      	ldr	r6, [r7, #4]
 8006932:	466d      	mov	r5, sp
 8006934:	f106 0410 	add.w	r4, r6, #16
 8006938:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800693a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800693c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800693e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006940:	e894 0003 	ldmia.w	r4, {r0, r1}
 8006944:	e885 0003 	stmia.w	r5, {r0, r1}
 8006948:	1d33      	adds	r3, r6, #4
 800694a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800694c:	6838      	ldr	r0, [r7, #0]
 800694e:	f005 fbd5 	bl	800c0fc <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	2101      	movs	r1, #1
 8006958:	4618      	mov	r0, r3
 800695a:	f005 fc52 	bl	800c202 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	603b      	str	r3, [r7, #0]
 8006964:	687e      	ldr	r6, [r7, #4]
 8006966:	466d      	mov	r5, sp
 8006968:	f106 0410 	add.w	r4, r6, #16
 800696c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800696e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006970:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006972:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006974:	e894 0003 	ldmia.w	r4, {r0, r1}
 8006978:	e885 0003 	stmia.w	r5, {r0, r1}
 800697c:	1d33      	adds	r3, r6, #4
 800697e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006980:	6838      	ldr	r0, [r7, #0]
 8006982:	f005 fddb 	bl	800c53c <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	2201      	movs	r2, #1
 800698a:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 800698e:	2300      	movs	r3, #0
}
 8006990:	4618      	mov	r0, r3
 8006992:	3714      	adds	r7, #20
 8006994:	46bd      	mov	sp, r7
 8006996:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006998 <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 8006998:	b590      	push	{r4, r7, lr}
 800699a:	b089      	sub	sp, #36	; 0x24
 800699c:	af04      	add	r7, sp, #16
 800699e:	6078      	str	r0, [r7, #4]
 80069a0:	4608      	mov	r0, r1
 80069a2:	4611      	mov	r1, r2
 80069a4:	461a      	mov	r2, r3
 80069a6:	4603      	mov	r3, r0
 80069a8:	70fb      	strb	r3, [r7, #3]
 80069aa:	460b      	mov	r3, r1
 80069ac:	70bb      	strb	r3, [r7, #2]
 80069ae:	4613      	mov	r3, r2
 80069b0:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80069b8:	2b01      	cmp	r3, #1
 80069ba:	d101      	bne.n	80069c0 <HAL_HCD_HC_Init+0x28>
 80069bc:	2302      	movs	r3, #2
 80069be:	e076      	b.n	8006aae <HAL_HCD_HC_Init+0x116>
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	2201      	movs	r2, #1
 80069c4:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 80069c8:	78fb      	ldrb	r3, [r7, #3]
 80069ca:	687a      	ldr	r2, [r7, #4]
 80069cc:	212c      	movs	r1, #44	; 0x2c
 80069ce:	fb01 f303 	mul.w	r3, r1, r3
 80069d2:	4413      	add	r3, r2
 80069d4:	333d      	adds	r3, #61	; 0x3d
 80069d6:	2200      	movs	r2, #0
 80069d8:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 80069da:	78fb      	ldrb	r3, [r7, #3]
 80069dc:	687a      	ldr	r2, [r7, #4]
 80069de:	212c      	movs	r1, #44	; 0x2c
 80069e0:	fb01 f303 	mul.w	r3, r1, r3
 80069e4:	4413      	add	r3, r2
 80069e6:	3338      	adds	r3, #56	; 0x38
 80069e8:	787a      	ldrb	r2, [r7, #1]
 80069ea:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 80069ec:	78fb      	ldrb	r3, [r7, #3]
 80069ee:	687a      	ldr	r2, [r7, #4]
 80069f0:	212c      	movs	r1, #44	; 0x2c
 80069f2:	fb01 f303 	mul.w	r3, r1, r3
 80069f6:	4413      	add	r3, r2
 80069f8:	3340      	adds	r3, #64	; 0x40
 80069fa:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80069fc:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80069fe:	78fb      	ldrb	r3, [r7, #3]
 8006a00:	687a      	ldr	r2, [r7, #4]
 8006a02:	212c      	movs	r1, #44	; 0x2c
 8006a04:	fb01 f303 	mul.w	r3, r1, r3
 8006a08:	4413      	add	r3, r2
 8006a0a:	3339      	adds	r3, #57	; 0x39
 8006a0c:	78fa      	ldrb	r2, [r7, #3]
 8006a0e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8006a10:	78fb      	ldrb	r3, [r7, #3]
 8006a12:	687a      	ldr	r2, [r7, #4]
 8006a14:	212c      	movs	r1, #44	; 0x2c
 8006a16:	fb01 f303 	mul.w	r3, r1, r3
 8006a1a:	4413      	add	r3, r2
 8006a1c:	333f      	adds	r3, #63	; 0x3f
 8006a1e:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8006a22:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8006a24:	78fb      	ldrb	r3, [r7, #3]
 8006a26:	78ba      	ldrb	r2, [r7, #2]
 8006a28:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006a2c:	b2d0      	uxtb	r0, r2
 8006a2e:	687a      	ldr	r2, [r7, #4]
 8006a30:	212c      	movs	r1, #44	; 0x2c
 8006a32:	fb01 f303 	mul.w	r3, r1, r3
 8006a36:	4413      	add	r3, r2
 8006a38:	333a      	adds	r3, #58	; 0x3a
 8006a3a:	4602      	mov	r2, r0
 8006a3c:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8006a3e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	da09      	bge.n	8006a5a <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8006a46:	78fb      	ldrb	r3, [r7, #3]
 8006a48:	687a      	ldr	r2, [r7, #4]
 8006a4a:	212c      	movs	r1, #44	; 0x2c
 8006a4c:	fb01 f303 	mul.w	r3, r1, r3
 8006a50:	4413      	add	r3, r2
 8006a52:	333b      	adds	r3, #59	; 0x3b
 8006a54:	2201      	movs	r2, #1
 8006a56:	701a      	strb	r2, [r3, #0]
 8006a58:	e008      	b.n	8006a6c <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8006a5a:	78fb      	ldrb	r3, [r7, #3]
 8006a5c:	687a      	ldr	r2, [r7, #4]
 8006a5e:	212c      	movs	r1, #44	; 0x2c
 8006a60:	fb01 f303 	mul.w	r3, r1, r3
 8006a64:	4413      	add	r3, r2
 8006a66:	333b      	adds	r3, #59	; 0x3b
 8006a68:	2200      	movs	r2, #0
 8006a6a:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8006a6c:	78fb      	ldrb	r3, [r7, #3]
 8006a6e:	687a      	ldr	r2, [r7, #4]
 8006a70:	212c      	movs	r1, #44	; 0x2c
 8006a72:	fb01 f303 	mul.w	r3, r1, r3
 8006a76:	4413      	add	r3, r2
 8006a78:	333c      	adds	r3, #60	; 0x3c
 8006a7a:	f897 2020 	ldrb.w	r2, [r7, #32]
 8006a7e:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	6818      	ldr	r0, [r3, #0]
 8006a84:	787c      	ldrb	r4, [r7, #1]
 8006a86:	78ba      	ldrb	r2, [r7, #2]
 8006a88:	78f9      	ldrb	r1, [r7, #3]
 8006a8a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8006a8c:	9302      	str	r3, [sp, #8]
 8006a8e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8006a92:	9301      	str	r3, [sp, #4]
 8006a94:	f897 3020 	ldrb.w	r3, [r7, #32]
 8006a98:	9300      	str	r3, [sp, #0]
 8006a9a:	4623      	mov	r3, r4
 8006a9c:	f005 fed4 	bl	800c848 <USB_HC_Init>
 8006aa0:	4603      	mov	r3, r0
 8006aa2:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	2200      	movs	r2, #0
 8006aa8:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8006aac:	7bfb      	ldrb	r3, [r7, #15]
}
 8006aae:	4618      	mov	r0, r3
 8006ab0:	3714      	adds	r7, #20
 8006ab2:	46bd      	mov	sp, r7
 8006ab4:	bd90      	pop	{r4, r7, pc}

08006ab6 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8006ab6:	b580      	push	{r7, lr}
 8006ab8:	b084      	sub	sp, #16
 8006aba:	af00      	add	r7, sp, #0
 8006abc:	6078      	str	r0, [r7, #4]
 8006abe:	460b      	mov	r3, r1
 8006ac0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8006ac2:	2300      	movs	r3, #0
 8006ac4:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8006acc:	2b01      	cmp	r3, #1
 8006ace:	d101      	bne.n	8006ad4 <HAL_HCD_HC_Halt+0x1e>
 8006ad0:	2302      	movs	r3, #2
 8006ad2:	e00f      	b.n	8006af4 <HAL_HCD_HC_Halt+0x3e>
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	2201      	movs	r2, #1
 8006ad8:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	78fa      	ldrb	r2, [r7, #3]
 8006ae2:	4611      	mov	r1, r2
 8006ae4:	4618      	mov	r0, r3
 8006ae6:	f006 f924 	bl	800cd32 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	2200      	movs	r2, #0
 8006aee:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8006af2:	7bfb      	ldrb	r3, [r7, #15]
}
 8006af4:	4618      	mov	r0, r3
 8006af6:	3710      	adds	r7, #16
 8006af8:	46bd      	mov	sp, r7
 8006afa:	bd80      	pop	{r7, pc}

08006afc <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8006afc:	b580      	push	{r7, lr}
 8006afe:	b082      	sub	sp, #8
 8006b00:	af00      	add	r7, sp, #0
 8006b02:	6078      	str	r0, [r7, #4]
 8006b04:	4608      	mov	r0, r1
 8006b06:	4611      	mov	r1, r2
 8006b08:	461a      	mov	r2, r3
 8006b0a:	4603      	mov	r3, r0
 8006b0c:	70fb      	strb	r3, [r7, #3]
 8006b0e:	460b      	mov	r3, r1
 8006b10:	70bb      	strb	r3, [r7, #2]
 8006b12:	4613      	mov	r3, r2
 8006b14:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8006b16:	78fb      	ldrb	r3, [r7, #3]
 8006b18:	687a      	ldr	r2, [r7, #4]
 8006b1a:	212c      	movs	r1, #44	; 0x2c
 8006b1c:	fb01 f303 	mul.w	r3, r1, r3
 8006b20:	4413      	add	r3, r2
 8006b22:	333b      	adds	r3, #59	; 0x3b
 8006b24:	78ba      	ldrb	r2, [r7, #2]
 8006b26:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8006b28:	78fb      	ldrb	r3, [r7, #3]
 8006b2a:	687a      	ldr	r2, [r7, #4]
 8006b2c:	212c      	movs	r1, #44	; 0x2c
 8006b2e:	fb01 f303 	mul.w	r3, r1, r3
 8006b32:	4413      	add	r3, r2
 8006b34:	333f      	adds	r3, #63	; 0x3f
 8006b36:	787a      	ldrb	r2, [r7, #1]
 8006b38:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8006b3a:	7c3b      	ldrb	r3, [r7, #16]
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d112      	bne.n	8006b66 <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8006b40:	78fb      	ldrb	r3, [r7, #3]
 8006b42:	687a      	ldr	r2, [r7, #4]
 8006b44:	212c      	movs	r1, #44	; 0x2c
 8006b46:	fb01 f303 	mul.w	r3, r1, r3
 8006b4a:	4413      	add	r3, r2
 8006b4c:	3342      	adds	r3, #66	; 0x42
 8006b4e:	2203      	movs	r2, #3
 8006b50:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8006b52:	78fb      	ldrb	r3, [r7, #3]
 8006b54:	687a      	ldr	r2, [r7, #4]
 8006b56:	212c      	movs	r1, #44	; 0x2c
 8006b58:	fb01 f303 	mul.w	r3, r1, r3
 8006b5c:	4413      	add	r3, r2
 8006b5e:	333d      	adds	r3, #61	; 0x3d
 8006b60:	7f3a      	ldrb	r2, [r7, #28]
 8006b62:	701a      	strb	r2, [r3, #0]
 8006b64:	e008      	b.n	8006b78 <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8006b66:	78fb      	ldrb	r3, [r7, #3]
 8006b68:	687a      	ldr	r2, [r7, #4]
 8006b6a:	212c      	movs	r1, #44	; 0x2c
 8006b6c:	fb01 f303 	mul.w	r3, r1, r3
 8006b70:	4413      	add	r3, r2
 8006b72:	3342      	adds	r3, #66	; 0x42
 8006b74:	2202      	movs	r2, #2
 8006b76:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8006b78:	787b      	ldrb	r3, [r7, #1]
 8006b7a:	2b03      	cmp	r3, #3
 8006b7c:	f200 80c6 	bhi.w	8006d0c <HAL_HCD_HC_SubmitRequest+0x210>
 8006b80:	a201      	add	r2, pc, #4	; (adr r2, 8006b88 <HAL_HCD_HC_SubmitRequest+0x8c>)
 8006b82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b86:	bf00      	nop
 8006b88:	08006b99 	.word	0x08006b99
 8006b8c:	08006cf9 	.word	0x08006cf9
 8006b90:	08006bfd 	.word	0x08006bfd
 8006b94:	08006c7b 	.word	0x08006c7b
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8006b98:	7c3b      	ldrb	r3, [r7, #16]
 8006b9a:	2b01      	cmp	r3, #1
 8006b9c:	f040 80b8 	bne.w	8006d10 <HAL_HCD_HC_SubmitRequest+0x214>
 8006ba0:	78bb      	ldrb	r3, [r7, #2]
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	f040 80b4 	bne.w	8006d10 <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 8006ba8:	8b3b      	ldrh	r3, [r7, #24]
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d108      	bne.n	8006bc0 <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 8006bae:	78fb      	ldrb	r3, [r7, #3]
 8006bb0:	687a      	ldr	r2, [r7, #4]
 8006bb2:	212c      	movs	r1, #44	; 0x2c
 8006bb4:	fb01 f303 	mul.w	r3, r1, r3
 8006bb8:	4413      	add	r3, r2
 8006bba:	3355      	adds	r3, #85	; 0x55
 8006bbc:	2201      	movs	r2, #1
 8006bbe:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8006bc0:	78fb      	ldrb	r3, [r7, #3]
 8006bc2:	687a      	ldr	r2, [r7, #4]
 8006bc4:	212c      	movs	r1, #44	; 0x2c
 8006bc6:	fb01 f303 	mul.w	r3, r1, r3
 8006bca:	4413      	add	r3, r2
 8006bcc:	3355      	adds	r3, #85	; 0x55
 8006bce:	781b      	ldrb	r3, [r3, #0]
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d109      	bne.n	8006be8 <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8006bd4:	78fb      	ldrb	r3, [r7, #3]
 8006bd6:	687a      	ldr	r2, [r7, #4]
 8006bd8:	212c      	movs	r1, #44	; 0x2c
 8006bda:	fb01 f303 	mul.w	r3, r1, r3
 8006bde:	4413      	add	r3, r2
 8006be0:	3342      	adds	r3, #66	; 0x42
 8006be2:	2200      	movs	r2, #0
 8006be4:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8006be6:	e093      	b.n	8006d10 <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8006be8:	78fb      	ldrb	r3, [r7, #3]
 8006bea:	687a      	ldr	r2, [r7, #4]
 8006bec:	212c      	movs	r1, #44	; 0x2c
 8006bee:	fb01 f303 	mul.w	r3, r1, r3
 8006bf2:	4413      	add	r3, r2
 8006bf4:	3342      	adds	r3, #66	; 0x42
 8006bf6:	2202      	movs	r2, #2
 8006bf8:	701a      	strb	r2, [r3, #0]
      break;
 8006bfa:	e089      	b.n	8006d10 <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8006bfc:	78bb      	ldrb	r3, [r7, #2]
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	d11d      	bne.n	8006c3e <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8006c02:	78fb      	ldrb	r3, [r7, #3]
 8006c04:	687a      	ldr	r2, [r7, #4]
 8006c06:	212c      	movs	r1, #44	; 0x2c
 8006c08:	fb01 f303 	mul.w	r3, r1, r3
 8006c0c:	4413      	add	r3, r2
 8006c0e:	3355      	adds	r3, #85	; 0x55
 8006c10:	781b      	ldrb	r3, [r3, #0]
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d109      	bne.n	8006c2a <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8006c16:	78fb      	ldrb	r3, [r7, #3]
 8006c18:	687a      	ldr	r2, [r7, #4]
 8006c1a:	212c      	movs	r1, #44	; 0x2c
 8006c1c:	fb01 f303 	mul.w	r3, r1, r3
 8006c20:	4413      	add	r3, r2
 8006c22:	3342      	adds	r3, #66	; 0x42
 8006c24:	2200      	movs	r2, #0
 8006c26:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8006c28:	e073      	b.n	8006d12 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8006c2a:	78fb      	ldrb	r3, [r7, #3]
 8006c2c:	687a      	ldr	r2, [r7, #4]
 8006c2e:	212c      	movs	r1, #44	; 0x2c
 8006c30:	fb01 f303 	mul.w	r3, r1, r3
 8006c34:	4413      	add	r3, r2
 8006c36:	3342      	adds	r3, #66	; 0x42
 8006c38:	2202      	movs	r2, #2
 8006c3a:	701a      	strb	r2, [r3, #0]
      break;
 8006c3c:	e069      	b.n	8006d12 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8006c3e:	78fb      	ldrb	r3, [r7, #3]
 8006c40:	687a      	ldr	r2, [r7, #4]
 8006c42:	212c      	movs	r1, #44	; 0x2c
 8006c44:	fb01 f303 	mul.w	r3, r1, r3
 8006c48:	4413      	add	r3, r2
 8006c4a:	3354      	adds	r3, #84	; 0x54
 8006c4c:	781b      	ldrb	r3, [r3, #0]
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d109      	bne.n	8006c66 <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8006c52:	78fb      	ldrb	r3, [r7, #3]
 8006c54:	687a      	ldr	r2, [r7, #4]
 8006c56:	212c      	movs	r1, #44	; 0x2c
 8006c58:	fb01 f303 	mul.w	r3, r1, r3
 8006c5c:	4413      	add	r3, r2
 8006c5e:	3342      	adds	r3, #66	; 0x42
 8006c60:	2200      	movs	r2, #0
 8006c62:	701a      	strb	r2, [r3, #0]
      break;
 8006c64:	e055      	b.n	8006d12 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8006c66:	78fb      	ldrb	r3, [r7, #3]
 8006c68:	687a      	ldr	r2, [r7, #4]
 8006c6a:	212c      	movs	r1, #44	; 0x2c
 8006c6c:	fb01 f303 	mul.w	r3, r1, r3
 8006c70:	4413      	add	r3, r2
 8006c72:	3342      	adds	r3, #66	; 0x42
 8006c74:	2202      	movs	r2, #2
 8006c76:	701a      	strb	r2, [r3, #0]
      break;
 8006c78:	e04b      	b.n	8006d12 <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8006c7a:	78bb      	ldrb	r3, [r7, #2]
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d11d      	bne.n	8006cbc <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8006c80:	78fb      	ldrb	r3, [r7, #3]
 8006c82:	687a      	ldr	r2, [r7, #4]
 8006c84:	212c      	movs	r1, #44	; 0x2c
 8006c86:	fb01 f303 	mul.w	r3, r1, r3
 8006c8a:	4413      	add	r3, r2
 8006c8c:	3355      	adds	r3, #85	; 0x55
 8006c8e:	781b      	ldrb	r3, [r3, #0]
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d109      	bne.n	8006ca8 <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8006c94:	78fb      	ldrb	r3, [r7, #3]
 8006c96:	687a      	ldr	r2, [r7, #4]
 8006c98:	212c      	movs	r1, #44	; 0x2c
 8006c9a:	fb01 f303 	mul.w	r3, r1, r3
 8006c9e:	4413      	add	r3, r2
 8006ca0:	3342      	adds	r3, #66	; 0x42
 8006ca2:	2200      	movs	r2, #0
 8006ca4:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8006ca6:	e034      	b.n	8006d12 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8006ca8:	78fb      	ldrb	r3, [r7, #3]
 8006caa:	687a      	ldr	r2, [r7, #4]
 8006cac:	212c      	movs	r1, #44	; 0x2c
 8006cae:	fb01 f303 	mul.w	r3, r1, r3
 8006cb2:	4413      	add	r3, r2
 8006cb4:	3342      	adds	r3, #66	; 0x42
 8006cb6:	2202      	movs	r2, #2
 8006cb8:	701a      	strb	r2, [r3, #0]
      break;
 8006cba:	e02a      	b.n	8006d12 <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8006cbc:	78fb      	ldrb	r3, [r7, #3]
 8006cbe:	687a      	ldr	r2, [r7, #4]
 8006cc0:	212c      	movs	r1, #44	; 0x2c
 8006cc2:	fb01 f303 	mul.w	r3, r1, r3
 8006cc6:	4413      	add	r3, r2
 8006cc8:	3354      	adds	r3, #84	; 0x54
 8006cca:	781b      	ldrb	r3, [r3, #0]
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d109      	bne.n	8006ce4 <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8006cd0:	78fb      	ldrb	r3, [r7, #3]
 8006cd2:	687a      	ldr	r2, [r7, #4]
 8006cd4:	212c      	movs	r1, #44	; 0x2c
 8006cd6:	fb01 f303 	mul.w	r3, r1, r3
 8006cda:	4413      	add	r3, r2
 8006cdc:	3342      	adds	r3, #66	; 0x42
 8006cde:	2200      	movs	r2, #0
 8006ce0:	701a      	strb	r2, [r3, #0]
      break;
 8006ce2:	e016      	b.n	8006d12 <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8006ce4:	78fb      	ldrb	r3, [r7, #3]
 8006ce6:	687a      	ldr	r2, [r7, #4]
 8006ce8:	212c      	movs	r1, #44	; 0x2c
 8006cea:	fb01 f303 	mul.w	r3, r1, r3
 8006cee:	4413      	add	r3, r2
 8006cf0:	3342      	adds	r3, #66	; 0x42
 8006cf2:	2202      	movs	r2, #2
 8006cf4:	701a      	strb	r2, [r3, #0]
      break;
 8006cf6:	e00c      	b.n	8006d12 <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8006cf8:	78fb      	ldrb	r3, [r7, #3]
 8006cfa:	687a      	ldr	r2, [r7, #4]
 8006cfc:	212c      	movs	r1, #44	; 0x2c
 8006cfe:	fb01 f303 	mul.w	r3, r1, r3
 8006d02:	4413      	add	r3, r2
 8006d04:	3342      	adds	r3, #66	; 0x42
 8006d06:	2200      	movs	r2, #0
 8006d08:	701a      	strb	r2, [r3, #0]
      break;
 8006d0a:	e002      	b.n	8006d12 <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 8006d0c:	bf00      	nop
 8006d0e:	e000      	b.n	8006d12 <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 8006d10:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8006d12:	78fb      	ldrb	r3, [r7, #3]
 8006d14:	687a      	ldr	r2, [r7, #4]
 8006d16:	212c      	movs	r1, #44	; 0x2c
 8006d18:	fb01 f303 	mul.w	r3, r1, r3
 8006d1c:	4413      	add	r3, r2
 8006d1e:	3344      	adds	r3, #68	; 0x44
 8006d20:	697a      	ldr	r2, [r7, #20]
 8006d22:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8006d24:	78fb      	ldrb	r3, [r7, #3]
 8006d26:	8b3a      	ldrh	r2, [r7, #24]
 8006d28:	6879      	ldr	r1, [r7, #4]
 8006d2a:	202c      	movs	r0, #44	; 0x2c
 8006d2c:	fb00 f303 	mul.w	r3, r0, r3
 8006d30:	440b      	add	r3, r1
 8006d32:	334c      	adds	r3, #76	; 0x4c
 8006d34:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8006d36:	78fb      	ldrb	r3, [r7, #3]
 8006d38:	687a      	ldr	r2, [r7, #4]
 8006d3a:	212c      	movs	r1, #44	; 0x2c
 8006d3c:	fb01 f303 	mul.w	r3, r1, r3
 8006d40:	4413      	add	r3, r2
 8006d42:	3360      	adds	r3, #96	; 0x60
 8006d44:	2200      	movs	r2, #0
 8006d46:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8006d48:	78fb      	ldrb	r3, [r7, #3]
 8006d4a:	687a      	ldr	r2, [r7, #4]
 8006d4c:	212c      	movs	r1, #44	; 0x2c
 8006d4e:	fb01 f303 	mul.w	r3, r1, r3
 8006d52:	4413      	add	r3, r2
 8006d54:	3350      	adds	r3, #80	; 0x50
 8006d56:	2200      	movs	r2, #0
 8006d58:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8006d5a:	78fb      	ldrb	r3, [r7, #3]
 8006d5c:	687a      	ldr	r2, [r7, #4]
 8006d5e:	212c      	movs	r1, #44	; 0x2c
 8006d60:	fb01 f303 	mul.w	r3, r1, r3
 8006d64:	4413      	add	r3, r2
 8006d66:	3339      	adds	r3, #57	; 0x39
 8006d68:	78fa      	ldrb	r2, [r7, #3]
 8006d6a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8006d6c:	78fb      	ldrb	r3, [r7, #3]
 8006d6e:	687a      	ldr	r2, [r7, #4]
 8006d70:	212c      	movs	r1, #44	; 0x2c
 8006d72:	fb01 f303 	mul.w	r3, r1, r3
 8006d76:	4413      	add	r3, r2
 8006d78:	3361      	adds	r3, #97	; 0x61
 8006d7a:	2200      	movs	r2, #0
 8006d7c:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	6818      	ldr	r0, [r3, #0]
 8006d82:	78fb      	ldrb	r3, [r7, #3]
 8006d84:	222c      	movs	r2, #44	; 0x2c
 8006d86:	fb02 f303 	mul.w	r3, r2, r3
 8006d8a:	3338      	adds	r3, #56	; 0x38
 8006d8c:	687a      	ldr	r2, [r7, #4]
 8006d8e:	18d1      	adds	r1, r2, r3
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	691b      	ldr	r3, [r3, #16]
 8006d94:	b2db      	uxtb	r3, r3
 8006d96:	461a      	mov	r2, r3
 8006d98:	f005 fe78 	bl	800ca8c <USB_HC_StartXfer>
 8006d9c:	4603      	mov	r3, r0
}
 8006d9e:	4618      	mov	r0, r3
 8006da0:	3708      	adds	r7, #8
 8006da2:	46bd      	mov	sp, r7
 8006da4:	bd80      	pop	{r7, pc}
 8006da6:	bf00      	nop

08006da8 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8006da8:	b580      	push	{r7, lr}
 8006daa:	b086      	sub	sp, #24
 8006dac:	af00      	add	r7, sp, #0
 8006dae:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006db6:	693b      	ldr	r3, [r7, #16]
 8006db8:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	4618      	mov	r0, r3
 8006dc0:	f005 fb79 	bl	800c4b6 <USB_GetMode>
 8006dc4:	4603      	mov	r3, r0
 8006dc6:	2b01      	cmp	r3, #1
 8006dc8:	f040 80f6 	bne.w	8006fb8 <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	4618      	mov	r0, r3
 8006dd2:	f005 fb5d 	bl	800c490 <USB_ReadInterrupts>
 8006dd6:	4603      	mov	r3, r0
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	f000 80ec 	beq.w	8006fb6 <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	4618      	mov	r0, r3
 8006de4:	f005 fb54 	bl	800c490 <USB_ReadInterrupts>
 8006de8:	4603      	mov	r3, r0
 8006dea:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006dee:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006df2:	d104      	bne.n	8006dfe <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8006dfc:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	4618      	mov	r0, r3
 8006e04:	f005 fb44 	bl	800c490 <USB_ReadInterrupts>
 8006e08:	4603      	mov	r3, r0
 8006e0a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006e0e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006e12:	d104      	bne.n	8006e1e <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8006e1c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	4618      	mov	r0, r3
 8006e24:	f005 fb34 	bl	800c490 <USB_ReadInterrupts>
 8006e28:	4603      	mov	r3, r0
 8006e2a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006e2e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006e32:	d104      	bne.n	8006e3e <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8006e3c:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	4618      	mov	r0, r3
 8006e44:	f005 fb24 	bl	800c490 <USB_ReadInterrupts>
 8006e48:	4603      	mov	r3, r0
 8006e4a:	f003 0302 	and.w	r3, r3, #2
 8006e4e:	2b02      	cmp	r3, #2
 8006e50:	d103      	bne.n	8006e5a <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	2202      	movs	r2, #2
 8006e58:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	681b      	ldr	r3, [r3, #0]
 8006e5e:	4618      	mov	r0, r3
 8006e60:	f005 fb16 	bl	800c490 <USB_ReadInterrupts>
 8006e64:	4603      	mov	r3, r0
 8006e66:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006e6a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006e6e:	d11c      	bne.n	8006eaa <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8006e78:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	f003 0301 	and.w	r3, r3, #1
 8006e86:	2b00      	cmp	r3, #0
 8006e88:	d10f      	bne.n	8006eaa <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8006e8a:	2110      	movs	r1, #16
 8006e8c:	6938      	ldr	r0, [r7, #16]
 8006e8e:	f005 fa05 	bl	800c29c <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8006e92:	6938      	ldr	r0, [r7, #16]
 8006e94:	f005 fa36 	bl	800c304 <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	2101      	movs	r1, #1
 8006e9e:	4618      	mov	r0, r3
 8006ea0:	f005 fc0c 	bl	800c6bc <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8006ea4:	6878      	ldr	r0, [r7, #4]
 8006ea6:	f008 f827 	bl	800eef8 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	4618      	mov	r0, r3
 8006eb0:	f005 faee 	bl	800c490 <USB_ReadInterrupts>
 8006eb4:	4603      	mov	r3, r0
 8006eb6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006eba:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006ebe:	d102      	bne.n	8006ec6 <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 8006ec0:	6878      	ldr	r0, [r7, #4]
 8006ec2:	f001 f89e 	bl	8008002 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	4618      	mov	r0, r3
 8006ecc:	f005 fae0 	bl	800c490 <USB_ReadInterrupts>
 8006ed0:	4603      	mov	r3, r0
 8006ed2:	f003 0308 	and.w	r3, r3, #8
 8006ed6:	2b08      	cmp	r3, #8
 8006ed8:	d106      	bne.n	8006ee8 <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8006eda:	6878      	ldr	r0, [r7, #4]
 8006edc:	f007 fff0 	bl	800eec0 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	2208      	movs	r2, #8
 8006ee6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	4618      	mov	r0, r3
 8006eee:	f005 facf 	bl	800c490 <USB_ReadInterrupts>
 8006ef2:	4603      	mov	r3, r0
 8006ef4:	f003 0310 	and.w	r3, r3, #16
 8006ef8:	2b10      	cmp	r3, #16
 8006efa:	d101      	bne.n	8006f00 <HAL_HCD_IRQHandler+0x158>
 8006efc:	2301      	movs	r3, #1
 8006efe:	e000      	b.n	8006f02 <HAL_HCD_IRQHandler+0x15a>
 8006f00:	2300      	movs	r3, #0
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d012      	beq.n	8006f2c <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	699a      	ldr	r2, [r3, #24]
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	f022 0210 	bic.w	r2, r2, #16
 8006f14:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8006f16:	6878      	ldr	r0, [r7, #4]
 8006f18:	f000 ffa1 	bl	8007e5e <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	699a      	ldr	r2, [r3, #24]
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	f042 0210 	orr.w	r2, r2, #16
 8006f2a:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	4618      	mov	r0, r3
 8006f32:	f005 faad 	bl	800c490 <USB_ReadInterrupts>
 8006f36:	4603      	mov	r3, r0
 8006f38:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006f3c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8006f40:	d13a      	bne.n	8006fb8 <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	4618      	mov	r0, r3
 8006f48:	f005 fee2 	bl	800cd10 <USB_HC_ReadInterrupt>
 8006f4c:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8006f4e:	2300      	movs	r3, #0
 8006f50:	617b      	str	r3, [r7, #20]
 8006f52:	e025      	b.n	8006fa0 <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8006f54:	697b      	ldr	r3, [r7, #20]
 8006f56:	f003 030f 	and.w	r3, r3, #15
 8006f5a:	68ba      	ldr	r2, [r7, #8]
 8006f5c:	fa22 f303 	lsr.w	r3, r2, r3
 8006f60:	f003 0301 	and.w	r3, r3, #1
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d018      	beq.n	8006f9a <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8006f68:	697b      	ldr	r3, [r7, #20]
 8006f6a:	015a      	lsls	r2, r3, #5
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	4413      	add	r3, r2
 8006f70:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006f7a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006f7e:	d106      	bne.n	8006f8e <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8006f80:	697b      	ldr	r3, [r7, #20]
 8006f82:	b2db      	uxtb	r3, r3
 8006f84:	4619      	mov	r1, r3
 8006f86:	6878      	ldr	r0, [r7, #4]
 8006f88:	f000 f8ab 	bl	80070e2 <HCD_HC_IN_IRQHandler>
 8006f8c:	e005      	b.n	8006f9a <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8006f8e:	697b      	ldr	r3, [r7, #20]
 8006f90:	b2db      	uxtb	r3, r3
 8006f92:	4619      	mov	r1, r3
 8006f94:	6878      	ldr	r0, [r7, #4]
 8006f96:	f000 fbf9 	bl	800778c <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8006f9a:	697b      	ldr	r3, [r7, #20]
 8006f9c:	3301      	adds	r3, #1
 8006f9e:	617b      	str	r3, [r7, #20]
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	689b      	ldr	r3, [r3, #8]
 8006fa4:	697a      	ldr	r2, [r7, #20]
 8006fa6:	429a      	cmp	r2, r3
 8006fa8:	d3d4      	bcc.n	8006f54 <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8006fb2:	615a      	str	r2, [r3, #20]
 8006fb4:	e000      	b.n	8006fb8 <HAL_HCD_IRQHandler+0x210>
      return;
 8006fb6:	bf00      	nop
    }
  }
}
 8006fb8:	3718      	adds	r7, #24
 8006fba:	46bd      	mov	sp, r7
 8006fbc:	bd80      	pop	{r7, pc}

08006fbe <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8006fbe:	b580      	push	{r7, lr}
 8006fc0:	b082      	sub	sp, #8
 8006fc2:	af00      	add	r7, sp, #0
 8006fc4:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8006fcc:	2b01      	cmp	r3, #1
 8006fce:	d101      	bne.n	8006fd4 <HAL_HCD_Start+0x16>
 8006fd0:	2302      	movs	r3, #2
 8006fd2:	e013      	b.n	8006ffc <HAL_HCD_Start+0x3e>
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	2201      	movs	r2, #1
 8006fd8:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	2101      	movs	r1, #1
 8006fe2:	4618      	mov	r0, r3
 8006fe4:	f005 fbce 	bl	800c784 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	4618      	mov	r0, r3
 8006fee:	f005 f8e6 	bl	800c1be <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	2200      	movs	r2, #0
 8006ff6:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8006ffa:	2300      	movs	r3, #0
}
 8006ffc:	4618      	mov	r0, r3
 8006ffe:	3708      	adds	r7, #8
 8007000:	46bd      	mov	sp, r7
 8007002:	bd80      	pop	{r7, pc}

08007004 <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8007004:	b580      	push	{r7, lr}
 8007006:	b082      	sub	sp, #8
 8007008:	af00      	add	r7, sp, #0
 800700a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 8007012:	2b01      	cmp	r3, #1
 8007014:	d101      	bne.n	800701a <HAL_HCD_Stop+0x16>
 8007016:	2302      	movs	r3, #2
 8007018:	e00d      	b.n	8007036 <HAL_HCD_Stop+0x32>
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	2201      	movs	r2, #1
 800701e:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	4618      	mov	r0, r3
 8007028:	f005 ffbc 	bl	800cfa4 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	2200      	movs	r2, #0
 8007030:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8007034:	2300      	movs	r3, #0
}
 8007036:	4618      	mov	r0, r3
 8007038:	3708      	adds	r7, #8
 800703a:	46bd      	mov	sp, r7
 800703c:	bd80      	pop	{r7, pc}

0800703e <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 800703e:	b580      	push	{r7, lr}
 8007040:	b082      	sub	sp, #8
 8007042:	af00      	add	r7, sp, #0
 8007044:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	4618      	mov	r0, r3
 800704c:	f005 fb70 	bl	800c730 <USB_ResetPort>
 8007050:	4603      	mov	r3, r0
}
 8007052:	4618      	mov	r0, r3
 8007054:	3708      	adds	r7, #8
 8007056:	46bd      	mov	sp, r7
 8007058:	bd80      	pop	{r7, pc}

0800705a <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800705a:	b480      	push	{r7}
 800705c:	b083      	sub	sp, #12
 800705e:	af00      	add	r7, sp, #0
 8007060:	6078      	str	r0, [r7, #4]
 8007062:	460b      	mov	r3, r1
 8007064:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8007066:	78fb      	ldrb	r3, [r7, #3]
 8007068:	687a      	ldr	r2, [r7, #4]
 800706a:	212c      	movs	r1, #44	; 0x2c
 800706c:	fb01 f303 	mul.w	r3, r1, r3
 8007070:	4413      	add	r3, r2
 8007072:	3360      	adds	r3, #96	; 0x60
 8007074:	781b      	ldrb	r3, [r3, #0]
}
 8007076:	4618      	mov	r0, r3
 8007078:	370c      	adds	r7, #12
 800707a:	46bd      	mov	sp, r7
 800707c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007080:	4770      	bx	lr

08007082 <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8007082:	b480      	push	{r7}
 8007084:	b083      	sub	sp, #12
 8007086:	af00      	add	r7, sp, #0
 8007088:	6078      	str	r0, [r7, #4]
 800708a:	460b      	mov	r3, r1
 800708c:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 800708e:	78fb      	ldrb	r3, [r7, #3]
 8007090:	687a      	ldr	r2, [r7, #4]
 8007092:	212c      	movs	r1, #44	; 0x2c
 8007094:	fb01 f303 	mul.w	r3, r1, r3
 8007098:	4413      	add	r3, r2
 800709a:	3350      	adds	r3, #80	; 0x50
 800709c:	681b      	ldr	r3, [r3, #0]
}
 800709e:	4618      	mov	r0, r3
 80070a0:	370c      	adds	r7, #12
 80070a2:	46bd      	mov	sp, r7
 80070a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070a8:	4770      	bx	lr

080070aa <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 80070aa:	b580      	push	{r7, lr}
 80070ac:	b082      	sub	sp, #8
 80070ae:	af00      	add	r7, sp, #0
 80070b0:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	4618      	mov	r0, r3
 80070b8:	f005 fbb4 	bl	800c824 <USB_GetCurrentFrame>
 80070bc:	4603      	mov	r3, r0
}
 80070be:	4618      	mov	r0, r3
 80070c0:	3708      	adds	r7, #8
 80070c2:	46bd      	mov	sp, r7
 80070c4:	bd80      	pop	{r7, pc}

080070c6 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 80070c6:	b580      	push	{r7, lr}
 80070c8:	b082      	sub	sp, #8
 80070ca:	af00      	add	r7, sp, #0
 80070cc:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	681b      	ldr	r3, [r3, #0]
 80070d2:	4618      	mov	r0, r3
 80070d4:	f005 fb8f 	bl	800c7f6 <USB_GetHostSpeed>
 80070d8:	4603      	mov	r3, r0
}
 80070da:	4618      	mov	r0, r3
 80070dc:	3708      	adds	r7, #8
 80070de:	46bd      	mov	sp, r7
 80070e0:	bd80      	pop	{r7, pc}

080070e2 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80070e2:	b580      	push	{r7, lr}
 80070e4:	b086      	sub	sp, #24
 80070e6:	af00      	add	r7, sp, #0
 80070e8:	6078      	str	r0, [r7, #4]
 80070ea:	460b      	mov	r3, r1
 80070ec:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80070f4:	697b      	ldr	r3, [r7, #20]
 80070f6:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 80070f8:	78fb      	ldrb	r3, [r7, #3]
 80070fa:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	015a      	lsls	r2, r3, #5
 8007100:	693b      	ldr	r3, [r7, #16]
 8007102:	4413      	add	r3, r2
 8007104:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007108:	689b      	ldr	r3, [r3, #8]
 800710a:	f003 0304 	and.w	r3, r3, #4
 800710e:	2b04      	cmp	r3, #4
 8007110:	d11a      	bne.n	8007148 <HCD_HC_IN_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	015a      	lsls	r2, r3, #5
 8007116:	693b      	ldr	r3, [r7, #16]
 8007118:	4413      	add	r3, r2
 800711a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800711e:	461a      	mov	r2, r3
 8007120:	2304      	movs	r3, #4
 8007122:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8007124:	687a      	ldr	r2, [r7, #4]
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	212c      	movs	r1, #44	; 0x2c
 800712a:	fb01 f303 	mul.w	r3, r1, r3
 800712e:	4413      	add	r3, r2
 8007130:	3361      	adds	r3, #97	; 0x61
 8007132:	2206      	movs	r2, #6
 8007134:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	68fa      	ldr	r2, [r7, #12]
 800713c:	b2d2      	uxtb	r2, r2
 800713e:	4611      	mov	r1, r2
 8007140:	4618      	mov	r0, r3
 8007142:	f005 fdf6 	bl	800cd32 <USB_HC_Halt>
 8007146:	e0af      	b.n	80072a8 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	015a      	lsls	r2, r3, #5
 800714c:	693b      	ldr	r3, [r7, #16]
 800714e:	4413      	add	r3, r2
 8007150:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007154:	689b      	ldr	r3, [r3, #8]
 8007156:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800715a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800715e:	d11b      	bne.n	8007198 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	015a      	lsls	r2, r3, #5
 8007164:	693b      	ldr	r3, [r7, #16]
 8007166:	4413      	add	r3, r2
 8007168:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800716c:	461a      	mov	r2, r3
 800716e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007172:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8007174:	687a      	ldr	r2, [r7, #4]
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	212c      	movs	r1, #44	; 0x2c
 800717a:	fb01 f303 	mul.w	r3, r1, r3
 800717e:	4413      	add	r3, r2
 8007180:	3361      	adds	r3, #97	; 0x61
 8007182:	2207      	movs	r2, #7
 8007184:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	68fa      	ldr	r2, [r7, #12]
 800718c:	b2d2      	uxtb	r2, r2
 800718e:	4611      	mov	r1, r2
 8007190:	4618      	mov	r0, r3
 8007192:	f005 fdce 	bl	800cd32 <USB_HC_Halt>
 8007196:	e087      	b.n	80072a8 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	015a      	lsls	r2, r3, #5
 800719c:	693b      	ldr	r3, [r7, #16]
 800719e:	4413      	add	r3, r2
 80071a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80071a4:	689b      	ldr	r3, [r3, #8]
 80071a6:	f003 0320 	and.w	r3, r3, #32
 80071aa:	2b20      	cmp	r3, #32
 80071ac:	d109      	bne.n	80071c2 <HCD_HC_IN_IRQHandler+0xe0>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	015a      	lsls	r2, r3, #5
 80071b2:	693b      	ldr	r3, [r7, #16]
 80071b4:	4413      	add	r3, r2
 80071b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80071ba:	461a      	mov	r2, r3
 80071bc:	2320      	movs	r3, #32
 80071be:	6093      	str	r3, [r2, #8]
 80071c0:	e072      	b.n	80072a8 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	015a      	lsls	r2, r3, #5
 80071c6:	693b      	ldr	r3, [r7, #16]
 80071c8:	4413      	add	r3, r2
 80071ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80071ce:	689b      	ldr	r3, [r3, #8]
 80071d0:	f003 0308 	and.w	r3, r3, #8
 80071d4:	2b08      	cmp	r3, #8
 80071d6:	d11a      	bne.n	800720e <HCD_HC_IN_IRQHandler+0x12c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	015a      	lsls	r2, r3, #5
 80071dc:	693b      	ldr	r3, [r7, #16]
 80071de:	4413      	add	r3, r2
 80071e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80071e4:	461a      	mov	r2, r3
 80071e6:	2308      	movs	r3, #8
 80071e8:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 80071ea:	687a      	ldr	r2, [r7, #4]
 80071ec:	68fb      	ldr	r3, [r7, #12]
 80071ee:	212c      	movs	r1, #44	; 0x2c
 80071f0:	fb01 f303 	mul.w	r3, r1, r3
 80071f4:	4413      	add	r3, r2
 80071f6:	3361      	adds	r3, #97	; 0x61
 80071f8:	2205      	movs	r2, #5
 80071fa:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	68fa      	ldr	r2, [r7, #12]
 8007202:	b2d2      	uxtb	r2, r2
 8007204:	4611      	mov	r1, r2
 8007206:	4618      	mov	r0, r3
 8007208:	f005 fd93 	bl	800cd32 <USB_HC_Halt>
 800720c:	e04c      	b.n	80072a8 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	015a      	lsls	r2, r3, #5
 8007212:	693b      	ldr	r3, [r7, #16]
 8007214:	4413      	add	r3, r2
 8007216:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800721a:	689b      	ldr	r3, [r3, #8]
 800721c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007220:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007224:	d11b      	bne.n	800725e <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	015a      	lsls	r2, r3, #5
 800722a:	693b      	ldr	r3, [r7, #16]
 800722c:	4413      	add	r3, r2
 800722e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007232:	461a      	mov	r2, r3
 8007234:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007238:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 800723a:	687a      	ldr	r2, [r7, #4]
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	212c      	movs	r1, #44	; 0x2c
 8007240:	fb01 f303 	mul.w	r3, r1, r3
 8007244:	4413      	add	r3, r2
 8007246:	3361      	adds	r3, #97	; 0x61
 8007248:	2208      	movs	r2, #8
 800724a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	68fa      	ldr	r2, [r7, #12]
 8007252:	b2d2      	uxtb	r2, r2
 8007254:	4611      	mov	r1, r2
 8007256:	4618      	mov	r0, r3
 8007258:	f005 fd6b 	bl	800cd32 <USB_HC_Halt>
 800725c:	e024      	b.n	80072a8 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	015a      	lsls	r2, r3, #5
 8007262:	693b      	ldr	r3, [r7, #16]
 8007264:	4413      	add	r3, r2
 8007266:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800726a:	689b      	ldr	r3, [r3, #8]
 800726c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007270:	2b80      	cmp	r3, #128	; 0x80
 8007272:	d119      	bne.n	80072a8 <HCD_HC_IN_IRQHandler+0x1c6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8007274:	68fb      	ldr	r3, [r7, #12]
 8007276:	015a      	lsls	r2, r3, #5
 8007278:	693b      	ldr	r3, [r7, #16]
 800727a:	4413      	add	r3, r2
 800727c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007280:	461a      	mov	r2, r3
 8007282:	2380      	movs	r3, #128	; 0x80
 8007284:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8007286:	687a      	ldr	r2, [r7, #4]
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	212c      	movs	r1, #44	; 0x2c
 800728c:	fb01 f303 	mul.w	r3, r1, r3
 8007290:	4413      	add	r3, r2
 8007292:	3361      	adds	r3, #97	; 0x61
 8007294:	2206      	movs	r2, #6
 8007296:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	68fa      	ldr	r2, [r7, #12]
 800729e:	b2d2      	uxtb	r2, r2
 80072a0:	4611      	mov	r1, r2
 80072a2:	4618      	mov	r0, r3
 80072a4:	f005 fd45 	bl	800cd32 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	015a      	lsls	r2, r3, #5
 80072ac:	693b      	ldr	r3, [r7, #16]
 80072ae:	4413      	add	r3, r2
 80072b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80072b4:	689b      	ldr	r3, [r3, #8]
 80072b6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80072ba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80072be:	d112      	bne.n	80072e6 <HCD_HC_IN_IRQHandler+0x204>
  {
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	68fa      	ldr	r2, [r7, #12]
 80072c6:	b2d2      	uxtb	r2, r2
 80072c8:	4611      	mov	r1, r2
 80072ca:	4618      	mov	r0, r3
 80072cc:	f005 fd31 	bl	800cd32 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 80072d0:	68fb      	ldr	r3, [r7, #12]
 80072d2:	015a      	lsls	r2, r3, #5
 80072d4:	693b      	ldr	r3, [r7, #16]
 80072d6:	4413      	add	r3, r2
 80072d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80072dc:	461a      	mov	r2, r3
 80072de:	f44f 7300 	mov.w	r3, #512	; 0x200
 80072e2:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 80072e4:	e24e      	b.n	8007784 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	015a      	lsls	r2, r3, #5
 80072ea:	693b      	ldr	r3, [r7, #16]
 80072ec:	4413      	add	r3, r2
 80072ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80072f2:	689b      	ldr	r3, [r3, #8]
 80072f4:	f003 0301 	and.w	r3, r3, #1
 80072f8:	2b01      	cmp	r3, #1
 80072fa:	f040 80df 	bne.w	80074bc <HCD_HC_IN_IRQHandler+0x3da>
    if (hhcd->Init.dma_enable != 0U)
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	691b      	ldr	r3, [r3, #16]
 8007302:	2b00      	cmp	r3, #0
 8007304:	d019      	beq.n	800733a <HCD_HC_IN_IRQHandler+0x258>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8007306:	687a      	ldr	r2, [r7, #4]
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	212c      	movs	r1, #44	; 0x2c
 800730c:	fb01 f303 	mul.w	r3, r1, r3
 8007310:	4413      	add	r3, r2
 8007312:	3348      	adds	r3, #72	; 0x48
 8007314:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	0159      	lsls	r1, r3, #5
 800731a:	693b      	ldr	r3, [r7, #16]
 800731c:	440b      	add	r3, r1
 800731e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007322:	691b      	ldr	r3, [r3, #16]
 8007324:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8007328:	1ad2      	subs	r2, r2, r3
 800732a:	6879      	ldr	r1, [r7, #4]
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	202c      	movs	r0, #44	; 0x2c
 8007330:	fb00 f303 	mul.w	r3, r0, r3
 8007334:	440b      	add	r3, r1
 8007336:	3350      	adds	r3, #80	; 0x50
 8007338:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 800733a:	687a      	ldr	r2, [r7, #4]
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	212c      	movs	r1, #44	; 0x2c
 8007340:	fb01 f303 	mul.w	r3, r1, r3
 8007344:	4413      	add	r3, r2
 8007346:	3361      	adds	r3, #97	; 0x61
 8007348:	2201      	movs	r2, #1
 800734a:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 800734c:	687a      	ldr	r2, [r7, #4]
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	212c      	movs	r1, #44	; 0x2c
 8007352:	fb01 f303 	mul.w	r3, r1, r3
 8007356:	4413      	add	r3, r2
 8007358:	335c      	adds	r3, #92	; 0x5c
 800735a:	2200      	movs	r2, #0
 800735c:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	015a      	lsls	r2, r3, #5
 8007362:	693b      	ldr	r3, [r7, #16]
 8007364:	4413      	add	r3, r2
 8007366:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800736a:	461a      	mov	r2, r3
 800736c:	2301      	movs	r3, #1
 800736e:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8007370:	687a      	ldr	r2, [r7, #4]
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	212c      	movs	r1, #44	; 0x2c
 8007376:	fb01 f303 	mul.w	r3, r1, r3
 800737a:	4413      	add	r3, r2
 800737c:	333f      	adds	r3, #63	; 0x3f
 800737e:	781b      	ldrb	r3, [r3, #0]
 8007380:	2b00      	cmp	r3, #0
 8007382:	d009      	beq.n	8007398 <HCD_HC_IN_IRQHandler+0x2b6>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8007384:	687a      	ldr	r2, [r7, #4]
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	212c      	movs	r1, #44	; 0x2c
 800738a:	fb01 f303 	mul.w	r3, r1, r3
 800738e:	4413      	add	r3, r2
 8007390:	333f      	adds	r3, #63	; 0x3f
 8007392:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8007394:	2b02      	cmp	r3, #2
 8007396:	d111      	bne.n	80073bc <HCD_HC_IN_IRQHandler+0x2da>
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	68fa      	ldr	r2, [r7, #12]
 800739e:	b2d2      	uxtb	r2, r2
 80073a0:	4611      	mov	r1, r2
 80073a2:	4618      	mov	r0, r3
 80073a4:	f005 fcc5 	bl	800cd32 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	015a      	lsls	r2, r3, #5
 80073ac:	693b      	ldr	r3, [r7, #16]
 80073ae:	4413      	add	r3, r2
 80073b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80073b4:	461a      	mov	r2, r3
 80073b6:	2310      	movs	r3, #16
 80073b8:	6093      	str	r3, [r2, #8]
 80073ba:	e03a      	b.n	8007432 <HCD_HC_IN_IRQHandler+0x350>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 80073bc:	687a      	ldr	r2, [r7, #4]
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	212c      	movs	r1, #44	; 0x2c
 80073c2:	fb01 f303 	mul.w	r3, r1, r3
 80073c6:	4413      	add	r3, r2
 80073c8:	333f      	adds	r3, #63	; 0x3f
 80073ca:	781b      	ldrb	r3, [r3, #0]
 80073cc:	2b03      	cmp	r3, #3
 80073ce:	d009      	beq.n	80073e4 <HCD_HC_IN_IRQHandler+0x302>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC))
 80073d0:	687a      	ldr	r2, [r7, #4]
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	212c      	movs	r1, #44	; 0x2c
 80073d6:	fb01 f303 	mul.w	r3, r1, r3
 80073da:	4413      	add	r3, r2
 80073dc:	333f      	adds	r3, #63	; 0x3f
 80073de:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 80073e0:	2b01      	cmp	r3, #1
 80073e2:	d126      	bne.n	8007432 <HCD_HC_IN_IRQHandler+0x350>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	015a      	lsls	r2, r3, #5
 80073e8:	693b      	ldr	r3, [r7, #16]
 80073ea:	4413      	add	r3, r2
 80073ec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	68fa      	ldr	r2, [r7, #12]
 80073f4:	0151      	lsls	r1, r2, #5
 80073f6:	693a      	ldr	r2, [r7, #16]
 80073f8:	440a      	add	r2, r1
 80073fa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80073fe:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8007402:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8007404:	687a      	ldr	r2, [r7, #4]
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	212c      	movs	r1, #44	; 0x2c
 800740a:	fb01 f303 	mul.w	r3, r1, r3
 800740e:	4413      	add	r3, r2
 8007410:	3360      	adds	r3, #96	; 0x60
 8007412:	2201      	movs	r2, #1
 8007414:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	b2d9      	uxtb	r1, r3
 800741a:	687a      	ldr	r2, [r7, #4]
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	202c      	movs	r0, #44	; 0x2c
 8007420:	fb00 f303 	mul.w	r3, r0, r3
 8007424:	4413      	add	r3, r2
 8007426:	3360      	adds	r3, #96	; 0x60
 8007428:	781b      	ldrb	r3, [r3, #0]
 800742a:	461a      	mov	r2, r3
 800742c:	6878      	ldr	r0, [r7, #4]
 800742e:	f007 fd71 	bl	800ef14 <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	691b      	ldr	r3, [r3, #16]
 8007436:	2b01      	cmp	r3, #1
 8007438:	d12b      	bne.n	8007492 <HCD_HC_IN_IRQHandler+0x3b0>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 800743a:	687a      	ldr	r2, [r7, #4]
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	212c      	movs	r1, #44	; 0x2c
 8007440:	fb01 f303 	mul.w	r3, r1, r3
 8007444:	4413      	add	r3, r2
 8007446:	3348      	adds	r3, #72	; 0x48
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	6879      	ldr	r1, [r7, #4]
 800744c:	68fa      	ldr	r2, [r7, #12]
 800744e:	202c      	movs	r0, #44	; 0x2c
 8007450:	fb00 f202 	mul.w	r2, r0, r2
 8007454:	440a      	add	r2, r1
 8007456:	3240      	adds	r2, #64	; 0x40
 8007458:	8812      	ldrh	r2, [r2, #0]
 800745a:	fbb3 f3f2 	udiv	r3, r3, r2
 800745e:	f003 0301 	and.w	r3, r3, #1
 8007462:	2b00      	cmp	r3, #0
 8007464:	f000 818e 	beq.w	8007784 <HCD_HC_IN_IRQHandler+0x6a2>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 8007468:	687a      	ldr	r2, [r7, #4]
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	212c      	movs	r1, #44	; 0x2c
 800746e:	fb01 f303 	mul.w	r3, r1, r3
 8007472:	4413      	add	r3, r2
 8007474:	3354      	adds	r3, #84	; 0x54
 8007476:	781b      	ldrb	r3, [r3, #0]
 8007478:	f083 0301 	eor.w	r3, r3, #1
 800747c:	b2d8      	uxtb	r0, r3
 800747e:	687a      	ldr	r2, [r7, #4]
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	212c      	movs	r1, #44	; 0x2c
 8007484:	fb01 f303 	mul.w	r3, r1, r3
 8007488:	4413      	add	r3, r2
 800748a:	3354      	adds	r3, #84	; 0x54
 800748c:	4602      	mov	r2, r0
 800748e:	701a      	strb	r2, [r3, #0]
}
 8007490:	e178      	b.n	8007784 <HCD_HC_IN_IRQHandler+0x6a2>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8007492:	687a      	ldr	r2, [r7, #4]
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	212c      	movs	r1, #44	; 0x2c
 8007498:	fb01 f303 	mul.w	r3, r1, r3
 800749c:	4413      	add	r3, r2
 800749e:	3354      	adds	r3, #84	; 0x54
 80074a0:	781b      	ldrb	r3, [r3, #0]
 80074a2:	f083 0301 	eor.w	r3, r3, #1
 80074a6:	b2d8      	uxtb	r0, r3
 80074a8:	687a      	ldr	r2, [r7, #4]
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	212c      	movs	r1, #44	; 0x2c
 80074ae:	fb01 f303 	mul.w	r3, r1, r3
 80074b2:	4413      	add	r3, r2
 80074b4:	3354      	adds	r3, #84	; 0x54
 80074b6:	4602      	mov	r2, r0
 80074b8:	701a      	strb	r2, [r3, #0]
}
 80074ba:	e163      	b.n	8007784 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80074bc:	68fb      	ldr	r3, [r7, #12]
 80074be:	015a      	lsls	r2, r3, #5
 80074c0:	693b      	ldr	r3, [r7, #16]
 80074c2:	4413      	add	r3, r2
 80074c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80074c8:	689b      	ldr	r3, [r3, #8]
 80074ca:	f003 0302 	and.w	r3, r3, #2
 80074ce:	2b02      	cmp	r3, #2
 80074d0:	f040 80f6 	bne.w	80076c0 <HCD_HC_IN_IRQHandler+0x5de>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80074d4:	687a      	ldr	r2, [r7, #4]
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	212c      	movs	r1, #44	; 0x2c
 80074da:	fb01 f303 	mul.w	r3, r1, r3
 80074de:	4413      	add	r3, r2
 80074e0:	3361      	adds	r3, #97	; 0x61
 80074e2:	781b      	ldrb	r3, [r3, #0]
 80074e4:	2b01      	cmp	r3, #1
 80074e6:	d109      	bne.n	80074fc <HCD_HC_IN_IRQHandler+0x41a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 80074e8:	687a      	ldr	r2, [r7, #4]
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	212c      	movs	r1, #44	; 0x2c
 80074ee:	fb01 f303 	mul.w	r3, r1, r3
 80074f2:	4413      	add	r3, r2
 80074f4:	3360      	adds	r3, #96	; 0x60
 80074f6:	2201      	movs	r2, #1
 80074f8:	701a      	strb	r2, [r3, #0]
 80074fa:	e0c9      	b.n	8007690 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 80074fc:	687a      	ldr	r2, [r7, #4]
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	212c      	movs	r1, #44	; 0x2c
 8007502:	fb01 f303 	mul.w	r3, r1, r3
 8007506:	4413      	add	r3, r2
 8007508:	3361      	adds	r3, #97	; 0x61
 800750a:	781b      	ldrb	r3, [r3, #0]
 800750c:	2b05      	cmp	r3, #5
 800750e:	d109      	bne.n	8007524 <HCD_HC_IN_IRQHandler+0x442>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 8007510:	687a      	ldr	r2, [r7, #4]
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	212c      	movs	r1, #44	; 0x2c
 8007516:	fb01 f303 	mul.w	r3, r1, r3
 800751a:	4413      	add	r3, r2
 800751c:	3360      	adds	r3, #96	; 0x60
 800751e:	2205      	movs	r2, #5
 8007520:	701a      	strb	r2, [r3, #0]
 8007522:	e0b5      	b.n	8007690 <HCD_HC_IN_IRQHandler+0x5ae>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8007524:	687a      	ldr	r2, [r7, #4]
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	212c      	movs	r1, #44	; 0x2c
 800752a:	fb01 f303 	mul.w	r3, r1, r3
 800752e:	4413      	add	r3, r2
 8007530:	3361      	adds	r3, #97	; 0x61
 8007532:	781b      	ldrb	r3, [r3, #0]
 8007534:	2b06      	cmp	r3, #6
 8007536:	d009      	beq.n	800754c <HCD_HC_IN_IRQHandler+0x46a>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8007538:	687a      	ldr	r2, [r7, #4]
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	212c      	movs	r1, #44	; 0x2c
 800753e:	fb01 f303 	mul.w	r3, r1, r3
 8007542:	4413      	add	r3, r2
 8007544:	3361      	adds	r3, #97	; 0x61
 8007546:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8007548:	2b08      	cmp	r3, #8
 800754a:	d150      	bne.n	80075ee <HCD_HC_IN_IRQHandler+0x50c>
      hhcd->hc[ch_num].ErrCnt++;
 800754c:	687a      	ldr	r2, [r7, #4]
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	212c      	movs	r1, #44	; 0x2c
 8007552:	fb01 f303 	mul.w	r3, r1, r3
 8007556:	4413      	add	r3, r2
 8007558:	335c      	adds	r3, #92	; 0x5c
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	1c5a      	adds	r2, r3, #1
 800755e:	6879      	ldr	r1, [r7, #4]
 8007560:	68fb      	ldr	r3, [r7, #12]
 8007562:	202c      	movs	r0, #44	; 0x2c
 8007564:	fb00 f303 	mul.w	r3, r0, r3
 8007568:	440b      	add	r3, r1
 800756a:	335c      	adds	r3, #92	; 0x5c
 800756c:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 800756e:	687a      	ldr	r2, [r7, #4]
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	212c      	movs	r1, #44	; 0x2c
 8007574:	fb01 f303 	mul.w	r3, r1, r3
 8007578:	4413      	add	r3, r2
 800757a:	335c      	adds	r3, #92	; 0x5c
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	2b02      	cmp	r3, #2
 8007580:	d912      	bls.n	80075a8 <HCD_HC_IN_IRQHandler+0x4c6>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8007582:	687a      	ldr	r2, [r7, #4]
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	212c      	movs	r1, #44	; 0x2c
 8007588:	fb01 f303 	mul.w	r3, r1, r3
 800758c:	4413      	add	r3, r2
 800758e:	335c      	adds	r3, #92	; 0x5c
 8007590:	2200      	movs	r2, #0
 8007592:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8007594:	687a      	ldr	r2, [r7, #4]
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	212c      	movs	r1, #44	; 0x2c
 800759a:	fb01 f303 	mul.w	r3, r1, r3
 800759e:	4413      	add	r3, r2
 80075a0:	3360      	adds	r3, #96	; 0x60
 80075a2:	2204      	movs	r2, #4
 80075a4:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80075a6:	e073      	b.n	8007690 <HCD_HC_IN_IRQHandler+0x5ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80075a8:	687a      	ldr	r2, [r7, #4]
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	212c      	movs	r1, #44	; 0x2c
 80075ae:	fb01 f303 	mul.w	r3, r1, r3
 80075b2:	4413      	add	r3, r2
 80075b4:	3360      	adds	r3, #96	; 0x60
 80075b6:	2202      	movs	r2, #2
 80075b8:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	015a      	lsls	r2, r3, #5
 80075be:	693b      	ldr	r3, [r7, #16]
 80075c0:	4413      	add	r3, r2
 80075c2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80075ca:	68bb      	ldr	r3, [r7, #8]
 80075cc:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80075d0:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80075d2:	68bb      	ldr	r3, [r7, #8]
 80075d4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80075d8:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	015a      	lsls	r2, r3, #5
 80075de:	693b      	ldr	r3, [r7, #16]
 80075e0:	4413      	add	r3, r2
 80075e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80075e6:	461a      	mov	r2, r3
 80075e8:	68bb      	ldr	r3, [r7, #8]
 80075ea:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80075ec:	e050      	b.n	8007690 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80075ee:	687a      	ldr	r2, [r7, #4]
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	212c      	movs	r1, #44	; 0x2c
 80075f4:	fb01 f303 	mul.w	r3, r1, r3
 80075f8:	4413      	add	r3, r2
 80075fa:	3361      	adds	r3, #97	; 0x61
 80075fc:	781b      	ldrb	r3, [r3, #0]
 80075fe:	2b03      	cmp	r3, #3
 8007600:	d122      	bne.n	8007648 <HCD_HC_IN_IRQHandler+0x566>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8007602:	687a      	ldr	r2, [r7, #4]
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	212c      	movs	r1, #44	; 0x2c
 8007608:	fb01 f303 	mul.w	r3, r1, r3
 800760c:	4413      	add	r3, r2
 800760e:	3360      	adds	r3, #96	; 0x60
 8007610:	2202      	movs	r2, #2
 8007612:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	015a      	lsls	r2, r3, #5
 8007618:	693b      	ldr	r3, [r7, #16]
 800761a:	4413      	add	r3, r2
 800761c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007624:	68bb      	ldr	r3, [r7, #8]
 8007626:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800762a:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 800762c:	68bb      	ldr	r3, [r7, #8]
 800762e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007632:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	015a      	lsls	r2, r3, #5
 8007638:	693b      	ldr	r3, [r7, #16]
 800763a:	4413      	add	r3, r2
 800763c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007640:	461a      	mov	r2, r3
 8007642:	68bb      	ldr	r3, [r7, #8]
 8007644:	6013      	str	r3, [r2, #0]
 8007646:	e023      	b.n	8007690 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 8007648:	687a      	ldr	r2, [r7, #4]
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	212c      	movs	r1, #44	; 0x2c
 800764e:	fb01 f303 	mul.w	r3, r1, r3
 8007652:	4413      	add	r3, r2
 8007654:	3361      	adds	r3, #97	; 0x61
 8007656:	781b      	ldrb	r3, [r3, #0]
 8007658:	2b07      	cmp	r3, #7
 800765a:	d119      	bne.n	8007690 <HCD_HC_IN_IRQHandler+0x5ae>
      hhcd->hc[ch_num].ErrCnt++;
 800765c:	687a      	ldr	r2, [r7, #4]
 800765e:	68fb      	ldr	r3, [r7, #12]
 8007660:	212c      	movs	r1, #44	; 0x2c
 8007662:	fb01 f303 	mul.w	r3, r1, r3
 8007666:	4413      	add	r3, r2
 8007668:	335c      	adds	r3, #92	; 0x5c
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	1c5a      	adds	r2, r3, #1
 800766e:	6879      	ldr	r1, [r7, #4]
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	202c      	movs	r0, #44	; 0x2c
 8007674:	fb00 f303 	mul.w	r3, r0, r3
 8007678:	440b      	add	r3, r1
 800767a:	335c      	adds	r3, #92	; 0x5c
 800767c:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 800767e:	687a      	ldr	r2, [r7, #4]
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	212c      	movs	r1, #44	; 0x2c
 8007684:	fb01 f303 	mul.w	r3, r1, r3
 8007688:	4413      	add	r3, r2
 800768a:	3360      	adds	r3, #96	; 0x60
 800768c:	2204      	movs	r2, #4
 800768e:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8007690:	68fb      	ldr	r3, [r7, #12]
 8007692:	015a      	lsls	r2, r3, #5
 8007694:	693b      	ldr	r3, [r7, #16]
 8007696:	4413      	add	r3, r2
 8007698:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800769c:	461a      	mov	r2, r3
 800769e:	2302      	movs	r3, #2
 80076a0:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	b2d9      	uxtb	r1, r3
 80076a6:	687a      	ldr	r2, [r7, #4]
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	202c      	movs	r0, #44	; 0x2c
 80076ac:	fb00 f303 	mul.w	r3, r0, r3
 80076b0:	4413      	add	r3, r2
 80076b2:	3360      	adds	r3, #96	; 0x60
 80076b4:	781b      	ldrb	r3, [r3, #0]
 80076b6:	461a      	mov	r2, r3
 80076b8:	6878      	ldr	r0, [r7, #4]
 80076ba:	f007 fc2b 	bl	800ef14 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80076be:	e061      	b.n	8007784 <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	015a      	lsls	r2, r3, #5
 80076c4:	693b      	ldr	r3, [r7, #16]
 80076c6:	4413      	add	r3, r2
 80076c8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80076cc:	689b      	ldr	r3, [r3, #8]
 80076ce:	f003 0310 	and.w	r3, r3, #16
 80076d2:	2b10      	cmp	r3, #16
 80076d4:	d156      	bne.n	8007784 <HCD_HC_IN_IRQHandler+0x6a2>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 80076d6:	687a      	ldr	r2, [r7, #4]
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	212c      	movs	r1, #44	; 0x2c
 80076dc:	fb01 f303 	mul.w	r3, r1, r3
 80076e0:	4413      	add	r3, r2
 80076e2:	333f      	adds	r3, #63	; 0x3f
 80076e4:	781b      	ldrb	r3, [r3, #0]
 80076e6:	2b03      	cmp	r3, #3
 80076e8:	d111      	bne.n	800770e <HCD_HC_IN_IRQHandler+0x62c>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80076ea:	687a      	ldr	r2, [r7, #4]
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	212c      	movs	r1, #44	; 0x2c
 80076f0:	fb01 f303 	mul.w	r3, r1, r3
 80076f4:	4413      	add	r3, r2
 80076f6:	335c      	adds	r3, #92	; 0x5c
 80076f8:	2200      	movs	r2, #0
 80076fa:	601a      	str	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	68fa      	ldr	r2, [r7, #12]
 8007702:	b2d2      	uxtb	r2, r2
 8007704:	4611      	mov	r1, r2
 8007706:	4618      	mov	r0, r3
 8007708:	f005 fb13 	bl	800cd32 <USB_HC_Halt>
 800770c:	e031      	b.n	8007772 <HCD_HC_IN_IRQHandler+0x690>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800770e:	687a      	ldr	r2, [r7, #4]
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	212c      	movs	r1, #44	; 0x2c
 8007714:	fb01 f303 	mul.w	r3, r1, r3
 8007718:	4413      	add	r3, r2
 800771a:	333f      	adds	r3, #63	; 0x3f
 800771c:	781b      	ldrb	r3, [r3, #0]
 800771e:	2b00      	cmp	r3, #0
 8007720:	d009      	beq.n	8007736 <HCD_HC_IN_IRQHandler+0x654>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8007722:	687a      	ldr	r2, [r7, #4]
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	212c      	movs	r1, #44	; 0x2c
 8007728:	fb01 f303 	mul.w	r3, r1, r3
 800772c:	4413      	add	r3, r2
 800772e:	333f      	adds	r3, #63	; 0x3f
 8007730:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8007732:	2b02      	cmp	r3, #2
 8007734:	d11d      	bne.n	8007772 <HCD_HC_IN_IRQHandler+0x690>
      hhcd->hc[ch_num].ErrCnt = 0U;
 8007736:	687a      	ldr	r2, [r7, #4]
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	212c      	movs	r1, #44	; 0x2c
 800773c:	fb01 f303 	mul.w	r3, r1, r3
 8007740:	4413      	add	r3, r2
 8007742:	335c      	adds	r3, #92	; 0x5c
 8007744:	2200      	movs	r2, #0
 8007746:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	691b      	ldr	r3, [r3, #16]
 800774c:	2b00      	cmp	r3, #0
 800774e:	d110      	bne.n	8007772 <HCD_HC_IN_IRQHandler+0x690>
        hhcd->hc[ch_num].state = HC_NAK;
 8007750:	687a      	ldr	r2, [r7, #4]
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	212c      	movs	r1, #44	; 0x2c
 8007756:	fb01 f303 	mul.w	r3, r1, r3
 800775a:	4413      	add	r3, r2
 800775c:	3361      	adds	r3, #97	; 0x61
 800775e:	2203      	movs	r2, #3
 8007760:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	68fa      	ldr	r2, [r7, #12]
 8007768:	b2d2      	uxtb	r2, r2
 800776a:	4611      	mov	r1, r2
 800776c:	4618      	mov	r0, r3
 800776e:	f005 fae0 	bl	800cd32 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8007772:	68fb      	ldr	r3, [r7, #12]
 8007774:	015a      	lsls	r2, r3, #5
 8007776:	693b      	ldr	r3, [r7, #16]
 8007778:	4413      	add	r3, r2
 800777a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800777e:	461a      	mov	r2, r3
 8007780:	2310      	movs	r3, #16
 8007782:	6093      	str	r3, [r2, #8]
}
 8007784:	bf00      	nop
 8007786:	3718      	adds	r7, #24
 8007788:	46bd      	mov	sp, r7
 800778a:	bd80      	pop	{r7, pc}

0800778c <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 800778c:	b580      	push	{r7, lr}
 800778e:	b088      	sub	sp, #32
 8007790:	af00      	add	r7, sp, #0
 8007792:	6078      	str	r0, [r7, #4]
 8007794:	460b      	mov	r3, r1
 8007796:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800779e:	69fb      	ldr	r3, [r7, #28]
 80077a0:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 80077a2:	78fb      	ldrb	r3, [r7, #3]
 80077a4:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 80077a6:	697b      	ldr	r3, [r7, #20]
 80077a8:	015a      	lsls	r2, r3, #5
 80077aa:	69bb      	ldr	r3, [r7, #24]
 80077ac:	4413      	add	r3, r2
 80077ae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80077b2:	689b      	ldr	r3, [r3, #8]
 80077b4:	f003 0304 	and.w	r3, r3, #4
 80077b8:	2b04      	cmp	r3, #4
 80077ba:	d11a      	bne.n	80077f2 <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 80077bc:	697b      	ldr	r3, [r7, #20]
 80077be:	015a      	lsls	r2, r3, #5
 80077c0:	69bb      	ldr	r3, [r7, #24]
 80077c2:	4413      	add	r3, r2
 80077c4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80077c8:	461a      	mov	r2, r3
 80077ca:	2304      	movs	r3, #4
 80077cc:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 80077ce:	687a      	ldr	r2, [r7, #4]
 80077d0:	697b      	ldr	r3, [r7, #20]
 80077d2:	212c      	movs	r1, #44	; 0x2c
 80077d4:	fb01 f303 	mul.w	r3, r1, r3
 80077d8:	4413      	add	r3, r2
 80077da:	3361      	adds	r3, #97	; 0x61
 80077dc:	2206      	movs	r2, #6
 80077de:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	697a      	ldr	r2, [r7, #20]
 80077e6:	b2d2      	uxtb	r2, r2
 80077e8:	4611      	mov	r1, r2
 80077ea:	4618      	mov	r0, r3
 80077ec:	f005 faa1 	bl	800cd32 <USB_HC_Halt>
  }
  else
  {
    /* ... */
  }
}
 80077f0:	e331      	b.n	8007e56 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 80077f2:	697b      	ldr	r3, [r7, #20]
 80077f4:	015a      	lsls	r2, r3, #5
 80077f6:	69bb      	ldr	r3, [r7, #24]
 80077f8:	4413      	add	r3, r2
 80077fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80077fe:	689b      	ldr	r3, [r3, #8]
 8007800:	f003 0320 	and.w	r3, r3, #32
 8007804:	2b20      	cmp	r3, #32
 8007806:	d12e      	bne.n	8007866 <HCD_HC_OUT_IRQHandler+0xda>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8007808:	697b      	ldr	r3, [r7, #20]
 800780a:	015a      	lsls	r2, r3, #5
 800780c:	69bb      	ldr	r3, [r7, #24]
 800780e:	4413      	add	r3, r2
 8007810:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007814:	461a      	mov	r2, r3
 8007816:	2320      	movs	r3, #32
 8007818:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 800781a:	687a      	ldr	r2, [r7, #4]
 800781c:	697b      	ldr	r3, [r7, #20]
 800781e:	212c      	movs	r1, #44	; 0x2c
 8007820:	fb01 f303 	mul.w	r3, r1, r3
 8007824:	4413      	add	r3, r2
 8007826:	333d      	adds	r3, #61	; 0x3d
 8007828:	781b      	ldrb	r3, [r3, #0]
 800782a:	2b01      	cmp	r3, #1
 800782c:	f040 8313 	bne.w	8007e56 <HCD_HC_OUT_IRQHandler+0x6ca>
      hhcd->hc[ch_num].do_ping = 0U;
 8007830:	687a      	ldr	r2, [r7, #4]
 8007832:	697b      	ldr	r3, [r7, #20]
 8007834:	212c      	movs	r1, #44	; 0x2c
 8007836:	fb01 f303 	mul.w	r3, r1, r3
 800783a:	4413      	add	r3, r2
 800783c:	333d      	adds	r3, #61	; 0x3d
 800783e:	2200      	movs	r2, #0
 8007840:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8007842:	687a      	ldr	r2, [r7, #4]
 8007844:	697b      	ldr	r3, [r7, #20]
 8007846:	212c      	movs	r1, #44	; 0x2c
 8007848:	fb01 f303 	mul.w	r3, r1, r3
 800784c:	4413      	add	r3, r2
 800784e:	3360      	adds	r3, #96	; 0x60
 8007850:	2202      	movs	r2, #2
 8007852:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	697a      	ldr	r2, [r7, #20]
 800785a:	b2d2      	uxtb	r2, r2
 800785c:	4611      	mov	r1, r2
 800785e:	4618      	mov	r0, r3
 8007860:	f005 fa67 	bl	800cd32 <USB_HC_Halt>
}
 8007864:	e2f7      	b.n	8007e56 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8007866:	697b      	ldr	r3, [r7, #20]
 8007868:	015a      	lsls	r2, r3, #5
 800786a:	69bb      	ldr	r3, [r7, #24]
 800786c:	4413      	add	r3, r2
 800786e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007872:	689b      	ldr	r3, [r3, #8]
 8007874:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007878:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800787c:	d112      	bne.n	80078a4 <HCD_HC_OUT_IRQHandler+0x118>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 800787e:	697b      	ldr	r3, [r7, #20]
 8007880:	015a      	lsls	r2, r3, #5
 8007882:	69bb      	ldr	r3, [r7, #24]
 8007884:	4413      	add	r3, r2
 8007886:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800788a:	461a      	mov	r2, r3
 800788c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007890:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	697a      	ldr	r2, [r7, #20]
 8007898:	b2d2      	uxtb	r2, r2
 800789a:	4611      	mov	r1, r2
 800789c:	4618      	mov	r0, r3
 800789e:	f005 fa48 	bl	800cd32 <USB_HC_Halt>
}
 80078a2:	e2d8      	b.n	8007e56 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 80078a4:	697b      	ldr	r3, [r7, #20]
 80078a6:	015a      	lsls	r2, r3, #5
 80078a8:	69bb      	ldr	r3, [r7, #24]
 80078aa:	4413      	add	r3, r2
 80078ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80078b0:	689b      	ldr	r3, [r3, #8]
 80078b2:	f003 0301 	and.w	r3, r3, #1
 80078b6:	2b01      	cmp	r3, #1
 80078b8:	d140      	bne.n	800793c <HCD_HC_OUT_IRQHandler+0x1b0>
    hhcd->hc[ch_num].ErrCnt = 0U;
 80078ba:	687a      	ldr	r2, [r7, #4]
 80078bc:	697b      	ldr	r3, [r7, #20]
 80078be:	212c      	movs	r1, #44	; 0x2c
 80078c0:	fb01 f303 	mul.w	r3, r1, r3
 80078c4:	4413      	add	r3, r2
 80078c6:	335c      	adds	r3, #92	; 0x5c
 80078c8:	2200      	movs	r2, #0
 80078ca:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 80078cc:	697b      	ldr	r3, [r7, #20]
 80078ce:	015a      	lsls	r2, r3, #5
 80078d0:	69bb      	ldr	r3, [r7, #24]
 80078d2:	4413      	add	r3, r2
 80078d4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80078d8:	689b      	ldr	r3, [r3, #8]
 80078da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80078de:	2b40      	cmp	r3, #64	; 0x40
 80078e0:	d111      	bne.n	8007906 <HCD_HC_OUT_IRQHandler+0x17a>
      hhcd->hc[ch_num].do_ping = 1U;
 80078e2:	687a      	ldr	r2, [r7, #4]
 80078e4:	697b      	ldr	r3, [r7, #20]
 80078e6:	212c      	movs	r1, #44	; 0x2c
 80078e8:	fb01 f303 	mul.w	r3, r1, r3
 80078ec:	4413      	add	r3, r2
 80078ee:	333d      	adds	r3, #61	; 0x3d
 80078f0:	2201      	movs	r2, #1
 80078f2:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 80078f4:	697b      	ldr	r3, [r7, #20]
 80078f6:	015a      	lsls	r2, r3, #5
 80078f8:	69bb      	ldr	r3, [r7, #24]
 80078fa:	4413      	add	r3, r2
 80078fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007900:	461a      	mov	r2, r3
 8007902:	2340      	movs	r3, #64	; 0x40
 8007904:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8007906:	697b      	ldr	r3, [r7, #20]
 8007908:	015a      	lsls	r2, r3, #5
 800790a:	69bb      	ldr	r3, [r7, #24]
 800790c:	4413      	add	r3, r2
 800790e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007912:	461a      	mov	r2, r3
 8007914:	2301      	movs	r3, #1
 8007916:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8007918:	687a      	ldr	r2, [r7, #4]
 800791a:	697b      	ldr	r3, [r7, #20]
 800791c:	212c      	movs	r1, #44	; 0x2c
 800791e:	fb01 f303 	mul.w	r3, r1, r3
 8007922:	4413      	add	r3, r2
 8007924:	3361      	adds	r3, #97	; 0x61
 8007926:	2201      	movs	r2, #1
 8007928:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	697a      	ldr	r2, [r7, #20]
 8007930:	b2d2      	uxtb	r2, r2
 8007932:	4611      	mov	r1, r2
 8007934:	4618      	mov	r0, r3
 8007936:	f005 f9fc 	bl	800cd32 <USB_HC_Halt>
}
 800793a:	e28c      	b.n	8007e56 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 800793c:	697b      	ldr	r3, [r7, #20]
 800793e:	015a      	lsls	r2, r3, #5
 8007940:	69bb      	ldr	r3, [r7, #24]
 8007942:	4413      	add	r3, r2
 8007944:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007948:	689b      	ldr	r3, [r3, #8]
 800794a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800794e:	2b40      	cmp	r3, #64	; 0x40
 8007950:	d12c      	bne.n	80079ac <HCD_HC_OUT_IRQHandler+0x220>
    hhcd->hc[ch_num].state = HC_NYET;
 8007952:	687a      	ldr	r2, [r7, #4]
 8007954:	697b      	ldr	r3, [r7, #20]
 8007956:	212c      	movs	r1, #44	; 0x2c
 8007958:	fb01 f303 	mul.w	r3, r1, r3
 800795c:	4413      	add	r3, r2
 800795e:	3361      	adds	r3, #97	; 0x61
 8007960:	2204      	movs	r2, #4
 8007962:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 8007964:	687a      	ldr	r2, [r7, #4]
 8007966:	697b      	ldr	r3, [r7, #20]
 8007968:	212c      	movs	r1, #44	; 0x2c
 800796a:	fb01 f303 	mul.w	r3, r1, r3
 800796e:	4413      	add	r3, r2
 8007970:	333d      	adds	r3, #61	; 0x3d
 8007972:	2201      	movs	r2, #1
 8007974:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8007976:	687a      	ldr	r2, [r7, #4]
 8007978:	697b      	ldr	r3, [r7, #20]
 800797a:	212c      	movs	r1, #44	; 0x2c
 800797c:	fb01 f303 	mul.w	r3, r1, r3
 8007980:	4413      	add	r3, r2
 8007982:	335c      	adds	r3, #92	; 0x5c
 8007984:	2200      	movs	r2, #0
 8007986:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	697a      	ldr	r2, [r7, #20]
 800798e:	b2d2      	uxtb	r2, r2
 8007990:	4611      	mov	r1, r2
 8007992:	4618      	mov	r0, r3
 8007994:	f005 f9cd 	bl	800cd32 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8007998:	697b      	ldr	r3, [r7, #20]
 800799a:	015a      	lsls	r2, r3, #5
 800799c:	69bb      	ldr	r3, [r7, #24]
 800799e:	4413      	add	r3, r2
 80079a0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80079a4:	461a      	mov	r2, r3
 80079a6:	2340      	movs	r3, #64	; 0x40
 80079a8:	6093      	str	r3, [r2, #8]
}
 80079aa:	e254      	b.n	8007e56 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 80079ac:	697b      	ldr	r3, [r7, #20]
 80079ae:	015a      	lsls	r2, r3, #5
 80079b0:	69bb      	ldr	r3, [r7, #24]
 80079b2:	4413      	add	r3, r2
 80079b4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80079b8:	689b      	ldr	r3, [r3, #8]
 80079ba:	f003 0308 	and.w	r3, r3, #8
 80079be:	2b08      	cmp	r3, #8
 80079c0:	d11a      	bne.n	80079f8 <HCD_HC_OUT_IRQHandler+0x26c>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80079c2:	697b      	ldr	r3, [r7, #20]
 80079c4:	015a      	lsls	r2, r3, #5
 80079c6:	69bb      	ldr	r3, [r7, #24]
 80079c8:	4413      	add	r3, r2
 80079ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80079ce:	461a      	mov	r2, r3
 80079d0:	2308      	movs	r3, #8
 80079d2:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 80079d4:	687a      	ldr	r2, [r7, #4]
 80079d6:	697b      	ldr	r3, [r7, #20]
 80079d8:	212c      	movs	r1, #44	; 0x2c
 80079da:	fb01 f303 	mul.w	r3, r1, r3
 80079de:	4413      	add	r3, r2
 80079e0:	3361      	adds	r3, #97	; 0x61
 80079e2:	2205      	movs	r2, #5
 80079e4:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	697a      	ldr	r2, [r7, #20]
 80079ec:	b2d2      	uxtb	r2, r2
 80079ee:	4611      	mov	r1, r2
 80079f0:	4618      	mov	r0, r3
 80079f2:	f005 f99e 	bl	800cd32 <USB_HC_Halt>
}
 80079f6:	e22e      	b.n	8007e56 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80079f8:	697b      	ldr	r3, [r7, #20]
 80079fa:	015a      	lsls	r2, r3, #5
 80079fc:	69bb      	ldr	r3, [r7, #24]
 80079fe:	4413      	add	r3, r2
 8007a00:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007a04:	689b      	ldr	r3, [r3, #8]
 8007a06:	f003 0310 	and.w	r3, r3, #16
 8007a0a:	2b10      	cmp	r3, #16
 8007a0c:	d140      	bne.n	8007a90 <HCD_HC_OUT_IRQHandler+0x304>
    hhcd->hc[ch_num].ErrCnt = 0U;
 8007a0e:	687a      	ldr	r2, [r7, #4]
 8007a10:	697b      	ldr	r3, [r7, #20]
 8007a12:	212c      	movs	r1, #44	; 0x2c
 8007a14:	fb01 f303 	mul.w	r3, r1, r3
 8007a18:	4413      	add	r3, r2
 8007a1a:	335c      	adds	r3, #92	; 0x5c
 8007a1c:	2200      	movs	r2, #0
 8007a1e:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8007a20:	687a      	ldr	r2, [r7, #4]
 8007a22:	697b      	ldr	r3, [r7, #20]
 8007a24:	212c      	movs	r1, #44	; 0x2c
 8007a26:	fb01 f303 	mul.w	r3, r1, r3
 8007a2a:	4413      	add	r3, r2
 8007a2c:	3361      	adds	r3, #97	; 0x61
 8007a2e:	2203      	movs	r2, #3
 8007a30:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 8007a32:	687a      	ldr	r2, [r7, #4]
 8007a34:	697b      	ldr	r3, [r7, #20]
 8007a36:	212c      	movs	r1, #44	; 0x2c
 8007a38:	fb01 f303 	mul.w	r3, r1, r3
 8007a3c:	4413      	add	r3, r2
 8007a3e:	333d      	adds	r3, #61	; 0x3d
 8007a40:	781b      	ldrb	r3, [r3, #0]
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d112      	bne.n	8007a6c <HCD_HC_OUT_IRQHandler+0x2e0>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 8007a46:	687a      	ldr	r2, [r7, #4]
 8007a48:	697b      	ldr	r3, [r7, #20]
 8007a4a:	212c      	movs	r1, #44	; 0x2c
 8007a4c:	fb01 f303 	mul.w	r3, r1, r3
 8007a50:	4413      	add	r3, r2
 8007a52:	333c      	adds	r3, #60	; 0x3c
 8007a54:	781b      	ldrb	r3, [r3, #0]
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d108      	bne.n	8007a6c <HCD_HC_OUT_IRQHandler+0x2e0>
        hhcd->hc[ch_num].do_ping = 1U;
 8007a5a:	687a      	ldr	r2, [r7, #4]
 8007a5c:	697b      	ldr	r3, [r7, #20]
 8007a5e:	212c      	movs	r1, #44	; 0x2c
 8007a60:	fb01 f303 	mul.w	r3, r1, r3
 8007a64:	4413      	add	r3, r2
 8007a66:	333d      	adds	r3, #61	; 0x3d
 8007a68:	2201      	movs	r2, #1
 8007a6a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	697a      	ldr	r2, [r7, #20]
 8007a72:	b2d2      	uxtb	r2, r2
 8007a74:	4611      	mov	r1, r2
 8007a76:	4618      	mov	r0, r3
 8007a78:	f005 f95b 	bl	800cd32 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8007a7c:	697b      	ldr	r3, [r7, #20]
 8007a7e:	015a      	lsls	r2, r3, #5
 8007a80:	69bb      	ldr	r3, [r7, #24]
 8007a82:	4413      	add	r3, r2
 8007a84:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007a88:	461a      	mov	r2, r3
 8007a8a:	2310      	movs	r3, #16
 8007a8c:	6093      	str	r3, [r2, #8]
}
 8007a8e:	e1e2      	b.n	8007e56 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8007a90:	697b      	ldr	r3, [r7, #20]
 8007a92:	015a      	lsls	r2, r3, #5
 8007a94:	69bb      	ldr	r3, [r7, #24]
 8007a96:	4413      	add	r3, r2
 8007a98:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007a9c:	689b      	ldr	r3, [r3, #8]
 8007a9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007aa2:	2b80      	cmp	r3, #128	; 0x80
 8007aa4:	d164      	bne.n	8007b70 <HCD_HC_OUT_IRQHandler+0x3e4>
    if (hhcd->Init.dma_enable == 0U)
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	691b      	ldr	r3, [r3, #16]
 8007aaa:	2b00      	cmp	r3, #0
 8007aac:	d111      	bne.n	8007ad2 <HCD_HC_OUT_IRQHandler+0x346>
      hhcd->hc[ch_num].state = HC_XACTERR;
 8007aae:	687a      	ldr	r2, [r7, #4]
 8007ab0:	697b      	ldr	r3, [r7, #20]
 8007ab2:	212c      	movs	r1, #44	; 0x2c
 8007ab4:	fb01 f303 	mul.w	r3, r1, r3
 8007ab8:	4413      	add	r3, r2
 8007aba:	3361      	adds	r3, #97	; 0x61
 8007abc:	2206      	movs	r2, #6
 8007abe:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	697a      	ldr	r2, [r7, #20]
 8007ac6:	b2d2      	uxtb	r2, r2
 8007ac8:	4611      	mov	r1, r2
 8007aca:	4618      	mov	r0, r3
 8007acc:	f005 f931 	bl	800cd32 <USB_HC_Halt>
 8007ad0:	e044      	b.n	8007b5c <HCD_HC_OUT_IRQHandler+0x3d0>
      hhcd->hc[ch_num].ErrCnt++;
 8007ad2:	687a      	ldr	r2, [r7, #4]
 8007ad4:	697b      	ldr	r3, [r7, #20]
 8007ad6:	212c      	movs	r1, #44	; 0x2c
 8007ad8:	fb01 f303 	mul.w	r3, r1, r3
 8007adc:	4413      	add	r3, r2
 8007ade:	335c      	adds	r3, #92	; 0x5c
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	1c5a      	adds	r2, r3, #1
 8007ae4:	6879      	ldr	r1, [r7, #4]
 8007ae6:	697b      	ldr	r3, [r7, #20]
 8007ae8:	202c      	movs	r0, #44	; 0x2c
 8007aea:	fb00 f303 	mul.w	r3, r0, r3
 8007aee:	440b      	add	r3, r1
 8007af0:	335c      	adds	r3, #92	; 0x5c
 8007af2:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8007af4:	687a      	ldr	r2, [r7, #4]
 8007af6:	697b      	ldr	r3, [r7, #20]
 8007af8:	212c      	movs	r1, #44	; 0x2c
 8007afa:	fb01 f303 	mul.w	r3, r1, r3
 8007afe:	4413      	add	r3, r2
 8007b00:	335c      	adds	r3, #92	; 0x5c
 8007b02:	681b      	ldr	r3, [r3, #0]
 8007b04:	2b02      	cmp	r3, #2
 8007b06:	d920      	bls.n	8007b4a <HCD_HC_OUT_IRQHandler+0x3be>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8007b08:	687a      	ldr	r2, [r7, #4]
 8007b0a:	697b      	ldr	r3, [r7, #20]
 8007b0c:	212c      	movs	r1, #44	; 0x2c
 8007b0e:	fb01 f303 	mul.w	r3, r1, r3
 8007b12:	4413      	add	r3, r2
 8007b14:	335c      	adds	r3, #92	; 0x5c
 8007b16:	2200      	movs	r2, #0
 8007b18:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8007b1a:	687a      	ldr	r2, [r7, #4]
 8007b1c:	697b      	ldr	r3, [r7, #20]
 8007b1e:	212c      	movs	r1, #44	; 0x2c
 8007b20:	fb01 f303 	mul.w	r3, r1, r3
 8007b24:	4413      	add	r3, r2
 8007b26:	3360      	adds	r3, #96	; 0x60
 8007b28:	2204      	movs	r2, #4
 8007b2a:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8007b2c:	697b      	ldr	r3, [r7, #20]
 8007b2e:	b2d9      	uxtb	r1, r3
 8007b30:	687a      	ldr	r2, [r7, #4]
 8007b32:	697b      	ldr	r3, [r7, #20]
 8007b34:	202c      	movs	r0, #44	; 0x2c
 8007b36:	fb00 f303 	mul.w	r3, r0, r3
 8007b3a:	4413      	add	r3, r2
 8007b3c:	3360      	adds	r3, #96	; 0x60
 8007b3e:	781b      	ldrb	r3, [r3, #0]
 8007b40:	461a      	mov	r2, r3
 8007b42:	6878      	ldr	r0, [r7, #4]
 8007b44:	f007 f9e6 	bl	800ef14 <HAL_HCD_HC_NotifyURBChange_Callback>
 8007b48:	e008      	b.n	8007b5c <HCD_HC_OUT_IRQHandler+0x3d0>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8007b4a:	687a      	ldr	r2, [r7, #4]
 8007b4c:	697b      	ldr	r3, [r7, #20]
 8007b4e:	212c      	movs	r1, #44	; 0x2c
 8007b50:	fb01 f303 	mul.w	r3, r1, r3
 8007b54:	4413      	add	r3, r2
 8007b56:	3360      	adds	r3, #96	; 0x60
 8007b58:	2202      	movs	r2, #2
 8007b5a:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8007b5c:	697b      	ldr	r3, [r7, #20]
 8007b5e:	015a      	lsls	r2, r3, #5
 8007b60:	69bb      	ldr	r3, [r7, #24]
 8007b62:	4413      	add	r3, r2
 8007b64:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007b68:	461a      	mov	r2, r3
 8007b6a:	2380      	movs	r3, #128	; 0x80
 8007b6c:	6093      	str	r3, [r2, #8]
}
 8007b6e:	e172      	b.n	8007e56 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8007b70:	697b      	ldr	r3, [r7, #20]
 8007b72:	015a      	lsls	r2, r3, #5
 8007b74:	69bb      	ldr	r3, [r7, #24]
 8007b76:	4413      	add	r3, r2
 8007b78:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007b7c:	689b      	ldr	r3, [r3, #8]
 8007b7e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007b82:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007b86:	d11b      	bne.n	8007bc0 <HCD_HC_OUT_IRQHandler+0x434>
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8007b88:	687a      	ldr	r2, [r7, #4]
 8007b8a:	697b      	ldr	r3, [r7, #20]
 8007b8c:	212c      	movs	r1, #44	; 0x2c
 8007b8e:	fb01 f303 	mul.w	r3, r1, r3
 8007b92:	4413      	add	r3, r2
 8007b94:	3361      	adds	r3, #97	; 0x61
 8007b96:	2208      	movs	r2, #8
 8007b98:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	697a      	ldr	r2, [r7, #20]
 8007ba0:	b2d2      	uxtb	r2, r2
 8007ba2:	4611      	mov	r1, r2
 8007ba4:	4618      	mov	r0, r3
 8007ba6:	f005 f8c4 	bl	800cd32 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8007baa:	697b      	ldr	r3, [r7, #20]
 8007bac:	015a      	lsls	r2, r3, #5
 8007bae:	69bb      	ldr	r3, [r7, #24]
 8007bb0:	4413      	add	r3, r2
 8007bb2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007bb6:	461a      	mov	r2, r3
 8007bb8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007bbc:	6093      	str	r3, [r2, #8]
}
 8007bbe:	e14a      	b.n	8007e56 <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8007bc0:	697b      	ldr	r3, [r7, #20]
 8007bc2:	015a      	lsls	r2, r3, #5
 8007bc4:	69bb      	ldr	r3, [r7, #24]
 8007bc6:	4413      	add	r3, r2
 8007bc8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007bcc:	689b      	ldr	r3, [r3, #8]
 8007bce:	f003 0302 	and.w	r3, r3, #2
 8007bd2:	2b02      	cmp	r3, #2
 8007bd4:	f040 813f 	bne.w	8007e56 <HCD_HC_OUT_IRQHandler+0x6ca>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8007bd8:	687a      	ldr	r2, [r7, #4]
 8007bda:	697b      	ldr	r3, [r7, #20]
 8007bdc:	212c      	movs	r1, #44	; 0x2c
 8007bde:	fb01 f303 	mul.w	r3, r1, r3
 8007be2:	4413      	add	r3, r2
 8007be4:	3361      	adds	r3, #97	; 0x61
 8007be6:	781b      	ldrb	r3, [r3, #0]
 8007be8:	2b01      	cmp	r3, #1
 8007bea:	d17d      	bne.n	8007ce8 <HCD_HC_OUT_IRQHandler+0x55c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 8007bec:	687a      	ldr	r2, [r7, #4]
 8007bee:	697b      	ldr	r3, [r7, #20]
 8007bf0:	212c      	movs	r1, #44	; 0x2c
 8007bf2:	fb01 f303 	mul.w	r3, r1, r3
 8007bf6:	4413      	add	r3, r2
 8007bf8:	3360      	adds	r3, #96	; 0x60
 8007bfa:	2201      	movs	r2, #1
 8007bfc:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8007bfe:	687a      	ldr	r2, [r7, #4]
 8007c00:	697b      	ldr	r3, [r7, #20]
 8007c02:	212c      	movs	r1, #44	; 0x2c
 8007c04:	fb01 f303 	mul.w	r3, r1, r3
 8007c08:	4413      	add	r3, r2
 8007c0a:	333f      	adds	r3, #63	; 0x3f
 8007c0c:	781b      	ldrb	r3, [r3, #0]
 8007c0e:	2b02      	cmp	r3, #2
 8007c10:	d00a      	beq.n	8007c28 <HCD_HC_OUT_IRQHandler+0x49c>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 8007c12:	687a      	ldr	r2, [r7, #4]
 8007c14:	697b      	ldr	r3, [r7, #20]
 8007c16:	212c      	movs	r1, #44	; 0x2c
 8007c18:	fb01 f303 	mul.w	r3, r1, r3
 8007c1c:	4413      	add	r3, r2
 8007c1e:	333f      	adds	r3, #63	; 0x3f
 8007c20:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 8007c22:	2b03      	cmp	r3, #3
 8007c24:	f040 8100 	bne.w	8007e28 <HCD_HC_OUT_IRQHandler+0x69c>
        if (hhcd->Init.dma_enable == 0U)
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	691b      	ldr	r3, [r3, #16]
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	d113      	bne.n	8007c58 <HCD_HC_OUT_IRQHandler+0x4cc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 8007c30:	687a      	ldr	r2, [r7, #4]
 8007c32:	697b      	ldr	r3, [r7, #20]
 8007c34:	212c      	movs	r1, #44	; 0x2c
 8007c36:	fb01 f303 	mul.w	r3, r1, r3
 8007c3a:	4413      	add	r3, r2
 8007c3c:	3355      	adds	r3, #85	; 0x55
 8007c3e:	781b      	ldrb	r3, [r3, #0]
 8007c40:	f083 0301 	eor.w	r3, r3, #1
 8007c44:	b2d8      	uxtb	r0, r3
 8007c46:	687a      	ldr	r2, [r7, #4]
 8007c48:	697b      	ldr	r3, [r7, #20]
 8007c4a:	212c      	movs	r1, #44	; 0x2c
 8007c4c:	fb01 f303 	mul.w	r3, r1, r3
 8007c50:	4413      	add	r3, r2
 8007c52:	3355      	adds	r3, #85	; 0x55
 8007c54:	4602      	mov	r2, r0
 8007c56:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	691b      	ldr	r3, [r3, #16]
 8007c5c:	2b01      	cmp	r3, #1
 8007c5e:	f040 80e3 	bne.w	8007e28 <HCD_HC_OUT_IRQHandler+0x69c>
 8007c62:	687a      	ldr	r2, [r7, #4]
 8007c64:	697b      	ldr	r3, [r7, #20]
 8007c66:	212c      	movs	r1, #44	; 0x2c
 8007c68:	fb01 f303 	mul.w	r3, r1, r3
 8007c6c:	4413      	add	r3, r2
 8007c6e:	334c      	adds	r3, #76	; 0x4c
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	f000 80d8 	beq.w	8007e28 <HCD_HC_OUT_IRQHandler+0x69c>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 8007c78:	687a      	ldr	r2, [r7, #4]
 8007c7a:	697b      	ldr	r3, [r7, #20]
 8007c7c:	212c      	movs	r1, #44	; 0x2c
 8007c7e:	fb01 f303 	mul.w	r3, r1, r3
 8007c82:	4413      	add	r3, r2
 8007c84:	334c      	adds	r3, #76	; 0x4c
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	6879      	ldr	r1, [r7, #4]
 8007c8a:	697a      	ldr	r2, [r7, #20]
 8007c8c:	202c      	movs	r0, #44	; 0x2c
 8007c8e:	fb00 f202 	mul.w	r2, r0, r2
 8007c92:	440a      	add	r2, r1
 8007c94:	3240      	adds	r2, #64	; 0x40
 8007c96:	8812      	ldrh	r2, [r2, #0]
 8007c98:	4413      	add	r3, r2
 8007c9a:	3b01      	subs	r3, #1
 8007c9c:	6879      	ldr	r1, [r7, #4]
 8007c9e:	697a      	ldr	r2, [r7, #20]
 8007ca0:	202c      	movs	r0, #44	; 0x2c
 8007ca2:	fb00 f202 	mul.w	r2, r0, r2
 8007ca6:	440a      	add	r2, r1
 8007ca8:	3240      	adds	r2, #64	; 0x40
 8007caa:	8812      	ldrh	r2, [r2, #0]
 8007cac:	fbb3 f3f2 	udiv	r3, r3, r2
 8007cb0:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	f003 0301 	and.w	r3, r3, #1
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	f000 80b5 	beq.w	8007e28 <HCD_HC_OUT_IRQHandler+0x69c>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 8007cbe:	687a      	ldr	r2, [r7, #4]
 8007cc0:	697b      	ldr	r3, [r7, #20]
 8007cc2:	212c      	movs	r1, #44	; 0x2c
 8007cc4:	fb01 f303 	mul.w	r3, r1, r3
 8007cc8:	4413      	add	r3, r2
 8007cca:	3355      	adds	r3, #85	; 0x55
 8007ccc:	781b      	ldrb	r3, [r3, #0]
 8007cce:	f083 0301 	eor.w	r3, r3, #1
 8007cd2:	b2d8      	uxtb	r0, r3
 8007cd4:	687a      	ldr	r2, [r7, #4]
 8007cd6:	697b      	ldr	r3, [r7, #20]
 8007cd8:	212c      	movs	r1, #44	; 0x2c
 8007cda:	fb01 f303 	mul.w	r3, r1, r3
 8007cde:	4413      	add	r3, r2
 8007ce0:	3355      	adds	r3, #85	; 0x55
 8007ce2:	4602      	mov	r2, r0
 8007ce4:	701a      	strb	r2, [r3, #0]
 8007ce6:	e09f      	b.n	8007e28 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8007ce8:	687a      	ldr	r2, [r7, #4]
 8007cea:	697b      	ldr	r3, [r7, #20]
 8007cec:	212c      	movs	r1, #44	; 0x2c
 8007cee:	fb01 f303 	mul.w	r3, r1, r3
 8007cf2:	4413      	add	r3, r2
 8007cf4:	3361      	adds	r3, #97	; 0x61
 8007cf6:	781b      	ldrb	r3, [r3, #0]
 8007cf8:	2b03      	cmp	r3, #3
 8007cfa:	d109      	bne.n	8007d10 <HCD_HC_OUT_IRQHandler+0x584>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8007cfc:	687a      	ldr	r2, [r7, #4]
 8007cfe:	697b      	ldr	r3, [r7, #20]
 8007d00:	212c      	movs	r1, #44	; 0x2c
 8007d02:	fb01 f303 	mul.w	r3, r1, r3
 8007d06:	4413      	add	r3, r2
 8007d08:	3360      	adds	r3, #96	; 0x60
 8007d0a:	2202      	movs	r2, #2
 8007d0c:	701a      	strb	r2, [r3, #0]
 8007d0e:	e08b      	b.n	8007e28 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 8007d10:	687a      	ldr	r2, [r7, #4]
 8007d12:	697b      	ldr	r3, [r7, #20]
 8007d14:	212c      	movs	r1, #44	; 0x2c
 8007d16:	fb01 f303 	mul.w	r3, r1, r3
 8007d1a:	4413      	add	r3, r2
 8007d1c:	3361      	adds	r3, #97	; 0x61
 8007d1e:	781b      	ldrb	r3, [r3, #0]
 8007d20:	2b04      	cmp	r3, #4
 8007d22:	d109      	bne.n	8007d38 <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8007d24:	687a      	ldr	r2, [r7, #4]
 8007d26:	697b      	ldr	r3, [r7, #20]
 8007d28:	212c      	movs	r1, #44	; 0x2c
 8007d2a:	fb01 f303 	mul.w	r3, r1, r3
 8007d2e:	4413      	add	r3, r2
 8007d30:	3360      	adds	r3, #96	; 0x60
 8007d32:	2202      	movs	r2, #2
 8007d34:	701a      	strb	r2, [r3, #0]
 8007d36:	e077      	b.n	8007e28 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8007d38:	687a      	ldr	r2, [r7, #4]
 8007d3a:	697b      	ldr	r3, [r7, #20]
 8007d3c:	212c      	movs	r1, #44	; 0x2c
 8007d3e:	fb01 f303 	mul.w	r3, r1, r3
 8007d42:	4413      	add	r3, r2
 8007d44:	3361      	adds	r3, #97	; 0x61
 8007d46:	781b      	ldrb	r3, [r3, #0]
 8007d48:	2b05      	cmp	r3, #5
 8007d4a:	d109      	bne.n	8007d60 <HCD_HC_OUT_IRQHandler+0x5d4>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8007d4c:	687a      	ldr	r2, [r7, #4]
 8007d4e:	697b      	ldr	r3, [r7, #20]
 8007d50:	212c      	movs	r1, #44	; 0x2c
 8007d52:	fb01 f303 	mul.w	r3, r1, r3
 8007d56:	4413      	add	r3, r2
 8007d58:	3360      	adds	r3, #96	; 0x60
 8007d5a:	2205      	movs	r2, #5
 8007d5c:	701a      	strb	r2, [r3, #0]
 8007d5e:	e063      	b.n	8007e28 <HCD_HC_OUT_IRQHandler+0x69c>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8007d60:	687a      	ldr	r2, [r7, #4]
 8007d62:	697b      	ldr	r3, [r7, #20]
 8007d64:	212c      	movs	r1, #44	; 0x2c
 8007d66:	fb01 f303 	mul.w	r3, r1, r3
 8007d6a:	4413      	add	r3, r2
 8007d6c:	3361      	adds	r3, #97	; 0x61
 8007d6e:	781b      	ldrb	r3, [r3, #0]
 8007d70:	2b06      	cmp	r3, #6
 8007d72:	d009      	beq.n	8007d88 <HCD_HC_OUT_IRQHandler+0x5fc>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8007d74:	687a      	ldr	r2, [r7, #4]
 8007d76:	697b      	ldr	r3, [r7, #20]
 8007d78:	212c      	movs	r1, #44	; 0x2c
 8007d7a:	fb01 f303 	mul.w	r3, r1, r3
 8007d7e:	4413      	add	r3, r2
 8007d80:	3361      	adds	r3, #97	; 0x61
 8007d82:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8007d84:	2b08      	cmp	r3, #8
 8007d86:	d14f      	bne.n	8007e28 <HCD_HC_OUT_IRQHandler+0x69c>
      hhcd->hc[ch_num].ErrCnt++;
 8007d88:	687a      	ldr	r2, [r7, #4]
 8007d8a:	697b      	ldr	r3, [r7, #20]
 8007d8c:	212c      	movs	r1, #44	; 0x2c
 8007d8e:	fb01 f303 	mul.w	r3, r1, r3
 8007d92:	4413      	add	r3, r2
 8007d94:	335c      	adds	r3, #92	; 0x5c
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	1c5a      	adds	r2, r3, #1
 8007d9a:	6879      	ldr	r1, [r7, #4]
 8007d9c:	697b      	ldr	r3, [r7, #20]
 8007d9e:	202c      	movs	r0, #44	; 0x2c
 8007da0:	fb00 f303 	mul.w	r3, r0, r3
 8007da4:	440b      	add	r3, r1
 8007da6:	335c      	adds	r3, #92	; 0x5c
 8007da8:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8007daa:	687a      	ldr	r2, [r7, #4]
 8007dac:	697b      	ldr	r3, [r7, #20]
 8007dae:	212c      	movs	r1, #44	; 0x2c
 8007db0:	fb01 f303 	mul.w	r3, r1, r3
 8007db4:	4413      	add	r3, r2
 8007db6:	335c      	adds	r3, #92	; 0x5c
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	2b02      	cmp	r3, #2
 8007dbc:	d912      	bls.n	8007de4 <HCD_HC_OUT_IRQHandler+0x658>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8007dbe:	687a      	ldr	r2, [r7, #4]
 8007dc0:	697b      	ldr	r3, [r7, #20]
 8007dc2:	212c      	movs	r1, #44	; 0x2c
 8007dc4:	fb01 f303 	mul.w	r3, r1, r3
 8007dc8:	4413      	add	r3, r2
 8007dca:	335c      	adds	r3, #92	; 0x5c
 8007dcc:	2200      	movs	r2, #0
 8007dce:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8007dd0:	687a      	ldr	r2, [r7, #4]
 8007dd2:	697b      	ldr	r3, [r7, #20]
 8007dd4:	212c      	movs	r1, #44	; 0x2c
 8007dd6:	fb01 f303 	mul.w	r3, r1, r3
 8007dda:	4413      	add	r3, r2
 8007ddc:	3360      	adds	r3, #96	; 0x60
 8007dde:	2204      	movs	r2, #4
 8007de0:	701a      	strb	r2, [r3, #0]
 8007de2:	e021      	b.n	8007e28 <HCD_HC_OUT_IRQHandler+0x69c>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8007de4:	687a      	ldr	r2, [r7, #4]
 8007de6:	697b      	ldr	r3, [r7, #20]
 8007de8:	212c      	movs	r1, #44	; 0x2c
 8007dea:	fb01 f303 	mul.w	r3, r1, r3
 8007dee:	4413      	add	r3, r2
 8007df0:	3360      	adds	r3, #96	; 0x60
 8007df2:	2202      	movs	r2, #2
 8007df4:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8007df6:	697b      	ldr	r3, [r7, #20]
 8007df8:	015a      	lsls	r2, r3, #5
 8007dfa:	69bb      	ldr	r3, [r7, #24]
 8007dfc:	4413      	add	r3, r2
 8007dfe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007e06:	693b      	ldr	r3, [r7, #16]
 8007e08:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8007e0c:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007e0e:	693b      	ldr	r3, [r7, #16]
 8007e10:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007e14:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8007e16:	697b      	ldr	r3, [r7, #20]
 8007e18:	015a      	lsls	r2, r3, #5
 8007e1a:	69bb      	ldr	r3, [r7, #24]
 8007e1c:	4413      	add	r3, r2
 8007e1e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007e22:	461a      	mov	r2, r3
 8007e24:	693b      	ldr	r3, [r7, #16]
 8007e26:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8007e28:	697b      	ldr	r3, [r7, #20]
 8007e2a:	015a      	lsls	r2, r3, #5
 8007e2c:	69bb      	ldr	r3, [r7, #24]
 8007e2e:	4413      	add	r3, r2
 8007e30:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007e34:	461a      	mov	r2, r3
 8007e36:	2302      	movs	r3, #2
 8007e38:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8007e3a:	697b      	ldr	r3, [r7, #20]
 8007e3c:	b2d9      	uxtb	r1, r3
 8007e3e:	687a      	ldr	r2, [r7, #4]
 8007e40:	697b      	ldr	r3, [r7, #20]
 8007e42:	202c      	movs	r0, #44	; 0x2c
 8007e44:	fb00 f303 	mul.w	r3, r0, r3
 8007e48:	4413      	add	r3, r2
 8007e4a:	3360      	adds	r3, #96	; 0x60
 8007e4c:	781b      	ldrb	r3, [r3, #0]
 8007e4e:	461a      	mov	r2, r3
 8007e50:	6878      	ldr	r0, [r7, #4]
 8007e52:	f007 f85f 	bl	800ef14 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 8007e56:	bf00      	nop
 8007e58:	3720      	adds	r7, #32
 8007e5a:	46bd      	mov	sp, r7
 8007e5c:	bd80      	pop	{r7, pc}

08007e5e <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8007e5e:	b580      	push	{r7, lr}
 8007e60:	b08a      	sub	sp, #40	; 0x28
 8007e62:	af00      	add	r7, sp, #0
 8007e64:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007e6e:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	6a1b      	ldr	r3, [r3, #32]
 8007e76:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8007e78:	69fb      	ldr	r3, [r7, #28]
 8007e7a:	f003 030f 	and.w	r3, r3, #15
 8007e7e:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8007e80:	69fb      	ldr	r3, [r7, #28]
 8007e82:	0c5b      	lsrs	r3, r3, #17
 8007e84:	f003 030f 	and.w	r3, r3, #15
 8007e88:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8007e8a:	69fb      	ldr	r3, [r7, #28]
 8007e8c:	091b      	lsrs	r3, r3, #4
 8007e8e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007e92:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8007e94:	697b      	ldr	r3, [r7, #20]
 8007e96:	2b02      	cmp	r3, #2
 8007e98:	d004      	beq.n	8007ea4 <HCD_RXQLVL_IRQHandler+0x46>
 8007e9a:	697b      	ldr	r3, [r7, #20]
 8007e9c:	2b05      	cmp	r3, #5
 8007e9e:	f000 80a9 	beq.w	8007ff4 <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8007ea2:	e0aa      	b.n	8007ffa <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 8007ea4:	693b      	ldr	r3, [r7, #16]
 8007ea6:	2b00      	cmp	r3, #0
 8007ea8:	f000 80a6 	beq.w	8007ff8 <HCD_RXQLVL_IRQHandler+0x19a>
 8007eac:	687a      	ldr	r2, [r7, #4]
 8007eae:	69bb      	ldr	r3, [r7, #24]
 8007eb0:	212c      	movs	r1, #44	; 0x2c
 8007eb2:	fb01 f303 	mul.w	r3, r1, r3
 8007eb6:	4413      	add	r3, r2
 8007eb8:	3344      	adds	r3, #68	; 0x44
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	f000 809b 	beq.w	8007ff8 <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 8007ec2:	687a      	ldr	r2, [r7, #4]
 8007ec4:	69bb      	ldr	r3, [r7, #24]
 8007ec6:	212c      	movs	r1, #44	; 0x2c
 8007ec8:	fb01 f303 	mul.w	r3, r1, r3
 8007ecc:	4413      	add	r3, r2
 8007ece:	3350      	adds	r3, #80	; 0x50
 8007ed0:	681a      	ldr	r2, [r3, #0]
 8007ed2:	693b      	ldr	r3, [r7, #16]
 8007ed4:	441a      	add	r2, r3
 8007ed6:	6879      	ldr	r1, [r7, #4]
 8007ed8:	69bb      	ldr	r3, [r7, #24]
 8007eda:	202c      	movs	r0, #44	; 0x2c
 8007edc:	fb00 f303 	mul.w	r3, r0, r3
 8007ee0:	440b      	add	r3, r1
 8007ee2:	334c      	adds	r3, #76	; 0x4c
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	429a      	cmp	r2, r3
 8007ee8:	d87a      	bhi.n	8007fe0 <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	6818      	ldr	r0, [r3, #0]
 8007eee:	687a      	ldr	r2, [r7, #4]
 8007ef0:	69bb      	ldr	r3, [r7, #24]
 8007ef2:	212c      	movs	r1, #44	; 0x2c
 8007ef4:	fb01 f303 	mul.w	r3, r1, r3
 8007ef8:	4413      	add	r3, r2
 8007efa:	3344      	adds	r3, #68	; 0x44
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	693a      	ldr	r2, [r7, #16]
 8007f00:	b292      	uxth	r2, r2
 8007f02:	4619      	mov	r1, r3
 8007f04:	f004 fa6c 	bl	800c3e0 <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 8007f08:	687a      	ldr	r2, [r7, #4]
 8007f0a:	69bb      	ldr	r3, [r7, #24]
 8007f0c:	212c      	movs	r1, #44	; 0x2c
 8007f0e:	fb01 f303 	mul.w	r3, r1, r3
 8007f12:	4413      	add	r3, r2
 8007f14:	3344      	adds	r3, #68	; 0x44
 8007f16:	681a      	ldr	r2, [r3, #0]
 8007f18:	693b      	ldr	r3, [r7, #16]
 8007f1a:	441a      	add	r2, r3
 8007f1c:	6879      	ldr	r1, [r7, #4]
 8007f1e:	69bb      	ldr	r3, [r7, #24]
 8007f20:	202c      	movs	r0, #44	; 0x2c
 8007f22:	fb00 f303 	mul.w	r3, r0, r3
 8007f26:	440b      	add	r3, r1
 8007f28:	3344      	adds	r3, #68	; 0x44
 8007f2a:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 8007f2c:	687a      	ldr	r2, [r7, #4]
 8007f2e:	69bb      	ldr	r3, [r7, #24]
 8007f30:	212c      	movs	r1, #44	; 0x2c
 8007f32:	fb01 f303 	mul.w	r3, r1, r3
 8007f36:	4413      	add	r3, r2
 8007f38:	3350      	adds	r3, #80	; 0x50
 8007f3a:	681a      	ldr	r2, [r3, #0]
 8007f3c:	693b      	ldr	r3, [r7, #16]
 8007f3e:	441a      	add	r2, r3
 8007f40:	6879      	ldr	r1, [r7, #4]
 8007f42:	69bb      	ldr	r3, [r7, #24]
 8007f44:	202c      	movs	r0, #44	; 0x2c
 8007f46:	fb00 f303 	mul.w	r3, r0, r3
 8007f4a:	440b      	add	r3, r1
 8007f4c:	3350      	adds	r3, #80	; 0x50
 8007f4e:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8007f50:	69bb      	ldr	r3, [r7, #24]
 8007f52:	015a      	lsls	r2, r3, #5
 8007f54:	6a3b      	ldr	r3, [r7, #32]
 8007f56:	4413      	add	r3, r2
 8007f58:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007f5c:	691b      	ldr	r3, [r3, #16]
 8007f5e:	0cdb      	lsrs	r3, r3, #19
 8007f60:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007f64:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8007f66:	687a      	ldr	r2, [r7, #4]
 8007f68:	69bb      	ldr	r3, [r7, #24]
 8007f6a:	212c      	movs	r1, #44	; 0x2c
 8007f6c:	fb01 f303 	mul.w	r3, r1, r3
 8007f70:	4413      	add	r3, r2
 8007f72:	3340      	adds	r3, #64	; 0x40
 8007f74:	881b      	ldrh	r3, [r3, #0]
 8007f76:	461a      	mov	r2, r3
 8007f78:	693b      	ldr	r3, [r7, #16]
 8007f7a:	4293      	cmp	r3, r2
 8007f7c:	d13c      	bne.n	8007ff8 <HCD_RXQLVL_IRQHandler+0x19a>
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	2b00      	cmp	r3, #0
 8007f82:	d039      	beq.n	8007ff8 <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 8007f84:	69bb      	ldr	r3, [r7, #24]
 8007f86:	015a      	lsls	r2, r3, #5
 8007f88:	6a3b      	ldr	r3, [r7, #32]
 8007f8a:	4413      	add	r3, r2
 8007f8c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007f90:	681b      	ldr	r3, [r3, #0]
 8007f92:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8007f94:	68bb      	ldr	r3, [r7, #8]
 8007f96:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8007f9a:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8007f9c:	68bb      	ldr	r3, [r7, #8]
 8007f9e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007fa2:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 8007fa4:	69bb      	ldr	r3, [r7, #24]
 8007fa6:	015a      	lsls	r2, r3, #5
 8007fa8:	6a3b      	ldr	r3, [r7, #32]
 8007faa:	4413      	add	r3, r2
 8007fac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8007fb0:	461a      	mov	r2, r3
 8007fb2:	68bb      	ldr	r3, [r7, #8]
 8007fb4:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 8007fb6:	687a      	ldr	r2, [r7, #4]
 8007fb8:	69bb      	ldr	r3, [r7, #24]
 8007fba:	212c      	movs	r1, #44	; 0x2c
 8007fbc:	fb01 f303 	mul.w	r3, r1, r3
 8007fc0:	4413      	add	r3, r2
 8007fc2:	3354      	adds	r3, #84	; 0x54
 8007fc4:	781b      	ldrb	r3, [r3, #0]
 8007fc6:	f083 0301 	eor.w	r3, r3, #1
 8007fca:	b2d8      	uxtb	r0, r3
 8007fcc:	687a      	ldr	r2, [r7, #4]
 8007fce:	69bb      	ldr	r3, [r7, #24]
 8007fd0:	212c      	movs	r1, #44	; 0x2c
 8007fd2:	fb01 f303 	mul.w	r3, r1, r3
 8007fd6:	4413      	add	r3, r2
 8007fd8:	3354      	adds	r3, #84	; 0x54
 8007fda:	4602      	mov	r2, r0
 8007fdc:	701a      	strb	r2, [r3, #0]
      break;
 8007fde:	e00b      	b.n	8007ff8 <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 8007fe0:	687a      	ldr	r2, [r7, #4]
 8007fe2:	69bb      	ldr	r3, [r7, #24]
 8007fe4:	212c      	movs	r1, #44	; 0x2c
 8007fe6:	fb01 f303 	mul.w	r3, r1, r3
 8007fea:	4413      	add	r3, r2
 8007fec:	3360      	adds	r3, #96	; 0x60
 8007fee:	2204      	movs	r2, #4
 8007ff0:	701a      	strb	r2, [r3, #0]
      break;
 8007ff2:	e001      	b.n	8007ff8 <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 8007ff4:	bf00      	nop
 8007ff6:	e000      	b.n	8007ffa <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 8007ff8:	bf00      	nop
  }
}
 8007ffa:	bf00      	nop
 8007ffc:	3728      	adds	r7, #40	; 0x28
 8007ffe:	46bd      	mov	sp, r7
 8008000:	bd80      	pop	{r7, pc}

08008002 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8008002:	b580      	push	{r7, lr}
 8008004:	b086      	sub	sp, #24
 8008006:	af00      	add	r7, sp, #0
 8008008:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008010:	697b      	ldr	r3, [r7, #20]
 8008012:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8008014:	693b      	ldr	r3, [r7, #16]
 8008016:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 800801e:	693b      	ldr	r3, [r7, #16]
 8008020:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8008028:	68bb      	ldr	r3, [r7, #8]
 800802a:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800802e:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	f003 0302 	and.w	r3, r3, #2
 8008036:	2b02      	cmp	r3, #2
 8008038:	d10b      	bne.n	8008052 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	f003 0301 	and.w	r3, r3, #1
 8008040:	2b01      	cmp	r3, #1
 8008042:	d102      	bne.n	800804a <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8008044:	6878      	ldr	r0, [r7, #4]
 8008046:	f006 ff49 	bl	800eedc <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 800804a:	68bb      	ldr	r3, [r7, #8]
 800804c:	f043 0302 	orr.w	r3, r3, #2
 8008050:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	f003 0308 	and.w	r3, r3, #8
 8008058:	2b08      	cmp	r3, #8
 800805a:	d132      	bne.n	80080c2 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 800805c:	68bb      	ldr	r3, [r7, #8]
 800805e:	f043 0308 	orr.w	r3, r3, #8
 8008062:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	f003 0304 	and.w	r3, r3, #4
 800806a:	2b04      	cmp	r3, #4
 800806c:	d126      	bne.n	80080bc <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	699b      	ldr	r3, [r3, #24]
 8008072:	2b02      	cmp	r3, #2
 8008074:	d113      	bne.n	800809e <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 800807c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8008080:	d106      	bne.n	8008090 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	2102      	movs	r1, #2
 8008088:	4618      	mov	r0, r3
 800808a:	f004 fb17 	bl	800c6bc <USB_InitFSLSPClkSel>
 800808e:	e011      	b.n	80080b4 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	2101      	movs	r1, #1
 8008096:	4618      	mov	r0, r3
 8008098:	f004 fb10 	bl	800c6bc <USB_InitFSLSPClkSel>
 800809c:	e00a      	b.n	80080b4 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	68db      	ldr	r3, [r3, #12]
 80080a2:	2b01      	cmp	r3, #1
 80080a4:	d106      	bne.n	80080b4 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 80080a6:	693b      	ldr	r3, [r7, #16]
 80080a8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80080ac:	461a      	mov	r2, r3
 80080ae:	f64e 2360 	movw	r3, #60000	; 0xea60
 80080b2:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 80080b4:	6878      	ldr	r0, [r7, #4]
 80080b6:	f006 ff3b 	bl	800ef30 <HAL_HCD_PortEnabled_Callback>
 80080ba:	e002      	b.n	80080c2 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 80080bc:	6878      	ldr	r0, [r7, #4]
 80080be:	f006 ff45 	bl	800ef4c <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80080c2:	68fb      	ldr	r3, [r7, #12]
 80080c4:	f003 0320 	and.w	r3, r3, #32
 80080c8:	2b20      	cmp	r3, #32
 80080ca:	d103      	bne.n	80080d4 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 80080cc:	68bb      	ldr	r3, [r7, #8]
 80080ce:	f043 0320 	orr.w	r3, r3, #32
 80080d2:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80080d4:	693b      	ldr	r3, [r7, #16]
 80080d6:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80080da:	461a      	mov	r2, r3
 80080dc:	68bb      	ldr	r3, [r7, #8]
 80080de:	6013      	str	r3, [r2, #0]
}
 80080e0:	bf00      	nop
 80080e2:	3718      	adds	r7, #24
 80080e4:	46bd      	mov	sp, r7
 80080e6:	bd80      	pop	{r7, pc}

080080e8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80080e8:	b580      	push	{r7, lr}
 80080ea:	b084      	sub	sp, #16
 80080ec:	af00      	add	r7, sp, #0
 80080ee:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d101      	bne.n	80080fa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80080f6:	2301      	movs	r3, #1
 80080f8:	e12b      	b.n	8008352 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008100:	b2db      	uxtb	r3, r3
 8008102:	2b00      	cmp	r3, #0
 8008104:	d106      	bne.n	8008114 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	2200      	movs	r2, #0
 800810a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800810e:	6878      	ldr	r0, [r7, #4]
 8008110:	f7f9 fc04 	bl	800191c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	2224      	movs	r2, #36	; 0x24
 8008118:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	681a      	ldr	r2, [r3, #0]
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	f022 0201 	bic.w	r2, r2, #1
 800812a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	681a      	ldr	r2, [r3, #0]
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800813a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	681a      	ldr	r2, [r3, #0]
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800814a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800814c:	f002 fabc 	bl	800a6c8 <HAL_RCC_GetPCLK1Freq>
 8008150:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	685b      	ldr	r3, [r3, #4]
 8008156:	4a81      	ldr	r2, [pc, #516]	; (800835c <HAL_I2C_Init+0x274>)
 8008158:	4293      	cmp	r3, r2
 800815a:	d807      	bhi.n	800816c <HAL_I2C_Init+0x84>
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	4a80      	ldr	r2, [pc, #512]	; (8008360 <HAL_I2C_Init+0x278>)
 8008160:	4293      	cmp	r3, r2
 8008162:	bf94      	ite	ls
 8008164:	2301      	movls	r3, #1
 8008166:	2300      	movhi	r3, #0
 8008168:	b2db      	uxtb	r3, r3
 800816a:	e006      	b.n	800817a <HAL_I2C_Init+0x92>
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	4a7d      	ldr	r2, [pc, #500]	; (8008364 <HAL_I2C_Init+0x27c>)
 8008170:	4293      	cmp	r3, r2
 8008172:	bf94      	ite	ls
 8008174:	2301      	movls	r3, #1
 8008176:	2300      	movhi	r3, #0
 8008178:	b2db      	uxtb	r3, r3
 800817a:	2b00      	cmp	r3, #0
 800817c:	d001      	beq.n	8008182 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800817e:	2301      	movs	r3, #1
 8008180:	e0e7      	b.n	8008352 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	4a78      	ldr	r2, [pc, #480]	; (8008368 <HAL_I2C_Init+0x280>)
 8008186:	fba2 2303 	umull	r2, r3, r2, r3
 800818a:	0c9b      	lsrs	r3, r3, #18
 800818c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	681b      	ldr	r3, [r3, #0]
 8008192:	685b      	ldr	r3, [r3, #4]
 8008194:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	68ba      	ldr	r2, [r7, #8]
 800819e:	430a      	orrs	r2, r1
 80081a0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	6a1b      	ldr	r3, [r3, #32]
 80081a8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	685b      	ldr	r3, [r3, #4]
 80081b0:	4a6a      	ldr	r2, [pc, #424]	; (800835c <HAL_I2C_Init+0x274>)
 80081b2:	4293      	cmp	r3, r2
 80081b4:	d802      	bhi.n	80081bc <HAL_I2C_Init+0xd4>
 80081b6:	68bb      	ldr	r3, [r7, #8]
 80081b8:	3301      	adds	r3, #1
 80081ba:	e009      	b.n	80081d0 <HAL_I2C_Init+0xe8>
 80081bc:	68bb      	ldr	r3, [r7, #8]
 80081be:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80081c2:	fb02 f303 	mul.w	r3, r2, r3
 80081c6:	4a69      	ldr	r2, [pc, #420]	; (800836c <HAL_I2C_Init+0x284>)
 80081c8:	fba2 2303 	umull	r2, r3, r2, r3
 80081cc:	099b      	lsrs	r3, r3, #6
 80081ce:	3301      	adds	r3, #1
 80081d0:	687a      	ldr	r2, [r7, #4]
 80081d2:	6812      	ldr	r2, [r2, #0]
 80081d4:	430b      	orrs	r3, r1
 80081d6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	69db      	ldr	r3, [r3, #28]
 80081de:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80081e2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	685b      	ldr	r3, [r3, #4]
 80081ea:	495c      	ldr	r1, [pc, #368]	; (800835c <HAL_I2C_Init+0x274>)
 80081ec:	428b      	cmp	r3, r1
 80081ee:	d819      	bhi.n	8008224 <HAL_I2C_Init+0x13c>
 80081f0:	68fb      	ldr	r3, [r7, #12]
 80081f2:	1e59      	subs	r1, r3, #1
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	685b      	ldr	r3, [r3, #4]
 80081f8:	005b      	lsls	r3, r3, #1
 80081fa:	fbb1 f3f3 	udiv	r3, r1, r3
 80081fe:	1c59      	adds	r1, r3, #1
 8008200:	f640 73fc 	movw	r3, #4092	; 0xffc
 8008204:	400b      	ands	r3, r1
 8008206:	2b00      	cmp	r3, #0
 8008208:	d00a      	beq.n	8008220 <HAL_I2C_Init+0x138>
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	1e59      	subs	r1, r3, #1
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	685b      	ldr	r3, [r3, #4]
 8008212:	005b      	lsls	r3, r3, #1
 8008214:	fbb1 f3f3 	udiv	r3, r1, r3
 8008218:	3301      	adds	r3, #1
 800821a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800821e:	e051      	b.n	80082c4 <HAL_I2C_Init+0x1dc>
 8008220:	2304      	movs	r3, #4
 8008222:	e04f      	b.n	80082c4 <HAL_I2C_Init+0x1dc>
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	689b      	ldr	r3, [r3, #8]
 8008228:	2b00      	cmp	r3, #0
 800822a:	d111      	bne.n	8008250 <HAL_I2C_Init+0x168>
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	1e58      	subs	r0, r3, #1
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	6859      	ldr	r1, [r3, #4]
 8008234:	460b      	mov	r3, r1
 8008236:	005b      	lsls	r3, r3, #1
 8008238:	440b      	add	r3, r1
 800823a:	fbb0 f3f3 	udiv	r3, r0, r3
 800823e:	3301      	adds	r3, #1
 8008240:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008244:	2b00      	cmp	r3, #0
 8008246:	bf0c      	ite	eq
 8008248:	2301      	moveq	r3, #1
 800824a:	2300      	movne	r3, #0
 800824c:	b2db      	uxtb	r3, r3
 800824e:	e012      	b.n	8008276 <HAL_I2C_Init+0x18e>
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	1e58      	subs	r0, r3, #1
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	6859      	ldr	r1, [r3, #4]
 8008258:	460b      	mov	r3, r1
 800825a:	009b      	lsls	r3, r3, #2
 800825c:	440b      	add	r3, r1
 800825e:	0099      	lsls	r1, r3, #2
 8008260:	440b      	add	r3, r1
 8008262:	fbb0 f3f3 	udiv	r3, r0, r3
 8008266:	3301      	adds	r3, #1
 8008268:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800826c:	2b00      	cmp	r3, #0
 800826e:	bf0c      	ite	eq
 8008270:	2301      	moveq	r3, #1
 8008272:	2300      	movne	r3, #0
 8008274:	b2db      	uxtb	r3, r3
 8008276:	2b00      	cmp	r3, #0
 8008278:	d001      	beq.n	800827e <HAL_I2C_Init+0x196>
 800827a:	2301      	movs	r3, #1
 800827c:	e022      	b.n	80082c4 <HAL_I2C_Init+0x1dc>
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	689b      	ldr	r3, [r3, #8]
 8008282:	2b00      	cmp	r3, #0
 8008284:	d10e      	bne.n	80082a4 <HAL_I2C_Init+0x1bc>
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	1e58      	subs	r0, r3, #1
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	6859      	ldr	r1, [r3, #4]
 800828e:	460b      	mov	r3, r1
 8008290:	005b      	lsls	r3, r3, #1
 8008292:	440b      	add	r3, r1
 8008294:	fbb0 f3f3 	udiv	r3, r0, r3
 8008298:	3301      	adds	r3, #1
 800829a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800829e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80082a2:	e00f      	b.n	80082c4 <HAL_I2C_Init+0x1dc>
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	1e58      	subs	r0, r3, #1
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	6859      	ldr	r1, [r3, #4]
 80082ac:	460b      	mov	r3, r1
 80082ae:	009b      	lsls	r3, r3, #2
 80082b0:	440b      	add	r3, r1
 80082b2:	0099      	lsls	r1, r3, #2
 80082b4:	440b      	add	r3, r1
 80082b6:	fbb0 f3f3 	udiv	r3, r0, r3
 80082ba:	3301      	adds	r3, #1
 80082bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80082c0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80082c4:	6879      	ldr	r1, [r7, #4]
 80082c6:	6809      	ldr	r1, [r1, #0]
 80082c8:	4313      	orrs	r3, r2
 80082ca:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	69da      	ldr	r2, [r3, #28]
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	6a1b      	ldr	r3, [r3, #32]
 80082de:	431a      	orrs	r2, r3
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	681b      	ldr	r3, [r3, #0]
 80082e4:	430a      	orrs	r2, r1
 80082e6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	689b      	ldr	r3, [r3, #8]
 80082ee:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80082f2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80082f6:	687a      	ldr	r2, [r7, #4]
 80082f8:	6911      	ldr	r1, [r2, #16]
 80082fa:	687a      	ldr	r2, [r7, #4]
 80082fc:	68d2      	ldr	r2, [r2, #12]
 80082fe:	4311      	orrs	r1, r2
 8008300:	687a      	ldr	r2, [r7, #4]
 8008302:	6812      	ldr	r2, [r2, #0]
 8008304:	430b      	orrs	r3, r1
 8008306:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	681b      	ldr	r3, [r3, #0]
 800830c:	68db      	ldr	r3, [r3, #12]
 800830e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	695a      	ldr	r2, [r3, #20]
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	699b      	ldr	r3, [r3, #24]
 800831a:	431a      	orrs	r2, r3
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	430a      	orrs	r2, r1
 8008322:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	681a      	ldr	r2, [r3, #0]
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	f042 0201 	orr.w	r2, r2, #1
 8008332:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	2200      	movs	r2, #0
 8008338:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	2220      	movs	r2, #32
 800833e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	2200      	movs	r2, #0
 8008346:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	2200      	movs	r2, #0
 800834c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8008350:	2300      	movs	r3, #0
}
 8008352:	4618      	mov	r0, r3
 8008354:	3710      	adds	r7, #16
 8008356:	46bd      	mov	sp, r7
 8008358:	bd80      	pop	{r7, pc}
 800835a:	bf00      	nop
 800835c:	000186a0 	.word	0x000186a0
 8008360:	001e847f 	.word	0x001e847f
 8008364:	003d08ff 	.word	0x003d08ff
 8008368:	431bde83 	.word	0x431bde83
 800836c:	10624dd3 	.word	0x10624dd3

08008370 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8008370:	b580      	push	{r7, lr}
 8008372:	b082      	sub	sp, #8
 8008374:	af00      	add	r7, sp, #0
 8008376:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	2b00      	cmp	r3, #0
 800837c:	d101      	bne.n	8008382 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800837e:	2301      	movs	r3, #1
 8008380:	e021      	b.n	80083c6 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	2224      	movs	r2, #36	; 0x24
 8008386:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	681a      	ldr	r2, [r3, #0]
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	681b      	ldr	r3, [r3, #0]
 8008394:	f022 0201 	bic.w	r2, r2, #1
 8008398:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800839a:	6878      	ldr	r0, [r7, #4]
 800839c:	f7f9 fb06 	bl	80019ac <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	2200      	movs	r2, #0
 80083a4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	2200      	movs	r2, #0
 80083aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	2200      	movs	r2, #0
 80083b2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	2200      	movs	r2, #0
 80083b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	2200      	movs	r2, #0
 80083c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80083c4:	2300      	movs	r3, #0
}
 80083c6:	4618      	mov	r0, r3
 80083c8:	3708      	adds	r7, #8
 80083ca:	46bd      	mov	sp, r7
 80083cc:	bd80      	pop	{r7, pc}
	...

080083d0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80083d0:	b580      	push	{r7, lr}
 80083d2:	b088      	sub	sp, #32
 80083d4:	af02      	add	r7, sp, #8
 80083d6:	60f8      	str	r0, [r7, #12]
 80083d8:	4608      	mov	r0, r1
 80083da:	4611      	mov	r1, r2
 80083dc:	461a      	mov	r2, r3
 80083de:	4603      	mov	r3, r0
 80083e0:	817b      	strh	r3, [r7, #10]
 80083e2:	460b      	mov	r3, r1
 80083e4:	813b      	strh	r3, [r7, #8]
 80083e6:	4613      	mov	r3, r2
 80083e8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80083ea:	f7fd fa43 	bl	8005874 <HAL_GetTick>
 80083ee:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80083f6:	b2db      	uxtb	r3, r3
 80083f8:	2b20      	cmp	r3, #32
 80083fa:	f040 80d9 	bne.w	80085b0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80083fe:	697b      	ldr	r3, [r7, #20]
 8008400:	9300      	str	r3, [sp, #0]
 8008402:	2319      	movs	r3, #25
 8008404:	2201      	movs	r2, #1
 8008406:	496d      	ldr	r1, [pc, #436]	; (80085bc <HAL_I2C_Mem_Write+0x1ec>)
 8008408:	68f8      	ldr	r0, [r7, #12]
 800840a:	f000 fc8d 	bl	8008d28 <I2C_WaitOnFlagUntilTimeout>
 800840e:	4603      	mov	r3, r0
 8008410:	2b00      	cmp	r3, #0
 8008412:	d001      	beq.n	8008418 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8008414:	2302      	movs	r3, #2
 8008416:	e0cc      	b.n	80085b2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800841e:	2b01      	cmp	r3, #1
 8008420:	d101      	bne.n	8008426 <HAL_I2C_Mem_Write+0x56>
 8008422:	2302      	movs	r3, #2
 8008424:	e0c5      	b.n	80085b2 <HAL_I2C_Mem_Write+0x1e2>
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	2201      	movs	r2, #1
 800842a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	f003 0301 	and.w	r3, r3, #1
 8008438:	2b01      	cmp	r3, #1
 800843a:	d007      	beq.n	800844c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	681a      	ldr	r2, [r3, #0]
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	f042 0201 	orr.w	r2, r2, #1
 800844a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	681a      	ldr	r2, [r3, #0]
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800845a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	2221      	movs	r2, #33	; 0x21
 8008460:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	2240      	movs	r2, #64	; 0x40
 8008468:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	2200      	movs	r2, #0
 8008470:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	6a3a      	ldr	r2, [r7, #32]
 8008476:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800847c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008482:	b29a      	uxth	r2, r3
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	4a4d      	ldr	r2, [pc, #308]	; (80085c0 <HAL_I2C_Mem_Write+0x1f0>)
 800848c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800848e:	88f8      	ldrh	r0, [r7, #6]
 8008490:	893a      	ldrh	r2, [r7, #8]
 8008492:	8979      	ldrh	r1, [r7, #10]
 8008494:	697b      	ldr	r3, [r7, #20]
 8008496:	9301      	str	r3, [sp, #4]
 8008498:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800849a:	9300      	str	r3, [sp, #0]
 800849c:	4603      	mov	r3, r0
 800849e:	68f8      	ldr	r0, [r7, #12]
 80084a0:	f000 fac4 	bl	8008a2c <I2C_RequestMemoryWrite>
 80084a4:	4603      	mov	r3, r0
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d052      	beq.n	8008550 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80084aa:	2301      	movs	r3, #1
 80084ac:	e081      	b.n	80085b2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80084ae:	697a      	ldr	r2, [r7, #20]
 80084b0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80084b2:	68f8      	ldr	r0, [r7, #12]
 80084b4:	f000 fd0e 	bl	8008ed4 <I2C_WaitOnTXEFlagUntilTimeout>
 80084b8:	4603      	mov	r3, r0
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d00d      	beq.n	80084da <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084c2:	2b04      	cmp	r3, #4
 80084c4:	d107      	bne.n	80084d6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80084c6:	68fb      	ldr	r3, [r7, #12]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	681a      	ldr	r2, [r3, #0]
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80084d4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80084d6:	2301      	movs	r3, #1
 80084d8:	e06b      	b.n	80085b2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084de:	781a      	ldrb	r2, [r3, #0]
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084ea:	1c5a      	adds	r2, r3, #1
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80084f4:	3b01      	subs	r3, #1
 80084f6:	b29a      	uxth	r2, r3
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80084fc:	68fb      	ldr	r3, [r7, #12]
 80084fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008500:	b29b      	uxth	r3, r3
 8008502:	3b01      	subs	r3, #1
 8008504:	b29a      	uxth	r2, r3
 8008506:	68fb      	ldr	r3, [r7, #12]
 8008508:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	695b      	ldr	r3, [r3, #20]
 8008510:	f003 0304 	and.w	r3, r3, #4
 8008514:	2b04      	cmp	r3, #4
 8008516:	d11b      	bne.n	8008550 <HAL_I2C_Mem_Write+0x180>
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800851c:	2b00      	cmp	r3, #0
 800851e:	d017      	beq.n	8008550 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008524:	781a      	ldrb	r2, [r3, #0]
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008530:	1c5a      	adds	r2, r3, #1
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800853a:	3b01      	subs	r3, #1
 800853c:	b29a      	uxth	r2, r3
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008546:	b29b      	uxth	r3, r3
 8008548:	3b01      	subs	r3, #1
 800854a:	b29a      	uxth	r2, r3
 800854c:	68fb      	ldr	r3, [r7, #12]
 800854e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8008550:	68fb      	ldr	r3, [r7, #12]
 8008552:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008554:	2b00      	cmp	r3, #0
 8008556:	d1aa      	bne.n	80084ae <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008558:	697a      	ldr	r2, [r7, #20]
 800855a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800855c:	68f8      	ldr	r0, [r7, #12]
 800855e:	f000 fcfa 	bl	8008f56 <I2C_WaitOnBTFFlagUntilTimeout>
 8008562:	4603      	mov	r3, r0
 8008564:	2b00      	cmp	r3, #0
 8008566:	d00d      	beq.n	8008584 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800856c:	2b04      	cmp	r3, #4
 800856e:	d107      	bne.n	8008580 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008570:	68fb      	ldr	r3, [r7, #12]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	681a      	ldr	r2, [r3, #0]
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	681b      	ldr	r3, [r3, #0]
 800857a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800857e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8008580:	2301      	movs	r3, #1
 8008582:	e016      	b.n	80085b2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	681a      	ldr	r2, [r3, #0]
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008592:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	2220      	movs	r2, #32
 8008598:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	2200      	movs	r2, #0
 80085a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	2200      	movs	r2, #0
 80085a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80085ac:	2300      	movs	r3, #0
 80085ae:	e000      	b.n	80085b2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80085b0:	2302      	movs	r3, #2
  }
}
 80085b2:	4618      	mov	r0, r3
 80085b4:	3718      	adds	r7, #24
 80085b6:	46bd      	mov	sp, r7
 80085b8:	bd80      	pop	{r7, pc}
 80085ba:	bf00      	nop
 80085bc:	00100002 	.word	0x00100002
 80085c0:	ffff0000 	.word	0xffff0000

080085c4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80085c4:	b580      	push	{r7, lr}
 80085c6:	b08c      	sub	sp, #48	; 0x30
 80085c8:	af02      	add	r7, sp, #8
 80085ca:	60f8      	str	r0, [r7, #12]
 80085cc:	4608      	mov	r0, r1
 80085ce:	4611      	mov	r1, r2
 80085d0:	461a      	mov	r2, r3
 80085d2:	4603      	mov	r3, r0
 80085d4:	817b      	strh	r3, [r7, #10]
 80085d6:	460b      	mov	r3, r1
 80085d8:	813b      	strh	r3, [r7, #8]
 80085da:	4613      	mov	r3, r2
 80085dc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80085de:	f7fd f949 	bl	8005874 <HAL_GetTick>
 80085e2:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80085ea:	b2db      	uxtb	r3, r3
 80085ec:	2b20      	cmp	r3, #32
 80085ee:	f040 8208 	bne.w	8008a02 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80085f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085f4:	9300      	str	r3, [sp, #0]
 80085f6:	2319      	movs	r3, #25
 80085f8:	2201      	movs	r2, #1
 80085fa:	497b      	ldr	r1, [pc, #492]	; (80087e8 <HAL_I2C_Mem_Read+0x224>)
 80085fc:	68f8      	ldr	r0, [r7, #12]
 80085fe:	f000 fb93 	bl	8008d28 <I2C_WaitOnFlagUntilTimeout>
 8008602:	4603      	mov	r3, r0
 8008604:	2b00      	cmp	r3, #0
 8008606:	d001      	beq.n	800860c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8008608:	2302      	movs	r3, #2
 800860a:	e1fb      	b.n	8008a04 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008612:	2b01      	cmp	r3, #1
 8008614:	d101      	bne.n	800861a <HAL_I2C_Mem_Read+0x56>
 8008616:	2302      	movs	r3, #2
 8008618:	e1f4      	b.n	8008a04 <HAL_I2C_Mem_Read+0x440>
 800861a:	68fb      	ldr	r3, [r7, #12]
 800861c:	2201      	movs	r2, #1
 800861e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	f003 0301 	and.w	r3, r3, #1
 800862c:	2b01      	cmp	r3, #1
 800862e:	d007      	beq.n	8008640 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	681a      	ldr	r2, [r3, #0]
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	f042 0201 	orr.w	r2, r2, #1
 800863e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	681a      	ldr	r2, [r3, #0]
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800864e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	2222      	movs	r2, #34	; 0x22
 8008654:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	2240      	movs	r2, #64	; 0x40
 800865c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	2200      	movs	r2, #0
 8008664:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800866a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8008670:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008676:	b29a      	uxth	r2, r3
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800867c:	68fb      	ldr	r3, [r7, #12]
 800867e:	4a5b      	ldr	r2, [pc, #364]	; (80087ec <HAL_I2C_Mem_Read+0x228>)
 8008680:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008682:	88f8      	ldrh	r0, [r7, #6]
 8008684:	893a      	ldrh	r2, [r7, #8]
 8008686:	8979      	ldrh	r1, [r7, #10]
 8008688:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800868a:	9301      	str	r3, [sp, #4]
 800868c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800868e:	9300      	str	r3, [sp, #0]
 8008690:	4603      	mov	r3, r0
 8008692:	68f8      	ldr	r0, [r7, #12]
 8008694:	f000 fa60 	bl	8008b58 <I2C_RequestMemoryRead>
 8008698:	4603      	mov	r3, r0
 800869a:	2b00      	cmp	r3, #0
 800869c:	d001      	beq.n	80086a2 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800869e:	2301      	movs	r3, #1
 80086a0:	e1b0      	b.n	8008a04 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 80086a2:	68fb      	ldr	r3, [r7, #12]
 80086a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d113      	bne.n	80086d2 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80086aa:	2300      	movs	r3, #0
 80086ac:	623b      	str	r3, [r7, #32]
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	695b      	ldr	r3, [r3, #20]
 80086b4:	623b      	str	r3, [r7, #32]
 80086b6:	68fb      	ldr	r3, [r7, #12]
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	699b      	ldr	r3, [r3, #24]
 80086bc:	623b      	str	r3, [r7, #32]
 80086be:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80086c0:	68fb      	ldr	r3, [r7, #12]
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	681a      	ldr	r2, [r3, #0]
 80086c6:	68fb      	ldr	r3, [r7, #12]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80086ce:	601a      	str	r2, [r3, #0]
 80086d0:	e184      	b.n	80089dc <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80086d6:	2b01      	cmp	r3, #1
 80086d8:	d11b      	bne.n	8008712 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	681a      	ldr	r2, [r3, #0]
 80086e0:	68fb      	ldr	r3, [r7, #12]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80086e8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80086ea:	2300      	movs	r3, #0
 80086ec:	61fb      	str	r3, [r7, #28]
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	695b      	ldr	r3, [r3, #20]
 80086f4:	61fb      	str	r3, [r7, #28]
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	681b      	ldr	r3, [r3, #0]
 80086fa:	699b      	ldr	r3, [r3, #24]
 80086fc:	61fb      	str	r3, [r7, #28]
 80086fe:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	681a      	ldr	r2, [r3, #0]
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800870e:	601a      	str	r2, [r3, #0]
 8008710:	e164      	b.n	80089dc <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8008712:	68fb      	ldr	r3, [r7, #12]
 8008714:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008716:	2b02      	cmp	r3, #2
 8008718:	d11b      	bne.n	8008752 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	681a      	ldr	r2, [r3, #0]
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008728:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800872a:	68fb      	ldr	r3, [r7, #12]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	681a      	ldr	r2, [r3, #0]
 8008730:	68fb      	ldr	r3, [r7, #12]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008738:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800873a:	2300      	movs	r3, #0
 800873c:	61bb      	str	r3, [r7, #24]
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	695b      	ldr	r3, [r3, #20]
 8008744:	61bb      	str	r3, [r7, #24]
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	681b      	ldr	r3, [r3, #0]
 800874a:	699b      	ldr	r3, [r3, #24]
 800874c:	61bb      	str	r3, [r7, #24]
 800874e:	69bb      	ldr	r3, [r7, #24]
 8008750:	e144      	b.n	80089dc <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008752:	2300      	movs	r3, #0
 8008754:	617b      	str	r3, [r7, #20]
 8008756:	68fb      	ldr	r3, [r7, #12]
 8008758:	681b      	ldr	r3, [r3, #0]
 800875a:	695b      	ldr	r3, [r3, #20]
 800875c:	617b      	str	r3, [r7, #20]
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	699b      	ldr	r3, [r3, #24]
 8008764:	617b      	str	r3, [r7, #20]
 8008766:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8008768:	e138      	b.n	80089dc <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800876e:	2b03      	cmp	r3, #3
 8008770:	f200 80f1 	bhi.w	8008956 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008778:	2b01      	cmp	r3, #1
 800877a:	d123      	bne.n	80087c4 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800877c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800877e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008780:	68f8      	ldr	r0, [r7, #12]
 8008782:	f000 fc29 	bl	8008fd8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8008786:	4603      	mov	r3, r0
 8008788:	2b00      	cmp	r3, #0
 800878a:	d001      	beq.n	8008790 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 800878c:	2301      	movs	r3, #1
 800878e:	e139      	b.n	8008a04 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	681b      	ldr	r3, [r3, #0]
 8008794:	691a      	ldr	r2, [r3, #16]
 8008796:	68fb      	ldr	r3, [r7, #12]
 8008798:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800879a:	b2d2      	uxtb	r2, r2
 800879c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800879e:	68fb      	ldr	r3, [r7, #12]
 80087a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087a2:	1c5a      	adds	r2, r3, #1
 80087a4:	68fb      	ldr	r3, [r7, #12]
 80087a6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80087ac:	3b01      	subs	r3, #1
 80087ae:	b29a      	uxth	r2, r3
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80087b8:	b29b      	uxth	r3, r3
 80087ba:	3b01      	subs	r3, #1
 80087bc:	b29a      	uxth	r2, r3
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	855a      	strh	r2, [r3, #42]	; 0x2a
 80087c2:	e10b      	b.n	80089dc <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80087c8:	2b02      	cmp	r3, #2
 80087ca:	d14e      	bne.n	800886a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80087cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087ce:	9300      	str	r3, [sp, #0]
 80087d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087d2:	2200      	movs	r2, #0
 80087d4:	4906      	ldr	r1, [pc, #24]	; (80087f0 <HAL_I2C_Mem_Read+0x22c>)
 80087d6:	68f8      	ldr	r0, [r7, #12]
 80087d8:	f000 faa6 	bl	8008d28 <I2C_WaitOnFlagUntilTimeout>
 80087dc:	4603      	mov	r3, r0
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d008      	beq.n	80087f4 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80087e2:	2301      	movs	r3, #1
 80087e4:	e10e      	b.n	8008a04 <HAL_I2C_Mem_Read+0x440>
 80087e6:	bf00      	nop
 80087e8:	00100002 	.word	0x00100002
 80087ec:	ffff0000 	.word	0xffff0000
 80087f0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	681a      	ldr	r2, [r3, #0]
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008802:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	691a      	ldr	r2, [r3, #16]
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800880e:	b2d2      	uxtb	r2, r2
 8008810:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008816:	1c5a      	adds	r2, r3, #1
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008820:	3b01      	subs	r3, #1
 8008822:	b29a      	uxth	r2, r3
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800882c:	b29b      	uxth	r3, r3
 800882e:	3b01      	subs	r3, #1
 8008830:	b29a      	uxth	r2, r3
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008836:	68fb      	ldr	r3, [r7, #12]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	691a      	ldr	r2, [r3, #16]
 800883c:	68fb      	ldr	r3, [r7, #12]
 800883e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008840:	b2d2      	uxtb	r2, r2
 8008842:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008848:	1c5a      	adds	r2, r3, #1
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008852:	3b01      	subs	r3, #1
 8008854:	b29a      	uxth	r2, r3
 8008856:	68fb      	ldr	r3, [r7, #12]
 8008858:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800885e:	b29b      	uxth	r3, r3
 8008860:	3b01      	subs	r3, #1
 8008862:	b29a      	uxth	r2, r3
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	855a      	strh	r2, [r3, #42]	; 0x2a
 8008868:	e0b8      	b.n	80089dc <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800886a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800886c:	9300      	str	r3, [sp, #0]
 800886e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008870:	2200      	movs	r2, #0
 8008872:	4966      	ldr	r1, [pc, #408]	; (8008a0c <HAL_I2C_Mem_Read+0x448>)
 8008874:	68f8      	ldr	r0, [r7, #12]
 8008876:	f000 fa57 	bl	8008d28 <I2C_WaitOnFlagUntilTimeout>
 800887a:	4603      	mov	r3, r0
 800887c:	2b00      	cmp	r3, #0
 800887e:	d001      	beq.n	8008884 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8008880:	2301      	movs	r3, #1
 8008882:	e0bf      	b.n	8008a04 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	681a      	ldr	r2, [r3, #0]
 800888a:	68fb      	ldr	r3, [r7, #12]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008892:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	691a      	ldr	r2, [r3, #16]
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800889e:	b2d2      	uxtb	r2, r2
 80088a0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088a6:	1c5a      	adds	r2, r3, #1
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80088ac:	68fb      	ldr	r3, [r7, #12]
 80088ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80088b0:	3b01      	subs	r3, #1
 80088b2:	b29a      	uxth	r2, r3
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80088bc:	b29b      	uxth	r3, r3
 80088be:	3b01      	subs	r3, #1
 80088c0:	b29a      	uxth	r2, r3
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80088c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088c8:	9300      	str	r3, [sp, #0]
 80088ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088cc:	2200      	movs	r2, #0
 80088ce:	494f      	ldr	r1, [pc, #316]	; (8008a0c <HAL_I2C_Mem_Read+0x448>)
 80088d0:	68f8      	ldr	r0, [r7, #12]
 80088d2:	f000 fa29 	bl	8008d28 <I2C_WaitOnFlagUntilTimeout>
 80088d6:	4603      	mov	r3, r0
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d001      	beq.n	80088e0 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80088dc:	2301      	movs	r3, #1
 80088de:	e091      	b.n	8008a04 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	681a      	ldr	r2, [r3, #0]
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	681b      	ldr	r3, [r3, #0]
 80088ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80088ee:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	681b      	ldr	r3, [r3, #0]
 80088f4:	691a      	ldr	r2, [r3, #16]
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80088fa:	b2d2      	uxtb	r2, r2
 80088fc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008902:	1c5a      	adds	r2, r3, #1
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800890c:	3b01      	subs	r3, #1
 800890e:	b29a      	uxth	r2, r3
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008918:	b29b      	uxth	r3, r3
 800891a:	3b01      	subs	r3, #1
 800891c:	b29a      	uxth	r2, r3
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	691a      	ldr	r2, [r3, #16]
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800892c:	b2d2      	uxtb	r2, r2
 800892e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008934:	1c5a      	adds	r2, r3, #1
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800893e:	3b01      	subs	r3, #1
 8008940:	b29a      	uxth	r2, r3
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800894a:	b29b      	uxth	r3, r3
 800894c:	3b01      	subs	r3, #1
 800894e:	b29a      	uxth	r2, r3
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	855a      	strh	r2, [r3, #42]	; 0x2a
 8008954:	e042      	b.n	80089dc <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008956:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008958:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800895a:	68f8      	ldr	r0, [r7, #12]
 800895c:	f000 fb3c 	bl	8008fd8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8008960:	4603      	mov	r3, r0
 8008962:	2b00      	cmp	r3, #0
 8008964:	d001      	beq.n	800896a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8008966:	2301      	movs	r3, #1
 8008968:	e04c      	b.n	8008a04 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	691a      	ldr	r2, [r3, #16]
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008974:	b2d2      	uxtb	r2, r2
 8008976:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800897c:	1c5a      	adds	r2, r3, #1
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008986:	3b01      	subs	r3, #1
 8008988:	b29a      	uxth	r2, r3
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008992:	b29b      	uxth	r3, r3
 8008994:	3b01      	subs	r3, #1
 8008996:	b29a      	uxth	r2, r3
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	695b      	ldr	r3, [r3, #20]
 80089a2:	f003 0304 	and.w	r3, r3, #4
 80089a6:	2b04      	cmp	r3, #4
 80089a8:	d118      	bne.n	80089dc <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	691a      	ldr	r2, [r3, #16]
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089b4:	b2d2      	uxtb	r2, r2
 80089b6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089bc:	1c5a      	adds	r2, r3, #1
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80089c6:	3b01      	subs	r3, #1
 80089c8:	b29a      	uxth	r2, r3
 80089ca:	68fb      	ldr	r3, [r7, #12]
 80089cc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80089d2:	b29b      	uxth	r3, r3
 80089d4:	3b01      	subs	r3, #1
 80089d6:	b29a      	uxth	r2, r3
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	f47f aec2 	bne.w	800876a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	2220      	movs	r2, #32
 80089ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	2200      	movs	r2, #0
 80089f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	2200      	movs	r2, #0
 80089fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80089fe:	2300      	movs	r3, #0
 8008a00:	e000      	b.n	8008a04 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8008a02:	2302      	movs	r3, #2
  }
}
 8008a04:	4618      	mov	r0, r3
 8008a06:	3728      	adds	r7, #40	; 0x28
 8008a08:	46bd      	mov	sp, r7
 8008a0a:	bd80      	pop	{r7, pc}
 8008a0c:	00010004 	.word	0x00010004

08008a10 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8008a10:	b480      	push	{r7}
 8008a12:	b083      	sub	sp, #12
 8008a14:	af00      	add	r7, sp, #0
 8008a16:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008a1e:	b2db      	uxtb	r3, r3
}
 8008a20:	4618      	mov	r0, r3
 8008a22:	370c      	adds	r7, #12
 8008a24:	46bd      	mov	sp, r7
 8008a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a2a:	4770      	bx	lr

08008a2c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8008a2c:	b580      	push	{r7, lr}
 8008a2e:	b088      	sub	sp, #32
 8008a30:	af02      	add	r7, sp, #8
 8008a32:	60f8      	str	r0, [r7, #12]
 8008a34:	4608      	mov	r0, r1
 8008a36:	4611      	mov	r1, r2
 8008a38:	461a      	mov	r2, r3
 8008a3a:	4603      	mov	r3, r0
 8008a3c:	817b      	strh	r3, [r7, #10]
 8008a3e:	460b      	mov	r3, r1
 8008a40:	813b      	strh	r3, [r7, #8]
 8008a42:	4613      	mov	r3, r2
 8008a44:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008a46:	68fb      	ldr	r3, [r7, #12]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	681a      	ldr	r2, [r3, #0]
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	681b      	ldr	r3, [r3, #0]
 8008a50:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008a54:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008a56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a58:	9300      	str	r3, [sp, #0]
 8008a5a:	6a3b      	ldr	r3, [r7, #32]
 8008a5c:	2200      	movs	r2, #0
 8008a5e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8008a62:	68f8      	ldr	r0, [r7, #12]
 8008a64:	f000 f960 	bl	8008d28 <I2C_WaitOnFlagUntilTimeout>
 8008a68:	4603      	mov	r3, r0
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d00d      	beq.n	8008a8a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008a78:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008a7c:	d103      	bne.n	8008a86 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008a84:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8008a86:	2303      	movs	r3, #3
 8008a88:	e05f      	b.n	8008b4a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8008a8a:	897b      	ldrh	r3, [r7, #10]
 8008a8c:	b2db      	uxtb	r3, r3
 8008a8e:	461a      	mov	r2, r3
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8008a98:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008a9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008a9c:	6a3a      	ldr	r2, [r7, #32]
 8008a9e:	492d      	ldr	r1, [pc, #180]	; (8008b54 <I2C_RequestMemoryWrite+0x128>)
 8008aa0:	68f8      	ldr	r0, [r7, #12]
 8008aa2:	f000 f998 	bl	8008dd6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008aa6:	4603      	mov	r3, r0
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d001      	beq.n	8008ab0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8008aac:	2301      	movs	r3, #1
 8008aae:	e04c      	b.n	8008b4a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008ab0:	2300      	movs	r3, #0
 8008ab2:	617b      	str	r3, [r7, #20]
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	695b      	ldr	r3, [r3, #20]
 8008aba:	617b      	str	r3, [r7, #20]
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	699b      	ldr	r3, [r3, #24]
 8008ac2:	617b      	str	r3, [r7, #20]
 8008ac4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008ac6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008ac8:	6a39      	ldr	r1, [r7, #32]
 8008aca:	68f8      	ldr	r0, [r7, #12]
 8008acc:	f000 fa02 	bl	8008ed4 <I2C_WaitOnTXEFlagUntilTimeout>
 8008ad0:	4603      	mov	r3, r0
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d00d      	beq.n	8008af2 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008ad6:	68fb      	ldr	r3, [r7, #12]
 8008ad8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ada:	2b04      	cmp	r3, #4
 8008adc:	d107      	bne.n	8008aee <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	681a      	ldr	r2, [r3, #0]
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	681b      	ldr	r3, [r3, #0]
 8008ae8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008aec:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8008aee:	2301      	movs	r3, #1
 8008af0:	e02b      	b.n	8008b4a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008af2:	88fb      	ldrh	r3, [r7, #6]
 8008af4:	2b01      	cmp	r3, #1
 8008af6:	d105      	bne.n	8008b04 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008af8:	893b      	ldrh	r3, [r7, #8]
 8008afa:	b2da      	uxtb	r2, r3
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	611a      	str	r2, [r3, #16]
 8008b02:	e021      	b.n	8008b48 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8008b04:	893b      	ldrh	r3, [r7, #8]
 8008b06:	0a1b      	lsrs	r3, r3, #8
 8008b08:	b29b      	uxth	r3, r3
 8008b0a:	b2da      	uxtb	r2, r3
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008b12:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008b14:	6a39      	ldr	r1, [r7, #32]
 8008b16:	68f8      	ldr	r0, [r7, #12]
 8008b18:	f000 f9dc 	bl	8008ed4 <I2C_WaitOnTXEFlagUntilTimeout>
 8008b1c:	4603      	mov	r3, r0
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	d00d      	beq.n	8008b3e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b26:	2b04      	cmp	r3, #4
 8008b28:	d107      	bne.n	8008b3a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	681a      	ldr	r2, [r3, #0]
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008b38:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8008b3a:	2301      	movs	r3, #1
 8008b3c:	e005      	b.n	8008b4a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008b3e:	893b      	ldrh	r3, [r7, #8]
 8008b40:	b2da      	uxtb	r2, r3
 8008b42:	68fb      	ldr	r3, [r7, #12]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8008b48:	2300      	movs	r3, #0
}
 8008b4a:	4618      	mov	r0, r3
 8008b4c:	3718      	adds	r7, #24
 8008b4e:	46bd      	mov	sp, r7
 8008b50:	bd80      	pop	{r7, pc}
 8008b52:	bf00      	nop
 8008b54:	00010002 	.word	0x00010002

08008b58 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8008b58:	b580      	push	{r7, lr}
 8008b5a:	b088      	sub	sp, #32
 8008b5c:	af02      	add	r7, sp, #8
 8008b5e:	60f8      	str	r0, [r7, #12]
 8008b60:	4608      	mov	r0, r1
 8008b62:	4611      	mov	r1, r2
 8008b64:	461a      	mov	r2, r3
 8008b66:	4603      	mov	r3, r0
 8008b68:	817b      	strh	r3, [r7, #10]
 8008b6a:	460b      	mov	r3, r1
 8008b6c:	813b      	strh	r3, [r7, #8]
 8008b6e:	4613      	mov	r3, r2
 8008b70:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	681a      	ldr	r2, [r3, #0]
 8008b78:	68fb      	ldr	r3, [r7, #12]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008b80:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	681a      	ldr	r2, [r3, #0]
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008b90:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008b92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b94:	9300      	str	r3, [sp, #0]
 8008b96:	6a3b      	ldr	r3, [r7, #32]
 8008b98:	2200      	movs	r2, #0
 8008b9a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8008b9e:	68f8      	ldr	r0, [r7, #12]
 8008ba0:	f000 f8c2 	bl	8008d28 <I2C_WaitOnFlagUntilTimeout>
 8008ba4:	4603      	mov	r3, r0
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d00d      	beq.n	8008bc6 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008bb4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008bb8:	d103      	bne.n	8008bc2 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008bc0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8008bc2:	2303      	movs	r3, #3
 8008bc4:	e0aa      	b.n	8008d1c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8008bc6:	897b      	ldrh	r3, [r7, #10]
 8008bc8:	b2db      	uxtb	r3, r3
 8008bca:	461a      	mov	r2, r3
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8008bd4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008bd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008bd8:	6a3a      	ldr	r2, [r7, #32]
 8008bda:	4952      	ldr	r1, [pc, #328]	; (8008d24 <I2C_RequestMemoryRead+0x1cc>)
 8008bdc:	68f8      	ldr	r0, [r7, #12]
 8008bde:	f000 f8fa 	bl	8008dd6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008be2:	4603      	mov	r3, r0
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	d001      	beq.n	8008bec <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8008be8:	2301      	movs	r3, #1
 8008bea:	e097      	b.n	8008d1c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008bec:	2300      	movs	r3, #0
 8008bee:	617b      	str	r3, [r7, #20]
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	681b      	ldr	r3, [r3, #0]
 8008bf4:	695b      	ldr	r3, [r3, #20]
 8008bf6:	617b      	str	r3, [r7, #20]
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	699b      	ldr	r3, [r3, #24]
 8008bfe:	617b      	str	r3, [r7, #20]
 8008c00:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008c02:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008c04:	6a39      	ldr	r1, [r7, #32]
 8008c06:	68f8      	ldr	r0, [r7, #12]
 8008c08:	f000 f964 	bl	8008ed4 <I2C_WaitOnTXEFlagUntilTimeout>
 8008c0c:	4603      	mov	r3, r0
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d00d      	beq.n	8008c2e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c16:	2b04      	cmp	r3, #4
 8008c18:	d107      	bne.n	8008c2a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	681a      	ldr	r2, [r3, #0]
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008c28:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8008c2a:	2301      	movs	r3, #1
 8008c2c:	e076      	b.n	8008d1c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008c2e:	88fb      	ldrh	r3, [r7, #6]
 8008c30:	2b01      	cmp	r3, #1
 8008c32:	d105      	bne.n	8008c40 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008c34:	893b      	ldrh	r3, [r7, #8]
 8008c36:	b2da      	uxtb	r2, r3
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	611a      	str	r2, [r3, #16]
 8008c3e:	e021      	b.n	8008c84 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8008c40:	893b      	ldrh	r3, [r7, #8]
 8008c42:	0a1b      	lsrs	r3, r3, #8
 8008c44:	b29b      	uxth	r3, r3
 8008c46:	b2da      	uxtb	r2, r3
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008c4e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008c50:	6a39      	ldr	r1, [r7, #32]
 8008c52:	68f8      	ldr	r0, [r7, #12]
 8008c54:	f000 f93e 	bl	8008ed4 <I2C_WaitOnTXEFlagUntilTimeout>
 8008c58:	4603      	mov	r3, r0
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	d00d      	beq.n	8008c7a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008c5e:	68fb      	ldr	r3, [r7, #12]
 8008c60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c62:	2b04      	cmp	r3, #4
 8008c64:	d107      	bne.n	8008c76 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	681a      	ldr	r2, [r3, #0]
 8008c6c:	68fb      	ldr	r3, [r7, #12]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008c74:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8008c76:	2301      	movs	r3, #1
 8008c78:	e050      	b.n	8008d1c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008c7a:	893b      	ldrh	r3, [r7, #8]
 8008c7c:	b2da      	uxtb	r2, r3
 8008c7e:	68fb      	ldr	r3, [r7, #12]
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008c84:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008c86:	6a39      	ldr	r1, [r7, #32]
 8008c88:	68f8      	ldr	r0, [r7, #12]
 8008c8a:	f000 f923 	bl	8008ed4 <I2C_WaitOnTXEFlagUntilTimeout>
 8008c8e:	4603      	mov	r3, r0
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d00d      	beq.n	8008cb0 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008c98:	2b04      	cmp	r3, #4
 8008c9a:	d107      	bne.n	8008cac <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	681a      	ldr	r2, [r3, #0]
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008caa:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8008cac:	2301      	movs	r3, #1
 8008cae:	e035      	b.n	8008d1c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	681b      	ldr	r3, [r3, #0]
 8008cb4:	681a      	ldr	r2, [r3, #0]
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008cbe:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008cc0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008cc2:	9300      	str	r3, [sp, #0]
 8008cc4:	6a3b      	ldr	r3, [r7, #32]
 8008cc6:	2200      	movs	r2, #0
 8008cc8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8008ccc:	68f8      	ldr	r0, [r7, #12]
 8008cce:	f000 f82b 	bl	8008d28 <I2C_WaitOnFlagUntilTimeout>
 8008cd2:	4603      	mov	r3, r0
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	d00d      	beq.n	8008cf4 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008ce2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008ce6:	d103      	bne.n	8008cf0 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008cee:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8008cf0:	2303      	movs	r3, #3
 8008cf2:	e013      	b.n	8008d1c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8008cf4:	897b      	ldrh	r3, [r7, #10]
 8008cf6:	b2db      	uxtb	r3, r3
 8008cf8:	f043 0301 	orr.w	r3, r3, #1
 8008cfc:	b2da      	uxtb	r2, r3
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008d04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d06:	6a3a      	ldr	r2, [r7, #32]
 8008d08:	4906      	ldr	r1, [pc, #24]	; (8008d24 <I2C_RequestMemoryRead+0x1cc>)
 8008d0a:	68f8      	ldr	r0, [r7, #12]
 8008d0c:	f000 f863 	bl	8008dd6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008d10:	4603      	mov	r3, r0
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d001      	beq.n	8008d1a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8008d16:	2301      	movs	r3, #1
 8008d18:	e000      	b.n	8008d1c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8008d1a:	2300      	movs	r3, #0
}
 8008d1c:	4618      	mov	r0, r3
 8008d1e:	3718      	adds	r7, #24
 8008d20:	46bd      	mov	sp, r7
 8008d22:	bd80      	pop	{r7, pc}
 8008d24:	00010002 	.word	0x00010002

08008d28 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8008d28:	b580      	push	{r7, lr}
 8008d2a:	b084      	sub	sp, #16
 8008d2c:	af00      	add	r7, sp, #0
 8008d2e:	60f8      	str	r0, [r7, #12]
 8008d30:	60b9      	str	r1, [r7, #8]
 8008d32:	603b      	str	r3, [r7, #0]
 8008d34:	4613      	mov	r3, r2
 8008d36:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008d38:	e025      	b.n	8008d86 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008d3a:	683b      	ldr	r3, [r7, #0]
 8008d3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008d40:	d021      	beq.n	8008d86 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008d42:	f7fc fd97 	bl	8005874 <HAL_GetTick>
 8008d46:	4602      	mov	r2, r0
 8008d48:	69bb      	ldr	r3, [r7, #24]
 8008d4a:	1ad3      	subs	r3, r2, r3
 8008d4c:	683a      	ldr	r2, [r7, #0]
 8008d4e:	429a      	cmp	r2, r3
 8008d50:	d302      	bcc.n	8008d58 <I2C_WaitOnFlagUntilTimeout+0x30>
 8008d52:	683b      	ldr	r3, [r7, #0]
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d116      	bne.n	8008d86 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	2200      	movs	r2, #0
 8008d5c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	2220      	movs	r2, #32
 8008d62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	2200      	movs	r2, #0
 8008d6a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008d72:	f043 0220 	orr.w	r2, r3, #32
 8008d76:	68fb      	ldr	r3, [r7, #12]
 8008d78:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	2200      	movs	r2, #0
 8008d7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008d82:	2301      	movs	r3, #1
 8008d84:	e023      	b.n	8008dce <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008d86:	68bb      	ldr	r3, [r7, #8]
 8008d88:	0c1b      	lsrs	r3, r3, #16
 8008d8a:	b2db      	uxtb	r3, r3
 8008d8c:	2b01      	cmp	r3, #1
 8008d8e:	d10d      	bne.n	8008dac <I2C_WaitOnFlagUntilTimeout+0x84>
 8008d90:	68fb      	ldr	r3, [r7, #12]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	695b      	ldr	r3, [r3, #20]
 8008d96:	43da      	mvns	r2, r3
 8008d98:	68bb      	ldr	r3, [r7, #8]
 8008d9a:	4013      	ands	r3, r2
 8008d9c:	b29b      	uxth	r3, r3
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	bf0c      	ite	eq
 8008da2:	2301      	moveq	r3, #1
 8008da4:	2300      	movne	r3, #0
 8008da6:	b2db      	uxtb	r3, r3
 8008da8:	461a      	mov	r2, r3
 8008daa:	e00c      	b.n	8008dc6 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	699b      	ldr	r3, [r3, #24]
 8008db2:	43da      	mvns	r2, r3
 8008db4:	68bb      	ldr	r3, [r7, #8]
 8008db6:	4013      	ands	r3, r2
 8008db8:	b29b      	uxth	r3, r3
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	bf0c      	ite	eq
 8008dbe:	2301      	moveq	r3, #1
 8008dc0:	2300      	movne	r3, #0
 8008dc2:	b2db      	uxtb	r3, r3
 8008dc4:	461a      	mov	r2, r3
 8008dc6:	79fb      	ldrb	r3, [r7, #7]
 8008dc8:	429a      	cmp	r2, r3
 8008dca:	d0b6      	beq.n	8008d3a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008dcc:	2300      	movs	r3, #0
}
 8008dce:	4618      	mov	r0, r3
 8008dd0:	3710      	adds	r7, #16
 8008dd2:	46bd      	mov	sp, r7
 8008dd4:	bd80      	pop	{r7, pc}

08008dd6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8008dd6:	b580      	push	{r7, lr}
 8008dd8:	b084      	sub	sp, #16
 8008dda:	af00      	add	r7, sp, #0
 8008ddc:	60f8      	str	r0, [r7, #12]
 8008dde:	60b9      	str	r1, [r7, #8]
 8008de0:	607a      	str	r2, [r7, #4]
 8008de2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008de4:	e051      	b.n	8008e8a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	695b      	ldr	r3, [r3, #20]
 8008dec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008df0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008df4:	d123      	bne.n	8008e3e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	681b      	ldr	r3, [r3, #0]
 8008dfa:	681a      	ldr	r2, [r3, #0]
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008e04:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	681b      	ldr	r3, [r3, #0]
 8008e0a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8008e0e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	2200      	movs	r2, #0
 8008e14:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	2220      	movs	r2, #32
 8008e1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008e1e:	68fb      	ldr	r3, [r7, #12]
 8008e20:	2200      	movs	r2, #0
 8008e22:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e2a:	f043 0204 	orr.w	r2, r3, #4
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008e32:	68fb      	ldr	r3, [r7, #12]
 8008e34:	2200      	movs	r2, #0
 8008e36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8008e3a:	2301      	movs	r3, #1
 8008e3c:	e046      	b.n	8008ecc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e44:	d021      	beq.n	8008e8a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008e46:	f7fc fd15 	bl	8005874 <HAL_GetTick>
 8008e4a:	4602      	mov	r2, r0
 8008e4c:	683b      	ldr	r3, [r7, #0]
 8008e4e:	1ad3      	subs	r3, r2, r3
 8008e50:	687a      	ldr	r2, [r7, #4]
 8008e52:	429a      	cmp	r2, r3
 8008e54:	d302      	bcc.n	8008e5c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	d116      	bne.n	8008e8a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	2200      	movs	r2, #0
 8008e60:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	2220      	movs	r2, #32
 8008e66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	2200      	movs	r2, #0
 8008e6e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008e76:	f043 0220 	orr.w	r2, r3, #32
 8008e7a:	68fb      	ldr	r3, [r7, #12]
 8008e7c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	2200      	movs	r2, #0
 8008e82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008e86:	2301      	movs	r3, #1
 8008e88:	e020      	b.n	8008ecc <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008e8a:	68bb      	ldr	r3, [r7, #8]
 8008e8c:	0c1b      	lsrs	r3, r3, #16
 8008e8e:	b2db      	uxtb	r3, r3
 8008e90:	2b01      	cmp	r3, #1
 8008e92:	d10c      	bne.n	8008eae <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	695b      	ldr	r3, [r3, #20]
 8008e9a:	43da      	mvns	r2, r3
 8008e9c:	68bb      	ldr	r3, [r7, #8]
 8008e9e:	4013      	ands	r3, r2
 8008ea0:	b29b      	uxth	r3, r3
 8008ea2:	2b00      	cmp	r3, #0
 8008ea4:	bf14      	ite	ne
 8008ea6:	2301      	movne	r3, #1
 8008ea8:	2300      	moveq	r3, #0
 8008eaa:	b2db      	uxtb	r3, r3
 8008eac:	e00b      	b.n	8008ec6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	699b      	ldr	r3, [r3, #24]
 8008eb4:	43da      	mvns	r2, r3
 8008eb6:	68bb      	ldr	r3, [r7, #8]
 8008eb8:	4013      	ands	r3, r2
 8008eba:	b29b      	uxth	r3, r3
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	bf14      	ite	ne
 8008ec0:	2301      	movne	r3, #1
 8008ec2:	2300      	moveq	r3, #0
 8008ec4:	b2db      	uxtb	r3, r3
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d18d      	bne.n	8008de6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8008eca:	2300      	movs	r3, #0
}
 8008ecc:	4618      	mov	r0, r3
 8008ece:	3710      	adds	r7, #16
 8008ed0:	46bd      	mov	sp, r7
 8008ed2:	bd80      	pop	{r7, pc}

08008ed4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008ed4:	b580      	push	{r7, lr}
 8008ed6:	b084      	sub	sp, #16
 8008ed8:	af00      	add	r7, sp, #0
 8008eda:	60f8      	str	r0, [r7, #12]
 8008edc:	60b9      	str	r1, [r7, #8]
 8008ede:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008ee0:	e02d      	b.n	8008f3e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008ee2:	68f8      	ldr	r0, [r7, #12]
 8008ee4:	f000 f8ce 	bl	8009084 <I2C_IsAcknowledgeFailed>
 8008ee8:	4603      	mov	r3, r0
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d001      	beq.n	8008ef2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008eee:	2301      	movs	r3, #1
 8008ef0:	e02d      	b.n	8008f4e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008ef2:	68bb      	ldr	r3, [r7, #8]
 8008ef4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ef8:	d021      	beq.n	8008f3e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008efa:	f7fc fcbb 	bl	8005874 <HAL_GetTick>
 8008efe:	4602      	mov	r2, r0
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	1ad3      	subs	r3, r2, r3
 8008f04:	68ba      	ldr	r2, [r7, #8]
 8008f06:	429a      	cmp	r2, r3
 8008f08:	d302      	bcc.n	8008f10 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8008f0a:	68bb      	ldr	r3, [r7, #8]
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d116      	bne.n	8008f3e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	2200      	movs	r2, #0
 8008f14:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	2220      	movs	r2, #32
 8008f1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	2200      	movs	r2, #0
 8008f22:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f2a:	f043 0220 	orr.w	r2, r3, #32
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	2200      	movs	r2, #0
 8008f36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008f3a:	2301      	movs	r3, #1
 8008f3c:	e007      	b.n	8008f4e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	695b      	ldr	r3, [r3, #20]
 8008f44:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008f48:	2b80      	cmp	r3, #128	; 0x80
 8008f4a:	d1ca      	bne.n	8008ee2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008f4c:	2300      	movs	r3, #0
}
 8008f4e:	4618      	mov	r0, r3
 8008f50:	3710      	adds	r7, #16
 8008f52:	46bd      	mov	sp, r7
 8008f54:	bd80      	pop	{r7, pc}

08008f56 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008f56:	b580      	push	{r7, lr}
 8008f58:	b084      	sub	sp, #16
 8008f5a:	af00      	add	r7, sp, #0
 8008f5c:	60f8      	str	r0, [r7, #12]
 8008f5e:	60b9      	str	r1, [r7, #8]
 8008f60:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008f62:	e02d      	b.n	8008fc0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008f64:	68f8      	ldr	r0, [r7, #12]
 8008f66:	f000 f88d 	bl	8009084 <I2C_IsAcknowledgeFailed>
 8008f6a:	4603      	mov	r3, r0
 8008f6c:	2b00      	cmp	r3, #0
 8008f6e:	d001      	beq.n	8008f74 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008f70:	2301      	movs	r3, #1
 8008f72:	e02d      	b.n	8008fd0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008f74:	68bb      	ldr	r3, [r7, #8]
 8008f76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f7a:	d021      	beq.n	8008fc0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008f7c:	f7fc fc7a 	bl	8005874 <HAL_GetTick>
 8008f80:	4602      	mov	r2, r0
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	1ad3      	subs	r3, r2, r3
 8008f86:	68ba      	ldr	r2, [r7, #8]
 8008f88:	429a      	cmp	r2, r3
 8008f8a:	d302      	bcc.n	8008f92 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8008f8c:	68bb      	ldr	r3, [r7, #8]
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d116      	bne.n	8008fc0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008f92:	68fb      	ldr	r3, [r7, #12]
 8008f94:	2200      	movs	r2, #0
 8008f96:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	2220      	movs	r2, #32
 8008f9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	2200      	movs	r2, #0
 8008fa4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fac:	f043 0220 	orr.w	r2, r3, #32
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	2200      	movs	r2, #0
 8008fb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8008fbc:	2301      	movs	r3, #1
 8008fbe:	e007      	b.n	8008fd0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	695b      	ldr	r3, [r3, #20]
 8008fc6:	f003 0304 	and.w	r3, r3, #4
 8008fca:	2b04      	cmp	r3, #4
 8008fcc:	d1ca      	bne.n	8008f64 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008fce:	2300      	movs	r3, #0
}
 8008fd0:	4618      	mov	r0, r3
 8008fd2:	3710      	adds	r7, #16
 8008fd4:	46bd      	mov	sp, r7
 8008fd6:	bd80      	pop	{r7, pc}

08008fd8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008fd8:	b580      	push	{r7, lr}
 8008fda:	b084      	sub	sp, #16
 8008fdc:	af00      	add	r7, sp, #0
 8008fde:	60f8      	str	r0, [r7, #12]
 8008fe0:	60b9      	str	r1, [r7, #8]
 8008fe2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8008fe4:	e042      	b.n	800906c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	695b      	ldr	r3, [r3, #20]
 8008fec:	f003 0310 	and.w	r3, r3, #16
 8008ff0:	2b10      	cmp	r3, #16
 8008ff2:	d119      	bne.n	8009028 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	f06f 0210 	mvn.w	r2, #16
 8008ffc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	2200      	movs	r2, #0
 8009002:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	2220      	movs	r2, #32
 8009008:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800900c:	68fb      	ldr	r3, [r7, #12]
 800900e:	2200      	movs	r2, #0
 8009010:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	2200      	movs	r2, #0
 8009020:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8009024:	2301      	movs	r3, #1
 8009026:	e029      	b.n	800907c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009028:	f7fc fc24 	bl	8005874 <HAL_GetTick>
 800902c:	4602      	mov	r2, r0
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	1ad3      	subs	r3, r2, r3
 8009032:	68ba      	ldr	r2, [r7, #8]
 8009034:	429a      	cmp	r2, r3
 8009036:	d302      	bcc.n	800903e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8009038:	68bb      	ldr	r3, [r7, #8]
 800903a:	2b00      	cmp	r3, #0
 800903c:	d116      	bne.n	800906c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	2200      	movs	r2, #0
 8009042:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	2220      	movs	r2, #32
 8009048:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	2200      	movs	r2, #0
 8009050:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009058:	f043 0220 	orr.w	r2, r3, #32
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	2200      	movs	r2, #0
 8009064:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8009068:	2301      	movs	r3, #1
 800906a:	e007      	b.n	800907c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	695b      	ldr	r3, [r3, #20]
 8009072:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009076:	2b40      	cmp	r3, #64	; 0x40
 8009078:	d1b5      	bne.n	8008fe6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800907a:	2300      	movs	r3, #0
}
 800907c:	4618      	mov	r0, r3
 800907e:	3710      	adds	r7, #16
 8009080:	46bd      	mov	sp, r7
 8009082:	bd80      	pop	{r7, pc}

08009084 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8009084:	b480      	push	{r7}
 8009086:	b083      	sub	sp, #12
 8009088:	af00      	add	r7, sp, #0
 800908a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800908c:	687b      	ldr	r3, [r7, #4]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	695b      	ldr	r3, [r3, #20]
 8009092:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009096:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800909a:	d11b      	bne.n	80090d4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	681b      	ldr	r3, [r3, #0]
 80090a0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80090a4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	2200      	movs	r2, #0
 80090aa:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	2220      	movs	r2, #32
 80090b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	2200      	movs	r2, #0
 80090b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80090c0:	f043 0204 	orr.w	r2, r3, #4
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	2200      	movs	r2, #0
 80090cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80090d0:	2301      	movs	r3, #1
 80090d2:	e000      	b.n	80090d6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80090d4:	2300      	movs	r3, #0
}
 80090d6:	4618      	mov	r0, r3
 80090d8:	370c      	adds	r7, #12
 80090da:	46bd      	mov	sp, r7
 80090dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090e0:	4770      	bx	lr
	...

080090e4 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 80090e4:	b580      	push	{r7, lr}
 80090e6:	b088      	sub	sp, #32
 80090e8:	af00      	add	r7, sp, #0
 80090ea:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	2b00      	cmp	r3, #0
 80090f0:	d101      	bne.n	80090f6 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 80090f2:	2301      	movs	r3, #1
 80090f4:	e128      	b.n	8009348 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80090f6:	687b      	ldr	r3, [r7, #4]
 80090f8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80090fc:	b2db      	uxtb	r3, r3
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d109      	bne.n	8009116 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	2200      	movs	r2, #0
 8009106:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 800910a:	687b      	ldr	r3, [r7, #4]
 800910c:	4a90      	ldr	r2, [pc, #576]	; (8009350 <HAL_I2S_Init+0x26c>)
 800910e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8009110:	6878      	ldr	r0, [r7, #4]
 8009112:	f7f8 fc6d 	bl	80019f0 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	2202      	movs	r2, #2
 800911a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	69db      	ldr	r3, [r3, #28]
 8009124:	687a      	ldr	r2, [r7, #4]
 8009126:	6812      	ldr	r2, [r2, #0]
 8009128:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800912c:	f023 030f 	bic.w	r3, r3, #15
 8009130:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	2202      	movs	r2, #2
 8009138:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	695b      	ldr	r3, [r3, #20]
 800913e:	2b02      	cmp	r3, #2
 8009140:	d060      	beq.n	8009204 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	68db      	ldr	r3, [r3, #12]
 8009146:	2b00      	cmp	r3, #0
 8009148:	d102      	bne.n	8009150 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 800914a:	2310      	movs	r3, #16
 800914c:	617b      	str	r3, [r7, #20]
 800914e:	e001      	b.n	8009154 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8009150:	2320      	movs	r3, #32
 8009152:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	689b      	ldr	r3, [r3, #8]
 8009158:	2b20      	cmp	r3, #32
 800915a:	d802      	bhi.n	8009162 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 800915c:	697b      	ldr	r3, [r7, #20]
 800915e:	005b      	lsls	r3, r3, #1
 8009160:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8009162:	2001      	movs	r0, #1
 8009164:	f001 fbe6 	bl	800a934 <HAL_RCCEx_GetPeriphCLKFreq>
 8009168:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	691b      	ldr	r3, [r3, #16]
 800916e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009172:	d125      	bne.n	80091c0 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	68db      	ldr	r3, [r3, #12]
 8009178:	2b00      	cmp	r3, #0
 800917a:	d010      	beq.n	800919e <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800917c:	697b      	ldr	r3, [r7, #20]
 800917e:	009b      	lsls	r3, r3, #2
 8009180:	68fa      	ldr	r2, [r7, #12]
 8009182:	fbb2 f2f3 	udiv	r2, r2, r3
 8009186:	4613      	mov	r3, r2
 8009188:	009b      	lsls	r3, r3, #2
 800918a:	4413      	add	r3, r2
 800918c:	005b      	lsls	r3, r3, #1
 800918e:	461a      	mov	r2, r3
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	695b      	ldr	r3, [r3, #20]
 8009194:	fbb2 f3f3 	udiv	r3, r2, r3
 8009198:	3305      	adds	r3, #5
 800919a:	613b      	str	r3, [r7, #16]
 800919c:	e01f      	b.n	80091de <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800919e:	697b      	ldr	r3, [r7, #20]
 80091a0:	00db      	lsls	r3, r3, #3
 80091a2:	68fa      	ldr	r2, [r7, #12]
 80091a4:	fbb2 f2f3 	udiv	r2, r2, r3
 80091a8:	4613      	mov	r3, r2
 80091aa:	009b      	lsls	r3, r3, #2
 80091ac:	4413      	add	r3, r2
 80091ae:	005b      	lsls	r3, r3, #1
 80091b0:	461a      	mov	r2, r3
 80091b2:	687b      	ldr	r3, [r7, #4]
 80091b4:	695b      	ldr	r3, [r3, #20]
 80091b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80091ba:	3305      	adds	r3, #5
 80091bc:	613b      	str	r3, [r7, #16]
 80091be:	e00e      	b.n	80091de <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80091c0:	68fa      	ldr	r2, [r7, #12]
 80091c2:	697b      	ldr	r3, [r7, #20]
 80091c4:	fbb2 f2f3 	udiv	r2, r2, r3
 80091c8:	4613      	mov	r3, r2
 80091ca:	009b      	lsls	r3, r3, #2
 80091cc:	4413      	add	r3, r2
 80091ce:	005b      	lsls	r3, r3, #1
 80091d0:	461a      	mov	r2, r3
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	695b      	ldr	r3, [r3, #20]
 80091d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80091da:	3305      	adds	r3, #5
 80091dc:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80091de:	693b      	ldr	r3, [r7, #16]
 80091e0:	4a5c      	ldr	r2, [pc, #368]	; (8009354 <HAL_I2S_Init+0x270>)
 80091e2:	fba2 2303 	umull	r2, r3, r2, r3
 80091e6:	08db      	lsrs	r3, r3, #3
 80091e8:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 80091ea:	693b      	ldr	r3, [r7, #16]
 80091ec:	f003 0301 	and.w	r3, r3, #1
 80091f0:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80091f2:	693a      	ldr	r2, [r7, #16]
 80091f4:	69bb      	ldr	r3, [r7, #24]
 80091f6:	1ad3      	subs	r3, r2, r3
 80091f8:	085b      	lsrs	r3, r3, #1
 80091fa:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 80091fc:	69bb      	ldr	r3, [r7, #24]
 80091fe:	021b      	lsls	r3, r3, #8
 8009200:	61bb      	str	r3, [r7, #24]
 8009202:	e003      	b.n	800920c <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8009204:	2302      	movs	r3, #2
 8009206:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8009208:	2300      	movs	r3, #0
 800920a:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 800920c:	69fb      	ldr	r3, [r7, #28]
 800920e:	2b01      	cmp	r3, #1
 8009210:	d902      	bls.n	8009218 <HAL_I2S_Init+0x134>
 8009212:	69fb      	ldr	r3, [r7, #28]
 8009214:	2bff      	cmp	r3, #255	; 0xff
 8009216:	d907      	bls.n	8009228 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800921c:	f043 0210 	orr.w	r2, r3, #16
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8009224:	2301      	movs	r3, #1
 8009226:	e08f      	b.n	8009348 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	691a      	ldr	r2, [r3, #16]
 800922c:	69bb      	ldr	r3, [r7, #24]
 800922e:	ea42 0103 	orr.w	r1, r2, r3
 8009232:	687b      	ldr	r3, [r7, #4]
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	69fa      	ldr	r2, [r7, #28]
 8009238:	430a      	orrs	r2, r1
 800923a:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	69db      	ldr	r3, [r3, #28]
 8009242:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8009246:	f023 030f 	bic.w	r3, r3, #15
 800924a:	687a      	ldr	r2, [r7, #4]
 800924c:	6851      	ldr	r1, [r2, #4]
 800924e:	687a      	ldr	r2, [r7, #4]
 8009250:	6892      	ldr	r2, [r2, #8]
 8009252:	4311      	orrs	r1, r2
 8009254:	687a      	ldr	r2, [r7, #4]
 8009256:	68d2      	ldr	r2, [r2, #12]
 8009258:	4311      	orrs	r1, r2
 800925a:	687a      	ldr	r2, [r7, #4]
 800925c:	6992      	ldr	r2, [r2, #24]
 800925e:	430a      	orrs	r2, r1
 8009260:	431a      	orrs	r2, r3
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	681b      	ldr	r3, [r3, #0]
 8009266:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800926a:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	6a1b      	ldr	r3, [r3, #32]
 8009270:	2b01      	cmp	r3, #1
 8009272:	d161      	bne.n	8009338 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	4a38      	ldr	r2, [pc, #224]	; (8009358 <HAL_I2S_Init+0x274>)
 8009278:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	4a37      	ldr	r2, [pc, #220]	; (800935c <HAL_I2S_Init+0x278>)
 8009280:	4293      	cmp	r3, r2
 8009282:	d101      	bne.n	8009288 <HAL_I2S_Init+0x1a4>
 8009284:	4b36      	ldr	r3, [pc, #216]	; (8009360 <HAL_I2S_Init+0x27c>)
 8009286:	e001      	b.n	800928c <HAL_I2S_Init+0x1a8>
 8009288:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800928c:	69db      	ldr	r3, [r3, #28]
 800928e:	687a      	ldr	r2, [r7, #4]
 8009290:	6812      	ldr	r2, [r2, #0]
 8009292:	4932      	ldr	r1, [pc, #200]	; (800935c <HAL_I2S_Init+0x278>)
 8009294:	428a      	cmp	r2, r1
 8009296:	d101      	bne.n	800929c <HAL_I2S_Init+0x1b8>
 8009298:	4a31      	ldr	r2, [pc, #196]	; (8009360 <HAL_I2S_Init+0x27c>)
 800929a:	e001      	b.n	80092a0 <HAL_I2S_Init+0x1bc>
 800929c:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 80092a0:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80092a4:	f023 030f 	bic.w	r3, r3, #15
 80092a8:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	4a2b      	ldr	r2, [pc, #172]	; (800935c <HAL_I2S_Init+0x278>)
 80092b0:	4293      	cmp	r3, r2
 80092b2:	d101      	bne.n	80092b8 <HAL_I2S_Init+0x1d4>
 80092b4:	4b2a      	ldr	r3, [pc, #168]	; (8009360 <HAL_I2S_Init+0x27c>)
 80092b6:	e001      	b.n	80092bc <HAL_I2S_Init+0x1d8>
 80092b8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80092bc:	2202      	movs	r2, #2
 80092be:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	681b      	ldr	r3, [r3, #0]
 80092c4:	4a25      	ldr	r2, [pc, #148]	; (800935c <HAL_I2S_Init+0x278>)
 80092c6:	4293      	cmp	r3, r2
 80092c8:	d101      	bne.n	80092ce <HAL_I2S_Init+0x1ea>
 80092ca:	4b25      	ldr	r3, [pc, #148]	; (8009360 <HAL_I2S_Init+0x27c>)
 80092cc:	e001      	b.n	80092d2 <HAL_I2S_Init+0x1ee>
 80092ce:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80092d2:	69db      	ldr	r3, [r3, #28]
 80092d4:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	685b      	ldr	r3, [r3, #4]
 80092da:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80092de:	d003      	beq.n	80092e8 <HAL_I2S_Init+0x204>
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	685b      	ldr	r3, [r3, #4]
 80092e4:	2b00      	cmp	r3, #0
 80092e6:	d103      	bne.n	80092f0 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 80092e8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80092ec:	613b      	str	r3, [r7, #16]
 80092ee:	e001      	b.n	80092f4 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 80092f0:	2300      	movs	r3, #0
 80092f2:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 80092f4:	693b      	ldr	r3, [r7, #16]
 80092f6:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	689b      	ldr	r3, [r3, #8]
 80092fc:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80092fe:	4313      	orrs	r3, r2
 8009300:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8009302:	687b      	ldr	r3, [r7, #4]
 8009304:	68db      	ldr	r3, [r3, #12]
 8009306:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8009308:	4313      	orrs	r3, r2
 800930a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	699b      	ldr	r3, [r3, #24]
 8009310:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8009312:	4313      	orrs	r3, r2
 8009314:	b29a      	uxth	r2, r3
 8009316:	897b      	ldrh	r3, [r7, #10]
 8009318:	4313      	orrs	r3, r2
 800931a:	b29b      	uxth	r3, r3
 800931c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8009320:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	4a0d      	ldr	r2, [pc, #52]	; (800935c <HAL_I2S_Init+0x278>)
 8009328:	4293      	cmp	r3, r2
 800932a:	d101      	bne.n	8009330 <HAL_I2S_Init+0x24c>
 800932c:	4b0c      	ldr	r3, [pc, #48]	; (8009360 <HAL_I2S_Init+0x27c>)
 800932e:	e001      	b.n	8009334 <HAL_I2S_Init+0x250>
 8009330:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009334:	897a      	ldrh	r2, [r7, #10]
 8009336:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	2200      	movs	r2, #0
 800933c:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	2201      	movs	r2, #1
 8009342:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8009346:	2300      	movs	r3, #0
}
 8009348:	4618      	mov	r0, r3
 800934a:	3720      	adds	r7, #32
 800934c:	46bd      	mov	sp, r7
 800934e:	bd80      	pop	{r7, pc}
 8009350:	08009821 	.word	0x08009821
 8009354:	cccccccd 	.word	0xcccccccd
 8009358:	08009935 	.word	0x08009935
 800935c:	40003800 	.word	0x40003800
 8009360:	40003400 	.word	0x40003400

08009364 <HAL_I2S_Transmit_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Transmit_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8009364:	b580      	push	{r7, lr}
 8009366:	b086      	sub	sp, #24
 8009368:	af00      	add	r7, sp, #0
 800936a:	60f8      	str	r0, [r7, #12]
 800936c:	60b9      	str	r1, [r7, #8]
 800936e:	4613      	mov	r3, r2
 8009370:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8009372:	68bb      	ldr	r3, [r7, #8]
 8009374:	2b00      	cmp	r3, #0
 8009376:	d002      	beq.n	800937e <HAL_I2S_Transmit_DMA+0x1a>
 8009378:	88fb      	ldrh	r3, [r7, #6]
 800937a:	2b00      	cmp	r3, #0
 800937c:	d101      	bne.n	8009382 <HAL_I2S_Transmit_DMA+0x1e>
  {
    return  HAL_ERROR;
 800937e:	2301      	movs	r3, #1
 8009380:	e08e      	b.n	80094a0 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009388:	b2db      	uxtb	r3, r3
 800938a:	2b01      	cmp	r3, #1
 800938c:	d101      	bne.n	8009392 <HAL_I2S_Transmit_DMA+0x2e>
 800938e:	2302      	movs	r3, #2
 8009390:	e086      	b.n	80094a0 <HAL_I2S_Transmit_DMA+0x13c>
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	2201      	movs	r2, #1
 8009396:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State != HAL_I2S_STATE_READY)
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80093a0:	b2db      	uxtb	r3, r3
 80093a2:	2b01      	cmp	r3, #1
 80093a4:	d005      	beq.n	80093b2 <HAL_I2S_Transmit_DMA+0x4e>
  {
    __HAL_UNLOCK(hi2s);
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	2200      	movs	r2, #0
 80093aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_BUSY;
 80093ae:	2302      	movs	r3, #2
 80093b0:	e076      	b.n	80094a0 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_TX;
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	2203      	movs	r2, #3
 80093b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	2200      	movs	r2, #0
 80093be:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->pTxBuffPtr = pData;
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	68ba      	ldr	r2, [r7, #8]
 80093c4:	625a      	str	r2, [r3, #36]	; 0x24

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	69db      	ldr	r3, [r3, #28]
 80093cc:	f003 0307 	and.w	r3, r3, #7
 80093d0:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 80093d2:	697b      	ldr	r3, [r7, #20]
 80093d4:	2b03      	cmp	r3, #3
 80093d6:	d002      	beq.n	80093de <HAL_I2S_Transmit_DMA+0x7a>
 80093d8:	697b      	ldr	r3, [r7, #20]
 80093da:	2b05      	cmp	r3, #5
 80093dc:	d10a      	bne.n	80093f4 <HAL_I2S_Transmit_DMA+0x90>
  {
    hi2s->TxXferSize = (Size << 1U);
 80093de:	88fb      	ldrh	r3, [r7, #6]
 80093e0:	005b      	lsls	r3, r3, #1
 80093e2:	b29a      	uxth	r2, r3
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = (Size << 1U);
 80093e8:	88fb      	ldrh	r3, [r7, #6]
 80093ea:	005b      	lsls	r3, r3, #1
 80093ec:	b29a      	uxth	r2, r3
 80093ee:	68fb      	ldr	r3, [r7, #12]
 80093f0:	855a      	strh	r2, [r3, #42]	; 0x2a
 80093f2:	e005      	b.n	8009400 <HAL_I2S_Transmit_DMA+0x9c>
  }
  else
  {
    hi2s->TxXferSize = Size;
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	88fa      	ldrh	r2, [r7, #6]
 80093f8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = Size;
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	88fa      	ldrh	r2, [r7, #6]
 80093fe:	855a      	strh	r2, [r3, #42]	; 0x2a
  }

  /* Set the I2S Tx DMA Half transfer complete callback */
  hi2s->hdmatx->XferHalfCpltCallback = I2S_DMATxHalfCplt;
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009404:	4a28      	ldr	r2, [pc, #160]	; (80094a8 <HAL_I2S_Transmit_DMA+0x144>)
 8009406:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Tx DMA transfer complete callback */
  hi2s->hdmatx->XferCpltCallback = I2S_DMATxCplt;
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800940c:	4a27      	ldr	r2, [pc, #156]	; (80094ac <HAL_I2S_Transmit_DMA+0x148>)
 800940e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2S_DMAError;
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009414:	4a26      	ldr	r2, [pc, #152]	; (80094b0 <HAL_I2S_Transmit_DMA+0x14c>)
 8009416:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	6b98      	ldr	r0, [r3, #56]	; 0x38
                                 (uint32_t)hi2s->pTxBuffPtr,
 800941c:	68fb      	ldr	r3, [r7, #12]
 800941e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8009420:	4619      	mov	r1, r3
                                 (uint32_t)&hi2s->Instance->DR,
 8009422:	68fb      	ldr	r3, [r7, #12]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	330c      	adds	r3, #12
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8009428:	461a      	mov	r2, r3
                                 hi2s->TxXferSize))
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800942e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmatx,
 8009430:	f7fc fc8a 	bl	8005d48 <HAL_DMA_Start_IT>
 8009434:	4603      	mov	r3, r0
 8009436:	2b00      	cmp	r3, #0
 8009438:	d00f      	beq.n	800945a <HAL_I2S_Transmit_DMA+0xf6>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800943e:	f043 0208 	orr.w	r2, r3, #8
 8009442:	68fb      	ldr	r3, [r7, #12]
 8009444:	645a      	str	r2, [r3, #68]	; 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	2201      	movs	r2, #1
 800944a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    __HAL_UNLOCK(hi2s);
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	2200      	movs	r2, #0
 8009452:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_ERROR;
 8009456:	2301      	movs	r3, #1
 8009458:	e022      	b.n	80094a0 <HAL_I2S_Transmit_DMA+0x13c>
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	69db      	ldr	r3, [r3, #28]
 8009460:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009464:	2b00      	cmp	r3, #0
 8009466:	d107      	bne.n	8009478 <HAL_I2S_Transmit_DMA+0x114>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8009468:	68fb      	ldr	r3, [r7, #12]
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	69da      	ldr	r2, [r3, #28]
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8009476:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Tx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_TXDMAEN))
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	685b      	ldr	r3, [r3, #4]
 800947e:	f003 0302 	and.w	r3, r3, #2
 8009482:	2b00      	cmp	r3, #0
 8009484:	d107      	bne.n	8009496 <HAL_I2S_Transmit_DMA+0x132>
  {
    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 8009486:	68fb      	ldr	r3, [r7, #12]
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	685a      	ldr	r2, [r3, #4]
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	f042 0202 	orr.w	r2, r2, #2
 8009494:	605a      	str	r2, [r3, #4]
  }

  __HAL_UNLOCK(hi2s);
 8009496:	68fb      	ldr	r3, [r7, #12]
 8009498:	2200      	movs	r2, #0
 800949a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  return HAL_OK;
 800949e:	2300      	movs	r3, #0
}
 80094a0:	4618      	mov	r0, r3
 80094a2:	3718      	adds	r7, #24
 80094a4:	46bd      	mov	sp, r7
 80094a6:	bd80      	pop	{r7, pc}
 80094a8:	080096ff 	.word	0x080096ff
 80094ac:	080096bd 	.word	0x080096bd
 80094b0:	0800971b 	.word	0x0800971b

080094b4 <HAL_I2S_DMAPause>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAPause(I2S_HandleTypeDef *hi2s)
{
 80094b4:	b480      	push	{r7}
 80094b6:	b083      	sub	sp, #12
 80094b8:	af00      	add	r7, sp, #0
 80094ba:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hi2s);
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80094c2:	b2db      	uxtb	r3, r3
 80094c4:	2b01      	cmp	r3, #1
 80094c6:	d101      	bne.n	80094cc <HAL_I2S_DMAPause+0x18>
 80094c8:	2302      	movs	r3, #2
 80094ca:	e04a      	b.n	8009562 <HAL_I2S_DMAPause+0xae>
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	2201      	movs	r2, #1
 80094d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80094da:	b2db      	uxtb	r3, r3
 80094dc:	2b03      	cmp	r3, #3
 80094de:	d108      	bne.n	80094f2 <HAL_I2S_DMAPause+0x3e>
  {
    /* Disable the I2S DMA Tx request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	681b      	ldr	r3, [r3, #0]
 80094e4:	685a      	ldr	r2, [r3, #4]
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	f022 0202 	bic.w	r2, r2, #2
 80094ee:	605a      	str	r2, [r3, #4]
 80094f0:	e032      	b.n	8009558 <HAL_I2S_DMAPause+0xa4>
  }
  else if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80094f8:	b2db      	uxtb	r3, r3
 80094fa:	2b04      	cmp	r3, #4
 80094fc:	d108      	bne.n	8009510 <HAL_I2S_DMAPause+0x5c>
  {
    /* Disable the I2S DMA Rx request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	685a      	ldr	r2, [r3, #4]
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	681b      	ldr	r3, [r3, #0]
 8009508:	f022 0201 	bic.w	r2, r2, #1
 800950c:	605a      	str	r2, [r3, #4]
 800950e:	e023      	b.n	8009558 <HAL_I2S_DMAPause+0xa4>
  }
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  else if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 8009510:	687b      	ldr	r3, [r7, #4]
 8009512:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009516:	b2db      	uxtb	r3, r3
 8009518:	2b05      	cmp	r3, #5
 800951a:	d11d      	bne.n	8009558 <HAL_I2S_DMAPause+0xa4>
  {
    /* Pause the audio file playing by disabling the I2S DMA request */
    CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	681b      	ldr	r3, [r3, #0]
 8009520:	685a      	ldr	r2, [r3, #4]
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	f022 0203 	bic.w	r2, r2, #3
 800952a:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	4a0f      	ldr	r2, [pc, #60]	; (8009570 <HAL_I2S_DMAPause+0xbc>)
 8009532:	4293      	cmp	r3, r2
 8009534:	d101      	bne.n	800953a <HAL_I2S_DMAPause+0x86>
 8009536:	4b0f      	ldr	r3, [pc, #60]	; (8009574 <HAL_I2S_DMAPause+0xc0>)
 8009538:	e001      	b.n	800953e <HAL_I2S_DMAPause+0x8a>
 800953a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800953e:	685a      	ldr	r2, [r3, #4]
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	490a      	ldr	r1, [pc, #40]	; (8009570 <HAL_I2S_DMAPause+0xbc>)
 8009546:	428b      	cmp	r3, r1
 8009548:	d101      	bne.n	800954e <HAL_I2S_DMAPause+0x9a>
 800954a:	4b0a      	ldr	r3, [pc, #40]	; (8009574 <HAL_I2S_DMAPause+0xc0>)
 800954c:	e001      	b.n	8009552 <HAL_I2S_DMAPause+0x9e>
 800954e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009552:	f022 0203 	bic.w	r2, r2, #3
 8009556:	605a      	str	r2, [r3, #4]
  {
    /* nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2s);
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	2200      	movs	r2, #0
 800955c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8009560:	2300      	movs	r3, #0
}
 8009562:	4618      	mov	r0, r3
 8009564:	370c      	adds	r7, #12
 8009566:	46bd      	mov	sp, r7
 8009568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800956c:	4770      	bx	lr
 800956e:	bf00      	nop
 8009570:	40003800 	.word	0x40003800
 8009574:	40003400 	.word	0x40003400

08009578 <HAL_I2S_DMAResume>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_DMAResume(I2S_HandleTypeDef *hi2s)
{
 8009578:	b480      	push	{r7}
 800957a:	b083      	sub	sp, #12
 800957c:	af00      	add	r7, sp, #0
 800957e:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hi2s);
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009586:	b2db      	uxtb	r3, r3
 8009588:	2b01      	cmp	r3, #1
 800958a:	d101      	bne.n	8009590 <HAL_I2S_DMAResume+0x18>
 800958c:	2302      	movs	r3, #2
 800958e:	e07d      	b.n	800968c <HAL_I2S_DMAResume+0x114>
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	2201      	movs	r2, #1
 8009594:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800959e:	b2db      	uxtb	r3, r3
 80095a0:	2b03      	cmp	r3, #3
 80095a2:	d108      	bne.n	80095b6 <HAL_I2S_DMAResume+0x3e>
  {
    /* Enable the I2S DMA Tx request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	685a      	ldr	r2, [r3, #4]
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	f042 0202 	orr.w	r2, r2, #2
 80095b2:	605a      	str	r2, [r3, #4]
 80095b4:	e056      	b.n	8009664 <HAL_I2S_DMAResume+0xec>
  }
  else if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80095b6:	687b      	ldr	r3, [r7, #4]
 80095b8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80095bc:	b2db      	uxtb	r3, r3
 80095be:	2b04      	cmp	r3, #4
 80095c0:	d108      	bne.n	80095d4 <HAL_I2S_DMAResume+0x5c>
  {
    /* Enable the I2S DMA Rx request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	685a      	ldr	r2, [r3, #4]
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	f042 0201 	orr.w	r2, r2, #1
 80095d0:	605a      	str	r2, [r3, #4]
 80095d2:	e047      	b.n	8009664 <HAL_I2S_DMAResume+0xec>
  }
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  else if (hi2s->State == HAL_I2S_STATE_BUSY_TX_RX)
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80095da:	b2db      	uxtb	r3, r3
 80095dc:	2b05      	cmp	r3, #5
 80095de:	d141      	bne.n	8009664 <HAL_I2S_DMAResume+0xec>
  {
    /* Pause the audio file playing by disabling the I2S DMA request */
    SET_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	685a      	ldr	r2, [r3, #4]
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	681b      	ldr	r3, [r3, #0]
 80095ea:	f042 0203 	orr.w	r2, r2, #3
 80095ee:	605a      	str	r2, [r3, #4]
    SET_BIT(I2SxEXT(hi2s->Instance)->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	4a28      	ldr	r2, [pc, #160]	; (8009698 <HAL_I2S_DMAResume+0x120>)
 80095f6:	4293      	cmp	r3, r2
 80095f8:	d101      	bne.n	80095fe <HAL_I2S_DMAResume+0x86>
 80095fa:	4b28      	ldr	r3, [pc, #160]	; (800969c <HAL_I2S_DMAResume+0x124>)
 80095fc:	e001      	b.n	8009602 <HAL_I2S_DMAResume+0x8a>
 80095fe:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009602:	685a      	ldr	r2, [r3, #4]
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	4923      	ldr	r1, [pc, #140]	; (8009698 <HAL_I2S_DMAResume+0x120>)
 800960a:	428b      	cmp	r3, r1
 800960c:	d101      	bne.n	8009612 <HAL_I2S_DMAResume+0x9a>
 800960e:	4b23      	ldr	r3, [pc, #140]	; (800969c <HAL_I2S_DMAResume+0x124>)
 8009610:	e001      	b.n	8009616 <HAL_I2S_DMAResume+0x9e>
 8009612:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009616:	f042 0203 	orr.w	r2, r2, #3
 800961a:	605a      	str	r2, [r3, #4]

    /* If the I2Sext peripheral is still not enabled, enable it */
    if ((I2SxEXT(hi2s->Instance)->I2SCFGR & SPI_I2SCFGR_I2SE) == 0U)
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	4a1d      	ldr	r2, [pc, #116]	; (8009698 <HAL_I2S_DMAResume+0x120>)
 8009622:	4293      	cmp	r3, r2
 8009624:	d101      	bne.n	800962a <HAL_I2S_DMAResume+0xb2>
 8009626:	4b1d      	ldr	r3, [pc, #116]	; (800969c <HAL_I2S_DMAResume+0x124>)
 8009628:	e001      	b.n	800962e <HAL_I2S_DMAResume+0xb6>
 800962a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800962e:	69db      	ldr	r3, [r3, #28]
 8009630:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009634:	2b00      	cmp	r3, #0
 8009636:	d115      	bne.n	8009664 <HAL_I2S_DMAResume+0xec>
    {
      /* Enable I2Sext peripheral */
      __HAL_I2SEXT_ENABLE(hi2s);
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	4a16      	ldr	r2, [pc, #88]	; (8009698 <HAL_I2S_DMAResume+0x120>)
 800963e:	4293      	cmp	r3, r2
 8009640:	d101      	bne.n	8009646 <HAL_I2S_DMAResume+0xce>
 8009642:	4b16      	ldr	r3, [pc, #88]	; (800969c <HAL_I2S_DMAResume+0x124>)
 8009644:	e001      	b.n	800964a <HAL_I2S_DMAResume+0xd2>
 8009646:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800964a:	69da      	ldr	r2, [r3, #28]
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	4911      	ldr	r1, [pc, #68]	; (8009698 <HAL_I2S_DMAResume+0x120>)
 8009652:	428b      	cmp	r3, r1
 8009654:	d101      	bne.n	800965a <HAL_I2S_DMAResume+0xe2>
 8009656:	4b11      	ldr	r3, [pc, #68]	; (800969c <HAL_I2S_DMAResume+0x124>)
 8009658:	e001      	b.n	800965e <HAL_I2S_DMAResume+0xe6>
 800965a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800965e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8009662:	61da      	str	r2, [r3, #28]
  {
    /* nothing to do */
  }

  /* If the I2S peripheral is still not enabled, enable it */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	69db      	ldr	r3, [r3, #28]
 800966a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800966e:	2b00      	cmp	r3, #0
 8009670:	d107      	bne.n	8009682 <HAL_I2S_DMAResume+0x10a>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	681b      	ldr	r3, [r3, #0]
 8009676:	69da      	ldr	r2, [r3, #28]
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8009680:	61da      	str	r2, [r3, #28]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2s);
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	2200      	movs	r2, #0
 8009686:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800968a:	2300      	movs	r3, #0
}
 800968c:	4618      	mov	r0, r3
 800968e:	370c      	adds	r7, #12
 8009690:	46bd      	mov	sp, r7
 8009692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009696:	4770      	bx	lr
 8009698:	40003800 	.word	0x40003800
 800969c:	40003400 	.word	0x40003400

080096a0 <HAL_I2S_GetState>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL state
  */
HAL_I2S_StateTypeDef HAL_I2S_GetState(I2S_HandleTypeDef *hi2s)
{
 80096a0:	b480      	push	{r7}
 80096a2:	b083      	sub	sp, #12
 80096a4:	af00      	add	r7, sp, #0
 80096a6:	6078      	str	r0, [r7, #4]
  return hi2s->State;
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80096ae:	b2db      	uxtb	r3, r3
}
 80096b0:	4618      	mov	r0, r3
 80096b2:	370c      	adds	r7, #12
 80096b4:	46bd      	mov	sp, r7
 80096b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ba:	4770      	bx	lr

080096bc <I2S_DMATxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxCplt(DMA_HandleTypeDef *hdma)
{
 80096bc:	b580      	push	{r7, lr}
 80096be:	b084      	sub	sp, #16
 80096c0:	af00      	add	r7, sp, #0
 80096c2:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80096c8:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	69db      	ldr	r3, [r3, #28]
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d10e      	bne.n	80096f0 <I2S_DMATxCplt+0x34>
  {
    /* Disable Tx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 80096d2:	68fb      	ldr	r3, [r7, #12]
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	685a      	ldr	r2, [r3, #4]
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	f022 0202 	bic.w	r2, r2, #2
 80096e0:	605a      	str	r2, [r3, #4]

    hi2s->TxXferCount = 0U;
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	2200      	movs	r2, #0
 80096e6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2s->State = HAL_I2S_STATE_READY;
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	2201      	movs	r2, #1
 80096ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }
  /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxCpltCallback(hi2s);
#else
  HAL_I2S_TxCpltCallback(hi2s);
 80096f0:	68f8      	ldr	r0, [r7, #12]
 80096f2:	f7fb feb1 	bl	8005458 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 80096f6:	bf00      	nop
 80096f8:	3710      	adds	r7, #16
 80096fa:	46bd      	mov	sp, r7
 80096fc:	bd80      	pop	{r7, pc}

080096fe <I2S_DMATxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80096fe:	b580      	push	{r7, lr}
 8009700:	b084      	sub	sp, #16
 8009702:	af00      	add	r7, sp, #0
 8009704:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800970a:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxHalfCpltCallback(hi2s);
#else
  HAL_I2S_TxHalfCpltCallback(hi2s);
 800970c:	68f8      	ldr	r0, [r7, #12]
 800970e:	f7fb feb5 	bl	800547c <HAL_I2S_TxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8009712:	bf00      	nop
 8009714:	3710      	adds	r7, #16
 8009716:	46bd      	mov	sp, r7
 8009718:	bd80      	pop	{r7, pc}

0800971a <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 800971a:	b580      	push	{r7, lr}
 800971c:	b084      	sub	sp, #16
 800971e:	af00      	add	r7, sp, #0
 8009720:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009726:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	685a      	ldr	r2, [r3, #4]
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	f022 0203 	bic.w	r2, r2, #3
 8009736:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	2200      	movs	r2, #0
 800973c:	855a      	strh	r2, [r3, #42]	; 0x2a
  hi2s->RxXferCount = 0U;
 800973e:	68fb      	ldr	r3, [r7, #12]
 8009740:	2200      	movs	r2, #0
 8009742:	865a      	strh	r2, [r3, #50]	; 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	2201      	movs	r2, #1
 8009748:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800974c:	68fb      	ldr	r3, [r7, #12]
 800974e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009750:	f043 0208 	orr.w	r2, r3, #8
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	645a      	str	r2, [r3, #68]	; 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8009758:	68f8      	ldr	r0, [r7, #12]
 800975a:	f7fc f80b 	bl	8005774 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800975e:	bf00      	nop
 8009760:	3710      	adds	r7, #16
 8009762:	46bd      	mov	sp, r7
 8009764:	bd80      	pop	{r7, pc}

08009766 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8009766:	b580      	push	{r7, lr}
 8009768:	b082      	sub	sp, #8
 800976a:	af00      	add	r7, sp, #0
 800976c:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009772:	881a      	ldrh	r2, [r3, #0]
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800977e:	1c9a      	adds	r2, r3, #2
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009788:	b29b      	uxth	r3, r3
 800978a:	3b01      	subs	r3, #1
 800978c:	b29a      	uxth	r2, r3
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009796:	b29b      	uxth	r3, r3
 8009798:	2b00      	cmp	r3, #0
 800979a:	d10e      	bne.n	80097ba <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	685a      	ldr	r2, [r3, #4]
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80097aa:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80097ac:	687b      	ldr	r3, [r7, #4]
 80097ae:	2201      	movs	r2, #1
 80097b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 80097b4:	6878      	ldr	r0, [r7, #4]
 80097b6:	f7fb fe4f 	bl	8005458 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80097ba:	bf00      	nop
 80097bc:	3708      	adds	r7, #8
 80097be:	46bd      	mov	sp, r7
 80097c0:	bd80      	pop	{r7, pc}

080097c2 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 80097c2:	b580      	push	{r7, lr}
 80097c4:	b082      	sub	sp, #8
 80097c6:	af00      	add	r7, sp, #0
 80097c8:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	68da      	ldr	r2, [r3, #12]
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80097d4:	b292      	uxth	r2, r2
 80097d6:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80097dc:	1c9a      	adds	r2, r3, #2
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80097e6:	b29b      	uxth	r3, r3
 80097e8:	3b01      	subs	r3, #1
 80097ea:	b29a      	uxth	r2, r3
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80097f4:	b29b      	uxth	r3, r3
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d10e      	bne.n	8009818 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	685a      	ldr	r2, [r3, #4]
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8009808:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	2201      	movs	r2, #1
 800980e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8009812:	6878      	ldr	r0, [r7, #4]
 8009814:	f7fb ff96 	bl	8005744 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8009818:	bf00      	nop
 800981a:	3708      	adds	r7, #8
 800981c:	46bd      	mov	sp, r7
 800981e:	bd80      	pop	{r7, pc}

08009820 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8009820:	b580      	push	{r7, lr}
 8009822:	b086      	sub	sp, #24
 8009824:	af00      	add	r7, sp, #0
 8009826:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8009828:	687b      	ldr	r3, [r7, #4]
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	689b      	ldr	r3, [r3, #8]
 800982e:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009836:	b2db      	uxtb	r3, r3
 8009838:	2b04      	cmp	r3, #4
 800983a:	d13a      	bne.n	80098b2 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 800983c:	697b      	ldr	r3, [r7, #20]
 800983e:	f003 0301 	and.w	r3, r3, #1
 8009842:	2b01      	cmp	r3, #1
 8009844:	d109      	bne.n	800985a <I2S_IRQHandler+0x3a>
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	685b      	ldr	r3, [r3, #4]
 800984c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009850:	2b40      	cmp	r3, #64	; 0x40
 8009852:	d102      	bne.n	800985a <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8009854:	6878      	ldr	r0, [r7, #4]
 8009856:	f7ff ffb4 	bl	80097c2 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800985a:	697b      	ldr	r3, [r7, #20]
 800985c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009860:	2b40      	cmp	r3, #64	; 0x40
 8009862:	d126      	bne.n	80098b2 <I2S_IRQHandler+0x92>
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	685b      	ldr	r3, [r3, #4]
 800986a:	f003 0320 	and.w	r3, r3, #32
 800986e:	2b20      	cmp	r3, #32
 8009870:	d11f      	bne.n	80098b2 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	685a      	ldr	r2, [r3, #4]
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8009880:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8009882:	2300      	movs	r3, #0
 8009884:	613b      	str	r3, [r7, #16]
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	68db      	ldr	r3, [r3, #12]
 800988c:	613b      	str	r3, [r7, #16]
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	689b      	ldr	r3, [r3, #8]
 8009894:	613b      	str	r3, [r7, #16]
 8009896:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	2201      	movs	r2, #1
 800989c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80098a0:	687b      	ldr	r3, [r7, #4]
 80098a2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80098a4:	f043 0202 	orr.w	r2, r3, #2
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80098ac:	6878      	ldr	r0, [r7, #4]
 80098ae:	f7fb ff61 	bl	8005774 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80098b8:	b2db      	uxtb	r3, r3
 80098ba:	2b03      	cmp	r3, #3
 80098bc:	d136      	bne.n	800992c <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 80098be:	697b      	ldr	r3, [r7, #20]
 80098c0:	f003 0302 	and.w	r3, r3, #2
 80098c4:	2b02      	cmp	r3, #2
 80098c6:	d109      	bne.n	80098dc <I2S_IRQHandler+0xbc>
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	685b      	ldr	r3, [r3, #4]
 80098ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80098d2:	2b80      	cmp	r3, #128	; 0x80
 80098d4:	d102      	bne.n	80098dc <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 80098d6:	6878      	ldr	r0, [r7, #4]
 80098d8:	f7ff ff45 	bl	8009766 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80098dc:	697b      	ldr	r3, [r7, #20]
 80098de:	f003 0308 	and.w	r3, r3, #8
 80098e2:	2b08      	cmp	r3, #8
 80098e4:	d122      	bne.n	800992c <I2S_IRQHandler+0x10c>
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	685b      	ldr	r3, [r3, #4]
 80098ec:	f003 0320 	and.w	r3, r3, #32
 80098f0:	2b20      	cmp	r3, #32
 80098f2:	d11b      	bne.n	800992c <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	685a      	ldr	r2, [r3, #4]
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8009902:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8009904:	2300      	movs	r3, #0
 8009906:	60fb      	str	r3, [r7, #12]
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	689b      	ldr	r3, [r3, #8]
 800990e:	60fb      	str	r3, [r7, #12]
 8009910:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	2201      	movs	r2, #1
 8009916:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800991a:	687b      	ldr	r3, [r7, #4]
 800991c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800991e:	f043 0204 	orr.w	r2, r3, #4
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8009926:	6878      	ldr	r0, [r7, #4]
 8009928:	f7fb ff24 	bl	8005774 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800992c:	bf00      	nop
 800992e:	3718      	adds	r7, #24
 8009930:	46bd      	mov	sp, r7
 8009932:	bd80      	pop	{r7, pc}

08009934 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8009934:	b580      	push	{r7, lr}
 8009936:	b088      	sub	sp, #32
 8009938:	af00      	add	r7, sp, #0
 800993a:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	689b      	ldr	r3, [r3, #8]
 8009942:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	4a92      	ldr	r2, [pc, #584]	; (8009b94 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800994a:	4293      	cmp	r3, r2
 800994c:	d101      	bne.n	8009952 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 800994e:	4b92      	ldr	r3, [pc, #584]	; (8009b98 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8009950:	e001      	b.n	8009956 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8009952:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009956:	689b      	ldr	r3, [r3, #8]
 8009958:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	685b      	ldr	r3, [r3, #4]
 8009960:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	4a8b      	ldr	r2, [pc, #556]	; (8009b94 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8009968:	4293      	cmp	r3, r2
 800996a:	d101      	bne.n	8009970 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 800996c:	4b8a      	ldr	r3, [pc, #552]	; (8009b98 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800996e:	e001      	b.n	8009974 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8009970:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009974:	685b      	ldr	r3, [r3, #4]
 8009976:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	685b      	ldr	r3, [r3, #4]
 800997c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009980:	d004      	beq.n	800998c <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	685b      	ldr	r3, [r3, #4]
 8009986:	2b00      	cmp	r3, #0
 8009988:	f040 8099 	bne.w	8009abe <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 800998c:	69fb      	ldr	r3, [r7, #28]
 800998e:	f003 0302 	and.w	r3, r3, #2
 8009992:	2b02      	cmp	r3, #2
 8009994:	d107      	bne.n	80099a6 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8009996:	697b      	ldr	r3, [r7, #20]
 8009998:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800999c:	2b00      	cmp	r3, #0
 800999e:	d002      	beq.n	80099a6 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 80099a0:	6878      	ldr	r0, [r7, #4]
 80099a2:	f000 f925 	bl	8009bf0 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 80099a6:	69bb      	ldr	r3, [r7, #24]
 80099a8:	f003 0301 	and.w	r3, r3, #1
 80099ac:	2b01      	cmp	r3, #1
 80099ae:	d107      	bne.n	80099c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 80099b0:	693b      	ldr	r3, [r7, #16]
 80099b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	d002      	beq.n	80099c0 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 80099ba:	6878      	ldr	r0, [r7, #4]
 80099bc:	f000 f9c8 	bl	8009d50 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80099c0:	69bb      	ldr	r3, [r7, #24]
 80099c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80099c6:	2b40      	cmp	r3, #64	; 0x40
 80099c8:	d13a      	bne.n	8009a40 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 80099ca:	693b      	ldr	r3, [r7, #16]
 80099cc:	f003 0320 	and.w	r3, r3, #32
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	d035      	beq.n	8009a40 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	4a6e      	ldr	r2, [pc, #440]	; (8009b94 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80099da:	4293      	cmp	r3, r2
 80099dc:	d101      	bne.n	80099e2 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 80099de:	4b6e      	ldr	r3, [pc, #440]	; (8009b98 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80099e0:	e001      	b.n	80099e6 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 80099e2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80099e6:	685a      	ldr	r2, [r3, #4]
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	4969      	ldr	r1, [pc, #420]	; (8009b94 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80099ee:	428b      	cmp	r3, r1
 80099f0:	d101      	bne.n	80099f6 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 80099f2:	4b69      	ldr	r3, [pc, #420]	; (8009b98 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80099f4:	e001      	b.n	80099fa <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 80099f6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80099fa:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80099fe:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	685a      	ldr	r2, [r3, #4]
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8009a0e:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8009a10:	2300      	movs	r3, #0
 8009a12:	60fb      	str	r3, [r7, #12]
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	68db      	ldr	r3, [r3, #12]
 8009a1a:	60fb      	str	r3, [r7, #12]
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	689b      	ldr	r3, [r3, #8]
 8009a22:	60fb      	str	r3, [r7, #12]
 8009a24:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	2201      	movs	r2, #1
 8009a2a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009a32:	f043 0202 	orr.w	r2, r3, #2
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8009a3a:	6878      	ldr	r0, [r7, #4]
 8009a3c:	f7fb fe9a 	bl	8005774 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8009a40:	69fb      	ldr	r3, [r7, #28]
 8009a42:	f003 0308 	and.w	r3, r3, #8
 8009a46:	2b08      	cmp	r3, #8
 8009a48:	f040 80c3 	bne.w	8009bd2 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8009a4c:	697b      	ldr	r3, [r7, #20]
 8009a4e:	f003 0320 	and.w	r3, r3, #32
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	f000 80bd 	beq.w	8009bd2 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	685a      	ldr	r2, [r3, #4]
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8009a66:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	4a49      	ldr	r2, [pc, #292]	; (8009b94 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8009a6e:	4293      	cmp	r3, r2
 8009a70:	d101      	bne.n	8009a76 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8009a72:	4b49      	ldr	r3, [pc, #292]	; (8009b98 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8009a74:	e001      	b.n	8009a7a <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8009a76:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009a7a:	685a      	ldr	r2, [r3, #4]
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	4944      	ldr	r1, [pc, #272]	; (8009b94 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8009a82:	428b      	cmp	r3, r1
 8009a84:	d101      	bne.n	8009a8a <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8009a86:	4b44      	ldr	r3, [pc, #272]	; (8009b98 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8009a88:	e001      	b.n	8009a8e <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8009a8a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009a8e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8009a92:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8009a94:	2300      	movs	r3, #0
 8009a96:	60bb      	str	r3, [r7, #8]
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	689b      	ldr	r3, [r3, #8]
 8009a9e:	60bb      	str	r3, [r7, #8]
 8009aa0:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	2201      	movs	r2, #1
 8009aa6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009aae:	f043 0204 	orr.w	r2, r3, #4
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8009ab6:	6878      	ldr	r0, [r7, #4]
 8009ab8:	f7fb fe5c 	bl	8005774 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8009abc:	e089      	b.n	8009bd2 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8009abe:	69bb      	ldr	r3, [r7, #24]
 8009ac0:	f003 0302 	and.w	r3, r3, #2
 8009ac4:	2b02      	cmp	r3, #2
 8009ac6:	d107      	bne.n	8009ad8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8009ac8:	693b      	ldr	r3, [r7, #16]
 8009aca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d002      	beq.n	8009ad8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8009ad2:	6878      	ldr	r0, [r7, #4]
 8009ad4:	f000 f8be 	bl	8009c54 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8009ad8:	69fb      	ldr	r3, [r7, #28]
 8009ada:	f003 0301 	and.w	r3, r3, #1
 8009ade:	2b01      	cmp	r3, #1
 8009ae0:	d107      	bne.n	8009af2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8009ae2:	697b      	ldr	r3, [r7, #20]
 8009ae4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009ae8:	2b00      	cmp	r3, #0
 8009aea:	d002      	beq.n	8009af2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8009aec:	6878      	ldr	r0, [r7, #4]
 8009aee:	f000 f8fd 	bl	8009cec <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8009af2:	69fb      	ldr	r3, [r7, #28]
 8009af4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009af8:	2b40      	cmp	r3, #64	; 0x40
 8009afa:	d12f      	bne.n	8009b5c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8009afc:	697b      	ldr	r3, [r7, #20]
 8009afe:	f003 0320 	and.w	r3, r3, #32
 8009b02:	2b00      	cmp	r3, #0
 8009b04:	d02a      	beq.n	8009b5c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8009b06:	687b      	ldr	r3, [r7, #4]
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	685a      	ldr	r2, [r3, #4]
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8009b14:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	4a1e      	ldr	r2, [pc, #120]	; (8009b94 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8009b1c:	4293      	cmp	r3, r2
 8009b1e:	d101      	bne.n	8009b24 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8009b20:	4b1d      	ldr	r3, [pc, #116]	; (8009b98 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8009b22:	e001      	b.n	8009b28 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8009b24:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009b28:	685a      	ldr	r2, [r3, #4]
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	4919      	ldr	r1, [pc, #100]	; (8009b94 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8009b30:	428b      	cmp	r3, r1
 8009b32:	d101      	bne.n	8009b38 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8009b34:	4b18      	ldr	r3, [pc, #96]	; (8009b98 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8009b36:	e001      	b.n	8009b3c <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8009b38:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009b3c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8009b40:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8009b42:	687b      	ldr	r3, [r7, #4]
 8009b44:	2201      	movs	r2, #1
 8009b46:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009b4e:	f043 0202 	orr.w	r2, r3, #2
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8009b56:	6878      	ldr	r0, [r7, #4]
 8009b58:	f7fb fe0c 	bl	8005774 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8009b5c:	69bb      	ldr	r3, [r7, #24]
 8009b5e:	f003 0308 	and.w	r3, r3, #8
 8009b62:	2b08      	cmp	r3, #8
 8009b64:	d136      	bne.n	8009bd4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8009b66:	693b      	ldr	r3, [r7, #16]
 8009b68:	f003 0320 	and.w	r3, r3, #32
 8009b6c:	2b00      	cmp	r3, #0
 8009b6e:	d031      	beq.n	8009bd4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	4a07      	ldr	r2, [pc, #28]	; (8009b94 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8009b76:	4293      	cmp	r3, r2
 8009b78:	d101      	bne.n	8009b7e <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8009b7a:	4b07      	ldr	r3, [pc, #28]	; (8009b98 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8009b7c:	e001      	b.n	8009b82 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8009b7e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009b82:	685a      	ldr	r2, [r3, #4]
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	4902      	ldr	r1, [pc, #8]	; (8009b94 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8009b8a:	428b      	cmp	r3, r1
 8009b8c:	d106      	bne.n	8009b9c <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8009b8e:	4b02      	ldr	r3, [pc, #8]	; (8009b98 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8009b90:	e006      	b.n	8009ba0 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8009b92:	bf00      	nop
 8009b94:	40003800 	.word	0x40003800
 8009b98:	40003400 	.word	0x40003400
 8009b9c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009ba0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8009ba4:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	685a      	ldr	r2, [r3, #4]
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8009bb4:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	2201      	movs	r2, #1
 8009bba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009bc2:	f043 0204 	orr.w	r2, r3, #4
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8009bca:	6878      	ldr	r0, [r7, #4]
 8009bcc:	f7fb fdd2 	bl	8005774 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8009bd0:	e000      	b.n	8009bd4 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8009bd2:	bf00      	nop
}
 8009bd4:	bf00      	nop
 8009bd6:	3720      	adds	r7, #32
 8009bd8:	46bd      	mov	sp, r7
 8009bda:	bd80      	pop	{r7, pc}

08009bdc <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8009bdc:	b480      	push	{r7}
 8009bde:	b083      	sub	sp, #12
 8009be0:	af00      	add	r7, sp, #0
 8009be2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8009be4:	bf00      	nop
 8009be6:	370c      	adds	r7, #12
 8009be8:	46bd      	mov	sp, r7
 8009bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bee:	4770      	bx	lr

08009bf0 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8009bf0:	b580      	push	{r7, lr}
 8009bf2:	b082      	sub	sp, #8
 8009bf4:	af00      	add	r7, sp, #0
 8009bf6:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009bfc:	1c99      	adds	r1, r3, #2
 8009bfe:	687a      	ldr	r2, [r7, #4]
 8009c00:	6251      	str	r1, [r2, #36]	; 0x24
 8009c02:	881a      	ldrh	r2, [r3, #0]
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009c0e:	b29b      	uxth	r3, r3
 8009c10:	3b01      	subs	r3, #1
 8009c12:	b29a      	uxth	r2, r3
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8009c18:	687b      	ldr	r3, [r7, #4]
 8009c1a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009c1c:	b29b      	uxth	r3, r3
 8009c1e:	2b00      	cmp	r3, #0
 8009c20:	d113      	bne.n	8009c4a <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	685a      	ldr	r2, [r3, #4]
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8009c30:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8009c36:	b29b      	uxth	r3, r3
 8009c38:	2b00      	cmp	r3, #0
 8009c3a:	d106      	bne.n	8009c4a <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	2201      	movs	r2, #1
 8009c40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8009c44:	6878      	ldr	r0, [r7, #4]
 8009c46:	f7ff ffc9 	bl	8009bdc <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8009c4a:	bf00      	nop
 8009c4c:	3708      	adds	r7, #8
 8009c4e:	46bd      	mov	sp, r7
 8009c50:	bd80      	pop	{r7, pc}
	...

08009c54 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8009c54:	b580      	push	{r7, lr}
 8009c56:	b082      	sub	sp, #8
 8009c58:	af00      	add	r7, sp, #0
 8009c5a:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009c60:	1c99      	adds	r1, r3, #2
 8009c62:	687a      	ldr	r2, [r7, #4]
 8009c64:	6251      	str	r1, [r2, #36]	; 0x24
 8009c66:	8819      	ldrh	r1, [r3, #0]
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	4a1d      	ldr	r2, [pc, #116]	; (8009ce4 <I2SEx_TxISR_I2SExt+0x90>)
 8009c6e:	4293      	cmp	r3, r2
 8009c70:	d101      	bne.n	8009c76 <I2SEx_TxISR_I2SExt+0x22>
 8009c72:	4b1d      	ldr	r3, [pc, #116]	; (8009ce8 <I2SEx_TxISR_I2SExt+0x94>)
 8009c74:	e001      	b.n	8009c7a <I2SEx_TxISR_I2SExt+0x26>
 8009c76:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009c7a:	460a      	mov	r2, r1
 8009c7c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009c82:	b29b      	uxth	r3, r3
 8009c84:	3b01      	subs	r3, #1
 8009c86:	b29a      	uxth	r2, r3
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009c90:	b29b      	uxth	r3, r3
 8009c92:	2b00      	cmp	r3, #0
 8009c94:	d121      	bne.n	8009cda <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	4a12      	ldr	r2, [pc, #72]	; (8009ce4 <I2SEx_TxISR_I2SExt+0x90>)
 8009c9c:	4293      	cmp	r3, r2
 8009c9e:	d101      	bne.n	8009ca4 <I2SEx_TxISR_I2SExt+0x50>
 8009ca0:	4b11      	ldr	r3, [pc, #68]	; (8009ce8 <I2SEx_TxISR_I2SExt+0x94>)
 8009ca2:	e001      	b.n	8009ca8 <I2SEx_TxISR_I2SExt+0x54>
 8009ca4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009ca8:	685a      	ldr	r2, [r3, #4]
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	490d      	ldr	r1, [pc, #52]	; (8009ce4 <I2SEx_TxISR_I2SExt+0x90>)
 8009cb0:	428b      	cmp	r3, r1
 8009cb2:	d101      	bne.n	8009cb8 <I2SEx_TxISR_I2SExt+0x64>
 8009cb4:	4b0c      	ldr	r3, [pc, #48]	; (8009ce8 <I2SEx_TxISR_I2SExt+0x94>)
 8009cb6:	e001      	b.n	8009cbc <I2SEx_TxISR_I2SExt+0x68>
 8009cb8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009cbc:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8009cc0:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8009cc6:	b29b      	uxth	r3, r3
 8009cc8:	2b00      	cmp	r3, #0
 8009cca:	d106      	bne.n	8009cda <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	2201      	movs	r2, #1
 8009cd0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8009cd4:	6878      	ldr	r0, [r7, #4]
 8009cd6:	f7ff ff81 	bl	8009bdc <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8009cda:	bf00      	nop
 8009cdc:	3708      	adds	r7, #8
 8009cde:	46bd      	mov	sp, r7
 8009ce0:	bd80      	pop	{r7, pc}
 8009ce2:	bf00      	nop
 8009ce4:	40003800 	.word	0x40003800
 8009ce8:	40003400 	.word	0x40003400

08009cec <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8009cec:	b580      	push	{r7, lr}
 8009cee:	b082      	sub	sp, #8
 8009cf0:	af00      	add	r7, sp, #0
 8009cf2:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	68d8      	ldr	r0, [r3, #12]
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009cfe:	1c99      	adds	r1, r3, #2
 8009d00:	687a      	ldr	r2, [r7, #4]
 8009d02:	62d1      	str	r1, [r2, #44]	; 0x2c
 8009d04:	b282      	uxth	r2, r0
 8009d06:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8009d0c:	b29b      	uxth	r3, r3
 8009d0e:	3b01      	subs	r3, #1
 8009d10:	b29a      	uxth	r2, r3
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8009d1a:	b29b      	uxth	r3, r3
 8009d1c:	2b00      	cmp	r3, #0
 8009d1e:	d113      	bne.n	8009d48 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	685a      	ldr	r2, [r3, #4]
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8009d2e:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009d34:	b29b      	uxth	r3, r3
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	d106      	bne.n	8009d48 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	2201      	movs	r2, #1
 8009d3e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8009d42:	6878      	ldr	r0, [r7, #4]
 8009d44:	f7ff ff4a 	bl	8009bdc <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8009d48:	bf00      	nop
 8009d4a:	3708      	adds	r7, #8
 8009d4c:	46bd      	mov	sp, r7
 8009d4e:	bd80      	pop	{r7, pc}

08009d50 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8009d50:	b580      	push	{r7, lr}
 8009d52:	b082      	sub	sp, #8
 8009d54:	af00      	add	r7, sp, #0
 8009d56:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	4a20      	ldr	r2, [pc, #128]	; (8009de0 <I2SEx_RxISR_I2SExt+0x90>)
 8009d5e:	4293      	cmp	r3, r2
 8009d60:	d101      	bne.n	8009d66 <I2SEx_RxISR_I2SExt+0x16>
 8009d62:	4b20      	ldr	r3, [pc, #128]	; (8009de4 <I2SEx_RxISR_I2SExt+0x94>)
 8009d64:	e001      	b.n	8009d6a <I2SEx_RxISR_I2SExt+0x1a>
 8009d66:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009d6a:	68d8      	ldr	r0, [r3, #12]
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009d70:	1c99      	adds	r1, r3, #2
 8009d72:	687a      	ldr	r2, [r7, #4]
 8009d74:	62d1      	str	r1, [r2, #44]	; 0x2c
 8009d76:	b282      	uxth	r2, r0
 8009d78:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8009d7e:	b29b      	uxth	r3, r3
 8009d80:	3b01      	subs	r3, #1
 8009d82:	b29a      	uxth	r2, r3
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8009d88:	687b      	ldr	r3, [r7, #4]
 8009d8a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8009d8c:	b29b      	uxth	r3, r3
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d121      	bne.n	8009dd6 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	4a12      	ldr	r2, [pc, #72]	; (8009de0 <I2SEx_RxISR_I2SExt+0x90>)
 8009d98:	4293      	cmp	r3, r2
 8009d9a:	d101      	bne.n	8009da0 <I2SEx_RxISR_I2SExt+0x50>
 8009d9c:	4b11      	ldr	r3, [pc, #68]	; (8009de4 <I2SEx_RxISR_I2SExt+0x94>)
 8009d9e:	e001      	b.n	8009da4 <I2SEx_RxISR_I2SExt+0x54>
 8009da0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009da4:	685a      	ldr	r2, [r3, #4]
 8009da6:	687b      	ldr	r3, [r7, #4]
 8009da8:	681b      	ldr	r3, [r3, #0]
 8009daa:	490d      	ldr	r1, [pc, #52]	; (8009de0 <I2SEx_RxISR_I2SExt+0x90>)
 8009dac:	428b      	cmp	r3, r1
 8009dae:	d101      	bne.n	8009db4 <I2SEx_RxISR_I2SExt+0x64>
 8009db0:	4b0c      	ldr	r3, [pc, #48]	; (8009de4 <I2SEx_RxISR_I2SExt+0x94>)
 8009db2:	e001      	b.n	8009db8 <I2SEx_RxISR_I2SExt+0x68>
 8009db4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8009db8:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8009dbc:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009dc2:	b29b      	uxth	r3, r3
 8009dc4:	2b00      	cmp	r3, #0
 8009dc6:	d106      	bne.n	8009dd6 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	2201      	movs	r2, #1
 8009dcc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8009dd0:	6878      	ldr	r0, [r7, #4]
 8009dd2:	f7ff ff03 	bl	8009bdc <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8009dd6:	bf00      	nop
 8009dd8:	3708      	adds	r7, #8
 8009dda:	46bd      	mov	sp, r7
 8009ddc:	bd80      	pop	{r7, pc}
 8009dde:	bf00      	nop
 8009de0:	40003800 	.word	0x40003800
 8009de4:	40003400 	.word	0x40003400

08009de8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009de8:	b580      	push	{r7, lr}
 8009dea:	b086      	sub	sp, #24
 8009dec:	af00      	add	r7, sp, #0
 8009dee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	2b00      	cmp	r3, #0
 8009df4:	d101      	bne.n	8009dfa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8009df6:	2301      	movs	r3, #1
 8009df8:	e267      	b.n	800a2ca <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	681b      	ldr	r3, [r3, #0]
 8009dfe:	f003 0301 	and.w	r3, r3, #1
 8009e02:	2b00      	cmp	r3, #0
 8009e04:	d075      	beq.n	8009ef2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8009e06:	4b88      	ldr	r3, [pc, #544]	; (800a028 <HAL_RCC_OscConfig+0x240>)
 8009e08:	689b      	ldr	r3, [r3, #8]
 8009e0a:	f003 030c 	and.w	r3, r3, #12
 8009e0e:	2b04      	cmp	r3, #4
 8009e10:	d00c      	beq.n	8009e2c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009e12:	4b85      	ldr	r3, [pc, #532]	; (800a028 <HAL_RCC_OscConfig+0x240>)
 8009e14:	689b      	ldr	r3, [r3, #8]
 8009e16:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8009e1a:	2b08      	cmp	r3, #8
 8009e1c:	d112      	bne.n	8009e44 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009e1e:	4b82      	ldr	r3, [pc, #520]	; (800a028 <HAL_RCC_OscConfig+0x240>)
 8009e20:	685b      	ldr	r3, [r3, #4]
 8009e22:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009e26:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009e2a:	d10b      	bne.n	8009e44 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009e2c:	4b7e      	ldr	r3, [pc, #504]	; (800a028 <HAL_RCC_OscConfig+0x240>)
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	d05b      	beq.n	8009ef0 <HAL_RCC_OscConfig+0x108>
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	685b      	ldr	r3, [r3, #4]
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	d157      	bne.n	8009ef0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8009e40:	2301      	movs	r3, #1
 8009e42:	e242      	b.n	800a2ca <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	685b      	ldr	r3, [r3, #4]
 8009e48:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009e4c:	d106      	bne.n	8009e5c <HAL_RCC_OscConfig+0x74>
 8009e4e:	4b76      	ldr	r3, [pc, #472]	; (800a028 <HAL_RCC_OscConfig+0x240>)
 8009e50:	681b      	ldr	r3, [r3, #0]
 8009e52:	4a75      	ldr	r2, [pc, #468]	; (800a028 <HAL_RCC_OscConfig+0x240>)
 8009e54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009e58:	6013      	str	r3, [r2, #0]
 8009e5a:	e01d      	b.n	8009e98 <HAL_RCC_OscConfig+0xb0>
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	685b      	ldr	r3, [r3, #4]
 8009e60:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009e64:	d10c      	bne.n	8009e80 <HAL_RCC_OscConfig+0x98>
 8009e66:	4b70      	ldr	r3, [pc, #448]	; (800a028 <HAL_RCC_OscConfig+0x240>)
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	4a6f      	ldr	r2, [pc, #444]	; (800a028 <HAL_RCC_OscConfig+0x240>)
 8009e6c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009e70:	6013      	str	r3, [r2, #0]
 8009e72:	4b6d      	ldr	r3, [pc, #436]	; (800a028 <HAL_RCC_OscConfig+0x240>)
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	4a6c      	ldr	r2, [pc, #432]	; (800a028 <HAL_RCC_OscConfig+0x240>)
 8009e78:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009e7c:	6013      	str	r3, [r2, #0]
 8009e7e:	e00b      	b.n	8009e98 <HAL_RCC_OscConfig+0xb0>
 8009e80:	4b69      	ldr	r3, [pc, #420]	; (800a028 <HAL_RCC_OscConfig+0x240>)
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	4a68      	ldr	r2, [pc, #416]	; (800a028 <HAL_RCC_OscConfig+0x240>)
 8009e86:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009e8a:	6013      	str	r3, [r2, #0]
 8009e8c:	4b66      	ldr	r3, [pc, #408]	; (800a028 <HAL_RCC_OscConfig+0x240>)
 8009e8e:	681b      	ldr	r3, [r3, #0]
 8009e90:	4a65      	ldr	r2, [pc, #404]	; (800a028 <HAL_RCC_OscConfig+0x240>)
 8009e92:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009e96:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	685b      	ldr	r3, [r3, #4]
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	d013      	beq.n	8009ec8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009ea0:	f7fb fce8 	bl	8005874 <HAL_GetTick>
 8009ea4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009ea6:	e008      	b.n	8009eba <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009ea8:	f7fb fce4 	bl	8005874 <HAL_GetTick>
 8009eac:	4602      	mov	r2, r0
 8009eae:	693b      	ldr	r3, [r7, #16]
 8009eb0:	1ad3      	subs	r3, r2, r3
 8009eb2:	2b64      	cmp	r3, #100	; 0x64
 8009eb4:	d901      	bls.n	8009eba <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8009eb6:	2303      	movs	r3, #3
 8009eb8:	e207      	b.n	800a2ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009eba:	4b5b      	ldr	r3, [pc, #364]	; (800a028 <HAL_RCC_OscConfig+0x240>)
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009ec2:	2b00      	cmp	r3, #0
 8009ec4:	d0f0      	beq.n	8009ea8 <HAL_RCC_OscConfig+0xc0>
 8009ec6:	e014      	b.n	8009ef2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009ec8:	f7fb fcd4 	bl	8005874 <HAL_GetTick>
 8009ecc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009ece:	e008      	b.n	8009ee2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009ed0:	f7fb fcd0 	bl	8005874 <HAL_GetTick>
 8009ed4:	4602      	mov	r2, r0
 8009ed6:	693b      	ldr	r3, [r7, #16]
 8009ed8:	1ad3      	subs	r3, r2, r3
 8009eda:	2b64      	cmp	r3, #100	; 0x64
 8009edc:	d901      	bls.n	8009ee2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8009ede:	2303      	movs	r3, #3
 8009ee0:	e1f3      	b.n	800a2ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009ee2:	4b51      	ldr	r3, [pc, #324]	; (800a028 <HAL_RCC_OscConfig+0x240>)
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009eea:	2b00      	cmp	r3, #0
 8009eec:	d1f0      	bne.n	8009ed0 <HAL_RCC_OscConfig+0xe8>
 8009eee:	e000      	b.n	8009ef2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009ef0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	681b      	ldr	r3, [r3, #0]
 8009ef6:	f003 0302 	and.w	r3, r3, #2
 8009efa:	2b00      	cmp	r3, #0
 8009efc:	d063      	beq.n	8009fc6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8009efe:	4b4a      	ldr	r3, [pc, #296]	; (800a028 <HAL_RCC_OscConfig+0x240>)
 8009f00:	689b      	ldr	r3, [r3, #8]
 8009f02:	f003 030c 	and.w	r3, r3, #12
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	d00b      	beq.n	8009f22 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009f0a:	4b47      	ldr	r3, [pc, #284]	; (800a028 <HAL_RCC_OscConfig+0x240>)
 8009f0c:	689b      	ldr	r3, [r3, #8]
 8009f0e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8009f12:	2b08      	cmp	r3, #8
 8009f14:	d11c      	bne.n	8009f50 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009f16:	4b44      	ldr	r3, [pc, #272]	; (800a028 <HAL_RCC_OscConfig+0x240>)
 8009f18:	685b      	ldr	r3, [r3, #4]
 8009f1a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d116      	bne.n	8009f50 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009f22:	4b41      	ldr	r3, [pc, #260]	; (800a028 <HAL_RCC_OscConfig+0x240>)
 8009f24:	681b      	ldr	r3, [r3, #0]
 8009f26:	f003 0302 	and.w	r3, r3, #2
 8009f2a:	2b00      	cmp	r3, #0
 8009f2c:	d005      	beq.n	8009f3a <HAL_RCC_OscConfig+0x152>
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	68db      	ldr	r3, [r3, #12]
 8009f32:	2b01      	cmp	r3, #1
 8009f34:	d001      	beq.n	8009f3a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8009f36:	2301      	movs	r3, #1
 8009f38:	e1c7      	b.n	800a2ca <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009f3a:	4b3b      	ldr	r3, [pc, #236]	; (800a028 <HAL_RCC_OscConfig+0x240>)
 8009f3c:	681b      	ldr	r3, [r3, #0]
 8009f3e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009f42:	687b      	ldr	r3, [r7, #4]
 8009f44:	691b      	ldr	r3, [r3, #16]
 8009f46:	00db      	lsls	r3, r3, #3
 8009f48:	4937      	ldr	r1, [pc, #220]	; (800a028 <HAL_RCC_OscConfig+0x240>)
 8009f4a:	4313      	orrs	r3, r2
 8009f4c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009f4e:	e03a      	b.n	8009fc6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	68db      	ldr	r3, [r3, #12]
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	d020      	beq.n	8009f9a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009f58:	4b34      	ldr	r3, [pc, #208]	; (800a02c <HAL_RCC_OscConfig+0x244>)
 8009f5a:	2201      	movs	r2, #1
 8009f5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009f5e:	f7fb fc89 	bl	8005874 <HAL_GetTick>
 8009f62:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009f64:	e008      	b.n	8009f78 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009f66:	f7fb fc85 	bl	8005874 <HAL_GetTick>
 8009f6a:	4602      	mov	r2, r0
 8009f6c:	693b      	ldr	r3, [r7, #16]
 8009f6e:	1ad3      	subs	r3, r2, r3
 8009f70:	2b02      	cmp	r3, #2
 8009f72:	d901      	bls.n	8009f78 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8009f74:	2303      	movs	r3, #3
 8009f76:	e1a8      	b.n	800a2ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009f78:	4b2b      	ldr	r3, [pc, #172]	; (800a028 <HAL_RCC_OscConfig+0x240>)
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	f003 0302 	and.w	r3, r3, #2
 8009f80:	2b00      	cmp	r3, #0
 8009f82:	d0f0      	beq.n	8009f66 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009f84:	4b28      	ldr	r3, [pc, #160]	; (800a028 <HAL_RCC_OscConfig+0x240>)
 8009f86:	681b      	ldr	r3, [r3, #0]
 8009f88:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	691b      	ldr	r3, [r3, #16]
 8009f90:	00db      	lsls	r3, r3, #3
 8009f92:	4925      	ldr	r1, [pc, #148]	; (800a028 <HAL_RCC_OscConfig+0x240>)
 8009f94:	4313      	orrs	r3, r2
 8009f96:	600b      	str	r3, [r1, #0]
 8009f98:	e015      	b.n	8009fc6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009f9a:	4b24      	ldr	r3, [pc, #144]	; (800a02c <HAL_RCC_OscConfig+0x244>)
 8009f9c:	2200      	movs	r2, #0
 8009f9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009fa0:	f7fb fc68 	bl	8005874 <HAL_GetTick>
 8009fa4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009fa6:	e008      	b.n	8009fba <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009fa8:	f7fb fc64 	bl	8005874 <HAL_GetTick>
 8009fac:	4602      	mov	r2, r0
 8009fae:	693b      	ldr	r3, [r7, #16]
 8009fb0:	1ad3      	subs	r3, r2, r3
 8009fb2:	2b02      	cmp	r3, #2
 8009fb4:	d901      	bls.n	8009fba <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8009fb6:	2303      	movs	r3, #3
 8009fb8:	e187      	b.n	800a2ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009fba:	4b1b      	ldr	r3, [pc, #108]	; (800a028 <HAL_RCC_OscConfig+0x240>)
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	f003 0302 	and.w	r3, r3, #2
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	d1f0      	bne.n	8009fa8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	f003 0308 	and.w	r3, r3, #8
 8009fce:	2b00      	cmp	r3, #0
 8009fd0:	d036      	beq.n	800a040 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	695b      	ldr	r3, [r3, #20]
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	d016      	beq.n	800a008 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009fda:	4b15      	ldr	r3, [pc, #84]	; (800a030 <HAL_RCC_OscConfig+0x248>)
 8009fdc:	2201      	movs	r2, #1
 8009fde:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009fe0:	f7fb fc48 	bl	8005874 <HAL_GetTick>
 8009fe4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009fe6:	e008      	b.n	8009ffa <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009fe8:	f7fb fc44 	bl	8005874 <HAL_GetTick>
 8009fec:	4602      	mov	r2, r0
 8009fee:	693b      	ldr	r3, [r7, #16]
 8009ff0:	1ad3      	subs	r3, r2, r3
 8009ff2:	2b02      	cmp	r3, #2
 8009ff4:	d901      	bls.n	8009ffa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8009ff6:	2303      	movs	r3, #3
 8009ff8:	e167      	b.n	800a2ca <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009ffa:	4b0b      	ldr	r3, [pc, #44]	; (800a028 <HAL_RCC_OscConfig+0x240>)
 8009ffc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009ffe:	f003 0302 	and.w	r3, r3, #2
 800a002:	2b00      	cmp	r3, #0
 800a004:	d0f0      	beq.n	8009fe8 <HAL_RCC_OscConfig+0x200>
 800a006:	e01b      	b.n	800a040 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a008:	4b09      	ldr	r3, [pc, #36]	; (800a030 <HAL_RCC_OscConfig+0x248>)
 800a00a:	2200      	movs	r2, #0
 800a00c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800a00e:	f7fb fc31 	bl	8005874 <HAL_GetTick>
 800a012:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a014:	e00e      	b.n	800a034 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800a016:	f7fb fc2d 	bl	8005874 <HAL_GetTick>
 800a01a:	4602      	mov	r2, r0
 800a01c:	693b      	ldr	r3, [r7, #16]
 800a01e:	1ad3      	subs	r3, r2, r3
 800a020:	2b02      	cmp	r3, #2
 800a022:	d907      	bls.n	800a034 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800a024:	2303      	movs	r3, #3
 800a026:	e150      	b.n	800a2ca <HAL_RCC_OscConfig+0x4e2>
 800a028:	40023800 	.word	0x40023800
 800a02c:	42470000 	.word	0x42470000
 800a030:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800a034:	4b88      	ldr	r3, [pc, #544]	; (800a258 <HAL_RCC_OscConfig+0x470>)
 800a036:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800a038:	f003 0302 	and.w	r3, r3, #2
 800a03c:	2b00      	cmp	r3, #0
 800a03e:	d1ea      	bne.n	800a016 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	681b      	ldr	r3, [r3, #0]
 800a044:	f003 0304 	and.w	r3, r3, #4
 800a048:	2b00      	cmp	r3, #0
 800a04a:	f000 8097 	beq.w	800a17c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a04e:	2300      	movs	r3, #0
 800a050:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a052:	4b81      	ldr	r3, [pc, #516]	; (800a258 <HAL_RCC_OscConfig+0x470>)
 800a054:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a056:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a05a:	2b00      	cmp	r3, #0
 800a05c:	d10f      	bne.n	800a07e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a05e:	2300      	movs	r3, #0
 800a060:	60bb      	str	r3, [r7, #8]
 800a062:	4b7d      	ldr	r3, [pc, #500]	; (800a258 <HAL_RCC_OscConfig+0x470>)
 800a064:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a066:	4a7c      	ldr	r2, [pc, #496]	; (800a258 <HAL_RCC_OscConfig+0x470>)
 800a068:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a06c:	6413      	str	r3, [r2, #64]	; 0x40
 800a06e:	4b7a      	ldr	r3, [pc, #488]	; (800a258 <HAL_RCC_OscConfig+0x470>)
 800a070:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a072:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a076:	60bb      	str	r3, [r7, #8]
 800a078:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a07a:	2301      	movs	r3, #1
 800a07c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a07e:	4b77      	ldr	r3, [pc, #476]	; (800a25c <HAL_RCC_OscConfig+0x474>)
 800a080:	681b      	ldr	r3, [r3, #0]
 800a082:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a086:	2b00      	cmp	r3, #0
 800a088:	d118      	bne.n	800a0bc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800a08a:	4b74      	ldr	r3, [pc, #464]	; (800a25c <HAL_RCC_OscConfig+0x474>)
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	4a73      	ldr	r2, [pc, #460]	; (800a25c <HAL_RCC_OscConfig+0x474>)
 800a090:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a094:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a096:	f7fb fbed 	bl	8005874 <HAL_GetTick>
 800a09a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a09c:	e008      	b.n	800a0b0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a09e:	f7fb fbe9 	bl	8005874 <HAL_GetTick>
 800a0a2:	4602      	mov	r2, r0
 800a0a4:	693b      	ldr	r3, [r7, #16]
 800a0a6:	1ad3      	subs	r3, r2, r3
 800a0a8:	2b02      	cmp	r3, #2
 800a0aa:	d901      	bls.n	800a0b0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800a0ac:	2303      	movs	r3, #3
 800a0ae:	e10c      	b.n	800a2ca <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800a0b0:	4b6a      	ldr	r3, [pc, #424]	; (800a25c <HAL_RCC_OscConfig+0x474>)
 800a0b2:	681b      	ldr	r3, [r3, #0]
 800a0b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	d0f0      	beq.n	800a09e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	689b      	ldr	r3, [r3, #8]
 800a0c0:	2b01      	cmp	r3, #1
 800a0c2:	d106      	bne.n	800a0d2 <HAL_RCC_OscConfig+0x2ea>
 800a0c4:	4b64      	ldr	r3, [pc, #400]	; (800a258 <HAL_RCC_OscConfig+0x470>)
 800a0c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a0c8:	4a63      	ldr	r2, [pc, #396]	; (800a258 <HAL_RCC_OscConfig+0x470>)
 800a0ca:	f043 0301 	orr.w	r3, r3, #1
 800a0ce:	6713      	str	r3, [r2, #112]	; 0x70
 800a0d0:	e01c      	b.n	800a10c <HAL_RCC_OscConfig+0x324>
 800a0d2:	687b      	ldr	r3, [r7, #4]
 800a0d4:	689b      	ldr	r3, [r3, #8]
 800a0d6:	2b05      	cmp	r3, #5
 800a0d8:	d10c      	bne.n	800a0f4 <HAL_RCC_OscConfig+0x30c>
 800a0da:	4b5f      	ldr	r3, [pc, #380]	; (800a258 <HAL_RCC_OscConfig+0x470>)
 800a0dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a0de:	4a5e      	ldr	r2, [pc, #376]	; (800a258 <HAL_RCC_OscConfig+0x470>)
 800a0e0:	f043 0304 	orr.w	r3, r3, #4
 800a0e4:	6713      	str	r3, [r2, #112]	; 0x70
 800a0e6:	4b5c      	ldr	r3, [pc, #368]	; (800a258 <HAL_RCC_OscConfig+0x470>)
 800a0e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a0ea:	4a5b      	ldr	r2, [pc, #364]	; (800a258 <HAL_RCC_OscConfig+0x470>)
 800a0ec:	f043 0301 	orr.w	r3, r3, #1
 800a0f0:	6713      	str	r3, [r2, #112]	; 0x70
 800a0f2:	e00b      	b.n	800a10c <HAL_RCC_OscConfig+0x324>
 800a0f4:	4b58      	ldr	r3, [pc, #352]	; (800a258 <HAL_RCC_OscConfig+0x470>)
 800a0f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a0f8:	4a57      	ldr	r2, [pc, #348]	; (800a258 <HAL_RCC_OscConfig+0x470>)
 800a0fa:	f023 0301 	bic.w	r3, r3, #1
 800a0fe:	6713      	str	r3, [r2, #112]	; 0x70
 800a100:	4b55      	ldr	r3, [pc, #340]	; (800a258 <HAL_RCC_OscConfig+0x470>)
 800a102:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a104:	4a54      	ldr	r2, [pc, #336]	; (800a258 <HAL_RCC_OscConfig+0x470>)
 800a106:	f023 0304 	bic.w	r3, r3, #4
 800a10a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	689b      	ldr	r3, [r3, #8]
 800a110:	2b00      	cmp	r3, #0
 800a112:	d015      	beq.n	800a140 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a114:	f7fb fbae 	bl	8005874 <HAL_GetTick>
 800a118:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a11a:	e00a      	b.n	800a132 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a11c:	f7fb fbaa 	bl	8005874 <HAL_GetTick>
 800a120:	4602      	mov	r2, r0
 800a122:	693b      	ldr	r3, [r7, #16]
 800a124:	1ad3      	subs	r3, r2, r3
 800a126:	f241 3288 	movw	r2, #5000	; 0x1388
 800a12a:	4293      	cmp	r3, r2
 800a12c:	d901      	bls.n	800a132 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800a12e:	2303      	movs	r3, #3
 800a130:	e0cb      	b.n	800a2ca <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a132:	4b49      	ldr	r3, [pc, #292]	; (800a258 <HAL_RCC_OscConfig+0x470>)
 800a134:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a136:	f003 0302 	and.w	r3, r3, #2
 800a13a:	2b00      	cmp	r3, #0
 800a13c:	d0ee      	beq.n	800a11c <HAL_RCC_OscConfig+0x334>
 800a13e:	e014      	b.n	800a16a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800a140:	f7fb fb98 	bl	8005874 <HAL_GetTick>
 800a144:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a146:	e00a      	b.n	800a15e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a148:	f7fb fb94 	bl	8005874 <HAL_GetTick>
 800a14c:	4602      	mov	r2, r0
 800a14e:	693b      	ldr	r3, [r7, #16]
 800a150:	1ad3      	subs	r3, r2, r3
 800a152:	f241 3288 	movw	r2, #5000	; 0x1388
 800a156:	4293      	cmp	r3, r2
 800a158:	d901      	bls.n	800a15e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800a15a:	2303      	movs	r3, #3
 800a15c:	e0b5      	b.n	800a2ca <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800a15e:	4b3e      	ldr	r3, [pc, #248]	; (800a258 <HAL_RCC_OscConfig+0x470>)
 800a160:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a162:	f003 0302 	and.w	r3, r3, #2
 800a166:	2b00      	cmp	r3, #0
 800a168:	d1ee      	bne.n	800a148 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800a16a:	7dfb      	ldrb	r3, [r7, #23]
 800a16c:	2b01      	cmp	r3, #1
 800a16e:	d105      	bne.n	800a17c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a170:	4b39      	ldr	r3, [pc, #228]	; (800a258 <HAL_RCC_OscConfig+0x470>)
 800a172:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a174:	4a38      	ldr	r2, [pc, #224]	; (800a258 <HAL_RCC_OscConfig+0x470>)
 800a176:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800a17a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	699b      	ldr	r3, [r3, #24]
 800a180:	2b00      	cmp	r3, #0
 800a182:	f000 80a1 	beq.w	800a2c8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800a186:	4b34      	ldr	r3, [pc, #208]	; (800a258 <HAL_RCC_OscConfig+0x470>)
 800a188:	689b      	ldr	r3, [r3, #8]
 800a18a:	f003 030c 	and.w	r3, r3, #12
 800a18e:	2b08      	cmp	r3, #8
 800a190:	d05c      	beq.n	800a24c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	699b      	ldr	r3, [r3, #24]
 800a196:	2b02      	cmp	r3, #2
 800a198:	d141      	bne.n	800a21e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a19a:	4b31      	ldr	r3, [pc, #196]	; (800a260 <HAL_RCC_OscConfig+0x478>)
 800a19c:	2200      	movs	r2, #0
 800a19e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a1a0:	f7fb fb68 	bl	8005874 <HAL_GetTick>
 800a1a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a1a6:	e008      	b.n	800a1ba <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a1a8:	f7fb fb64 	bl	8005874 <HAL_GetTick>
 800a1ac:	4602      	mov	r2, r0
 800a1ae:	693b      	ldr	r3, [r7, #16]
 800a1b0:	1ad3      	subs	r3, r2, r3
 800a1b2:	2b02      	cmp	r3, #2
 800a1b4:	d901      	bls.n	800a1ba <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800a1b6:	2303      	movs	r3, #3
 800a1b8:	e087      	b.n	800a2ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a1ba:	4b27      	ldr	r3, [pc, #156]	; (800a258 <HAL_RCC_OscConfig+0x470>)
 800a1bc:	681b      	ldr	r3, [r3, #0]
 800a1be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a1c2:	2b00      	cmp	r3, #0
 800a1c4:	d1f0      	bne.n	800a1a8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	69da      	ldr	r2, [r3, #28]
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	6a1b      	ldr	r3, [r3, #32]
 800a1ce:	431a      	orrs	r2, r3
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a1d4:	019b      	lsls	r3, r3, #6
 800a1d6:	431a      	orrs	r2, r3
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a1dc:	085b      	lsrs	r3, r3, #1
 800a1de:	3b01      	subs	r3, #1
 800a1e0:	041b      	lsls	r3, r3, #16
 800a1e2:	431a      	orrs	r2, r3
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a1e8:	061b      	lsls	r3, r3, #24
 800a1ea:	491b      	ldr	r1, [pc, #108]	; (800a258 <HAL_RCC_OscConfig+0x470>)
 800a1ec:	4313      	orrs	r3, r2
 800a1ee:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800a1f0:	4b1b      	ldr	r3, [pc, #108]	; (800a260 <HAL_RCC_OscConfig+0x478>)
 800a1f2:	2201      	movs	r2, #1
 800a1f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a1f6:	f7fb fb3d 	bl	8005874 <HAL_GetTick>
 800a1fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a1fc:	e008      	b.n	800a210 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a1fe:	f7fb fb39 	bl	8005874 <HAL_GetTick>
 800a202:	4602      	mov	r2, r0
 800a204:	693b      	ldr	r3, [r7, #16]
 800a206:	1ad3      	subs	r3, r2, r3
 800a208:	2b02      	cmp	r3, #2
 800a20a:	d901      	bls.n	800a210 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800a20c:	2303      	movs	r3, #3
 800a20e:	e05c      	b.n	800a2ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a210:	4b11      	ldr	r3, [pc, #68]	; (800a258 <HAL_RCC_OscConfig+0x470>)
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a218:	2b00      	cmp	r3, #0
 800a21a:	d0f0      	beq.n	800a1fe <HAL_RCC_OscConfig+0x416>
 800a21c:	e054      	b.n	800a2c8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a21e:	4b10      	ldr	r3, [pc, #64]	; (800a260 <HAL_RCC_OscConfig+0x478>)
 800a220:	2200      	movs	r2, #0
 800a222:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800a224:	f7fb fb26 	bl	8005874 <HAL_GetTick>
 800a228:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a22a:	e008      	b.n	800a23e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800a22c:	f7fb fb22 	bl	8005874 <HAL_GetTick>
 800a230:	4602      	mov	r2, r0
 800a232:	693b      	ldr	r3, [r7, #16]
 800a234:	1ad3      	subs	r3, r2, r3
 800a236:	2b02      	cmp	r3, #2
 800a238:	d901      	bls.n	800a23e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800a23a:	2303      	movs	r3, #3
 800a23c:	e045      	b.n	800a2ca <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800a23e:	4b06      	ldr	r3, [pc, #24]	; (800a258 <HAL_RCC_OscConfig+0x470>)
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a246:	2b00      	cmp	r3, #0
 800a248:	d1f0      	bne.n	800a22c <HAL_RCC_OscConfig+0x444>
 800a24a:	e03d      	b.n	800a2c8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	699b      	ldr	r3, [r3, #24]
 800a250:	2b01      	cmp	r3, #1
 800a252:	d107      	bne.n	800a264 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800a254:	2301      	movs	r3, #1
 800a256:	e038      	b.n	800a2ca <HAL_RCC_OscConfig+0x4e2>
 800a258:	40023800 	.word	0x40023800
 800a25c:	40007000 	.word	0x40007000
 800a260:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800a264:	4b1b      	ldr	r3, [pc, #108]	; (800a2d4 <HAL_RCC_OscConfig+0x4ec>)
 800a266:	685b      	ldr	r3, [r3, #4]
 800a268:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	699b      	ldr	r3, [r3, #24]
 800a26e:	2b01      	cmp	r3, #1
 800a270:	d028      	beq.n	800a2c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a272:	68fb      	ldr	r3, [r7, #12]
 800a274:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800a27c:	429a      	cmp	r2, r3
 800a27e:	d121      	bne.n	800a2c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800a280:	68fb      	ldr	r3, [r7, #12]
 800a282:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a28a:	429a      	cmp	r2, r3
 800a28c:	d11a      	bne.n	800a2c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800a28e:	68fa      	ldr	r2, [r7, #12]
 800a290:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800a294:	4013      	ands	r3, r2
 800a296:	687a      	ldr	r2, [r7, #4]
 800a298:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800a29a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800a29c:	4293      	cmp	r3, r2
 800a29e:	d111      	bne.n	800a2c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800a2a0:	68fb      	ldr	r3, [r7, #12]
 800a2a2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a2aa:	085b      	lsrs	r3, r3, #1
 800a2ac:	3b01      	subs	r3, #1
 800a2ae:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800a2b0:	429a      	cmp	r2, r3
 800a2b2:	d107      	bne.n	800a2c4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800a2b4:	68fb      	ldr	r3, [r7, #12]
 800a2b6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a2be:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800a2c0:	429a      	cmp	r2, r3
 800a2c2:	d001      	beq.n	800a2c8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800a2c4:	2301      	movs	r3, #1
 800a2c6:	e000      	b.n	800a2ca <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800a2c8:	2300      	movs	r3, #0
}
 800a2ca:	4618      	mov	r0, r3
 800a2cc:	3718      	adds	r7, #24
 800a2ce:	46bd      	mov	sp, r7
 800a2d0:	bd80      	pop	{r7, pc}
 800a2d2:	bf00      	nop
 800a2d4:	40023800 	.word	0x40023800

0800a2d8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a2d8:	b580      	push	{r7, lr}
 800a2da:	b084      	sub	sp, #16
 800a2dc:	af00      	add	r7, sp, #0
 800a2de:	6078      	str	r0, [r7, #4]
 800a2e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	2b00      	cmp	r3, #0
 800a2e6:	d101      	bne.n	800a2ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800a2e8:	2301      	movs	r3, #1
 800a2ea:	e0cc      	b.n	800a486 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800a2ec:	4b68      	ldr	r3, [pc, #416]	; (800a490 <HAL_RCC_ClockConfig+0x1b8>)
 800a2ee:	681b      	ldr	r3, [r3, #0]
 800a2f0:	f003 0307 	and.w	r3, r3, #7
 800a2f4:	683a      	ldr	r2, [r7, #0]
 800a2f6:	429a      	cmp	r2, r3
 800a2f8:	d90c      	bls.n	800a314 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a2fa:	4b65      	ldr	r3, [pc, #404]	; (800a490 <HAL_RCC_ClockConfig+0x1b8>)
 800a2fc:	683a      	ldr	r2, [r7, #0]
 800a2fe:	b2d2      	uxtb	r2, r2
 800a300:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a302:	4b63      	ldr	r3, [pc, #396]	; (800a490 <HAL_RCC_ClockConfig+0x1b8>)
 800a304:	681b      	ldr	r3, [r3, #0]
 800a306:	f003 0307 	and.w	r3, r3, #7
 800a30a:	683a      	ldr	r2, [r7, #0]
 800a30c:	429a      	cmp	r2, r3
 800a30e:	d001      	beq.n	800a314 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800a310:	2301      	movs	r3, #1
 800a312:	e0b8      	b.n	800a486 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a314:	687b      	ldr	r3, [r7, #4]
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	f003 0302 	and.w	r3, r3, #2
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d020      	beq.n	800a362 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	681b      	ldr	r3, [r3, #0]
 800a324:	f003 0304 	and.w	r3, r3, #4
 800a328:	2b00      	cmp	r3, #0
 800a32a:	d005      	beq.n	800a338 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800a32c:	4b59      	ldr	r3, [pc, #356]	; (800a494 <HAL_RCC_ClockConfig+0x1bc>)
 800a32e:	689b      	ldr	r3, [r3, #8]
 800a330:	4a58      	ldr	r2, [pc, #352]	; (800a494 <HAL_RCC_ClockConfig+0x1bc>)
 800a332:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800a336:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	f003 0308 	and.w	r3, r3, #8
 800a340:	2b00      	cmp	r3, #0
 800a342:	d005      	beq.n	800a350 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800a344:	4b53      	ldr	r3, [pc, #332]	; (800a494 <HAL_RCC_ClockConfig+0x1bc>)
 800a346:	689b      	ldr	r3, [r3, #8]
 800a348:	4a52      	ldr	r2, [pc, #328]	; (800a494 <HAL_RCC_ClockConfig+0x1bc>)
 800a34a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800a34e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a350:	4b50      	ldr	r3, [pc, #320]	; (800a494 <HAL_RCC_ClockConfig+0x1bc>)
 800a352:	689b      	ldr	r3, [r3, #8]
 800a354:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	689b      	ldr	r3, [r3, #8]
 800a35c:	494d      	ldr	r1, [pc, #308]	; (800a494 <HAL_RCC_ClockConfig+0x1bc>)
 800a35e:	4313      	orrs	r3, r2
 800a360:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	681b      	ldr	r3, [r3, #0]
 800a366:	f003 0301 	and.w	r3, r3, #1
 800a36a:	2b00      	cmp	r3, #0
 800a36c:	d044      	beq.n	800a3f8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	685b      	ldr	r3, [r3, #4]
 800a372:	2b01      	cmp	r3, #1
 800a374:	d107      	bne.n	800a386 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800a376:	4b47      	ldr	r3, [pc, #284]	; (800a494 <HAL_RCC_ClockConfig+0x1bc>)
 800a378:	681b      	ldr	r3, [r3, #0]
 800a37a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a37e:	2b00      	cmp	r3, #0
 800a380:	d119      	bne.n	800a3b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a382:	2301      	movs	r3, #1
 800a384:	e07f      	b.n	800a486 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	685b      	ldr	r3, [r3, #4]
 800a38a:	2b02      	cmp	r3, #2
 800a38c:	d003      	beq.n	800a396 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800a392:	2b03      	cmp	r3, #3
 800a394:	d107      	bne.n	800a3a6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800a396:	4b3f      	ldr	r3, [pc, #252]	; (800a494 <HAL_RCC_ClockConfig+0x1bc>)
 800a398:	681b      	ldr	r3, [r3, #0]
 800a39a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	d109      	bne.n	800a3b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a3a2:	2301      	movs	r3, #1
 800a3a4:	e06f      	b.n	800a486 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800a3a6:	4b3b      	ldr	r3, [pc, #236]	; (800a494 <HAL_RCC_ClockConfig+0x1bc>)
 800a3a8:	681b      	ldr	r3, [r3, #0]
 800a3aa:	f003 0302 	and.w	r3, r3, #2
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	d101      	bne.n	800a3b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800a3b2:	2301      	movs	r3, #1
 800a3b4:	e067      	b.n	800a486 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800a3b6:	4b37      	ldr	r3, [pc, #220]	; (800a494 <HAL_RCC_ClockConfig+0x1bc>)
 800a3b8:	689b      	ldr	r3, [r3, #8]
 800a3ba:	f023 0203 	bic.w	r2, r3, #3
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	685b      	ldr	r3, [r3, #4]
 800a3c2:	4934      	ldr	r1, [pc, #208]	; (800a494 <HAL_RCC_ClockConfig+0x1bc>)
 800a3c4:	4313      	orrs	r3, r2
 800a3c6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800a3c8:	f7fb fa54 	bl	8005874 <HAL_GetTick>
 800a3cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a3ce:	e00a      	b.n	800a3e6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a3d0:	f7fb fa50 	bl	8005874 <HAL_GetTick>
 800a3d4:	4602      	mov	r2, r0
 800a3d6:	68fb      	ldr	r3, [r7, #12]
 800a3d8:	1ad3      	subs	r3, r2, r3
 800a3da:	f241 3288 	movw	r2, #5000	; 0x1388
 800a3de:	4293      	cmp	r3, r2
 800a3e0:	d901      	bls.n	800a3e6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800a3e2:	2303      	movs	r3, #3
 800a3e4:	e04f      	b.n	800a486 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a3e6:	4b2b      	ldr	r3, [pc, #172]	; (800a494 <HAL_RCC_ClockConfig+0x1bc>)
 800a3e8:	689b      	ldr	r3, [r3, #8]
 800a3ea:	f003 020c 	and.w	r2, r3, #12
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	685b      	ldr	r3, [r3, #4]
 800a3f2:	009b      	lsls	r3, r3, #2
 800a3f4:	429a      	cmp	r2, r3
 800a3f6:	d1eb      	bne.n	800a3d0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800a3f8:	4b25      	ldr	r3, [pc, #148]	; (800a490 <HAL_RCC_ClockConfig+0x1b8>)
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	f003 0307 	and.w	r3, r3, #7
 800a400:	683a      	ldr	r2, [r7, #0]
 800a402:	429a      	cmp	r2, r3
 800a404:	d20c      	bcs.n	800a420 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a406:	4b22      	ldr	r3, [pc, #136]	; (800a490 <HAL_RCC_ClockConfig+0x1b8>)
 800a408:	683a      	ldr	r2, [r7, #0]
 800a40a:	b2d2      	uxtb	r2, r2
 800a40c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800a40e:	4b20      	ldr	r3, [pc, #128]	; (800a490 <HAL_RCC_ClockConfig+0x1b8>)
 800a410:	681b      	ldr	r3, [r3, #0]
 800a412:	f003 0307 	and.w	r3, r3, #7
 800a416:	683a      	ldr	r2, [r7, #0]
 800a418:	429a      	cmp	r2, r3
 800a41a:	d001      	beq.n	800a420 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800a41c:	2301      	movs	r3, #1
 800a41e:	e032      	b.n	800a486 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	f003 0304 	and.w	r3, r3, #4
 800a428:	2b00      	cmp	r3, #0
 800a42a:	d008      	beq.n	800a43e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800a42c:	4b19      	ldr	r3, [pc, #100]	; (800a494 <HAL_RCC_ClockConfig+0x1bc>)
 800a42e:	689b      	ldr	r3, [r3, #8]
 800a430:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800a434:	687b      	ldr	r3, [r7, #4]
 800a436:	68db      	ldr	r3, [r3, #12]
 800a438:	4916      	ldr	r1, [pc, #88]	; (800a494 <HAL_RCC_ClockConfig+0x1bc>)
 800a43a:	4313      	orrs	r3, r2
 800a43c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	681b      	ldr	r3, [r3, #0]
 800a442:	f003 0308 	and.w	r3, r3, #8
 800a446:	2b00      	cmp	r3, #0
 800a448:	d009      	beq.n	800a45e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800a44a:	4b12      	ldr	r3, [pc, #72]	; (800a494 <HAL_RCC_ClockConfig+0x1bc>)
 800a44c:	689b      	ldr	r3, [r3, #8]
 800a44e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	691b      	ldr	r3, [r3, #16]
 800a456:	00db      	lsls	r3, r3, #3
 800a458:	490e      	ldr	r1, [pc, #56]	; (800a494 <HAL_RCC_ClockConfig+0x1bc>)
 800a45a:	4313      	orrs	r3, r2
 800a45c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800a45e:	f000 f821 	bl	800a4a4 <HAL_RCC_GetSysClockFreq>
 800a462:	4602      	mov	r2, r0
 800a464:	4b0b      	ldr	r3, [pc, #44]	; (800a494 <HAL_RCC_ClockConfig+0x1bc>)
 800a466:	689b      	ldr	r3, [r3, #8]
 800a468:	091b      	lsrs	r3, r3, #4
 800a46a:	f003 030f 	and.w	r3, r3, #15
 800a46e:	490a      	ldr	r1, [pc, #40]	; (800a498 <HAL_RCC_ClockConfig+0x1c0>)
 800a470:	5ccb      	ldrb	r3, [r1, r3]
 800a472:	fa22 f303 	lsr.w	r3, r2, r3
 800a476:	4a09      	ldr	r2, [pc, #36]	; (800a49c <HAL_RCC_ClockConfig+0x1c4>)
 800a478:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800a47a:	4b09      	ldr	r3, [pc, #36]	; (800a4a0 <HAL_RCC_ClockConfig+0x1c8>)
 800a47c:	681b      	ldr	r3, [r3, #0]
 800a47e:	4618      	mov	r0, r3
 800a480:	f7fb f9b4 	bl	80057ec <HAL_InitTick>

  return HAL_OK;
 800a484:	2300      	movs	r3, #0
}
 800a486:	4618      	mov	r0, r3
 800a488:	3710      	adds	r7, #16
 800a48a:	46bd      	mov	sp, r7
 800a48c:	bd80      	pop	{r7, pc}
 800a48e:	bf00      	nop
 800a490:	40023c00 	.word	0x40023c00
 800a494:	40023800 	.word	0x40023800
 800a498:	08013d38 	.word	0x08013d38
 800a49c:	20000018 	.word	0x20000018
 800a4a0:	20000060 	.word	0x20000060

0800a4a4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a4a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a4a8:	b094      	sub	sp, #80	; 0x50
 800a4aa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800a4ac:	2300      	movs	r3, #0
 800a4ae:	647b      	str	r3, [r7, #68]	; 0x44
 800a4b0:	2300      	movs	r3, #0
 800a4b2:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a4b4:	2300      	movs	r3, #0
 800a4b6:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 800a4b8:	2300      	movs	r3, #0
 800a4ba:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800a4bc:	4b79      	ldr	r3, [pc, #484]	; (800a6a4 <HAL_RCC_GetSysClockFreq+0x200>)
 800a4be:	689b      	ldr	r3, [r3, #8]
 800a4c0:	f003 030c 	and.w	r3, r3, #12
 800a4c4:	2b08      	cmp	r3, #8
 800a4c6:	d00d      	beq.n	800a4e4 <HAL_RCC_GetSysClockFreq+0x40>
 800a4c8:	2b08      	cmp	r3, #8
 800a4ca:	f200 80e1 	bhi.w	800a690 <HAL_RCC_GetSysClockFreq+0x1ec>
 800a4ce:	2b00      	cmp	r3, #0
 800a4d0:	d002      	beq.n	800a4d8 <HAL_RCC_GetSysClockFreq+0x34>
 800a4d2:	2b04      	cmp	r3, #4
 800a4d4:	d003      	beq.n	800a4de <HAL_RCC_GetSysClockFreq+0x3a>
 800a4d6:	e0db      	b.n	800a690 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800a4d8:	4b73      	ldr	r3, [pc, #460]	; (800a6a8 <HAL_RCC_GetSysClockFreq+0x204>)
 800a4da:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 800a4dc:	e0db      	b.n	800a696 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800a4de:	4b73      	ldr	r3, [pc, #460]	; (800a6ac <HAL_RCC_GetSysClockFreq+0x208>)
 800a4e0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800a4e2:	e0d8      	b.n	800a696 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800a4e4:	4b6f      	ldr	r3, [pc, #444]	; (800a6a4 <HAL_RCC_GetSysClockFreq+0x200>)
 800a4e6:	685b      	ldr	r3, [r3, #4]
 800a4e8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a4ec:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800a4ee:	4b6d      	ldr	r3, [pc, #436]	; (800a6a4 <HAL_RCC_GetSysClockFreq+0x200>)
 800a4f0:	685b      	ldr	r3, [r3, #4]
 800a4f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	d063      	beq.n	800a5c2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a4fa:	4b6a      	ldr	r3, [pc, #424]	; (800a6a4 <HAL_RCC_GetSysClockFreq+0x200>)
 800a4fc:	685b      	ldr	r3, [r3, #4]
 800a4fe:	099b      	lsrs	r3, r3, #6
 800a500:	2200      	movs	r2, #0
 800a502:	63bb      	str	r3, [r7, #56]	; 0x38
 800a504:	63fa      	str	r2, [r7, #60]	; 0x3c
 800a506:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a508:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a50c:	633b      	str	r3, [r7, #48]	; 0x30
 800a50e:	2300      	movs	r3, #0
 800a510:	637b      	str	r3, [r7, #52]	; 0x34
 800a512:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800a516:	4622      	mov	r2, r4
 800a518:	462b      	mov	r3, r5
 800a51a:	f04f 0000 	mov.w	r0, #0
 800a51e:	f04f 0100 	mov.w	r1, #0
 800a522:	0159      	lsls	r1, r3, #5
 800a524:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800a528:	0150      	lsls	r0, r2, #5
 800a52a:	4602      	mov	r2, r0
 800a52c:	460b      	mov	r3, r1
 800a52e:	4621      	mov	r1, r4
 800a530:	1a51      	subs	r1, r2, r1
 800a532:	6139      	str	r1, [r7, #16]
 800a534:	4629      	mov	r1, r5
 800a536:	eb63 0301 	sbc.w	r3, r3, r1
 800a53a:	617b      	str	r3, [r7, #20]
 800a53c:	f04f 0200 	mov.w	r2, #0
 800a540:	f04f 0300 	mov.w	r3, #0
 800a544:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800a548:	4659      	mov	r1, fp
 800a54a:	018b      	lsls	r3, r1, #6
 800a54c:	4651      	mov	r1, sl
 800a54e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800a552:	4651      	mov	r1, sl
 800a554:	018a      	lsls	r2, r1, #6
 800a556:	4651      	mov	r1, sl
 800a558:	ebb2 0801 	subs.w	r8, r2, r1
 800a55c:	4659      	mov	r1, fp
 800a55e:	eb63 0901 	sbc.w	r9, r3, r1
 800a562:	f04f 0200 	mov.w	r2, #0
 800a566:	f04f 0300 	mov.w	r3, #0
 800a56a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800a56e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800a572:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800a576:	4690      	mov	r8, r2
 800a578:	4699      	mov	r9, r3
 800a57a:	4623      	mov	r3, r4
 800a57c:	eb18 0303 	adds.w	r3, r8, r3
 800a580:	60bb      	str	r3, [r7, #8]
 800a582:	462b      	mov	r3, r5
 800a584:	eb49 0303 	adc.w	r3, r9, r3
 800a588:	60fb      	str	r3, [r7, #12]
 800a58a:	f04f 0200 	mov.w	r2, #0
 800a58e:	f04f 0300 	mov.w	r3, #0
 800a592:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800a596:	4629      	mov	r1, r5
 800a598:	024b      	lsls	r3, r1, #9
 800a59a:	4621      	mov	r1, r4
 800a59c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800a5a0:	4621      	mov	r1, r4
 800a5a2:	024a      	lsls	r2, r1, #9
 800a5a4:	4610      	mov	r0, r2
 800a5a6:	4619      	mov	r1, r3
 800a5a8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a5aa:	2200      	movs	r2, #0
 800a5ac:	62bb      	str	r3, [r7, #40]	; 0x28
 800a5ae:	62fa      	str	r2, [r7, #44]	; 0x2c
 800a5b0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800a5b4:	f7f6 fb48 	bl	8000c48 <__aeabi_uldivmod>
 800a5b8:	4602      	mov	r2, r0
 800a5ba:	460b      	mov	r3, r1
 800a5bc:	4613      	mov	r3, r2
 800a5be:	64fb      	str	r3, [r7, #76]	; 0x4c
 800a5c0:	e058      	b.n	800a674 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a5c2:	4b38      	ldr	r3, [pc, #224]	; (800a6a4 <HAL_RCC_GetSysClockFreq+0x200>)
 800a5c4:	685b      	ldr	r3, [r3, #4]
 800a5c6:	099b      	lsrs	r3, r3, #6
 800a5c8:	2200      	movs	r2, #0
 800a5ca:	4618      	mov	r0, r3
 800a5cc:	4611      	mov	r1, r2
 800a5ce:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800a5d2:	623b      	str	r3, [r7, #32]
 800a5d4:	2300      	movs	r3, #0
 800a5d6:	627b      	str	r3, [r7, #36]	; 0x24
 800a5d8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800a5dc:	4642      	mov	r2, r8
 800a5de:	464b      	mov	r3, r9
 800a5e0:	f04f 0000 	mov.w	r0, #0
 800a5e4:	f04f 0100 	mov.w	r1, #0
 800a5e8:	0159      	lsls	r1, r3, #5
 800a5ea:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800a5ee:	0150      	lsls	r0, r2, #5
 800a5f0:	4602      	mov	r2, r0
 800a5f2:	460b      	mov	r3, r1
 800a5f4:	4641      	mov	r1, r8
 800a5f6:	ebb2 0a01 	subs.w	sl, r2, r1
 800a5fa:	4649      	mov	r1, r9
 800a5fc:	eb63 0b01 	sbc.w	fp, r3, r1
 800a600:	f04f 0200 	mov.w	r2, #0
 800a604:	f04f 0300 	mov.w	r3, #0
 800a608:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800a60c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800a610:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800a614:	ebb2 040a 	subs.w	r4, r2, sl
 800a618:	eb63 050b 	sbc.w	r5, r3, fp
 800a61c:	f04f 0200 	mov.w	r2, #0
 800a620:	f04f 0300 	mov.w	r3, #0
 800a624:	00eb      	lsls	r3, r5, #3
 800a626:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800a62a:	00e2      	lsls	r2, r4, #3
 800a62c:	4614      	mov	r4, r2
 800a62e:	461d      	mov	r5, r3
 800a630:	4643      	mov	r3, r8
 800a632:	18e3      	adds	r3, r4, r3
 800a634:	603b      	str	r3, [r7, #0]
 800a636:	464b      	mov	r3, r9
 800a638:	eb45 0303 	adc.w	r3, r5, r3
 800a63c:	607b      	str	r3, [r7, #4]
 800a63e:	f04f 0200 	mov.w	r2, #0
 800a642:	f04f 0300 	mov.w	r3, #0
 800a646:	e9d7 4500 	ldrd	r4, r5, [r7]
 800a64a:	4629      	mov	r1, r5
 800a64c:	028b      	lsls	r3, r1, #10
 800a64e:	4621      	mov	r1, r4
 800a650:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800a654:	4621      	mov	r1, r4
 800a656:	028a      	lsls	r2, r1, #10
 800a658:	4610      	mov	r0, r2
 800a65a:	4619      	mov	r1, r3
 800a65c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800a65e:	2200      	movs	r2, #0
 800a660:	61bb      	str	r3, [r7, #24]
 800a662:	61fa      	str	r2, [r7, #28]
 800a664:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800a668:	f7f6 faee 	bl	8000c48 <__aeabi_uldivmod>
 800a66c:	4602      	mov	r2, r0
 800a66e:	460b      	mov	r3, r1
 800a670:	4613      	mov	r3, r2
 800a672:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800a674:	4b0b      	ldr	r3, [pc, #44]	; (800a6a4 <HAL_RCC_GetSysClockFreq+0x200>)
 800a676:	685b      	ldr	r3, [r3, #4]
 800a678:	0c1b      	lsrs	r3, r3, #16
 800a67a:	f003 0303 	and.w	r3, r3, #3
 800a67e:	3301      	adds	r3, #1
 800a680:	005b      	lsls	r3, r3, #1
 800a682:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 800a684:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800a686:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a688:	fbb2 f3f3 	udiv	r3, r2, r3
 800a68c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800a68e:	e002      	b.n	800a696 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800a690:	4b05      	ldr	r3, [pc, #20]	; (800a6a8 <HAL_RCC_GetSysClockFreq+0x204>)
 800a692:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800a694:	bf00      	nop
    }
  }
  return sysclockfreq;
 800a696:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 800a698:	4618      	mov	r0, r3
 800a69a:	3750      	adds	r7, #80	; 0x50
 800a69c:	46bd      	mov	sp, r7
 800a69e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a6a2:	bf00      	nop
 800a6a4:	40023800 	.word	0x40023800
 800a6a8:	00f42400 	.word	0x00f42400
 800a6ac:	007a1200 	.word	0x007a1200

0800a6b0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a6b0:	b480      	push	{r7}
 800a6b2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a6b4:	4b03      	ldr	r3, [pc, #12]	; (800a6c4 <HAL_RCC_GetHCLKFreq+0x14>)
 800a6b6:	681b      	ldr	r3, [r3, #0]
}
 800a6b8:	4618      	mov	r0, r3
 800a6ba:	46bd      	mov	sp, r7
 800a6bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6c0:	4770      	bx	lr
 800a6c2:	bf00      	nop
 800a6c4:	20000018 	.word	0x20000018

0800a6c8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a6c8:	b580      	push	{r7, lr}
 800a6ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800a6cc:	f7ff fff0 	bl	800a6b0 <HAL_RCC_GetHCLKFreq>
 800a6d0:	4602      	mov	r2, r0
 800a6d2:	4b05      	ldr	r3, [pc, #20]	; (800a6e8 <HAL_RCC_GetPCLK1Freq+0x20>)
 800a6d4:	689b      	ldr	r3, [r3, #8]
 800a6d6:	0a9b      	lsrs	r3, r3, #10
 800a6d8:	f003 0307 	and.w	r3, r3, #7
 800a6dc:	4903      	ldr	r1, [pc, #12]	; (800a6ec <HAL_RCC_GetPCLK1Freq+0x24>)
 800a6de:	5ccb      	ldrb	r3, [r1, r3]
 800a6e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a6e4:	4618      	mov	r0, r3
 800a6e6:	bd80      	pop	{r7, pc}
 800a6e8:	40023800 	.word	0x40023800
 800a6ec:	08013d48 	.word	0x08013d48

0800a6f0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a6f0:	b580      	push	{r7, lr}
 800a6f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800a6f4:	f7ff ffdc 	bl	800a6b0 <HAL_RCC_GetHCLKFreq>
 800a6f8:	4602      	mov	r2, r0
 800a6fa:	4b05      	ldr	r3, [pc, #20]	; (800a710 <HAL_RCC_GetPCLK2Freq+0x20>)
 800a6fc:	689b      	ldr	r3, [r3, #8]
 800a6fe:	0b5b      	lsrs	r3, r3, #13
 800a700:	f003 0307 	and.w	r3, r3, #7
 800a704:	4903      	ldr	r1, [pc, #12]	; (800a714 <HAL_RCC_GetPCLK2Freq+0x24>)
 800a706:	5ccb      	ldrb	r3, [r1, r3]
 800a708:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a70c:	4618      	mov	r0, r3
 800a70e:	bd80      	pop	{r7, pc}
 800a710:	40023800 	.word	0x40023800
 800a714:	08013d48 	.word	0x08013d48

0800a718 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a718:	b580      	push	{r7, lr}
 800a71a:	b086      	sub	sp, #24
 800a71c:	af00      	add	r7, sp, #0
 800a71e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800a720:	2300      	movs	r3, #0
 800a722:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800a724:	2300      	movs	r3, #0
 800a726:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	f003 0301 	and.w	r3, r3, #1
 800a730:	2b00      	cmp	r3, #0
 800a732:	d105      	bne.n	800a740 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800a734:	687b      	ldr	r3, [r7, #4]
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	d035      	beq.n	800a7ac <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800a740:	4b62      	ldr	r3, [pc, #392]	; (800a8cc <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800a742:	2200      	movs	r2, #0
 800a744:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800a746:	f7fb f895 	bl	8005874 <HAL_GetTick>
 800a74a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800a74c:	e008      	b.n	800a760 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800a74e:	f7fb f891 	bl	8005874 <HAL_GetTick>
 800a752:	4602      	mov	r2, r0
 800a754:	697b      	ldr	r3, [r7, #20]
 800a756:	1ad3      	subs	r3, r2, r3
 800a758:	2b02      	cmp	r3, #2
 800a75a:	d901      	bls.n	800a760 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a75c:	2303      	movs	r3, #3
 800a75e:	e0b0      	b.n	800a8c2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800a760:	4b5b      	ldr	r3, [pc, #364]	; (800a8d0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a768:	2b00      	cmp	r3, #0
 800a76a:	d1f0      	bne.n	800a74e <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	685b      	ldr	r3, [r3, #4]
 800a770:	019a      	lsls	r2, r3, #6
 800a772:	687b      	ldr	r3, [r7, #4]
 800a774:	689b      	ldr	r3, [r3, #8]
 800a776:	071b      	lsls	r3, r3, #28
 800a778:	4955      	ldr	r1, [pc, #340]	; (800a8d0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a77a:	4313      	orrs	r3, r2
 800a77c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800a780:	4b52      	ldr	r3, [pc, #328]	; (800a8cc <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800a782:	2201      	movs	r2, #1
 800a784:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800a786:	f7fb f875 	bl	8005874 <HAL_GetTick>
 800a78a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800a78c:	e008      	b.n	800a7a0 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800a78e:	f7fb f871 	bl	8005874 <HAL_GetTick>
 800a792:	4602      	mov	r2, r0
 800a794:	697b      	ldr	r3, [r7, #20]
 800a796:	1ad3      	subs	r3, r2, r3
 800a798:	2b02      	cmp	r3, #2
 800a79a:	d901      	bls.n	800a7a0 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a79c:	2303      	movs	r3, #3
 800a79e:	e090      	b.n	800a8c2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800a7a0:	4b4b      	ldr	r3, [pc, #300]	; (800a8d0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a7a2:	681b      	ldr	r3, [r3, #0]
 800a7a4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a7a8:	2b00      	cmp	r3, #0
 800a7aa:	d0f0      	beq.n	800a78e <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	f003 0302 	and.w	r3, r3, #2
 800a7b4:	2b00      	cmp	r3, #0
 800a7b6:	f000 8083 	beq.w	800a8c0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800a7ba:	2300      	movs	r3, #0
 800a7bc:	60fb      	str	r3, [r7, #12]
 800a7be:	4b44      	ldr	r3, [pc, #272]	; (800a8d0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a7c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a7c2:	4a43      	ldr	r2, [pc, #268]	; (800a8d0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a7c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a7c8:	6413      	str	r3, [r2, #64]	; 0x40
 800a7ca:	4b41      	ldr	r3, [pc, #260]	; (800a8d0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a7cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a7ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a7d2:	60fb      	str	r3, [r7, #12]
 800a7d4:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800a7d6:	4b3f      	ldr	r3, [pc, #252]	; (800a8d4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800a7d8:	681b      	ldr	r3, [r3, #0]
 800a7da:	4a3e      	ldr	r2, [pc, #248]	; (800a8d4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800a7dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a7e0:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800a7e2:	f7fb f847 	bl	8005874 <HAL_GetTick>
 800a7e6:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800a7e8:	e008      	b.n	800a7fc <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800a7ea:	f7fb f843 	bl	8005874 <HAL_GetTick>
 800a7ee:	4602      	mov	r2, r0
 800a7f0:	697b      	ldr	r3, [r7, #20]
 800a7f2:	1ad3      	subs	r3, r2, r3
 800a7f4:	2b02      	cmp	r3, #2
 800a7f6:	d901      	bls.n	800a7fc <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 800a7f8:	2303      	movs	r3, #3
 800a7fa:	e062      	b.n	800a8c2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800a7fc:	4b35      	ldr	r3, [pc, #212]	; (800a8d4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800a7fe:	681b      	ldr	r3, [r3, #0]
 800a800:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a804:	2b00      	cmp	r3, #0
 800a806:	d0f0      	beq.n	800a7ea <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800a808:	4b31      	ldr	r3, [pc, #196]	; (800a8d0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a80a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a80c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a810:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800a812:	693b      	ldr	r3, [r7, #16]
 800a814:	2b00      	cmp	r3, #0
 800a816:	d02f      	beq.n	800a878 <HAL_RCCEx_PeriphCLKConfig+0x160>
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	68db      	ldr	r3, [r3, #12]
 800a81c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a820:	693a      	ldr	r2, [r7, #16]
 800a822:	429a      	cmp	r2, r3
 800a824:	d028      	beq.n	800a878 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800a826:	4b2a      	ldr	r3, [pc, #168]	; (800a8d0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a828:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a82a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a82e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800a830:	4b29      	ldr	r3, [pc, #164]	; (800a8d8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800a832:	2201      	movs	r2, #1
 800a834:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800a836:	4b28      	ldr	r3, [pc, #160]	; (800a8d8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800a838:	2200      	movs	r2, #0
 800a83a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800a83c:	4a24      	ldr	r2, [pc, #144]	; (800a8d0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a83e:	693b      	ldr	r3, [r7, #16]
 800a840:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800a842:	4b23      	ldr	r3, [pc, #140]	; (800a8d0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a844:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a846:	f003 0301 	and.w	r3, r3, #1
 800a84a:	2b01      	cmp	r3, #1
 800a84c:	d114      	bne.n	800a878 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800a84e:	f7fb f811 	bl	8005874 <HAL_GetTick>
 800a852:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a854:	e00a      	b.n	800a86c <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a856:	f7fb f80d 	bl	8005874 <HAL_GetTick>
 800a85a:	4602      	mov	r2, r0
 800a85c:	697b      	ldr	r3, [r7, #20]
 800a85e:	1ad3      	subs	r3, r2, r3
 800a860:	f241 3288 	movw	r2, #5000	; 0x1388
 800a864:	4293      	cmp	r3, r2
 800a866:	d901      	bls.n	800a86c <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 800a868:	2303      	movs	r3, #3
 800a86a:	e02a      	b.n	800a8c2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a86c:	4b18      	ldr	r3, [pc, #96]	; (800a8d0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a86e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a870:	f003 0302 	and.w	r3, r3, #2
 800a874:	2b00      	cmp	r3, #0
 800a876:	d0ee      	beq.n	800a856 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	68db      	ldr	r3, [r3, #12]
 800a87c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a880:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a884:	d10d      	bne.n	800a8a2 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800a886:	4b12      	ldr	r3, [pc, #72]	; (800a8d0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a888:	689b      	ldr	r3, [r3, #8]
 800a88a:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	68db      	ldr	r3, [r3, #12]
 800a892:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800a896:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a89a:	490d      	ldr	r1, [pc, #52]	; (800a8d0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a89c:	4313      	orrs	r3, r2
 800a89e:	608b      	str	r3, [r1, #8]
 800a8a0:	e005      	b.n	800a8ae <HAL_RCCEx_PeriphCLKConfig+0x196>
 800a8a2:	4b0b      	ldr	r3, [pc, #44]	; (800a8d0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a8a4:	689b      	ldr	r3, [r3, #8]
 800a8a6:	4a0a      	ldr	r2, [pc, #40]	; (800a8d0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a8a8:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800a8ac:	6093      	str	r3, [r2, #8]
 800a8ae:	4b08      	ldr	r3, [pc, #32]	; (800a8d0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a8b0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	68db      	ldr	r3, [r3, #12]
 800a8b6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a8ba:	4905      	ldr	r1, [pc, #20]	; (800a8d0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800a8bc:	4313      	orrs	r3, r2
 800a8be:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800a8c0:	2300      	movs	r3, #0
}
 800a8c2:	4618      	mov	r0, r3
 800a8c4:	3718      	adds	r7, #24
 800a8c6:	46bd      	mov	sp, r7
 800a8c8:	bd80      	pop	{r7, pc}
 800a8ca:	bf00      	nop
 800a8cc:	42470068 	.word	0x42470068
 800a8d0:	40023800 	.word	0x40023800
 800a8d4:	40007000 	.word	0x40007000
 800a8d8:	42470e40 	.word	0x42470e40

0800a8dc <HAL_RCCEx_GetPeriphCLKConfig>:
  * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
  * will be configured.
  * @retval None
  */
void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a8dc:	b480      	push	{r7}
 800a8de:	b085      	sub	sp, #20
 800a8e0:	af00      	add	r7, sp, #0
 800a8e2:	6078      	str	r0, [r7, #4]
  uint32_t tempreg;

  /* Set all possible values for the extended clock type parameter------------*/
  PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_I2S | RCC_PERIPHCLK_RTC;
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	2203      	movs	r2, #3
 800a8e8:	601a      	str	r2, [r3, #0]

  /* Get the PLLI2S Clock configuration --------------------------------------*/
  PeriphClkInit->PLLI2S.PLLI2SN = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> RCC_PLLI2SCFGR_PLLI2SN_Pos);
 800a8ea:	4b11      	ldr	r3, [pc, #68]	; (800a930 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 800a8ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a8f0:	099b      	lsrs	r3, r3, #6
 800a8f2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	605a      	str	r2, [r3, #4]
  PeriphClkInit->PLLI2S.PLLI2SR = (uint32_t)((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800a8fa:	4b0d      	ldr	r3, [pc, #52]	; (800a930 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 800a8fc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a900:	0f1b      	lsrs	r3, r3, #28
 800a902:	f003 0207 	and.w	r2, r3, #7
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	609a      	str	r2, [r3, #8]
#if defined(STM32F411xE)
  PeriphClkInit->PLLI2S.PLLI2SM = (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM);
#endif /* STM32F411xE */
  /* Get the RTC Clock configuration -----------------------------------------*/
  tempreg = (RCC->CFGR & RCC_CFGR_RTCPRE);
 800a90a:	4b09      	ldr	r3, [pc, #36]	; (800a930 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 800a90c:	689b      	ldr	r3, [r3, #8]
 800a90e:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
 800a912:	60fb      	str	r3, [r7, #12]
  PeriphClkInit->RTCClockSelection = (uint32_t)((tempreg) | (RCC->BDCR & RCC_BDCR_RTCSEL));
 800a914:	4b06      	ldr	r3, [pc, #24]	; (800a930 <HAL_RCCEx_GetPeriphCLKConfig+0x54>)
 800a916:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a918:	f403 7240 	and.w	r2, r3, #768	; 0x300
 800a91c:	68fb      	ldr	r3, [r7, #12]
 800a91e:	431a      	orrs	r2, r3
 800a920:	687b      	ldr	r3, [r7, #4]
 800a922:	60da      	str	r2, [r3, #12]
  else
  {
    PeriphClkInit->TIMPresSelection = RCC_TIMPRES_ACTIVATED;
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
}
 800a924:	bf00      	nop
 800a926:	3714      	adds	r7, #20
 800a928:	46bd      	mov	sp, r7
 800a92a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a92e:	4770      	bx	lr
 800a930:	40023800 	.word	0x40023800

0800a934 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800a934:	b480      	push	{r7}
 800a936:	b087      	sub	sp, #28
 800a938:	af00      	add	r7, sp, #0
 800a93a:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 800a93c:	2300      	movs	r3, #0
 800a93e:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 800a940:	2300      	movs	r3, #0
 800a942:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 800a944:	2300      	movs	r3, #0
 800a946:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 800a948:	2300      	movs	r3, #0
 800a94a:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	2b01      	cmp	r3, #1
 800a950:	d13e      	bne.n	800a9d0 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800a952:	4b23      	ldr	r3, [pc, #140]	; (800a9e0 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800a954:	689b      	ldr	r3, [r3, #8]
 800a956:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a95a:	60fb      	str	r3, [r7, #12]
 800a95c:	68fb      	ldr	r3, [r7, #12]
 800a95e:	2b00      	cmp	r3, #0
 800a960:	d005      	beq.n	800a96e <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 800a962:	68fb      	ldr	r3, [r7, #12]
 800a964:	2b01      	cmp	r3, #1
 800a966:	d12f      	bne.n	800a9c8 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 800a968:	4b1e      	ldr	r3, [pc, #120]	; (800a9e4 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800a96a:	617b      	str	r3, [r7, #20]
          break;
 800a96c:	e02f      	b.n	800a9ce <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800a96e:	4b1c      	ldr	r3, [pc, #112]	; (800a9e0 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800a970:	685b      	ldr	r3, [r3, #4]
 800a972:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a976:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800a97a:	d108      	bne.n	800a98e <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800a97c:	4b18      	ldr	r3, [pc, #96]	; (800a9e0 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800a97e:	685b      	ldr	r3, [r3, #4]
 800a980:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a984:	4a18      	ldr	r2, [pc, #96]	; (800a9e8 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800a986:	fbb2 f3f3 	udiv	r3, r2, r3
 800a98a:	613b      	str	r3, [r7, #16]
 800a98c:	e007      	b.n	800a99e <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800a98e:	4b14      	ldr	r3, [pc, #80]	; (800a9e0 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800a990:	685b      	ldr	r3, [r3, #4]
 800a992:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a996:	4a15      	ldr	r2, [pc, #84]	; (800a9ec <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 800a998:	fbb2 f3f3 	udiv	r3, r2, r3
 800a99c:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 800a99e:	4b10      	ldr	r3, [pc, #64]	; (800a9e0 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800a9a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a9a4:	099b      	lsrs	r3, r3, #6
 800a9a6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a9aa:	693b      	ldr	r3, [r7, #16]
 800a9ac:	fb02 f303 	mul.w	r3, r2, r3
 800a9b0:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 800a9b2:	4b0b      	ldr	r3, [pc, #44]	; (800a9e0 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800a9b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a9b8:	0f1b      	lsrs	r3, r3, #28
 800a9ba:	f003 0307 	and.w	r3, r3, #7
 800a9be:	68ba      	ldr	r2, [r7, #8]
 800a9c0:	fbb2 f3f3 	udiv	r3, r2, r3
 800a9c4:	617b      	str	r3, [r7, #20]
          break;
 800a9c6:	e002      	b.n	800a9ce <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 800a9c8:	2300      	movs	r3, #0
 800a9ca:	617b      	str	r3, [r7, #20]
          break;
 800a9cc:	bf00      	nop
        }
      }
      break;
 800a9ce:	bf00      	nop
    }
  }
  return frequency;
 800a9d0:	697b      	ldr	r3, [r7, #20]
}
 800a9d2:	4618      	mov	r0, r3
 800a9d4:	371c      	adds	r7, #28
 800a9d6:	46bd      	mov	sp, r7
 800a9d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9dc:	4770      	bx	lr
 800a9de:	bf00      	nop
 800a9e0:	40023800 	.word	0x40023800
 800a9e4:	00bb8000 	.word	0x00bb8000
 800a9e8:	007a1200 	.word	0x007a1200
 800a9ec:	00f42400 	.word	0x00f42400

0800a9f0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a9f0:	b580      	push	{r7, lr}
 800a9f2:	b082      	sub	sp, #8
 800a9f4:	af00      	add	r7, sp, #0
 800a9f6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	2b00      	cmp	r3, #0
 800a9fc:	d101      	bne.n	800aa02 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a9fe:	2301      	movs	r3, #1
 800aa00:	e07b      	b.n	800aafa <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aa06:	2b00      	cmp	r3, #0
 800aa08:	d108      	bne.n	800aa1c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	685b      	ldr	r3, [r3, #4]
 800aa0e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800aa12:	d009      	beq.n	800aa28 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	2200      	movs	r2, #0
 800aa18:	61da      	str	r2, [r3, #28]
 800aa1a:	e005      	b.n	800aa28 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	2200      	movs	r2, #0
 800aa20:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800aa22:	687b      	ldr	r3, [r7, #4]
 800aa24:	2200      	movs	r2, #0
 800aa26:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	2200      	movs	r2, #0
 800aa2c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800aa2e:	687b      	ldr	r3, [r7, #4]
 800aa30:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800aa34:	b2db      	uxtb	r3, r3
 800aa36:	2b00      	cmp	r3, #0
 800aa38:	d106      	bne.n	800aa48 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	2200      	movs	r2, #0
 800aa3e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800aa42:	6878      	ldr	r0, [r7, #4]
 800aa44:	f7f7 f892 	bl	8001b6c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	2202      	movs	r2, #2
 800aa4c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	681a      	ldr	r2, [r3, #0]
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	681b      	ldr	r3, [r3, #0]
 800aa5a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800aa5e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	685b      	ldr	r3, [r3, #4]
 800aa64:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	689b      	ldr	r3, [r3, #8]
 800aa6c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800aa70:	431a      	orrs	r2, r3
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	68db      	ldr	r3, [r3, #12]
 800aa76:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800aa7a:	431a      	orrs	r2, r3
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	691b      	ldr	r3, [r3, #16]
 800aa80:	f003 0302 	and.w	r3, r3, #2
 800aa84:	431a      	orrs	r2, r3
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	695b      	ldr	r3, [r3, #20]
 800aa8a:	f003 0301 	and.w	r3, r3, #1
 800aa8e:	431a      	orrs	r2, r3
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	699b      	ldr	r3, [r3, #24]
 800aa94:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800aa98:	431a      	orrs	r2, r3
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	69db      	ldr	r3, [r3, #28]
 800aa9e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800aaa2:	431a      	orrs	r2, r3
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	6a1b      	ldr	r3, [r3, #32]
 800aaa8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800aaac:	ea42 0103 	orr.w	r1, r2, r3
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aab4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	681b      	ldr	r3, [r3, #0]
 800aabc:	430a      	orrs	r2, r1
 800aabe:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	699b      	ldr	r3, [r3, #24]
 800aac4:	0c1b      	lsrs	r3, r3, #16
 800aac6:	f003 0104 	and.w	r1, r3, #4
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aace:	f003 0210 	and.w	r2, r3, #16
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	681b      	ldr	r3, [r3, #0]
 800aad6:	430a      	orrs	r2, r1
 800aad8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	681b      	ldr	r3, [r3, #0]
 800aade:	69da      	ldr	r2, [r3, #28]
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	681b      	ldr	r3, [r3, #0]
 800aae4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800aae8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	2200      	movs	r2, #0
 800aaee:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	2201      	movs	r2, #1
 800aaf4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800aaf8:	2300      	movs	r3, #0
}
 800aafa:	4618      	mov	r0, r3
 800aafc:	3708      	adds	r7, #8
 800aafe:	46bd      	mov	sp, r7
 800ab00:	bd80      	pop	{r7, pc}

0800ab02 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ab02:	b580      	push	{r7, lr}
 800ab04:	b088      	sub	sp, #32
 800ab06:	af00      	add	r7, sp, #0
 800ab08:	60f8      	str	r0, [r7, #12]
 800ab0a:	60b9      	str	r1, [r7, #8]
 800ab0c:	603b      	str	r3, [r7, #0]
 800ab0e:	4613      	mov	r3, r2
 800ab10:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800ab12:	2300      	movs	r3, #0
 800ab14:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800ab16:	68fb      	ldr	r3, [r7, #12]
 800ab18:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800ab1c:	2b01      	cmp	r3, #1
 800ab1e:	d101      	bne.n	800ab24 <HAL_SPI_Transmit+0x22>
 800ab20:	2302      	movs	r3, #2
 800ab22:	e126      	b.n	800ad72 <HAL_SPI_Transmit+0x270>
 800ab24:	68fb      	ldr	r3, [r7, #12]
 800ab26:	2201      	movs	r2, #1
 800ab28:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ab2c:	f7fa fea2 	bl	8005874 <HAL_GetTick>
 800ab30:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800ab32:	88fb      	ldrh	r3, [r7, #6]
 800ab34:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800ab36:	68fb      	ldr	r3, [r7, #12]
 800ab38:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800ab3c:	b2db      	uxtb	r3, r3
 800ab3e:	2b01      	cmp	r3, #1
 800ab40:	d002      	beq.n	800ab48 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800ab42:	2302      	movs	r3, #2
 800ab44:	77fb      	strb	r3, [r7, #31]
    goto error;
 800ab46:	e10b      	b.n	800ad60 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 800ab48:	68bb      	ldr	r3, [r7, #8]
 800ab4a:	2b00      	cmp	r3, #0
 800ab4c:	d002      	beq.n	800ab54 <HAL_SPI_Transmit+0x52>
 800ab4e:	88fb      	ldrh	r3, [r7, #6]
 800ab50:	2b00      	cmp	r3, #0
 800ab52:	d102      	bne.n	800ab5a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800ab54:	2301      	movs	r3, #1
 800ab56:	77fb      	strb	r3, [r7, #31]
    goto error;
 800ab58:	e102      	b.n	800ad60 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800ab5a:	68fb      	ldr	r3, [r7, #12]
 800ab5c:	2203      	movs	r2, #3
 800ab5e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ab62:	68fb      	ldr	r3, [r7, #12]
 800ab64:	2200      	movs	r2, #0
 800ab66:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800ab68:	68fb      	ldr	r3, [r7, #12]
 800ab6a:	68ba      	ldr	r2, [r7, #8]
 800ab6c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800ab6e:	68fb      	ldr	r3, [r7, #12]
 800ab70:	88fa      	ldrh	r2, [r7, #6]
 800ab72:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800ab74:	68fb      	ldr	r3, [r7, #12]
 800ab76:	88fa      	ldrh	r2, [r7, #6]
 800ab78:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800ab7a:	68fb      	ldr	r3, [r7, #12]
 800ab7c:	2200      	movs	r2, #0
 800ab7e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800ab80:	68fb      	ldr	r3, [r7, #12]
 800ab82:	2200      	movs	r2, #0
 800ab84:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800ab86:	68fb      	ldr	r3, [r7, #12]
 800ab88:	2200      	movs	r2, #0
 800ab8a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800ab8c:	68fb      	ldr	r3, [r7, #12]
 800ab8e:	2200      	movs	r2, #0
 800ab90:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800ab92:	68fb      	ldr	r3, [r7, #12]
 800ab94:	2200      	movs	r2, #0
 800ab96:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ab98:	68fb      	ldr	r3, [r7, #12]
 800ab9a:	689b      	ldr	r3, [r3, #8]
 800ab9c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800aba0:	d10f      	bne.n	800abc2 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800aba2:	68fb      	ldr	r3, [r7, #12]
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	681a      	ldr	r2, [r3, #0]
 800aba8:	68fb      	ldr	r3, [r7, #12]
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800abb0:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800abb2:	68fb      	ldr	r3, [r7, #12]
 800abb4:	681b      	ldr	r3, [r3, #0]
 800abb6:	681a      	ldr	r2, [r3, #0]
 800abb8:	68fb      	ldr	r3, [r7, #12]
 800abba:	681b      	ldr	r3, [r3, #0]
 800abbc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800abc0:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800abc2:	68fb      	ldr	r3, [r7, #12]
 800abc4:	681b      	ldr	r3, [r3, #0]
 800abc6:	681b      	ldr	r3, [r3, #0]
 800abc8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800abcc:	2b40      	cmp	r3, #64	; 0x40
 800abce:	d007      	beq.n	800abe0 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800abd0:	68fb      	ldr	r3, [r7, #12]
 800abd2:	681b      	ldr	r3, [r3, #0]
 800abd4:	681a      	ldr	r2, [r3, #0]
 800abd6:	68fb      	ldr	r3, [r7, #12]
 800abd8:	681b      	ldr	r3, [r3, #0]
 800abda:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800abde:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800abe0:	68fb      	ldr	r3, [r7, #12]
 800abe2:	68db      	ldr	r3, [r3, #12]
 800abe4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800abe8:	d14b      	bne.n	800ac82 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800abea:	68fb      	ldr	r3, [r7, #12]
 800abec:	685b      	ldr	r3, [r3, #4]
 800abee:	2b00      	cmp	r3, #0
 800abf0:	d002      	beq.n	800abf8 <HAL_SPI_Transmit+0xf6>
 800abf2:	8afb      	ldrh	r3, [r7, #22]
 800abf4:	2b01      	cmp	r3, #1
 800abf6:	d13e      	bne.n	800ac76 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800abf8:	68fb      	ldr	r3, [r7, #12]
 800abfa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800abfc:	881a      	ldrh	r2, [r3, #0]
 800abfe:	68fb      	ldr	r3, [r7, #12]
 800ac00:	681b      	ldr	r3, [r3, #0]
 800ac02:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800ac04:	68fb      	ldr	r3, [r7, #12]
 800ac06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ac08:	1c9a      	adds	r2, r3, #2
 800ac0a:	68fb      	ldr	r3, [r7, #12]
 800ac0c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800ac0e:	68fb      	ldr	r3, [r7, #12]
 800ac10:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ac12:	b29b      	uxth	r3, r3
 800ac14:	3b01      	subs	r3, #1
 800ac16:	b29a      	uxth	r2, r3
 800ac18:	68fb      	ldr	r3, [r7, #12]
 800ac1a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800ac1c:	e02b      	b.n	800ac76 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800ac1e:	68fb      	ldr	r3, [r7, #12]
 800ac20:	681b      	ldr	r3, [r3, #0]
 800ac22:	689b      	ldr	r3, [r3, #8]
 800ac24:	f003 0302 	and.w	r3, r3, #2
 800ac28:	2b02      	cmp	r3, #2
 800ac2a:	d112      	bne.n	800ac52 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ac2c:	68fb      	ldr	r3, [r7, #12]
 800ac2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ac30:	881a      	ldrh	r2, [r3, #0]
 800ac32:	68fb      	ldr	r3, [r7, #12]
 800ac34:	681b      	ldr	r3, [r3, #0]
 800ac36:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800ac38:	68fb      	ldr	r3, [r7, #12]
 800ac3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ac3c:	1c9a      	adds	r2, r3, #2
 800ac3e:	68fb      	ldr	r3, [r7, #12]
 800ac40:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800ac42:	68fb      	ldr	r3, [r7, #12]
 800ac44:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ac46:	b29b      	uxth	r3, r3
 800ac48:	3b01      	subs	r3, #1
 800ac4a:	b29a      	uxth	r2, r3
 800ac4c:	68fb      	ldr	r3, [r7, #12]
 800ac4e:	86da      	strh	r2, [r3, #54]	; 0x36
 800ac50:	e011      	b.n	800ac76 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ac52:	f7fa fe0f 	bl	8005874 <HAL_GetTick>
 800ac56:	4602      	mov	r2, r0
 800ac58:	69bb      	ldr	r3, [r7, #24]
 800ac5a:	1ad3      	subs	r3, r2, r3
 800ac5c:	683a      	ldr	r2, [r7, #0]
 800ac5e:	429a      	cmp	r2, r3
 800ac60:	d803      	bhi.n	800ac6a <HAL_SPI_Transmit+0x168>
 800ac62:	683b      	ldr	r3, [r7, #0]
 800ac64:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ac68:	d102      	bne.n	800ac70 <HAL_SPI_Transmit+0x16e>
 800ac6a:	683b      	ldr	r3, [r7, #0]
 800ac6c:	2b00      	cmp	r3, #0
 800ac6e:	d102      	bne.n	800ac76 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 800ac70:	2303      	movs	r3, #3
 800ac72:	77fb      	strb	r3, [r7, #31]
          goto error;
 800ac74:	e074      	b.n	800ad60 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800ac76:	68fb      	ldr	r3, [r7, #12]
 800ac78:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ac7a:	b29b      	uxth	r3, r3
 800ac7c:	2b00      	cmp	r3, #0
 800ac7e:	d1ce      	bne.n	800ac1e <HAL_SPI_Transmit+0x11c>
 800ac80:	e04c      	b.n	800ad1c <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ac82:	68fb      	ldr	r3, [r7, #12]
 800ac84:	685b      	ldr	r3, [r3, #4]
 800ac86:	2b00      	cmp	r3, #0
 800ac88:	d002      	beq.n	800ac90 <HAL_SPI_Transmit+0x18e>
 800ac8a:	8afb      	ldrh	r3, [r7, #22]
 800ac8c:	2b01      	cmp	r3, #1
 800ac8e:	d140      	bne.n	800ad12 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800ac90:	68fb      	ldr	r3, [r7, #12]
 800ac92:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ac94:	68fb      	ldr	r3, [r7, #12]
 800ac96:	681b      	ldr	r3, [r3, #0]
 800ac98:	330c      	adds	r3, #12
 800ac9a:	7812      	ldrb	r2, [r2, #0]
 800ac9c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800ac9e:	68fb      	ldr	r3, [r7, #12]
 800aca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aca2:	1c5a      	adds	r2, r3, #1
 800aca4:	68fb      	ldr	r3, [r7, #12]
 800aca6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800aca8:	68fb      	ldr	r3, [r7, #12]
 800acaa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800acac:	b29b      	uxth	r3, r3
 800acae:	3b01      	subs	r3, #1
 800acb0:	b29a      	uxth	r2, r3
 800acb2:	68fb      	ldr	r3, [r7, #12]
 800acb4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800acb6:	e02c      	b.n	800ad12 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800acb8:	68fb      	ldr	r3, [r7, #12]
 800acba:	681b      	ldr	r3, [r3, #0]
 800acbc:	689b      	ldr	r3, [r3, #8]
 800acbe:	f003 0302 	and.w	r3, r3, #2
 800acc2:	2b02      	cmp	r3, #2
 800acc4:	d113      	bne.n	800acee <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800acc6:	68fb      	ldr	r3, [r7, #12]
 800acc8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800acca:	68fb      	ldr	r3, [r7, #12]
 800accc:	681b      	ldr	r3, [r3, #0]
 800acce:	330c      	adds	r3, #12
 800acd0:	7812      	ldrb	r2, [r2, #0]
 800acd2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800acd4:	68fb      	ldr	r3, [r7, #12]
 800acd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800acd8:	1c5a      	adds	r2, r3, #1
 800acda:	68fb      	ldr	r3, [r7, #12]
 800acdc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800acde:	68fb      	ldr	r3, [r7, #12]
 800ace0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ace2:	b29b      	uxth	r3, r3
 800ace4:	3b01      	subs	r3, #1
 800ace6:	b29a      	uxth	r2, r3
 800ace8:	68fb      	ldr	r3, [r7, #12]
 800acea:	86da      	strh	r2, [r3, #54]	; 0x36
 800acec:	e011      	b.n	800ad12 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800acee:	f7fa fdc1 	bl	8005874 <HAL_GetTick>
 800acf2:	4602      	mov	r2, r0
 800acf4:	69bb      	ldr	r3, [r7, #24]
 800acf6:	1ad3      	subs	r3, r2, r3
 800acf8:	683a      	ldr	r2, [r7, #0]
 800acfa:	429a      	cmp	r2, r3
 800acfc:	d803      	bhi.n	800ad06 <HAL_SPI_Transmit+0x204>
 800acfe:	683b      	ldr	r3, [r7, #0]
 800ad00:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad04:	d102      	bne.n	800ad0c <HAL_SPI_Transmit+0x20a>
 800ad06:	683b      	ldr	r3, [r7, #0]
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	d102      	bne.n	800ad12 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 800ad0c:	2303      	movs	r3, #3
 800ad0e:	77fb      	strb	r3, [r7, #31]
          goto error;
 800ad10:	e026      	b.n	800ad60 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800ad12:	68fb      	ldr	r3, [r7, #12]
 800ad14:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ad16:	b29b      	uxth	r3, r3
 800ad18:	2b00      	cmp	r3, #0
 800ad1a:	d1cd      	bne.n	800acb8 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800ad1c:	69ba      	ldr	r2, [r7, #24]
 800ad1e:	6839      	ldr	r1, [r7, #0]
 800ad20:	68f8      	ldr	r0, [r7, #12]
 800ad22:	f000 fb09 	bl	800b338 <SPI_EndRxTxTransaction>
 800ad26:	4603      	mov	r3, r0
 800ad28:	2b00      	cmp	r3, #0
 800ad2a:	d002      	beq.n	800ad32 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800ad2c:	68fb      	ldr	r3, [r7, #12]
 800ad2e:	2220      	movs	r2, #32
 800ad30:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800ad32:	68fb      	ldr	r3, [r7, #12]
 800ad34:	689b      	ldr	r3, [r3, #8]
 800ad36:	2b00      	cmp	r3, #0
 800ad38:	d10a      	bne.n	800ad50 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800ad3a:	2300      	movs	r3, #0
 800ad3c:	613b      	str	r3, [r7, #16]
 800ad3e:	68fb      	ldr	r3, [r7, #12]
 800ad40:	681b      	ldr	r3, [r3, #0]
 800ad42:	68db      	ldr	r3, [r3, #12]
 800ad44:	613b      	str	r3, [r7, #16]
 800ad46:	68fb      	ldr	r3, [r7, #12]
 800ad48:	681b      	ldr	r3, [r3, #0]
 800ad4a:	689b      	ldr	r3, [r3, #8]
 800ad4c:	613b      	str	r3, [r7, #16]
 800ad4e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ad50:	68fb      	ldr	r3, [r7, #12]
 800ad52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ad54:	2b00      	cmp	r3, #0
 800ad56:	d002      	beq.n	800ad5e <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800ad58:	2301      	movs	r3, #1
 800ad5a:	77fb      	strb	r3, [r7, #31]
 800ad5c:	e000      	b.n	800ad60 <HAL_SPI_Transmit+0x25e>
  }

error:
 800ad5e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800ad60:	68fb      	ldr	r3, [r7, #12]
 800ad62:	2201      	movs	r2, #1
 800ad64:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800ad68:	68fb      	ldr	r3, [r7, #12]
 800ad6a:	2200      	movs	r2, #0
 800ad6c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800ad70:	7ffb      	ldrb	r3, [r7, #31]
}
 800ad72:	4618      	mov	r0, r3
 800ad74:	3720      	adds	r7, #32
 800ad76:	46bd      	mov	sp, r7
 800ad78:	bd80      	pop	{r7, pc}
	...

0800ad7c <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800ad7c:	b580      	push	{r7, lr}
 800ad7e:	b086      	sub	sp, #24
 800ad80:	af00      	add	r7, sp, #0
 800ad82:	60f8      	str	r0, [r7, #12]
 800ad84:	60b9      	str	r1, [r7, #8]
 800ad86:	4613      	mov	r3, r2
 800ad88:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800ad8a:	2300      	movs	r3, #0
 800ad8c:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800ad8e:	68fb      	ldr	r3, [r7, #12]
 800ad90:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800ad94:	2b01      	cmp	r3, #1
 800ad96:	d101      	bne.n	800ad9c <HAL_SPI_Transmit_DMA+0x20>
 800ad98:	2302      	movs	r3, #2
 800ad9a:	e09b      	b.n	800aed4 <HAL_SPI_Transmit_DMA+0x158>
 800ad9c:	68fb      	ldr	r3, [r7, #12]
 800ad9e:	2201      	movs	r2, #1
 800ada0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 800ada4:	68fb      	ldr	r3, [r7, #12]
 800ada6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800adaa:	b2db      	uxtb	r3, r3
 800adac:	2b01      	cmp	r3, #1
 800adae:	d002      	beq.n	800adb6 <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 800adb0:	2302      	movs	r3, #2
 800adb2:	75fb      	strb	r3, [r7, #23]
    goto error;
 800adb4:	e089      	b.n	800aeca <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 800adb6:	68bb      	ldr	r3, [r7, #8]
 800adb8:	2b00      	cmp	r3, #0
 800adba:	d002      	beq.n	800adc2 <HAL_SPI_Transmit_DMA+0x46>
 800adbc:	88fb      	ldrh	r3, [r7, #6]
 800adbe:	2b00      	cmp	r3, #0
 800adc0:	d102      	bne.n	800adc8 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 800adc2:	2301      	movs	r3, #1
 800adc4:	75fb      	strb	r3, [r7, #23]
    goto error;
 800adc6:	e080      	b.n	800aeca <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800adc8:	68fb      	ldr	r3, [r7, #12]
 800adca:	2203      	movs	r2, #3
 800adcc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800add0:	68fb      	ldr	r3, [r7, #12]
 800add2:	2200      	movs	r2, #0
 800add4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800add6:	68fb      	ldr	r3, [r7, #12]
 800add8:	68ba      	ldr	r2, [r7, #8]
 800adda:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800addc:	68fb      	ldr	r3, [r7, #12]
 800adde:	88fa      	ldrh	r2, [r7, #6]
 800ade0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800ade2:	68fb      	ldr	r3, [r7, #12]
 800ade4:	88fa      	ldrh	r2, [r7, #6]
 800ade6:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800ade8:	68fb      	ldr	r3, [r7, #12]
 800adea:	2200      	movs	r2, #0
 800adec:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxISR       = NULL;
 800adee:	68fb      	ldr	r3, [r7, #12]
 800adf0:	2200      	movs	r2, #0
 800adf2:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800adf4:	68fb      	ldr	r3, [r7, #12]
 800adf6:	2200      	movs	r2, #0
 800adf8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800adfa:	68fb      	ldr	r3, [r7, #12]
 800adfc:	2200      	movs	r2, #0
 800adfe:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800ae00:	68fb      	ldr	r3, [r7, #12]
 800ae02:	2200      	movs	r2, #0
 800ae04:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ae06:	68fb      	ldr	r3, [r7, #12]
 800ae08:	689b      	ldr	r3, [r3, #8]
 800ae0a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ae0e:	d10f      	bne.n	800ae30 <HAL_SPI_Transmit_DMA+0xb4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800ae10:	68fb      	ldr	r3, [r7, #12]
 800ae12:	681b      	ldr	r3, [r3, #0]
 800ae14:	681a      	ldr	r2, [r3, #0]
 800ae16:	68fb      	ldr	r3, [r7, #12]
 800ae18:	681b      	ldr	r3, [r3, #0]
 800ae1a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ae1e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800ae20:	68fb      	ldr	r3, [r7, #12]
 800ae22:	681b      	ldr	r3, [r3, #0]
 800ae24:	681a      	ldr	r2, [r3, #0]
 800ae26:	68fb      	ldr	r3, [r7, #12]
 800ae28:	681b      	ldr	r3, [r3, #0]
 800ae2a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800ae2e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 800ae30:	68fb      	ldr	r3, [r7, #12]
 800ae32:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ae34:	4a29      	ldr	r2, [pc, #164]	; (800aedc <HAL_SPI_Transmit_DMA+0x160>)
 800ae36:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800ae38:	68fb      	ldr	r3, [r7, #12]
 800ae3a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ae3c:	4a28      	ldr	r2, [pc, #160]	; (800aee0 <HAL_SPI_Transmit_DMA+0x164>)
 800ae3e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 800ae40:	68fb      	ldr	r3, [r7, #12]
 800ae42:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ae44:	4a27      	ldr	r2, [pc, #156]	; (800aee4 <HAL_SPI_Transmit_DMA+0x168>)
 800ae46:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 800ae48:	68fb      	ldr	r3, [r7, #12]
 800ae4a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800ae4c:	2200      	movs	r2, #0
 800ae4e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800ae50:	68fb      	ldr	r3, [r7, #12]
 800ae52:	6c98      	ldr	r0, [r3, #72]	; 0x48
 800ae54:	68fb      	ldr	r3, [r7, #12]
 800ae56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ae58:	4619      	mov	r1, r3
 800ae5a:	68fb      	ldr	r3, [r7, #12]
 800ae5c:	681b      	ldr	r3, [r3, #0]
 800ae5e:	330c      	adds	r3, #12
 800ae60:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800ae62:	68fb      	ldr	r3, [r7, #12]
 800ae64:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ae66:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800ae68:	f7fa ff6e 	bl	8005d48 <HAL_DMA_Start_IT>
 800ae6c:	4603      	mov	r3, r0
 800ae6e:	2b00      	cmp	r3, #0
 800ae70:	d00c      	beq.n	800ae8c <HAL_SPI_Transmit_DMA+0x110>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800ae72:	68fb      	ldr	r3, [r7, #12]
 800ae74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ae76:	f043 0210 	orr.w	r2, r3, #16
 800ae7a:	68fb      	ldr	r3, [r7, #12]
 800ae7c:	655a      	str	r2, [r3, #84]	; 0x54
    errorcode = HAL_ERROR;
 800ae7e:	2301      	movs	r3, #1
 800ae80:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 800ae82:	68fb      	ldr	r3, [r7, #12]
 800ae84:	2201      	movs	r2, #1
 800ae86:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    goto error;
 800ae8a:	e01e      	b.n	800aeca <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800ae8c:	68fb      	ldr	r3, [r7, #12]
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	681b      	ldr	r3, [r3, #0]
 800ae92:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ae96:	2b40      	cmp	r3, #64	; 0x40
 800ae98:	d007      	beq.n	800aeaa <HAL_SPI_Transmit_DMA+0x12e>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800ae9a:	68fb      	ldr	r3, [r7, #12]
 800ae9c:	681b      	ldr	r3, [r3, #0]
 800ae9e:	681a      	ldr	r2, [r3, #0]
 800aea0:	68fb      	ldr	r3, [r7, #12]
 800aea2:	681b      	ldr	r3, [r3, #0]
 800aea4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800aea8:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800aeaa:	68fb      	ldr	r3, [r7, #12]
 800aeac:	681b      	ldr	r3, [r3, #0]
 800aeae:	685a      	ldr	r2, [r3, #4]
 800aeb0:	68fb      	ldr	r3, [r7, #12]
 800aeb2:	681b      	ldr	r3, [r3, #0]
 800aeb4:	f042 0220 	orr.w	r2, r2, #32
 800aeb8:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800aeba:	68fb      	ldr	r3, [r7, #12]
 800aebc:	681b      	ldr	r3, [r3, #0]
 800aebe:	685a      	ldr	r2, [r3, #4]
 800aec0:	68fb      	ldr	r3, [r7, #12]
 800aec2:	681b      	ldr	r3, [r3, #0]
 800aec4:	f042 0202 	orr.w	r2, r2, #2
 800aec8:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800aeca:	68fb      	ldr	r3, [r7, #12]
 800aecc:	2200      	movs	r2, #0
 800aece:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800aed2:	7dfb      	ldrb	r3, [r7, #23]
}
 800aed4:	4618      	mov	r0, r3
 800aed6:	3718      	adds	r7, #24
 800aed8:	46bd      	mov	sp, r7
 800aeda:	bd80      	pop	{r7, pc}
 800aedc:	0800b1a5 	.word	0x0800b1a5
 800aee0:	0800b0fd 	.word	0x0800b0fd
 800aee4:	0800b1c1 	.word	0x0800b1c1

0800aee8 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800aee8:	b580      	push	{r7, lr}
 800aeea:	b088      	sub	sp, #32
 800aeec:	af00      	add	r7, sp, #0
 800aeee:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	681b      	ldr	r3, [r3, #0]
 800aef4:	685b      	ldr	r3, [r3, #4]
 800aef6:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800aef8:	687b      	ldr	r3, [r7, #4]
 800aefa:	681b      	ldr	r3, [r3, #0]
 800aefc:	689b      	ldr	r3, [r3, #8]
 800aefe:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800af00:	69bb      	ldr	r3, [r7, #24]
 800af02:	099b      	lsrs	r3, r3, #6
 800af04:	f003 0301 	and.w	r3, r3, #1
 800af08:	2b00      	cmp	r3, #0
 800af0a:	d10f      	bne.n	800af2c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800af0c:	69bb      	ldr	r3, [r7, #24]
 800af0e:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800af12:	2b00      	cmp	r3, #0
 800af14:	d00a      	beq.n	800af2c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800af16:	69fb      	ldr	r3, [r7, #28]
 800af18:	099b      	lsrs	r3, r3, #6
 800af1a:	f003 0301 	and.w	r3, r3, #1
 800af1e:	2b00      	cmp	r3, #0
 800af20:	d004      	beq.n	800af2c <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800af26:	6878      	ldr	r0, [r7, #4]
 800af28:	4798      	blx	r3
    return;
 800af2a:	e0d7      	b.n	800b0dc <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800af2c:	69bb      	ldr	r3, [r7, #24]
 800af2e:	085b      	lsrs	r3, r3, #1
 800af30:	f003 0301 	and.w	r3, r3, #1
 800af34:	2b00      	cmp	r3, #0
 800af36:	d00a      	beq.n	800af4e <HAL_SPI_IRQHandler+0x66>
 800af38:	69fb      	ldr	r3, [r7, #28]
 800af3a:	09db      	lsrs	r3, r3, #7
 800af3c:	f003 0301 	and.w	r3, r3, #1
 800af40:	2b00      	cmp	r3, #0
 800af42:	d004      	beq.n	800af4e <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800af48:	6878      	ldr	r0, [r7, #4]
 800af4a:	4798      	blx	r3
    return;
 800af4c:	e0c6      	b.n	800b0dc <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800af4e:	69bb      	ldr	r3, [r7, #24]
 800af50:	095b      	lsrs	r3, r3, #5
 800af52:	f003 0301 	and.w	r3, r3, #1
 800af56:	2b00      	cmp	r3, #0
 800af58:	d10c      	bne.n	800af74 <HAL_SPI_IRQHandler+0x8c>
 800af5a:	69bb      	ldr	r3, [r7, #24]
 800af5c:	099b      	lsrs	r3, r3, #6
 800af5e:	f003 0301 	and.w	r3, r3, #1
 800af62:	2b00      	cmp	r3, #0
 800af64:	d106      	bne.n	800af74 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800af66:	69bb      	ldr	r3, [r7, #24]
 800af68:	0a1b      	lsrs	r3, r3, #8
 800af6a:	f003 0301 	and.w	r3, r3, #1
 800af6e:	2b00      	cmp	r3, #0
 800af70:	f000 80b4 	beq.w	800b0dc <HAL_SPI_IRQHandler+0x1f4>
 800af74:	69fb      	ldr	r3, [r7, #28]
 800af76:	095b      	lsrs	r3, r3, #5
 800af78:	f003 0301 	and.w	r3, r3, #1
 800af7c:	2b00      	cmp	r3, #0
 800af7e:	f000 80ad 	beq.w	800b0dc <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800af82:	69bb      	ldr	r3, [r7, #24]
 800af84:	099b      	lsrs	r3, r3, #6
 800af86:	f003 0301 	and.w	r3, r3, #1
 800af8a:	2b00      	cmp	r3, #0
 800af8c:	d023      	beq.n	800afd6 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800af94:	b2db      	uxtb	r3, r3
 800af96:	2b03      	cmp	r3, #3
 800af98:	d011      	beq.n	800afbe <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800af9e:	f043 0204 	orr.w	r2, r3, #4
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800afa6:	2300      	movs	r3, #0
 800afa8:	617b      	str	r3, [r7, #20]
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	681b      	ldr	r3, [r3, #0]
 800afae:	68db      	ldr	r3, [r3, #12]
 800afb0:	617b      	str	r3, [r7, #20]
 800afb2:	687b      	ldr	r3, [r7, #4]
 800afb4:	681b      	ldr	r3, [r3, #0]
 800afb6:	689b      	ldr	r3, [r3, #8]
 800afb8:	617b      	str	r3, [r7, #20]
 800afba:	697b      	ldr	r3, [r7, #20]
 800afbc:	e00b      	b.n	800afd6 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800afbe:	2300      	movs	r3, #0
 800afc0:	613b      	str	r3, [r7, #16]
 800afc2:	687b      	ldr	r3, [r7, #4]
 800afc4:	681b      	ldr	r3, [r3, #0]
 800afc6:	68db      	ldr	r3, [r3, #12]
 800afc8:	613b      	str	r3, [r7, #16]
 800afca:	687b      	ldr	r3, [r7, #4]
 800afcc:	681b      	ldr	r3, [r3, #0]
 800afce:	689b      	ldr	r3, [r3, #8]
 800afd0:	613b      	str	r3, [r7, #16]
 800afd2:	693b      	ldr	r3, [r7, #16]
        return;
 800afd4:	e082      	b.n	800b0dc <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800afd6:	69bb      	ldr	r3, [r7, #24]
 800afd8:	095b      	lsrs	r3, r3, #5
 800afda:	f003 0301 	and.w	r3, r3, #1
 800afde:	2b00      	cmp	r3, #0
 800afe0:	d014      	beq.n	800b00c <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800afe6:	f043 0201 	orr.w	r2, r3, #1
 800afea:	687b      	ldr	r3, [r7, #4]
 800afec:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800afee:	2300      	movs	r3, #0
 800aff0:	60fb      	str	r3, [r7, #12]
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	681b      	ldr	r3, [r3, #0]
 800aff6:	689b      	ldr	r3, [r3, #8]
 800aff8:	60fb      	str	r3, [r7, #12]
 800affa:	687b      	ldr	r3, [r7, #4]
 800affc:	681b      	ldr	r3, [r3, #0]
 800affe:	681a      	ldr	r2, [r3, #0]
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	681b      	ldr	r3, [r3, #0]
 800b004:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b008:	601a      	str	r2, [r3, #0]
 800b00a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800b00c:	69bb      	ldr	r3, [r7, #24]
 800b00e:	0a1b      	lsrs	r3, r3, #8
 800b010:	f003 0301 	and.w	r3, r3, #1
 800b014:	2b00      	cmp	r3, #0
 800b016:	d00c      	beq.n	800b032 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b01c:	f043 0208 	orr.w	r2, r3, #8
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800b024:	2300      	movs	r3, #0
 800b026:	60bb      	str	r3, [r7, #8]
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	681b      	ldr	r3, [r3, #0]
 800b02c:	689b      	ldr	r3, [r3, #8]
 800b02e:	60bb      	str	r3, [r7, #8]
 800b030:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b036:	2b00      	cmp	r3, #0
 800b038:	d04f      	beq.n	800b0da <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800b03a:	687b      	ldr	r3, [r7, #4]
 800b03c:	681b      	ldr	r3, [r3, #0]
 800b03e:	685a      	ldr	r2, [r3, #4]
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	681b      	ldr	r3, [r3, #0]
 800b044:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800b048:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	2201      	movs	r2, #1
 800b04e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800b052:	69fb      	ldr	r3, [r7, #28]
 800b054:	f003 0302 	and.w	r3, r3, #2
 800b058:	2b00      	cmp	r3, #0
 800b05a:	d104      	bne.n	800b066 <HAL_SPI_IRQHandler+0x17e>
 800b05c:	69fb      	ldr	r3, [r7, #28]
 800b05e:	f003 0301 	and.w	r3, r3, #1
 800b062:	2b00      	cmp	r3, #0
 800b064:	d034      	beq.n	800b0d0 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	681b      	ldr	r3, [r3, #0]
 800b06a:	685a      	ldr	r2, [r3, #4]
 800b06c:	687b      	ldr	r3, [r7, #4]
 800b06e:	681b      	ldr	r3, [r3, #0]
 800b070:	f022 0203 	bic.w	r2, r2, #3
 800b074:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b07a:	2b00      	cmp	r3, #0
 800b07c:	d011      	beq.n	800b0a2 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b082:	4a18      	ldr	r2, [pc, #96]	; (800b0e4 <HAL_SPI_IRQHandler+0x1fc>)
 800b084:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800b08a:	4618      	mov	r0, r3
 800b08c:	f7fa feb4 	bl	8005df8 <HAL_DMA_Abort_IT>
 800b090:	4603      	mov	r3, r0
 800b092:	2b00      	cmp	r3, #0
 800b094:	d005      	beq.n	800b0a2 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b09a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b0a6:	2b00      	cmp	r3, #0
 800b0a8:	d016      	beq.n	800b0d8 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b0ae:	4a0d      	ldr	r2, [pc, #52]	; (800b0e4 <HAL_SPI_IRQHandler+0x1fc>)
 800b0b0:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800b0b6:	4618      	mov	r0, r3
 800b0b8:	f7fa fe9e 	bl	8005df8 <HAL_DMA_Abort_IT>
 800b0bc:	4603      	mov	r3, r0
 800b0be:	2b00      	cmp	r3, #0
 800b0c0:	d00a      	beq.n	800b0d8 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b0c6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800b0ca:	687b      	ldr	r3, [r7, #4]
 800b0cc:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 800b0ce:	e003      	b.n	800b0d8 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800b0d0:	6878      	ldr	r0, [r7, #4]
 800b0d2:	f7f7 ff37 	bl	8002f44 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800b0d6:	e000      	b.n	800b0da <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800b0d8:	bf00      	nop
    return;
 800b0da:	bf00      	nop
  }
}
 800b0dc:	3720      	adds	r7, #32
 800b0de:	46bd      	mov	sp, r7
 800b0e0:	bd80      	pop	{r7, pc}
 800b0e2:	bf00      	nop
 800b0e4:	0800b201 	.word	0x0800b201

0800b0e8 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800b0e8:	b480      	push	{r7}
 800b0ea:	b083      	sub	sp, #12
 800b0ec:	af00      	add	r7, sp, #0
 800b0ee:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 800b0f0:	bf00      	nop
 800b0f2:	370c      	adds	r7, #12
 800b0f4:	46bd      	mov	sp, r7
 800b0f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0fa:	4770      	bx	lr

0800b0fc <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800b0fc:	b580      	push	{r7, lr}
 800b0fe:	b086      	sub	sp, #24
 800b100:	af00      	add	r7, sp, #0
 800b102:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b108:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b10a:	f7fa fbb3 	bl	8005874 <HAL_GetTick>
 800b10e:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	681b      	ldr	r3, [r3, #0]
 800b114:	681b      	ldr	r3, [r3, #0]
 800b116:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b11a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b11e:	d03b      	beq.n	800b198 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800b120:	697b      	ldr	r3, [r7, #20]
 800b122:	681b      	ldr	r3, [r3, #0]
 800b124:	685a      	ldr	r2, [r3, #4]
 800b126:	697b      	ldr	r3, [r7, #20]
 800b128:	681b      	ldr	r3, [r3, #0]
 800b12a:	f022 0220 	bic.w	r2, r2, #32
 800b12e:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800b130:	697b      	ldr	r3, [r7, #20]
 800b132:	681b      	ldr	r3, [r3, #0]
 800b134:	685a      	ldr	r2, [r3, #4]
 800b136:	697b      	ldr	r3, [r7, #20]
 800b138:	681b      	ldr	r3, [r3, #0]
 800b13a:	f022 0202 	bic.w	r2, r2, #2
 800b13e:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800b140:	693a      	ldr	r2, [r7, #16]
 800b142:	2164      	movs	r1, #100	; 0x64
 800b144:	6978      	ldr	r0, [r7, #20]
 800b146:	f000 f8f7 	bl	800b338 <SPI_EndRxTxTransaction>
 800b14a:	4603      	mov	r3, r0
 800b14c:	2b00      	cmp	r3, #0
 800b14e:	d005      	beq.n	800b15c <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b150:	697b      	ldr	r3, [r7, #20]
 800b152:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b154:	f043 0220 	orr.w	r2, r3, #32
 800b158:	697b      	ldr	r3, [r7, #20]
 800b15a:	655a      	str	r2, [r3, #84]	; 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800b15c:	697b      	ldr	r3, [r7, #20]
 800b15e:	689b      	ldr	r3, [r3, #8]
 800b160:	2b00      	cmp	r3, #0
 800b162:	d10a      	bne.n	800b17a <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b164:	2300      	movs	r3, #0
 800b166:	60fb      	str	r3, [r7, #12]
 800b168:	697b      	ldr	r3, [r7, #20]
 800b16a:	681b      	ldr	r3, [r3, #0]
 800b16c:	68db      	ldr	r3, [r3, #12]
 800b16e:	60fb      	str	r3, [r7, #12]
 800b170:	697b      	ldr	r3, [r7, #20]
 800b172:	681b      	ldr	r3, [r3, #0]
 800b174:	689b      	ldr	r3, [r3, #8]
 800b176:	60fb      	str	r3, [r7, #12]
 800b178:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 800b17a:	697b      	ldr	r3, [r7, #20]
 800b17c:	2200      	movs	r2, #0
 800b17e:	86da      	strh	r2, [r3, #54]	; 0x36
    hspi->State = HAL_SPI_STATE_READY;
 800b180:	697b      	ldr	r3, [r7, #20]
 800b182:	2201      	movs	r2, #1
 800b184:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b188:	697b      	ldr	r3, [r7, #20]
 800b18a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b18c:	2b00      	cmp	r3, #0
 800b18e:	d003      	beq.n	800b198 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800b190:	6978      	ldr	r0, [r7, #20]
 800b192:	f7f7 fed7 	bl	8002f44 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800b196:	e002      	b.n	800b19e <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 800b198:	6978      	ldr	r0, [r7, #20]
 800b19a:	f7f7 fee9 	bl	8002f70 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800b19e:	3718      	adds	r7, #24
 800b1a0:	46bd      	mov	sp, r7
 800b1a2:	bd80      	pop	{r7, pc}

0800b1a4 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 800b1a4:	b580      	push	{r7, lr}
 800b1a6:	b084      	sub	sp, #16
 800b1a8:	af00      	add	r7, sp, #0
 800b1aa:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b1b0:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 800b1b2:	68f8      	ldr	r0, [r7, #12]
 800b1b4:	f7ff ff98 	bl	800b0e8 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800b1b8:	bf00      	nop
 800b1ba:	3710      	adds	r7, #16
 800b1bc:	46bd      	mov	sp, r7
 800b1be:	bd80      	pop	{r7, pc}

0800b1c0 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800b1c0:	b580      	push	{r7, lr}
 800b1c2:	b084      	sub	sp, #16
 800b1c4:	af00      	add	r7, sp, #0
 800b1c6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b1cc:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800b1ce:	68fb      	ldr	r3, [r7, #12]
 800b1d0:	681b      	ldr	r3, [r3, #0]
 800b1d2:	685a      	ldr	r2, [r3, #4]
 800b1d4:	68fb      	ldr	r3, [r7, #12]
 800b1d6:	681b      	ldr	r3, [r3, #0]
 800b1d8:	f022 0203 	bic.w	r2, r2, #3
 800b1dc:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800b1de:	68fb      	ldr	r3, [r7, #12]
 800b1e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b1e2:	f043 0210 	orr.w	r2, r3, #16
 800b1e6:	68fb      	ldr	r3, [r7, #12]
 800b1e8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_READY;
 800b1ea:	68fb      	ldr	r3, [r7, #12]
 800b1ec:	2201      	movs	r2, #1
 800b1ee:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800b1f2:	68f8      	ldr	r0, [r7, #12]
 800b1f4:	f7f7 fea6 	bl	8002f44 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800b1f8:	bf00      	nop
 800b1fa:	3710      	adds	r7, #16
 800b1fc:	46bd      	mov	sp, r7
 800b1fe:	bd80      	pop	{r7, pc}

0800b200 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b200:	b580      	push	{r7, lr}
 800b202:	b084      	sub	sp, #16
 800b204:	af00      	add	r7, sp, #0
 800b206:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b20c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800b20e:	68fb      	ldr	r3, [r7, #12]
 800b210:	2200      	movs	r2, #0
 800b212:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 800b214:	68fb      	ldr	r3, [r7, #12]
 800b216:	2200      	movs	r2, #0
 800b218:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800b21a:	68f8      	ldr	r0, [r7, #12]
 800b21c:	f7f7 fe92 	bl	8002f44 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800b220:	bf00      	nop
 800b222:	3710      	adds	r7, #16
 800b224:	46bd      	mov	sp, r7
 800b226:	bd80      	pop	{r7, pc}

0800b228 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800b228:	b580      	push	{r7, lr}
 800b22a:	b088      	sub	sp, #32
 800b22c:	af00      	add	r7, sp, #0
 800b22e:	60f8      	str	r0, [r7, #12]
 800b230:	60b9      	str	r1, [r7, #8]
 800b232:	603b      	str	r3, [r7, #0]
 800b234:	4613      	mov	r3, r2
 800b236:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800b238:	f7fa fb1c 	bl	8005874 <HAL_GetTick>
 800b23c:	4602      	mov	r2, r0
 800b23e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b240:	1a9b      	subs	r3, r3, r2
 800b242:	683a      	ldr	r2, [r7, #0]
 800b244:	4413      	add	r3, r2
 800b246:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800b248:	f7fa fb14 	bl	8005874 <HAL_GetTick>
 800b24c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800b24e:	4b39      	ldr	r3, [pc, #228]	; (800b334 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800b250:	681b      	ldr	r3, [r3, #0]
 800b252:	015b      	lsls	r3, r3, #5
 800b254:	0d1b      	lsrs	r3, r3, #20
 800b256:	69fa      	ldr	r2, [r7, #28]
 800b258:	fb02 f303 	mul.w	r3, r2, r3
 800b25c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b25e:	e054      	b.n	800b30a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800b260:	683b      	ldr	r3, [r7, #0]
 800b262:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b266:	d050      	beq.n	800b30a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800b268:	f7fa fb04 	bl	8005874 <HAL_GetTick>
 800b26c:	4602      	mov	r2, r0
 800b26e:	69bb      	ldr	r3, [r7, #24]
 800b270:	1ad3      	subs	r3, r2, r3
 800b272:	69fa      	ldr	r2, [r7, #28]
 800b274:	429a      	cmp	r2, r3
 800b276:	d902      	bls.n	800b27e <SPI_WaitFlagStateUntilTimeout+0x56>
 800b278:	69fb      	ldr	r3, [r7, #28]
 800b27a:	2b00      	cmp	r3, #0
 800b27c:	d13d      	bne.n	800b2fa <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b27e:	68fb      	ldr	r3, [r7, #12]
 800b280:	681b      	ldr	r3, [r3, #0]
 800b282:	685a      	ldr	r2, [r3, #4]
 800b284:	68fb      	ldr	r3, [r7, #12]
 800b286:	681b      	ldr	r3, [r3, #0]
 800b288:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800b28c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b28e:	68fb      	ldr	r3, [r7, #12]
 800b290:	685b      	ldr	r3, [r3, #4]
 800b292:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b296:	d111      	bne.n	800b2bc <SPI_WaitFlagStateUntilTimeout+0x94>
 800b298:	68fb      	ldr	r3, [r7, #12]
 800b29a:	689b      	ldr	r3, [r3, #8]
 800b29c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b2a0:	d004      	beq.n	800b2ac <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b2a2:	68fb      	ldr	r3, [r7, #12]
 800b2a4:	689b      	ldr	r3, [r3, #8]
 800b2a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b2aa:	d107      	bne.n	800b2bc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800b2ac:	68fb      	ldr	r3, [r7, #12]
 800b2ae:	681b      	ldr	r3, [r3, #0]
 800b2b0:	681a      	ldr	r2, [r3, #0]
 800b2b2:	68fb      	ldr	r3, [r7, #12]
 800b2b4:	681b      	ldr	r3, [r3, #0]
 800b2b6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b2ba:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800b2bc:	68fb      	ldr	r3, [r7, #12]
 800b2be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b2c0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b2c4:	d10f      	bne.n	800b2e6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800b2c6:	68fb      	ldr	r3, [r7, #12]
 800b2c8:	681b      	ldr	r3, [r3, #0]
 800b2ca:	681a      	ldr	r2, [r3, #0]
 800b2cc:	68fb      	ldr	r3, [r7, #12]
 800b2ce:	681b      	ldr	r3, [r3, #0]
 800b2d0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800b2d4:	601a      	str	r2, [r3, #0]
 800b2d6:	68fb      	ldr	r3, [r7, #12]
 800b2d8:	681b      	ldr	r3, [r3, #0]
 800b2da:	681a      	ldr	r2, [r3, #0]
 800b2dc:	68fb      	ldr	r3, [r7, #12]
 800b2de:	681b      	ldr	r3, [r3, #0]
 800b2e0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800b2e4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800b2e6:	68fb      	ldr	r3, [r7, #12]
 800b2e8:	2201      	movs	r2, #1
 800b2ea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800b2ee:	68fb      	ldr	r3, [r7, #12]
 800b2f0:	2200      	movs	r2, #0
 800b2f2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800b2f6:	2303      	movs	r3, #3
 800b2f8:	e017      	b.n	800b32a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800b2fa:	697b      	ldr	r3, [r7, #20]
 800b2fc:	2b00      	cmp	r3, #0
 800b2fe:	d101      	bne.n	800b304 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800b300:	2300      	movs	r3, #0
 800b302:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800b304:	697b      	ldr	r3, [r7, #20]
 800b306:	3b01      	subs	r3, #1
 800b308:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b30a:	68fb      	ldr	r3, [r7, #12]
 800b30c:	681b      	ldr	r3, [r3, #0]
 800b30e:	689a      	ldr	r2, [r3, #8]
 800b310:	68bb      	ldr	r3, [r7, #8]
 800b312:	4013      	ands	r3, r2
 800b314:	68ba      	ldr	r2, [r7, #8]
 800b316:	429a      	cmp	r2, r3
 800b318:	bf0c      	ite	eq
 800b31a:	2301      	moveq	r3, #1
 800b31c:	2300      	movne	r3, #0
 800b31e:	b2db      	uxtb	r3, r3
 800b320:	461a      	mov	r2, r3
 800b322:	79fb      	ldrb	r3, [r7, #7]
 800b324:	429a      	cmp	r2, r3
 800b326:	d19b      	bne.n	800b260 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800b328:	2300      	movs	r3, #0
}
 800b32a:	4618      	mov	r0, r3
 800b32c:	3720      	adds	r7, #32
 800b32e:	46bd      	mov	sp, r7
 800b330:	bd80      	pop	{r7, pc}
 800b332:	bf00      	nop
 800b334:	20000018 	.word	0x20000018

0800b338 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800b338:	b580      	push	{r7, lr}
 800b33a:	b088      	sub	sp, #32
 800b33c:	af02      	add	r7, sp, #8
 800b33e:	60f8      	str	r0, [r7, #12]
 800b340:	60b9      	str	r1, [r7, #8]
 800b342:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800b344:	4b1b      	ldr	r3, [pc, #108]	; (800b3b4 <SPI_EndRxTxTransaction+0x7c>)
 800b346:	681b      	ldr	r3, [r3, #0]
 800b348:	4a1b      	ldr	r2, [pc, #108]	; (800b3b8 <SPI_EndRxTxTransaction+0x80>)
 800b34a:	fba2 2303 	umull	r2, r3, r2, r3
 800b34e:	0d5b      	lsrs	r3, r3, #21
 800b350:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800b354:	fb02 f303 	mul.w	r3, r2, r3
 800b358:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b35a:	68fb      	ldr	r3, [r7, #12]
 800b35c:	685b      	ldr	r3, [r3, #4]
 800b35e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b362:	d112      	bne.n	800b38a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	9300      	str	r3, [sp, #0]
 800b368:	68bb      	ldr	r3, [r7, #8]
 800b36a:	2200      	movs	r2, #0
 800b36c:	2180      	movs	r1, #128	; 0x80
 800b36e:	68f8      	ldr	r0, [r7, #12]
 800b370:	f7ff ff5a 	bl	800b228 <SPI_WaitFlagStateUntilTimeout>
 800b374:	4603      	mov	r3, r0
 800b376:	2b00      	cmp	r3, #0
 800b378:	d016      	beq.n	800b3a8 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b37a:	68fb      	ldr	r3, [r7, #12]
 800b37c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b37e:	f043 0220 	orr.w	r2, r3, #32
 800b382:	68fb      	ldr	r3, [r7, #12]
 800b384:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800b386:	2303      	movs	r3, #3
 800b388:	e00f      	b.n	800b3aa <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800b38a:	697b      	ldr	r3, [r7, #20]
 800b38c:	2b00      	cmp	r3, #0
 800b38e:	d00a      	beq.n	800b3a6 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800b390:	697b      	ldr	r3, [r7, #20]
 800b392:	3b01      	subs	r3, #1
 800b394:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800b396:	68fb      	ldr	r3, [r7, #12]
 800b398:	681b      	ldr	r3, [r3, #0]
 800b39a:	689b      	ldr	r3, [r3, #8]
 800b39c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b3a0:	2b80      	cmp	r3, #128	; 0x80
 800b3a2:	d0f2      	beq.n	800b38a <SPI_EndRxTxTransaction+0x52>
 800b3a4:	e000      	b.n	800b3a8 <SPI_EndRxTxTransaction+0x70>
        break;
 800b3a6:	bf00      	nop
  }

  return HAL_OK;
 800b3a8:	2300      	movs	r3, #0
}
 800b3aa:	4618      	mov	r0, r3
 800b3ac:	3718      	adds	r7, #24
 800b3ae:	46bd      	mov	sp, r7
 800b3b0:	bd80      	pop	{r7, pc}
 800b3b2:	bf00      	nop
 800b3b4:	20000018 	.word	0x20000018
 800b3b8:	165e9f81 	.word	0x165e9f81

0800b3bc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800b3bc:	b580      	push	{r7, lr}
 800b3be:	b082      	sub	sp, #8
 800b3c0:	af00      	add	r7, sp, #0
 800b3c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	2b00      	cmp	r3, #0
 800b3c8:	d101      	bne.n	800b3ce <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800b3ca:	2301      	movs	r3, #1
 800b3cc:	e041      	b.n	800b452 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b3d4:	b2db      	uxtb	r3, r3
 800b3d6:	2b00      	cmp	r3, #0
 800b3d8:	d106      	bne.n	800b3e8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b3da:	687b      	ldr	r3, [r7, #4]
 800b3dc:	2200      	movs	r2, #0
 800b3de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800b3e2:	6878      	ldr	r0, [r7, #4]
 800b3e4:	f7f6 fc64 	bl	8001cb0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b3e8:	687b      	ldr	r3, [r7, #4]
 800b3ea:	2202      	movs	r2, #2
 800b3ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	681a      	ldr	r2, [r3, #0]
 800b3f4:	687b      	ldr	r3, [r7, #4]
 800b3f6:	3304      	adds	r3, #4
 800b3f8:	4619      	mov	r1, r3
 800b3fa:	4610      	mov	r0, r2
 800b3fc:	f000 f8f0 	bl	800b5e0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	2201      	movs	r2, #1
 800b404:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	2201      	movs	r2, #1
 800b40c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	2201      	movs	r2, #1
 800b414:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	2201      	movs	r2, #1
 800b41c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	2201      	movs	r2, #1
 800b424:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	2201      	movs	r2, #1
 800b42c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	2201      	movs	r2, #1
 800b434:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	2201      	movs	r2, #1
 800b43c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	2201      	movs	r2, #1
 800b444:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	2201      	movs	r2, #1
 800b44c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800b450:	2300      	movs	r3, #0
}
 800b452:	4618      	mov	r0, r3
 800b454:	3708      	adds	r7, #8
 800b456:	46bd      	mov	sp, r7
 800b458:	bd80      	pop	{r7, pc}
	...

0800b45c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800b45c:	b580      	push	{r7, lr}
 800b45e:	b086      	sub	sp, #24
 800b460:	af00      	add	r7, sp, #0
 800b462:	60f8      	str	r0, [r7, #12]
 800b464:	60b9      	str	r1, [r7, #8]
 800b466:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b468:	2300      	movs	r3, #0
 800b46a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800b46c:	68fb      	ldr	r3, [r7, #12]
 800b46e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b472:	2b01      	cmp	r3, #1
 800b474:	d101      	bne.n	800b47a <HAL_TIM_PWM_ConfigChannel+0x1e>
 800b476:	2302      	movs	r3, #2
 800b478:	e0ae      	b.n	800b5d8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800b47a:	68fb      	ldr	r3, [r7, #12]
 800b47c:	2201      	movs	r2, #1
 800b47e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	2b0c      	cmp	r3, #12
 800b486:	f200 809f 	bhi.w	800b5c8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800b48a:	a201      	add	r2, pc, #4	; (adr r2, 800b490 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800b48c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b490:	0800b4c5 	.word	0x0800b4c5
 800b494:	0800b5c9 	.word	0x0800b5c9
 800b498:	0800b5c9 	.word	0x0800b5c9
 800b49c:	0800b5c9 	.word	0x0800b5c9
 800b4a0:	0800b505 	.word	0x0800b505
 800b4a4:	0800b5c9 	.word	0x0800b5c9
 800b4a8:	0800b5c9 	.word	0x0800b5c9
 800b4ac:	0800b5c9 	.word	0x0800b5c9
 800b4b0:	0800b547 	.word	0x0800b547
 800b4b4:	0800b5c9 	.word	0x0800b5c9
 800b4b8:	0800b5c9 	.word	0x0800b5c9
 800b4bc:	0800b5c9 	.word	0x0800b5c9
 800b4c0:	0800b587 	.word	0x0800b587
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800b4c4:	68fb      	ldr	r3, [r7, #12]
 800b4c6:	681b      	ldr	r3, [r3, #0]
 800b4c8:	68b9      	ldr	r1, [r7, #8]
 800b4ca:	4618      	mov	r0, r3
 800b4cc:	f000 f928 	bl	800b720 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800b4d0:	68fb      	ldr	r3, [r7, #12]
 800b4d2:	681b      	ldr	r3, [r3, #0]
 800b4d4:	699a      	ldr	r2, [r3, #24]
 800b4d6:	68fb      	ldr	r3, [r7, #12]
 800b4d8:	681b      	ldr	r3, [r3, #0]
 800b4da:	f042 0208 	orr.w	r2, r2, #8
 800b4de:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800b4e0:	68fb      	ldr	r3, [r7, #12]
 800b4e2:	681b      	ldr	r3, [r3, #0]
 800b4e4:	699a      	ldr	r2, [r3, #24]
 800b4e6:	68fb      	ldr	r3, [r7, #12]
 800b4e8:	681b      	ldr	r3, [r3, #0]
 800b4ea:	f022 0204 	bic.w	r2, r2, #4
 800b4ee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800b4f0:	68fb      	ldr	r3, [r7, #12]
 800b4f2:	681b      	ldr	r3, [r3, #0]
 800b4f4:	6999      	ldr	r1, [r3, #24]
 800b4f6:	68bb      	ldr	r3, [r7, #8]
 800b4f8:	691a      	ldr	r2, [r3, #16]
 800b4fa:	68fb      	ldr	r3, [r7, #12]
 800b4fc:	681b      	ldr	r3, [r3, #0]
 800b4fe:	430a      	orrs	r2, r1
 800b500:	619a      	str	r2, [r3, #24]
      break;
 800b502:	e064      	b.n	800b5ce <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800b504:	68fb      	ldr	r3, [r7, #12]
 800b506:	681b      	ldr	r3, [r3, #0]
 800b508:	68b9      	ldr	r1, [r7, #8]
 800b50a:	4618      	mov	r0, r3
 800b50c:	f000 f978 	bl	800b800 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800b510:	68fb      	ldr	r3, [r7, #12]
 800b512:	681b      	ldr	r3, [r3, #0]
 800b514:	699a      	ldr	r2, [r3, #24]
 800b516:	68fb      	ldr	r3, [r7, #12]
 800b518:	681b      	ldr	r3, [r3, #0]
 800b51a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800b51e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800b520:	68fb      	ldr	r3, [r7, #12]
 800b522:	681b      	ldr	r3, [r3, #0]
 800b524:	699a      	ldr	r2, [r3, #24]
 800b526:	68fb      	ldr	r3, [r7, #12]
 800b528:	681b      	ldr	r3, [r3, #0]
 800b52a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800b52e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800b530:	68fb      	ldr	r3, [r7, #12]
 800b532:	681b      	ldr	r3, [r3, #0]
 800b534:	6999      	ldr	r1, [r3, #24]
 800b536:	68bb      	ldr	r3, [r7, #8]
 800b538:	691b      	ldr	r3, [r3, #16]
 800b53a:	021a      	lsls	r2, r3, #8
 800b53c:	68fb      	ldr	r3, [r7, #12]
 800b53e:	681b      	ldr	r3, [r3, #0]
 800b540:	430a      	orrs	r2, r1
 800b542:	619a      	str	r2, [r3, #24]
      break;
 800b544:	e043      	b.n	800b5ce <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800b546:	68fb      	ldr	r3, [r7, #12]
 800b548:	681b      	ldr	r3, [r3, #0]
 800b54a:	68b9      	ldr	r1, [r7, #8]
 800b54c:	4618      	mov	r0, r3
 800b54e:	f000 f9cd 	bl	800b8ec <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800b552:	68fb      	ldr	r3, [r7, #12]
 800b554:	681b      	ldr	r3, [r3, #0]
 800b556:	69da      	ldr	r2, [r3, #28]
 800b558:	68fb      	ldr	r3, [r7, #12]
 800b55a:	681b      	ldr	r3, [r3, #0]
 800b55c:	f042 0208 	orr.w	r2, r2, #8
 800b560:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800b562:	68fb      	ldr	r3, [r7, #12]
 800b564:	681b      	ldr	r3, [r3, #0]
 800b566:	69da      	ldr	r2, [r3, #28]
 800b568:	68fb      	ldr	r3, [r7, #12]
 800b56a:	681b      	ldr	r3, [r3, #0]
 800b56c:	f022 0204 	bic.w	r2, r2, #4
 800b570:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800b572:	68fb      	ldr	r3, [r7, #12]
 800b574:	681b      	ldr	r3, [r3, #0]
 800b576:	69d9      	ldr	r1, [r3, #28]
 800b578:	68bb      	ldr	r3, [r7, #8]
 800b57a:	691a      	ldr	r2, [r3, #16]
 800b57c:	68fb      	ldr	r3, [r7, #12]
 800b57e:	681b      	ldr	r3, [r3, #0]
 800b580:	430a      	orrs	r2, r1
 800b582:	61da      	str	r2, [r3, #28]
      break;
 800b584:	e023      	b.n	800b5ce <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800b586:	68fb      	ldr	r3, [r7, #12]
 800b588:	681b      	ldr	r3, [r3, #0]
 800b58a:	68b9      	ldr	r1, [r7, #8]
 800b58c:	4618      	mov	r0, r3
 800b58e:	f000 fa21 	bl	800b9d4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800b592:	68fb      	ldr	r3, [r7, #12]
 800b594:	681b      	ldr	r3, [r3, #0]
 800b596:	69da      	ldr	r2, [r3, #28]
 800b598:	68fb      	ldr	r3, [r7, #12]
 800b59a:	681b      	ldr	r3, [r3, #0]
 800b59c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800b5a0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800b5a2:	68fb      	ldr	r3, [r7, #12]
 800b5a4:	681b      	ldr	r3, [r3, #0]
 800b5a6:	69da      	ldr	r2, [r3, #28]
 800b5a8:	68fb      	ldr	r3, [r7, #12]
 800b5aa:	681b      	ldr	r3, [r3, #0]
 800b5ac:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800b5b0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800b5b2:	68fb      	ldr	r3, [r7, #12]
 800b5b4:	681b      	ldr	r3, [r3, #0]
 800b5b6:	69d9      	ldr	r1, [r3, #28]
 800b5b8:	68bb      	ldr	r3, [r7, #8]
 800b5ba:	691b      	ldr	r3, [r3, #16]
 800b5bc:	021a      	lsls	r2, r3, #8
 800b5be:	68fb      	ldr	r3, [r7, #12]
 800b5c0:	681b      	ldr	r3, [r3, #0]
 800b5c2:	430a      	orrs	r2, r1
 800b5c4:	61da      	str	r2, [r3, #28]
      break;
 800b5c6:	e002      	b.n	800b5ce <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800b5c8:	2301      	movs	r3, #1
 800b5ca:	75fb      	strb	r3, [r7, #23]
      break;
 800b5cc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800b5ce:	68fb      	ldr	r3, [r7, #12]
 800b5d0:	2200      	movs	r2, #0
 800b5d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800b5d6:	7dfb      	ldrb	r3, [r7, #23]
}
 800b5d8:	4618      	mov	r0, r3
 800b5da:	3718      	adds	r7, #24
 800b5dc:	46bd      	mov	sp, r7
 800b5de:	bd80      	pop	{r7, pc}

0800b5e0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800b5e0:	b480      	push	{r7}
 800b5e2:	b085      	sub	sp, #20
 800b5e4:	af00      	add	r7, sp, #0
 800b5e6:	6078      	str	r0, [r7, #4]
 800b5e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	681b      	ldr	r3, [r3, #0]
 800b5ee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	4a40      	ldr	r2, [pc, #256]	; (800b6f4 <TIM_Base_SetConfig+0x114>)
 800b5f4:	4293      	cmp	r3, r2
 800b5f6:	d013      	beq.n	800b620 <TIM_Base_SetConfig+0x40>
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b5fe:	d00f      	beq.n	800b620 <TIM_Base_SetConfig+0x40>
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	4a3d      	ldr	r2, [pc, #244]	; (800b6f8 <TIM_Base_SetConfig+0x118>)
 800b604:	4293      	cmp	r3, r2
 800b606:	d00b      	beq.n	800b620 <TIM_Base_SetConfig+0x40>
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	4a3c      	ldr	r2, [pc, #240]	; (800b6fc <TIM_Base_SetConfig+0x11c>)
 800b60c:	4293      	cmp	r3, r2
 800b60e:	d007      	beq.n	800b620 <TIM_Base_SetConfig+0x40>
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	4a3b      	ldr	r2, [pc, #236]	; (800b700 <TIM_Base_SetConfig+0x120>)
 800b614:	4293      	cmp	r3, r2
 800b616:	d003      	beq.n	800b620 <TIM_Base_SetConfig+0x40>
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	4a3a      	ldr	r2, [pc, #232]	; (800b704 <TIM_Base_SetConfig+0x124>)
 800b61c:	4293      	cmp	r3, r2
 800b61e:	d108      	bne.n	800b632 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b620:	68fb      	ldr	r3, [r7, #12]
 800b622:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b626:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b628:	683b      	ldr	r3, [r7, #0]
 800b62a:	685b      	ldr	r3, [r3, #4]
 800b62c:	68fa      	ldr	r2, [r7, #12]
 800b62e:	4313      	orrs	r3, r2
 800b630:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b632:	687b      	ldr	r3, [r7, #4]
 800b634:	4a2f      	ldr	r2, [pc, #188]	; (800b6f4 <TIM_Base_SetConfig+0x114>)
 800b636:	4293      	cmp	r3, r2
 800b638:	d02b      	beq.n	800b692 <TIM_Base_SetConfig+0xb2>
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b640:	d027      	beq.n	800b692 <TIM_Base_SetConfig+0xb2>
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	4a2c      	ldr	r2, [pc, #176]	; (800b6f8 <TIM_Base_SetConfig+0x118>)
 800b646:	4293      	cmp	r3, r2
 800b648:	d023      	beq.n	800b692 <TIM_Base_SetConfig+0xb2>
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	4a2b      	ldr	r2, [pc, #172]	; (800b6fc <TIM_Base_SetConfig+0x11c>)
 800b64e:	4293      	cmp	r3, r2
 800b650:	d01f      	beq.n	800b692 <TIM_Base_SetConfig+0xb2>
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	4a2a      	ldr	r2, [pc, #168]	; (800b700 <TIM_Base_SetConfig+0x120>)
 800b656:	4293      	cmp	r3, r2
 800b658:	d01b      	beq.n	800b692 <TIM_Base_SetConfig+0xb2>
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	4a29      	ldr	r2, [pc, #164]	; (800b704 <TIM_Base_SetConfig+0x124>)
 800b65e:	4293      	cmp	r3, r2
 800b660:	d017      	beq.n	800b692 <TIM_Base_SetConfig+0xb2>
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	4a28      	ldr	r2, [pc, #160]	; (800b708 <TIM_Base_SetConfig+0x128>)
 800b666:	4293      	cmp	r3, r2
 800b668:	d013      	beq.n	800b692 <TIM_Base_SetConfig+0xb2>
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	4a27      	ldr	r2, [pc, #156]	; (800b70c <TIM_Base_SetConfig+0x12c>)
 800b66e:	4293      	cmp	r3, r2
 800b670:	d00f      	beq.n	800b692 <TIM_Base_SetConfig+0xb2>
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	4a26      	ldr	r2, [pc, #152]	; (800b710 <TIM_Base_SetConfig+0x130>)
 800b676:	4293      	cmp	r3, r2
 800b678:	d00b      	beq.n	800b692 <TIM_Base_SetConfig+0xb2>
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	4a25      	ldr	r2, [pc, #148]	; (800b714 <TIM_Base_SetConfig+0x134>)
 800b67e:	4293      	cmp	r3, r2
 800b680:	d007      	beq.n	800b692 <TIM_Base_SetConfig+0xb2>
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	4a24      	ldr	r2, [pc, #144]	; (800b718 <TIM_Base_SetConfig+0x138>)
 800b686:	4293      	cmp	r3, r2
 800b688:	d003      	beq.n	800b692 <TIM_Base_SetConfig+0xb2>
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	4a23      	ldr	r2, [pc, #140]	; (800b71c <TIM_Base_SetConfig+0x13c>)
 800b68e:	4293      	cmp	r3, r2
 800b690:	d108      	bne.n	800b6a4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b692:	68fb      	ldr	r3, [r7, #12]
 800b694:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b698:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b69a:	683b      	ldr	r3, [r7, #0]
 800b69c:	68db      	ldr	r3, [r3, #12]
 800b69e:	68fa      	ldr	r2, [r7, #12]
 800b6a0:	4313      	orrs	r3, r2
 800b6a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b6a4:	68fb      	ldr	r3, [r7, #12]
 800b6a6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800b6aa:	683b      	ldr	r3, [r7, #0]
 800b6ac:	695b      	ldr	r3, [r3, #20]
 800b6ae:	4313      	orrs	r3, r2
 800b6b0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800b6b2:	687b      	ldr	r3, [r7, #4]
 800b6b4:	68fa      	ldr	r2, [r7, #12]
 800b6b6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b6b8:	683b      	ldr	r3, [r7, #0]
 800b6ba:	689a      	ldr	r2, [r3, #8]
 800b6bc:	687b      	ldr	r3, [r7, #4]
 800b6be:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b6c0:	683b      	ldr	r3, [r7, #0]
 800b6c2:	681a      	ldr	r2, [r3, #0]
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	4a0a      	ldr	r2, [pc, #40]	; (800b6f4 <TIM_Base_SetConfig+0x114>)
 800b6cc:	4293      	cmp	r3, r2
 800b6ce:	d003      	beq.n	800b6d8 <TIM_Base_SetConfig+0xf8>
 800b6d0:	687b      	ldr	r3, [r7, #4]
 800b6d2:	4a0c      	ldr	r2, [pc, #48]	; (800b704 <TIM_Base_SetConfig+0x124>)
 800b6d4:	4293      	cmp	r3, r2
 800b6d6:	d103      	bne.n	800b6e0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b6d8:	683b      	ldr	r3, [r7, #0]
 800b6da:	691a      	ldr	r2, [r3, #16]
 800b6dc:	687b      	ldr	r3, [r7, #4]
 800b6de:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	2201      	movs	r2, #1
 800b6e4:	615a      	str	r2, [r3, #20]
}
 800b6e6:	bf00      	nop
 800b6e8:	3714      	adds	r7, #20
 800b6ea:	46bd      	mov	sp, r7
 800b6ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6f0:	4770      	bx	lr
 800b6f2:	bf00      	nop
 800b6f4:	40010000 	.word	0x40010000
 800b6f8:	40000400 	.word	0x40000400
 800b6fc:	40000800 	.word	0x40000800
 800b700:	40000c00 	.word	0x40000c00
 800b704:	40010400 	.word	0x40010400
 800b708:	40014000 	.word	0x40014000
 800b70c:	40014400 	.word	0x40014400
 800b710:	40014800 	.word	0x40014800
 800b714:	40001800 	.word	0x40001800
 800b718:	40001c00 	.word	0x40001c00
 800b71c:	40002000 	.word	0x40002000

0800b720 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b720:	b480      	push	{r7}
 800b722:	b087      	sub	sp, #28
 800b724:	af00      	add	r7, sp, #0
 800b726:	6078      	str	r0, [r7, #4]
 800b728:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	6a1b      	ldr	r3, [r3, #32]
 800b72e:	f023 0201 	bic.w	r2, r3, #1
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	6a1b      	ldr	r3, [r3, #32]
 800b73a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	685b      	ldr	r3, [r3, #4]
 800b740:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	699b      	ldr	r3, [r3, #24]
 800b746:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800b748:	68fb      	ldr	r3, [r7, #12]
 800b74a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b74e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800b750:	68fb      	ldr	r3, [r7, #12]
 800b752:	f023 0303 	bic.w	r3, r3, #3
 800b756:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b758:	683b      	ldr	r3, [r7, #0]
 800b75a:	681b      	ldr	r3, [r3, #0]
 800b75c:	68fa      	ldr	r2, [r7, #12]
 800b75e:	4313      	orrs	r3, r2
 800b760:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800b762:	697b      	ldr	r3, [r7, #20]
 800b764:	f023 0302 	bic.w	r3, r3, #2
 800b768:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800b76a:	683b      	ldr	r3, [r7, #0]
 800b76c:	689b      	ldr	r3, [r3, #8]
 800b76e:	697a      	ldr	r2, [r7, #20]
 800b770:	4313      	orrs	r3, r2
 800b772:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	4a20      	ldr	r2, [pc, #128]	; (800b7f8 <TIM_OC1_SetConfig+0xd8>)
 800b778:	4293      	cmp	r3, r2
 800b77a:	d003      	beq.n	800b784 <TIM_OC1_SetConfig+0x64>
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	4a1f      	ldr	r2, [pc, #124]	; (800b7fc <TIM_OC1_SetConfig+0xdc>)
 800b780:	4293      	cmp	r3, r2
 800b782:	d10c      	bne.n	800b79e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800b784:	697b      	ldr	r3, [r7, #20]
 800b786:	f023 0308 	bic.w	r3, r3, #8
 800b78a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800b78c:	683b      	ldr	r3, [r7, #0]
 800b78e:	68db      	ldr	r3, [r3, #12]
 800b790:	697a      	ldr	r2, [r7, #20]
 800b792:	4313      	orrs	r3, r2
 800b794:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800b796:	697b      	ldr	r3, [r7, #20]
 800b798:	f023 0304 	bic.w	r3, r3, #4
 800b79c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	4a15      	ldr	r2, [pc, #84]	; (800b7f8 <TIM_OC1_SetConfig+0xd8>)
 800b7a2:	4293      	cmp	r3, r2
 800b7a4:	d003      	beq.n	800b7ae <TIM_OC1_SetConfig+0x8e>
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	4a14      	ldr	r2, [pc, #80]	; (800b7fc <TIM_OC1_SetConfig+0xdc>)
 800b7aa:	4293      	cmp	r3, r2
 800b7ac:	d111      	bne.n	800b7d2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800b7ae:	693b      	ldr	r3, [r7, #16]
 800b7b0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b7b4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800b7b6:	693b      	ldr	r3, [r7, #16]
 800b7b8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800b7bc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800b7be:	683b      	ldr	r3, [r7, #0]
 800b7c0:	695b      	ldr	r3, [r3, #20]
 800b7c2:	693a      	ldr	r2, [r7, #16]
 800b7c4:	4313      	orrs	r3, r2
 800b7c6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800b7c8:	683b      	ldr	r3, [r7, #0]
 800b7ca:	699b      	ldr	r3, [r3, #24]
 800b7cc:	693a      	ldr	r2, [r7, #16]
 800b7ce:	4313      	orrs	r3, r2
 800b7d0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b7d2:	687b      	ldr	r3, [r7, #4]
 800b7d4:	693a      	ldr	r2, [r7, #16]
 800b7d6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b7d8:	687b      	ldr	r3, [r7, #4]
 800b7da:	68fa      	ldr	r2, [r7, #12]
 800b7dc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800b7de:	683b      	ldr	r3, [r7, #0]
 800b7e0:	685a      	ldr	r2, [r3, #4]
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	697a      	ldr	r2, [r7, #20]
 800b7ea:	621a      	str	r2, [r3, #32]
}
 800b7ec:	bf00      	nop
 800b7ee:	371c      	adds	r7, #28
 800b7f0:	46bd      	mov	sp, r7
 800b7f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7f6:	4770      	bx	lr
 800b7f8:	40010000 	.word	0x40010000
 800b7fc:	40010400 	.word	0x40010400

0800b800 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b800:	b480      	push	{r7}
 800b802:	b087      	sub	sp, #28
 800b804:	af00      	add	r7, sp, #0
 800b806:	6078      	str	r0, [r7, #4]
 800b808:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	6a1b      	ldr	r3, [r3, #32]
 800b80e:	f023 0210 	bic.w	r2, r3, #16
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	6a1b      	ldr	r3, [r3, #32]
 800b81a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b81c:	687b      	ldr	r3, [r7, #4]
 800b81e:	685b      	ldr	r3, [r3, #4]
 800b820:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	699b      	ldr	r3, [r3, #24]
 800b826:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800b828:	68fb      	ldr	r3, [r7, #12]
 800b82a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b82e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800b830:	68fb      	ldr	r3, [r7, #12]
 800b832:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b836:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b838:	683b      	ldr	r3, [r7, #0]
 800b83a:	681b      	ldr	r3, [r3, #0]
 800b83c:	021b      	lsls	r3, r3, #8
 800b83e:	68fa      	ldr	r2, [r7, #12]
 800b840:	4313      	orrs	r3, r2
 800b842:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800b844:	697b      	ldr	r3, [r7, #20]
 800b846:	f023 0320 	bic.w	r3, r3, #32
 800b84a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800b84c:	683b      	ldr	r3, [r7, #0]
 800b84e:	689b      	ldr	r3, [r3, #8]
 800b850:	011b      	lsls	r3, r3, #4
 800b852:	697a      	ldr	r2, [r7, #20]
 800b854:	4313      	orrs	r3, r2
 800b856:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	4a22      	ldr	r2, [pc, #136]	; (800b8e4 <TIM_OC2_SetConfig+0xe4>)
 800b85c:	4293      	cmp	r3, r2
 800b85e:	d003      	beq.n	800b868 <TIM_OC2_SetConfig+0x68>
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	4a21      	ldr	r2, [pc, #132]	; (800b8e8 <TIM_OC2_SetConfig+0xe8>)
 800b864:	4293      	cmp	r3, r2
 800b866:	d10d      	bne.n	800b884 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800b868:	697b      	ldr	r3, [r7, #20]
 800b86a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b86e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800b870:	683b      	ldr	r3, [r7, #0]
 800b872:	68db      	ldr	r3, [r3, #12]
 800b874:	011b      	lsls	r3, r3, #4
 800b876:	697a      	ldr	r2, [r7, #20]
 800b878:	4313      	orrs	r3, r2
 800b87a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800b87c:	697b      	ldr	r3, [r7, #20]
 800b87e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b882:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	4a17      	ldr	r2, [pc, #92]	; (800b8e4 <TIM_OC2_SetConfig+0xe4>)
 800b888:	4293      	cmp	r3, r2
 800b88a:	d003      	beq.n	800b894 <TIM_OC2_SetConfig+0x94>
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	4a16      	ldr	r2, [pc, #88]	; (800b8e8 <TIM_OC2_SetConfig+0xe8>)
 800b890:	4293      	cmp	r3, r2
 800b892:	d113      	bne.n	800b8bc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800b894:	693b      	ldr	r3, [r7, #16]
 800b896:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800b89a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800b89c:	693b      	ldr	r3, [r7, #16]
 800b89e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800b8a2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800b8a4:	683b      	ldr	r3, [r7, #0]
 800b8a6:	695b      	ldr	r3, [r3, #20]
 800b8a8:	009b      	lsls	r3, r3, #2
 800b8aa:	693a      	ldr	r2, [r7, #16]
 800b8ac:	4313      	orrs	r3, r2
 800b8ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800b8b0:	683b      	ldr	r3, [r7, #0]
 800b8b2:	699b      	ldr	r3, [r3, #24]
 800b8b4:	009b      	lsls	r3, r3, #2
 800b8b6:	693a      	ldr	r2, [r7, #16]
 800b8b8:	4313      	orrs	r3, r2
 800b8ba:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b8bc:	687b      	ldr	r3, [r7, #4]
 800b8be:	693a      	ldr	r2, [r7, #16]
 800b8c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b8c2:	687b      	ldr	r3, [r7, #4]
 800b8c4:	68fa      	ldr	r2, [r7, #12]
 800b8c6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800b8c8:	683b      	ldr	r3, [r7, #0]
 800b8ca:	685a      	ldr	r2, [r3, #4]
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	697a      	ldr	r2, [r7, #20]
 800b8d4:	621a      	str	r2, [r3, #32]
}
 800b8d6:	bf00      	nop
 800b8d8:	371c      	adds	r7, #28
 800b8da:	46bd      	mov	sp, r7
 800b8dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8e0:	4770      	bx	lr
 800b8e2:	bf00      	nop
 800b8e4:	40010000 	.word	0x40010000
 800b8e8:	40010400 	.word	0x40010400

0800b8ec <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b8ec:	b480      	push	{r7}
 800b8ee:	b087      	sub	sp, #28
 800b8f0:	af00      	add	r7, sp, #0
 800b8f2:	6078      	str	r0, [r7, #4]
 800b8f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b8f6:	687b      	ldr	r3, [r7, #4]
 800b8f8:	6a1b      	ldr	r3, [r3, #32]
 800b8fa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b902:	687b      	ldr	r3, [r7, #4]
 800b904:	6a1b      	ldr	r3, [r3, #32]
 800b906:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b908:	687b      	ldr	r3, [r7, #4]
 800b90a:	685b      	ldr	r3, [r3, #4]
 800b90c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	69db      	ldr	r3, [r3, #28]
 800b912:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800b914:	68fb      	ldr	r3, [r7, #12]
 800b916:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b91a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800b91c:	68fb      	ldr	r3, [r7, #12]
 800b91e:	f023 0303 	bic.w	r3, r3, #3
 800b922:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b924:	683b      	ldr	r3, [r7, #0]
 800b926:	681b      	ldr	r3, [r3, #0]
 800b928:	68fa      	ldr	r2, [r7, #12]
 800b92a:	4313      	orrs	r3, r2
 800b92c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800b92e:	697b      	ldr	r3, [r7, #20]
 800b930:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800b934:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800b936:	683b      	ldr	r3, [r7, #0]
 800b938:	689b      	ldr	r3, [r3, #8]
 800b93a:	021b      	lsls	r3, r3, #8
 800b93c:	697a      	ldr	r2, [r7, #20]
 800b93e:	4313      	orrs	r3, r2
 800b940:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	4a21      	ldr	r2, [pc, #132]	; (800b9cc <TIM_OC3_SetConfig+0xe0>)
 800b946:	4293      	cmp	r3, r2
 800b948:	d003      	beq.n	800b952 <TIM_OC3_SetConfig+0x66>
 800b94a:	687b      	ldr	r3, [r7, #4]
 800b94c:	4a20      	ldr	r2, [pc, #128]	; (800b9d0 <TIM_OC3_SetConfig+0xe4>)
 800b94e:	4293      	cmp	r3, r2
 800b950:	d10d      	bne.n	800b96e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800b952:	697b      	ldr	r3, [r7, #20]
 800b954:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800b958:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800b95a:	683b      	ldr	r3, [r7, #0]
 800b95c:	68db      	ldr	r3, [r3, #12]
 800b95e:	021b      	lsls	r3, r3, #8
 800b960:	697a      	ldr	r2, [r7, #20]
 800b962:	4313      	orrs	r3, r2
 800b964:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800b966:	697b      	ldr	r3, [r7, #20]
 800b968:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800b96c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	4a16      	ldr	r2, [pc, #88]	; (800b9cc <TIM_OC3_SetConfig+0xe0>)
 800b972:	4293      	cmp	r3, r2
 800b974:	d003      	beq.n	800b97e <TIM_OC3_SetConfig+0x92>
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	4a15      	ldr	r2, [pc, #84]	; (800b9d0 <TIM_OC3_SetConfig+0xe4>)
 800b97a:	4293      	cmp	r3, r2
 800b97c:	d113      	bne.n	800b9a6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800b97e:	693b      	ldr	r3, [r7, #16]
 800b980:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b984:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800b986:	693b      	ldr	r3, [r7, #16]
 800b988:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b98c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800b98e:	683b      	ldr	r3, [r7, #0]
 800b990:	695b      	ldr	r3, [r3, #20]
 800b992:	011b      	lsls	r3, r3, #4
 800b994:	693a      	ldr	r2, [r7, #16]
 800b996:	4313      	orrs	r3, r2
 800b998:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800b99a:	683b      	ldr	r3, [r7, #0]
 800b99c:	699b      	ldr	r3, [r3, #24]
 800b99e:	011b      	lsls	r3, r3, #4
 800b9a0:	693a      	ldr	r2, [r7, #16]
 800b9a2:	4313      	orrs	r3, r2
 800b9a4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	693a      	ldr	r2, [r7, #16]
 800b9aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	68fa      	ldr	r2, [r7, #12]
 800b9b0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800b9b2:	683b      	ldr	r3, [r7, #0]
 800b9b4:	685a      	ldr	r2, [r3, #4]
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b9ba:	687b      	ldr	r3, [r7, #4]
 800b9bc:	697a      	ldr	r2, [r7, #20]
 800b9be:	621a      	str	r2, [r3, #32]
}
 800b9c0:	bf00      	nop
 800b9c2:	371c      	adds	r7, #28
 800b9c4:	46bd      	mov	sp, r7
 800b9c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9ca:	4770      	bx	lr
 800b9cc:	40010000 	.word	0x40010000
 800b9d0:	40010400 	.word	0x40010400

0800b9d4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b9d4:	b480      	push	{r7}
 800b9d6:	b087      	sub	sp, #28
 800b9d8:	af00      	add	r7, sp, #0
 800b9da:	6078      	str	r0, [r7, #4]
 800b9dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	6a1b      	ldr	r3, [r3, #32]
 800b9e2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	6a1b      	ldr	r3, [r3, #32]
 800b9ee:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b9f0:	687b      	ldr	r3, [r7, #4]
 800b9f2:	685b      	ldr	r3, [r3, #4]
 800b9f4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	69db      	ldr	r3, [r3, #28]
 800b9fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800b9fc:	68fb      	ldr	r3, [r7, #12]
 800b9fe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800ba02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800ba04:	68fb      	ldr	r3, [r7, #12]
 800ba06:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ba0a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ba0c:	683b      	ldr	r3, [r7, #0]
 800ba0e:	681b      	ldr	r3, [r3, #0]
 800ba10:	021b      	lsls	r3, r3, #8
 800ba12:	68fa      	ldr	r2, [r7, #12]
 800ba14:	4313      	orrs	r3, r2
 800ba16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800ba18:	693b      	ldr	r3, [r7, #16]
 800ba1a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800ba1e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800ba20:	683b      	ldr	r3, [r7, #0]
 800ba22:	689b      	ldr	r3, [r3, #8]
 800ba24:	031b      	lsls	r3, r3, #12
 800ba26:	693a      	ldr	r2, [r7, #16]
 800ba28:	4313      	orrs	r3, r2
 800ba2a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	4a12      	ldr	r2, [pc, #72]	; (800ba78 <TIM_OC4_SetConfig+0xa4>)
 800ba30:	4293      	cmp	r3, r2
 800ba32:	d003      	beq.n	800ba3c <TIM_OC4_SetConfig+0x68>
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	4a11      	ldr	r2, [pc, #68]	; (800ba7c <TIM_OC4_SetConfig+0xa8>)
 800ba38:	4293      	cmp	r3, r2
 800ba3a:	d109      	bne.n	800ba50 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800ba3c:	697b      	ldr	r3, [r7, #20]
 800ba3e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800ba42:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800ba44:	683b      	ldr	r3, [r7, #0]
 800ba46:	695b      	ldr	r3, [r3, #20]
 800ba48:	019b      	lsls	r3, r3, #6
 800ba4a:	697a      	ldr	r2, [r7, #20]
 800ba4c:	4313      	orrs	r3, r2
 800ba4e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	697a      	ldr	r2, [r7, #20]
 800ba54:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	68fa      	ldr	r2, [r7, #12]
 800ba5a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800ba5c:	683b      	ldr	r3, [r7, #0]
 800ba5e:	685a      	ldr	r2, [r3, #4]
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	693a      	ldr	r2, [r7, #16]
 800ba68:	621a      	str	r2, [r3, #32]
}
 800ba6a:	bf00      	nop
 800ba6c:	371c      	adds	r7, #28
 800ba6e:	46bd      	mov	sp, r7
 800ba70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba74:	4770      	bx	lr
 800ba76:	bf00      	nop
 800ba78:	40010000 	.word	0x40010000
 800ba7c:	40010400 	.word	0x40010400

0800ba80 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800ba80:	b480      	push	{r7}
 800ba82:	b085      	sub	sp, #20
 800ba84:	af00      	add	r7, sp, #0
 800ba86:	6078      	str	r0, [r7, #4]
 800ba88:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800ba8a:	687b      	ldr	r3, [r7, #4]
 800ba8c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ba90:	2b01      	cmp	r3, #1
 800ba92:	d101      	bne.n	800ba98 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800ba94:	2302      	movs	r3, #2
 800ba96:	e05a      	b.n	800bb4e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	2201      	movs	r2, #1
 800ba9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800baa0:	687b      	ldr	r3, [r7, #4]
 800baa2:	2202      	movs	r2, #2
 800baa4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	681b      	ldr	r3, [r3, #0]
 800baac:	685b      	ldr	r3, [r3, #4]
 800baae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	681b      	ldr	r3, [r3, #0]
 800bab4:	689b      	ldr	r3, [r3, #8]
 800bab6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800bab8:	68fb      	ldr	r3, [r7, #12]
 800baba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800babe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800bac0:	683b      	ldr	r3, [r7, #0]
 800bac2:	681b      	ldr	r3, [r3, #0]
 800bac4:	68fa      	ldr	r2, [r7, #12]
 800bac6:	4313      	orrs	r3, r2
 800bac8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	681b      	ldr	r3, [r3, #0]
 800bace:	68fa      	ldr	r2, [r7, #12]
 800bad0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	681b      	ldr	r3, [r3, #0]
 800bad6:	4a21      	ldr	r2, [pc, #132]	; (800bb5c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800bad8:	4293      	cmp	r3, r2
 800bada:	d022      	beq.n	800bb22 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	681b      	ldr	r3, [r3, #0]
 800bae0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bae4:	d01d      	beq.n	800bb22 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	681b      	ldr	r3, [r3, #0]
 800baea:	4a1d      	ldr	r2, [pc, #116]	; (800bb60 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800baec:	4293      	cmp	r3, r2
 800baee:	d018      	beq.n	800bb22 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	681b      	ldr	r3, [r3, #0]
 800baf4:	4a1b      	ldr	r2, [pc, #108]	; (800bb64 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800baf6:	4293      	cmp	r3, r2
 800baf8:	d013      	beq.n	800bb22 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	681b      	ldr	r3, [r3, #0]
 800bafe:	4a1a      	ldr	r2, [pc, #104]	; (800bb68 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800bb00:	4293      	cmp	r3, r2
 800bb02:	d00e      	beq.n	800bb22 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	681b      	ldr	r3, [r3, #0]
 800bb08:	4a18      	ldr	r2, [pc, #96]	; (800bb6c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800bb0a:	4293      	cmp	r3, r2
 800bb0c:	d009      	beq.n	800bb22 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	681b      	ldr	r3, [r3, #0]
 800bb12:	4a17      	ldr	r2, [pc, #92]	; (800bb70 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800bb14:	4293      	cmp	r3, r2
 800bb16:	d004      	beq.n	800bb22 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	681b      	ldr	r3, [r3, #0]
 800bb1c:	4a15      	ldr	r2, [pc, #84]	; (800bb74 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800bb1e:	4293      	cmp	r3, r2
 800bb20:	d10c      	bne.n	800bb3c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800bb22:	68bb      	ldr	r3, [r7, #8]
 800bb24:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800bb28:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800bb2a:	683b      	ldr	r3, [r7, #0]
 800bb2c:	685b      	ldr	r3, [r3, #4]
 800bb2e:	68ba      	ldr	r2, [r7, #8]
 800bb30:	4313      	orrs	r3, r2
 800bb32:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	681b      	ldr	r3, [r3, #0]
 800bb38:	68ba      	ldr	r2, [r7, #8]
 800bb3a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800bb3c:	687b      	ldr	r3, [r7, #4]
 800bb3e:	2201      	movs	r2, #1
 800bb40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	2200      	movs	r2, #0
 800bb48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800bb4c:	2300      	movs	r3, #0
}
 800bb4e:	4618      	mov	r0, r3
 800bb50:	3714      	adds	r7, #20
 800bb52:	46bd      	mov	sp, r7
 800bb54:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb58:	4770      	bx	lr
 800bb5a:	bf00      	nop
 800bb5c:	40010000 	.word	0x40010000
 800bb60:	40000400 	.word	0x40000400
 800bb64:	40000800 	.word	0x40000800
 800bb68:	40000c00 	.word	0x40000c00
 800bb6c:	40010400 	.word	0x40010400
 800bb70:	40014000 	.word	0x40014000
 800bb74:	40001800 	.word	0x40001800

0800bb78 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800bb78:	b580      	push	{r7, lr}
 800bb7a:	b082      	sub	sp, #8
 800bb7c:	af00      	add	r7, sp, #0
 800bb7e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	2b00      	cmp	r3, #0
 800bb84:	d101      	bne.n	800bb8a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800bb86:	2301      	movs	r3, #1
 800bb88:	e03f      	b.n	800bc0a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800bb90:	b2db      	uxtb	r3, r3
 800bb92:	2b00      	cmp	r3, #0
 800bb94:	d106      	bne.n	800bba4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	2200      	movs	r2, #0
 800bb9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800bb9e:	6878      	ldr	r0, [r7, #4]
 800bba0:	f7f6 f8e2 	bl	8001d68 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	2224      	movs	r2, #36	; 0x24
 800bba8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	681b      	ldr	r3, [r3, #0]
 800bbb0:	68da      	ldr	r2, [r3, #12]
 800bbb2:	687b      	ldr	r3, [r7, #4]
 800bbb4:	681b      	ldr	r3, [r3, #0]
 800bbb6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800bbba:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800bbbc:	6878      	ldr	r0, [r7, #4]
 800bbbe:	f000 f829 	bl	800bc14 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	681b      	ldr	r3, [r3, #0]
 800bbc6:	691a      	ldr	r2, [r3, #16]
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	681b      	ldr	r3, [r3, #0]
 800bbcc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800bbd0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	681b      	ldr	r3, [r3, #0]
 800bbd6:	695a      	ldr	r2, [r3, #20]
 800bbd8:	687b      	ldr	r3, [r7, #4]
 800bbda:	681b      	ldr	r3, [r3, #0]
 800bbdc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800bbe0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800bbe2:	687b      	ldr	r3, [r7, #4]
 800bbe4:	681b      	ldr	r3, [r3, #0]
 800bbe6:	68da      	ldr	r2, [r3, #12]
 800bbe8:	687b      	ldr	r3, [r7, #4]
 800bbea:	681b      	ldr	r3, [r3, #0]
 800bbec:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800bbf0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	2200      	movs	r2, #0
 800bbf6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	2220      	movs	r2, #32
 800bbfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	2220      	movs	r2, #32
 800bc04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800bc08:	2300      	movs	r3, #0
}
 800bc0a:	4618      	mov	r0, r3
 800bc0c:	3708      	adds	r7, #8
 800bc0e:	46bd      	mov	sp, r7
 800bc10:	bd80      	pop	{r7, pc}
	...

0800bc14 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800bc14:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800bc18:	b0c0      	sub	sp, #256	; 0x100
 800bc1a:	af00      	add	r7, sp, #0
 800bc1c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800bc20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bc24:	681b      	ldr	r3, [r3, #0]
 800bc26:	691b      	ldr	r3, [r3, #16]
 800bc28:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800bc2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bc30:	68d9      	ldr	r1, [r3, #12]
 800bc32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bc36:	681a      	ldr	r2, [r3, #0]
 800bc38:	ea40 0301 	orr.w	r3, r0, r1
 800bc3c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800bc3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bc42:	689a      	ldr	r2, [r3, #8]
 800bc44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bc48:	691b      	ldr	r3, [r3, #16]
 800bc4a:	431a      	orrs	r2, r3
 800bc4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bc50:	695b      	ldr	r3, [r3, #20]
 800bc52:	431a      	orrs	r2, r3
 800bc54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bc58:	69db      	ldr	r3, [r3, #28]
 800bc5a:	4313      	orrs	r3, r2
 800bc5c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800bc60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bc64:	681b      	ldr	r3, [r3, #0]
 800bc66:	68db      	ldr	r3, [r3, #12]
 800bc68:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800bc6c:	f021 010c 	bic.w	r1, r1, #12
 800bc70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bc74:	681a      	ldr	r2, [r3, #0]
 800bc76:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800bc7a:	430b      	orrs	r3, r1
 800bc7c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800bc7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bc82:	681b      	ldr	r3, [r3, #0]
 800bc84:	695b      	ldr	r3, [r3, #20]
 800bc86:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800bc8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bc8e:	6999      	ldr	r1, [r3, #24]
 800bc90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bc94:	681a      	ldr	r2, [r3, #0]
 800bc96:	ea40 0301 	orr.w	r3, r0, r1
 800bc9a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800bc9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bca0:	681a      	ldr	r2, [r3, #0]
 800bca2:	4b8f      	ldr	r3, [pc, #572]	; (800bee0 <UART_SetConfig+0x2cc>)
 800bca4:	429a      	cmp	r2, r3
 800bca6:	d005      	beq.n	800bcb4 <UART_SetConfig+0xa0>
 800bca8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bcac:	681a      	ldr	r2, [r3, #0]
 800bcae:	4b8d      	ldr	r3, [pc, #564]	; (800bee4 <UART_SetConfig+0x2d0>)
 800bcb0:	429a      	cmp	r2, r3
 800bcb2:	d104      	bne.n	800bcbe <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800bcb4:	f7fe fd1c 	bl	800a6f0 <HAL_RCC_GetPCLK2Freq>
 800bcb8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800bcbc:	e003      	b.n	800bcc6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800bcbe:	f7fe fd03 	bl	800a6c8 <HAL_RCC_GetPCLK1Freq>
 800bcc2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800bcc6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bcca:	69db      	ldr	r3, [r3, #28]
 800bccc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800bcd0:	f040 810c 	bne.w	800beec <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800bcd4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800bcd8:	2200      	movs	r2, #0
 800bcda:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800bcde:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800bce2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800bce6:	4622      	mov	r2, r4
 800bce8:	462b      	mov	r3, r5
 800bcea:	1891      	adds	r1, r2, r2
 800bcec:	65b9      	str	r1, [r7, #88]	; 0x58
 800bcee:	415b      	adcs	r3, r3
 800bcf0:	65fb      	str	r3, [r7, #92]	; 0x5c
 800bcf2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800bcf6:	4621      	mov	r1, r4
 800bcf8:	eb12 0801 	adds.w	r8, r2, r1
 800bcfc:	4629      	mov	r1, r5
 800bcfe:	eb43 0901 	adc.w	r9, r3, r1
 800bd02:	f04f 0200 	mov.w	r2, #0
 800bd06:	f04f 0300 	mov.w	r3, #0
 800bd0a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800bd0e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800bd12:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800bd16:	4690      	mov	r8, r2
 800bd18:	4699      	mov	r9, r3
 800bd1a:	4623      	mov	r3, r4
 800bd1c:	eb18 0303 	adds.w	r3, r8, r3
 800bd20:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800bd24:	462b      	mov	r3, r5
 800bd26:	eb49 0303 	adc.w	r3, r9, r3
 800bd2a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800bd2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bd32:	685b      	ldr	r3, [r3, #4]
 800bd34:	2200      	movs	r2, #0
 800bd36:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800bd3a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800bd3e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800bd42:	460b      	mov	r3, r1
 800bd44:	18db      	adds	r3, r3, r3
 800bd46:	653b      	str	r3, [r7, #80]	; 0x50
 800bd48:	4613      	mov	r3, r2
 800bd4a:	eb42 0303 	adc.w	r3, r2, r3
 800bd4e:	657b      	str	r3, [r7, #84]	; 0x54
 800bd50:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800bd54:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800bd58:	f7f4 ff76 	bl	8000c48 <__aeabi_uldivmod>
 800bd5c:	4602      	mov	r2, r0
 800bd5e:	460b      	mov	r3, r1
 800bd60:	4b61      	ldr	r3, [pc, #388]	; (800bee8 <UART_SetConfig+0x2d4>)
 800bd62:	fba3 2302 	umull	r2, r3, r3, r2
 800bd66:	095b      	lsrs	r3, r3, #5
 800bd68:	011c      	lsls	r4, r3, #4
 800bd6a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800bd6e:	2200      	movs	r2, #0
 800bd70:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800bd74:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800bd78:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800bd7c:	4642      	mov	r2, r8
 800bd7e:	464b      	mov	r3, r9
 800bd80:	1891      	adds	r1, r2, r2
 800bd82:	64b9      	str	r1, [r7, #72]	; 0x48
 800bd84:	415b      	adcs	r3, r3
 800bd86:	64fb      	str	r3, [r7, #76]	; 0x4c
 800bd88:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800bd8c:	4641      	mov	r1, r8
 800bd8e:	eb12 0a01 	adds.w	sl, r2, r1
 800bd92:	4649      	mov	r1, r9
 800bd94:	eb43 0b01 	adc.w	fp, r3, r1
 800bd98:	f04f 0200 	mov.w	r2, #0
 800bd9c:	f04f 0300 	mov.w	r3, #0
 800bda0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800bda4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800bda8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800bdac:	4692      	mov	sl, r2
 800bdae:	469b      	mov	fp, r3
 800bdb0:	4643      	mov	r3, r8
 800bdb2:	eb1a 0303 	adds.w	r3, sl, r3
 800bdb6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800bdba:	464b      	mov	r3, r9
 800bdbc:	eb4b 0303 	adc.w	r3, fp, r3
 800bdc0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800bdc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bdc8:	685b      	ldr	r3, [r3, #4]
 800bdca:	2200      	movs	r2, #0
 800bdcc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800bdd0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 800bdd4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800bdd8:	460b      	mov	r3, r1
 800bdda:	18db      	adds	r3, r3, r3
 800bddc:	643b      	str	r3, [r7, #64]	; 0x40
 800bdde:	4613      	mov	r3, r2
 800bde0:	eb42 0303 	adc.w	r3, r2, r3
 800bde4:	647b      	str	r3, [r7, #68]	; 0x44
 800bde6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800bdea:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800bdee:	f7f4 ff2b 	bl	8000c48 <__aeabi_uldivmod>
 800bdf2:	4602      	mov	r2, r0
 800bdf4:	460b      	mov	r3, r1
 800bdf6:	4611      	mov	r1, r2
 800bdf8:	4b3b      	ldr	r3, [pc, #236]	; (800bee8 <UART_SetConfig+0x2d4>)
 800bdfa:	fba3 2301 	umull	r2, r3, r3, r1
 800bdfe:	095b      	lsrs	r3, r3, #5
 800be00:	2264      	movs	r2, #100	; 0x64
 800be02:	fb02 f303 	mul.w	r3, r2, r3
 800be06:	1acb      	subs	r3, r1, r3
 800be08:	00db      	lsls	r3, r3, #3
 800be0a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800be0e:	4b36      	ldr	r3, [pc, #216]	; (800bee8 <UART_SetConfig+0x2d4>)
 800be10:	fba3 2302 	umull	r2, r3, r3, r2
 800be14:	095b      	lsrs	r3, r3, #5
 800be16:	005b      	lsls	r3, r3, #1
 800be18:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800be1c:	441c      	add	r4, r3
 800be1e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800be22:	2200      	movs	r2, #0
 800be24:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800be28:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800be2c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 800be30:	4642      	mov	r2, r8
 800be32:	464b      	mov	r3, r9
 800be34:	1891      	adds	r1, r2, r2
 800be36:	63b9      	str	r1, [r7, #56]	; 0x38
 800be38:	415b      	adcs	r3, r3
 800be3a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800be3c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800be40:	4641      	mov	r1, r8
 800be42:	1851      	adds	r1, r2, r1
 800be44:	6339      	str	r1, [r7, #48]	; 0x30
 800be46:	4649      	mov	r1, r9
 800be48:	414b      	adcs	r3, r1
 800be4a:	637b      	str	r3, [r7, #52]	; 0x34
 800be4c:	f04f 0200 	mov.w	r2, #0
 800be50:	f04f 0300 	mov.w	r3, #0
 800be54:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800be58:	4659      	mov	r1, fp
 800be5a:	00cb      	lsls	r3, r1, #3
 800be5c:	4651      	mov	r1, sl
 800be5e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800be62:	4651      	mov	r1, sl
 800be64:	00ca      	lsls	r2, r1, #3
 800be66:	4610      	mov	r0, r2
 800be68:	4619      	mov	r1, r3
 800be6a:	4603      	mov	r3, r0
 800be6c:	4642      	mov	r2, r8
 800be6e:	189b      	adds	r3, r3, r2
 800be70:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800be74:	464b      	mov	r3, r9
 800be76:	460a      	mov	r2, r1
 800be78:	eb42 0303 	adc.w	r3, r2, r3
 800be7c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800be80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800be84:	685b      	ldr	r3, [r3, #4]
 800be86:	2200      	movs	r2, #0
 800be88:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800be8c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 800be90:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800be94:	460b      	mov	r3, r1
 800be96:	18db      	adds	r3, r3, r3
 800be98:	62bb      	str	r3, [r7, #40]	; 0x28
 800be9a:	4613      	mov	r3, r2
 800be9c:	eb42 0303 	adc.w	r3, r2, r3
 800bea0:	62fb      	str	r3, [r7, #44]	; 0x2c
 800bea2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800bea6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800beaa:	f7f4 fecd 	bl	8000c48 <__aeabi_uldivmod>
 800beae:	4602      	mov	r2, r0
 800beb0:	460b      	mov	r3, r1
 800beb2:	4b0d      	ldr	r3, [pc, #52]	; (800bee8 <UART_SetConfig+0x2d4>)
 800beb4:	fba3 1302 	umull	r1, r3, r3, r2
 800beb8:	095b      	lsrs	r3, r3, #5
 800beba:	2164      	movs	r1, #100	; 0x64
 800bebc:	fb01 f303 	mul.w	r3, r1, r3
 800bec0:	1ad3      	subs	r3, r2, r3
 800bec2:	00db      	lsls	r3, r3, #3
 800bec4:	3332      	adds	r3, #50	; 0x32
 800bec6:	4a08      	ldr	r2, [pc, #32]	; (800bee8 <UART_SetConfig+0x2d4>)
 800bec8:	fba2 2303 	umull	r2, r3, r2, r3
 800becc:	095b      	lsrs	r3, r3, #5
 800bece:	f003 0207 	and.w	r2, r3, #7
 800bed2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bed6:	681b      	ldr	r3, [r3, #0]
 800bed8:	4422      	add	r2, r4
 800beda:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800bedc:	e105      	b.n	800c0ea <UART_SetConfig+0x4d6>
 800bede:	bf00      	nop
 800bee0:	40011000 	.word	0x40011000
 800bee4:	40011400 	.word	0x40011400
 800bee8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800beec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800bef0:	2200      	movs	r2, #0
 800bef2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800bef6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800befa:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800befe:	4642      	mov	r2, r8
 800bf00:	464b      	mov	r3, r9
 800bf02:	1891      	adds	r1, r2, r2
 800bf04:	6239      	str	r1, [r7, #32]
 800bf06:	415b      	adcs	r3, r3
 800bf08:	627b      	str	r3, [r7, #36]	; 0x24
 800bf0a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800bf0e:	4641      	mov	r1, r8
 800bf10:	1854      	adds	r4, r2, r1
 800bf12:	4649      	mov	r1, r9
 800bf14:	eb43 0501 	adc.w	r5, r3, r1
 800bf18:	f04f 0200 	mov.w	r2, #0
 800bf1c:	f04f 0300 	mov.w	r3, #0
 800bf20:	00eb      	lsls	r3, r5, #3
 800bf22:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800bf26:	00e2      	lsls	r2, r4, #3
 800bf28:	4614      	mov	r4, r2
 800bf2a:	461d      	mov	r5, r3
 800bf2c:	4643      	mov	r3, r8
 800bf2e:	18e3      	adds	r3, r4, r3
 800bf30:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800bf34:	464b      	mov	r3, r9
 800bf36:	eb45 0303 	adc.w	r3, r5, r3
 800bf3a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800bf3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bf42:	685b      	ldr	r3, [r3, #4]
 800bf44:	2200      	movs	r2, #0
 800bf46:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800bf4a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800bf4e:	f04f 0200 	mov.w	r2, #0
 800bf52:	f04f 0300 	mov.w	r3, #0
 800bf56:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800bf5a:	4629      	mov	r1, r5
 800bf5c:	008b      	lsls	r3, r1, #2
 800bf5e:	4621      	mov	r1, r4
 800bf60:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800bf64:	4621      	mov	r1, r4
 800bf66:	008a      	lsls	r2, r1, #2
 800bf68:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800bf6c:	f7f4 fe6c 	bl	8000c48 <__aeabi_uldivmod>
 800bf70:	4602      	mov	r2, r0
 800bf72:	460b      	mov	r3, r1
 800bf74:	4b60      	ldr	r3, [pc, #384]	; (800c0f8 <UART_SetConfig+0x4e4>)
 800bf76:	fba3 2302 	umull	r2, r3, r3, r2
 800bf7a:	095b      	lsrs	r3, r3, #5
 800bf7c:	011c      	lsls	r4, r3, #4
 800bf7e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800bf82:	2200      	movs	r2, #0
 800bf84:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800bf88:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800bf8c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 800bf90:	4642      	mov	r2, r8
 800bf92:	464b      	mov	r3, r9
 800bf94:	1891      	adds	r1, r2, r2
 800bf96:	61b9      	str	r1, [r7, #24]
 800bf98:	415b      	adcs	r3, r3
 800bf9a:	61fb      	str	r3, [r7, #28]
 800bf9c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800bfa0:	4641      	mov	r1, r8
 800bfa2:	1851      	adds	r1, r2, r1
 800bfa4:	6139      	str	r1, [r7, #16]
 800bfa6:	4649      	mov	r1, r9
 800bfa8:	414b      	adcs	r3, r1
 800bfaa:	617b      	str	r3, [r7, #20]
 800bfac:	f04f 0200 	mov.w	r2, #0
 800bfb0:	f04f 0300 	mov.w	r3, #0
 800bfb4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800bfb8:	4659      	mov	r1, fp
 800bfba:	00cb      	lsls	r3, r1, #3
 800bfbc:	4651      	mov	r1, sl
 800bfbe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800bfc2:	4651      	mov	r1, sl
 800bfc4:	00ca      	lsls	r2, r1, #3
 800bfc6:	4610      	mov	r0, r2
 800bfc8:	4619      	mov	r1, r3
 800bfca:	4603      	mov	r3, r0
 800bfcc:	4642      	mov	r2, r8
 800bfce:	189b      	adds	r3, r3, r2
 800bfd0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800bfd4:	464b      	mov	r3, r9
 800bfd6:	460a      	mov	r2, r1
 800bfd8:	eb42 0303 	adc.w	r3, r2, r3
 800bfdc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800bfe0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800bfe4:	685b      	ldr	r3, [r3, #4]
 800bfe6:	2200      	movs	r2, #0
 800bfe8:	67bb      	str	r3, [r7, #120]	; 0x78
 800bfea:	67fa      	str	r2, [r7, #124]	; 0x7c
 800bfec:	f04f 0200 	mov.w	r2, #0
 800bff0:	f04f 0300 	mov.w	r3, #0
 800bff4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800bff8:	4649      	mov	r1, r9
 800bffa:	008b      	lsls	r3, r1, #2
 800bffc:	4641      	mov	r1, r8
 800bffe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800c002:	4641      	mov	r1, r8
 800c004:	008a      	lsls	r2, r1, #2
 800c006:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800c00a:	f7f4 fe1d 	bl	8000c48 <__aeabi_uldivmod>
 800c00e:	4602      	mov	r2, r0
 800c010:	460b      	mov	r3, r1
 800c012:	4b39      	ldr	r3, [pc, #228]	; (800c0f8 <UART_SetConfig+0x4e4>)
 800c014:	fba3 1302 	umull	r1, r3, r3, r2
 800c018:	095b      	lsrs	r3, r3, #5
 800c01a:	2164      	movs	r1, #100	; 0x64
 800c01c:	fb01 f303 	mul.w	r3, r1, r3
 800c020:	1ad3      	subs	r3, r2, r3
 800c022:	011b      	lsls	r3, r3, #4
 800c024:	3332      	adds	r3, #50	; 0x32
 800c026:	4a34      	ldr	r2, [pc, #208]	; (800c0f8 <UART_SetConfig+0x4e4>)
 800c028:	fba2 2303 	umull	r2, r3, r2, r3
 800c02c:	095b      	lsrs	r3, r3, #5
 800c02e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800c032:	441c      	add	r4, r3
 800c034:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800c038:	2200      	movs	r2, #0
 800c03a:	673b      	str	r3, [r7, #112]	; 0x70
 800c03c:	677a      	str	r2, [r7, #116]	; 0x74
 800c03e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800c042:	4642      	mov	r2, r8
 800c044:	464b      	mov	r3, r9
 800c046:	1891      	adds	r1, r2, r2
 800c048:	60b9      	str	r1, [r7, #8]
 800c04a:	415b      	adcs	r3, r3
 800c04c:	60fb      	str	r3, [r7, #12]
 800c04e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800c052:	4641      	mov	r1, r8
 800c054:	1851      	adds	r1, r2, r1
 800c056:	6039      	str	r1, [r7, #0]
 800c058:	4649      	mov	r1, r9
 800c05a:	414b      	adcs	r3, r1
 800c05c:	607b      	str	r3, [r7, #4]
 800c05e:	f04f 0200 	mov.w	r2, #0
 800c062:	f04f 0300 	mov.w	r3, #0
 800c066:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800c06a:	4659      	mov	r1, fp
 800c06c:	00cb      	lsls	r3, r1, #3
 800c06e:	4651      	mov	r1, sl
 800c070:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800c074:	4651      	mov	r1, sl
 800c076:	00ca      	lsls	r2, r1, #3
 800c078:	4610      	mov	r0, r2
 800c07a:	4619      	mov	r1, r3
 800c07c:	4603      	mov	r3, r0
 800c07e:	4642      	mov	r2, r8
 800c080:	189b      	adds	r3, r3, r2
 800c082:	66bb      	str	r3, [r7, #104]	; 0x68
 800c084:	464b      	mov	r3, r9
 800c086:	460a      	mov	r2, r1
 800c088:	eb42 0303 	adc.w	r3, r2, r3
 800c08c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800c08e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c092:	685b      	ldr	r3, [r3, #4]
 800c094:	2200      	movs	r2, #0
 800c096:	663b      	str	r3, [r7, #96]	; 0x60
 800c098:	667a      	str	r2, [r7, #100]	; 0x64
 800c09a:	f04f 0200 	mov.w	r2, #0
 800c09e:	f04f 0300 	mov.w	r3, #0
 800c0a2:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800c0a6:	4649      	mov	r1, r9
 800c0a8:	008b      	lsls	r3, r1, #2
 800c0aa:	4641      	mov	r1, r8
 800c0ac:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800c0b0:	4641      	mov	r1, r8
 800c0b2:	008a      	lsls	r2, r1, #2
 800c0b4:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 800c0b8:	f7f4 fdc6 	bl	8000c48 <__aeabi_uldivmod>
 800c0bc:	4602      	mov	r2, r0
 800c0be:	460b      	mov	r3, r1
 800c0c0:	4b0d      	ldr	r3, [pc, #52]	; (800c0f8 <UART_SetConfig+0x4e4>)
 800c0c2:	fba3 1302 	umull	r1, r3, r3, r2
 800c0c6:	095b      	lsrs	r3, r3, #5
 800c0c8:	2164      	movs	r1, #100	; 0x64
 800c0ca:	fb01 f303 	mul.w	r3, r1, r3
 800c0ce:	1ad3      	subs	r3, r2, r3
 800c0d0:	011b      	lsls	r3, r3, #4
 800c0d2:	3332      	adds	r3, #50	; 0x32
 800c0d4:	4a08      	ldr	r2, [pc, #32]	; (800c0f8 <UART_SetConfig+0x4e4>)
 800c0d6:	fba2 2303 	umull	r2, r3, r2, r3
 800c0da:	095b      	lsrs	r3, r3, #5
 800c0dc:	f003 020f 	and.w	r2, r3, #15
 800c0e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800c0e4:	681b      	ldr	r3, [r3, #0]
 800c0e6:	4422      	add	r2, r4
 800c0e8:	609a      	str	r2, [r3, #8]
}
 800c0ea:	bf00      	nop
 800c0ec:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800c0f0:	46bd      	mov	sp, r7
 800c0f2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c0f6:	bf00      	nop
 800c0f8:	51eb851f 	.word	0x51eb851f

0800c0fc <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800c0fc:	b084      	sub	sp, #16
 800c0fe:	b580      	push	{r7, lr}
 800c100:	b084      	sub	sp, #16
 800c102:	af00      	add	r7, sp, #0
 800c104:	6078      	str	r0, [r7, #4]
 800c106:	f107 001c 	add.w	r0, r7, #28
 800c10a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800c10e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c110:	2b01      	cmp	r3, #1
 800c112:	d122      	bne.n	800c15a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800c114:	687b      	ldr	r3, [r7, #4]
 800c116:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c118:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800c11c:	687b      	ldr	r3, [r7, #4]
 800c11e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	68db      	ldr	r3, [r3, #12]
 800c124:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800c128:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c12c:	687a      	ldr	r2, [r7, #4]
 800c12e:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800c130:	687b      	ldr	r3, [r7, #4]
 800c132:	68db      	ldr	r3, [r3, #12]
 800c134:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800c138:	687b      	ldr	r3, [r7, #4]
 800c13a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800c13c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c13e:	2b01      	cmp	r3, #1
 800c140:	d105      	bne.n	800c14e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800c142:	687b      	ldr	r3, [r7, #4]
 800c144:	68db      	ldr	r3, [r3, #12]
 800c146:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800c14a:	687b      	ldr	r3, [r7, #4]
 800c14c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800c14e:	6878      	ldr	r0, [r7, #4]
 800c150:	f000 f9c0 	bl	800c4d4 <USB_CoreReset>
 800c154:	4603      	mov	r3, r0
 800c156:	73fb      	strb	r3, [r7, #15]
 800c158:	e01a      	b.n	800c190 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800c15a:	687b      	ldr	r3, [r7, #4]
 800c15c:	68db      	ldr	r3, [r3, #12]
 800c15e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800c162:	687b      	ldr	r3, [r7, #4]
 800c164:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800c166:	6878      	ldr	r0, [r7, #4]
 800c168:	f000 f9b4 	bl	800c4d4 <USB_CoreReset>
 800c16c:	4603      	mov	r3, r0
 800c16e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800c170:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800c172:	2b00      	cmp	r3, #0
 800c174:	d106      	bne.n	800c184 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800c176:	687b      	ldr	r3, [r7, #4]
 800c178:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c17a:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800c17e:	687b      	ldr	r3, [r7, #4]
 800c180:	639a      	str	r2, [r3, #56]	; 0x38
 800c182:	e005      	b.n	800c190 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c188:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800c18c:	687b      	ldr	r3, [r7, #4]
 800c18e:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800c190:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c192:	2b01      	cmp	r3, #1
 800c194:	d10b      	bne.n	800c1ae <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800c196:	687b      	ldr	r3, [r7, #4]
 800c198:	689b      	ldr	r3, [r3, #8]
 800c19a:	f043 0206 	orr.w	r2, r3, #6
 800c19e:	687b      	ldr	r3, [r7, #4]
 800c1a0:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800c1a2:	687b      	ldr	r3, [r7, #4]
 800c1a4:	689b      	ldr	r3, [r3, #8]
 800c1a6:	f043 0220 	orr.w	r2, r3, #32
 800c1aa:	687b      	ldr	r3, [r7, #4]
 800c1ac:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800c1ae:	7bfb      	ldrb	r3, [r7, #15]
}
 800c1b0:	4618      	mov	r0, r3
 800c1b2:	3710      	adds	r7, #16
 800c1b4:	46bd      	mov	sp, r7
 800c1b6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800c1ba:	b004      	add	sp, #16
 800c1bc:	4770      	bx	lr

0800c1be <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800c1be:	b480      	push	{r7}
 800c1c0:	b083      	sub	sp, #12
 800c1c2:	af00      	add	r7, sp, #0
 800c1c4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800c1c6:	687b      	ldr	r3, [r7, #4]
 800c1c8:	689b      	ldr	r3, [r3, #8]
 800c1ca:	f043 0201 	orr.w	r2, r3, #1
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800c1d2:	2300      	movs	r3, #0
}
 800c1d4:	4618      	mov	r0, r3
 800c1d6:	370c      	adds	r7, #12
 800c1d8:	46bd      	mov	sp, r7
 800c1da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1de:	4770      	bx	lr

0800c1e0 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800c1e0:	b480      	push	{r7}
 800c1e2:	b083      	sub	sp, #12
 800c1e4:	af00      	add	r7, sp, #0
 800c1e6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800c1e8:	687b      	ldr	r3, [r7, #4]
 800c1ea:	689b      	ldr	r3, [r3, #8]
 800c1ec:	f023 0201 	bic.w	r2, r3, #1
 800c1f0:	687b      	ldr	r3, [r7, #4]
 800c1f2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800c1f4:	2300      	movs	r3, #0
}
 800c1f6:	4618      	mov	r0, r3
 800c1f8:	370c      	adds	r7, #12
 800c1fa:	46bd      	mov	sp, r7
 800c1fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c200:	4770      	bx	lr

0800c202 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800c202:	b580      	push	{r7, lr}
 800c204:	b084      	sub	sp, #16
 800c206:	af00      	add	r7, sp, #0
 800c208:	6078      	str	r0, [r7, #4]
 800c20a:	460b      	mov	r3, r1
 800c20c:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800c20e:	2300      	movs	r3, #0
 800c210:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800c212:	687b      	ldr	r3, [r7, #4]
 800c214:	68db      	ldr	r3, [r3, #12]
 800c216:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800c21e:	78fb      	ldrb	r3, [r7, #3]
 800c220:	2b01      	cmp	r3, #1
 800c222:	d115      	bne.n	800c250 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800c224:	687b      	ldr	r3, [r7, #4]
 800c226:	68db      	ldr	r3, [r3, #12]
 800c228:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800c22c:	687b      	ldr	r3, [r7, #4]
 800c22e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800c230:	2001      	movs	r0, #1
 800c232:	f7f9 fb2b 	bl	800588c <HAL_Delay>
      ms++;
 800c236:	68fb      	ldr	r3, [r7, #12]
 800c238:	3301      	adds	r3, #1
 800c23a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800c23c:	6878      	ldr	r0, [r7, #4]
 800c23e:	f000 f93a 	bl	800c4b6 <USB_GetMode>
 800c242:	4603      	mov	r3, r0
 800c244:	2b01      	cmp	r3, #1
 800c246:	d01e      	beq.n	800c286 <USB_SetCurrentMode+0x84>
 800c248:	68fb      	ldr	r3, [r7, #12]
 800c24a:	2b31      	cmp	r3, #49	; 0x31
 800c24c:	d9f0      	bls.n	800c230 <USB_SetCurrentMode+0x2e>
 800c24e:	e01a      	b.n	800c286 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800c250:	78fb      	ldrb	r3, [r7, #3]
 800c252:	2b00      	cmp	r3, #0
 800c254:	d115      	bne.n	800c282 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800c256:	687b      	ldr	r3, [r7, #4]
 800c258:	68db      	ldr	r3, [r3, #12]
 800c25a:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800c25e:	687b      	ldr	r3, [r7, #4]
 800c260:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800c262:	2001      	movs	r0, #1
 800c264:	f7f9 fb12 	bl	800588c <HAL_Delay>
      ms++;
 800c268:	68fb      	ldr	r3, [r7, #12]
 800c26a:	3301      	adds	r3, #1
 800c26c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800c26e:	6878      	ldr	r0, [r7, #4]
 800c270:	f000 f921 	bl	800c4b6 <USB_GetMode>
 800c274:	4603      	mov	r3, r0
 800c276:	2b00      	cmp	r3, #0
 800c278:	d005      	beq.n	800c286 <USB_SetCurrentMode+0x84>
 800c27a:	68fb      	ldr	r3, [r7, #12]
 800c27c:	2b31      	cmp	r3, #49	; 0x31
 800c27e:	d9f0      	bls.n	800c262 <USB_SetCurrentMode+0x60>
 800c280:	e001      	b.n	800c286 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800c282:	2301      	movs	r3, #1
 800c284:	e005      	b.n	800c292 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800c286:	68fb      	ldr	r3, [r7, #12]
 800c288:	2b32      	cmp	r3, #50	; 0x32
 800c28a:	d101      	bne.n	800c290 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800c28c:	2301      	movs	r3, #1
 800c28e:	e000      	b.n	800c292 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800c290:	2300      	movs	r3, #0
}
 800c292:	4618      	mov	r0, r3
 800c294:	3710      	adds	r7, #16
 800c296:	46bd      	mov	sp, r7
 800c298:	bd80      	pop	{r7, pc}
	...

0800c29c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800c29c:	b480      	push	{r7}
 800c29e:	b085      	sub	sp, #20
 800c2a0:	af00      	add	r7, sp, #0
 800c2a2:	6078      	str	r0, [r7, #4]
 800c2a4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800c2a6:	2300      	movs	r3, #0
 800c2a8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800c2aa:	68fb      	ldr	r3, [r7, #12]
 800c2ac:	3301      	adds	r3, #1
 800c2ae:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800c2b0:	68fb      	ldr	r3, [r7, #12]
 800c2b2:	4a13      	ldr	r2, [pc, #76]	; (800c300 <USB_FlushTxFifo+0x64>)
 800c2b4:	4293      	cmp	r3, r2
 800c2b6:	d901      	bls.n	800c2bc <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800c2b8:	2303      	movs	r3, #3
 800c2ba:	e01b      	b.n	800c2f4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	691b      	ldr	r3, [r3, #16]
 800c2c0:	2b00      	cmp	r3, #0
 800c2c2:	daf2      	bge.n	800c2aa <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800c2c4:	2300      	movs	r3, #0
 800c2c6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800c2c8:	683b      	ldr	r3, [r7, #0]
 800c2ca:	019b      	lsls	r3, r3, #6
 800c2cc:	f043 0220 	orr.w	r2, r3, #32
 800c2d0:	687b      	ldr	r3, [r7, #4]
 800c2d2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800c2d4:	68fb      	ldr	r3, [r7, #12]
 800c2d6:	3301      	adds	r3, #1
 800c2d8:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800c2da:	68fb      	ldr	r3, [r7, #12]
 800c2dc:	4a08      	ldr	r2, [pc, #32]	; (800c300 <USB_FlushTxFifo+0x64>)
 800c2de:	4293      	cmp	r3, r2
 800c2e0:	d901      	bls.n	800c2e6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800c2e2:	2303      	movs	r3, #3
 800c2e4:	e006      	b.n	800c2f4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800c2e6:	687b      	ldr	r3, [r7, #4]
 800c2e8:	691b      	ldr	r3, [r3, #16]
 800c2ea:	f003 0320 	and.w	r3, r3, #32
 800c2ee:	2b20      	cmp	r3, #32
 800c2f0:	d0f0      	beq.n	800c2d4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800c2f2:	2300      	movs	r3, #0
}
 800c2f4:	4618      	mov	r0, r3
 800c2f6:	3714      	adds	r7, #20
 800c2f8:	46bd      	mov	sp, r7
 800c2fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2fe:	4770      	bx	lr
 800c300:	00030d40 	.word	0x00030d40

0800c304 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800c304:	b480      	push	{r7}
 800c306:	b085      	sub	sp, #20
 800c308:	af00      	add	r7, sp, #0
 800c30a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800c30c:	2300      	movs	r3, #0
 800c30e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800c310:	68fb      	ldr	r3, [r7, #12]
 800c312:	3301      	adds	r3, #1
 800c314:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800c316:	68fb      	ldr	r3, [r7, #12]
 800c318:	4a11      	ldr	r2, [pc, #68]	; (800c360 <USB_FlushRxFifo+0x5c>)
 800c31a:	4293      	cmp	r3, r2
 800c31c:	d901      	bls.n	800c322 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800c31e:	2303      	movs	r3, #3
 800c320:	e018      	b.n	800c354 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800c322:	687b      	ldr	r3, [r7, #4]
 800c324:	691b      	ldr	r3, [r3, #16]
 800c326:	2b00      	cmp	r3, #0
 800c328:	daf2      	bge.n	800c310 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800c32a:	2300      	movs	r3, #0
 800c32c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	2210      	movs	r2, #16
 800c332:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800c334:	68fb      	ldr	r3, [r7, #12]
 800c336:	3301      	adds	r3, #1
 800c338:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800c33a:	68fb      	ldr	r3, [r7, #12]
 800c33c:	4a08      	ldr	r2, [pc, #32]	; (800c360 <USB_FlushRxFifo+0x5c>)
 800c33e:	4293      	cmp	r3, r2
 800c340:	d901      	bls.n	800c346 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800c342:	2303      	movs	r3, #3
 800c344:	e006      	b.n	800c354 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800c346:	687b      	ldr	r3, [r7, #4]
 800c348:	691b      	ldr	r3, [r3, #16]
 800c34a:	f003 0310 	and.w	r3, r3, #16
 800c34e:	2b10      	cmp	r3, #16
 800c350:	d0f0      	beq.n	800c334 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800c352:	2300      	movs	r3, #0
}
 800c354:	4618      	mov	r0, r3
 800c356:	3714      	adds	r7, #20
 800c358:	46bd      	mov	sp, r7
 800c35a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c35e:	4770      	bx	lr
 800c360:	00030d40 	.word	0x00030d40

0800c364 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800c364:	b480      	push	{r7}
 800c366:	b089      	sub	sp, #36	; 0x24
 800c368:	af00      	add	r7, sp, #0
 800c36a:	60f8      	str	r0, [r7, #12]
 800c36c:	60b9      	str	r1, [r7, #8]
 800c36e:	4611      	mov	r1, r2
 800c370:	461a      	mov	r2, r3
 800c372:	460b      	mov	r3, r1
 800c374:	71fb      	strb	r3, [r7, #7]
 800c376:	4613      	mov	r3, r2
 800c378:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c37a:	68fb      	ldr	r3, [r7, #12]
 800c37c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800c37e:	68bb      	ldr	r3, [r7, #8]
 800c380:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800c382:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800c386:	2b00      	cmp	r3, #0
 800c388:	d123      	bne.n	800c3d2 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800c38a:	88bb      	ldrh	r3, [r7, #4]
 800c38c:	3303      	adds	r3, #3
 800c38e:	089b      	lsrs	r3, r3, #2
 800c390:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800c392:	2300      	movs	r3, #0
 800c394:	61bb      	str	r3, [r7, #24]
 800c396:	e018      	b.n	800c3ca <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800c398:	79fb      	ldrb	r3, [r7, #7]
 800c39a:	031a      	lsls	r2, r3, #12
 800c39c:	697b      	ldr	r3, [r7, #20]
 800c39e:	4413      	add	r3, r2
 800c3a0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c3a4:	461a      	mov	r2, r3
 800c3a6:	69fb      	ldr	r3, [r7, #28]
 800c3a8:	681b      	ldr	r3, [r3, #0]
 800c3aa:	6013      	str	r3, [r2, #0]
      pSrc++;
 800c3ac:	69fb      	ldr	r3, [r7, #28]
 800c3ae:	3301      	adds	r3, #1
 800c3b0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800c3b2:	69fb      	ldr	r3, [r7, #28]
 800c3b4:	3301      	adds	r3, #1
 800c3b6:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800c3b8:	69fb      	ldr	r3, [r7, #28]
 800c3ba:	3301      	adds	r3, #1
 800c3bc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800c3be:	69fb      	ldr	r3, [r7, #28]
 800c3c0:	3301      	adds	r3, #1
 800c3c2:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800c3c4:	69bb      	ldr	r3, [r7, #24]
 800c3c6:	3301      	adds	r3, #1
 800c3c8:	61bb      	str	r3, [r7, #24]
 800c3ca:	69ba      	ldr	r2, [r7, #24]
 800c3cc:	693b      	ldr	r3, [r7, #16]
 800c3ce:	429a      	cmp	r2, r3
 800c3d0:	d3e2      	bcc.n	800c398 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800c3d2:	2300      	movs	r3, #0
}
 800c3d4:	4618      	mov	r0, r3
 800c3d6:	3724      	adds	r7, #36	; 0x24
 800c3d8:	46bd      	mov	sp, r7
 800c3da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3de:	4770      	bx	lr

0800c3e0 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800c3e0:	b480      	push	{r7}
 800c3e2:	b08b      	sub	sp, #44	; 0x2c
 800c3e4:	af00      	add	r7, sp, #0
 800c3e6:	60f8      	str	r0, [r7, #12]
 800c3e8:	60b9      	str	r1, [r7, #8]
 800c3ea:	4613      	mov	r3, r2
 800c3ec:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c3ee:	68fb      	ldr	r3, [r7, #12]
 800c3f0:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800c3f2:	68bb      	ldr	r3, [r7, #8]
 800c3f4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800c3f6:	88fb      	ldrh	r3, [r7, #6]
 800c3f8:	089b      	lsrs	r3, r3, #2
 800c3fa:	b29b      	uxth	r3, r3
 800c3fc:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800c3fe:	88fb      	ldrh	r3, [r7, #6]
 800c400:	f003 0303 	and.w	r3, r3, #3
 800c404:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800c406:	2300      	movs	r3, #0
 800c408:	623b      	str	r3, [r7, #32]
 800c40a:	e014      	b.n	800c436 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800c40c:	69bb      	ldr	r3, [r7, #24]
 800c40e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c412:	681a      	ldr	r2, [r3, #0]
 800c414:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c416:	601a      	str	r2, [r3, #0]
    pDest++;
 800c418:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c41a:	3301      	adds	r3, #1
 800c41c:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800c41e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c420:	3301      	adds	r3, #1
 800c422:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800c424:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c426:	3301      	adds	r3, #1
 800c428:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800c42a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c42c:	3301      	adds	r3, #1
 800c42e:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 800c430:	6a3b      	ldr	r3, [r7, #32]
 800c432:	3301      	adds	r3, #1
 800c434:	623b      	str	r3, [r7, #32]
 800c436:	6a3a      	ldr	r2, [r7, #32]
 800c438:	697b      	ldr	r3, [r7, #20]
 800c43a:	429a      	cmp	r2, r3
 800c43c:	d3e6      	bcc.n	800c40c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800c43e:	8bfb      	ldrh	r3, [r7, #30]
 800c440:	2b00      	cmp	r3, #0
 800c442:	d01e      	beq.n	800c482 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800c444:	2300      	movs	r3, #0
 800c446:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800c448:	69bb      	ldr	r3, [r7, #24]
 800c44a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800c44e:	461a      	mov	r2, r3
 800c450:	f107 0310 	add.w	r3, r7, #16
 800c454:	6812      	ldr	r2, [r2, #0]
 800c456:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800c458:	693a      	ldr	r2, [r7, #16]
 800c45a:	6a3b      	ldr	r3, [r7, #32]
 800c45c:	b2db      	uxtb	r3, r3
 800c45e:	00db      	lsls	r3, r3, #3
 800c460:	fa22 f303 	lsr.w	r3, r2, r3
 800c464:	b2da      	uxtb	r2, r3
 800c466:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c468:	701a      	strb	r2, [r3, #0]
      i++;
 800c46a:	6a3b      	ldr	r3, [r7, #32]
 800c46c:	3301      	adds	r3, #1
 800c46e:	623b      	str	r3, [r7, #32]
      pDest++;
 800c470:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c472:	3301      	adds	r3, #1
 800c474:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800c476:	8bfb      	ldrh	r3, [r7, #30]
 800c478:	3b01      	subs	r3, #1
 800c47a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800c47c:	8bfb      	ldrh	r3, [r7, #30]
 800c47e:	2b00      	cmp	r3, #0
 800c480:	d1ea      	bne.n	800c458 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800c482:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800c484:	4618      	mov	r0, r3
 800c486:	372c      	adds	r7, #44	; 0x2c
 800c488:	46bd      	mov	sp, r7
 800c48a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c48e:	4770      	bx	lr

0800c490 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800c490:	b480      	push	{r7}
 800c492:	b085      	sub	sp, #20
 800c494:	af00      	add	r7, sp, #0
 800c496:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800c498:	687b      	ldr	r3, [r7, #4]
 800c49a:	695b      	ldr	r3, [r3, #20]
 800c49c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800c49e:	687b      	ldr	r3, [r7, #4]
 800c4a0:	699b      	ldr	r3, [r3, #24]
 800c4a2:	68fa      	ldr	r2, [r7, #12]
 800c4a4:	4013      	ands	r3, r2
 800c4a6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800c4a8:	68fb      	ldr	r3, [r7, #12]
}
 800c4aa:	4618      	mov	r0, r3
 800c4ac:	3714      	adds	r7, #20
 800c4ae:	46bd      	mov	sp, r7
 800c4b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4b4:	4770      	bx	lr

0800c4b6 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800c4b6:	b480      	push	{r7}
 800c4b8:	b083      	sub	sp, #12
 800c4ba:	af00      	add	r7, sp, #0
 800c4bc:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800c4be:	687b      	ldr	r3, [r7, #4]
 800c4c0:	695b      	ldr	r3, [r3, #20]
 800c4c2:	f003 0301 	and.w	r3, r3, #1
}
 800c4c6:	4618      	mov	r0, r3
 800c4c8:	370c      	adds	r7, #12
 800c4ca:	46bd      	mov	sp, r7
 800c4cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4d0:	4770      	bx	lr
	...

0800c4d4 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800c4d4:	b480      	push	{r7}
 800c4d6:	b085      	sub	sp, #20
 800c4d8:	af00      	add	r7, sp, #0
 800c4da:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800c4dc:	2300      	movs	r3, #0
 800c4de:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800c4e0:	68fb      	ldr	r3, [r7, #12]
 800c4e2:	3301      	adds	r3, #1
 800c4e4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800c4e6:	68fb      	ldr	r3, [r7, #12]
 800c4e8:	4a13      	ldr	r2, [pc, #76]	; (800c538 <USB_CoreReset+0x64>)
 800c4ea:	4293      	cmp	r3, r2
 800c4ec:	d901      	bls.n	800c4f2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800c4ee:	2303      	movs	r3, #3
 800c4f0:	e01b      	b.n	800c52a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800c4f2:	687b      	ldr	r3, [r7, #4]
 800c4f4:	691b      	ldr	r3, [r3, #16]
 800c4f6:	2b00      	cmp	r3, #0
 800c4f8:	daf2      	bge.n	800c4e0 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800c4fa:	2300      	movs	r3, #0
 800c4fc:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800c4fe:	687b      	ldr	r3, [r7, #4]
 800c500:	691b      	ldr	r3, [r3, #16]
 800c502:	f043 0201 	orr.w	r2, r3, #1
 800c506:	687b      	ldr	r3, [r7, #4]
 800c508:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800c50a:	68fb      	ldr	r3, [r7, #12]
 800c50c:	3301      	adds	r3, #1
 800c50e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800c510:	68fb      	ldr	r3, [r7, #12]
 800c512:	4a09      	ldr	r2, [pc, #36]	; (800c538 <USB_CoreReset+0x64>)
 800c514:	4293      	cmp	r3, r2
 800c516:	d901      	bls.n	800c51c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800c518:	2303      	movs	r3, #3
 800c51a:	e006      	b.n	800c52a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800c51c:	687b      	ldr	r3, [r7, #4]
 800c51e:	691b      	ldr	r3, [r3, #16]
 800c520:	f003 0301 	and.w	r3, r3, #1
 800c524:	2b01      	cmp	r3, #1
 800c526:	d0f0      	beq.n	800c50a <USB_CoreReset+0x36>

  return HAL_OK;
 800c528:	2300      	movs	r3, #0
}
 800c52a:	4618      	mov	r0, r3
 800c52c:	3714      	adds	r7, #20
 800c52e:	46bd      	mov	sp, r7
 800c530:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c534:	4770      	bx	lr
 800c536:	bf00      	nop
 800c538:	00030d40 	.word	0x00030d40

0800c53c <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800c53c:	b084      	sub	sp, #16
 800c53e:	b580      	push	{r7, lr}
 800c540:	b086      	sub	sp, #24
 800c542:	af00      	add	r7, sp, #0
 800c544:	6078      	str	r0, [r7, #4]
 800c546:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800c54a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800c54e:	2300      	movs	r3, #0
 800c550:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c552:	687b      	ldr	r3, [r7, #4]
 800c554:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800c556:	68fb      	ldr	r3, [r7, #12]
 800c558:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800c55c:	461a      	mov	r2, r3
 800c55e:	2300      	movs	r3, #0
 800c560:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c566:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800c56a:	687b      	ldr	r3, [r7, #4]
 800c56c:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800c56e:	687b      	ldr	r3, [r7, #4]
 800c570:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c572:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800c576:	687b      	ldr	r3, [r7, #4]
 800c578:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800c57a:	687b      	ldr	r3, [r7, #4]
 800c57c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c57e:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 800c586:	687b      	ldr	r3, [r7, #4]
 800c588:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c58a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c58e:	2b00      	cmp	r3, #0
 800c590:	d018      	beq.n	800c5c4 <USB_HostInit+0x88>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800c592:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800c594:	2b01      	cmp	r3, #1
 800c596:	d10a      	bne.n	800c5ae <USB_HostInit+0x72>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 800c598:	68fb      	ldr	r3, [r7, #12]
 800c59a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c59e:	681b      	ldr	r3, [r3, #0]
 800c5a0:	68fa      	ldr	r2, [r7, #12]
 800c5a2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800c5a6:	f043 0304 	orr.w	r3, r3, #4
 800c5aa:	6013      	str	r3, [r2, #0]
 800c5ac:	e014      	b.n	800c5d8 <USB_HostInit+0x9c>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800c5ae:	68fb      	ldr	r3, [r7, #12]
 800c5b0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c5b4:	681b      	ldr	r3, [r3, #0]
 800c5b6:	68fa      	ldr	r2, [r7, #12]
 800c5b8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800c5bc:	f023 0304 	bic.w	r3, r3, #4
 800c5c0:	6013      	str	r3, [r2, #0]
 800c5c2:	e009      	b.n	800c5d8 <USB_HostInit+0x9c>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800c5c4:	68fb      	ldr	r3, [r7, #12]
 800c5c6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c5ca:	681b      	ldr	r3, [r3, #0]
 800c5cc:	68fa      	ldr	r2, [r7, #12]
 800c5ce:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800c5d2:	f023 0304 	bic.w	r3, r3, #4
 800c5d6:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800c5d8:	2110      	movs	r1, #16
 800c5da:	6878      	ldr	r0, [r7, #4]
 800c5dc:	f7ff fe5e 	bl	800c29c <USB_FlushTxFifo>
 800c5e0:	4603      	mov	r3, r0
 800c5e2:	2b00      	cmp	r3, #0
 800c5e4:	d001      	beq.n	800c5ea <USB_HostInit+0xae>
  {
    ret = HAL_ERROR;
 800c5e6:	2301      	movs	r3, #1
 800c5e8:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800c5ea:	6878      	ldr	r0, [r7, #4]
 800c5ec:	f7ff fe8a 	bl	800c304 <USB_FlushRxFifo>
 800c5f0:	4603      	mov	r3, r0
 800c5f2:	2b00      	cmp	r3, #0
 800c5f4:	d001      	beq.n	800c5fa <USB_HostInit+0xbe>
  {
    ret = HAL_ERROR;
 800c5f6:	2301      	movs	r3, #1
 800c5f8:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800c5fa:	2300      	movs	r3, #0
 800c5fc:	613b      	str	r3, [r7, #16]
 800c5fe:	e015      	b.n	800c62c <USB_HostInit+0xf0>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 800c600:	693b      	ldr	r3, [r7, #16]
 800c602:	015a      	lsls	r2, r3, #5
 800c604:	68fb      	ldr	r3, [r7, #12]
 800c606:	4413      	add	r3, r2
 800c608:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c60c:	461a      	mov	r2, r3
 800c60e:	f04f 33ff 	mov.w	r3, #4294967295
 800c612:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800c614:	693b      	ldr	r3, [r7, #16]
 800c616:	015a      	lsls	r2, r3, #5
 800c618:	68fb      	ldr	r3, [r7, #12]
 800c61a:	4413      	add	r3, r2
 800c61c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c620:	461a      	mov	r2, r3
 800c622:	2300      	movs	r3, #0
 800c624:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800c626:	693b      	ldr	r3, [r7, #16]
 800c628:	3301      	adds	r3, #1
 800c62a:	613b      	str	r3, [r7, #16]
 800c62c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c62e:	693a      	ldr	r2, [r7, #16]
 800c630:	429a      	cmp	r2, r3
 800c632:	d3e5      	bcc.n	800c600 <USB_HostInit+0xc4>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800c634:	687b      	ldr	r3, [r7, #4]
 800c636:	2200      	movs	r2, #0
 800c638:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 800c63a:	687b      	ldr	r3, [r7, #4]
 800c63c:	f04f 32ff 	mov.w	r2, #4294967295
 800c640:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 800c642:	687b      	ldr	r3, [r7, #4]
 800c644:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c646:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c64a:	2b00      	cmp	r3, #0
 800c64c:	d00b      	beq.n	800c666 <USB_HostInit+0x12a>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 800c64e:	687b      	ldr	r3, [r7, #4]
 800c650:	f44f 7200 	mov.w	r2, #512	; 0x200
 800c654:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800c656:	687b      	ldr	r3, [r7, #4]
 800c658:	4a13      	ldr	r2, [pc, #76]	; (800c6a8 <USB_HostInit+0x16c>)
 800c65a:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 800c65c:	687b      	ldr	r3, [r7, #4]
 800c65e:	4a13      	ldr	r2, [pc, #76]	; (800c6ac <USB_HostInit+0x170>)
 800c660:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 800c664:	e009      	b.n	800c67a <USB_HostInit+0x13e>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 800c666:	687b      	ldr	r3, [r7, #4]
 800c668:	2280      	movs	r2, #128	; 0x80
 800c66a:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 800c66c:	687b      	ldr	r3, [r7, #4]
 800c66e:	4a10      	ldr	r2, [pc, #64]	; (800c6b0 <USB_HostInit+0x174>)
 800c670:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	4a0f      	ldr	r2, [pc, #60]	; (800c6b4 <USB_HostInit+0x178>)
 800c676:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800c67a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800c67c:	2b00      	cmp	r3, #0
 800c67e:	d105      	bne.n	800c68c <USB_HostInit+0x150>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800c680:	687b      	ldr	r3, [r7, #4]
 800c682:	699b      	ldr	r3, [r3, #24]
 800c684:	f043 0210 	orr.w	r2, r3, #16
 800c688:	687b      	ldr	r3, [r7, #4]
 800c68a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	699a      	ldr	r2, [r3, #24]
 800c690:	4b09      	ldr	r3, [pc, #36]	; (800c6b8 <USB_HostInit+0x17c>)
 800c692:	4313      	orrs	r3, r2
 800c694:	687a      	ldr	r2, [r7, #4]
 800c696:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 800c698:	7dfb      	ldrb	r3, [r7, #23]
}
 800c69a:	4618      	mov	r0, r3
 800c69c:	3718      	adds	r7, #24
 800c69e:	46bd      	mov	sp, r7
 800c6a0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800c6a4:	b004      	add	sp, #16
 800c6a6:	4770      	bx	lr
 800c6a8:	01000200 	.word	0x01000200
 800c6ac:	00e00300 	.word	0x00e00300
 800c6b0:	00600080 	.word	0x00600080
 800c6b4:	004000e0 	.word	0x004000e0
 800c6b8:	a3200008 	.word	0xa3200008

0800c6bc <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 800c6bc:	b480      	push	{r7}
 800c6be:	b085      	sub	sp, #20
 800c6c0:	af00      	add	r7, sp, #0
 800c6c2:	6078      	str	r0, [r7, #4]
 800c6c4:	460b      	mov	r3, r1
 800c6c6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c6c8:	687b      	ldr	r3, [r7, #4]
 800c6ca:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 800c6cc:	68fb      	ldr	r3, [r7, #12]
 800c6ce:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c6d2:	681b      	ldr	r3, [r3, #0]
 800c6d4:	68fa      	ldr	r2, [r7, #12]
 800c6d6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800c6da:	f023 0303 	bic.w	r3, r3, #3
 800c6de:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 800c6e0:	68fb      	ldr	r3, [r7, #12]
 800c6e2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c6e6:	681a      	ldr	r2, [r3, #0]
 800c6e8:	78fb      	ldrb	r3, [r7, #3]
 800c6ea:	f003 0303 	and.w	r3, r3, #3
 800c6ee:	68f9      	ldr	r1, [r7, #12]
 800c6f0:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800c6f4:	4313      	orrs	r3, r2
 800c6f6:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800c6f8:	78fb      	ldrb	r3, [r7, #3]
 800c6fa:	2b01      	cmp	r3, #1
 800c6fc:	d107      	bne.n	800c70e <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 800c6fe:	68fb      	ldr	r3, [r7, #12]
 800c700:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c704:	461a      	mov	r2, r3
 800c706:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800c70a:	6053      	str	r3, [r2, #4]
 800c70c:	e009      	b.n	800c722 <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 800c70e:	78fb      	ldrb	r3, [r7, #3]
 800c710:	2b02      	cmp	r3, #2
 800c712:	d106      	bne.n	800c722 <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 800c714:	68fb      	ldr	r3, [r7, #12]
 800c716:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c71a:	461a      	mov	r2, r3
 800c71c:	f241 7370 	movw	r3, #6000	; 0x1770
 800c720:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 800c722:	2300      	movs	r3, #0
}
 800c724:	4618      	mov	r0, r3
 800c726:	3714      	adds	r7, #20
 800c728:	46bd      	mov	sp, r7
 800c72a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c72e:	4770      	bx	lr

0800c730 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 800c730:	b580      	push	{r7, lr}
 800c732:	b084      	sub	sp, #16
 800c734:	af00      	add	r7, sp, #0
 800c736:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c738:	687b      	ldr	r3, [r7, #4]
 800c73a:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 800c73c:	2300      	movs	r3, #0
 800c73e:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800c740:	68fb      	ldr	r3, [r7, #12]
 800c742:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800c746:	681b      	ldr	r3, [r3, #0]
 800c748:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800c74a:	68bb      	ldr	r3, [r7, #8]
 800c74c:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800c750:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 800c752:	68bb      	ldr	r3, [r7, #8]
 800c754:	68fa      	ldr	r2, [r7, #12]
 800c756:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800c75a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c75e:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 800c760:	2064      	movs	r0, #100	; 0x64
 800c762:	f7f9 f893 	bl	800588c <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 800c766:	68bb      	ldr	r3, [r7, #8]
 800c768:	68fa      	ldr	r2, [r7, #12]
 800c76a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800c76e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c772:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 800c774:	200a      	movs	r0, #10
 800c776:	f7f9 f889 	bl	800588c <HAL_Delay>

  return HAL_OK;
 800c77a:	2300      	movs	r3, #0
}
 800c77c:	4618      	mov	r0, r3
 800c77e:	3710      	adds	r7, #16
 800c780:	46bd      	mov	sp, r7
 800c782:	bd80      	pop	{r7, pc}

0800c784 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 800c784:	b480      	push	{r7}
 800c786:	b085      	sub	sp, #20
 800c788:	af00      	add	r7, sp, #0
 800c78a:	6078      	str	r0, [r7, #4]
 800c78c:	460b      	mov	r3, r1
 800c78e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c790:	687b      	ldr	r3, [r7, #4]
 800c792:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800c794:	2300      	movs	r3, #0
 800c796:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800c798:	68fb      	ldr	r3, [r7, #12]
 800c79a:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800c79e:	681b      	ldr	r3, [r3, #0]
 800c7a0:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800c7a2:	68bb      	ldr	r3, [r7, #8]
 800c7a4:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 800c7a8:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 800c7aa:	68bb      	ldr	r3, [r7, #8]
 800c7ac:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800c7b0:	2b00      	cmp	r3, #0
 800c7b2:	d109      	bne.n	800c7c8 <USB_DriveVbus+0x44>
 800c7b4:	78fb      	ldrb	r3, [r7, #3]
 800c7b6:	2b01      	cmp	r3, #1
 800c7b8:	d106      	bne.n	800c7c8 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 800c7ba:	68bb      	ldr	r3, [r7, #8]
 800c7bc:	68fa      	ldr	r2, [r7, #12]
 800c7be:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800c7c2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800c7c6:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 800c7c8:	68bb      	ldr	r3, [r7, #8]
 800c7ca:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800c7ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c7d2:	d109      	bne.n	800c7e8 <USB_DriveVbus+0x64>
 800c7d4:	78fb      	ldrb	r3, [r7, #3]
 800c7d6:	2b00      	cmp	r3, #0
 800c7d8:	d106      	bne.n	800c7e8 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 800c7da:	68bb      	ldr	r3, [r7, #8]
 800c7dc:	68fa      	ldr	r2, [r7, #12]
 800c7de:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800c7e2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c7e6:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 800c7e8:	2300      	movs	r3, #0
}
 800c7ea:	4618      	mov	r0, r3
 800c7ec:	3714      	adds	r7, #20
 800c7ee:	46bd      	mov	sp, r7
 800c7f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7f4:	4770      	bx	lr

0800c7f6 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800c7f6:	b480      	push	{r7}
 800c7f8:	b085      	sub	sp, #20
 800c7fa:	af00      	add	r7, sp, #0
 800c7fc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c7fe:	687b      	ldr	r3, [r7, #4]
 800c800:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800c802:	2300      	movs	r3, #0
 800c804:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800c806:	68fb      	ldr	r3, [r7, #12]
 800c808:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800c80c:	681b      	ldr	r3, [r3, #0]
 800c80e:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 800c810:	68bb      	ldr	r3, [r7, #8]
 800c812:	0c5b      	lsrs	r3, r3, #17
 800c814:	f003 0303 	and.w	r3, r3, #3
}
 800c818:	4618      	mov	r0, r3
 800c81a:	3714      	adds	r7, #20
 800c81c:	46bd      	mov	sp, r7
 800c81e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c822:	4770      	bx	lr

0800c824 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 800c824:	b480      	push	{r7}
 800c826:	b085      	sub	sp, #20
 800c828:	af00      	add	r7, sp, #0
 800c82a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c82c:	687b      	ldr	r3, [r7, #4]
 800c82e:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800c830:	68fb      	ldr	r3, [r7, #12]
 800c832:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c836:	689b      	ldr	r3, [r3, #8]
 800c838:	b29b      	uxth	r3, r3
}
 800c83a:	4618      	mov	r0, r3
 800c83c:	3714      	adds	r7, #20
 800c83e:	46bd      	mov	sp, r7
 800c840:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c844:	4770      	bx	lr
	...

0800c848 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 800c848:	b580      	push	{r7, lr}
 800c84a:	b088      	sub	sp, #32
 800c84c:	af00      	add	r7, sp, #0
 800c84e:	6078      	str	r0, [r7, #4]
 800c850:	4608      	mov	r0, r1
 800c852:	4611      	mov	r1, r2
 800c854:	461a      	mov	r2, r3
 800c856:	4603      	mov	r3, r0
 800c858:	70fb      	strb	r3, [r7, #3]
 800c85a:	460b      	mov	r3, r1
 800c85c:	70bb      	strb	r3, [r7, #2]
 800c85e:	4613      	mov	r3, r2
 800c860:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 800c862:	2300      	movs	r3, #0
 800c864:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c866:	687b      	ldr	r3, [r7, #4]
 800c868:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 800c86a:	78fb      	ldrb	r3, [r7, #3]
 800c86c:	015a      	lsls	r2, r3, #5
 800c86e:	693b      	ldr	r3, [r7, #16]
 800c870:	4413      	add	r3, r2
 800c872:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c876:	461a      	mov	r2, r3
 800c878:	f04f 33ff 	mov.w	r3, #4294967295
 800c87c:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 800c87e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800c882:	2b03      	cmp	r3, #3
 800c884:	d87e      	bhi.n	800c984 <USB_HC_Init+0x13c>
 800c886:	a201      	add	r2, pc, #4	; (adr r2, 800c88c <USB_HC_Init+0x44>)
 800c888:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c88c:	0800c89d 	.word	0x0800c89d
 800c890:	0800c947 	.word	0x0800c947
 800c894:	0800c89d 	.word	0x0800c89d
 800c898:	0800c909 	.word	0x0800c909
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800c89c:	78fb      	ldrb	r3, [r7, #3]
 800c89e:	015a      	lsls	r2, r3, #5
 800c8a0:	693b      	ldr	r3, [r7, #16]
 800c8a2:	4413      	add	r3, r2
 800c8a4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c8a8:	461a      	mov	r2, r3
 800c8aa:	f240 439d 	movw	r3, #1181	; 0x49d
 800c8ae:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 800c8b0:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800c8b4:	2b00      	cmp	r3, #0
 800c8b6:	da10      	bge.n	800c8da <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800c8b8:	78fb      	ldrb	r3, [r7, #3]
 800c8ba:	015a      	lsls	r2, r3, #5
 800c8bc:	693b      	ldr	r3, [r7, #16]
 800c8be:	4413      	add	r3, r2
 800c8c0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c8c4:	68db      	ldr	r3, [r3, #12]
 800c8c6:	78fa      	ldrb	r2, [r7, #3]
 800c8c8:	0151      	lsls	r1, r2, #5
 800c8ca:	693a      	ldr	r2, [r7, #16]
 800c8cc:	440a      	add	r2, r1
 800c8ce:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800c8d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c8d6:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 800c8d8:	e057      	b.n	800c98a <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 800c8da:	687b      	ldr	r3, [r7, #4]
 800c8dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c8de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c8e2:	2b00      	cmp	r3, #0
 800c8e4:	d051      	beq.n	800c98a <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 800c8e6:	78fb      	ldrb	r3, [r7, #3]
 800c8e8:	015a      	lsls	r2, r3, #5
 800c8ea:	693b      	ldr	r3, [r7, #16]
 800c8ec:	4413      	add	r3, r2
 800c8ee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c8f2:	68db      	ldr	r3, [r3, #12]
 800c8f4:	78fa      	ldrb	r2, [r7, #3]
 800c8f6:	0151      	lsls	r1, r2, #5
 800c8f8:	693a      	ldr	r2, [r7, #16]
 800c8fa:	440a      	add	r2, r1
 800c8fc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800c900:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800c904:	60d3      	str	r3, [r2, #12]
      break;
 800c906:	e040      	b.n	800c98a <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800c908:	78fb      	ldrb	r3, [r7, #3]
 800c90a:	015a      	lsls	r2, r3, #5
 800c90c:	693b      	ldr	r3, [r7, #16]
 800c90e:	4413      	add	r3, r2
 800c910:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c914:	461a      	mov	r2, r3
 800c916:	f240 639d 	movw	r3, #1693	; 0x69d
 800c91a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800c91c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800c920:	2b00      	cmp	r3, #0
 800c922:	da34      	bge.n	800c98e <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800c924:	78fb      	ldrb	r3, [r7, #3]
 800c926:	015a      	lsls	r2, r3, #5
 800c928:	693b      	ldr	r3, [r7, #16]
 800c92a:	4413      	add	r3, r2
 800c92c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c930:	68db      	ldr	r3, [r3, #12]
 800c932:	78fa      	ldrb	r2, [r7, #3]
 800c934:	0151      	lsls	r1, r2, #5
 800c936:	693a      	ldr	r2, [r7, #16]
 800c938:	440a      	add	r2, r1
 800c93a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800c93e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c942:	60d3      	str	r3, [r2, #12]
      }

      break;
 800c944:	e023      	b.n	800c98e <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800c946:	78fb      	ldrb	r3, [r7, #3]
 800c948:	015a      	lsls	r2, r3, #5
 800c94a:	693b      	ldr	r3, [r7, #16]
 800c94c:	4413      	add	r3, r2
 800c94e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c952:	461a      	mov	r2, r3
 800c954:	f240 2325 	movw	r3, #549	; 0x225
 800c958:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 800c95a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800c95e:	2b00      	cmp	r3, #0
 800c960:	da17      	bge.n	800c992 <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800c962:	78fb      	ldrb	r3, [r7, #3]
 800c964:	015a      	lsls	r2, r3, #5
 800c966:	693b      	ldr	r3, [r7, #16]
 800c968:	4413      	add	r3, r2
 800c96a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c96e:	68db      	ldr	r3, [r3, #12]
 800c970:	78fa      	ldrb	r2, [r7, #3]
 800c972:	0151      	lsls	r1, r2, #5
 800c974:	693a      	ldr	r2, [r7, #16]
 800c976:	440a      	add	r2, r1
 800c978:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800c97c:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 800c980:	60d3      	str	r3, [r2, #12]
      }
      break;
 800c982:	e006      	b.n	800c992 <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 800c984:	2301      	movs	r3, #1
 800c986:	77fb      	strb	r3, [r7, #31]
      break;
 800c988:	e004      	b.n	800c994 <USB_HC_Init+0x14c>
      break;
 800c98a:	bf00      	nop
 800c98c:	e002      	b.n	800c994 <USB_HC_Init+0x14c>
      break;
 800c98e:	bf00      	nop
 800c990:	e000      	b.n	800c994 <USB_HC_Init+0x14c>
      break;
 800c992:	bf00      	nop
  }

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 800c994:	78fb      	ldrb	r3, [r7, #3]
 800c996:	015a      	lsls	r2, r3, #5
 800c998:	693b      	ldr	r3, [r7, #16]
 800c99a:	4413      	add	r3, r2
 800c99c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800c9a0:	68db      	ldr	r3, [r3, #12]
 800c9a2:	78fa      	ldrb	r2, [r7, #3]
 800c9a4:	0151      	lsls	r1, r2, #5
 800c9a6:	693a      	ldr	r2, [r7, #16]
 800c9a8:	440a      	add	r2, r1
 800c9aa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800c9ae:	f043 0302 	orr.w	r3, r3, #2
 800c9b2:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 800c9b4:	693b      	ldr	r3, [r7, #16]
 800c9b6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800c9ba:	699a      	ldr	r2, [r3, #24]
 800c9bc:	78fb      	ldrb	r3, [r7, #3]
 800c9be:	f003 030f 	and.w	r3, r3, #15
 800c9c2:	2101      	movs	r1, #1
 800c9c4:	fa01 f303 	lsl.w	r3, r1, r3
 800c9c8:	6939      	ldr	r1, [r7, #16]
 800c9ca:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800c9ce:	4313      	orrs	r3, r2
 800c9d0:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800c9d2:	687b      	ldr	r3, [r7, #4]
 800c9d4:	699b      	ldr	r3, [r3, #24]
 800c9d6:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 800c9da:	687b      	ldr	r3, [r7, #4]
 800c9dc:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800c9de:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800c9e2:	2b00      	cmp	r3, #0
 800c9e4:	da03      	bge.n	800c9ee <USB_HC_Init+0x1a6>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 800c9e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c9ea:	61bb      	str	r3, [r7, #24]
 800c9ec:	e001      	b.n	800c9f2 <USB_HC_Init+0x1aa>
  }
  else
  {
    HCcharEpDir = 0U;
 800c9ee:	2300      	movs	r3, #0
 800c9f0:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 800c9f2:	6878      	ldr	r0, [r7, #4]
 800c9f4:	f7ff feff 	bl	800c7f6 <USB_GetHostSpeed>
 800c9f8:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 800c9fa:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800c9fe:	2b02      	cmp	r3, #2
 800ca00:	d106      	bne.n	800ca10 <USB_HC_Init+0x1c8>
 800ca02:	68fb      	ldr	r3, [r7, #12]
 800ca04:	2b02      	cmp	r3, #2
 800ca06:	d003      	beq.n	800ca10 <USB_HC_Init+0x1c8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 800ca08:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800ca0c:	617b      	str	r3, [r7, #20]
 800ca0e:	e001      	b.n	800ca14 <USB_HC_Init+0x1cc>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800ca10:	2300      	movs	r3, #0
 800ca12:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800ca14:	787b      	ldrb	r3, [r7, #1]
 800ca16:	059b      	lsls	r3, r3, #22
 800ca18:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800ca1c:	78bb      	ldrb	r3, [r7, #2]
 800ca1e:	02db      	lsls	r3, r3, #11
 800ca20:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800ca24:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800ca26:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800ca2a:	049b      	lsls	r3, r3, #18
 800ca2c:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800ca30:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800ca32:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800ca34:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 800ca38:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800ca3a:	69bb      	ldr	r3, [r7, #24]
 800ca3c:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800ca3e:	78fb      	ldrb	r3, [r7, #3]
 800ca40:	0159      	lsls	r1, r3, #5
 800ca42:	693b      	ldr	r3, [r7, #16]
 800ca44:	440b      	add	r3, r1
 800ca46:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ca4a:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 800ca4c:	697b      	ldr	r3, [r7, #20]
 800ca4e:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800ca50:	600b      	str	r3, [r1, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 800ca52:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800ca56:	2b03      	cmp	r3, #3
 800ca58:	d003      	beq.n	800ca62 <USB_HC_Init+0x21a>
 800ca5a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800ca5e:	2b01      	cmp	r3, #1
 800ca60:	d10f      	bne.n	800ca82 <USB_HC_Init+0x23a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800ca62:	78fb      	ldrb	r3, [r7, #3]
 800ca64:	015a      	lsls	r2, r3, #5
 800ca66:	693b      	ldr	r3, [r7, #16]
 800ca68:	4413      	add	r3, r2
 800ca6a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ca6e:	681b      	ldr	r3, [r3, #0]
 800ca70:	78fa      	ldrb	r2, [r7, #3]
 800ca72:	0151      	lsls	r1, r2, #5
 800ca74:	693a      	ldr	r2, [r7, #16]
 800ca76:	440a      	add	r2, r1
 800ca78:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ca7c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800ca80:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800ca82:	7ffb      	ldrb	r3, [r7, #31]
}
 800ca84:	4618      	mov	r0, r3
 800ca86:	3720      	adds	r7, #32
 800ca88:	46bd      	mov	sp, r7
 800ca8a:	bd80      	pop	{r7, pc}

0800ca8c <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 800ca8c:	b580      	push	{r7, lr}
 800ca8e:	b08c      	sub	sp, #48	; 0x30
 800ca90:	af02      	add	r7, sp, #8
 800ca92:	60f8      	str	r0, [r7, #12]
 800ca94:	60b9      	str	r1, [r7, #8]
 800ca96:	4613      	mov	r3, r2
 800ca98:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ca9a:	68fb      	ldr	r3, [r7, #12]
 800ca9c:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 800ca9e:	68bb      	ldr	r3, [r7, #8]
 800caa0:	785b      	ldrb	r3, [r3, #1]
 800caa2:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 800caa4:	f44f 7380 	mov.w	r3, #256	; 0x100
 800caa8:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 800caaa:	68fb      	ldr	r3, [r7, #12]
 800caac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800caae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cab2:	2b00      	cmp	r3, #0
 800cab4:	d02d      	beq.n	800cb12 <USB_HC_StartXfer+0x86>
 800cab6:	68bb      	ldr	r3, [r7, #8]
 800cab8:	791b      	ldrb	r3, [r3, #4]
 800caba:	2b00      	cmp	r3, #0
 800cabc:	d129      	bne.n	800cb12 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 800cabe:	79fb      	ldrb	r3, [r7, #7]
 800cac0:	2b01      	cmp	r3, #1
 800cac2:	d117      	bne.n	800caf4 <USB_HC_StartXfer+0x68>
 800cac4:	68bb      	ldr	r3, [r7, #8]
 800cac6:	79db      	ldrb	r3, [r3, #7]
 800cac8:	2b00      	cmp	r3, #0
 800caca:	d003      	beq.n	800cad4 <USB_HC_StartXfer+0x48>
 800cacc:	68bb      	ldr	r3, [r7, #8]
 800cace:	79db      	ldrb	r3, [r3, #7]
 800cad0:	2b02      	cmp	r3, #2
 800cad2:	d10f      	bne.n	800caf4 <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 800cad4:	69fb      	ldr	r3, [r7, #28]
 800cad6:	015a      	lsls	r2, r3, #5
 800cad8:	6a3b      	ldr	r3, [r7, #32]
 800cada:	4413      	add	r3, r2
 800cadc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800cae0:	68db      	ldr	r3, [r3, #12]
 800cae2:	69fa      	ldr	r2, [r7, #28]
 800cae4:	0151      	lsls	r1, r2, #5
 800cae6:	6a3a      	ldr	r2, [r7, #32]
 800cae8:	440a      	add	r2, r1
 800caea:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800caee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800caf2:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 800caf4:	79fb      	ldrb	r3, [r7, #7]
 800caf6:	2b00      	cmp	r3, #0
 800caf8:	d10b      	bne.n	800cb12 <USB_HC_StartXfer+0x86>
 800cafa:	68bb      	ldr	r3, [r7, #8]
 800cafc:	795b      	ldrb	r3, [r3, #5]
 800cafe:	2b01      	cmp	r3, #1
 800cb00:	d107      	bne.n	800cb12 <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 800cb02:	68bb      	ldr	r3, [r7, #8]
 800cb04:	785b      	ldrb	r3, [r3, #1]
 800cb06:	4619      	mov	r1, r3
 800cb08:	68f8      	ldr	r0, [r7, #12]
 800cb0a:	f000 fa0f 	bl	800cf2c <USB_DoPing>
      return HAL_OK;
 800cb0e:	2300      	movs	r3, #0
 800cb10:	e0f8      	b.n	800cd04 <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 800cb12:	68bb      	ldr	r3, [r7, #8]
 800cb14:	695b      	ldr	r3, [r3, #20]
 800cb16:	2b00      	cmp	r3, #0
 800cb18:	d018      	beq.n	800cb4c <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 800cb1a:	68bb      	ldr	r3, [r7, #8]
 800cb1c:	695b      	ldr	r3, [r3, #20]
 800cb1e:	68ba      	ldr	r2, [r7, #8]
 800cb20:	8912      	ldrh	r2, [r2, #8]
 800cb22:	4413      	add	r3, r2
 800cb24:	3b01      	subs	r3, #1
 800cb26:	68ba      	ldr	r2, [r7, #8]
 800cb28:	8912      	ldrh	r2, [r2, #8]
 800cb2a:	fbb3 f3f2 	udiv	r3, r3, r2
 800cb2e:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 800cb30:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800cb32:	8b7b      	ldrh	r3, [r7, #26]
 800cb34:	429a      	cmp	r2, r3
 800cb36:	d90b      	bls.n	800cb50 <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 800cb38:	8b7b      	ldrh	r3, [r7, #26]
 800cb3a:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800cb3c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800cb3e:	68ba      	ldr	r2, [r7, #8]
 800cb40:	8912      	ldrh	r2, [r2, #8]
 800cb42:	fb03 f202 	mul.w	r2, r3, r2
 800cb46:	68bb      	ldr	r3, [r7, #8]
 800cb48:	611a      	str	r2, [r3, #16]
 800cb4a:	e001      	b.n	800cb50 <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 800cb4c:	2301      	movs	r3, #1
 800cb4e:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 800cb50:	68bb      	ldr	r3, [r7, #8]
 800cb52:	78db      	ldrb	r3, [r3, #3]
 800cb54:	2b00      	cmp	r3, #0
 800cb56:	d007      	beq.n	800cb68 <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800cb58:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800cb5a:	68ba      	ldr	r2, [r7, #8]
 800cb5c:	8912      	ldrh	r2, [r2, #8]
 800cb5e:	fb03 f202 	mul.w	r2, r3, r2
 800cb62:	68bb      	ldr	r3, [r7, #8]
 800cb64:	611a      	str	r2, [r3, #16]
 800cb66:	e003      	b.n	800cb70 <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 800cb68:	68bb      	ldr	r3, [r7, #8]
 800cb6a:	695a      	ldr	r2, [r3, #20]
 800cb6c:	68bb      	ldr	r3, [r7, #8]
 800cb6e:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800cb70:	68bb      	ldr	r3, [r7, #8]
 800cb72:	691b      	ldr	r3, [r3, #16]
 800cb74:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800cb78:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800cb7a:	04d9      	lsls	r1, r3, #19
 800cb7c:	4b63      	ldr	r3, [pc, #396]	; (800cd0c <USB_HC_StartXfer+0x280>)
 800cb7e:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800cb80:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 800cb82:	68bb      	ldr	r3, [r7, #8]
 800cb84:	7a9b      	ldrb	r3, [r3, #10]
 800cb86:	075b      	lsls	r3, r3, #29
 800cb88:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800cb8c:	69f9      	ldr	r1, [r7, #28]
 800cb8e:	0148      	lsls	r0, r1, #5
 800cb90:	6a39      	ldr	r1, [r7, #32]
 800cb92:	4401      	add	r1, r0
 800cb94:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800cb98:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800cb9a:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 800cb9c:	79fb      	ldrb	r3, [r7, #7]
 800cb9e:	2b00      	cmp	r3, #0
 800cba0:	d009      	beq.n	800cbb6 <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 800cba2:	68bb      	ldr	r3, [r7, #8]
 800cba4:	68d9      	ldr	r1, [r3, #12]
 800cba6:	69fb      	ldr	r3, [r7, #28]
 800cba8:	015a      	lsls	r2, r3, #5
 800cbaa:	6a3b      	ldr	r3, [r7, #32]
 800cbac:	4413      	add	r3, r2
 800cbae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800cbb2:	460a      	mov	r2, r1
 800cbb4:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 800cbb6:	6a3b      	ldr	r3, [r7, #32]
 800cbb8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800cbbc:	689b      	ldr	r3, [r3, #8]
 800cbbe:	f003 0301 	and.w	r3, r3, #1
 800cbc2:	2b00      	cmp	r3, #0
 800cbc4:	bf0c      	ite	eq
 800cbc6:	2301      	moveq	r3, #1
 800cbc8:	2300      	movne	r3, #0
 800cbca:	b2db      	uxtb	r3, r3
 800cbcc:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800cbce:	69fb      	ldr	r3, [r7, #28]
 800cbd0:	015a      	lsls	r2, r3, #5
 800cbd2:	6a3b      	ldr	r3, [r7, #32]
 800cbd4:	4413      	add	r3, r2
 800cbd6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800cbda:	681b      	ldr	r3, [r3, #0]
 800cbdc:	69fa      	ldr	r2, [r7, #28]
 800cbde:	0151      	lsls	r1, r2, #5
 800cbe0:	6a3a      	ldr	r2, [r7, #32]
 800cbe2:	440a      	add	r2, r1
 800cbe4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800cbe8:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800cbec:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 800cbee:	69fb      	ldr	r3, [r7, #28]
 800cbf0:	015a      	lsls	r2, r3, #5
 800cbf2:	6a3b      	ldr	r3, [r7, #32]
 800cbf4:	4413      	add	r3, r2
 800cbf6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800cbfa:	681a      	ldr	r2, [r3, #0]
 800cbfc:	7e7b      	ldrb	r3, [r7, #25]
 800cbfe:	075b      	lsls	r3, r3, #29
 800cc00:	69f9      	ldr	r1, [r7, #28]
 800cc02:	0148      	lsls	r0, r1, #5
 800cc04:	6a39      	ldr	r1, [r7, #32]
 800cc06:	4401      	add	r1, r0
 800cc08:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 800cc0c:	4313      	orrs	r3, r2
 800cc0e:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800cc10:	69fb      	ldr	r3, [r7, #28]
 800cc12:	015a      	lsls	r2, r3, #5
 800cc14:	6a3b      	ldr	r3, [r7, #32]
 800cc16:	4413      	add	r3, r2
 800cc18:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800cc1c:	681b      	ldr	r3, [r3, #0]
 800cc1e:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800cc20:	693b      	ldr	r3, [r7, #16]
 800cc22:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800cc26:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800cc28:	68bb      	ldr	r3, [r7, #8]
 800cc2a:	78db      	ldrb	r3, [r3, #3]
 800cc2c:	2b00      	cmp	r3, #0
 800cc2e:	d004      	beq.n	800cc3a <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 800cc30:	693b      	ldr	r3, [r7, #16]
 800cc32:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800cc36:	613b      	str	r3, [r7, #16]
 800cc38:	e003      	b.n	800cc42 <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 800cc3a:	693b      	ldr	r3, [r7, #16]
 800cc3c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800cc40:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800cc42:	693b      	ldr	r3, [r7, #16]
 800cc44:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800cc48:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 800cc4a:	69fb      	ldr	r3, [r7, #28]
 800cc4c:	015a      	lsls	r2, r3, #5
 800cc4e:	6a3b      	ldr	r3, [r7, #32]
 800cc50:	4413      	add	r3, r2
 800cc52:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800cc56:	461a      	mov	r2, r3
 800cc58:	693b      	ldr	r3, [r7, #16]
 800cc5a:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 800cc5c:	79fb      	ldrb	r3, [r7, #7]
 800cc5e:	2b00      	cmp	r3, #0
 800cc60:	d001      	beq.n	800cc66 <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 800cc62:	2300      	movs	r3, #0
 800cc64:	e04e      	b.n	800cd04 <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 800cc66:	68bb      	ldr	r3, [r7, #8]
 800cc68:	78db      	ldrb	r3, [r3, #3]
 800cc6a:	2b00      	cmp	r3, #0
 800cc6c:	d149      	bne.n	800cd02 <USB_HC_StartXfer+0x276>
 800cc6e:	68bb      	ldr	r3, [r7, #8]
 800cc70:	695b      	ldr	r3, [r3, #20]
 800cc72:	2b00      	cmp	r3, #0
 800cc74:	d045      	beq.n	800cd02 <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 800cc76:	68bb      	ldr	r3, [r7, #8]
 800cc78:	79db      	ldrb	r3, [r3, #7]
 800cc7a:	2b03      	cmp	r3, #3
 800cc7c:	d830      	bhi.n	800cce0 <USB_HC_StartXfer+0x254>
 800cc7e:	a201      	add	r2, pc, #4	; (adr r2, 800cc84 <USB_HC_StartXfer+0x1f8>)
 800cc80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cc84:	0800cc95 	.word	0x0800cc95
 800cc88:	0800ccb9 	.word	0x0800ccb9
 800cc8c:	0800cc95 	.word	0x0800cc95
 800cc90:	0800ccb9 	.word	0x0800ccb9
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800cc94:	68bb      	ldr	r3, [r7, #8]
 800cc96:	695b      	ldr	r3, [r3, #20]
 800cc98:	3303      	adds	r3, #3
 800cc9a:	089b      	lsrs	r3, r3, #2
 800cc9c:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800cc9e:	8afa      	ldrh	r2, [r7, #22]
 800cca0:	68fb      	ldr	r3, [r7, #12]
 800cca2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cca4:	b29b      	uxth	r3, r3
 800cca6:	429a      	cmp	r2, r3
 800cca8:	d91c      	bls.n	800cce4 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800ccaa:	68fb      	ldr	r3, [r7, #12]
 800ccac:	699b      	ldr	r3, [r3, #24]
 800ccae:	f043 0220 	orr.w	r2, r3, #32
 800ccb2:	68fb      	ldr	r3, [r7, #12]
 800ccb4:	619a      	str	r2, [r3, #24]
        }
        break;
 800ccb6:	e015      	b.n	800cce4 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800ccb8:	68bb      	ldr	r3, [r7, #8]
 800ccba:	695b      	ldr	r3, [r3, #20]
 800ccbc:	3303      	adds	r3, #3
 800ccbe:	089b      	lsrs	r3, r3, #2
 800ccc0:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800ccc2:	8afa      	ldrh	r2, [r7, #22]
 800ccc4:	6a3b      	ldr	r3, [r7, #32]
 800ccc6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ccca:	691b      	ldr	r3, [r3, #16]
 800cccc:	b29b      	uxth	r3, r3
 800ccce:	429a      	cmp	r2, r3
 800ccd0:	d90a      	bls.n	800cce8 <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800ccd2:	68fb      	ldr	r3, [r7, #12]
 800ccd4:	699b      	ldr	r3, [r3, #24]
 800ccd6:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 800ccda:	68fb      	ldr	r3, [r7, #12]
 800ccdc:	619a      	str	r2, [r3, #24]
        }
        break;
 800ccde:	e003      	b.n	800cce8 <USB_HC_StartXfer+0x25c>

      default:
        break;
 800cce0:	bf00      	nop
 800cce2:	e002      	b.n	800ccea <USB_HC_StartXfer+0x25e>
        break;
 800cce4:	bf00      	nop
 800cce6:	e000      	b.n	800ccea <USB_HC_StartXfer+0x25e>
        break;
 800cce8:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800ccea:	68bb      	ldr	r3, [r7, #8]
 800ccec:	68d9      	ldr	r1, [r3, #12]
 800ccee:	68bb      	ldr	r3, [r7, #8]
 800ccf0:	785a      	ldrb	r2, [r3, #1]
 800ccf2:	68bb      	ldr	r3, [r7, #8]
 800ccf4:	695b      	ldr	r3, [r3, #20]
 800ccf6:	b29b      	uxth	r3, r3
 800ccf8:	2000      	movs	r0, #0
 800ccfa:	9000      	str	r0, [sp, #0]
 800ccfc:	68f8      	ldr	r0, [r7, #12]
 800ccfe:	f7ff fb31 	bl	800c364 <USB_WritePacket>
  }

  return HAL_OK;
 800cd02:	2300      	movs	r3, #0
}
 800cd04:	4618      	mov	r0, r3
 800cd06:	3728      	adds	r7, #40	; 0x28
 800cd08:	46bd      	mov	sp, r7
 800cd0a:	bd80      	pop	{r7, pc}
 800cd0c:	1ff80000 	.word	0x1ff80000

0800cd10 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800cd10:	b480      	push	{r7}
 800cd12:	b085      	sub	sp, #20
 800cd14:	af00      	add	r7, sp, #0
 800cd16:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800cd1c:	68fb      	ldr	r3, [r7, #12]
 800cd1e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800cd22:	695b      	ldr	r3, [r3, #20]
 800cd24:	b29b      	uxth	r3, r3
}
 800cd26:	4618      	mov	r0, r3
 800cd28:	3714      	adds	r7, #20
 800cd2a:	46bd      	mov	sp, r7
 800cd2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd30:	4770      	bx	lr

0800cd32 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 800cd32:	b480      	push	{r7}
 800cd34:	b089      	sub	sp, #36	; 0x24
 800cd36:	af00      	add	r7, sp, #0
 800cd38:	6078      	str	r0, [r7, #4]
 800cd3a:	460b      	mov	r3, r1
 800cd3c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cd3e:	687b      	ldr	r3, [r7, #4]
 800cd40:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 800cd42:	78fb      	ldrb	r3, [r7, #3]
 800cd44:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 800cd46:	2300      	movs	r3, #0
 800cd48:	60fb      	str	r3, [r7, #12]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 800cd4a:	69bb      	ldr	r3, [r7, #24]
 800cd4c:	015a      	lsls	r2, r3, #5
 800cd4e:	69fb      	ldr	r3, [r7, #28]
 800cd50:	4413      	add	r3, r2
 800cd52:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800cd56:	681b      	ldr	r3, [r3, #0]
 800cd58:	0c9b      	lsrs	r3, r3, #18
 800cd5a:	f003 0303 	and.w	r3, r3, #3
 800cd5e:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 800cd60:	69bb      	ldr	r3, [r7, #24]
 800cd62:	015a      	lsls	r2, r3, #5
 800cd64:	69fb      	ldr	r3, [r7, #28]
 800cd66:	4413      	add	r3, r2
 800cd68:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800cd6c:	681b      	ldr	r3, [r3, #0]
 800cd6e:	0fdb      	lsrs	r3, r3, #31
 800cd70:	f003 0301 	and.w	r3, r3, #1
 800cd74:	613b      	str	r3, [r7, #16]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 800cd76:	687b      	ldr	r3, [r7, #4]
 800cd78:	689b      	ldr	r3, [r3, #8]
 800cd7a:	f003 0320 	and.w	r3, r3, #32
 800cd7e:	2b20      	cmp	r3, #32
 800cd80:	d104      	bne.n	800cd8c <USB_HC_Halt+0x5a>
 800cd82:	693b      	ldr	r3, [r7, #16]
 800cd84:	2b00      	cmp	r3, #0
 800cd86:	d101      	bne.n	800cd8c <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 800cd88:	2300      	movs	r3, #0
 800cd8a:	e0c8      	b.n	800cf1e <USB_HC_Halt+0x1ec>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800cd8c:	697b      	ldr	r3, [r7, #20]
 800cd8e:	2b00      	cmp	r3, #0
 800cd90:	d002      	beq.n	800cd98 <USB_HC_Halt+0x66>
 800cd92:	697b      	ldr	r3, [r7, #20]
 800cd94:	2b02      	cmp	r3, #2
 800cd96:	d163      	bne.n	800ce60 <USB_HC_Halt+0x12e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800cd98:	69bb      	ldr	r3, [r7, #24]
 800cd9a:	015a      	lsls	r2, r3, #5
 800cd9c:	69fb      	ldr	r3, [r7, #28]
 800cd9e:	4413      	add	r3, r2
 800cda0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800cda4:	681b      	ldr	r3, [r3, #0]
 800cda6:	69ba      	ldr	r2, [r7, #24]
 800cda8:	0151      	lsls	r1, r2, #5
 800cdaa:	69fa      	ldr	r2, [r7, #28]
 800cdac:	440a      	add	r2, r1
 800cdae:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800cdb2:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800cdb6:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800cdb8:	687b      	ldr	r3, [r7, #4]
 800cdba:	689b      	ldr	r3, [r3, #8]
 800cdbc:	f003 0320 	and.w	r3, r3, #32
 800cdc0:	2b00      	cmp	r3, #0
 800cdc2:	f040 80ab 	bne.w	800cf1c <USB_HC_Halt+0x1ea>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cdca:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800cdce:	2b00      	cmp	r3, #0
 800cdd0:	d133      	bne.n	800ce3a <USB_HC_Halt+0x108>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800cdd2:	69bb      	ldr	r3, [r7, #24]
 800cdd4:	015a      	lsls	r2, r3, #5
 800cdd6:	69fb      	ldr	r3, [r7, #28]
 800cdd8:	4413      	add	r3, r2
 800cdda:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800cdde:	681b      	ldr	r3, [r3, #0]
 800cde0:	69ba      	ldr	r2, [r7, #24]
 800cde2:	0151      	lsls	r1, r2, #5
 800cde4:	69fa      	ldr	r2, [r7, #28]
 800cde6:	440a      	add	r2, r1
 800cde8:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800cdec:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800cdf0:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800cdf2:	69bb      	ldr	r3, [r7, #24]
 800cdf4:	015a      	lsls	r2, r3, #5
 800cdf6:	69fb      	ldr	r3, [r7, #28]
 800cdf8:	4413      	add	r3, r2
 800cdfa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800cdfe:	681b      	ldr	r3, [r3, #0]
 800ce00:	69ba      	ldr	r2, [r7, #24]
 800ce02:	0151      	lsls	r1, r2, #5
 800ce04:	69fa      	ldr	r2, [r7, #28]
 800ce06:	440a      	add	r2, r1
 800ce08:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ce0c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800ce10:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 800ce12:	68fb      	ldr	r3, [r7, #12]
 800ce14:	3301      	adds	r3, #1
 800ce16:	60fb      	str	r3, [r7, #12]

          if (count > 1000U)
 800ce18:	68fb      	ldr	r3, [r7, #12]
 800ce1a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800ce1e:	d81d      	bhi.n	800ce5c <USB_HC_Halt+0x12a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800ce20:	69bb      	ldr	r3, [r7, #24]
 800ce22:	015a      	lsls	r2, r3, #5
 800ce24:	69fb      	ldr	r3, [r7, #28]
 800ce26:	4413      	add	r3, r2
 800ce28:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ce2c:	681b      	ldr	r3, [r3, #0]
 800ce2e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ce32:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ce36:	d0ec      	beq.n	800ce12 <USB_HC_Halt+0xe0>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800ce38:	e070      	b.n	800cf1c <USB_HC_Halt+0x1ea>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800ce3a:	69bb      	ldr	r3, [r7, #24]
 800ce3c:	015a      	lsls	r2, r3, #5
 800ce3e:	69fb      	ldr	r3, [r7, #28]
 800ce40:	4413      	add	r3, r2
 800ce42:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ce46:	681b      	ldr	r3, [r3, #0]
 800ce48:	69ba      	ldr	r2, [r7, #24]
 800ce4a:	0151      	lsls	r1, r2, #5
 800ce4c:	69fa      	ldr	r2, [r7, #28]
 800ce4e:	440a      	add	r2, r1
 800ce50:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ce54:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800ce58:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800ce5a:	e05f      	b.n	800cf1c <USB_HC_Halt+0x1ea>
            break;
 800ce5c:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800ce5e:	e05d      	b.n	800cf1c <USB_HC_Halt+0x1ea>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 800ce60:	69bb      	ldr	r3, [r7, #24]
 800ce62:	015a      	lsls	r2, r3, #5
 800ce64:	69fb      	ldr	r3, [r7, #28]
 800ce66:	4413      	add	r3, r2
 800ce68:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ce6c:	681b      	ldr	r3, [r3, #0]
 800ce6e:	69ba      	ldr	r2, [r7, #24]
 800ce70:	0151      	lsls	r1, r2, #5
 800ce72:	69fa      	ldr	r2, [r7, #28]
 800ce74:	440a      	add	r2, r1
 800ce76:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ce7a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ce7e:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 800ce80:	69fb      	ldr	r3, [r7, #28]
 800ce82:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800ce86:	691b      	ldr	r3, [r3, #16]
 800ce88:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800ce8c:	2b00      	cmp	r3, #0
 800ce8e:	d133      	bne.n	800cef8 <USB_HC_Halt+0x1c6>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 800ce90:	69bb      	ldr	r3, [r7, #24]
 800ce92:	015a      	lsls	r2, r3, #5
 800ce94:	69fb      	ldr	r3, [r7, #28]
 800ce96:	4413      	add	r3, r2
 800ce98:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ce9c:	681b      	ldr	r3, [r3, #0]
 800ce9e:	69ba      	ldr	r2, [r7, #24]
 800cea0:	0151      	lsls	r1, r2, #5
 800cea2:	69fa      	ldr	r2, [r7, #28]
 800cea4:	440a      	add	r2, r1
 800cea6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ceaa:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ceae:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800ceb0:	69bb      	ldr	r3, [r7, #24]
 800ceb2:	015a      	lsls	r2, r3, #5
 800ceb4:	69fb      	ldr	r3, [r7, #28]
 800ceb6:	4413      	add	r3, r2
 800ceb8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800cebc:	681b      	ldr	r3, [r3, #0]
 800cebe:	69ba      	ldr	r2, [r7, #24]
 800cec0:	0151      	lsls	r1, r2, #5
 800cec2:	69fa      	ldr	r2, [r7, #28]
 800cec4:	440a      	add	r2, r1
 800cec6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800ceca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800cece:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 800ced0:	68fb      	ldr	r3, [r7, #12]
 800ced2:	3301      	adds	r3, #1
 800ced4:	60fb      	str	r3, [r7, #12]

        if (count > 1000U)
 800ced6:	68fb      	ldr	r3, [r7, #12]
 800ced8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800cedc:	d81d      	bhi.n	800cf1a <USB_HC_Halt+0x1e8>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800cede:	69bb      	ldr	r3, [r7, #24]
 800cee0:	015a      	lsls	r2, r3, #5
 800cee2:	69fb      	ldr	r3, [r7, #28]
 800cee4:	4413      	add	r3, r2
 800cee6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800ceea:	681b      	ldr	r3, [r3, #0]
 800ceec:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800cef0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800cef4:	d0ec      	beq.n	800ced0 <USB_HC_Halt+0x19e>
 800cef6:	e011      	b.n	800cf1c <USB_HC_Halt+0x1ea>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800cef8:	69bb      	ldr	r3, [r7, #24]
 800cefa:	015a      	lsls	r2, r3, #5
 800cefc:	69fb      	ldr	r3, [r7, #28]
 800cefe:	4413      	add	r3, r2
 800cf00:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800cf04:	681b      	ldr	r3, [r3, #0]
 800cf06:	69ba      	ldr	r2, [r7, #24]
 800cf08:	0151      	lsls	r1, r2, #5
 800cf0a:	69fa      	ldr	r2, [r7, #28]
 800cf0c:	440a      	add	r2, r1
 800cf0e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800cf12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800cf16:	6013      	str	r3, [r2, #0]
 800cf18:	e000      	b.n	800cf1c <USB_HC_Halt+0x1ea>
          break;
 800cf1a:	bf00      	nop
    }
  }

  return HAL_OK;
 800cf1c:	2300      	movs	r3, #0
}
 800cf1e:	4618      	mov	r0, r3
 800cf20:	3724      	adds	r7, #36	; 0x24
 800cf22:	46bd      	mov	sp, r7
 800cf24:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf28:	4770      	bx	lr
	...

0800cf2c <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 800cf2c:	b480      	push	{r7}
 800cf2e:	b087      	sub	sp, #28
 800cf30:	af00      	add	r7, sp, #0
 800cf32:	6078      	str	r0, [r7, #4]
 800cf34:	460b      	mov	r3, r1
 800cf36:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cf38:	687b      	ldr	r3, [r7, #4]
 800cf3a:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 800cf3c:	78fb      	ldrb	r3, [r7, #3]
 800cf3e:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 800cf40:	2301      	movs	r3, #1
 800cf42:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800cf44:	68fb      	ldr	r3, [r7, #12]
 800cf46:	04da      	lsls	r2, r3, #19
 800cf48:	4b15      	ldr	r3, [pc, #84]	; (800cfa0 <USB_DoPing+0x74>)
 800cf4a:	4013      	ands	r3, r2
 800cf4c:	693a      	ldr	r2, [r7, #16]
 800cf4e:	0151      	lsls	r1, r2, #5
 800cf50:	697a      	ldr	r2, [r7, #20]
 800cf52:	440a      	add	r2, r1
 800cf54:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800cf58:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800cf5c:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800cf5e:	693b      	ldr	r3, [r7, #16]
 800cf60:	015a      	lsls	r2, r3, #5
 800cf62:	697b      	ldr	r3, [r7, #20]
 800cf64:	4413      	add	r3, r2
 800cf66:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800cf6a:	681b      	ldr	r3, [r3, #0]
 800cf6c:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800cf6e:	68bb      	ldr	r3, [r7, #8]
 800cf70:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800cf74:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800cf76:	68bb      	ldr	r3, [r7, #8]
 800cf78:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800cf7c:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800cf7e:	693b      	ldr	r3, [r7, #16]
 800cf80:	015a      	lsls	r2, r3, #5
 800cf82:	697b      	ldr	r3, [r7, #20]
 800cf84:	4413      	add	r3, r2
 800cf86:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800cf8a:	461a      	mov	r2, r3
 800cf8c:	68bb      	ldr	r3, [r7, #8]
 800cf8e:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 800cf90:	2300      	movs	r3, #0
}
 800cf92:	4618      	mov	r0, r3
 800cf94:	371c      	adds	r7, #28
 800cf96:	46bd      	mov	sp, r7
 800cf98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf9c:	4770      	bx	lr
 800cf9e:	bf00      	nop
 800cfa0:	1ff80000 	.word	0x1ff80000

0800cfa4 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800cfa4:	b580      	push	{r7, lr}
 800cfa6:	b088      	sub	sp, #32
 800cfa8:	af00      	add	r7, sp, #0
 800cfaa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 800cfac:	2300      	movs	r3, #0
 800cfae:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cfb0:	687b      	ldr	r3, [r7, #4]
 800cfb2:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 800cfb4:	2300      	movs	r3, #0
 800cfb6:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 800cfb8:	6878      	ldr	r0, [r7, #4]
 800cfba:	f7ff f911 	bl	800c1e0 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800cfbe:	2110      	movs	r1, #16
 800cfc0:	6878      	ldr	r0, [r7, #4]
 800cfc2:	f7ff f96b 	bl	800c29c <USB_FlushTxFifo>
 800cfc6:	4603      	mov	r3, r0
 800cfc8:	2b00      	cmp	r3, #0
 800cfca:	d001      	beq.n	800cfd0 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 800cfcc:	2301      	movs	r3, #1
 800cfce:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800cfd0:	6878      	ldr	r0, [r7, #4]
 800cfd2:	f7ff f997 	bl	800c304 <USB_FlushRxFifo>
 800cfd6:	4603      	mov	r3, r0
 800cfd8:	2b00      	cmp	r3, #0
 800cfda:	d001      	beq.n	800cfe0 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 800cfdc:	2301      	movs	r3, #1
 800cfde:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 800cfe0:	2300      	movs	r3, #0
 800cfe2:	61bb      	str	r3, [r7, #24]
 800cfe4:	e01f      	b.n	800d026 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 800cfe6:	69bb      	ldr	r3, [r7, #24]
 800cfe8:	015a      	lsls	r2, r3, #5
 800cfea:	697b      	ldr	r3, [r7, #20]
 800cfec:	4413      	add	r3, r2
 800cfee:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800cff2:	681b      	ldr	r3, [r3, #0]
 800cff4:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800cff6:	693b      	ldr	r3, [r7, #16]
 800cff8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800cffc:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 800cffe:	693b      	ldr	r3, [r7, #16]
 800d000:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d004:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800d006:	693b      	ldr	r3, [r7, #16]
 800d008:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800d00c:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800d00e:	69bb      	ldr	r3, [r7, #24]
 800d010:	015a      	lsls	r2, r3, #5
 800d012:	697b      	ldr	r3, [r7, #20]
 800d014:	4413      	add	r3, r2
 800d016:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d01a:	461a      	mov	r2, r3
 800d01c:	693b      	ldr	r3, [r7, #16]
 800d01e:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 800d020:	69bb      	ldr	r3, [r7, #24]
 800d022:	3301      	adds	r3, #1
 800d024:	61bb      	str	r3, [r7, #24]
 800d026:	69bb      	ldr	r3, [r7, #24]
 800d028:	2b0f      	cmp	r3, #15
 800d02a:	d9dc      	bls.n	800cfe6 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800d02c:	2300      	movs	r3, #0
 800d02e:	61bb      	str	r3, [r7, #24]
 800d030:	e034      	b.n	800d09c <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 800d032:	69bb      	ldr	r3, [r7, #24]
 800d034:	015a      	lsls	r2, r3, #5
 800d036:	697b      	ldr	r3, [r7, #20]
 800d038:	4413      	add	r3, r2
 800d03a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d03e:	681b      	ldr	r3, [r3, #0]
 800d040:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 800d042:	693b      	ldr	r3, [r7, #16]
 800d044:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800d048:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 800d04a:	693b      	ldr	r3, [r7, #16]
 800d04c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800d050:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800d052:	693b      	ldr	r3, [r7, #16]
 800d054:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800d058:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800d05a:	69bb      	ldr	r3, [r7, #24]
 800d05c:	015a      	lsls	r2, r3, #5
 800d05e:	697b      	ldr	r3, [r7, #20]
 800d060:	4413      	add	r3, r2
 800d062:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d066:	461a      	mov	r2, r3
 800d068:	693b      	ldr	r3, [r7, #16]
 800d06a:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 800d06c:	68fb      	ldr	r3, [r7, #12]
 800d06e:	3301      	adds	r3, #1
 800d070:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 800d072:	68fb      	ldr	r3, [r7, #12]
 800d074:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800d078:	d80c      	bhi.n	800d094 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800d07a:	69bb      	ldr	r3, [r7, #24]
 800d07c:	015a      	lsls	r2, r3, #5
 800d07e:	697b      	ldr	r3, [r7, #20]
 800d080:	4413      	add	r3, r2
 800d082:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800d086:	681b      	ldr	r3, [r3, #0]
 800d088:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800d08c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800d090:	d0ec      	beq.n	800d06c <USB_StopHost+0xc8>
 800d092:	e000      	b.n	800d096 <USB_StopHost+0xf2>
        break;
 800d094:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 800d096:	69bb      	ldr	r3, [r7, #24]
 800d098:	3301      	adds	r3, #1
 800d09a:	61bb      	str	r3, [r7, #24]
 800d09c:	69bb      	ldr	r3, [r7, #24]
 800d09e:	2b0f      	cmp	r3, #15
 800d0a0:	d9c7      	bls.n	800d032 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 800d0a2:	697b      	ldr	r3, [r7, #20]
 800d0a4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800d0a8:	461a      	mov	r2, r3
 800d0aa:	f04f 33ff 	mov.w	r3, #4294967295
 800d0ae:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 800d0b0:	687b      	ldr	r3, [r7, #4]
 800d0b2:	f04f 32ff 	mov.w	r2, #4294967295
 800d0b6:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 800d0b8:	6878      	ldr	r0, [r7, #4]
 800d0ba:	f7ff f880 	bl	800c1be <USB_EnableGlobalInt>

  return ret;
 800d0be:	7ffb      	ldrb	r3, [r7, #31]
}
 800d0c0:	4618      	mov	r0, r3
 800d0c2:	3720      	adds	r7, #32
 800d0c4:	46bd      	mov	sp, r7
 800d0c6:	bd80      	pop	{r7, pc}

0800d0c8 <USBH_MIDI_InterfaceInit>:
 *         The function init the MIDI class.
 * @param  phost: Host handle
 * @retval USBH Status
 */
static USBH_StatusTypeDef USBH_MIDI_InterfaceInit (USBH_HandleTypeDef *phost)
{	
 800d0c8:	b590      	push	{r4, r7, lr}
 800d0ca:	b089      	sub	sp, #36	; 0x24
 800d0cc:	af04      	add	r7, sp, #16
 800d0ce:	6078      	str	r0, [r7, #4]

	USBH_StatusTypeDef status = USBH_FAIL ;
 800d0d0:	2302      	movs	r3, #2
 800d0d2:	73fb      	strb	r3, [r7, #15]
	uint8_t interface = 0;
 800d0d4:	2300      	movs	r3, #0
 800d0d6:	73bb      	strb	r3, [r7, #14]
	MIDI_HandleTypeDef *MIDI_Handle;

	//USB_MIDI_ChangeConnectionState(0);

	interface = USBH_FindInterface(phost, USB_AUDIO_CLASS, USB_MIDISTREAMING_SubCLASS, 0xFF);
 800d0d8:	23ff      	movs	r3, #255	; 0xff
 800d0da:	2203      	movs	r2, #3
 800d0dc:	2101      	movs	r1, #1
 800d0de:	6878      	ldr	r0, [r7, #4]
 800d0e0:	f000 fb93 	bl	800d80a <USBH_FindInterface>
 800d0e4:	4603      	mov	r3, r0
 800d0e6:	73bb      	strb	r3, [r7, #14]

	if(interface == 0xFF) /* No Valid Interface */
 800d0e8:	7bbb      	ldrb	r3, [r7, #14]
 800d0ea:	2bff      	cmp	r3, #255	; 0xff
 800d0ec:	d102      	bne.n	800d0f4 <USBH_MIDI_InterfaceInit+0x2c>
	{
	  USBH_DbgLog ("Cannot Find the interface for MIDI Interface Class.");
	  USBH_DbgLog (phost->pActiveClass->Name);
	  status = USBH_FAIL;
 800d0ee:	2302      	movs	r3, #2
 800d0f0:	73fb      	strb	r3, [r7, #15]
 800d0f2:	e0fc      	b.n	800d2ee <USBH_MIDI_InterfaceInit+0x226>
	}
	else
	{
		USBH_SelectInterface (phost, interface);
 800d0f4:	7bbb      	ldrb	r3, [r7, #14]
 800d0f6:	4619      	mov	r1, r3
 800d0f8:	6878      	ldr	r0, [r7, #4]
 800d0fa:	f000 fb6a 	bl	800d7d2 <USBH_SelectInterface>

		phost->pActiveClass->pData = (MIDI_HandleTypeDef *)USBH_malloc (sizeof(MIDI_HandleTypeDef));
 800d0fe:	687b      	ldr	r3, [r7, #4]
 800d100:	f8d3 444c 	ldr.w	r4, [r3, #1100]	; 0x44c
 800d104:	201c      	movs	r0, #28
 800d106:	f004 f827 	bl	8011158 <malloc>
 800d10a:	4603      	mov	r3, r0
 800d10c:	61e3      	str	r3, [r4, #28]
		MIDI_Handle =  (MIDI_HandleTypeDef *)phost->pActiveClass->pData;
 800d10e:	687b      	ldr	r3, [r7, #4]
 800d110:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800d114:	69db      	ldr	r3, [r3, #28]
 800d116:	60bb      	str	r3, [r7, #8]
		
		if (MIDI_Handle == NULL)
 800d118:	68bb      	ldr	r3, [r7, #8]
 800d11a:	2b00      	cmp	r3, #0
 800d11c:	d101      	bne.n	800d122 <USBH_MIDI_InterfaceInit+0x5a>
		{
			USBH_DbgLog("Cannot allocate memory for MIDI Handle");
			return USBH_FAIL;
 800d11e:	2302      	movs	r3, #2
 800d120:	e0e6      	b.n	800d2f0 <USBH_MIDI_InterfaceInit+0x228>
		}

		USBH_memset(MIDI_Handle, 0, sizeof(MIDI_HandleTypeDef)); // clear memory for MIDI_Handle 		
 800d122:	221c      	movs	r2, #28
 800d124:	2100      	movs	r1, #0
 800d126:	68b8      	ldr	r0, [r7, #8]
 800d128:	f004 f826 	bl	8011178 <memset>

		if(phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[0].bEndpointAddress & 0x80)
 800d12c:	687b      	ldr	r3, [r7, #4]
 800d12e:	f893 3324 	ldrb.w	r3, [r3, #804]	; 0x324
 800d132:	4619      	mov	r1, r3
 800d134:	687a      	ldr	r2, [r7, #4]
 800d136:	231a      	movs	r3, #26
 800d138:	fb01 f303 	mul.w	r3, r1, r3
 800d13c:	4413      	add	r3, r2
 800d13e:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800d142:	781b      	ldrb	r3, [r3, #0]
 800d144:	b25b      	sxtb	r3, r3
 800d146:	2b00      	cmp	r3, #0
 800d148:	da1c      	bge.n	800d184 <USBH_MIDI_InterfaceInit+0xbc>
		{
			MIDI_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[0].bEndpointAddress);
 800d14a:	687b      	ldr	r3, [r7, #4]
 800d14c:	f893 3324 	ldrb.w	r3, [r3, #804]	; 0x324
 800d150:	4619      	mov	r1, r3
 800d152:	687a      	ldr	r2, [r7, #4]
 800d154:	231a      	movs	r3, #26
 800d156:	fb01 f303 	mul.w	r3, r1, r3
 800d15a:	4413      	add	r3, r2
 800d15c:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800d160:	781a      	ldrb	r2, [r3, #0]
 800d162:	68bb      	ldr	r3, [r7, #8]
 800d164:	711a      	strb	r2, [r3, #4]
			MIDI_Handle->InEpSize  = phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[0].wMaxPacketSize;
 800d166:	687b      	ldr	r3, [r7, #4]
 800d168:	f893 3324 	ldrb.w	r3, [r3, #804]	; 0x324
 800d16c:	4619      	mov	r1, r3
 800d16e:	687a      	ldr	r2, [r7, #4]
 800d170:	231a      	movs	r3, #26
 800d172:	fb01 f303 	mul.w	r3, r1, r3
 800d176:	4413      	add	r3, r2
 800d178:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800d17c:	881a      	ldrh	r2, [r3, #0]
 800d17e:	68bb      	ldr	r3, [r7, #8]
 800d180:	811a      	strh	r2, [r3, #8]
 800d182:	e01b      	b.n	800d1bc <USBH_MIDI_InterfaceInit+0xf4>
		}
		else
		{
			MIDI_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[0].bEndpointAddress);
 800d184:	687b      	ldr	r3, [r7, #4]
 800d186:	f893 3324 	ldrb.w	r3, [r3, #804]	; 0x324
 800d18a:	4619      	mov	r1, r3
 800d18c:	687a      	ldr	r2, [r7, #4]
 800d18e:	231a      	movs	r3, #26
 800d190:	fb01 f303 	mul.w	r3, r1, r3
 800d194:	4413      	add	r3, r2
 800d196:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800d19a:	781a      	ldrb	r2, [r3, #0]
 800d19c:	68bb      	ldr	r3, [r7, #8]
 800d19e:	70da      	strb	r2, [r3, #3]
			MIDI_Handle->OutEpSize  = phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[0].wMaxPacketSize;
 800d1a0:	687b      	ldr	r3, [r7, #4]
 800d1a2:	f893 3324 	ldrb.w	r3, [r3, #804]	; 0x324
 800d1a6:	4619      	mov	r1, r3
 800d1a8:	687a      	ldr	r2, [r7, #4]
 800d1aa:	231a      	movs	r3, #26
 800d1ac:	fb01 f303 	mul.w	r3, r1, r3
 800d1b0:	4413      	add	r3, r2
 800d1b2:	f503 7354 	add.w	r3, r3, #848	; 0x350
 800d1b6:	881a      	ldrh	r2, [r3, #0]
 800d1b8:	68bb      	ldr	r3, [r7, #8]
 800d1ba:	80da      	strh	r2, [r3, #6]
		}

		if(phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[1].bEndpointAddress & 0x80)
 800d1bc:	687b      	ldr	r3, [r7, #4]
 800d1be:	f893 3324 	ldrb.w	r3, [r3, #804]	; 0x324
 800d1c2:	4619      	mov	r1, r3
 800d1c4:	687a      	ldr	r2, [r7, #4]
 800d1c6:	231a      	movs	r3, #26
 800d1c8:	fb01 f303 	mul.w	r3, r1, r3
 800d1cc:	4413      	add	r3, r2
 800d1ce:	f203 3356 	addw	r3, r3, #854	; 0x356
 800d1d2:	781b      	ldrb	r3, [r3, #0]
 800d1d4:	b25b      	sxtb	r3, r3
 800d1d6:	2b00      	cmp	r3, #0
 800d1d8:	da1c      	bge.n	800d214 <USBH_MIDI_InterfaceInit+0x14c>
		{
			MIDI_Handle->InEp = (phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[1].bEndpointAddress);
 800d1da:	687b      	ldr	r3, [r7, #4]
 800d1dc:	f893 3324 	ldrb.w	r3, [r3, #804]	; 0x324
 800d1e0:	4619      	mov	r1, r3
 800d1e2:	687a      	ldr	r2, [r7, #4]
 800d1e4:	231a      	movs	r3, #26
 800d1e6:	fb01 f303 	mul.w	r3, r1, r3
 800d1ea:	4413      	add	r3, r2
 800d1ec:	f203 3356 	addw	r3, r3, #854	; 0x356
 800d1f0:	781a      	ldrb	r2, [r3, #0]
 800d1f2:	68bb      	ldr	r3, [r7, #8]
 800d1f4:	711a      	strb	r2, [r3, #4]
			MIDI_Handle->InEpSize  = phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[1].wMaxPacketSize;
 800d1f6:	687b      	ldr	r3, [r7, #4]
 800d1f8:	f893 3324 	ldrb.w	r3, [r3, #804]	; 0x324
 800d1fc:	4619      	mov	r1, r3
 800d1fe:	687a      	ldr	r2, [r7, #4]
 800d200:	231a      	movs	r3, #26
 800d202:	fb01 f303 	mul.w	r3, r1, r3
 800d206:	4413      	add	r3, r2
 800d208:	f503 7356 	add.w	r3, r3, #856	; 0x358
 800d20c:	881a      	ldrh	r2, [r3, #0]
 800d20e:	68bb      	ldr	r3, [r7, #8]
 800d210:	811a      	strh	r2, [r3, #8]
 800d212:	e01b      	b.n	800d24c <USBH_MIDI_InterfaceInit+0x184>
		}
		else
		{
			MIDI_Handle->OutEp = (phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[1].bEndpointAddress);
 800d214:	687b      	ldr	r3, [r7, #4]
 800d216:	f893 3324 	ldrb.w	r3, [r3, #804]	; 0x324
 800d21a:	4619      	mov	r1, r3
 800d21c:	687a      	ldr	r2, [r7, #4]
 800d21e:	231a      	movs	r3, #26
 800d220:	fb01 f303 	mul.w	r3, r1, r3
 800d224:	4413      	add	r3, r2
 800d226:	f203 3356 	addw	r3, r3, #854	; 0x356
 800d22a:	781a      	ldrb	r2, [r3, #0]
 800d22c:	68bb      	ldr	r3, [r7, #8]
 800d22e:	70da      	strb	r2, [r3, #3]
			MIDI_Handle->OutEpSize  = phost->device.CfgDesc.Itf_Desc[phost->device.current_interface].Ep_Desc[1].wMaxPacketSize;
 800d230:	687b      	ldr	r3, [r7, #4]
 800d232:	f893 3324 	ldrb.w	r3, [r3, #804]	; 0x324
 800d236:	4619      	mov	r1, r3
 800d238:	687a      	ldr	r2, [r7, #4]
 800d23a:	231a      	movs	r3, #26
 800d23c:	fb01 f303 	mul.w	r3, r1, r3
 800d240:	4413      	add	r3, r2
 800d242:	f503 7356 	add.w	r3, r3, #856	; 0x358
 800d246:	881a      	ldrh	r2, [r3, #0]
 800d248:	68bb      	ldr	r3, [r7, #8]
 800d24a:	80da      	strh	r2, [r3, #6]
		}

		MIDI_Handle->OutPipe = USBH_AllocPipe(phost, MIDI_Handle->OutEp);
 800d24c:	68bb      	ldr	r3, [r7, #8]
 800d24e:	78db      	ldrb	r3, [r3, #3]
 800d250:	4619      	mov	r1, r3
 800d252:	6878      	ldr	r0, [r7, #4]
 800d254:	f001 fcfd 	bl	800ec52 <USBH_AllocPipe>
 800d258:	4603      	mov	r3, r0
 800d25a:	461a      	mov	r2, r3
 800d25c:	68bb      	ldr	r3, [r7, #8]
 800d25e:	709a      	strb	r2, [r3, #2]
		MIDI_Handle->InPipe = USBH_AllocPipe(phost, MIDI_Handle->InEp);
 800d260:	68bb      	ldr	r3, [r7, #8]
 800d262:	791b      	ldrb	r3, [r3, #4]
 800d264:	4619      	mov	r1, r3
 800d266:	6878      	ldr	r0, [r7, #4]
 800d268:	f001 fcf3 	bl	800ec52 <USBH_AllocPipe>
 800d26c:	4603      	mov	r3, r0
 800d26e:	461a      	mov	r2, r3
 800d270:	68bb      	ldr	r3, [r7, #8]
 800d272:	705a      	strb	r2, [r3, #1]


		/* Open the new channels */
		USBH_OpenPipe  (phost,
 800d274:	68bb      	ldr	r3, [r7, #8]
 800d276:	7899      	ldrb	r1, [r3, #2]
 800d278:	68bb      	ldr	r3, [r7, #8]
 800d27a:	78d8      	ldrb	r0, [r3, #3]
 800d27c:	687b      	ldr	r3, [r7, #4]
 800d27e:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800d282:	687b      	ldr	r3, [r7, #4]
 800d284:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800d288:	68ba      	ldr	r2, [r7, #8]
 800d28a:	88d2      	ldrh	r2, [r2, #6]
 800d28c:	9202      	str	r2, [sp, #8]
 800d28e:	2202      	movs	r2, #2
 800d290:	9201      	str	r2, [sp, #4]
 800d292:	9300      	str	r3, [sp, #0]
 800d294:	4623      	mov	r3, r4
 800d296:	4602      	mov	r2, r0
 800d298:	6878      	ldr	r0, [r7, #4]
 800d29a:	f001 fcab 	bl	800ebf4 <USBH_OpenPipe>
				phost->device.address,
				phost->device.speed,
				USB_EP_TYPE_BULK,
				MIDI_Handle->OutEpSize);

		USBH_OpenPipe  (phost,
 800d29e:	68bb      	ldr	r3, [r7, #8]
 800d2a0:	7859      	ldrb	r1, [r3, #1]
 800d2a2:	68bb      	ldr	r3, [r7, #8]
 800d2a4:	7918      	ldrb	r0, [r3, #4]
 800d2a6:	687b      	ldr	r3, [r7, #4]
 800d2a8:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800d2ac:	687b      	ldr	r3, [r7, #4]
 800d2ae:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800d2b2:	68ba      	ldr	r2, [r7, #8]
 800d2b4:	8912      	ldrh	r2, [r2, #8]
 800d2b6:	9202      	str	r2, [sp, #8]
 800d2b8:	2202      	movs	r2, #2
 800d2ba:	9201      	str	r2, [sp, #4]
 800d2bc:	9300      	str	r3, [sp, #0]
 800d2be:	4623      	mov	r3, r4
 800d2c0:	4602      	mov	r2, r0
 800d2c2:	6878      	ldr	r0, [r7, #4]
 800d2c4:	f001 fc96 	bl	800ebf4 <USBH_OpenPipe>
				phost->device.speed,
				USB_EP_TYPE_BULK,
				MIDI_Handle->InEpSize);

		//USB_MIDI_ChangeConnectionState(1);
		MIDI_Handle->state = MIDI_IDLE_STATE;
 800d2c8:	68bb      	ldr	r3, [r7, #8]
 800d2ca:	2200      	movs	r2, #0
 800d2cc:	701a      	strb	r2, [r3, #0]


		USBH_LL_SetToggle  (phost, MIDI_Handle->InPipe,0);
 800d2ce:	68bb      	ldr	r3, [r7, #8]
 800d2d0:	785b      	ldrb	r3, [r3, #1]
 800d2d2:	2200      	movs	r2, #0
 800d2d4:	4619      	mov	r1, r3
 800d2d6:	6878      	ldr	r0, [r7, #4]
 800d2d8:	f001 ffb6 	bl	800f248 <USBH_LL_SetToggle>
		USBH_LL_SetToggle  (phost, MIDI_Handle->OutPipe,0);
 800d2dc:	68bb      	ldr	r3, [r7, #8]
 800d2de:	789b      	ldrb	r3, [r3, #2]
 800d2e0:	2200      	movs	r2, #0
 800d2e2:	4619      	mov	r1, r3
 800d2e4:	6878      	ldr	r0, [r7, #4]
 800d2e6:	f001 ffaf 	bl	800f248 <USBH_LL_SetToggle>
		status = USBH_OK;
 800d2ea:	2300      	movs	r3, #0
 800d2ec:	73fb      	strb	r3, [r7, #15]
	}
	return status;
 800d2ee:	7bfb      	ldrb	r3, [r7, #15]
}
 800d2f0:	4618      	mov	r0, r3
 800d2f2:	3714      	adds	r7, #20
 800d2f4:	46bd      	mov	sp, r7
 800d2f6:	bd90      	pop	{r4, r7, pc}

0800d2f8 <USBH_MIDI_InterfaceDeInit>:
 *         The function DeInit the Pipes used for the MIDI class.
 * @param  phost: Host handle
 * @retval USBH Status
 */
USBH_StatusTypeDef USBH_MIDI_InterfaceDeInit (USBH_HandleTypeDef *phost)
{
 800d2f8:	b580      	push	{r7, lr}
 800d2fa:	b084      	sub	sp, #16
 800d2fc:	af00      	add	r7, sp, #0
 800d2fe:	6078      	str	r0, [r7, #4]
	MIDI_HandleTypeDef *MIDI_Handle =  phost->pActiveClass->pData;
 800d300:	687b      	ldr	r3, [r7, #4]
 800d302:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800d306:	69db      	ldr	r3, [r3, #28]
 800d308:	60fb      	str	r3, [r7, #12]

	if ( MIDI_Handle->OutPipe)
 800d30a:	68fb      	ldr	r3, [r7, #12]
 800d30c:	789b      	ldrb	r3, [r3, #2]
 800d30e:	2b00      	cmp	r3, #0
 800d310:	d00e      	beq.n	800d330 <USBH_MIDI_InterfaceDeInit+0x38>
	{
		USBH_ClosePipe(phost, MIDI_Handle->OutPipe);
 800d312:	68fb      	ldr	r3, [r7, #12]
 800d314:	789b      	ldrb	r3, [r3, #2]
 800d316:	4619      	mov	r1, r3
 800d318:	6878      	ldr	r0, [r7, #4]
 800d31a:	f001 fc8a 	bl	800ec32 <USBH_ClosePipe>
		USBH_FreePipe  (phost, MIDI_Handle->OutPipe);
 800d31e:	68fb      	ldr	r3, [r7, #12]
 800d320:	789b      	ldrb	r3, [r3, #2]
 800d322:	4619      	mov	r1, r3
 800d324:	6878      	ldr	r0, [r7, #4]
 800d326:	f001 fcb6 	bl	800ec96 <USBH_FreePipe>
		MIDI_Handle->OutPipe = 0;     /* Reset the Channel as Free */
 800d32a:	68fb      	ldr	r3, [r7, #12]
 800d32c:	2200      	movs	r2, #0
 800d32e:	709a      	strb	r2, [r3, #2]
	}

	if ( MIDI_Handle->InPipe)
 800d330:	68fb      	ldr	r3, [r7, #12]
 800d332:	785b      	ldrb	r3, [r3, #1]
 800d334:	2b00      	cmp	r3, #0
 800d336:	d00e      	beq.n	800d356 <USBH_MIDI_InterfaceDeInit+0x5e>
	{
		USBH_ClosePipe(phost, MIDI_Handle->InPipe);
 800d338:	68fb      	ldr	r3, [r7, #12]
 800d33a:	785b      	ldrb	r3, [r3, #1]
 800d33c:	4619      	mov	r1, r3
 800d33e:	6878      	ldr	r0, [r7, #4]
 800d340:	f001 fc77 	bl	800ec32 <USBH_ClosePipe>
		USBH_FreePipe  (phost, MIDI_Handle->InPipe);
 800d344:	68fb      	ldr	r3, [r7, #12]
 800d346:	785b      	ldrb	r3, [r3, #1]
 800d348:	4619      	mov	r1, r3
 800d34a:	6878      	ldr	r0, [r7, #4]
 800d34c:	f001 fca3 	bl	800ec96 <USBH_FreePipe>
		MIDI_Handle->InPipe = 0;     /* Reset the Channel as Free */
 800d350:	68fb      	ldr	r3, [r7, #12]
 800d352:	2200      	movs	r2, #0
 800d354:	705a      	strb	r2, [r3, #1]
	}

	if(phost->pActiveClass->pData)
 800d356:	687b      	ldr	r3, [r7, #4]
 800d358:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800d35c:	69db      	ldr	r3, [r3, #28]
 800d35e:	2b00      	cmp	r3, #0
 800d360:	d00b      	beq.n	800d37a <USBH_MIDI_InterfaceDeInit+0x82>
	{
		USBH_free (phost->pActiveClass->pData);
 800d362:	687b      	ldr	r3, [r7, #4]
 800d364:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800d368:	69db      	ldr	r3, [r3, #28]
 800d36a:	4618      	mov	r0, r3
 800d36c:	f003 fefc 	bl	8011168 <free>
		phost->pActiveClass->pData = 0;
 800d370:	687b      	ldr	r3, [r7, #4]
 800d372:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800d376:	2200      	movs	r2, #0
 800d378:	61da      	str	r2, [r3, #28]
	}

	return USBH_OK;
 800d37a:	2300      	movs	r3, #0
}
 800d37c:	4618      	mov	r0, r3
 800d37e:	3710      	adds	r7, #16
 800d380:	46bd      	mov	sp, r7
 800d382:	bd80      	pop	{r7, pc}

0800d384 <USBH_MIDI_ClassRequest>:
 *         for MIDI class.
 * @param  phost: Host handle
 * @retval USBH Status
 */
static USBH_StatusTypeDef USBH_MIDI_ClassRequest (USBH_HandleTypeDef *phost)
{   
 800d384:	b580      	push	{r7, lr}
 800d386:	b082      	sub	sp, #8
 800d388:	af00      	add	r7, sp, #0
 800d38a:	6078      	str	r0, [r7, #4]

	phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 800d38c:	687b      	ldr	r3, [r7, #4]
 800d38e:	f8d3 34a4 	ldr.w	r3, [r3, #1188]	; 0x4a4
 800d392:	2102      	movs	r1, #2
 800d394:	6878      	ldr	r0, [r7, #4]
 800d396:	4798      	blx	r3

	return USBH_OK;
 800d398:	2300      	movs	r3, #0
}
 800d39a:	4618      	mov	r0, r3
 800d39c:	3708      	adds	r7, #8
 800d39e:	46bd      	mov	sp, r7
 800d3a0:	bd80      	pop	{r7, pc}

0800d3a2 <USBH_MIDI_Process>:
 *         (background process)
 * @param  phost: Host handle
 * @retval USBH Status
 */
static USBH_StatusTypeDef USBH_MIDI_Process (USBH_HandleTypeDef *phost)
{
 800d3a2:	b580      	push	{r7, lr}
 800d3a4:	b084      	sub	sp, #16
 800d3a6:	af00      	add	r7, sp, #0
 800d3a8:	6078      	str	r0, [r7, #4]
	USBH_StatusTypeDef status = USBH_BUSY;
 800d3aa:	2301      	movs	r3, #1
 800d3ac:	73fb      	strb	r3, [r7, #15]
	USBH_StatusTypeDef req_status = USBH_OK;
 800d3ae:	2300      	movs	r3, #0
 800d3b0:	73bb      	strb	r3, [r7, #14]
	MIDI_HandleTypeDef *MIDI_Handle =  phost->pActiveClass->pData;
 800d3b2:	687b      	ldr	r3, [r7, #4]
 800d3b4:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800d3b8:	69db      	ldr	r3, [r3, #28]
 800d3ba:	60bb      	str	r3, [r7, #8]

	switch(MIDI_Handle->state)
 800d3bc:	68bb      	ldr	r3, [r7, #8]
 800d3be:	781b      	ldrb	r3, [r3, #0]
 800d3c0:	2b02      	cmp	r3, #2
 800d3c2:	d010      	beq.n	800d3e6 <USBH_MIDI_Process+0x44>
 800d3c4:	2b02      	cmp	r3, #2
 800d3c6:	dc1b      	bgt.n	800d400 <USBH_MIDI_Process+0x5e>
 800d3c8:	2b00      	cmp	r3, #0
 800d3ca:	d002      	beq.n	800d3d2 <USBH_MIDI_Process+0x30>
 800d3cc:	2b01      	cmp	r3, #1
 800d3ce:	d003      	beq.n	800d3d8 <USBH_MIDI_Process+0x36>
			MIDI_Handle->state = MIDI_IDLE_STATE ;
		}
		break;

	default:
		break;
 800d3d0:	e016      	b.n	800d400 <USBH_MIDI_Process+0x5e>
		status = USBH_OK;
 800d3d2:	2300      	movs	r3, #0
 800d3d4:	73fb      	strb	r3, [r7, #15]
		break;
 800d3d6:	e016      	b.n	800d406 <USBH_MIDI_Process+0x64>
		MIDI_ProcessTransmission(phost);
 800d3d8:	6878      	ldr	r0, [r7, #4]
 800d3da:	f000 f86b 	bl	800d4b4 <MIDI_ProcessTransmission>
		MIDI_ProcessReception(phost);
 800d3de:	6878      	ldr	r0, [r7, #4]
 800d3e0:	f000 f8d9 	bl	800d596 <MIDI_ProcessReception>
		break;
 800d3e4:	e00f      	b.n	800d406 <USBH_MIDI_Process+0x64>
		req_status = USBH_ClrFeature(phost, 0x00);
 800d3e6:	2100      	movs	r1, #0
 800d3e8:	6878      	ldr	r0, [r7, #4]
 800d3ea:	f000 ffd2 	bl	800e392 <USBH_ClrFeature>
 800d3ee:	4603      	mov	r3, r0
 800d3f0:	73bb      	strb	r3, [r7, #14]
		if(req_status == USBH_OK )
 800d3f2:	7bbb      	ldrb	r3, [r7, #14]
 800d3f4:	2b00      	cmp	r3, #0
 800d3f6:	d105      	bne.n	800d404 <USBH_MIDI_Process+0x62>
			MIDI_Handle->state = MIDI_IDLE_STATE ;
 800d3f8:	68bb      	ldr	r3, [r7, #8]
 800d3fa:	2200      	movs	r2, #0
 800d3fc:	701a      	strb	r2, [r3, #0]
		break;
 800d3fe:	e001      	b.n	800d404 <USBH_MIDI_Process+0x62>
		break;
 800d400:	bf00      	nop
 800d402:	e000      	b.n	800d406 <USBH_MIDI_Process+0x64>
		break;
 800d404:	bf00      	nop

	}

	return status;
 800d406:	7bfb      	ldrb	r3, [r7, #15]
}
 800d408:	4618      	mov	r0, r3
 800d40a:	3710      	adds	r7, #16
 800d40c:	46bd      	mov	sp, r7
 800d40e:	bd80      	pop	{r7, pc}

0800d410 <USBH_MIDI_SOFProcess>:
  *         The function is for managing SOF callback 
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_MIDI_SOFProcess (USBH_HandleTypeDef *phost)
{
 800d410:	b480      	push	{r7}
 800d412:	b083      	sub	sp, #12
 800d414:	af00      	add	r7, sp, #0
 800d416:	6078      	str	r0, [r7, #4]
  return USBH_OK;  
 800d418:	2300      	movs	r3, #0
}
 800d41a:	4618      	mov	r0, r3
 800d41c:	370c      	adds	r7, #12
 800d41e:	46bd      	mov	sp, r7
 800d420:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d424:	4770      	bx	lr

0800d426 <USBH_MIDI_GetLastReceivedDataSize>:
 * @brief  This function return last recieved data size
 * @param  None
 * @retval None
 */
uint16_t USBH_MIDI_GetLastReceivedDataSize(USBH_HandleTypeDef *phost)
{
 800d426:	b580      	push	{r7, lr}
 800d428:	b084      	sub	sp, #16
 800d42a:	af00      	add	r7, sp, #0
 800d42c:	6078      	str	r0, [r7, #4]
	MIDI_HandleTypeDef *MIDI_Handle =  phost->pActiveClass->pData;
 800d42e:	687b      	ldr	r3, [r7, #4]
 800d430:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800d434:	69db      	ldr	r3, [r3, #28]
 800d436:	60fb      	str	r3, [r7, #12]

	if(phost->gState == HOST_CLASS)
 800d438:	687b      	ldr	r3, [r7, #4]
 800d43a:	781b      	ldrb	r3, [r3, #0]
 800d43c:	b2db      	uxtb	r3, r3
 800d43e:	2b0b      	cmp	r3, #11
 800d440:	d108      	bne.n	800d454 <USBH_MIDI_GetLastReceivedDataSize+0x2e>
	{
		return USBH_LL_GetLastXferSize(phost, MIDI_Handle->InPipe);
 800d442:	68fb      	ldr	r3, [r7, #12]
 800d444:	785b      	ldrb	r3, [r3, #1]
 800d446:	4619      	mov	r1, r3
 800d448:	6878      	ldr	r0, [r7, #4]
 800d44a:	f001 fe41 	bl	800f0d0 <USBH_LL_GetLastXferSize>
 800d44e:	4603      	mov	r3, r0
 800d450:	b29b      	uxth	r3, r3
 800d452:	e000      	b.n	800d456 <USBH_MIDI_GetLastReceivedDataSize+0x30>
	}
	else
	{
		return 0;
 800d454:	2300      	movs	r3, #0
	}
}
 800d456:	4618      	mov	r0, r3
 800d458:	3710      	adds	r7, #16
 800d45a:	46bd      	mov	sp, r7
 800d45c:	bd80      	pop	{r7, pc}

0800d45e <USBH_MIDI_Receive>:
 * @brief  This function prepares the state before issuing the class specific commands
 * @param  None
 * @retval None
 */
USBH_StatusTypeDef  USBH_MIDI_Receive(USBH_HandleTypeDef *phost, uint8_t *pbuff, uint16_t length)
{
 800d45e:	b480      	push	{r7}
 800d460:	b087      	sub	sp, #28
 800d462:	af00      	add	r7, sp, #0
 800d464:	60f8      	str	r0, [r7, #12]
 800d466:	60b9      	str	r1, [r7, #8]
 800d468:	4613      	mov	r3, r2
 800d46a:	80fb      	strh	r3, [r7, #6]
	USBH_StatusTypeDef Status = USBH_BUSY;
 800d46c:	2301      	movs	r3, #1
 800d46e:	75fb      	strb	r3, [r7, #23]
	MIDI_HandleTypeDef *MIDI_Handle =  phost->pActiveClass->pData;
 800d470:	68fb      	ldr	r3, [r7, #12]
 800d472:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800d476:	69db      	ldr	r3, [r3, #28]
 800d478:	613b      	str	r3, [r7, #16]

	if((MIDI_Handle->state == MIDI_IDLE_STATE) || (MIDI_Handle->state == MIDI_TRANSFER_DATA))
 800d47a:	693b      	ldr	r3, [r7, #16]
 800d47c:	781b      	ldrb	r3, [r3, #0]
 800d47e:	2b00      	cmp	r3, #0
 800d480:	d003      	beq.n	800d48a <USBH_MIDI_Receive+0x2c>
 800d482:	693b      	ldr	r3, [r7, #16]
 800d484:	781b      	ldrb	r3, [r3, #0]
 800d486:	2b01      	cmp	r3, #1
 800d488:	d10d      	bne.n	800d4a6 <USBH_MIDI_Receive+0x48>
	{
		MIDI_Handle->pRxData = pbuff;
 800d48a:	693b      	ldr	r3, [r7, #16]
 800d48c:	68ba      	ldr	r2, [r7, #8]
 800d48e:	611a      	str	r2, [r3, #16]
		MIDI_Handle->RxDataLength = length;
 800d490:	693b      	ldr	r3, [r7, #16]
 800d492:	88fa      	ldrh	r2, [r7, #6]
 800d494:	82da      	strh	r2, [r3, #22]
		MIDI_Handle->state = MIDI_TRANSFER_DATA;
 800d496:	693b      	ldr	r3, [r7, #16]
 800d498:	2201      	movs	r2, #1
 800d49a:	701a      	strb	r2, [r3, #0]
		MIDI_Handle->data_rx_state = MIDI_RECEIVE_DATA;
 800d49c:	693b      	ldr	r3, [r7, #16]
 800d49e:	2203      	movs	r2, #3
 800d4a0:	765a      	strb	r2, [r3, #25]
		Status = USBH_OK;
 800d4a2:	2300      	movs	r3, #0
 800d4a4:	75fb      	strb	r3, [r7, #23]
#if (USBH_USE_OS == 1)
		osMessagePut ( phost->os_event, USBH_CLASS_EVENT, 0);
#endif
	}
	return Status;
 800d4a6:	7dfb      	ldrb	r3, [r7, #23]
}
 800d4a8:	4618      	mov	r0, r3
 800d4aa:	371c      	adds	r7, #28
 800d4ac:	46bd      	mov	sp, r7
 800d4ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4b2:	4770      	bx	lr

0800d4b4 <MIDI_ProcessTransmission>:
 * @brief  The function is responsible for sending data to the device
 *  @param  pdev: Selected device
 * @retval None
 */
static void MIDI_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 800d4b4:	b580      	push	{r7, lr}
 800d4b6:	b086      	sub	sp, #24
 800d4b8:	af02      	add	r7, sp, #8
 800d4ba:	6078      	str	r0, [r7, #4]
	MIDI_HandleTypeDef *MIDI_Handle =  phost->pActiveClass->pData;
 800d4bc:	687b      	ldr	r3, [r7, #4]
 800d4be:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800d4c2:	69db      	ldr	r3, [r3, #28]
 800d4c4:	60fb      	str	r3, [r7, #12]
	USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800d4c6:	2300      	movs	r3, #0
 800d4c8:	72fb      	strb	r3, [r7, #11]

	switch(MIDI_Handle->data_tx_state)
 800d4ca:	68fb      	ldr	r3, [r7, #12]
 800d4cc:	7e1b      	ldrb	r3, [r3, #24]
 800d4ce:	2b01      	cmp	r3, #1
 800d4d0:	d002      	beq.n	800d4d8 <MIDI_ProcessTransmission+0x24>
 800d4d2:	2b02      	cmp	r3, #2
 800d4d4:	d021      	beq.n	800d51a <MIDI_ProcessTransmission+0x66>
			osMessagePut ( phost->os_event, USBH_CLASS_EVENT, 0);
#endif
		}
		break;
	default:
		break;
 800d4d6:	e05a      	b.n	800d58e <MIDI_ProcessTransmission+0xda>
		if(MIDI_Handle->TxDataLength > MIDI_Handle->OutEpSize)
 800d4d8:	68fb      	ldr	r3, [r7, #12]
 800d4da:	8a9a      	ldrh	r2, [r3, #20]
 800d4dc:	68fb      	ldr	r3, [r7, #12]
 800d4de:	88db      	ldrh	r3, [r3, #6]
 800d4e0:	429a      	cmp	r2, r3
 800d4e2:	d90b      	bls.n	800d4fc <MIDI_ProcessTransmission+0x48>
			USBH_BulkSendData (phost,
 800d4e4:	68fb      	ldr	r3, [r7, #12]
 800d4e6:	68d9      	ldr	r1, [r3, #12]
 800d4e8:	68fb      	ldr	r3, [r7, #12]
 800d4ea:	88da      	ldrh	r2, [r3, #6]
 800d4ec:	68fb      	ldr	r3, [r7, #12]
 800d4ee:	789b      	ldrb	r3, [r3, #2]
 800d4f0:	2001      	movs	r0, #1
 800d4f2:	9000      	str	r0, [sp, #0]
 800d4f4:	6878      	ldr	r0, [r7, #4]
 800d4f6:	f001 fb3a 	bl	800eb6e <USBH_BulkSendData>
 800d4fa:	e00a      	b.n	800d512 <MIDI_ProcessTransmission+0x5e>
			USBH_BulkSendData (phost,
 800d4fc:	68fb      	ldr	r3, [r7, #12]
 800d4fe:	68d9      	ldr	r1, [r3, #12]
 800d500:	68fb      	ldr	r3, [r7, #12]
 800d502:	8a9a      	ldrh	r2, [r3, #20]
 800d504:	68fb      	ldr	r3, [r7, #12]
 800d506:	789b      	ldrb	r3, [r3, #2]
 800d508:	2001      	movs	r0, #1
 800d50a:	9000      	str	r0, [sp, #0]
 800d50c:	6878      	ldr	r0, [r7, #4]
 800d50e:	f001 fb2e 	bl	800eb6e <USBH_BulkSendData>
		MIDI_Handle->data_tx_state = MIDI_SEND_DATA_WAIT;
 800d512:	68fb      	ldr	r3, [r7, #12]
 800d514:	2202      	movs	r2, #2
 800d516:	761a      	strb	r2, [r3, #24]
		break;
 800d518:	e039      	b.n	800d58e <MIDI_ProcessTransmission+0xda>
		URB_Status = USBH_LL_GetURBState(phost, MIDI_Handle->OutPipe);
 800d51a:	68fb      	ldr	r3, [r7, #12]
 800d51c:	789b      	ldrb	r3, [r3, #2]
 800d51e:	4619      	mov	r1, r3
 800d520:	6878      	ldr	r0, [r7, #4]
 800d522:	f001 fe67 	bl	800f1f4 <USBH_LL_GetURBState>
 800d526:	4603      	mov	r3, r0
 800d528:	72fb      	strb	r3, [r7, #11]
		if(URB_Status == USBH_URB_DONE )
 800d52a:	7afb      	ldrb	r3, [r7, #11]
 800d52c:	2b01      	cmp	r3, #1
 800d52e:	d127      	bne.n	800d580 <MIDI_ProcessTransmission+0xcc>
			if(MIDI_Handle->TxDataLength > MIDI_Handle->OutEpSize)
 800d530:	68fb      	ldr	r3, [r7, #12]
 800d532:	8a9a      	ldrh	r2, [r3, #20]
 800d534:	68fb      	ldr	r3, [r7, #12]
 800d536:	88db      	ldrh	r3, [r3, #6]
 800d538:	429a      	cmp	r2, r3
 800d53a:	d90f      	bls.n	800d55c <MIDI_ProcessTransmission+0xa8>
				MIDI_Handle->TxDataLength -= MIDI_Handle->OutEpSize ;
 800d53c:	68fb      	ldr	r3, [r7, #12]
 800d53e:	8a9a      	ldrh	r2, [r3, #20]
 800d540:	68fb      	ldr	r3, [r7, #12]
 800d542:	88db      	ldrh	r3, [r3, #6]
 800d544:	1ad3      	subs	r3, r2, r3
 800d546:	b29a      	uxth	r2, r3
 800d548:	68fb      	ldr	r3, [r7, #12]
 800d54a:	829a      	strh	r2, [r3, #20]
				MIDI_Handle->pTxData += MIDI_Handle->OutEpSize;
 800d54c:	68fb      	ldr	r3, [r7, #12]
 800d54e:	68db      	ldr	r3, [r3, #12]
 800d550:	68fa      	ldr	r2, [r7, #12]
 800d552:	88d2      	ldrh	r2, [r2, #6]
 800d554:	441a      	add	r2, r3
 800d556:	68fb      	ldr	r3, [r7, #12]
 800d558:	60da      	str	r2, [r3, #12]
 800d55a:	e002      	b.n	800d562 <MIDI_ProcessTransmission+0xae>
				MIDI_Handle->TxDataLength = 0;
 800d55c:	68fb      	ldr	r3, [r7, #12]
 800d55e:	2200      	movs	r2, #0
 800d560:	829a      	strh	r2, [r3, #20]
			if( MIDI_Handle->TxDataLength > 0)
 800d562:	68fb      	ldr	r3, [r7, #12]
 800d564:	8a9b      	ldrh	r3, [r3, #20]
 800d566:	2b00      	cmp	r3, #0
 800d568:	d003      	beq.n	800d572 <MIDI_ProcessTransmission+0xbe>
				MIDI_Handle->data_tx_state = MIDI_SEND_DATA;
 800d56a:	68fb      	ldr	r3, [r7, #12]
 800d56c:	2201      	movs	r2, #1
 800d56e:	761a      	strb	r2, [r3, #24]
		break;
 800d570:	e00c      	b.n	800d58c <MIDI_ProcessTransmission+0xd8>
				MIDI_Handle->data_tx_state = MIDI_IDLE;
 800d572:	68fb      	ldr	r3, [r7, #12]
 800d574:	2200      	movs	r2, #0
 800d576:	761a      	strb	r2, [r3, #24]
				USBH_MIDI_TransmitCallback(phost);
 800d578:	6878      	ldr	r0, [r7, #4]
 800d57a:	f000 f866 	bl	800d64a <USBH_MIDI_TransmitCallback>
		break;
 800d57e:	e005      	b.n	800d58c <MIDI_ProcessTransmission+0xd8>
		else if( URB_Status == USBH_URB_NOTREADY )
 800d580:	7afb      	ldrb	r3, [r7, #11]
 800d582:	2b02      	cmp	r3, #2
 800d584:	d102      	bne.n	800d58c <MIDI_ProcessTransmission+0xd8>
			MIDI_Handle->data_tx_state = MIDI_SEND_DATA;
 800d586:	68fb      	ldr	r3, [r7, #12]
 800d588:	2201      	movs	r2, #1
 800d58a:	761a      	strb	r2, [r3, #24]
		break;
 800d58c:	bf00      	nop
	}
}
 800d58e:	bf00      	nop
 800d590:	3710      	adds	r7, #16
 800d592:	46bd      	mov	sp, r7
 800d594:	bd80      	pop	{r7, pc}

0800d596 <MIDI_ProcessReception>:
 *  @param  pdev: Selected device
 * @retval None
 */

static void MIDI_ProcessReception(USBH_HandleTypeDef *phost)
{
 800d596:	b580      	push	{r7, lr}
 800d598:	b084      	sub	sp, #16
 800d59a:	af00      	add	r7, sp, #0
 800d59c:	6078      	str	r0, [r7, #4]
	MIDI_HandleTypeDef *MIDI_Handle =  phost->pActiveClass->pData;
 800d59e:	687b      	ldr	r3, [r7, #4]
 800d5a0:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800d5a4:	69db      	ldr	r3, [r3, #28]
 800d5a6:	60fb      	str	r3, [r7, #12]
	USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800d5a8:	2300      	movs	r3, #0
 800d5aa:	72fb      	strb	r3, [r7, #11]
	uint16_t length;

	switch(MIDI_Handle->data_rx_state)
 800d5ac:	68fb      	ldr	r3, [r7, #12]
 800d5ae:	7e5b      	ldrb	r3, [r3, #25]
 800d5b0:	2b03      	cmp	r3, #3
 800d5b2:	d002      	beq.n	800d5ba <MIDI_ProcessReception+0x24>
 800d5b4:	2b04      	cmp	r3, #4
 800d5b6:	d00d      	beq.n	800d5d4 <MIDI_ProcessReception+0x3e>
#endif
		}
		break;

	default:
		break;
 800d5b8:	e043      	b.n	800d642 <MIDI_ProcessReception+0xac>
		USBH_BulkReceiveData (phost,
 800d5ba:	68fb      	ldr	r3, [r7, #12]
 800d5bc:	6919      	ldr	r1, [r3, #16]
 800d5be:	68fb      	ldr	r3, [r7, #12]
 800d5c0:	891a      	ldrh	r2, [r3, #8]
 800d5c2:	68fb      	ldr	r3, [r7, #12]
 800d5c4:	785b      	ldrb	r3, [r3, #1]
 800d5c6:	6878      	ldr	r0, [r7, #4]
 800d5c8:	f001 faf6 	bl	800ebb8 <USBH_BulkReceiveData>
		MIDI_Handle->data_rx_state = MIDI_RECEIVE_DATA_WAIT;
 800d5cc:	68fb      	ldr	r3, [r7, #12]
 800d5ce:	2204      	movs	r2, #4
 800d5d0:	765a      	strb	r2, [r3, #25]
		break;
 800d5d2:	e036      	b.n	800d642 <MIDI_ProcessReception+0xac>
		URB_Status = USBH_LL_GetURBState(phost, MIDI_Handle->InPipe);
 800d5d4:	68fb      	ldr	r3, [r7, #12]
 800d5d6:	785b      	ldrb	r3, [r3, #1]
 800d5d8:	4619      	mov	r1, r3
 800d5da:	6878      	ldr	r0, [r7, #4]
 800d5dc:	f001 fe0a 	bl	800f1f4 <USBH_LL_GetURBState>
 800d5e0:	4603      	mov	r3, r0
 800d5e2:	72fb      	strb	r3, [r7, #11]
		if(URB_Status == USBH_URB_DONE )
 800d5e4:	7afb      	ldrb	r3, [r7, #11]
 800d5e6:	2b01      	cmp	r3, #1
 800d5e8:	d12a      	bne.n	800d640 <MIDI_ProcessReception+0xaa>
			length = USBH_LL_GetLastXferSize(phost, MIDI_Handle->InPipe);
 800d5ea:	68fb      	ldr	r3, [r7, #12]
 800d5ec:	785b      	ldrb	r3, [r3, #1]
 800d5ee:	4619      	mov	r1, r3
 800d5f0:	6878      	ldr	r0, [r7, #4]
 800d5f2:	f001 fd6d 	bl	800f0d0 <USBH_LL_GetLastXferSize>
 800d5f6:	4603      	mov	r3, r0
 800d5f8:	813b      	strh	r3, [r7, #8]
			if(((MIDI_Handle->RxDataLength - length) > 0) && (length > MIDI_Handle->InEpSize))
 800d5fa:	68fb      	ldr	r3, [r7, #12]
 800d5fc:	8adb      	ldrh	r3, [r3, #22]
 800d5fe:	461a      	mov	r2, r3
 800d600:	893b      	ldrh	r3, [r7, #8]
 800d602:	1ad3      	subs	r3, r2, r3
 800d604:	2b00      	cmp	r3, #0
 800d606:	dd15      	ble.n	800d634 <MIDI_ProcessReception+0x9e>
 800d608:	68fb      	ldr	r3, [r7, #12]
 800d60a:	891b      	ldrh	r3, [r3, #8]
 800d60c:	893a      	ldrh	r2, [r7, #8]
 800d60e:	429a      	cmp	r2, r3
 800d610:	d910      	bls.n	800d634 <MIDI_ProcessReception+0x9e>
				MIDI_Handle->RxDataLength -= length ;
 800d612:	68fb      	ldr	r3, [r7, #12]
 800d614:	8ada      	ldrh	r2, [r3, #22]
 800d616:	893b      	ldrh	r3, [r7, #8]
 800d618:	1ad3      	subs	r3, r2, r3
 800d61a:	b29a      	uxth	r2, r3
 800d61c:	68fb      	ldr	r3, [r7, #12]
 800d61e:	82da      	strh	r2, [r3, #22]
				MIDI_Handle->pRxData += length;
 800d620:	68fb      	ldr	r3, [r7, #12]
 800d622:	691a      	ldr	r2, [r3, #16]
 800d624:	893b      	ldrh	r3, [r7, #8]
 800d626:	441a      	add	r2, r3
 800d628:	68fb      	ldr	r3, [r7, #12]
 800d62a:	611a      	str	r2, [r3, #16]
				MIDI_Handle->data_rx_state = MIDI_RECEIVE_DATA;
 800d62c:	68fb      	ldr	r3, [r7, #12]
 800d62e:	2203      	movs	r2, #3
 800d630:	765a      	strb	r2, [r3, #25]
		break;
 800d632:	e005      	b.n	800d640 <MIDI_ProcessReception+0xaa>
				MIDI_Handle->data_rx_state = MIDI_IDLE;
 800d634:	68fb      	ldr	r3, [r7, #12]
 800d636:	2200      	movs	r2, #0
 800d638:	765a      	strb	r2, [r3, #25]
				USBH_MIDI_ReceiveCallback(phost);
 800d63a:	6878      	ldr	r0, [r7, #4]
 800d63c:	f7f4 f8b6 	bl	80017ac <USBH_MIDI_ReceiveCallback>
		break;
 800d640:	bf00      	nop
	}
}
 800d642:	bf00      	nop
 800d644:	3710      	adds	r7, #16
 800d646:	46bd      	mov	sp, r7
 800d648:	bd80      	pop	{r7, pc}

0800d64a <USBH_MIDI_TransmitCallback>:
 * @brief  The function informs user that data have been transmitted.
 *  @param  pdev: Selected device
 * @retval None
 */
__weak void USBH_MIDI_TransmitCallback(USBH_HandleTypeDef *phost)
{
 800d64a:	b480      	push	{r7}
 800d64c:	b083      	sub	sp, #12
 800d64e:	af00      	add	r7, sp, #0
 800d650:	6078      	str	r0, [r7, #4]

}
 800d652:	bf00      	nop
 800d654:	370c      	adds	r7, #12
 800d656:	46bd      	mov	sp, r7
 800d658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d65c:	4770      	bx	lr

0800d65e <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                              uint8_t id), uint8_t id)
{
 800d65e:	b580      	push	{r7, lr}
 800d660:	b084      	sub	sp, #16
 800d662:	af00      	add	r7, sp, #0
 800d664:	60f8      	str	r0, [r7, #12]
 800d666:	60b9      	str	r1, [r7, #8]
 800d668:	4613      	mov	r3, r2
 800d66a:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800d66c:	68fb      	ldr	r3, [r7, #12]
 800d66e:	2b00      	cmp	r3, #0
 800d670:	d101      	bne.n	800d676 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800d672:	2302      	movs	r3, #2
 800d674:	e029      	b.n	800d6ca <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 800d676:	68fb      	ldr	r3, [r7, #12]
 800d678:	79fa      	ldrb	r2, [r7, #7]
 800d67a:	f883 249c 	strb.w	r2, [r3, #1180]	; 0x49c

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800d67e:	68fb      	ldr	r3, [r7, #12]
 800d680:	2200      	movs	r2, #0
 800d682:	f8c3 244c 	str.w	r2, [r3, #1100]	; 0x44c
  phost->ClassNumber = 0U;
 800d686:	68fb      	ldr	r3, [r7, #12]
 800d688:	2200      	movs	r2, #0
 800d68a:	f8c3 2450 	str.w	r2, [r3, #1104]	; 0x450

  /* Restore default states and prepare EP0 */
  DeInitStateMachine(phost);
 800d68e:	68f8      	ldr	r0, [r7, #12]
 800d690:	f000 f81f 	bl	800d6d2 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800d694:	68fb      	ldr	r3, [r7, #12]
 800d696:	2200      	movs	r2, #0
 800d698:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 800d69c:	68fb      	ldr	r3, [r7, #12]
 800d69e:	2200      	movs	r2, #0
 800d6a0:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800d6a4:	68fb      	ldr	r3, [r7, #12]
 800d6a6:	2200      	movs	r2, #0
 800d6a8:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800d6ac:	68fb      	ldr	r3, [r7, #12]
 800d6ae:	2200      	movs	r2, #0
 800d6b0:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 800d6b4:	68bb      	ldr	r3, [r7, #8]
 800d6b6:	2b00      	cmp	r3, #0
 800d6b8:	d003      	beq.n	800d6c2 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 800d6ba:	68fb      	ldr	r3, [r7, #12]
 800d6bc:	68ba      	ldr	r2, [r7, #8]
 800d6be:	f8c3 24a4 	str.w	r2, [r3, #1188]	; 0x4a4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  USBH_LL_Init(phost);
 800d6c2:	68f8      	ldr	r0, [r7, #12]
 800d6c4:	f001 fc50 	bl	800ef68 <USBH_LL_Init>

  return USBH_OK;
 800d6c8:	2300      	movs	r3, #0
}
 800d6ca:	4618      	mov	r0, r3
 800d6cc:	3710      	adds	r7, #16
 800d6ce:	46bd      	mov	sp, r7
 800d6d0:	bd80      	pop	{r7, pc}

0800d6d2 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800d6d2:	b480      	push	{r7}
 800d6d4:	b085      	sub	sp, #20
 800d6d6:	af00      	add	r7, sp, #0
 800d6d8:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 800d6da:	2300      	movs	r3, #0
 800d6dc:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800d6de:	2300      	movs	r3, #0
 800d6e0:	60fb      	str	r3, [r7, #12]
 800d6e2:	e00a      	b.n	800d6fa <DeInitStateMachine+0x28>
  {
    phost->Pipes[i] = 0U;
 800d6e4:	687a      	ldr	r2, [r7, #4]
 800d6e6:	68fb      	ldr	r3, [r7, #12]
 800d6e8:	f503 738a 	add.w	r3, r3, #276	; 0x114
 800d6ec:	009b      	lsls	r3, r3, #2
 800d6ee:	4413      	add	r3, r2
 800d6f0:	2200      	movs	r2, #0
 800d6f2:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800d6f4:	68fb      	ldr	r3, [r7, #12]
 800d6f6:	3301      	adds	r3, #1
 800d6f8:	60fb      	str	r3, [r7, #12]
 800d6fa:	68fb      	ldr	r3, [r7, #12]
 800d6fc:	2b0f      	cmp	r3, #15
 800d6fe:	d9f1      	bls.n	800d6e4 <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800d700:	2300      	movs	r3, #0
 800d702:	60fb      	str	r3, [r7, #12]
 800d704:	e009      	b.n	800d71a <DeInitStateMachine+0x48>
  {
    phost->device.Data[i] = 0U;
 800d706:	687a      	ldr	r2, [r7, #4]
 800d708:	68fb      	ldr	r3, [r7, #12]
 800d70a:	4413      	add	r3, r2
 800d70c:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800d710:	2200      	movs	r2, #0
 800d712:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800d714:	68fb      	ldr	r3, [r7, #12]
 800d716:	3301      	adds	r3, #1
 800d718:	60fb      	str	r3, [r7, #12]
 800d71a:	68fb      	ldr	r3, [r7, #12]
 800d71c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d720:	d3f1      	bcc.n	800d706 <DeInitStateMachine+0x34>
  }

  phost->gState = HOST_IDLE;
 800d722:	687b      	ldr	r3, [r7, #4]
 800d724:	2200      	movs	r2, #0
 800d726:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800d728:	687b      	ldr	r3, [r7, #4]
 800d72a:	2200      	movs	r2, #0
 800d72c:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800d72e:	687b      	ldr	r3, [r7, #4]
 800d730:	2201      	movs	r2, #1
 800d732:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800d734:	687b      	ldr	r3, [r7, #4]
 800d736:	2200      	movs	r2, #0
 800d738:	f8c3 2494 	str.w	r2, [r3, #1172]	; 0x494

  phost->Control.state = CTRL_SETUP;
 800d73c:	687b      	ldr	r3, [r7, #4]
 800d73e:	2201      	movs	r2, #1
 800d740:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800d742:	687b      	ldr	r3, [r7, #4]
 800d744:	2240      	movs	r2, #64	; 0x40
 800d746:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800d748:	687b      	ldr	r3, [r7, #4]
 800d74a:	2200      	movs	r2, #0
 800d74c:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800d74e:	687b      	ldr	r3, [r7, #4]
 800d750:	2200      	movs	r2, #0
 800d752:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = USBH_SPEED_FULL;
 800d756:	687b      	ldr	r3, [r7, #4]
 800d758:	2201      	movs	r2, #1
 800d75a:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 800d75e:	687b      	ldr	r3, [r7, #4]
 800d760:	2200      	movs	r2, #0
 800d762:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 800d766:	687b      	ldr	r3, [r7, #4]
 800d768:	2200      	movs	r2, #0
 800d76a:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 800d76e:	2300      	movs	r3, #0
}
 800d770:	4618      	mov	r0, r3
 800d772:	3714      	adds	r7, #20
 800d774:	46bd      	mov	sp, r7
 800d776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d77a:	4770      	bx	lr

0800d77c <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800d77c:	b480      	push	{r7}
 800d77e:	b085      	sub	sp, #20
 800d780:	af00      	add	r7, sp, #0
 800d782:	6078      	str	r0, [r7, #4]
 800d784:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800d786:	2300      	movs	r3, #0
 800d788:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800d78a:	683b      	ldr	r3, [r7, #0]
 800d78c:	2b00      	cmp	r3, #0
 800d78e:	d017      	beq.n	800d7c0 <USBH_RegisterClass+0x44>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800d790:	687b      	ldr	r3, [r7, #4]
 800d792:	f8d3 3450 	ldr.w	r3, [r3, #1104]	; 0x450
 800d796:	2b00      	cmp	r3, #0
 800d798:	d10f      	bne.n	800d7ba <USBH_RegisterClass+0x3e>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800d79a:	687b      	ldr	r3, [r7, #4]
 800d79c:	f8d3 3450 	ldr.w	r3, [r3, #1104]	; 0x450
 800d7a0:	1c59      	adds	r1, r3, #1
 800d7a2:	687a      	ldr	r2, [r7, #4]
 800d7a4:	f8c2 1450 	str.w	r1, [r2, #1104]	; 0x450
 800d7a8:	687a      	ldr	r2, [r7, #4]
 800d7aa:	f503 7389 	add.w	r3, r3, #274	; 0x112
 800d7ae:	6839      	ldr	r1, [r7, #0]
 800d7b0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800d7b4:	2300      	movs	r3, #0
 800d7b6:	73fb      	strb	r3, [r7, #15]
 800d7b8:	e004      	b.n	800d7c4 <USBH_RegisterClass+0x48>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800d7ba:	2302      	movs	r3, #2
 800d7bc:	73fb      	strb	r3, [r7, #15]
 800d7be:	e001      	b.n	800d7c4 <USBH_RegisterClass+0x48>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800d7c0:	2302      	movs	r3, #2
 800d7c2:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800d7c4:	7bfb      	ldrb	r3, [r7, #15]
}
 800d7c6:	4618      	mov	r0, r3
 800d7c8:	3714      	adds	r7, #20
 800d7ca:	46bd      	mov	sp, r7
 800d7cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7d0:	4770      	bx	lr

0800d7d2 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800d7d2:	b480      	push	{r7}
 800d7d4:	b085      	sub	sp, #20
 800d7d6:	af00      	add	r7, sp, #0
 800d7d8:	6078      	str	r0, [r7, #4]
 800d7da:	460b      	mov	r3, r1
 800d7dc:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 800d7de:	2300      	movs	r3, #0
 800d7e0:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800d7e2:	687b      	ldr	r3, [r7, #4]
 800d7e4:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 800d7e8:	78fa      	ldrb	r2, [r7, #3]
 800d7ea:	429a      	cmp	r2, r3
 800d7ec:	d204      	bcs.n	800d7f8 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800d7ee:	687b      	ldr	r3, [r7, #4]
 800d7f0:	78fa      	ldrb	r2, [r7, #3]
 800d7f2:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 800d7f6:	e001      	b.n	800d7fc <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 800d7f8:	2302      	movs	r3, #2
 800d7fa:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800d7fc:	7bfb      	ldrb	r3, [r7, #15]
}
 800d7fe:	4618      	mov	r0, r3
 800d800:	3714      	adds	r7, #20
 800d802:	46bd      	mov	sp, r7
 800d804:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d808:	4770      	bx	lr

0800d80a <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800d80a:	b480      	push	{r7}
 800d80c:	b087      	sub	sp, #28
 800d80e:	af00      	add	r7, sp, #0
 800d810:	6078      	str	r0, [r7, #4]
 800d812:	4608      	mov	r0, r1
 800d814:	4611      	mov	r1, r2
 800d816:	461a      	mov	r2, r3
 800d818:	4603      	mov	r3, r0
 800d81a:	70fb      	strb	r3, [r7, #3]
 800d81c:	460b      	mov	r3, r1
 800d81e:	70bb      	strb	r3, [r7, #2]
 800d820:	4613      	mov	r3, r2
 800d822:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800d824:	2300      	movs	r3, #0
 800d826:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)0;
 800d828:	2300      	movs	r3, #0
 800d82a:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800d82c:	687b      	ldr	r3, [r7, #4]
 800d82e:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800d832:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800d834:	e025      	b.n	800d882 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800d836:	7dfb      	ldrb	r3, [r7, #23]
 800d838:	221a      	movs	r2, #26
 800d83a:	fb02 f303 	mul.w	r3, r2, r3
 800d83e:	3308      	adds	r3, #8
 800d840:	68fa      	ldr	r2, [r7, #12]
 800d842:	4413      	add	r3, r2
 800d844:	3302      	adds	r3, #2
 800d846:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800d848:	693b      	ldr	r3, [r7, #16]
 800d84a:	795b      	ldrb	r3, [r3, #5]
 800d84c:	78fa      	ldrb	r2, [r7, #3]
 800d84e:	429a      	cmp	r2, r3
 800d850:	d002      	beq.n	800d858 <USBH_FindInterface+0x4e>
 800d852:	78fb      	ldrb	r3, [r7, #3]
 800d854:	2bff      	cmp	r3, #255	; 0xff
 800d856:	d111      	bne.n	800d87c <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800d858:	693b      	ldr	r3, [r7, #16]
 800d85a:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800d85c:	78ba      	ldrb	r2, [r7, #2]
 800d85e:	429a      	cmp	r2, r3
 800d860:	d002      	beq.n	800d868 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800d862:	78bb      	ldrb	r3, [r7, #2]
 800d864:	2bff      	cmp	r3, #255	; 0xff
 800d866:	d109      	bne.n	800d87c <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800d868:	693b      	ldr	r3, [r7, #16]
 800d86a:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800d86c:	787a      	ldrb	r2, [r7, #1]
 800d86e:	429a      	cmp	r2, r3
 800d870:	d002      	beq.n	800d878 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800d872:	787b      	ldrb	r3, [r7, #1]
 800d874:	2bff      	cmp	r3, #255	; 0xff
 800d876:	d101      	bne.n	800d87c <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800d878:	7dfb      	ldrb	r3, [r7, #23]
 800d87a:	e006      	b.n	800d88a <USBH_FindInterface+0x80>
    }
    if_ix++;
 800d87c:	7dfb      	ldrb	r3, [r7, #23]
 800d87e:	3301      	adds	r3, #1
 800d880:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800d882:	7dfb      	ldrb	r3, [r7, #23]
 800d884:	2b09      	cmp	r3, #9
 800d886:	d9d6      	bls.n	800d836 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800d888:	23ff      	movs	r3, #255	; 0xff
}
 800d88a:	4618      	mov	r0, r3
 800d88c:	371c      	adds	r7, #28
 800d88e:	46bd      	mov	sp, r7
 800d890:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d894:	4770      	bx	lr

0800d896 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 800d896:	b580      	push	{r7, lr}
 800d898:	b082      	sub	sp, #8
 800d89a:	af00      	add	r7, sp, #0
 800d89c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBH_LL_Start(phost);
 800d89e:	6878      	ldr	r0, [r7, #4]
 800d8a0:	f001 fb9e 	bl	800efe0 <USBH_LL_Start>

  /* Activate VBUS on the port */
  USBH_LL_DriverVBUS(phost, TRUE);
 800d8a4:	2101      	movs	r1, #1
 800d8a6:	6878      	ldr	r0, [r7, #4]
 800d8a8:	f001 fcb7 	bl	800f21a <USBH_LL_DriverVBUS>

  return USBH_OK;
 800d8ac:	2300      	movs	r3, #0
}
 800d8ae:	4618      	mov	r0, r3
 800d8b0:	3708      	adds	r7, #8
 800d8b2:	46bd      	mov	sp, r7
 800d8b4:	bd80      	pop	{r7, pc}
	...

0800d8b8 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 800d8b8:	b580      	push	{r7, lr}
 800d8ba:	b088      	sub	sp, #32
 800d8bc:	af04      	add	r7, sp, #16
 800d8be:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800d8c0:	2302      	movs	r3, #2
 800d8c2:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800d8c4:	2300      	movs	r3, #0
 800d8c6:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 800d8c8:	687b      	ldr	r3, [r7, #4]
 800d8ca:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 800d8ce:	b2db      	uxtb	r3, r3
 800d8d0:	2b01      	cmp	r3, #1
 800d8d2:	d102      	bne.n	800d8da <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 800d8d4:	687b      	ldr	r3, [r7, #4]
 800d8d6:	2203      	movs	r2, #3
 800d8d8:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800d8da:	687b      	ldr	r3, [r7, #4]
 800d8dc:	781b      	ldrb	r3, [r3, #0]
 800d8de:	b2db      	uxtb	r3, r3
 800d8e0:	2b0b      	cmp	r3, #11
 800d8e2:	f200 81b5 	bhi.w	800dc50 <USBH_Process+0x398>
 800d8e6:	a201      	add	r2, pc, #4	; (adr r2, 800d8ec <USBH_Process+0x34>)
 800d8e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d8ec:	0800d91d 	.word	0x0800d91d
 800d8f0:	0800d94f 	.word	0x0800d94f
 800d8f4:	0800d9b7 	.word	0x0800d9b7
 800d8f8:	0800dbeb 	.word	0x0800dbeb
 800d8fc:	0800dc51 	.word	0x0800dc51
 800d900:	0800da5b 	.word	0x0800da5b
 800d904:	0800db91 	.word	0x0800db91
 800d908:	0800da91 	.word	0x0800da91
 800d90c:	0800dab1 	.word	0x0800dab1
 800d910:	0800dad1 	.word	0x0800dad1
 800d914:	0800daff 	.word	0x0800daff
 800d918:	0800dbd3 	.word	0x0800dbd3
  {
    case HOST_IDLE :

      if (phost->device.is_connected)
 800d91c:	687b      	ldr	r3, [r7, #4]
 800d91e:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 800d922:	b2db      	uxtb	r3, r3
 800d924:	2b00      	cmp	r3, #0
 800d926:	f000 8195 	beq.w	800dc54 <USBH_Process+0x39c>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800d92a:	687b      	ldr	r3, [r7, #4]
 800d92c:	2201      	movs	r2, #1
 800d92e:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 800d930:	20c8      	movs	r0, #200	; 0xc8
 800d932:	f001 fcb9 	bl	800f2a8 <USBH_Delay>
        USBH_LL_ResetPort(phost);
 800d936:	6878      	ldr	r0, [r7, #4]
 800d938:	f001 fbaf 	bl	800f09a <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 800d93c:	687b      	ldr	r3, [r7, #4]
 800d93e:	2200      	movs	r2, #0
 800d940:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 800d944:	687b      	ldr	r3, [r7, #4]
 800d946:	2200      	movs	r2, #0
 800d948:	f8c3 2498 	str.w	r2, [r3, #1176]	; 0x498
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800d94c:	e182      	b.n	800dc54 <USBH_Process+0x39c>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800d94e:	687b      	ldr	r3, [r7, #4]
 800d950:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 800d954:	2b01      	cmp	r3, #1
 800d956:	d107      	bne.n	800d968 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 800d958:	687b      	ldr	r3, [r7, #4]
 800d95a:	2200      	movs	r2, #0
 800d95c:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 800d960:	687b      	ldr	r3, [r7, #4]
 800d962:	2202      	movs	r2, #2
 800d964:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800d966:	e184      	b.n	800dc72 <USBH_Process+0x3ba>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 800d968:	687b      	ldr	r3, [r7, #4]
 800d96a:	f8d3 3498 	ldr.w	r3, [r3, #1176]	; 0x498
 800d96e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800d972:	d914      	bls.n	800d99e <USBH_Process+0xe6>
          phost->device.RstCnt++;
 800d974:	687b      	ldr	r3, [r7, #4]
 800d976:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800d97a:	3301      	adds	r3, #1
 800d97c:	b2da      	uxtb	r2, r3
 800d97e:	687b      	ldr	r3, [r7, #4]
 800d980:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 800d984:	687b      	ldr	r3, [r7, #4]
 800d986:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 800d98a:	2b03      	cmp	r3, #3
 800d98c:	d903      	bls.n	800d996 <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 800d98e:	687b      	ldr	r3, [r7, #4]
 800d990:	220d      	movs	r2, #13
 800d992:	701a      	strb	r2, [r3, #0]
      break;
 800d994:	e16d      	b.n	800dc72 <USBH_Process+0x3ba>
            phost->gState = HOST_IDLE;
 800d996:	687b      	ldr	r3, [r7, #4]
 800d998:	2200      	movs	r2, #0
 800d99a:	701a      	strb	r2, [r3, #0]
      break;
 800d99c:	e169      	b.n	800dc72 <USBH_Process+0x3ba>
          phost->Timeout += 10U;
 800d99e:	687b      	ldr	r3, [r7, #4]
 800d9a0:	f8d3 3498 	ldr.w	r3, [r3, #1176]	; 0x498
 800d9a4:	f103 020a 	add.w	r2, r3, #10
 800d9a8:	687b      	ldr	r3, [r7, #4]
 800d9aa:	f8c3 2498 	str.w	r2, [r3, #1176]	; 0x498
          USBH_Delay(10U);
 800d9ae:	200a      	movs	r0, #10
 800d9b0:	f001 fc7a 	bl	800f2a8 <USBH_Delay>
      break;
 800d9b4:	e15d      	b.n	800dc72 <USBH_Process+0x3ba>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 800d9b6:	687b      	ldr	r3, [r7, #4]
 800d9b8:	f8d3 34a4 	ldr.w	r3, [r3, #1188]	; 0x4a4
 800d9bc:	2b00      	cmp	r3, #0
 800d9be:	d005      	beq.n	800d9cc <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 800d9c0:	687b      	ldr	r3, [r7, #4]
 800d9c2:	f8d3 34a4 	ldr.w	r3, [r3, #1188]	; 0x4a4
 800d9c6:	2104      	movs	r1, #4
 800d9c8:	6878      	ldr	r0, [r7, #4]
 800d9ca:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800d9cc:	2064      	movs	r0, #100	; 0x64
 800d9ce:	f001 fc6b 	bl	800f2a8 <USBH_Delay>

      phost->device.speed = USBH_LL_GetSpeed(phost);
 800d9d2:	6878      	ldr	r0, [r7, #4]
 800d9d4:	f001 fb3a 	bl	800f04c <USBH_LL_GetSpeed>
 800d9d8:	4603      	mov	r3, r0
 800d9da:	461a      	mov	r2, r3
 800d9dc:	687b      	ldr	r3, [r7, #4]
 800d9de:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 800d9e2:	687b      	ldr	r3, [r7, #4]
 800d9e4:	2205      	movs	r2, #5
 800d9e6:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800d9e8:	2100      	movs	r1, #0
 800d9ea:	6878      	ldr	r0, [r7, #4]
 800d9ec:	f001 f931 	bl	800ec52 <USBH_AllocPipe>
 800d9f0:	4603      	mov	r3, r0
 800d9f2:	461a      	mov	r2, r3
 800d9f4:	687b      	ldr	r3, [r7, #4]
 800d9f6:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800d9f8:	2180      	movs	r1, #128	; 0x80
 800d9fa:	6878      	ldr	r0, [r7, #4]
 800d9fc:	f001 f929 	bl	800ec52 <USBH_AllocPipe>
 800da00:	4603      	mov	r3, r0
 800da02:	461a      	mov	r2, r3
 800da04:	687b      	ldr	r3, [r7, #4]
 800da06:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800da08:	687b      	ldr	r3, [r7, #4]
 800da0a:	7919      	ldrb	r1, [r3, #4]
 800da0c:	687b      	ldr	r3, [r7, #4]
 800da0e:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800da12:	687b      	ldr	r3, [r7, #4]
 800da14:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800da18:	687a      	ldr	r2, [r7, #4]
 800da1a:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800da1c:	b292      	uxth	r2, r2
 800da1e:	9202      	str	r2, [sp, #8]
 800da20:	2200      	movs	r2, #0
 800da22:	9201      	str	r2, [sp, #4]
 800da24:	9300      	str	r3, [sp, #0]
 800da26:	4603      	mov	r3, r0
 800da28:	2280      	movs	r2, #128	; 0x80
 800da2a:	6878      	ldr	r0, [r7, #4]
 800da2c:	f001 f8e2 	bl	800ebf4 <USBH_OpenPipe>

      /* Open Control pipes */
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800da30:	687b      	ldr	r3, [r7, #4]
 800da32:	7959      	ldrb	r1, [r3, #5]
 800da34:	687b      	ldr	r3, [r7, #4]
 800da36:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800da3a:	687b      	ldr	r3, [r7, #4]
 800da3c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                    phost->device.address, phost->device.speed,
                    USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800da40:	687a      	ldr	r2, [r7, #4]
 800da42:	7992      	ldrb	r2, [r2, #6]
      USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800da44:	b292      	uxth	r2, r2
 800da46:	9202      	str	r2, [sp, #8]
 800da48:	2200      	movs	r2, #0
 800da4a:	9201      	str	r2, [sp, #4]
 800da4c:	9300      	str	r3, [sp, #0]
 800da4e:	4603      	mov	r3, r0
 800da50:	2200      	movs	r2, #0
 800da52:	6878      	ldr	r0, [r7, #4]
 800da54:	f001 f8ce 	bl	800ebf4 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800da58:	e10b      	b.n	800dc72 <USBH_Process+0x3ba>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800da5a:	6878      	ldr	r0, [r7, #4]
 800da5c:	f000 f90e 	bl	800dc7c <USBH_HandleEnum>
 800da60:	4603      	mov	r3, r0
 800da62:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 800da64:	7bbb      	ldrb	r3, [r7, #14]
 800da66:	b2db      	uxtb	r3, r3
 800da68:	2b00      	cmp	r3, #0
 800da6a:	f040 80f5 	bne.w	800dc58 <USBH_Process+0x3a0>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 800da6e:	687b      	ldr	r3, [r7, #4]
 800da70:	2200      	movs	r2, #0
 800da72:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800da76:	687b      	ldr	r3, [r7, #4]
 800da78:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 800da7c:	2b01      	cmp	r3, #1
 800da7e:	d103      	bne.n	800da88 <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 800da80:	687b      	ldr	r3, [r7, #4]
 800da82:	2208      	movs	r2, #8
 800da84:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800da86:	e0e7      	b.n	800dc58 <USBH_Process+0x3a0>
          phost->gState = HOST_INPUT;
 800da88:	687b      	ldr	r3, [r7, #4]
 800da8a:	2207      	movs	r2, #7
 800da8c:	701a      	strb	r2, [r3, #0]
      break;
 800da8e:	e0e3      	b.n	800dc58 <USBH_Process+0x3a0>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800da90:	687b      	ldr	r3, [r7, #4]
 800da92:	f8d3 34a4 	ldr.w	r3, [r3, #1188]	; 0x4a4
 800da96:	2b00      	cmp	r3, #0
 800da98:	f000 80e0 	beq.w	800dc5c <USBH_Process+0x3a4>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800da9c:	687b      	ldr	r3, [r7, #4]
 800da9e:	f8d3 34a4 	ldr.w	r3, [r3, #1188]	; 0x4a4
 800daa2:	2101      	movs	r1, #1
 800daa4:	6878      	ldr	r0, [r7, #4]
 800daa6:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800daa8:	687b      	ldr	r3, [r7, #4]
 800daaa:	2208      	movs	r2, #8
 800daac:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
    }
    break;
 800daae:	e0d5      	b.n	800dc5c <USBH_Process+0x3a4>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800dab0:	687b      	ldr	r3, [r7, #4]
 800dab2:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 800dab6:	b29b      	uxth	r3, r3
 800dab8:	4619      	mov	r1, r3
 800daba:	6878      	ldr	r0, [r7, #4]
 800dabc:	f000 fc22 	bl	800e304 <USBH_SetCfg>
 800dac0:	4603      	mov	r3, r0
 800dac2:	2b00      	cmp	r3, #0
 800dac4:	f040 80cc 	bne.w	800dc60 <USBH_Process+0x3a8>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800dac8:	687b      	ldr	r3, [r7, #4]
 800daca:	2209      	movs	r2, #9
 800dacc:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800dace:	e0c7      	b.n	800dc60 <USBH_Process+0x3a8>

    case  HOST_SET_WAKEUP_FEATURE:

      if ((phost->device.CfgDesc.bmAttributes) & (1U << 5))
 800dad0:	687b      	ldr	r3, [r7, #4]
 800dad2:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 800dad6:	f003 0320 	and.w	r3, r3, #32
 800dada:	2b00      	cmp	r3, #0
 800dadc:	d00b      	beq.n	800daf6 <USBH_Process+0x23e>
      {
        if (USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP) == USBH_OK)
 800dade:	2101      	movs	r1, #1
 800dae0:	6878      	ldr	r0, [r7, #4]
 800dae2:	f000 fc32 	bl	800e34a <USBH_SetFeature>
 800dae6:	4603      	mov	r3, r0
 800dae8:	2b00      	cmp	r3, #0
 800daea:	f040 80bb 	bne.w	800dc64 <USBH_Process+0x3ac>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 800daee:	687b      	ldr	r3, [r7, #4]
 800daf0:	220a      	movs	r2, #10
 800daf2:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800daf4:	e0b6      	b.n	800dc64 <USBH_Process+0x3ac>
        phost->gState = HOST_CHECK_CLASS;
 800daf6:	687b      	ldr	r3, [r7, #4]
 800daf8:	220a      	movs	r2, #10
 800dafa:	701a      	strb	r2, [r3, #0]
      break;
 800dafc:	e0b2      	b.n	800dc64 <USBH_Process+0x3ac>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 800dafe:	687b      	ldr	r3, [r7, #4]
 800db00:	f8d3 3450 	ldr.w	r3, [r3, #1104]	; 0x450
 800db04:	2b00      	cmp	r3, #0
 800db06:	f000 80af 	beq.w	800dc68 <USBH_Process+0x3b0>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 800db0a:	687b      	ldr	r3, [r7, #4]
 800db0c:	2200      	movs	r2, #0
 800db0e:	f8c3 244c 	str.w	r2, [r3, #1100]	; 0x44c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800db12:	2300      	movs	r3, #0
 800db14:	73fb      	strb	r3, [r7, #15]
 800db16:	e018      	b.n	800db4a <USBH_Process+0x292>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800db18:	7bfa      	ldrb	r2, [r7, #15]
 800db1a:	687b      	ldr	r3, [r7, #4]
 800db1c:	f502 7289 	add.w	r2, r2, #274	; 0x112
 800db20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800db24:	791a      	ldrb	r2, [r3, #4]
 800db26:	687b      	ldr	r3, [r7, #4]
 800db28:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 800db2c:	429a      	cmp	r2, r3
 800db2e:	d109      	bne.n	800db44 <USBH_Process+0x28c>
          {
            phost->pActiveClass = phost->pClass[idx];
 800db30:	7bfa      	ldrb	r2, [r7, #15]
 800db32:	687b      	ldr	r3, [r7, #4]
 800db34:	f502 7289 	add.w	r2, r2, #274	; 0x112
 800db38:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800db3c:	687b      	ldr	r3, [r7, #4]
 800db3e:	f8c3 244c 	str.w	r2, [r3, #1100]	; 0x44c
            break;
 800db42:	e005      	b.n	800db50 <USBH_Process+0x298>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800db44:	7bfb      	ldrb	r3, [r7, #15]
 800db46:	3301      	adds	r3, #1
 800db48:	73fb      	strb	r3, [r7, #15]
 800db4a:	7bfb      	ldrb	r3, [r7, #15]
 800db4c:	2b00      	cmp	r3, #0
 800db4e:	d0e3      	beq.n	800db18 <USBH_Process+0x260>
          }
        }

        if (phost->pActiveClass != NULL)
 800db50:	687b      	ldr	r3, [r7, #4]
 800db52:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800db56:	2b00      	cmp	r3, #0
 800db58:	d016      	beq.n	800db88 <USBH_Process+0x2d0>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800db5a:	687b      	ldr	r3, [r7, #4]
 800db5c:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800db60:	689b      	ldr	r3, [r3, #8]
 800db62:	6878      	ldr	r0, [r7, #4]
 800db64:	4798      	blx	r3
 800db66:	4603      	mov	r3, r0
 800db68:	2b00      	cmp	r3, #0
 800db6a:	d109      	bne.n	800db80 <USBH_Process+0x2c8>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800db6c:	687b      	ldr	r3, [r7, #4]
 800db6e:	2206      	movs	r2, #6
 800db70:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800db72:	687b      	ldr	r3, [r7, #4]
 800db74:	f8d3 34a4 	ldr.w	r3, [r3, #1188]	; 0x4a4
 800db78:	2103      	movs	r1, #3
 800db7a:	6878      	ldr	r0, [r7, #4]
 800db7c:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800db7e:	e073      	b.n	800dc68 <USBH_Process+0x3b0>
            phost->gState = HOST_ABORT_STATE;
 800db80:	687b      	ldr	r3, [r7, #4]
 800db82:	220d      	movs	r2, #13
 800db84:	701a      	strb	r2, [r3, #0]
      break;
 800db86:	e06f      	b.n	800dc68 <USBH_Process+0x3b0>
          phost->gState = HOST_ABORT_STATE;
 800db88:	687b      	ldr	r3, [r7, #4]
 800db8a:	220d      	movs	r2, #13
 800db8c:	701a      	strb	r2, [r3, #0]
      break;
 800db8e:	e06b      	b.n	800dc68 <USBH_Process+0x3b0>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800db90:	687b      	ldr	r3, [r7, #4]
 800db92:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800db96:	2b00      	cmp	r3, #0
 800db98:	d017      	beq.n	800dbca <USBH_Process+0x312>
      {
        status = phost->pActiveClass->Requests(phost);
 800db9a:	687b      	ldr	r3, [r7, #4]
 800db9c:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800dba0:	691b      	ldr	r3, [r3, #16]
 800dba2:	6878      	ldr	r0, [r7, #4]
 800dba4:	4798      	blx	r3
 800dba6:	4603      	mov	r3, r0
 800dba8:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800dbaa:	7bbb      	ldrb	r3, [r7, #14]
 800dbac:	b2db      	uxtb	r3, r3
 800dbae:	2b00      	cmp	r3, #0
 800dbb0:	d103      	bne.n	800dbba <USBH_Process+0x302>
        {
          phost->gState = HOST_CLASS;
 800dbb2:	687b      	ldr	r3, [r7, #4]
 800dbb4:	220b      	movs	r2, #11
 800dbb6:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800dbb8:	e058      	b.n	800dc6c <USBH_Process+0x3b4>
        else if (status == USBH_FAIL)
 800dbba:	7bbb      	ldrb	r3, [r7, #14]
 800dbbc:	b2db      	uxtb	r3, r3
 800dbbe:	2b02      	cmp	r3, #2
 800dbc0:	d154      	bne.n	800dc6c <USBH_Process+0x3b4>
          phost->gState = HOST_ABORT_STATE;
 800dbc2:	687b      	ldr	r3, [r7, #4]
 800dbc4:	220d      	movs	r2, #13
 800dbc6:	701a      	strb	r2, [r3, #0]
      break;
 800dbc8:	e050      	b.n	800dc6c <USBH_Process+0x3b4>
        phost->gState = HOST_ABORT_STATE;
 800dbca:	687b      	ldr	r3, [r7, #4]
 800dbcc:	220d      	movs	r2, #13
 800dbce:	701a      	strb	r2, [r3, #0]
      break;
 800dbd0:	e04c      	b.n	800dc6c <USBH_Process+0x3b4>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800dbd2:	687b      	ldr	r3, [r7, #4]
 800dbd4:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800dbd8:	2b00      	cmp	r3, #0
 800dbda:	d049      	beq.n	800dc70 <USBH_Process+0x3b8>
      {
        phost->pActiveClass->BgndProcess(phost);
 800dbdc:	687b      	ldr	r3, [r7, #4]
 800dbde:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800dbe2:	695b      	ldr	r3, [r3, #20]
 800dbe4:	6878      	ldr	r0, [r7, #4]
 800dbe6:	4798      	blx	r3
      }
      break;
 800dbe8:	e042      	b.n	800dc70 <USBH_Process+0x3b8>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800dbea:	687b      	ldr	r3, [r7, #4]
 800dbec:	2200      	movs	r2, #0
 800dbee:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      DeInitStateMachine(phost);
 800dbf2:	6878      	ldr	r0, [r7, #4]
 800dbf4:	f7ff fd6d 	bl	800d6d2 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800dbf8:	687b      	ldr	r3, [r7, #4]
 800dbfa:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800dbfe:	2b00      	cmp	r3, #0
 800dc00:	d009      	beq.n	800dc16 <USBH_Process+0x35e>
      {
        phost->pActiveClass->DeInit(phost);
 800dc02:	687b      	ldr	r3, [r7, #4]
 800dc04:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800dc08:	68db      	ldr	r3, [r3, #12]
 800dc0a:	6878      	ldr	r0, [r7, #4]
 800dc0c:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800dc0e:	687b      	ldr	r3, [r7, #4]
 800dc10:	2200      	movs	r2, #0
 800dc12:	f8c3 244c 	str.w	r2, [r3, #1100]	; 0x44c
      }

      if (phost->pUser != NULL)
 800dc16:	687b      	ldr	r3, [r7, #4]
 800dc18:	f8d3 34a4 	ldr.w	r3, [r3, #1188]	; 0x4a4
 800dc1c:	2b00      	cmp	r3, #0
 800dc1e:	d005      	beq.n	800dc2c <USBH_Process+0x374>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800dc20:	687b      	ldr	r3, [r7, #4]
 800dc22:	f8d3 34a4 	ldr.w	r3, [r3, #1188]	; 0x4a4
 800dc26:	2105      	movs	r1, #5
 800dc28:	6878      	ldr	r0, [r7, #4]
 800dc2a:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 800dc2c:	687b      	ldr	r3, [r7, #4]
 800dc2e:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 800dc32:	b2db      	uxtb	r3, r3
 800dc34:	2b01      	cmp	r3, #1
 800dc36:	d107      	bne.n	800dc48 <USBH_Process+0x390>
      {
        phost->device.is_ReEnumerated = 0U;
 800dc38:	687b      	ldr	r3, [r7, #4]
 800dc3a:	2200      	movs	r2, #0
 800dc3c:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        USBH_Start(phost);
 800dc40:	6878      	ldr	r0, [r7, #4]
 800dc42:	f7ff fe28 	bl	800d896 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      break;
 800dc46:	e014      	b.n	800dc72 <USBH_Process+0x3ba>
        USBH_LL_Start(phost);
 800dc48:	6878      	ldr	r0, [r7, #4]
 800dc4a:	f001 f9c9 	bl	800efe0 <USBH_LL_Start>
      break;
 800dc4e:	e010      	b.n	800dc72 <USBH_Process+0x3ba>

    case HOST_ABORT_STATE:
    default :
      break;
 800dc50:	bf00      	nop
 800dc52:	e00e      	b.n	800dc72 <USBH_Process+0x3ba>
      break;
 800dc54:	bf00      	nop
 800dc56:	e00c      	b.n	800dc72 <USBH_Process+0x3ba>
      break;
 800dc58:	bf00      	nop
 800dc5a:	e00a      	b.n	800dc72 <USBH_Process+0x3ba>
    break;
 800dc5c:	bf00      	nop
 800dc5e:	e008      	b.n	800dc72 <USBH_Process+0x3ba>
      break;
 800dc60:	bf00      	nop
 800dc62:	e006      	b.n	800dc72 <USBH_Process+0x3ba>
      break;
 800dc64:	bf00      	nop
 800dc66:	e004      	b.n	800dc72 <USBH_Process+0x3ba>
      break;
 800dc68:	bf00      	nop
 800dc6a:	e002      	b.n	800dc72 <USBH_Process+0x3ba>
      break;
 800dc6c:	bf00      	nop
 800dc6e:	e000      	b.n	800dc72 <USBH_Process+0x3ba>
      break;
 800dc70:	bf00      	nop
  }
  return USBH_OK;
 800dc72:	2300      	movs	r3, #0
}
 800dc74:	4618      	mov	r0, r3
 800dc76:	3710      	adds	r7, #16
 800dc78:	46bd      	mov	sp, r7
 800dc7a:	bd80      	pop	{r7, pc}

0800dc7c <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800dc7c:	b580      	push	{r7, lr}
 800dc7e:	b088      	sub	sp, #32
 800dc80:	af04      	add	r7, sp, #16
 800dc82:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800dc84:	2301      	movs	r3, #1
 800dc86:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 800dc88:	2301      	movs	r3, #1
 800dc8a:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 800dc8c:	687b      	ldr	r3, [r7, #4]
 800dc8e:	785b      	ldrb	r3, [r3, #1]
 800dc90:	2b07      	cmp	r3, #7
 800dc92:	f200 81c1 	bhi.w	800e018 <USBH_HandleEnum+0x39c>
 800dc96:	a201      	add	r2, pc, #4	; (adr r2, 800dc9c <USBH_HandleEnum+0x20>)
 800dc98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dc9c:	0800dcbd 	.word	0x0800dcbd
 800dca0:	0800dd7b 	.word	0x0800dd7b
 800dca4:	0800dde5 	.word	0x0800dde5
 800dca8:	0800de73 	.word	0x0800de73
 800dcac:	0800dedd 	.word	0x0800dedd
 800dcb0:	0800df4d 	.word	0x0800df4d
 800dcb4:	0800df93 	.word	0x0800df93
 800dcb8:	0800dfd9 	.word	0x0800dfd9
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 800dcbc:	2108      	movs	r1, #8
 800dcbe:	6878      	ldr	r0, [r7, #4]
 800dcc0:	f000 fa50 	bl	800e164 <USBH_Get_DevDesc>
 800dcc4:	4603      	mov	r3, r0
 800dcc6:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800dcc8:	7bbb      	ldrb	r3, [r7, #14]
 800dcca:	2b00      	cmp	r3, #0
 800dccc:	d130      	bne.n	800dd30 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800dcce:	687b      	ldr	r3, [r7, #4]
 800dcd0:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 800dcd4:	687b      	ldr	r3, [r7, #4]
 800dcd6:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800dcd8:	687b      	ldr	r3, [r7, #4]
 800dcda:	2201      	movs	r2, #1
 800dcdc:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800dcde:	687b      	ldr	r3, [r7, #4]
 800dce0:	7919      	ldrb	r1, [r3, #4]
 800dce2:	687b      	ldr	r3, [r7, #4]
 800dce4:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800dce8:	687b      	ldr	r3, [r7, #4]
 800dcea:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800dcee:	687a      	ldr	r2, [r7, #4]
 800dcf0:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800dcf2:	b292      	uxth	r2, r2
 800dcf4:	9202      	str	r2, [sp, #8]
 800dcf6:	2200      	movs	r2, #0
 800dcf8:	9201      	str	r2, [sp, #4]
 800dcfa:	9300      	str	r3, [sp, #0]
 800dcfc:	4603      	mov	r3, r0
 800dcfe:	2280      	movs	r2, #128	; 0x80
 800dd00:	6878      	ldr	r0, [r7, #4]
 800dd02:	f000 ff77 	bl	800ebf4 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800dd06:	687b      	ldr	r3, [r7, #4]
 800dd08:	7959      	ldrb	r1, [r3, #5]
 800dd0a:	687b      	ldr	r3, [r7, #4]
 800dd0c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800dd10:	687b      	ldr	r3, [r7, #4]
 800dd12:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800dd16:	687a      	ldr	r2, [r7, #4]
 800dd18:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800dd1a:	b292      	uxth	r2, r2
 800dd1c:	9202      	str	r2, [sp, #8]
 800dd1e:	2200      	movs	r2, #0
 800dd20:	9201      	str	r2, [sp, #4]
 800dd22:	9300      	str	r3, [sp, #0]
 800dd24:	4603      	mov	r3, r0
 800dd26:	2200      	movs	r2, #0
 800dd28:	6878      	ldr	r0, [r7, #4]
 800dd2a:	f000 ff63 	bl	800ebf4 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800dd2e:	e175      	b.n	800e01c <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800dd30:	7bbb      	ldrb	r3, [r7, #14]
 800dd32:	2b03      	cmp	r3, #3
 800dd34:	f040 8172 	bne.w	800e01c <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 800dd38:	687b      	ldr	r3, [r7, #4]
 800dd3a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800dd3e:	3301      	adds	r3, #1
 800dd40:	b2da      	uxtb	r2, r3
 800dd42:	687b      	ldr	r3, [r7, #4]
 800dd44:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800dd48:	687b      	ldr	r3, [r7, #4]
 800dd4a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800dd4e:	2b03      	cmp	r3, #3
 800dd50:	d903      	bls.n	800dd5a <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 800dd52:	687b      	ldr	r3, [r7, #4]
 800dd54:	220d      	movs	r2, #13
 800dd56:	701a      	strb	r2, [r3, #0]
      break;
 800dd58:	e160      	b.n	800e01c <USBH_HandleEnum+0x3a0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800dd5a:	687b      	ldr	r3, [r7, #4]
 800dd5c:	795b      	ldrb	r3, [r3, #5]
 800dd5e:	4619      	mov	r1, r3
 800dd60:	6878      	ldr	r0, [r7, #4]
 800dd62:	f000 ff98 	bl	800ec96 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800dd66:	687b      	ldr	r3, [r7, #4]
 800dd68:	791b      	ldrb	r3, [r3, #4]
 800dd6a:	4619      	mov	r1, r3
 800dd6c:	6878      	ldr	r0, [r7, #4]
 800dd6e:	f000 ff92 	bl	800ec96 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800dd72:	687b      	ldr	r3, [r7, #4]
 800dd74:	2200      	movs	r2, #0
 800dd76:	701a      	strb	r2, [r3, #0]
      break;
 800dd78:	e150      	b.n	800e01c <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800dd7a:	2112      	movs	r1, #18
 800dd7c:	6878      	ldr	r0, [r7, #4]
 800dd7e:	f000 f9f1 	bl	800e164 <USBH_Get_DevDesc>
 800dd82:	4603      	mov	r3, r0
 800dd84:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800dd86:	7bbb      	ldrb	r3, [r7, #14]
 800dd88:	2b00      	cmp	r3, #0
 800dd8a:	d103      	bne.n	800dd94 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 800dd8c:	687b      	ldr	r3, [r7, #4]
 800dd8e:	2202      	movs	r2, #2
 800dd90:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800dd92:	e145      	b.n	800e020 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800dd94:	7bbb      	ldrb	r3, [r7, #14]
 800dd96:	2b03      	cmp	r3, #3
 800dd98:	f040 8142 	bne.w	800e020 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 800dd9c:	687b      	ldr	r3, [r7, #4]
 800dd9e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800dda2:	3301      	adds	r3, #1
 800dda4:	b2da      	uxtb	r2, r3
 800dda6:	687b      	ldr	r3, [r7, #4]
 800dda8:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800ddac:	687b      	ldr	r3, [r7, #4]
 800ddae:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800ddb2:	2b03      	cmp	r3, #3
 800ddb4:	d903      	bls.n	800ddbe <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 800ddb6:	687b      	ldr	r3, [r7, #4]
 800ddb8:	220d      	movs	r2, #13
 800ddba:	701a      	strb	r2, [r3, #0]
      break;
 800ddbc:	e130      	b.n	800e020 <USBH_HandleEnum+0x3a4>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800ddbe:	687b      	ldr	r3, [r7, #4]
 800ddc0:	795b      	ldrb	r3, [r3, #5]
 800ddc2:	4619      	mov	r1, r3
 800ddc4:	6878      	ldr	r0, [r7, #4]
 800ddc6:	f000 ff66 	bl	800ec96 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800ddca:	687b      	ldr	r3, [r7, #4]
 800ddcc:	791b      	ldrb	r3, [r3, #4]
 800ddce:	4619      	mov	r1, r3
 800ddd0:	6878      	ldr	r0, [r7, #4]
 800ddd2:	f000 ff60 	bl	800ec96 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800ddd6:	687b      	ldr	r3, [r7, #4]
 800ddd8:	2200      	movs	r2, #0
 800ddda:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800dddc:	687b      	ldr	r3, [r7, #4]
 800ddde:	2200      	movs	r2, #0
 800dde0:	701a      	strb	r2, [r3, #0]
      break;
 800dde2:	e11d      	b.n	800e020 <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800dde4:	2101      	movs	r1, #1
 800dde6:	6878      	ldr	r0, [r7, #4]
 800dde8:	f000 fa68 	bl	800e2bc <USBH_SetAddress>
 800ddec:	4603      	mov	r3, r0
 800ddee:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800ddf0:	7bbb      	ldrb	r3, [r7, #14]
 800ddf2:	2b00      	cmp	r3, #0
 800ddf4:	d132      	bne.n	800de5c <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 800ddf6:	2002      	movs	r0, #2
 800ddf8:	f001 fa56 	bl	800f2a8 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 800ddfc:	687b      	ldr	r3, [r7, #4]
 800ddfe:	2201      	movs	r2, #1
 800de00:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 800de04:	687b      	ldr	r3, [r7, #4]
 800de06:	2203      	movs	r2, #3
 800de08:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800de0a:	687b      	ldr	r3, [r7, #4]
 800de0c:	7919      	ldrb	r1, [r3, #4]
 800de0e:	687b      	ldr	r3, [r7, #4]
 800de10:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800de14:	687b      	ldr	r3, [r7, #4]
 800de16:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800de1a:	687a      	ldr	r2, [r7, #4]
 800de1c:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800de1e:	b292      	uxth	r2, r2
 800de20:	9202      	str	r2, [sp, #8]
 800de22:	2200      	movs	r2, #0
 800de24:	9201      	str	r2, [sp, #4]
 800de26:	9300      	str	r3, [sp, #0]
 800de28:	4603      	mov	r3, r0
 800de2a:	2280      	movs	r2, #128	; 0x80
 800de2c:	6878      	ldr	r0, [r7, #4]
 800de2e:	f000 fee1 	bl	800ebf4 <USBH_OpenPipe>

        /* Open Control pipes */
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800de32:	687b      	ldr	r3, [r7, #4]
 800de34:	7959      	ldrb	r1, [r3, #5]
 800de36:	687b      	ldr	r3, [r7, #4]
 800de38:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800de3c:	687b      	ldr	r3, [r7, #4]
 800de3e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                      phost->device.speed, USBH_EP_CONTROL,
                      (uint16_t)phost->Control.pipe_size);
 800de42:	687a      	ldr	r2, [r7, #4]
 800de44:	7992      	ldrb	r2, [r2, #6]
        USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800de46:	b292      	uxth	r2, r2
 800de48:	9202      	str	r2, [sp, #8]
 800de4a:	2200      	movs	r2, #0
 800de4c:	9201      	str	r2, [sp, #4]
 800de4e:	9300      	str	r3, [sp, #0]
 800de50:	4603      	mov	r3, r0
 800de52:	2200      	movs	r2, #0
 800de54:	6878      	ldr	r0, [r7, #4]
 800de56:	f000 fecd 	bl	800ebf4 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800de5a:	e0e3      	b.n	800e024 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800de5c:	7bbb      	ldrb	r3, [r7, #14]
 800de5e:	2b03      	cmp	r3, #3
 800de60:	f040 80e0 	bne.w	800e024 <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 800de64:	687b      	ldr	r3, [r7, #4]
 800de66:	220d      	movs	r2, #13
 800de68:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800de6a:	687b      	ldr	r3, [r7, #4]
 800de6c:	2200      	movs	r2, #0
 800de6e:	705a      	strb	r2, [r3, #1]
      break;
 800de70:	e0d8      	b.n	800e024 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800de72:	2109      	movs	r1, #9
 800de74:	6878      	ldr	r0, [r7, #4]
 800de76:	f000 f99d 	bl	800e1b4 <USBH_Get_CfgDesc>
 800de7a:	4603      	mov	r3, r0
 800de7c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800de7e:	7bbb      	ldrb	r3, [r7, #14]
 800de80:	2b00      	cmp	r3, #0
 800de82:	d103      	bne.n	800de8c <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800de84:	687b      	ldr	r3, [r7, #4]
 800de86:	2204      	movs	r2, #4
 800de88:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800de8a:	e0cd      	b.n	800e028 <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800de8c:	7bbb      	ldrb	r3, [r7, #14]
 800de8e:	2b03      	cmp	r3, #3
 800de90:	f040 80ca 	bne.w	800e028 <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 800de94:	687b      	ldr	r3, [r7, #4]
 800de96:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800de9a:	3301      	adds	r3, #1
 800de9c:	b2da      	uxtb	r2, r3
 800de9e:	687b      	ldr	r3, [r7, #4]
 800dea0:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800dea4:	687b      	ldr	r3, [r7, #4]
 800dea6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800deaa:	2b03      	cmp	r3, #3
 800deac:	d903      	bls.n	800deb6 <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 800deae:	687b      	ldr	r3, [r7, #4]
 800deb0:	220d      	movs	r2, #13
 800deb2:	701a      	strb	r2, [r3, #0]
      break;
 800deb4:	e0b8      	b.n	800e028 <USBH_HandleEnum+0x3ac>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800deb6:	687b      	ldr	r3, [r7, #4]
 800deb8:	795b      	ldrb	r3, [r3, #5]
 800deba:	4619      	mov	r1, r3
 800debc:	6878      	ldr	r0, [r7, #4]
 800debe:	f000 feea 	bl	800ec96 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800dec2:	687b      	ldr	r3, [r7, #4]
 800dec4:	791b      	ldrb	r3, [r3, #4]
 800dec6:	4619      	mov	r1, r3
 800dec8:	6878      	ldr	r0, [r7, #4]
 800deca:	f000 fee4 	bl	800ec96 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800dece:	687b      	ldr	r3, [r7, #4]
 800ded0:	2200      	movs	r2, #0
 800ded2:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800ded4:	687b      	ldr	r3, [r7, #4]
 800ded6:	2200      	movs	r2, #0
 800ded8:	701a      	strb	r2, [r3, #0]
      break;
 800deda:	e0a5      	b.n	800e028 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800dedc:	687b      	ldr	r3, [r7, #4]
 800dede:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 800dee2:	4619      	mov	r1, r3
 800dee4:	6878      	ldr	r0, [r7, #4]
 800dee6:	f000 f965 	bl	800e1b4 <USBH_Get_CfgDesc>
 800deea:	4603      	mov	r3, r0
 800deec:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800deee:	7bbb      	ldrb	r3, [r7, #14]
 800def0:	2b00      	cmp	r3, #0
 800def2:	d103      	bne.n	800defc <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800def4:	687b      	ldr	r3, [r7, #4]
 800def6:	2205      	movs	r2, #5
 800def8:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800defa:	e097      	b.n	800e02c <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800defc:	7bbb      	ldrb	r3, [r7, #14]
 800defe:	2b03      	cmp	r3, #3
 800df00:	f040 8094 	bne.w	800e02c <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 800df04:	687b      	ldr	r3, [r7, #4]
 800df06:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800df0a:	3301      	adds	r3, #1
 800df0c:	b2da      	uxtb	r2, r3
 800df0e:	687b      	ldr	r3, [r7, #4]
 800df10:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800df14:	687b      	ldr	r3, [r7, #4]
 800df16:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800df1a:	2b03      	cmp	r3, #3
 800df1c:	d903      	bls.n	800df26 <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 800df1e:	687b      	ldr	r3, [r7, #4]
 800df20:	220d      	movs	r2, #13
 800df22:	701a      	strb	r2, [r3, #0]
      break;
 800df24:	e082      	b.n	800e02c <USBH_HandleEnum+0x3b0>
          USBH_FreePipe(phost, phost->Control.pipe_out);
 800df26:	687b      	ldr	r3, [r7, #4]
 800df28:	795b      	ldrb	r3, [r3, #5]
 800df2a:	4619      	mov	r1, r3
 800df2c:	6878      	ldr	r0, [r7, #4]
 800df2e:	f000 feb2 	bl	800ec96 <USBH_FreePipe>
          USBH_FreePipe(phost, phost->Control.pipe_in);
 800df32:	687b      	ldr	r3, [r7, #4]
 800df34:	791b      	ldrb	r3, [r3, #4]
 800df36:	4619      	mov	r1, r3
 800df38:	6878      	ldr	r0, [r7, #4]
 800df3a:	f000 feac 	bl	800ec96 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800df3e:	687b      	ldr	r3, [r7, #4]
 800df40:	2200      	movs	r2, #0
 800df42:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800df44:	687b      	ldr	r3, [r7, #4]
 800df46:	2200      	movs	r2, #0
 800df48:	701a      	strb	r2, [r3, #0]
      break;
 800df4a:	e06f      	b.n	800e02c <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800df4c:	687b      	ldr	r3, [r7, #4]
 800df4e:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 800df52:	2b00      	cmp	r3, #0
 800df54:	d019      	beq.n	800df8a <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800df56:	687b      	ldr	r3, [r7, #4]
 800df58:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 800df5c:	687b      	ldr	r3, [r7, #4]
 800df5e:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800df62:	23ff      	movs	r3, #255	; 0xff
 800df64:	6878      	ldr	r0, [r7, #4]
 800df66:	f000 f949 	bl	800e1fc <USBH_Get_StringDesc>
 800df6a:	4603      	mov	r3, r0
 800df6c:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800df6e:	7bbb      	ldrb	r3, [r7, #14]
 800df70:	2b00      	cmp	r3, #0
 800df72:	d103      	bne.n	800df7c <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800df74:	687b      	ldr	r3, [r7, #4]
 800df76:	2206      	movs	r2, #6
 800df78:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800df7a:	e059      	b.n	800e030 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800df7c:	7bbb      	ldrb	r3, [r7, #14]
 800df7e:	2b03      	cmp	r3, #3
 800df80:	d156      	bne.n	800e030 <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800df82:	687b      	ldr	r3, [r7, #4]
 800df84:	2206      	movs	r2, #6
 800df86:	705a      	strb	r2, [r3, #1]
      break;
 800df88:	e052      	b.n	800e030 <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800df8a:	687b      	ldr	r3, [r7, #4]
 800df8c:	2206      	movs	r2, #6
 800df8e:	705a      	strb	r2, [r3, #1]
      break;
 800df90:	e04e      	b.n	800e030 <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800df92:	687b      	ldr	r3, [r7, #4]
 800df94:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 800df98:	2b00      	cmp	r3, #0
 800df9a:	d019      	beq.n	800dfd0 <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800df9c:	687b      	ldr	r3, [r7, #4]
 800df9e:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 800dfa2:	687b      	ldr	r3, [r7, #4]
 800dfa4:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800dfa8:	23ff      	movs	r3, #255	; 0xff
 800dfaa:	6878      	ldr	r0, [r7, #4]
 800dfac:	f000 f926 	bl	800e1fc <USBH_Get_StringDesc>
 800dfb0:	4603      	mov	r3, r0
 800dfb2:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800dfb4:	7bbb      	ldrb	r3, [r7, #14]
 800dfb6:	2b00      	cmp	r3, #0
 800dfb8:	d103      	bne.n	800dfc2 <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800dfba:	687b      	ldr	r3, [r7, #4]
 800dfbc:	2207      	movs	r2, #7
 800dfbe:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
      }
      break;
 800dfc0:	e038      	b.n	800e034 <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800dfc2:	7bbb      	ldrb	r3, [r7, #14]
 800dfc4:	2b03      	cmp	r3, #3
 800dfc6:	d135      	bne.n	800e034 <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800dfc8:	687b      	ldr	r3, [r7, #4]
 800dfca:	2207      	movs	r2, #7
 800dfcc:	705a      	strb	r2, [r3, #1]
      break;
 800dfce:	e031      	b.n	800e034 <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800dfd0:	687b      	ldr	r3, [r7, #4]
 800dfd2:	2207      	movs	r2, #7
 800dfd4:	705a      	strb	r2, [r3, #1]
      break;
 800dfd6:	e02d      	b.n	800e034 <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800dfd8:	687b      	ldr	r3, [r7, #4]
 800dfda:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 800dfde:	2b00      	cmp	r3, #0
 800dfe0:	d017      	beq.n	800e012 <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800dfe2:	687b      	ldr	r3, [r7, #4]
 800dfe4:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 800dfe8:	687b      	ldr	r3, [r7, #4]
 800dfea:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800dfee:	23ff      	movs	r3, #255	; 0xff
 800dff0:	6878      	ldr	r0, [r7, #4]
 800dff2:	f000 f903 	bl	800e1fc <USBH_Get_StringDesc>
 800dff6:	4603      	mov	r3, r0
 800dff8:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800dffa:	7bbb      	ldrb	r3, [r7, #14]
 800dffc:	2b00      	cmp	r3, #0
 800dffe:	d102      	bne.n	800e006 <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 800e000:	2300      	movs	r3, #0
 800e002:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800e004:	e018      	b.n	800e038 <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800e006:	7bbb      	ldrb	r3, [r7, #14]
 800e008:	2b03      	cmp	r3, #3
 800e00a:	d115      	bne.n	800e038 <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 800e00c:	2300      	movs	r3, #0
 800e00e:	73fb      	strb	r3, [r7, #15]
      break;
 800e010:	e012      	b.n	800e038 <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 800e012:	2300      	movs	r3, #0
 800e014:	73fb      	strb	r3, [r7, #15]
      break;
 800e016:	e00f      	b.n	800e038 <USBH_HandleEnum+0x3bc>

    default:
      break;
 800e018:	bf00      	nop
 800e01a:	e00e      	b.n	800e03a <USBH_HandleEnum+0x3be>
      break;
 800e01c:	bf00      	nop
 800e01e:	e00c      	b.n	800e03a <USBH_HandleEnum+0x3be>
      break;
 800e020:	bf00      	nop
 800e022:	e00a      	b.n	800e03a <USBH_HandleEnum+0x3be>
      break;
 800e024:	bf00      	nop
 800e026:	e008      	b.n	800e03a <USBH_HandleEnum+0x3be>
      break;
 800e028:	bf00      	nop
 800e02a:	e006      	b.n	800e03a <USBH_HandleEnum+0x3be>
      break;
 800e02c:	bf00      	nop
 800e02e:	e004      	b.n	800e03a <USBH_HandleEnum+0x3be>
      break;
 800e030:	bf00      	nop
 800e032:	e002      	b.n	800e03a <USBH_HandleEnum+0x3be>
      break;
 800e034:	bf00      	nop
 800e036:	e000      	b.n	800e03a <USBH_HandleEnum+0x3be>
      break;
 800e038:	bf00      	nop
  }
  return Status;
 800e03a:	7bfb      	ldrb	r3, [r7, #15]
}
 800e03c:	4618      	mov	r0, r3
 800e03e:	3710      	adds	r7, #16
 800e040:	46bd      	mov	sp, r7
 800e042:	bd80      	pop	{r7, pc}

0800e044 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800e044:	b480      	push	{r7}
 800e046:	b083      	sub	sp, #12
 800e048:	af00      	add	r7, sp, #0
 800e04a:	6078      	str	r0, [r7, #4]
 800e04c:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800e04e:	687b      	ldr	r3, [r7, #4]
 800e050:	683a      	ldr	r2, [r7, #0]
 800e052:	f8c3 2494 	str.w	r2, [r3, #1172]	; 0x494
}
 800e056:	bf00      	nop
 800e058:	370c      	adds	r7, #12
 800e05a:	46bd      	mov	sp, r7
 800e05c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e060:	4770      	bx	lr

0800e062 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800e062:	b580      	push	{r7, lr}
 800e064:	b082      	sub	sp, #8
 800e066:	af00      	add	r7, sp, #0
 800e068:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800e06a:	687b      	ldr	r3, [r7, #4]
 800e06c:	f8d3 3494 	ldr.w	r3, [r3, #1172]	; 0x494
 800e070:	1c5a      	adds	r2, r3, #1
 800e072:	687b      	ldr	r3, [r7, #4]
 800e074:	f8c3 2494 	str.w	r2, [r3, #1172]	; 0x494
  USBH_HandleSof(phost);
 800e078:	6878      	ldr	r0, [r7, #4]
 800e07a:	f000 f804 	bl	800e086 <USBH_HandleSof>
}
 800e07e:	bf00      	nop
 800e080:	3708      	adds	r7, #8
 800e082:	46bd      	mov	sp, r7
 800e084:	bd80      	pop	{r7, pc}

0800e086 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800e086:	b580      	push	{r7, lr}
 800e088:	b082      	sub	sp, #8
 800e08a:	af00      	add	r7, sp, #0
 800e08c:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800e08e:	687b      	ldr	r3, [r7, #4]
 800e090:	781b      	ldrb	r3, [r3, #0]
 800e092:	b2db      	uxtb	r3, r3
 800e094:	2b0b      	cmp	r3, #11
 800e096:	d10a      	bne.n	800e0ae <USBH_HandleSof+0x28>
 800e098:	687b      	ldr	r3, [r7, #4]
 800e09a:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800e09e:	2b00      	cmp	r3, #0
 800e0a0:	d005      	beq.n	800e0ae <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800e0a2:	687b      	ldr	r3, [r7, #4]
 800e0a4:	f8d3 344c 	ldr.w	r3, [r3, #1100]	; 0x44c
 800e0a8:	699b      	ldr	r3, [r3, #24]
 800e0aa:	6878      	ldr	r0, [r7, #4]
 800e0ac:	4798      	blx	r3
  }
}
 800e0ae:	bf00      	nop
 800e0b0:	3708      	adds	r7, #8
 800e0b2:	46bd      	mov	sp, r7
 800e0b4:	bd80      	pop	{r7, pc}

0800e0b6 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800e0b6:	b480      	push	{r7}
 800e0b8:	b083      	sub	sp, #12
 800e0ba:	af00      	add	r7, sp, #0
 800e0bc:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800e0be:	687b      	ldr	r3, [r7, #4]
 800e0c0:	2201      	movs	r2, #1
 800e0c2:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return;
 800e0c6:	bf00      	nop
}
 800e0c8:	370c      	adds	r7, #12
 800e0ca:	46bd      	mov	sp, r7
 800e0cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0d0:	4770      	bx	lr

0800e0d2 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800e0d2:	b480      	push	{r7}
 800e0d4:	b083      	sub	sp, #12
 800e0d6:	af00      	add	r7, sp, #0
 800e0d8:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800e0da:	687b      	ldr	r3, [r7, #4]
 800e0dc:	2200      	movs	r2, #0
 800e0de:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 800e0e2:	bf00      	nop
}
 800e0e4:	370c      	adds	r7, #12
 800e0e6:	46bd      	mov	sp, r7
 800e0e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0ec:	4770      	bx	lr

0800e0ee <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800e0ee:	b480      	push	{r7}
 800e0f0:	b083      	sub	sp, #12
 800e0f2:	af00      	add	r7, sp, #0
 800e0f4:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800e0f6:	687b      	ldr	r3, [r7, #4]
 800e0f8:	2201      	movs	r2, #1
 800e0fa:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800e0fe:	687b      	ldr	r3, [r7, #4]
 800e100:	2200      	movs	r2, #0
 800e102:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800e106:	687b      	ldr	r3, [r7, #4]
 800e108:	2200      	movs	r2, #0
 800e10a:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800e10e:	2300      	movs	r3, #0
}
 800e110:	4618      	mov	r0, r3
 800e112:	370c      	adds	r7, #12
 800e114:	46bd      	mov	sp, r7
 800e116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e11a:	4770      	bx	lr

0800e11c <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800e11c:	b580      	push	{r7, lr}
 800e11e:	b082      	sub	sp, #8
 800e120:	af00      	add	r7, sp, #0
 800e122:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800e124:	687b      	ldr	r3, [r7, #4]
 800e126:	2201      	movs	r2, #1
 800e128:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 800e12c:	687b      	ldr	r3, [r7, #4]
 800e12e:	2200      	movs	r2, #0
 800e130:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 800e134:	687b      	ldr	r3, [r7, #4]
 800e136:	2200      	movs	r2, #0
 800e138:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  USBH_LL_Stop(phost);
 800e13c:	6878      	ldr	r0, [r7, #4]
 800e13e:	f000 ff6a 	bl	800f016 <USBH_LL_Stop>

  /* FRee Control Pipes */
  USBH_FreePipe(phost, phost->Control.pipe_in);
 800e142:	687b      	ldr	r3, [r7, #4]
 800e144:	791b      	ldrb	r3, [r3, #4]
 800e146:	4619      	mov	r1, r3
 800e148:	6878      	ldr	r0, [r7, #4]
 800e14a:	f000 fda4 	bl	800ec96 <USBH_FreePipe>
  USBH_FreePipe(phost, phost->Control.pipe_out);
 800e14e:	687b      	ldr	r3, [r7, #4]
 800e150:	795b      	ldrb	r3, [r3, #5]
 800e152:	4619      	mov	r1, r3
 800e154:	6878      	ldr	r0, [r7, #4]
 800e156:	f000 fd9e 	bl	800ec96 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif

  return USBH_OK;
 800e15a:	2300      	movs	r3, #0
}
 800e15c:	4618      	mov	r0, r3
 800e15e:	3708      	adds	r7, #8
 800e160:	46bd      	mov	sp, r7
 800e162:	bd80      	pop	{r7, pc}

0800e164 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 800e164:	b580      	push	{r7, lr}
 800e166:	b086      	sub	sp, #24
 800e168:	af02      	add	r7, sp, #8
 800e16a:	6078      	str	r0, [r7, #4]
 800e16c:	460b      	mov	r3, r1
 800e16e:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_DEVICE, phost->device.Data,
 800e170:	687b      	ldr	r3, [r7, #4]
 800e172:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 800e176:	78fb      	ldrb	r3, [r7, #3]
 800e178:	b29b      	uxth	r3, r3
 800e17a:	9300      	str	r3, [sp, #0]
 800e17c:	4613      	mov	r3, r2
 800e17e:	f44f 7280 	mov.w	r2, #256	; 0x100
 800e182:	2100      	movs	r1, #0
 800e184:	6878      	ldr	r0, [r7, #4]
 800e186:	f000 f864 	bl	800e252 <USBH_GetDescriptor>
 800e18a:	4603      	mov	r3, r0
 800e18c:	73fb      	strb	r3, [r7, #15]
 800e18e:	7bfb      	ldrb	r3, [r7, #15]
 800e190:	2b00      	cmp	r3, #0
 800e192:	d10a      	bne.n	800e1aa <USBH_Get_DevDesc+0x46>
                                   (uint16_t)length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 800e194:	687b      	ldr	r3, [r7, #4]
 800e196:	f203 3026 	addw	r0, r3, #806	; 0x326
 800e19a:	687b      	ldr	r3, [r7, #4]
 800e19c:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800e1a0:	78fa      	ldrb	r2, [r7, #3]
 800e1a2:	b292      	uxth	r2, r2
 800e1a4:	4619      	mov	r1, r3
 800e1a6:	f000 f918 	bl	800e3da <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 800e1aa:	7bfb      	ldrb	r3, [r7, #15]
}
 800e1ac:	4618      	mov	r0, r3
 800e1ae:	3710      	adds	r7, #16
 800e1b0:	46bd      	mov	sp, r7
 800e1b2:	bd80      	pop	{r7, pc}

0800e1b4 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 800e1b4:	b580      	push	{r7, lr}
 800e1b6:	b086      	sub	sp, #24
 800e1b8:	af02      	add	r7, sp, #8
 800e1ba:	6078      	str	r0, [r7, #4]
 800e1bc:	460b      	mov	r3, r1
 800e1be:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;;
 800e1c0:	687b      	ldr	r3, [r7, #4]
 800e1c2:	331c      	adds	r3, #28
 800e1c4:	60fb      	str	r3, [r7, #12]

  if ((status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800e1c6:	887b      	ldrh	r3, [r7, #2]
 800e1c8:	9300      	str	r3, [sp, #0]
 800e1ca:	68fb      	ldr	r3, [r7, #12]
 800e1cc:	f44f 7200 	mov.w	r2, #512	; 0x200
 800e1d0:	2100      	movs	r1, #0
 800e1d2:	6878      	ldr	r0, [r7, #4]
 800e1d4:	f000 f83d 	bl	800e252 <USBH_GetDescriptor>
 800e1d8:	4603      	mov	r3, r0
 800e1da:	72fb      	strb	r3, [r7, #11]
 800e1dc:	7afb      	ldrb	r3, [r7, #11]
 800e1de:	2b00      	cmp	r3, #0
 800e1e0:	d107      	bne.n	800e1f2 <USBH_Get_CfgDesc+0x3e>
                                   USB_DESC_CONFIGURATION, pData, length)) == USBH_OK)
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseCfgDesc(&phost->device.CfgDesc, pData, length);
 800e1e2:	687b      	ldr	r3, [r7, #4]
 800e1e4:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800e1e8:	887a      	ldrh	r2, [r7, #2]
 800e1ea:	68f9      	ldr	r1, [r7, #12]
 800e1ec:	4618      	mov	r0, r3
 800e1ee:	f000 f964 	bl	800e4ba <USBH_ParseCfgDesc>
  }

  return status;
 800e1f2:	7afb      	ldrb	r3, [r7, #11]
}
 800e1f4:	4618      	mov	r0, r3
 800e1f6:	3710      	adds	r7, #16
 800e1f8:	46bd      	mov	sp, r7
 800e1fa:	bd80      	pop	{r7, pc}

0800e1fc <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 800e1fc:	b580      	push	{r7, lr}
 800e1fe:	b088      	sub	sp, #32
 800e200:	af02      	add	r7, sp, #8
 800e202:	60f8      	str	r0, [r7, #12]
 800e204:	607a      	str	r2, [r7, #4]
 800e206:	461a      	mov	r2, r3
 800e208:	460b      	mov	r3, r1
 800e20a:	72fb      	strb	r3, [r7, #11]
 800e20c:	4613      	mov	r3, r2
 800e20e:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((status = USBH_GetDescriptor(phost,
 800e210:	7afb      	ldrb	r3, [r7, #11]
 800e212:	b29b      	uxth	r3, r3
 800e214:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 800e218:	b29a      	uxth	r2, r3
                                   USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                                   USB_DESC_STRING | string_index,
                                   phost->device.Data, length)) == USBH_OK)
 800e21a:	68fb      	ldr	r3, [r7, #12]
 800e21c:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  if ((status = USBH_GetDescriptor(phost,
 800e220:	893b      	ldrh	r3, [r7, #8]
 800e222:	9300      	str	r3, [sp, #0]
 800e224:	460b      	mov	r3, r1
 800e226:	2100      	movs	r1, #0
 800e228:	68f8      	ldr	r0, [r7, #12]
 800e22a:	f000 f812 	bl	800e252 <USBH_GetDescriptor>
 800e22e:	4603      	mov	r3, r0
 800e230:	75fb      	strb	r3, [r7, #23]
 800e232:	7dfb      	ldrb	r3, [r7, #23]
 800e234:	2b00      	cmp	r3, #0
 800e236:	d107      	bne.n	800e248 <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800e238:	68fb      	ldr	r3, [r7, #12]
 800e23a:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 800e23e:	893a      	ldrh	r2, [r7, #8]
 800e240:	6879      	ldr	r1, [r7, #4]
 800e242:	4618      	mov	r0, r3
 800e244:	f000 fa37 	bl	800e6b6 <USBH_ParseStringDesc>
  }

  return status;
 800e248:	7dfb      	ldrb	r3, [r7, #23]
}
 800e24a:	4618      	mov	r0, r3
 800e24c:	3718      	adds	r7, #24
 800e24e:	46bd      	mov	sp, r7
 800e250:	bd80      	pop	{r7, pc}

0800e252 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 800e252:	b580      	push	{r7, lr}
 800e254:	b084      	sub	sp, #16
 800e256:	af00      	add	r7, sp, #0
 800e258:	60f8      	str	r0, [r7, #12]
 800e25a:	607b      	str	r3, [r7, #4]
 800e25c:	460b      	mov	r3, r1
 800e25e:	72fb      	strb	r3, [r7, #11]
 800e260:	4613      	mov	r3, r2
 800e262:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800e264:	68fb      	ldr	r3, [r7, #12]
 800e266:	789b      	ldrb	r3, [r3, #2]
 800e268:	2b01      	cmp	r3, #1
 800e26a:	d11c      	bne.n	800e2a6 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800e26c:	7afb      	ldrb	r3, [r7, #11]
 800e26e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800e272:	b2da      	uxtb	r2, r3
 800e274:	68fb      	ldr	r3, [r7, #12]
 800e276:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800e278:	68fb      	ldr	r3, [r7, #12]
 800e27a:	2206      	movs	r2, #6
 800e27c:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800e27e:	68fb      	ldr	r3, [r7, #12]
 800e280:	893a      	ldrh	r2, [r7, #8]
 800e282:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800e284:	893b      	ldrh	r3, [r7, #8]
 800e286:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800e28a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800e28e:	d104      	bne.n	800e29a <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800e290:	68fb      	ldr	r3, [r7, #12]
 800e292:	f240 4209 	movw	r2, #1033	; 0x409
 800e296:	829a      	strh	r2, [r3, #20]
 800e298:	e002      	b.n	800e2a0 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800e29a:	68fb      	ldr	r3, [r7, #12]
 800e29c:	2200      	movs	r2, #0
 800e29e:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800e2a0:	68fb      	ldr	r3, [r7, #12]
 800e2a2:	8b3a      	ldrh	r2, [r7, #24]
 800e2a4:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800e2a6:	8b3b      	ldrh	r3, [r7, #24]
 800e2a8:	461a      	mov	r2, r3
 800e2aa:	6879      	ldr	r1, [r7, #4]
 800e2ac:	68f8      	ldr	r0, [r7, #12]
 800e2ae:	f000 fa50 	bl	800e752 <USBH_CtlReq>
 800e2b2:	4603      	mov	r3, r0
}
 800e2b4:	4618      	mov	r0, r3
 800e2b6:	3710      	adds	r7, #16
 800e2b8:	46bd      	mov	sp, r7
 800e2ba:	bd80      	pop	{r7, pc}

0800e2bc <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800e2bc:	b580      	push	{r7, lr}
 800e2be:	b082      	sub	sp, #8
 800e2c0:	af00      	add	r7, sp, #0
 800e2c2:	6078      	str	r0, [r7, #4]
 800e2c4:	460b      	mov	r3, r1
 800e2c6:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800e2c8:	687b      	ldr	r3, [r7, #4]
 800e2ca:	789b      	ldrb	r3, [r3, #2]
 800e2cc:	2b01      	cmp	r3, #1
 800e2ce:	d10f      	bne.n	800e2f0 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800e2d0:	687b      	ldr	r3, [r7, #4]
 800e2d2:	2200      	movs	r2, #0
 800e2d4:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800e2d6:	687b      	ldr	r3, [r7, #4]
 800e2d8:	2205      	movs	r2, #5
 800e2da:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800e2dc:	78fb      	ldrb	r3, [r7, #3]
 800e2de:	b29a      	uxth	r2, r3
 800e2e0:	687b      	ldr	r3, [r7, #4]
 800e2e2:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800e2e4:	687b      	ldr	r3, [r7, #4]
 800e2e6:	2200      	movs	r2, #0
 800e2e8:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800e2ea:	687b      	ldr	r3, [r7, #4]
 800e2ec:	2200      	movs	r2, #0
 800e2ee:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800e2f0:	2200      	movs	r2, #0
 800e2f2:	2100      	movs	r1, #0
 800e2f4:	6878      	ldr	r0, [r7, #4]
 800e2f6:	f000 fa2c 	bl	800e752 <USBH_CtlReq>
 800e2fa:	4603      	mov	r3, r0
}
 800e2fc:	4618      	mov	r0, r3
 800e2fe:	3708      	adds	r7, #8
 800e300:	46bd      	mov	sp, r7
 800e302:	bd80      	pop	{r7, pc}

0800e304 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800e304:	b580      	push	{r7, lr}
 800e306:	b082      	sub	sp, #8
 800e308:	af00      	add	r7, sp, #0
 800e30a:	6078      	str	r0, [r7, #4]
 800e30c:	460b      	mov	r3, r1
 800e30e:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800e310:	687b      	ldr	r3, [r7, #4]
 800e312:	789b      	ldrb	r3, [r3, #2]
 800e314:	2b01      	cmp	r3, #1
 800e316:	d10e      	bne.n	800e336 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800e318:	687b      	ldr	r3, [r7, #4]
 800e31a:	2200      	movs	r2, #0
 800e31c:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800e31e:	687b      	ldr	r3, [r7, #4]
 800e320:	2209      	movs	r2, #9
 800e322:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800e324:	687b      	ldr	r3, [r7, #4]
 800e326:	887a      	ldrh	r2, [r7, #2]
 800e328:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800e32a:	687b      	ldr	r3, [r7, #4]
 800e32c:	2200      	movs	r2, #0
 800e32e:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800e330:	687b      	ldr	r3, [r7, #4]
 800e332:	2200      	movs	r2, #0
 800e334:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800e336:	2200      	movs	r2, #0
 800e338:	2100      	movs	r1, #0
 800e33a:	6878      	ldr	r0, [r7, #4]
 800e33c:	f000 fa09 	bl	800e752 <USBH_CtlReq>
 800e340:	4603      	mov	r3, r0
}
 800e342:	4618      	mov	r0, r3
 800e344:	3708      	adds	r7, #8
 800e346:	46bd      	mov	sp, r7
 800e348:	bd80      	pop	{r7, pc}

0800e34a <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
*/
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800e34a:	b580      	push	{r7, lr}
 800e34c:	b082      	sub	sp, #8
 800e34e:	af00      	add	r7, sp, #0
 800e350:	6078      	str	r0, [r7, #4]
 800e352:	460b      	mov	r3, r1
 800e354:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800e356:	687b      	ldr	r3, [r7, #4]
 800e358:	789b      	ldrb	r3, [r3, #2]
 800e35a:	2b01      	cmp	r3, #1
 800e35c:	d10f      	bne.n	800e37e <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800e35e:	687b      	ldr	r3, [r7, #4]
 800e360:	2200      	movs	r2, #0
 800e362:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800e364:	687b      	ldr	r3, [r7, #4]
 800e366:	2203      	movs	r2, #3
 800e368:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800e36a:	78fb      	ldrb	r3, [r7, #3]
 800e36c:	b29a      	uxth	r2, r3
 800e36e:	687b      	ldr	r3, [r7, #4]
 800e370:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800e372:	687b      	ldr	r3, [r7, #4]
 800e374:	2200      	movs	r2, #0
 800e376:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800e378:	687b      	ldr	r3, [r7, #4]
 800e37a:	2200      	movs	r2, #0
 800e37c:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, 0U, 0U);
 800e37e:	2200      	movs	r2, #0
 800e380:	2100      	movs	r1, #0
 800e382:	6878      	ldr	r0, [r7, #4]
 800e384:	f000 f9e5 	bl	800e752 <USBH_CtlReq>
 800e388:	4603      	mov	r3, r0
}
 800e38a:	4618      	mov	r0, r3
 800e38c:	3708      	adds	r7, #8
 800e38e:	46bd      	mov	sp, r7
 800e390:	bd80      	pop	{r7, pc}

0800e392 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800e392:	b580      	push	{r7, lr}
 800e394:	b082      	sub	sp, #8
 800e396:	af00      	add	r7, sp, #0
 800e398:	6078      	str	r0, [r7, #4]
 800e39a:	460b      	mov	r3, r1
 800e39c:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800e39e:	687b      	ldr	r3, [r7, #4]
 800e3a0:	789b      	ldrb	r3, [r3, #2]
 800e3a2:	2b01      	cmp	r3, #1
 800e3a4:	d10f      	bne.n	800e3c6 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800e3a6:	687b      	ldr	r3, [r7, #4]
 800e3a8:	2202      	movs	r2, #2
 800e3aa:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800e3ac:	687b      	ldr	r3, [r7, #4]
 800e3ae:	2201      	movs	r2, #1
 800e3b0:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800e3b2:	687b      	ldr	r3, [r7, #4]
 800e3b4:	2200      	movs	r2, #0
 800e3b6:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800e3b8:	78fb      	ldrb	r3, [r7, #3]
 800e3ba:	b29a      	uxth	r2, r3
 800e3bc:	687b      	ldr	r3, [r7, #4]
 800e3be:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800e3c0:	687b      	ldr	r3, [r7, #4]
 800e3c2:	2200      	movs	r2, #0
 800e3c4:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, 0U, 0U);
 800e3c6:	2200      	movs	r2, #0
 800e3c8:	2100      	movs	r1, #0
 800e3ca:	6878      	ldr	r0, [r7, #4]
 800e3cc:	f000 f9c1 	bl	800e752 <USBH_CtlReq>
 800e3d0:	4603      	mov	r3, r0
}
 800e3d2:	4618      	mov	r0, r3
 800e3d4:	3708      	adds	r7, #8
 800e3d6:	46bd      	mov	sp, r7
 800e3d8:	bd80      	pop	{r7, pc}

0800e3da <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 800e3da:	b480      	push	{r7}
 800e3dc:	b085      	sub	sp, #20
 800e3de:	af00      	add	r7, sp, #0
 800e3e0:	60f8      	str	r0, [r7, #12]
 800e3e2:	60b9      	str	r1, [r7, #8]
 800e3e4:	4613      	mov	r3, r2
 800e3e6:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 800e3e8:	68bb      	ldr	r3, [r7, #8]
 800e3ea:	781a      	ldrb	r2, [r3, #0]
 800e3ec:	68fb      	ldr	r3, [r7, #12]
 800e3ee:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 800e3f0:	68bb      	ldr	r3, [r7, #8]
 800e3f2:	785a      	ldrb	r2, [r3, #1]
 800e3f4:	68fb      	ldr	r3, [r7, #12]
 800e3f6:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 800e3f8:	68bb      	ldr	r3, [r7, #8]
 800e3fa:	3302      	adds	r3, #2
 800e3fc:	781b      	ldrb	r3, [r3, #0]
 800e3fe:	b29a      	uxth	r2, r3
 800e400:	68bb      	ldr	r3, [r7, #8]
 800e402:	3303      	adds	r3, #3
 800e404:	781b      	ldrb	r3, [r3, #0]
 800e406:	b29b      	uxth	r3, r3
 800e408:	021b      	lsls	r3, r3, #8
 800e40a:	b29b      	uxth	r3, r3
 800e40c:	4313      	orrs	r3, r2
 800e40e:	b29a      	uxth	r2, r3
 800e410:	68fb      	ldr	r3, [r7, #12]
 800e412:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 800e414:	68bb      	ldr	r3, [r7, #8]
 800e416:	791a      	ldrb	r2, [r3, #4]
 800e418:	68fb      	ldr	r3, [r7, #12]
 800e41a:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 800e41c:	68bb      	ldr	r3, [r7, #8]
 800e41e:	795a      	ldrb	r2, [r3, #5]
 800e420:	68fb      	ldr	r3, [r7, #12]
 800e422:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 800e424:	68bb      	ldr	r3, [r7, #8]
 800e426:	799a      	ldrb	r2, [r3, #6]
 800e428:	68fb      	ldr	r3, [r7, #12]
 800e42a:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 800e42c:	68bb      	ldr	r3, [r7, #8]
 800e42e:	79da      	ldrb	r2, [r3, #7]
 800e430:	68fb      	ldr	r3, [r7, #12]
 800e432:	71da      	strb	r2, [r3, #7]

  if (length > 8U)
 800e434:	88fb      	ldrh	r3, [r7, #6]
 800e436:	2b08      	cmp	r3, #8
 800e438:	d939      	bls.n	800e4ae <USBH_ParseDevDesc+0xd4>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 800e43a:	68bb      	ldr	r3, [r7, #8]
 800e43c:	3308      	adds	r3, #8
 800e43e:	781b      	ldrb	r3, [r3, #0]
 800e440:	b29a      	uxth	r2, r3
 800e442:	68bb      	ldr	r3, [r7, #8]
 800e444:	3309      	adds	r3, #9
 800e446:	781b      	ldrb	r3, [r3, #0]
 800e448:	b29b      	uxth	r3, r3
 800e44a:	021b      	lsls	r3, r3, #8
 800e44c:	b29b      	uxth	r3, r3
 800e44e:	4313      	orrs	r3, r2
 800e450:	b29a      	uxth	r2, r3
 800e452:	68fb      	ldr	r3, [r7, #12]
 800e454:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 800e456:	68bb      	ldr	r3, [r7, #8]
 800e458:	330a      	adds	r3, #10
 800e45a:	781b      	ldrb	r3, [r3, #0]
 800e45c:	b29a      	uxth	r2, r3
 800e45e:	68bb      	ldr	r3, [r7, #8]
 800e460:	330b      	adds	r3, #11
 800e462:	781b      	ldrb	r3, [r3, #0]
 800e464:	b29b      	uxth	r3, r3
 800e466:	021b      	lsls	r3, r3, #8
 800e468:	b29b      	uxth	r3, r3
 800e46a:	4313      	orrs	r3, r2
 800e46c:	b29a      	uxth	r2, r3
 800e46e:	68fb      	ldr	r3, [r7, #12]
 800e470:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 800e472:	68bb      	ldr	r3, [r7, #8]
 800e474:	330c      	adds	r3, #12
 800e476:	781b      	ldrb	r3, [r3, #0]
 800e478:	b29a      	uxth	r2, r3
 800e47a:	68bb      	ldr	r3, [r7, #8]
 800e47c:	330d      	adds	r3, #13
 800e47e:	781b      	ldrb	r3, [r3, #0]
 800e480:	b29b      	uxth	r3, r3
 800e482:	021b      	lsls	r3, r3, #8
 800e484:	b29b      	uxth	r3, r3
 800e486:	4313      	orrs	r3, r2
 800e488:	b29a      	uxth	r2, r3
 800e48a:	68fb      	ldr	r3, [r7, #12]
 800e48c:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 800e48e:	68bb      	ldr	r3, [r7, #8]
 800e490:	7b9a      	ldrb	r2, [r3, #14]
 800e492:	68fb      	ldr	r3, [r7, #12]
 800e494:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 800e496:	68bb      	ldr	r3, [r7, #8]
 800e498:	7bda      	ldrb	r2, [r3, #15]
 800e49a:	68fb      	ldr	r3, [r7, #12]
 800e49c:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 800e49e:	68bb      	ldr	r3, [r7, #8]
 800e4a0:	7c1a      	ldrb	r2, [r3, #16]
 800e4a2:	68fb      	ldr	r3, [r7, #12]
 800e4a4:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 800e4a6:	68bb      	ldr	r3, [r7, #8]
 800e4a8:	7c5a      	ldrb	r2, [r3, #17]
 800e4aa:	68fb      	ldr	r3, [r7, #12]
 800e4ac:	745a      	strb	r2, [r3, #17]
  }
}
 800e4ae:	bf00      	nop
 800e4b0:	3714      	adds	r7, #20
 800e4b2:	46bd      	mov	sp, r7
 800e4b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4b8:	4770      	bx	lr

0800e4ba <USBH_ParseCfgDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseCfgDesc(USBH_CfgDescTypeDef *cfg_desc, uint8_t *buf,
                              uint16_t length)
{
 800e4ba:	b580      	push	{r7, lr}
 800e4bc:	b08a      	sub	sp, #40	; 0x28
 800e4be:	af00      	add	r7, sp, #0
 800e4c0:	60f8      	str	r0, [r7, #12]
 800e4c2:	60b9      	str	r1, [r7, #8]
 800e4c4:	4613      	mov	r3, r2
 800e4c6:	80fb      	strh	r3, [r7, #6]
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 800e4c8:	68bb      	ldr	r3, [r7, #8]
 800e4ca:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800e4cc:	2300      	movs	r3, #0
 800e4ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  uint8_t                      ep_ix = 0U;
 800e4d2:	2300      	movs	r3, #0
 800e4d4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 800e4d8:	68bb      	ldr	r3, [r7, #8]
 800e4da:	627b      	str	r3, [r7, #36]	; 0x24

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 800e4dc:	68bb      	ldr	r3, [r7, #8]
 800e4de:	781a      	ldrb	r2, [r3, #0]
 800e4e0:	68fb      	ldr	r3, [r7, #12]
 800e4e2:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 800e4e4:	68bb      	ldr	r3, [r7, #8]
 800e4e6:	785a      	ldrb	r2, [r3, #1]
 800e4e8:	68fb      	ldr	r3, [r7, #12]
 800e4ea:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = LE16(buf + 2);
 800e4ec:	68bb      	ldr	r3, [r7, #8]
 800e4ee:	3302      	adds	r3, #2
 800e4f0:	781b      	ldrb	r3, [r3, #0]
 800e4f2:	b29a      	uxth	r2, r3
 800e4f4:	68bb      	ldr	r3, [r7, #8]
 800e4f6:	3303      	adds	r3, #3
 800e4f8:	781b      	ldrb	r3, [r3, #0]
 800e4fa:	b29b      	uxth	r3, r3
 800e4fc:	021b      	lsls	r3, r3, #8
 800e4fe:	b29b      	uxth	r3, r3
 800e500:	4313      	orrs	r3, r2
 800e502:	b29a      	uxth	r2, r3
 800e504:	68fb      	ldr	r3, [r7, #12]
 800e506:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 800e508:	68bb      	ldr	r3, [r7, #8]
 800e50a:	791a      	ldrb	r2, [r3, #4]
 800e50c:	68fb      	ldr	r3, [r7, #12]
 800e50e:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 800e510:	68bb      	ldr	r3, [r7, #8]
 800e512:	795a      	ldrb	r2, [r3, #5]
 800e514:	68fb      	ldr	r3, [r7, #12]
 800e516:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 800e518:	68bb      	ldr	r3, [r7, #8]
 800e51a:	799a      	ldrb	r2, [r3, #6]
 800e51c:	68fb      	ldr	r3, [r7, #12]
 800e51e:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 800e520:	68bb      	ldr	r3, [r7, #8]
 800e522:	79da      	ldrb	r2, [r3, #7]
 800e524:	68fb      	ldr	r3, [r7, #12]
 800e526:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 800e528:	68bb      	ldr	r3, [r7, #8]
 800e52a:	7a1a      	ldrb	r2, [r3, #8]
 800e52c:	68fb      	ldr	r3, [r7, #12]
 800e52e:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800e530:	88fb      	ldrh	r3, [r7, #6]
 800e532:	2b09      	cmp	r3, #9
 800e534:	d95f      	bls.n	800e5f6 <USBH_ParseCfgDesc+0x13c>
  {
    ptr = USB_LEN_CFG_DESC;
 800e536:	2309      	movs	r3, #9
 800e538:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)0;
 800e53a:	2300      	movs	r3, #0
 800e53c:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800e53e:	e051      	b.n	800e5e4 <USBH_ParseCfgDesc+0x12a>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800e540:	f107 0316 	add.w	r3, r7, #22
 800e544:	4619      	mov	r1, r3
 800e546:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800e548:	f000 f8e8 	bl	800e71c <USBH_GetNextDesc>
 800e54c:	6278      	str	r0, [r7, #36]	; 0x24
      if (pdesc->bDescriptorType   == USB_DESC_TYPE_INTERFACE)
 800e54e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e550:	785b      	ldrb	r3, [r3, #1]
 800e552:	2b04      	cmp	r3, #4
 800e554:	d146      	bne.n	800e5e4 <USBH_ParseCfgDesc+0x12a>
      {
        pif = &cfg_desc->Itf_Desc[if_ix];
 800e556:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e55a:	221a      	movs	r2, #26
 800e55c:	fb02 f303 	mul.w	r3, r2, r3
 800e560:	3308      	adds	r3, #8
 800e562:	68fa      	ldr	r2, [r7, #12]
 800e564:	4413      	add	r3, r2
 800e566:	3302      	adds	r3, #2
 800e568:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800e56a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800e56c:	69f8      	ldr	r0, [r7, #28]
 800e56e:	f000 f846 	bl	800e5fe <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800e572:	2300      	movs	r3, #0
 800e574:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        pep = (USBH_EpDescTypeDef *)0;
 800e578:	2300      	movs	r3, #0
 800e57a:	61bb      	str	r3, [r7, #24]
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800e57c:	e022      	b.n	800e5c4 <USBH_ParseCfgDesc+0x10a>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800e57e:	f107 0316 	add.w	r3, r7, #22
 800e582:	4619      	mov	r1, r3
 800e584:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800e586:	f000 f8c9 	bl	800e71c <USBH_GetNextDesc>
 800e58a:	6278      	str	r0, [r7, #36]	; 0x24
          if (pdesc->bDescriptorType   == USB_DESC_TYPE_ENDPOINT)
 800e58c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e58e:	785b      	ldrb	r3, [r3, #1]
 800e590:	2b05      	cmp	r3, #5
 800e592:	d117      	bne.n	800e5c4 <USBH_ParseCfgDesc+0x10a>
          {
            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800e594:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e598:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800e59c:	3201      	adds	r2, #1
 800e59e:	00d2      	lsls	r2, r2, #3
 800e5a0:	211a      	movs	r1, #26
 800e5a2:	fb01 f303 	mul.w	r3, r1, r3
 800e5a6:	4413      	add	r3, r2
 800e5a8:	3308      	adds	r3, #8
 800e5aa:	68fa      	ldr	r2, [r7, #12]
 800e5ac:	4413      	add	r3, r2
 800e5ae:	3304      	adds	r3, #4
 800e5b0:	61bb      	str	r3, [r7, #24]
            USBH_ParseEPDesc(pep, (uint8_t *)(void *)pdesc);
 800e5b2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800e5b4:	69b8      	ldr	r0, [r7, #24]
 800e5b6:	f000 f851 	bl	800e65c <USBH_ParseEPDesc>
            ep_ix++;
 800e5ba:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800e5be:	3301      	adds	r3, #1
 800e5c0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800e5c4:	69fb      	ldr	r3, [r7, #28]
 800e5c6:	791b      	ldrb	r3, [r3, #4]
 800e5c8:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 800e5cc:	429a      	cmp	r2, r3
 800e5ce:	d204      	bcs.n	800e5da <USBH_ParseCfgDesc+0x120>
 800e5d0:	68fb      	ldr	r3, [r7, #12]
 800e5d2:	885a      	ldrh	r2, [r3, #2]
 800e5d4:	8afb      	ldrh	r3, [r7, #22]
 800e5d6:	429a      	cmp	r2, r3
 800e5d8:	d8d1      	bhi.n	800e57e <USBH_ParseCfgDesc+0xc4>
          }
        }
        if_ix++;
 800e5da:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e5de:	3301      	adds	r3, #1
 800e5e0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800e5e4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800e5e8:	2b09      	cmp	r3, #9
 800e5ea:	d804      	bhi.n	800e5f6 <USBH_ParseCfgDesc+0x13c>
 800e5ec:	68fb      	ldr	r3, [r7, #12]
 800e5ee:	885a      	ldrh	r2, [r3, #2]
 800e5f0:	8afb      	ldrh	r3, [r7, #22]
 800e5f2:	429a      	cmp	r2, r3
 800e5f4:	d8a4      	bhi.n	800e540 <USBH_ParseCfgDesc+0x86>
      }
    }
  }
}
 800e5f6:	bf00      	nop
 800e5f8:	3728      	adds	r7, #40	; 0x28
 800e5fa:	46bd      	mov	sp, r7
 800e5fc:	bd80      	pop	{r7, pc}

0800e5fe <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 800e5fe:	b480      	push	{r7}
 800e600:	b083      	sub	sp, #12
 800e602:	af00      	add	r7, sp, #0
 800e604:	6078      	str	r0, [r7, #4]
 800e606:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 800e608:	683b      	ldr	r3, [r7, #0]
 800e60a:	781a      	ldrb	r2, [r3, #0]
 800e60c:	687b      	ldr	r3, [r7, #4]
 800e60e:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 800e610:	683b      	ldr	r3, [r7, #0]
 800e612:	785a      	ldrb	r2, [r3, #1]
 800e614:	687b      	ldr	r3, [r7, #4]
 800e616:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 800e618:	683b      	ldr	r3, [r7, #0]
 800e61a:	789a      	ldrb	r2, [r3, #2]
 800e61c:	687b      	ldr	r3, [r7, #4]
 800e61e:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 800e620:	683b      	ldr	r3, [r7, #0]
 800e622:	78da      	ldrb	r2, [r3, #3]
 800e624:	687b      	ldr	r3, [r7, #4]
 800e626:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 800e628:	683b      	ldr	r3, [r7, #0]
 800e62a:	791a      	ldrb	r2, [r3, #4]
 800e62c:	687b      	ldr	r3, [r7, #4]
 800e62e:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 800e630:	683b      	ldr	r3, [r7, #0]
 800e632:	795a      	ldrb	r2, [r3, #5]
 800e634:	687b      	ldr	r3, [r7, #4]
 800e636:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 800e638:	683b      	ldr	r3, [r7, #0]
 800e63a:	799a      	ldrb	r2, [r3, #6]
 800e63c:	687b      	ldr	r3, [r7, #4]
 800e63e:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 800e640:	683b      	ldr	r3, [r7, #0]
 800e642:	79da      	ldrb	r2, [r3, #7]
 800e644:	687b      	ldr	r3, [r7, #4]
 800e646:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 800e648:	683b      	ldr	r3, [r7, #0]
 800e64a:	7a1a      	ldrb	r2, [r3, #8]
 800e64c:	687b      	ldr	r3, [r7, #4]
 800e64e:	721a      	strb	r2, [r3, #8]
}
 800e650:	bf00      	nop
 800e652:	370c      	adds	r7, #12
 800e654:	46bd      	mov	sp, r7
 800e656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e65a:	4770      	bx	lr

0800e65c <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval None
  */
static void  USBH_ParseEPDesc(USBH_EpDescTypeDef  *ep_descriptor,
                              uint8_t *buf)
{
 800e65c:	b480      	push	{r7}
 800e65e:	b083      	sub	sp, #12
 800e660:	af00      	add	r7, sp, #0
 800e662:	6078      	str	r0, [r7, #4]
 800e664:	6039      	str	r1, [r7, #0]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 800e666:	683b      	ldr	r3, [r7, #0]
 800e668:	781a      	ldrb	r2, [r3, #0]
 800e66a:	687b      	ldr	r3, [r7, #4]
 800e66c:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 800e66e:	683b      	ldr	r3, [r7, #0]
 800e670:	785a      	ldrb	r2, [r3, #1]
 800e672:	687b      	ldr	r3, [r7, #4]
 800e674:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 800e676:	683b      	ldr	r3, [r7, #0]
 800e678:	789a      	ldrb	r2, [r3, #2]
 800e67a:	687b      	ldr	r3, [r7, #4]
 800e67c:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 800e67e:	683b      	ldr	r3, [r7, #0]
 800e680:	78da      	ldrb	r2, [r3, #3]
 800e682:	687b      	ldr	r3, [r7, #4]
 800e684:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 800e686:	683b      	ldr	r3, [r7, #0]
 800e688:	3304      	adds	r3, #4
 800e68a:	781b      	ldrb	r3, [r3, #0]
 800e68c:	b29a      	uxth	r2, r3
 800e68e:	683b      	ldr	r3, [r7, #0]
 800e690:	3305      	adds	r3, #5
 800e692:	781b      	ldrb	r3, [r3, #0]
 800e694:	b29b      	uxth	r3, r3
 800e696:	021b      	lsls	r3, r3, #8
 800e698:	b29b      	uxth	r3, r3
 800e69a:	4313      	orrs	r3, r2
 800e69c:	b29a      	uxth	r2, r3
 800e69e:	687b      	ldr	r3, [r7, #4]
 800e6a0:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 800e6a2:	683b      	ldr	r3, [r7, #0]
 800e6a4:	799a      	ldrb	r2, [r3, #6]
 800e6a6:	687b      	ldr	r3, [r7, #4]
 800e6a8:	719a      	strb	r2, [r3, #6]
}
 800e6aa:	bf00      	nop
 800e6ac:	370c      	adds	r7, #12
 800e6ae:	46bd      	mov	sp, r7
 800e6b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6b4:	4770      	bx	lr

0800e6b6 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800e6b6:	b480      	push	{r7}
 800e6b8:	b087      	sub	sp, #28
 800e6ba:	af00      	add	r7, sp, #0
 800e6bc:	60f8      	str	r0, [r7, #12]
 800e6be:	60b9      	str	r1, [r7, #8]
 800e6c0:	4613      	mov	r3, r2
 800e6c2:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800e6c4:	68fb      	ldr	r3, [r7, #12]
 800e6c6:	3301      	adds	r3, #1
 800e6c8:	781b      	ldrb	r3, [r3, #0]
 800e6ca:	2b03      	cmp	r3, #3
 800e6cc:	d120      	bne.n	800e710 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800e6ce:	68fb      	ldr	r3, [r7, #12]
 800e6d0:	781b      	ldrb	r3, [r3, #0]
 800e6d2:	1e9a      	subs	r2, r3, #2
 800e6d4:	88fb      	ldrh	r3, [r7, #6]
 800e6d6:	4293      	cmp	r3, r2
 800e6d8:	bf28      	it	cs
 800e6da:	4613      	movcs	r3, r2
 800e6dc:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800e6de:	68fb      	ldr	r3, [r7, #12]
 800e6e0:	3302      	adds	r3, #2
 800e6e2:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800e6e4:	2300      	movs	r3, #0
 800e6e6:	82fb      	strh	r3, [r7, #22]
 800e6e8:	e00b      	b.n	800e702 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800e6ea:	8afb      	ldrh	r3, [r7, #22]
 800e6ec:	68fa      	ldr	r2, [r7, #12]
 800e6ee:	4413      	add	r3, r2
 800e6f0:	781a      	ldrb	r2, [r3, #0]
 800e6f2:	68bb      	ldr	r3, [r7, #8]
 800e6f4:	701a      	strb	r2, [r3, #0]
      pdest++;
 800e6f6:	68bb      	ldr	r3, [r7, #8]
 800e6f8:	3301      	adds	r3, #1
 800e6fa:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800e6fc:	8afb      	ldrh	r3, [r7, #22]
 800e6fe:	3302      	adds	r3, #2
 800e700:	82fb      	strh	r3, [r7, #22]
 800e702:	8afa      	ldrh	r2, [r7, #22]
 800e704:	8abb      	ldrh	r3, [r7, #20]
 800e706:	429a      	cmp	r2, r3
 800e708:	d3ef      	bcc.n	800e6ea <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800e70a:	68bb      	ldr	r3, [r7, #8]
 800e70c:	2200      	movs	r2, #0
 800e70e:	701a      	strb	r2, [r3, #0]
  }
}
 800e710:	bf00      	nop
 800e712:	371c      	adds	r7, #28
 800e714:	46bd      	mov	sp, r7
 800e716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e71a:	4770      	bx	lr

0800e71c <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 800e71c:	b480      	push	{r7}
 800e71e:	b085      	sub	sp, #20
 800e720:	af00      	add	r7, sp, #0
 800e722:	6078      	str	r0, [r7, #4]
 800e724:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800e726:	683b      	ldr	r3, [r7, #0]
 800e728:	881a      	ldrh	r2, [r3, #0]
 800e72a:	687b      	ldr	r3, [r7, #4]
 800e72c:	781b      	ldrb	r3, [r3, #0]
 800e72e:	b29b      	uxth	r3, r3
 800e730:	4413      	add	r3, r2
 800e732:	b29a      	uxth	r2, r3
 800e734:	683b      	ldr	r3, [r7, #0]
 800e736:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800e738:	687b      	ldr	r3, [r7, #4]
 800e73a:	781b      	ldrb	r3, [r3, #0]
 800e73c:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800e73e:	687b      	ldr	r3, [r7, #4]
 800e740:	4413      	add	r3, r2
 800e742:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800e744:	68fb      	ldr	r3, [r7, #12]
}
 800e746:	4618      	mov	r0, r3
 800e748:	3714      	adds	r7, #20
 800e74a:	46bd      	mov	sp, r7
 800e74c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e750:	4770      	bx	lr

0800e752 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800e752:	b580      	push	{r7, lr}
 800e754:	b086      	sub	sp, #24
 800e756:	af00      	add	r7, sp, #0
 800e758:	60f8      	str	r0, [r7, #12]
 800e75a:	60b9      	str	r1, [r7, #8]
 800e75c:	4613      	mov	r3, r2
 800e75e:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800e760:	2301      	movs	r3, #1
 800e762:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800e764:	68fb      	ldr	r3, [r7, #12]
 800e766:	789b      	ldrb	r3, [r3, #2]
 800e768:	2b01      	cmp	r3, #1
 800e76a:	d002      	beq.n	800e772 <USBH_CtlReq+0x20>
 800e76c:	2b02      	cmp	r3, #2
 800e76e:	d00f      	beq.n	800e790 <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 800e770:	e027      	b.n	800e7c2 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800e772:	68fb      	ldr	r3, [r7, #12]
 800e774:	68ba      	ldr	r2, [r7, #8]
 800e776:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800e778:	68fb      	ldr	r3, [r7, #12]
 800e77a:	88fa      	ldrh	r2, [r7, #6]
 800e77c:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800e77e:	68fb      	ldr	r3, [r7, #12]
 800e780:	2201      	movs	r2, #1
 800e782:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800e784:	68fb      	ldr	r3, [r7, #12]
 800e786:	2202      	movs	r2, #2
 800e788:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800e78a:	2301      	movs	r3, #1
 800e78c:	75fb      	strb	r3, [r7, #23]
      break;
 800e78e:	e018      	b.n	800e7c2 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800e790:	68f8      	ldr	r0, [r7, #12]
 800e792:	f000 f81b 	bl	800e7cc <USBH_HandleControl>
 800e796:	4603      	mov	r3, r0
 800e798:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800e79a:	7dfb      	ldrb	r3, [r7, #23]
 800e79c:	2b00      	cmp	r3, #0
 800e79e:	d002      	beq.n	800e7a6 <USBH_CtlReq+0x54>
 800e7a0:	7dfb      	ldrb	r3, [r7, #23]
 800e7a2:	2b03      	cmp	r3, #3
 800e7a4:	d106      	bne.n	800e7b4 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800e7a6:	68fb      	ldr	r3, [r7, #12]
 800e7a8:	2201      	movs	r2, #1
 800e7aa:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800e7ac:	68fb      	ldr	r3, [r7, #12]
 800e7ae:	2200      	movs	r2, #0
 800e7b0:	761a      	strb	r2, [r3, #24]
      break;
 800e7b2:	e005      	b.n	800e7c0 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800e7b4:	7dfb      	ldrb	r3, [r7, #23]
 800e7b6:	2b02      	cmp	r3, #2
 800e7b8:	d102      	bne.n	800e7c0 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800e7ba:	68fb      	ldr	r3, [r7, #12]
 800e7bc:	2201      	movs	r2, #1
 800e7be:	709a      	strb	r2, [r3, #2]
      break;
 800e7c0:	bf00      	nop
  }
  return status;
 800e7c2:	7dfb      	ldrb	r3, [r7, #23]
}
 800e7c4:	4618      	mov	r0, r3
 800e7c6:	3718      	adds	r7, #24
 800e7c8:	46bd      	mov	sp, r7
 800e7ca:	bd80      	pop	{r7, pc}

0800e7cc <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800e7cc:	b580      	push	{r7, lr}
 800e7ce:	b086      	sub	sp, #24
 800e7d0:	af02      	add	r7, sp, #8
 800e7d2:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800e7d4:	2301      	movs	r3, #1
 800e7d6:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800e7d8:	2300      	movs	r3, #0
 800e7da:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800e7dc:	687b      	ldr	r3, [r7, #4]
 800e7de:	7e1b      	ldrb	r3, [r3, #24]
 800e7e0:	3b01      	subs	r3, #1
 800e7e2:	2b0a      	cmp	r3, #10
 800e7e4:	f200 8156 	bhi.w	800ea94 <USBH_HandleControl+0x2c8>
 800e7e8:	a201      	add	r2, pc, #4	; (adr r2, 800e7f0 <USBH_HandleControl+0x24>)
 800e7ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e7ee:	bf00      	nop
 800e7f0:	0800e81d 	.word	0x0800e81d
 800e7f4:	0800e837 	.word	0x0800e837
 800e7f8:	0800e8a1 	.word	0x0800e8a1
 800e7fc:	0800e8c7 	.word	0x0800e8c7
 800e800:	0800e8ff 	.word	0x0800e8ff
 800e804:	0800e929 	.word	0x0800e929
 800e808:	0800e97b 	.word	0x0800e97b
 800e80c:	0800e99d 	.word	0x0800e99d
 800e810:	0800e9d9 	.word	0x0800e9d9
 800e814:	0800e9ff 	.word	0x0800e9ff
 800e818:	0800ea3d 	.word	0x0800ea3d
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800e81c:	687b      	ldr	r3, [r7, #4]
 800e81e:	f103 0110 	add.w	r1, r3, #16
 800e822:	687b      	ldr	r3, [r7, #4]
 800e824:	795b      	ldrb	r3, [r3, #5]
 800e826:	461a      	mov	r2, r3
 800e828:	6878      	ldr	r0, [r7, #4]
 800e82a:	f000 f943 	bl	800eab4 <USBH_CtlSendSetup>
                        phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800e82e:	687b      	ldr	r3, [r7, #4]
 800e830:	2202      	movs	r2, #2
 800e832:	761a      	strb	r2, [r3, #24]
      break;
 800e834:	e139      	b.n	800eaaa <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800e836:	687b      	ldr	r3, [r7, #4]
 800e838:	795b      	ldrb	r3, [r3, #5]
 800e83a:	4619      	mov	r1, r3
 800e83c:	6878      	ldr	r0, [r7, #4]
 800e83e:	f000 fcd9 	bl	800f1f4 <USBH_LL_GetURBState>
 800e842:	4603      	mov	r3, r0
 800e844:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800e846:	7bbb      	ldrb	r3, [r7, #14]
 800e848:	2b01      	cmp	r3, #1
 800e84a:	d11e      	bne.n	800e88a <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800e84c:	687b      	ldr	r3, [r7, #4]
 800e84e:	7c1b      	ldrb	r3, [r3, #16]
 800e850:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800e854:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800e856:	687b      	ldr	r3, [r7, #4]
 800e858:	8adb      	ldrh	r3, [r3, #22]
 800e85a:	2b00      	cmp	r3, #0
 800e85c:	d00a      	beq.n	800e874 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800e85e:	7b7b      	ldrb	r3, [r7, #13]
 800e860:	2b80      	cmp	r3, #128	; 0x80
 800e862:	d103      	bne.n	800e86c <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800e864:	687b      	ldr	r3, [r7, #4]
 800e866:	2203      	movs	r2, #3
 800e868:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800e86a:	e115      	b.n	800ea98 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 800e86c:	687b      	ldr	r3, [r7, #4]
 800e86e:	2205      	movs	r2, #5
 800e870:	761a      	strb	r2, [r3, #24]
      break;
 800e872:	e111      	b.n	800ea98 <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 800e874:	7b7b      	ldrb	r3, [r7, #13]
 800e876:	2b80      	cmp	r3, #128	; 0x80
 800e878:	d103      	bne.n	800e882 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800e87a:	687b      	ldr	r3, [r7, #4]
 800e87c:	2209      	movs	r2, #9
 800e87e:	761a      	strb	r2, [r3, #24]
      break;
 800e880:	e10a      	b.n	800ea98 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 800e882:	687b      	ldr	r3, [r7, #4]
 800e884:	2207      	movs	r2, #7
 800e886:	761a      	strb	r2, [r3, #24]
      break;
 800e888:	e106      	b.n	800ea98 <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800e88a:	7bbb      	ldrb	r3, [r7, #14]
 800e88c:	2b04      	cmp	r3, #4
 800e88e:	d003      	beq.n	800e898 <USBH_HandleControl+0xcc>
 800e890:	7bbb      	ldrb	r3, [r7, #14]
 800e892:	2b02      	cmp	r3, #2
 800e894:	f040 8100 	bne.w	800ea98 <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 800e898:	687b      	ldr	r3, [r7, #4]
 800e89a:	220b      	movs	r2, #11
 800e89c:	761a      	strb	r2, [r3, #24]
      break;
 800e89e:	e0fb      	b.n	800ea98 <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800e8a0:	687b      	ldr	r3, [r7, #4]
 800e8a2:	f8d3 3494 	ldr.w	r3, [r3, #1172]	; 0x494
 800e8a6:	b29a      	uxth	r2, r3
 800e8a8:	687b      	ldr	r3, [r7, #4]
 800e8aa:	81da      	strh	r2, [r3, #14]
      USBH_CtlReceiveData(phost, phost->Control.buff, phost->Control.length,
 800e8ac:	687b      	ldr	r3, [r7, #4]
 800e8ae:	6899      	ldr	r1, [r3, #8]
 800e8b0:	687b      	ldr	r3, [r7, #4]
 800e8b2:	899a      	ldrh	r2, [r3, #12]
 800e8b4:	687b      	ldr	r3, [r7, #4]
 800e8b6:	791b      	ldrb	r3, [r3, #4]
 800e8b8:	6878      	ldr	r0, [r7, #4]
 800e8ba:	f000 f93a 	bl	800eb32 <USBH_CtlReceiveData>
                          phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800e8be:	687b      	ldr	r3, [r7, #4]
 800e8c0:	2204      	movs	r2, #4
 800e8c2:	761a      	strb	r2, [r3, #24]
      break;
 800e8c4:	e0f1      	b.n	800eaaa <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800e8c6:	687b      	ldr	r3, [r7, #4]
 800e8c8:	791b      	ldrb	r3, [r3, #4]
 800e8ca:	4619      	mov	r1, r3
 800e8cc:	6878      	ldr	r0, [r7, #4]
 800e8ce:	f000 fc91 	bl	800f1f4 <USBH_LL_GetURBState>
 800e8d2:	4603      	mov	r3, r0
 800e8d4:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800e8d6:	7bbb      	ldrb	r3, [r7, #14]
 800e8d8:	2b01      	cmp	r3, #1
 800e8da:	d102      	bne.n	800e8e2 <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800e8dc:	687b      	ldr	r3, [r7, #4]
 800e8de:	2209      	movs	r2, #9
 800e8e0:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 800e8e2:	7bbb      	ldrb	r3, [r7, #14]
 800e8e4:	2b05      	cmp	r3, #5
 800e8e6:	d102      	bne.n	800e8ee <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 800e8e8:	2303      	movs	r3, #3
 800e8ea:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800e8ec:	e0d6      	b.n	800ea9c <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 800e8ee:	7bbb      	ldrb	r3, [r7, #14]
 800e8f0:	2b04      	cmp	r3, #4
 800e8f2:	f040 80d3 	bne.w	800ea9c <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 800e8f6:	687b      	ldr	r3, [r7, #4]
 800e8f8:	220b      	movs	r2, #11
 800e8fa:	761a      	strb	r2, [r3, #24]
      break;
 800e8fc:	e0ce      	b.n	800ea9c <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800e8fe:	687b      	ldr	r3, [r7, #4]
 800e900:	6899      	ldr	r1, [r3, #8]
 800e902:	687b      	ldr	r3, [r7, #4]
 800e904:	899a      	ldrh	r2, [r3, #12]
 800e906:	687b      	ldr	r3, [r7, #4]
 800e908:	795b      	ldrb	r3, [r3, #5]
 800e90a:	2001      	movs	r0, #1
 800e90c:	9000      	str	r0, [sp, #0]
 800e90e:	6878      	ldr	r0, [r7, #4]
 800e910:	f000 f8ea 	bl	800eae8 <USBH_CtlSendData>
                       phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800e914:	687b      	ldr	r3, [r7, #4]
 800e916:	f8d3 3494 	ldr.w	r3, [r3, #1172]	; 0x494
 800e91a:	b29a      	uxth	r2, r3
 800e91c:	687b      	ldr	r3, [r7, #4]
 800e91e:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800e920:	687b      	ldr	r3, [r7, #4]
 800e922:	2206      	movs	r2, #6
 800e924:	761a      	strb	r2, [r3, #24]
      break;
 800e926:	e0c0      	b.n	800eaaa <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800e928:	687b      	ldr	r3, [r7, #4]
 800e92a:	795b      	ldrb	r3, [r3, #5]
 800e92c:	4619      	mov	r1, r3
 800e92e:	6878      	ldr	r0, [r7, #4]
 800e930:	f000 fc60 	bl	800f1f4 <USBH_LL_GetURBState>
 800e934:	4603      	mov	r3, r0
 800e936:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800e938:	7bbb      	ldrb	r3, [r7, #14]
 800e93a:	2b01      	cmp	r3, #1
 800e93c:	d103      	bne.n	800e946 <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800e93e:	687b      	ldr	r3, [r7, #4]
 800e940:	2207      	movs	r2, #7
 800e942:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800e944:	e0ac      	b.n	800eaa0 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 800e946:	7bbb      	ldrb	r3, [r7, #14]
 800e948:	2b05      	cmp	r3, #5
 800e94a:	d105      	bne.n	800e958 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 800e94c:	687b      	ldr	r3, [r7, #4]
 800e94e:	220c      	movs	r2, #12
 800e950:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800e952:	2303      	movs	r3, #3
 800e954:	73fb      	strb	r3, [r7, #15]
      break;
 800e956:	e0a3      	b.n	800eaa0 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 800e958:	7bbb      	ldrb	r3, [r7, #14]
 800e95a:	2b02      	cmp	r3, #2
 800e95c:	d103      	bne.n	800e966 <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 800e95e:	687b      	ldr	r3, [r7, #4]
 800e960:	2205      	movs	r2, #5
 800e962:	761a      	strb	r2, [r3, #24]
      break;
 800e964:	e09c      	b.n	800eaa0 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 800e966:	7bbb      	ldrb	r3, [r7, #14]
 800e968:	2b04      	cmp	r3, #4
 800e96a:	f040 8099 	bne.w	800eaa0 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 800e96e:	687b      	ldr	r3, [r7, #4]
 800e970:	220b      	movs	r2, #11
 800e972:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800e974:	2302      	movs	r3, #2
 800e976:	73fb      	strb	r3, [r7, #15]
      break;
 800e978:	e092      	b.n	800eaa0 <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      USBH_CtlReceiveData(phost, 0U, 0U, phost->Control.pipe_in);
 800e97a:	687b      	ldr	r3, [r7, #4]
 800e97c:	791b      	ldrb	r3, [r3, #4]
 800e97e:	2200      	movs	r2, #0
 800e980:	2100      	movs	r1, #0
 800e982:	6878      	ldr	r0, [r7, #4]
 800e984:	f000 f8d5 	bl	800eb32 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800e988:	687b      	ldr	r3, [r7, #4]
 800e98a:	f8d3 3494 	ldr.w	r3, [r3, #1172]	; 0x494
 800e98e:	b29a      	uxth	r2, r3
 800e990:	687b      	ldr	r3, [r7, #4]
 800e992:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800e994:	687b      	ldr	r3, [r7, #4]
 800e996:	2208      	movs	r2, #8
 800e998:	761a      	strb	r2, [r3, #24]

      break;
 800e99a:	e086      	b.n	800eaaa <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800e99c:	687b      	ldr	r3, [r7, #4]
 800e99e:	791b      	ldrb	r3, [r3, #4]
 800e9a0:	4619      	mov	r1, r3
 800e9a2:	6878      	ldr	r0, [r7, #4]
 800e9a4:	f000 fc26 	bl	800f1f4 <USBH_LL_GetURBState>
 800e9a8:	4603      	mov	r3, r0
 800e9aa:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800e9ac:	7bbb      	ldrb	r3, [r7, #14]
 800e9ae:	2b01      	cmp	r3, #1
 800e9b0:	d105      	bne.n	800e9be <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800e9b2:	687b      	ldr	r3, [r7, #4]
 800e9b4:	220d      	movs	r2, #13
 800e9b6:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800e9b8:	2300      	movs	r3, #0
 800e9ba:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800e9bc:	e072      	b.n	800eaa4 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 800e9be:	7bbb      	ldrb	r3, [r7, #14]
 800e9c0:	2b04      	cmp	r3, #4
 800e9c2:	d103      	bne.n	800e9cc <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 800e9c4:	687b      	ldr	r3, [r7, #4]
 800e9c6:	220b      	movs	r2, #11
 800e9c8:	761a      	strb	r2, [r3, #24]
      break;
 800e9ca:	e06b      	b.n	800eaa4 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 800e9cc:	7bbb      	ldrb	r3, [r7, #14]
 800e9ce:	2b05      	cmp	r3, #5
 800e9d0:	d168      	bne.n	800eaa4 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 800e9d2:	2303      	movs	r3, #3
 800e9d4:	73fb      	strb	r3, [r7, #15]
      break;
 800e9d6:	e065      	b.n	800eaa4 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      USBH_CtlSendData(phost, 0U, 0U, phost->Control.pipe_out, 1U);
 800e9d8:	687b      	ldr	r3, [r7, #4]
 800e9da:	795b      	ldrb	r3, [r3, #5]
 800e9dc:	2201      	movs	r2, #1
 800e9de:	9200      	str	r2, [sp, #0]
 800e9e0:	2200      	movs	r2, #0
 800e9e2:	2100      	movs	r1, #0
 800e9e4:	6878      	ldr	r0, [r7, #4]
 800e9e6:	f000 f87f 	bl	800eae8 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800e9ea:	687b      	ldr	r3, [r7, #4]
 800e9ec:	f8d3 3494 	ldr.w	r3, [r3, #1172]	; 0x494
 800e9f0:	b29a      	uxth	r2, r3
 800e9f2:	687b      	ldr	r3, [r7, #4]
 800e9f4:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800e9f6:	687b      	ldr	r3, [r7, #4]
 800e9f8:	220a      	movs	r2, #10
 800e9fa:	761a      	strb	r2, [r3, #24]
      break;
 800e9fc:	e055      	b.n	800eaaa <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800e9fe:	687b      	ldr	r3, [r7, #4]
 800ea00:	795b      	ldrb	r3, [r3, #5]
 800ea02:	4619      	mov	r1, r3
 800ea04:	6878      	ldr	r0, [r7, #4]
 800ea06:	f000 fbf5 	bl	800f1f4 <USBH_LL_GetURBState>
 800ea0a:	4603      	mov	r3, r0
 800ea0c:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800ea0e:	7bbb      	ldrb	r3, [r7, #14]
 800ea10:	2b01      	cmp	r3, #1
 800ea12:	d105      	bne.n	800ea20 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 800ea14:	2300      	movs	r3, #0
 800ea16:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800ea18:	687b      	ldr	r3, [r7, #4]
 800ea1a:	220d      	movs	r2, #13
 800ea1c:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, NULL);
#endif
#endif
        }
      }
      break;
 800ea1e:	e043      	b.n	800eaa8 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 800ea20:	7bbb      	ldrb	r3, [r7, #14]
 800ea22:	2b02      	cmp	r3, #2
 800ea24:	d103      	bne.n	800ea2e <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 800ea26:	687b      	ldr	r3, [r7, #4]
 800ea28:	2209      	movs	r2, #9
 800ea2a:	761a      	strb	r2, [r3, #24]
      break;
 800ea2c:	e03c      	b.n	800eaa8 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 800ea2e:	7bbb      	ldrb	r3, [r7, #14]
 800ea30:	2b04      	cmp	r3, #4
 800ea32:	d139      	bne.n	800eaa8 <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 800ea34:	687b      	ldr	r3, [r7, #4]
 800ea36:	220b      	movs	r2, #11
 800ea38:	761a      	strb	r2, [r3, #24]
      break;
 800ea3a:	e035      	b.n	800eaa8 <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800ea3c:	687b      	ldr	r3, [r7, #4]
 800ea3e:	7e5b      	ldrb	r3, [r3, #25]
 800ea40:	3301      	adds	r3, #1
 800ea42:	b2da      	uxtb	r2, r3
 800ea44:	687b      	ldr	r3, [r7, #4]
 800ea46:	765a      	strb	r2, [r3, #25]
 800ea48:	687b      	ldr	r3, [r7, #4]
 800ea4a:	7e5b      	ldrb	r3, [r3, #25]
 800ea4c:	2b02      	cmp	r3, #2
 800ea4e:	d806      	bhi.n	800ea5e <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800ea50:	687b      	ldr	r3, [r7, #4]
 800ea52:	2201      	movs	r2, #1
 800ea54:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800ea56:	687b      	ldr	r3, [r7, #4]
 800ea58:	2201      	movs	r2, #1
 800ea5a:	709a      	strb	r2, [r3, #2]
        USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800ea5c:	e025      	b.n	800eaaa <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800ea5e:	687b      	ldr	r3, [r7, #4]
 800ea60:	f8d3 34a4 	ldr.w	r3, [r3, #1188]	; 0x4a4
 800ea64:	2106      	movs	r1, #6
 800ea66:	6878      	ldr	r0, [r7, #4]
 800ea68:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800ea6a:	687b      	ldr	r3, [r7, #4]
 800ea6c:	2200      	movs	r2, #0
 800ea6e:	765a      	strb	r2, [r3, #25]
        USBH_FreePipe(phost, phost->Control.pipe_out);
 800ea70:	687b      	ldr	r3, [r7, #4]
 800ea72:	795b      	ldrb	r3, [r3, #5]
 800ea74:	4619      	mov	r1, r3
 800ea76:	6878      	ldr	r0, [r7, #4]
 800ea78:	f000 f90d 	bl	800ec96 <USBH_FreePipe>
        USBH_FreePipe(phost, phost->Control.pipe_in);
 800ea7c:	687b      	ldr	r3, [r7, #4]
 800ea7e:	791b      	ldrb	r3, [r3, #4]
 800ea80:	4619      	mov	r1, r3
 800ea82:	6878      	ldr	r0, [r7, #4]
 800ea84:	f000 f907 	bl	800ec96 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800ea88:	687b      	ldr	r3, [r7, #4]
 800ea8a:	2200      	movs	r2, #0
 800ea8c:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800ea8e:	2302      	movs	r3, #2
 800ea90:	73fb      	strb	r3, [r7, #15]
      break;
 800ea92:	e00a      	b.n	800eaaa <USBH_HandleControl+0x2de>

    default:
      break;
 800ea94:	bf00      	nop
 800ea96:	e008      	b.n	800eaaa <USBH_HandleControl+0x2de>
      break;
 800ea98:	bf00      	nop
 800ea9a:	e006      	b.n	800eaaa <USBH_HandleControl+0x2de>
      break;
 800ea9c:	bf00      	nop
 800ea9e:	e004      	b.n	800eaaa <USBH_HandleControl+0x2de>
      break;
 800eaa0:	bf00      	nop
 800eaa2:	e002      	b.n	800eaaa <USBH_HandleControl+0x2de>
      break;
 800eaa4:	bf00      	nop
 800eaa6:	e000      	b.n	800eaaa <USBH_HandleControl+0x2de>
      break;
 800eaa8:	bf00      	nop
  }

  return status;
 800eaaa:	7bfb      	ldrb	r3, [r7, #15]
}
 800eaac:	4618      	mov	r0, r3
 800eaae:	3710      	adds	r7, #16
 800eab0:	46bd      	mov	sp, r7
 800eab2:	bd80      	pop	{r7, pc}

0800eab4 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800eab4:	b580      	push	{r7, lr}
 800eab6:	b088      	sub	sp, #32
 800eab8:	af04      	add	r7, sp, #16
 800eaba:	60f8      	str	r0, [r7, #12]
 800eabc:	60b9      	str	r1, [r7, #8]
 800eabe:	4613      	mov	r3, r2
 800eac0:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800eac2:	79f9      	ldrb	r1, [r7, #7]
 800eac4:	2300      	movs	r3, #0
 800eac6:	9303      	str	r3, [sp, #12]
 800eac8:	2308      	movs	r3, #8
 800eaca:	9302      	str	r3, [sp, #8]
 800eacc:	68bb      	ldr	r3, [r7, #8]
 800eace:	9301      	str	r3, [sp, #4]
 800ead0:	2300      	movs	r3, #0
 800ead2:	9300      	str	r3, [sp, #0]
 800ead4:	2300      	movs	r3, #0
 800ead6:	2200      	movs	r2, #0
 800ead8:	68f8      	ldr	r0, [r7, #12]
 800eada:	f000 fb5a 	bl	800f192 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800eade:	2300      	movs	r3, #0
}
 800eae0:	4618      	mov	r0, r3
 800eae2:	3710      	adds	r7, #16
 800eae4:	46bd      	mov	sp, r7
 800eae6:	bd80      	pop	{r7, pc}

0800eae8 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800eae8:	b580      	push	{r7, lr}
 800eaea:	b088      	sub	sp, #32
 800eaec:	af04      	add	r7, sp, #16
 800eaee:	60f8      	str	r0, [r7, #12]
 800eaf0:	60b9      	str	r1, [r7, #8]
 800eaf2:	4611      	mov	r1, r2
 800eaf4:	461a      	mov	r2, r3
 800eaf6:	460b      	mov	r3, r1
 800eaf8:	80fb      	strh	r3, [r7, #6]
 800eafa:	4613      	mov	r3, r2
 800eafc:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800eafe:	68fb      	ldr	r3, [r7, #12]
 800eb00:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800eb04:	2b00      	cmp	r3, #0
 800eb06:	d001      	beq.n	800eb0c <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800eb08:	2300      	movs	r3, #0
 800eb0a:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800eb0c:	7979      	ldrb	r1, [r7, #5]
 800eb0e:	7e3b      	ldrb	r3, [r7, #24]
 800eb10:	9303      	str	r3, [sp, #12]
 800eb12:	88fb      	ldrh	r3, [r7, #6]
 800eb14:	9302      	str	r3, [sp, #8]
 800eb16:	68bb      	ldr	r3, [r7, #8]
 800eb18:	9301      	str	r3, [sp, #4]
 800eb1a:	2301      	movs	r3, #1
 800eb1c:	9300      	str	r3, [sp, #0]
 800eb1e:	2300      	movs	r3, #0
 800eb20:	2200      	movs	r2, #0
 800eb22:	68f8      	ldr	r0, [r7, #12]
 800eb24:	f000 fb35 	bl	800f192 <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800eb28:	2300      	movs	r3, #0
}
 800eb2a:	4618      	mov	r0, r3
 800eb2c:	3710      	adds	r7, #16
 800eb2e:	46bd      	mov	sp, r7
 800eb30:	bd80      	pop	{r7, pc}

0800eb32 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800eb32:	b580      	push	{r7, lr}
 800eb34:	b088      	sub	sp, #32
 800eb36:	af04      	add	r7, sp, #16
 800eb38:	60f8      	str	r0, [r7, #12]
 800eb3a:	60b9      	str	r1, [r7, #8]
 800eb3c:	4611      	mov	r1, r2
 800eb3e:	461a      	mov	r2, r3
 800eb40:	460b      	mov	r3, r1
 800eb42:	80fb      	strh	r3, [r7, #6]
 800eb44:	4613      	mov	r3, r2
 800eb46:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800eb48:	7979      	ldrb	r1, [r7, #5]
 800eb4a:	2300      	movs	r3, #0
 800eb4c:	9303      	str	r3, [sp, #12]
 800eb4e:	88fb      	ldrh	r3, [r7, #6]
 800eb50:	9302      	str	r3, [sp, #8]
 800eb52:	68bb      	ldr	r3, [r7, #8]
 800eb54:	9301      	str	r3, [sp, #4]
 800eb56:	2301      	movs	r3, #1
 800eb58:	9300      	str	r3, [sp, #0]
 800eb5a:	2300      	movs	r3, #0
 800eb5c:	2201      	movs	r2, #1
 800eb5e:	68f8      	ldr	r0, [r7, #12]
 800eb60:	f000 fb17 	bl	800f192 <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800eb64:	2300      	movs	r3, #0

}
 800eb66:	4618      	mov	r0, r3
 800eb68:	3710      	adds	r7, #16
 800eb6a:	46bd      	mov	sp, r7
 800eb6c:	bd80      	pop	{r7, pc}

0800eb6e <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800eb6e:	b580      	push	{r7, lr}
 800eb70:	b088      	sub	sp, #32
 800eb72:	af04      	add	r7, sp, #16
 800eb74:	60f8      	str	r0, [r7, #12]
 800eb76:	60b9      	str	r1, [r7, #8]
 800eb78:	4611      	mov	r1, r2
 800eb7a:	461a      	mov	r2, r3
 800eb7c:	460b      	mov	r3, r1
 800eb7e:	80fb      	strh	r3, [r7, #6]
 800eb80:	4613      	mov	r3, r2
 800eb82:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800eb84:	68fb      	ldr	r3, [r7, #12]
 800eb86:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800eb8a:	2b00      	cmp	r3, #0
 800eb8c:	d001      	beq.n	800eb92 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800eb8e:	2300      	movs	r3, #0
 800eb90:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800eb92:	7979      	ldrb	r1, [r7, #5]
 800eb94:	7e3b      	ldrb	r3, [r7, #24]
 800eb96:	9303      	str	r3, [sp, #12]
 800eb98:	88fb      	ldrh	r3, [r7, #6]
 800eb9a:	9302      	str	r3, [sp, #8]
 800eb9c:	68bb      	ldr	r3, [r7, #8]
 800eb9e:	9301      	str	r3, [sp, #4]
 800eba0:	2301      	movs	r3, #1
 800eba2:	9300      	str	r3, [sp, #0]
 800eba4:	2302      	movs	r3, #2
 800eba6:	2200      	movs	r2, #0
 800eba8:	68f8      	ldr	r0, [r7, #12]
 800ebaa:	f000 faf2 	bl	800f192 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800ebae:	2300      	movs	r3, #0
}
 800ebb0:	4618      	mov	r0, r3
 800ebb2:	3710      	adds	r7, #16
 800ebb4:	46bd      	mov	sp, r7
 800ebb6:	bd80      	pop	{r7, pc}

0800ebb8 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800ebb8:	b580      	push	{r7, lr}
 800ebba:	b088      	sub	sp, #32
 800ebbc:	af04      	add	r7, sp, #16
 800ebbe:	60f8      	str	r0, [r7, #12]
 800ebc0:	60b9      	str	r1, [r7, #8]
 800ebc2:	4611      	mov	r1, r2
 800ebc4:	461a      	mov	r2, r3
 800ebc6:	460b      	mov	r3, r1
 800ebc8:	80fb      	strh	r3, [r7, #6]
 800ebca:	4613      	mov	r3, r2
 800ebcc:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800ebce:	7979      	ldrb	r1, [r7, #5]
 800ebd0:	2300      	movs	r3, #0
 800ebd2:	9303      	str	r3, [sp, #12]
 800ebd4:	88fb      	ldrh	r3, [r7, #6]
 800ebd6:	9302      	str	r3, [sp, #8]
 800ebd8:	68bb      	ldr	r3, [r7, #8]
 800ebda:	9301      	str	r3, [sp, #4]
 800ebdc:	2301      	movs	r3, #1
 800ebde:	9300      	str	r3, [sp, #0]
 800ebe0:	2302      	movs	r3, #2
 800ebe2:	2201      	movs	r2, #1
 800ebe4:	68f8      	ldr	r0, [r7, #12]
 800ebe6:	f000 fad4 	bl	800f192 <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800ebea:	2300      	movs	r3, #0
}
 800ebec:	4618      	mov	r0, r3
 800ebee:	3710      	adds	r7, #16
 800ebf0:	46bd      	mov	sp, r7
 800ebf2:	bd80      	pop	{r7, pc}

0800ebf4 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800ebf4:	b580      	push	{r7, lr}
 800ebf6:	b086      	sub	sp, #24
 800ebf8:	af04      	add	r7, sp, #16
 800ebfa:	6078      	str	r0, [r7, #4]
 800ebfc:	4608      	mov	r0, r1
 800ebfe:	4611      	mov	r1, r2
 800ec00:	461a      	mov	r2, r3
 800ec02:	4603      	mov	r3, r0
 800ec04:	70fb      	strb	r3, [r7, #3]
 800ec06:	460b      	mov	r3, r1
 800ec08:	70bb      	strb	r3, [r7, #2]
 800ec0a:	4613      	mov	r3, r2
 800ec0c:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800ec0e:	7878      	ldrb	r0, [r7, #1]
 800ec10:	78ba      	ldrb	r2, [r7, #2]
 800ec12:	78f9      	ldrb	r1, [r7, #3]
 800ec14:	8b3b      	ldrh	r3, [r7, #24]
 800ec16:	9302      	str	r3, [sp, #8]
 800ec18:	7d3b      	ldrb	r3, [r7, #20]
 800ec1a:	9301      	str	r3, [sp, #4]
 800ec1c:	7c3b      	ldrb	r3, [r7, #16]
 800ec1e:	9300      	str	r3, [sp, #0]
 800ec20:	4603      	mov	r3, r0
 800ec22:	6878      	ldr	r0, [r7, #4]
 800ec24:	f000 fa67 	bl	800f0f6 <USBH_LL_OpenPipe>

  return USBH_OK;
 800ec28:	2300      	movs	r3, #0
}
 800ec2a:	4618      	mov	r0, r3
 800ec2c:	3708      	adds	r7, #8
 800ec2e:	46bd      	mov	sp, r7
 800ec30:	bd80      	pop	{r7, pc}

0800ec32 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800ec32:	b580      	push	{r7, lr}
 800ec34:	b082      	sub	sp, #8
 800ec36:	af00      	add	r7, sp, #0
 800ec38:	6078      	str	r0, [r7, #4]
 800ec3a:	460b      	mov	r3, r1
 800ec3c:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800ec3e:	78fb      	ldrb	r3, [r7, #3]
 800ec40:	4619      	mov	r1, r3
 800ec42:	6878      	ldr	r0, [r7, #4]
 800ec44:	f000 fa86 	bl	800f154 <USBH_LL_ClosePipe>

  return USBH_OK;
 800ec48:	2300      	movs	r3, #0
}
 800ec4a:	4618      	mov	r0, r3
 800ec4c:	3708      	adds	r7, #8
 800ec4e:	46bd      	mov	sp, r7
 800ec50:	bd80      	pop	{r7, pc}

0800ec52 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800ec52:	b580      	push	{r7, lr}
 800ec54:	b084      	sub	sp, #16
 800ec56:	af00      	add	r7, sp, #0
 800ec58:	6078      	str	r0, [r7, #4]
 800ec5a:	460b      	mov	r3, r1
 800ec5c:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800ec5e:	6878      	ldr	r0, [r7, #4]
 800ec60:	f000 f839 	bl	800ecd6 <USBH_GetFreePipe>
 800ec64:	4603      	mov	r3, r0
 800ec66:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800ec68:	89fb      	ldrh	r3, [r7, #14]
 800ec6a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800ec6e:	4293      	cmp	r3, r2
 800ec70:	d00b      	beq.n	800ec8a <USBH_AllocPipe+0x38>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800ec72:	78fa      	ldrb	r2, [r7, #3]
 800ec74:	89fb      	ldrh	r3, [r7, #14]
 800ec76:	f003 030f 	and.w	r3, r3, #15
 800ec7a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800ec7e:	6879      	ldr	r1, [r7, #4]
 800ec80:	f503 738a 	add.w	r3, r3, #276	; 0x114
 800ec84:	009b      	lsls	r3, r3, #2
 800ec86:	440b      	add	r3, r1
 800ec88:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800ec8a:	89fb      	ldrh	r3, [r7, #14]
 800ec8c:	b2db      	uxtb	r3, r3
}
 800ec8e:	4618      	mov	r0, r3
 800ec90:	3710      	adds	r7, #16
 800ec92:	46bd      	mov	sp, r7
 800ec94:	bd80      	pop	{r7, pc}

0800ec96 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800ec96:	b480      	push	{r7}
 800ec98:	b083      	sub	sp, #12
 800ec9a:	af00      	add	r7, sp, #0
 800ec9c:	6078      	str	r0, [r7, #4]
 800ec9e:	460b      	mov	r3, r1
 800eca0:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800eca2:	78fb      	ldrb	r3, [r7, #3]
 800eca4:	2b0f      	cmp	r3, #15
 800eca6:	d80f      	bhi.n	800ecc8 <USBH_FreePipe+0x32>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800eca8:	78fb      	ldrb	r3, [r7, #3]
 800ecaa:	687a      	ldr	r2, [r7, #4]
 800ecac:	f503 738a 	add.w	r3, r3, #276	; 0x114
 800ecb0:	009b      	lsls	r3, r3, #2
 800ecb2:	4413      	add	r3, r2
 800ecb4:	685a      	ldr	r2, [r3, #4]
 800ecb6:	78fb      	ldrb	r3, [r7, #3]
 800ecb8:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800ecbc:	6879      	ldr	r1, [r7, #4]
 800ecbe:	f503 738a 	add.w	r3, r3, #276	; 0x114
 800ecc2:	009b      	lsls	r3, r3, #2
 800ecc4:	440b      	add	r3, r1
 800ecc6:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800ecc8:	2300      	movs	r3, #0
}
 800ecca:	4618      	mov	r0, r3
 800eccc:	370c      	adds	r7, #12
 800ecce:	46bd      	mov	sp, r7
 800ecd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecd4:	4770      	bx	lr

0800ecd6 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800ecd6:	b480      	push	{r7}
 800ecd8:	b085      	sub	sp, #20
 800ecda:	af00      	add	r7, sp, #0
 800ecdc:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800ecde:	2300      	movs	r3, #0
 800ece0:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 800ece2:	2300      	movs	r3, #0
 800ece4:	73fb      	strb	r3, [r7, #15]
 800ece6:	e010      	b.n	800ed0a <USBH_GetFreePipe+0x34>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800ece8:	7bfb      	ldrb	r3, [r7, #15]
 800ecea:	687a      	ldr	r2, [r7, #4]
 800ecec:	f503 738a 	add.w	r3, r3, #276	; 0x114
 800ecf0:	009b      	lsls	r3, r3, #2
 800ecf2:	4413      	add	r3, r2
 800ecf4:	685b      	ldr	r3, [r3, #4]
 800ecf6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800ecfa:	2b00      	cmp	r3, #0
 800ecfc:	d102      	bne.n	800ed04 <USBH_GetFreePipe+0x2e>
    {
      return (uint16_t)idx;
 800ecfe:	7bfb      	ldrb	r3, [r7, #15]
 800ed00:	b29b      	uxth	r3, r3
 800ed02:	e007      	b.n	800ed14 <USBH_GetFreePipe+0x3e>
  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 800ed04:	7bfb      	ldrb	r3, [r7, #15]
 800ed06:	3301      	adds	r3, #1
 800ed08:	73fb      	strb	r3, [r7, #15]
 800ed0a:	7bfb      	ldrb	r3, [r7, #15]
 800ed0c:	2b0f      	cmp	r3, #15
 800ed0e:	d9eb      	bls.n	800ece8 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800ed10:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 800ed14:	4618      	mov	r0, r3
 800ed16:	3714      	adds	r7, #20
 800ed18:	46bd      	mov	sp, r7
 800ed1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed1e:	4770      	bx	lr

0800ed20 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800ed20:	b580      	push	{r7, lr}
 800ed22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */
	  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800ed24:	2201      	movs	r2, #1
 800ed26:	490e      	ldr	r1, [pc, #56]	; (800ed60 <MX_USB_HOST_Init+0x40>)
 800ed28:	480e      	ldr	r0, [pc, #56]	; (800ed64 <MX_USB_HOST_Init+0x44>)
 800ed2a:	f7fe fc98 	bl	800d65e <USBH_Init>
 800ed2e:	4603      	mov	r3, r0
 800ed30:	2b00      	cmp	r3, #0
 800ed32:	d001      	beq.n	800ed38 <MX_USB_HOST_Init+0x18>
	  {
	    Error_Handler();
 800ed34:	f7f2 fd28 	bl	8001788 <Error_Handler>
	  }
	  if (USBH_RegisterClass(&hUsbHostFS, USBH_MIDI_CLASS) != USBH_OK)
 800ed38:	490b      	ldr	r1, [pc, #44]	; (800ed68 <MX_USB_HOST_Init+0x48>)
 800ed3a:	480a      	ldr	r0, [pc, #40]	; (800ed64 <MX_USB_HOST_Init+0x44>)
 800ed3c:	f7fe fd1e 	bl	800d77c <USBH_RegisterClass>
 800ed40:	4603      	mov	r3, r0
 800ed42:	2b00      	cmp	r3, #0
 800ed44:	d001      	beq.n	800ed4a <MX_USB_HOST_Init+0x2a>
	  {
	    Error_Handler();
 800ed46:	f7f2 fd1f 	bl	8001788 <Error_Handler>
	  }
	  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800ed4a:	4806      	ldr	r0, [pc, #24]	; (800ed64 <MX_USB_HOST_Init+0x44>)
 800ed4c:	f7fe fda3 	bl	800d896 <USBH_Start>
 800ed50:	4603      	mov	r3, r0
 800ed52:	2b00      	cmp	r3, #0
 800ed54:	d001      	beq.n	800ed5a <MX_USB_HOST_Init+0x3a>
	  {
	    Error_Handler();
 800ed56:	f7f2 fd17 	bl	8001788 <Error_Handler>
	  }
	  return;
 800ed5a:	bf00      	nop
    Error_Handler();
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800ed5c:	bd80      	pop	{r7, pc}
 800ed5e:	bf00      	nop
 800ed60:	0800ed81 	.word	0x0800ed81
 800ed64:	20007850 	.word	0x20007850
 800ed68:	20000068 	.word	0x20000068

0800ed6c <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800ed6c:	b580      	push	{r7, lr}
 800ed6e:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800ed70:	4802      	ldr	r0, [pc, #8]	; (800ed7c <MX_USB_HOST_Process+0x10>)
 800ed72:	f7fe fda1 	bl	800d8b8 <USBH_Process>
}
 800ed76:	bf00      	nop
 800ed78:	bd80      	pop	{r7, pc}
 800ed7a:	bf00      	nop
 800ed7c:	20007850 	.word	0x20007850

0800ed80 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800ed80:	b480      	push	{r7}
 800ed82:	b083      	sub	sp, #12
 800ed84:	af00      	add	r7, sp, #0
 800ed86:	6078      	str	r0, [r7, #4]
 800ed88:	460b      	mov	r3, r1
 800ed8a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800ed8c:	78fb      	ldrb	r3, [r7, #3]
 800ed8e:	3b01      	subs	r3, #1
 800ed90:	2b04      	cmp	r3, #4
 800ed92:	d819      	bhi.n	800edc8 <USBH_UserProcess+0x48>
 800ed94:	a201      	add	r2, pc, #4	; (adr r2, 800ed9c <USBH_UserProcess+0x1c>)
 800ed96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ed9a:	bf00      	nop
 800ed9c:	0800edc9 	.word	0x0800edc9
 800eda0:	0800edb9 	.word	0x0800edb9
 800eda4:	0800edc9 	.word	0x0800edc9
 800eda8:	0800edc1 	.word	0x0800edc1
 800edac:	0800edb1 	.word	0x0800edb1
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800edb0:	4b09      	ldr	r3, [pc, #36]	; (800edd8 <USBH_UserProcess+0x58>)
 800edb2:	2203      	movs	r2, #3
 800edb4:	701a      	strb	r2, [r3, #0]
  break;
 800edb6:	e008      	b.n	800edca <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800edb8:	4b07      	ldr	r3, [pc, #28]	; (800edd8 <USBH_UserProcess+0x58>)
 800edba:	2202      	movs	r2, #2
 800edbc:	701a      	strb	r2, [r3, #0]
  break;
 800edbe:	e004      	b.n	800edca <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800edc0:	4b05      	ldr	r3, [pc, #20]	; (800edd8 <USBH_UserProcess+0x58>)
 800edc2:	2201      	movs	r2, #1
 800edc4:	701a      	strb	r2, [r3, #0]
  break;
 800edc6:	e000      	b.n	800edca <USBH_UserProcess+0x4a>

  default:
  break;
 800edc8:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800edca:	bf00      	nop
 800edcc:	370c      	adds	r7, #12
 800edce:	46bd      	mov	sp, r7
 800edd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edd4:	4770      	bx	lr
 800edd6:	bf00      	nop
 800edd8:	20005a04 	.word	0x20005a04

0800eddc <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800eddc:	b580      	push	{r7, lr}
 800edde:	b08a      	sub	sp, #40	; 0x28
 800ede0:	af00      	add	r7, sp, #0
 800ede2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ede4:	f107 0314 	add.w	r3, r7, #20
 800ede8:	2200      	movs	r2, #0
 800edea:	601a      	str	r2, [r3, #0]
 800edec:	605a      	str	r2, [r3, #4]
 800edee:	609a      	str	r2, [r3, #8]
 800edf0:	60da      	str	r2, [r3, #12]
 800edf2:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800edf4:	687b      	ldr	r3, [r7, #4]
 800edf6:	681b      	ldr	r3, [r3, #0]
 800edf8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800edfc:	d158      	bne.n	800eeb0 <HAL_HCD_MspInit+0xd4>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800edfe:	2300      	movs	r3, #0
 800ee00:	613b      	str	r3, [r7, #16]
 800ee02:	4b2d      	ldr	r3, [pc, #180]	; (800eeb8 <HAL_HCD_MspInit+0xdc>)
 800ee04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ee06:	4a2c      	ldr	r2, [pc, #176]	; (800eeb8 <HAL_HCD_MspInit+0xdc>)
 800ee08:	f043 0301 	orr.w	r3, r3, #1
 800ee0c:	6313      	str	r3, [r2, #48]	; 0x30
 800ee0e:	4b2a      	ldr	r3, [pc, #168]	; (800eeb8 <HAL_HCD_MspInit+0xdc>)
 800ee10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ee12:	f003 0301 	and.w	r3, r3, #1
 800ee16:	613b      	str	r3, [r7, #16]
 800ee18:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800ee1a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ee1e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800ee20:	2300      	movs	r3, #0
 800ee22:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ee24:	2300      	movs	r3, #0
 800ee26:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ee28:	f107 0314 	add.w	r3, r7, #20
 800ee2c:	4619      	mov	r1, r3
 800ee2e:	4823      	ldr	r0, [pc, #140]	; (800eebc <HAL_HCD_MspInit+0xe0>)
 800ee30:	f7f7 fa6e 	bl	8006310 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800ee34:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ee38:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ee3a:	2302      	movs	r3, #2
 800ee3c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ee3e:	2300      	movs	r3, #0
 800ee40:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ee42:	2303      	movs	r3, #3
 800ee44:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800ee46:	230a      	movs	r3, #10
 800ee48:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ee4a:	f107 0314 	add.w	r3, r7, #20
 800ee4e:	4619      	mov	r1, r3
 800ee50:	481a      	ldr	r0, [pc, #104]	; (800eebc <HAL_HCD_MspInit+0xe0>)
 800ee52:	f7f7 fa5d 	bl	8006310 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800ee56:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800ee5a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ee5c:	2302      	movs	r3, #2
 800ee5e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ee60:	2300      	movs	r3, #0
 800ee62:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800ee64:	2300      	movs	r3, #0
 800ee66:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800ee68:	230a      	movs	r3, #10
 800ee6a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ee6c:	f107 0314 	add.w	r3, r7, #20
 800ee70:	4619      	mov	r1, r3
 800ee72:	4812      	ldr	r0, [pc, #72]	; (800eebc <HAL_HCD_MspInit+0xe0>)
 800ee74:	f7f7 fa4c 	bl	8006310 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800ee78:	4b0f      	ldr	r3, [pc, #60]	; (800eeb8 <HAL_HCD_MspInit+0xdc>)
 800ee7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ee7c:	4a0e      	ldr	r2, [pc, #56]	; (800eeb8 <HAL_HCD_MspInit+0xdc>)
 800ee7e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ee82:	6353      	str	r3, [r2, #52]	; 0x34
 800ee84:	2300      	movs	r3, #0
 800ee86:	60fb      	str	r3, [r7, #12]
 800ee88:	4b0b      	ldr	r3, [pc, #44]	; (800eeb8 <HAL_HCD_MspInit+0xdc>)
 800ee8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ee8c:	4a0a      	ldr	r2, [pc, #40]	; (800eeb8 <HAL_HCD_MspInit+0xdc>)
 800ee8e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800ee92:	6453      	str	r3, [r2, #68]	; 0x44
 800ee94:	4b08      	ldr	r3, [pc, #32]	; (800eeb8 <HAL_HCD_MspInit+0xdc>)
 800ee96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ee98:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800ee9c:	60fb      	str	r3, [r7, #12]
 800ee9e:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800eea0:	2200      	movs	r2, #0
 800eea2:	2100      	movs	r1, #0
 800eea4:	2043      	movs	r0, #67	; 0x43
 800eea6:	f7f6 fdf0 	bl	8005a8a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800eeaa:	2043      	movs	r0, #67	; 0x43
 800eeac:	f7f6 fe09 	bl	8005ac2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800eeb0:	bf00      	nop
 800eeb2:	3728      	adds	r7, #40	; 0x28
 800eeb4:	46bd      	mov	sp, r7
 800eeb6:	bd80      	pop	{r7, pc}
 800eeb8:	40023800 	.word	0x40023800
 800eebc:	40020000 	.word	0x40020000

0800eec0 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800eec0:	b580      	push	{r7, lr}
 800eec2:	b082      	sub	sp, #8
 800eec4:	af00      	add	r7, sp, #0
 800eec6:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800eec8:	687b      	ldr	r3, [r7, #4]
 800eeca:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800eece:	4618      	mov	r0, r3
 800eed0:	f7ff f8c7 	bl	800e062 <USBH_LL_IncTimer>
}
 800eed4:	bf00      	nop
 800eed6:	3708      	adds	r7, #8
 800eed8:	46bd      	mov	sp, r7
 800eeda:	bd80      	pop	{r7, pc}

0800eedc <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800eedc:	b580      	push	{r7, lr}
 800eede:	b082      	sub	sp, #8
 800eee0:	af00      	add	r7, sp, #0
 800eee2:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800eee4:	687b      	ldr	r3, [r7, #4]
 800eee6:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800eeea:	4618      	mov	r0, r3
 800eeec:	f7ff f8ff 	bl	800e0ee <USBH_LL_Connect>
}
 800eef0:	bf00      	nop
 800eef2:	3708      	adds	r7, #8
 800eef4:	46bd      	mov	sp, r7
 800eef6:	bd80      	pop	{r7, pc}

0800eef8 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800eef8:	b580      	push	{r7, lr}
 800eefa:	b082      	sub	sp, #8
 800eefc:	af00      	add	r7, sp, #0
 800eefe:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800ef00:	687b      	ldr	r3, [r7, #4]
 800ef02:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800ef06:	4618      	mov	r0, r3
 800ef08:	f7ff f908 	bl	800e11c <USBH_LL_Disconnect>
}
 800ef0c:	bf00      	nop
 800ef0e:	3708      	adds	r7, #8
 800ef10:	46bd      	mov	sp, r7
 800ef12:	bd80      	pop	{r7, pc}

0800ef14 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800ef14:	b480      	push	{r7}
 800ef16:	b083      	sub	sp, #12
 800ef18:	af00      	add	r7, sp, #0
 800ef1a:	6078      	str	r0, [r7, #4]
 800ef1c:	460b      	mov	r3, r1
 800ef1e:	70fb      	strb	r3, [r7, #3]
 800ef20:	4613      	mov	r3, r2
 800ef22:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800ef24:	bf00      	nop
 800ef26:	370c      	adds	r7, #12
 800ef28:	46bd      	mov	sp, r7
 800ef2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ef2e:	4770      	bx	lr

0800ef30 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800ef30:	b580      	push	{r7, lr}
 800ef32:	b082      	sub	sp, #8
 800ef34:	af00      	add	r7, sp, #0
 800ef36:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800ef38:	687b      	ldr	r3, [r7, #4]
 800ef3a:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800ef3e:	4618      	mov	r0, r3
 800ef40:	f7ff f8b9 	bl	800e0b6 <USBH_LL_PortEnabled>
}
 800ef44:	bf00      	nop
 800ef46:	3708      	adds	r7, #8
 800ef48:	46bd      	mov	sp, r7
 800ef4a:	bd80      	pop	{r7, pc}

0800ef4c <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800ef4c:	b580      	push	{r7, lr}
 800ef4e:	b082      	sub	sp, #8
 800ef50:	af00      	add	r7, sp, #0
 800ef52:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800ef54:	687b      	ldr	r3, [r7, #4]
 800ef56:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800ef5a:	4618      	mov	r0, r3
 800ef5c:	f7ff f8b9 	bl	800e0d2 <USBH_LL_PortDisabled>
}
 800ef60:	bf00      	nop
 800ef62:	3708      	adds	r7, #8
 800ef64:	46bd      	mov	sp, r7
 800ef66:	bd80      	pop	{r7, pc}

0800ef68 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800ef68:	b580      	push	{r7, lr}
 800ef6a:	b082      	sub	sp, #8
 800ef6c:	af00      	add	r7, sp, #0
 800ef6e:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800ef70:	687b      	ldr	r3, [r7, #4]
 800ef72:	f893 349c 	ldrb.w	r3, [r3, #1180]	; 0x49c
 800ef76:	2b01      	cmp	r3, #1
 800ef78:	d12a      	bne.n	800efd0 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800ef7a:	4a18      	ldr	r2, [pc, #96]	; (800efdc <USBH_LL_Init+0x74>)
 800ef7c:	687b      	ldr	r3, [r7, #4]
 800ef7e:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_FS;
 800ef82:	687b      	ldr	r3, [r7, #4]
 800ef84:	4a15      	ldr	r2, [pc, #84]	; (800efdc <USBH_LL_Init+0x74>)
 800ef86:	f8c3 24a0 	str.w	r2, [r3, #1184]	; 0x4a0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800ef8a:	4b14      	ldr	r3, [pc, #80]	; (800efdc <USBH_LL_Init+0x74>)
 800ef8c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800ef90:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800ef92:	4b12      	ldr	r3, [pc, #72]	; (800efdc <USBH_LL_Init+0x74>)
 800ef94:	2208      	movs	r2, #8
 800ef96:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800ef98:	4b10      	ldr	r3, [pc, #64]	; (800efdc <USBH_LL_Init+0x74>)
 800ef9a:	2201      	movs	r2, #1
 800ef9c:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800ef9e:	4b0f      	ldr	r3, [pc, #60]	; (800efdc <USBH_LL_Init+0x74>)
 800efa0:	2200      	movs	r2, #0
 800efa2:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800efa4:	4b0d      	ldr	r3, [pc, #52]	; (800efdc <USBH_LL_Init+0x74>)
 800efa6:	2202      	movs	r2, #2
 800efa8:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800efaa:	4b0c      	ldr	r3, [pc, #48]	; (800efdc <USBH_LL_Init+0x74>)
 800efac:	2200      	movs	r2, #0
 800efae:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800efb0:	480a      	ldr	r0, [pc, #40]	; (800efdc <USBH_LL_Init+0x74>)
 800efb2:	f7f7 fc8f 	bl	80068d4 <HAL_HCD_Init>
 800efb6:	4603      	mov	r3, r0
 800efb8:	2b00      	cmp	r3, #0
 800efba:	d001      	beq.n	800efc0 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800efbc:	f7f2 fbe4 	bl	8001788 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800efc0:	4806      	ldr	r0, [pc, #24]	; (800efdc <USBH_LL_Init+0x74>)
 800efc2:	f7f8 f872 	bl	80070aa <HAL_HCD_GetCurrentFrame>
 800efc6:	4603      	mov	r3, r0
 800efc8:	4619      	mov	r1, r3
 800efca:	6878      	ldr	r0, [r7, #4]
 800efcc:	f7ff f83a 	bl	800e044 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800efd0:	2300      	movs	r3, #0
}
 800efd2:	4618      	mov	r0, r3
 800efd4:	3708      	adds	r7, #8
 800efd6:	46bd      	mov	sp, r7
 800efd8:	bd80      	pop	{r7, pc}
 800efda:	bf00      	nop
 800efdc:	20007cf8 	.word	0x20007cf8

0800efe0 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800efe0:	b580      	push	{r7, lr}
 800efe2:	b084      	sub	sp, #16
 800efe4:	af00      	add	r7, sp, #0
 800efe6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800efe8:	2300      	movs	r3, #0
 800efea:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800efec:	2300      	movs	r3, #0
 800efee:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800eff0:	687b      	ldr	r3, [r7, #4]
 800eff2:	f8d3 34a0 	ldr.w	r3, [r3, #1184]	; 0x4a0
 800eff6:	4618      	mov	r0, r3
 800eff8:	f7f7 ffe1 	bl	8006fbe <HAL_HCD_Start>
 800effc:	4603      	mov	r3, r0
 800effe:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800f000:	7bfb      	ldrb	r3, [r7, #15]
 800f002:	4618      	mov	r0, r3
 800f004:	f000 f95c 	bl	800f2c0 <USBH_Get_USB_Status>
 800f008:	4603      	mov	r3, r0
 800f00a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f00c:	7bbb      	ldrb	r3, [r7, #14]
}
 800f00e:	4618      	mov	r0, r3
 800f010:	3710      	adds	r7, #16
 800f012:	46bd      	mov	sp, r7
 800f014:	bd80      	pop	{r7, pc}

0800f016 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800f016:	b580      	push	{r7, lr}
 800f018:	b084      	sub	sp, #16
 800f01a:	af00      	add	r7, sp, #0
 800f01c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f01e:	2300      	movs	r3, #0
 800f020:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800f022:	2300      	movs	r3, #0
 800f024:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800f026:	687b      	ldr	r3, [r7, #4]
 800f028:	f8d3 34a0 	ldr.w	r3, [r3, #1184]	; 0x4a0
 800f02c:	4618      	mov	r0, r3
 800f02e:	f7f7 ffe9 	bl	8007004 <HAL_HCD_Stop>
 800f032:	4603      	mov	r3, r0
 800f034:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800f036:	7bfb      	ldrb	r3, [r7, #15]
 800f038:	4618      	mov	r0, r3
 800f03a:	f000 f941 	bl	800f2c0 <USBH_Get_USB_Status>
 800f03e:	4603      	mov	r3, r0
 800f040:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f042:	7bbb      	ldrb	r3, [r7, #14]
}
 800f044:	4618      	mov	r0, r3
 800f046:	3710      	adds	r7, #16
 800f048:	46bd      	mov	sp, r7
 800f04a:	bd80      	pop	{r7, pc}

0800f04c <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800f04c:	b580      	push	{r7, lr}
 800f04e:	b084      	sub	sp, #16
 800f050:	af00      	add	r7, sp, #0
 800f052:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800f054:	2301      	movs	r3, #1
 800f056:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800f058:	687b      	ldr	r3, [r7, #4]
 800f05a:	f8d3 34a0 	ldr.w	r3, [r3, #1184]	; 0x4a0
 800f05e:	4618      	mov	r0, r3
 800f060:	f7f8 f831 	bl	80070c6 <HAL_HCD_GetCurrentSpeed>
 800f064:	4603      	mov	r3, r0
 800f066:	2b02      	cmp	r3, #2
 800f068:	d00c      	beq.n	800f084 <USBH_LL_GetSpeed+0x38>
 800f06a:	2b02      	cmp	r3, #2
 800f06c:	d80d      	bhi.n	800f08a <USBH_LL_GetSpeed+0x3e>
 800f06e:	2b00      	cmp	r3, #0
 800f070:	d002      	beq.n	800f078 <USBH_LL_GetSpeed+0x2c>
 800f072:	2b01      	cmp	r3, #1
 800f074:	d003      	beq.n	800f07e <USBH_LL_GetSpeed+0x32>
 800f076:	e008      	b.n	800f08a <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800f078:	2300      	movs	r3, #0
 800f07a:	73fb      	strb	r3, [r7, #15]
    break;
 800f07c:	e008      	b.n	800f090 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800f07e:	2301      	movs	r3, #1
 800f080:	73fb      	strb	r3, [r7, #15]
    break;
 800f082:	e005      	b.n	800f090 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800f084:	2302      	movs	r3, #2
 800f086:	73fb      	strb	r3, [r7, #15]
    break;
 800f088:	e002      	b.n	800f090 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800f08a:	2301      	movs	r3, #1
 800f08c:	73fb      	strb	r3, [r7, #15]
    break;
 800f08e:	bf00      	nop
  }
  return  speed;
 800f090:	7bfb      	ldrb	r3, [r7, #15]
}
 800f092:	4618      	mov	r0, r3
 800f094:	3710      	adds	r7, #16
 800f096:	46bd      	mov	sp, r7
 800f098:	bd80      	pop	{r7, pc}

0800f09a <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800f09a:	b580      	push	{r7, lr}
 800f09c:	b084      	sub	sp, #16
 800f09e:	af00      	add	r7, sp, #0
 800f0a0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f0a2:	2300      	movs	r3, #0
 800f0a4:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800f0a6:	2300      	movs	r3, #0
 800f0a8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800f0aa:	687b      	ldr	r3, [r7, #4]
 800f0ac:	f8d3 34a0 	ldr.w	r3, [r3, #1184]	; 0x4a0
 800f0b0:	4618      	mov	r0, r3
 800f0b2:	f7f7 ffc4 	bl	800703e <HAL_HCD_ResetPort>
 800f0b6:	4603      	mov	r3, r0
 800f0b8:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800f0ba:	7bfb      	ldrb	r3, [r7, #15]
 800f0bc:	4618      	mov	r0, r3
 800f0be:	f000 f8ff 	bl	800f2c0 <USBH_Get_USB_Status>
 800f0c2:	4603      	mov	r3, r0
 800f0c4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f0c6:	7bbb      	ldrb	r3, [r7, #14]
}
 800f0c8:	4618      	mov	r0, r3
 800f0ca:	3710      	adds	r7, #16
 800f0cc:	46bd      	mov	sp, r7
 800f0ce:	bd80      	pop	{r7, pc}

0800f0d0 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800f0d0:	b580      	push	{r7, lr}
 800f0d2:	b082      	sub	sp, #8
 800f0d4:	af00      	add	r7, sp, #0
 800f0d6:	6078      	str	r0, [r7, #4]
 800f0d8:	460b      	mov	r3, r1
 800f0da:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800f0dc:	687b      	ldr	r3, [r7, #4]
 800f0de:	f8d3 34a0 	ldr.w	r3, [r3, #1184]	; 0x4a0
 800f0e2:	78fa      	ldrb	r2, [r7, #3]
 800f0e4:	4611      	mov	r1, r2
 800f0e6:	4618      	mov	r0, r3
 800f0e8:	f7f7 ffcb 	bl	8007082 <HAL_HCD_HC_GetXferCount>
 800f0ec:	4603      	mov	r3, r0
}
 800f0ee:	4618      	mov	r0, r3
 800f0f0:	3708      	adds	r7, #8
 800f0f2:	46bd      	mov	sp, r7
 800f0f4:	bd80      	pop	{r7, pc}

0800f0f6 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800f0f6:	b590      	push	{r4, r7, lr}
 800f0f8:	b089      	sub	sp, #36	; 0x24
 800f0fa:	af04      	add	r7, sp, #16
 800f0fc:	6078      	str	r0, [r7, #4]
 800f0fe:	4608      	mov	r0, r1
 800f100:	4611      	mov	r1, r2
 800f102:	461a      	mov	r2, r3
 800f104:	4603      	mov	r3, r0
 800f106:	70fb      	strb	r3, [r7, #3]
 800f108:	460b      	mov	r3, r1
 800f10a:	70bb      	strb	r3, [r7, #2]
 800f10c:	4613      	mov	r3, r2
 800f10e:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f110:	2300      	movs	r3, #0
 800f112:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800f114:	2300      	movs	r3, #0
 800f116:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 800f118:	687b      	ldr	r3, [r7, #4]
 800f11a:	f8d3 04a0 	ldr.w	r0, [r3, #1184]	; 0x4a0
 800f11e:	787c      	ldrb	r4, [r7, #1]
 800f120:	78ba      	ldrb	r2, [r7, #2]
 800f122:	78f9      	ldrb	r1, [r7, #3]
 800f124:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800f126:	9302      	str	r3, [sp, #8]
 800f128:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800f12c:	9301      	str	r3, [sp, #4]
 800f12e:	f897 3020 	ldrb.w	r3, [r7, #32]
 800f132:	9300      	str	r3, [sp, #0]
 800f134:	4623      	mov	r3, r4
 800f136:	f7f7 fc2f 	bl	8006998 <HAL_HCD_HC_Init>
 800f13a:	4603      	mov	r3, r0
 800f13c:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800f13e:	7bfb      	ldrb	r3, [r7, #15]
 800f140:	4618      	mov	r0, r3
 800f142:	f000 f8bd 	bl	800f2c0 <USBH_Get_USB_Status>
 800f146:	4603      	mov	r3, r0
 800f148:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f14a:	7bbb      	ldrb	r3, [r7, #14]
}
 800f14c:	4618      	mov	r0, r3
 800f14e:	3714      	adds	r7, #20
 800f150:	46bd      	mov	sp, r7
 800f152:	bd90      	pop	{r4, r7, pc}

0800f154 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800f154:	b580      	push	{r7, lr}
 800f156:	b084      	sub	sp, #16
 800f158:	af00      	add	r7, sp, #0
 800f15a:	6078      	str	r0, [r7, #4]
 800f15c:	460b      	mov	r3, r1
 800f15e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f160:	2300      	movs	r3, #0
 800f162:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800f164:	2300      	movs	r3, #0
 800f166:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 800f168:	687b      	ldr	r3, [r7, #4]
 800f16a:	f8d3 34a0 	ldr.w	r3, [r3, #1184]	; 0x4a0
 800f16e:	78fa      	ldrb	r2, [r7, #3]
 800f170:	4611      	mov	r1, r2
 800f172:	4618      	mov	r0, r3
 800f174:	f7f7 fc9f 	bl	8006ab6 <HAL_HCD_HC_Halt>
 800f178:	4603      	mov	r3, r0
 800f17a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800f17c:	7bfb      	ldrb	r3, [r7, #15]
 800f17e:	4618      	mov	r0, r3
 800f180:	f000 f89e 	bl	800f2c0 <USBH_Get_USB_Status>
 800f184:	4603      	mov	r3, r0
 800f186:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f188:	7bbb      	ldrb	r3, [r7, #14]
}
 800f18a:	4618      	mov	r0, r3
 800f18c:	3710      	adds	r7, #16
 800f18e:	46bd      	mov	sp, r7
 800f190:	bd80      	pop	{r7, pc}

0800f192 <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800f192:	b590      	push	{r4, r7, lr}
 800f194:	b089      	sub	sp, #36	; 0x24
 800f196:	af04      	add	r7, sp, #16
 800f198:	6078      	str	r0, [r7, #4]
 800f19a:	4608      	mov	r0, r1
 800f19c:	4611      	mov	r1, r2
 800f19e:	461a      	mov	r2, r3
 800f1a0:	4603      	mov	r3, r0
 800f1a2:	70fb      	strb	r3, [r7, #3]
 800f1a4:	460b      	mov	r3, r1
 800f1a6:	70bb      	strb	r3, [r7, #2]
 800f1a8:	4613      	mov	r3, r2
 800f1aa:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f1ac:	2300      	movs	r3, #0
 800f1ae:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800f1b0:	2300      	movs	r3, #0
 800f1b2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800f1b4:	687b      	ldr	r3, [r7, #4]
 800f1b6:	f8d3 04a0 	ldr.w	r0, [r3, #1184]	; 0x4a0
 800f1ba:	787c      	ldrb	r4, [r7, #1]
 800f1bc:	78ba      	ldrb	r2, [r7, #2]
 800f1be:	78f9      	ldrb	r1, [r7, #3]
 800f1c0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800f1c4:	9303      	str	r3, [sp, #12]
 800f1c6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800f1c8:	9302      	str	r3, [sp, #8]
 800f1ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f1cc:	9301      	str	r3, [sp, #4]
 800f1ce:	f897 3020 	ldrb.w	r3, [r7, #32]
 800f1d2:	9300      	str	r3, [sp, #0]
 800f1d4:	4623      	mov	r3, r4
 800f1d6:	f7f7 fc91 	bl	8006afc <HAL_HCD_HC_SubmitRequest>
 800f1da:	4603      	mov	r3, r0
 800f1dc:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800f1de:	7bfb      	ldrb	r3, [r7, #15]
 800f1e0:	4618      	mov	r0, r3
 800f1e2:	f000 f86d 	bl	800f2c0 <USBH_Get_USB_Status>
 800f1e6:	4603      	mov	r3, r0
 800f1e8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f1ea:	7bbb      	ldrb	r3, [r7, #14]
}
 800f1ec:	4618      	mov	r0, r3
 800f1ee:	3714      	adds	r7, #20
 800f1f0:	46bd      	mov	sp, r7
 800f1f2:	bd90      	pop	{r4, r7, pc}

0800f1f4 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800f1f4:	b580      	push	{r7, lr}
 800f1f6:	b082      	sub	sp, #8
 800f1f8:	af00      	add	r7, sp, #0
 800f1fa:	6078      	str	r0, [r7, #4]
 800f1fc:	460b      	mov	r3, r1
 800f1fe:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800f200:	687b      	ldr	r3, [r7, #4]
 800f202:	f8d3 34a0 	ldr.w	r3, [r3, #1184]	; 0x4a0
 800f206:	78fa      	ldrb	r2, [r7, #3]
 800f208:	4611      	mov	r1, r2
 800f20a:	4618      	mov	r0, r3
 800f20c:	f7f7 ff25 	bl	800705a <HAL_HCD_HC_GetURBState>
 800f210:	4603      	mov	r3, r0
}
 800f212:	4618      	mov	r0, r3
 800f214:	3708      	adds	r7, #8
 800f216:	46bd      	mov	sp, r7
 800f218:	bd80      	pop	{r7, pc}

0800f21a <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800f21a:	b580      	push	{r7, lr}
 800f21c:	b082      	sub	sp, #8
 800f21e:	af00      	add	r7, sp, #0
 800f220:	6078      	str	r0, [r7, #4]
 800f222:	460b      	mov	r3, r1
 800f224:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800f226:	687b      	ldr	r3, [r7, #4]
 800f228:	f893 349c 	ldrb.w	r3, [r3, #1180]	; 0x49c
 800f22c:	2b01      	cmp	r3, #1
 800f22e:	d103      	bne.n	800f238 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800f230:	78fb      	ldrb	r3, [r7, #3]
 800f232:	4618      	mov	r0, r3
 800f234:	f000 f870 	bl	800f318 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800f238:	20c8      	movs	r0, #200	; 0xc8
 800f23a:	f7f6 fb27 	bl	800588c <HAL_Delay>
  return USBH_OK;
 800f23e:	2300      	movs	r3, #0
}
 800f240:	4618      	mov	r0, r3
 800f242:	3708      	adds	r7, #8
 800f244:	46bd      	mov	sp, r7
 800f246:	bd80      	pop	{r7, pc}

0800f248 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800f248:	b480      	push	{r7}
 800f24a:	b085      	sub	sp, #20
 800f24c:	af00      	add	r7, sp, #0
 800f24e:	6078      	str	r0, [r7, #4]
 800f250:	460b      	mov	r3, r1
 800f252:	70fb      	strb	r3, [r7, #3]
 800f254:	4613      	mov	r3, r2
 800f256:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800f258:	687b      	ldr	r3, [r7, #4]
 800f25a:	f8d3 34a0 	ldr.w	r3, [r3, #1184]	; 0x4a0
 800f25e:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800f260:	78fb      	ldrb	r3, [r7, #3]
 800f262:	68fa      	ldr	r2, [r7, #12]
 800f264:	212c      	movs	r1, #44	; 0x2c
 800f266:	fb01 f303 	mul.w	r3, r1, r3
 800f26a:	4413      	add	r3, r2
 800f26c:	333b      	adds	r3, #59	; 0x3b
 800f26e:	781b      	ldrb	r3, [r3, #0]
 800f270:	2b00      	cmp	r3, #0
 800f272:	d009      	beq.n	800f288 <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800f274:	78fb      	ldrb	r3, [r7, #3]
 800f276:	68fa      	ldr	r2, [r7, #12]
 800f278:	212c      	movs	r1, #44	; 0x2c
 800f27a:	fb01 f303 	mul.w	r3, r1, r3
 800f27e:	4413      	add	r3, r2
 800f280:	3354      	adds	r3, #84	; 0x54
 800f282:	78ba      	ldrb	r2, [r7, #2]
 800f284:	701a      	strb	r2, [r3, #0]
 800f286:	e008      	b.n	800f29a <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800f288:	78fb      	ldrb	r3, [r7, #3]
 800f28a:	68fa      	ldr	r2, [r7, #12]
 800f28c:	212c      	movs	r1, #44	; 0x2c
 800f28e:	fb01 f303 	mul.w	r3, r1, r3
 800f292:	4413      	add	r3, r2
 800f294:	3355      	adds	r3, #85	; 0x55
 800f296:	78ba      	ldrb	r2, [r7, #2]
 800f298:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800f29a:	2300      	movs	r3, #0
}
 800f29c:	4618      	mov	r0, r3
 800f29e:	3714      	adds	r7, #20
 800f2a0:	46bd      	mov	sp, r7
 800f2a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2a6:	4770      	bx	lr

0800f2a8 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800f2a8:	b580      	push	{r7, lr}
 800f2aa:	b082      	sub	sp, #8
 800f2ac:	af00      	add	r7, sp, #0
 800f2ae:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800f2b0:	6878      	ldr	r0, [r7, #4]
 800f2b2:	f7f6 faeb 	bl	800588c <HAL_Delay>
}
 800f2b6:	bf00      	nop
 800f2b8:	3708      	adds	r7, #8
 800f2ba:	46bd      	mov	sp, r7
 800f2bc:	bd80      	pop	{r7, pc}
	...

0800f2c0 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800f2c0:	b480      	push	{r7}
 800f2c2:	b085      	sub	sp, #20
 800f2c4:	af00      	add	r7, sp, #0
 800f2c6:	4603      	mov	r3, r0
 800f2c8:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800f2ca:	2300      	movs	r3, #0
 800f2cc:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800f2ce:	79fb      	ldrb	r3, [r7, #7]
 800f2d0:	2b03      	cmp	r3, #3
 800f2d2:	d817      	bhi.n	800f304 <USBH_Get_USB_Status+0x44>
 800f2d4:	a201      	add	r2, pc, #4	; (adr r2, 800f2dc <USBH_Get_USB_Status+0x1c>)
 800f2d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f2da:	bf00      	nop
 800f2dc:	0800f2ed 	.word	0x0800f2ed
 800f2e0:	0800f2f3 	.word	0x0800f2f3
 800f2e4:	0800f2f9 	.word	0x0800f2f9
 800f2e8:	0800f2ff 	.word	0x0800f2ff
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800f2ec:	2300      	movs	r3, #0
 800f2ee:	73fb      	strb	r3, [r7, #15]
    break;
 800f2f0:	e00b      	b.n	800f30a <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800f2f2:	2302      	movs	r3, #2
 800f2f4:	73fb      	strb	r3, [r7, #15]
    break;
 800f2f6:	e008      	b.n	800f30a <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800f2f8:	2301      	movs	r3, #1
 800f2fa:	73fb      	strb	r3, [r7, #15]
    break;
 800f2fc:	e005      	b.n	800f30a <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800f2fe:	2302      	movs	r3, #2
 800f300:	73fb      	strb	r3, [r7, #15]
    break;
 800f302:	e002      	b.n	800f30a <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800f304:	2302      	movs	r3, #2
 800f306:	73fb      	strb	r3, [r7, #15]
    break;
 800f308:	bf00      	nop
  }
  return usb_status;
 800f30a:	7bfb      	ldrb	r3, [r7, #15]
}
 800f30c:	4618      	mov	r0, r3
 800f30e:	3714      	adds	r7, #20
 800f310:	46bd      	mov	sp, r7
 800f312:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f316:	4770      	bx	lr

0800f318 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800f318:	b580      	push	{r7, lr}
 800f31a:	b084      	sub	sp, #16
 800f31c:	af00      	add	r7, sp, #0
 800f31e:	4603      	mov	r3, r0
 800f320:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800f322:	79fb      	ldrb	r3, [r7, #7]
 800f324:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800f326:	79fb      	ldrb	r3, [r7, #7]
 800f328:	2b00      	cmp	r3, #0
 800f32a:	d102      	bne.n	800f332 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_SET;
 800f32c:	2301      	movs	r3, #1
 800f32e:	73fb      	strb	r3, [r7, #15]
 800f330:	e001      	b.n	800f336 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_RESET;
 800f332:	2300      	movs	r3, #0
 800f334:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800f336:	7bfb      	ldrb	r3, [r7, #15]
 800f338:	461a      	mov	r2, r3
 800f33a:	2101      	movs	r1, #1
 800f33c:	4803      	ldr	r0, [pc, #12]	; (800f34c <MX_DriverVbusFS+0x34>)
 800f33e:	f7f7 fa97 	bl	8006870 <HAL_GPIO_WritePin>
}
 800f342:	bf00      	nop
 800f344:	3710      	adds	r7, #16
 800f346:	46bd      	mov	sp, r7
 800f348:	bd80      	pop	{r7, pc}
 800f34a:	bf00      	nop
 800f34c:	40020800 	.word	0x40020800

0800f350 <sin>:
 800f350:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800f352:	ec53 2b10 	vmov	r2, r3, d0
 800f356:	4828      	ldr	r0, [pc, #160]	; (800f3f8 <sin+0xa8>)
 800f358:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800f35c:	4281      	cmp	r1, r0
 800f35e:	dc07      	bgt.n	800f370 <sin+0x20>
 800f360:	ed9f 1b23 	vldr	d1, [pc, #140]	; 800f3f0 <sin+0xa0>
 800f364:	2000      	movs	r0, #0
 800f366:	b005      	add	sp, #20
 800f368:	f85d eb04 	ldr.w	lr, [sp], #4
 800f36c:	f001 bcc0 	b.w	8010cf0 <__kernel_sin>
 800f370:	4822      	ldr	r0, [pc, #136]	; (800f3fc <sin+0xac>)
 800f372:	4281      	cmp	r1, r0
 800f374:	dd09      	ble.n	800f38a <sin+0x3a>
 800f376:	ee10 0a10 	vmov	r0, s0
 800f37a:	4619      	mov	r1, r3
 800f37c:	f7f0 ff84 	bl	8000288 <__aeabi_dsub>
 800f380:	ec41 0b10 	vmov	d0, r0, r1
 800f384:	b005      	add	sp, #20
 800f386:	f85d fb04 	ldr.w	pc, [sp], #4
 800f38a:	4668      	mov	r0, sp
 800f38c:	f000 fdd8 	bl	800ff40 <__ieee754_rem_pio2>
 800f390:	f000 0003 	and.w	r0, r0, #3
 800f394:	2801      	cmp	r0, #1
 800f396:	d00c      	beq.n	800f3b2 <sin+0x62>
 800f398:	2802      	cmp	r0, #2
 800f39a:	d011      	beq.n	800f3c0 <sin+0x70>
 800f39c:	b9f0      	cbnz	r0, 800f3dc <sin+0x8c>
 800f39e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f3a2:	ed9d 0b00 	vldr	d0, [sp]
 800f3a6:	2001      	movs	r0, #1
 800f3a8:	f001 fca2 	bl	8010cf0 <__kernel_sin>
 800f3ac:	ec51 0b10 	vmov	r0, r1, d0
 800f3b0:	e7e6      	b.n	800f380 <sin+0x30>
 800f3b2:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f3b6:	ed9d 0b00 	vldr	d0, [sp]
 800f3ba:	f001 f881 	bl	80104c0 <__kernel_cos>
 800f3be:	e7f5      	b.n	800f3ac <sin+0x5c>
 800f3c0:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f3c4:	ed9d 0b00 	vldr	d0, [sp]
 800f3c8:	2001      	movs	r0, #1
 800f3ca:	f001 fc91 	bl	8010cf0 <__kernel_sin>
 800f3ce:	ec53 2b10 	vmov	r2, r3, d0
 800f3d2:	ee10 0a10 	vmov	r0, s0
 800f3d6:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800f3da:	e7d1      	b.n	800f380 <sin+0x30>
 800f3dc:	ed9d 1b02 	vldr	d1, [sp, #8]
 800f3e0:	ed9d 0b00 	vldr	d0, [sp]
 800f3e4:	f001 f86c 	bl	80104c0 <__kernel_cos>
 800f3e8:	e7f1      	b.n	800f3ce <sin+0x7e>
 800f3ea:	bf00      	nop
 800f3ec:	f3af 8000 	nop.w
	...
 800f3f8:	3fe921fb 	.word	0x3fe921fb
 800f3fc:	7fefffff 	.word	0x7fefffff

0800f400 <pow>:
 800f400:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f402:	ed2d 8b02 	vpush	{d8}
 800f406:	eeb0 8a40 	vmov.f32	s16, s0
 800f40a:	eef0 8a60 	vmov.f32	s17, s1
 800f40e:	ec55 4b11 	vmov	r4, r5, d1
 800f412:	f000 f865 	bl	800f4e0 <__ieee754_pow>
 800f416:	4622      	mov	r2, r4
 800f418:	462b      	mov	r3, r5
 800f41a:	4620      	mov	r0, r4
 800f41c:	4629      	mov	r1, r5
 800f41e:	ec57 6b10 	vmov	r6, r7, d0
 800f422:	f7f1 fb83 	bl	8000b2c <__aeabi_dcmpun>
 800f426:	2800      	cmp	r0, #0
 800f428:	d13b      	bne.n	800f4a2 <pow+0xa2>
 800f42a:	ec51 0b18 	vmov	r0, r1, d8
 800f42e:	2200      	movs	r2, #0
 800f430:	2300      	movs	r3, #0
 800f432:	f7f1 fb49 	bl	8000ac8 <__aeabi_dcmpeq>
 800f436:	b1b8      	cbz	r0, 800f468 <pow+0x68>
 800f438:	2200      	movs	r2, #0
 800f43a:	2300      	movs	r3, #0
 800f43c:	4620      	mov	r0, r4
 800f43e:	4629      	mov	r1, r5
 800f440:	f7f1 fb42 	bl	8000ac8 <__aeabi_dcmpeq>
 800f444:	2800      	cmp	r0, #0
 800f446:	d146      	bne.n	800f4d6 <pow+0xd6>
 800f448:	ec45 4b10 	vmov	d0, r4, r5
 800f44c:	f001 fd47 	bl	8010ede <finite>
 800f450:	b338      	cbz	r0, 800f4a2 <pow+0xa2>
 800f452:	2200      	movs	r2, #0
 800f454:	2300      	movs	r3, #0
 800f456:	4620      	mov	r0, r4
 800f458:	4629      	mov	r1, r5
 800f45a:	f7f1 fb3f 	bl	8000adc <__aeabi_dcmplt>
 800f45e:	b300      	cbz	r0, 800f4a2 <pow+0xa2>
 800f460:	f001 fe50 	bl	8011104 <__errno>
 800f464:	2322      	movs	r3, #34	; 0x22
 800f466:	e01b      	b.n	800f4a0 <pow+0xa0>
 800f468:	ec47 6b10 	vmov	d0, r6, r7
 800f46c:	f001 fd37 	bl	8010ede <finite>
 800f470:	b9e0      	cbnz	r0, 800f4ac <pow+0xac>
 800f472:	eeb0 0a48 	vmov.f32	s0, s16
 800f476:	eef0 0a68 	vmov.f32	s1, s17
 800f47a:	f001 fd30 	bl	8010ede <finite>
 800f47e:	b1a8      	cbz	r0, 800f4ac <pow+0xac>
 800f480:	ec45 4b10 	vmov	d0, r4, r5
 800f484:	f001 fd2b 	bl	8010ede <finite>
 800f488:	b180      	cbz	r0, 800f4ac <pow+0xac>
 800f48a:	4632      	mov	r2, r6
 800f48c:	463b      	mov	r3, r7
 800f48e:	4630      	mov	r0, r6
 800f490:	4639      	mov	r1, r7
 800f492:	f7f1 fb4b 	bl	8000b2c <__aeabi_dcmpun>
 800f496:	2800      	cmp	r0, #0
 800f498:	d0e2      	beq.n	800f460 <pow+0x60>
 800f49a:	f001 fe33 	bl	8011104 <__errno>
 800f49e:	2321      	movs	r3, #33	; 0x21
 800f4a0:	6003      	str	r3, [r0, #0]
 800f4a2:	ecbd 8b02 	vpop	{d8}
 800f4a6:	ec47 6b10 	vmov	d0, r6, r7
 800f4aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f4ac:	2200      	movs	r2, #0
 800f4ae:	2300      	movs	r3, #0
 800f4b0:	4630      	mov	r0, r6
 800f4b2:	4639      	mov	r1, r7
 800f4b4:	f7f1 fb08 	bl	8000ac8 <__aeabi_dcmpeq>
 800f4b8:	2800      	cmp	r0, #0
 800f4ba:	d0f2      	beq.n	800f4a2 <pow+0xa2>
 800f4bc:	eeb0 0a48 	vmov.f32	s0, s16
 800f4c0:	eef0 0a68 	vmov.f32	s1, s17
 800f4c4:	f001 fd0b 	bl	8010ede <finite>
 800f4c8:	2800      	cmp	r0, #0
 800f4ca:	d0ea      	beq.n	800f4a2 <pow+0xa2>
 800f4cc:	ec45 4b10 	vmov	d0, r4, r5
 800f4d0:	f001 fd05 	bl	8010ede <finite>
 800f4d4:	e7c3      	b.n	800f45e <pow+0x5e>
 800f4d6:	4f01      	ldr	r7, [pc, #4]	; (800f4dc <pow+0xdc>)
 800f4d8:	2600      	movs	r6, #0
 800f4da:	e7e2      	b.n	800f4a2 <pow+0xa2>
 800f4dc:	3ff00000 	.word	0x3ff00000

0800f4e0 <__ieee754_pow>:
 800f4e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f4e4:	ed2d 8b06 	vpush	{d8-d10}
 800f4e8:	b089      	sub	sp, #36	; 0x24
 800f4ea:	ed8d 1b00 	vstr	d1, [sp]
 800f4ee:	e9dd 2900 	ldrd	r2, r9, [sp]
 800f4f2:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800f4f6:	ea58 0102 	orrs.w	r1, r8, r2
 800f4fa:	ec57 6b10 	vmov	r6, r7, d0
 800f4fe:	d115      	bne.n	800f52c <__ieee754_pow+0x4c>
 800f500:	19b3      	adds	r3, r6, r6
 800f502:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 800f506:	4152      	adcs	r2, r2
 800f508:	4299      	cmp	r1, r3
 800f50a:	4b89      	ldr	r3, [pc, #548]	; (800f730 <__ieee754_pow+0x250>)
 800f50c:	4193      	sbcs	r3, r2
 800f50e:	f080 84d2 	bcs.w	800feb6 <__ieee754_pow+0x9d6>
 800f512:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f516:	4630      	mov	r0, r6
 800f518:	4639      	mov	r1, r7
 800f51a:	f7f0 feb7 	bl	800028c <__adddf3>
 800f51e:	ec41 0b10 	vmov	d0, r0, r1
 800f522:	b009      	add	sp, #36	; 0x24
 800f524:	ecbd 8b06 	vpop	{d8-d10}
 800f528:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f52c:	4b81      	ldr	r3, [pc, #516]	; (800f734 <__ieee754_pow+0x254>)
 800f52e:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800f532:	429c      	cmp	r4, r3
 800f534:	ee10 aa10 	vmov	sl, s0
 800f538:	463d      	mov	r5, r7
 800f53a:	dc06      	bgt.n	800f54a <__ieee754_pow+0x6a>
 800f53c:	d101      	bne.n	800f542 <__ieee754_pow+0x62>
 800f53e:	2e00      	cmp	r6, #0
 800f540:	d1e7      	bne.n	800f512 <__ieee754_pow+0x32>
 800f542:	4598      	cmp	r8, r3
 800f544:	dc01      	bgt.n	800f54a <__ieee754_pow+0x6a>
 800f546:	d10f      	bne.n	800f568 <__ieee754_pow+0x88>
 800f548:	b172      	cbz	r2, 800f568 <__ieee754_pow+0x88>
 800f54a:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800f54e:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800f552:	ea55 050a 	orrs.w	r5, r5, sl
 800f556:	d1dc      	bne.n	800f512 <__ieee754_pow+0x32>
 800f558:	e9dd 3200 	ldrd	r3, r2, [sp]
 800f55c:	18db      	adds	r3, r3, r3
 800f55e:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800f562:	4152      	adcs	r2, r2
 800f564:	429d      	cmp	r5, r3
 800f566:	e7d0      	b.n	800f50a <__ieee754_pow+0x2a>
 800f568:	2d00      	cmp	r5, #0
 800f56a:	da3b      	bge.n	800f5e4 <__ieee754_pow+0x104>
 800f56c:	4b72      	ldr	r3, [pc, #456]	; (800f738 <__ieee754_pow+0x258>)
 800f56e:	4598      	cmp	r8, r3
 800f570:	dc51      	bgt.n	800f616 <__ieee754_pow+0x136>
 800f572:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800f576:	4598      	cmp	r8, r3
 800f578:	f340 84ac 	ble.w	800fed4 <__ieee754_pow+0x9f4>
 800f57c:	ea4f 5328 	mov.w	r3, r8, asr #20
 800f580:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800f584:	2b14      	cmp	r3, #20
 800f586:	dd0f      	ble.n	800f5a8 <__ieee754_pow+0xc8>
 800f588:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800f58c:	fa22 f103 	lsr.w	r1, r2, r3
 800f590:	fa01 f303 	lsl.w	r3, r1, r3
 800f594:	4293      	cmp	r3, r2
 800f596:	f040 849d 	bne.w	800fed4 <__ieee754_pow+0x9f4>
 800f59a:	f001 0101 	and.w	r1, r1, #1
 800f59e:	f1c1 0302 	rsb	r3, r1, #2
 800f5a2:	9304      	str	r3, [sp, #16]
 800f5a4:	b182      	cbz	r2, 800f5c8 <__ieee754_pow+0xe8>
 800f5a6:	e05f      	b.n	800f668 <__ieee754_pow+0x188>
 800f5a8:	2a00      	cmp	r2, #0
 800f5aa:	d15b      	bne.n	800f664 <__ieee754_pow+0x184>
 800f5ac:	f1c3 0314 	rsb	r3, r3, #20
 800f5b0:	fa48 f103 	asr.w	r1, r8, r3
 800f5b4:	fa01 f303 	lsl.w	r3, r1, r3
 800f5b8:	4543      	cmp	r3, r8
 800f5ba:	f040 8488 	bne.w	800fece <__ieee754_pow+0x9ee>
 800f5be:	f001 0101 	and.w	r1, r1, #1
 800f5c2:	f1c1 0302 	rsb	r3, r1, #2
 800f5c6:	9304      	str	r3, [sp, #16]
 800f5c8:	4b5c      	ldr	r3, [pc, #368]	; (800f73c <__ieee754_pow+0x25c>)
 800f5ca:	4598      	cmp	r8, r3
 800f5cc:	d132      	bne.n	800f634 <__ieee754_pow+0x154>
 800f5ce:	f1b9 0f00 	cmp.w	r9, #0
 800f5d2:	f280 8478 	bge.w	800fec6 <__ieee754_pow+0x9e6>
 800f5d6:	4959      	ldr	r1, [pc, #356]	; (800f73c <__ieee754_pow+0x25c>)
 800f5d8:	4632      	mov	r2, r6
 800f5da:	463b      	mov	r3, r7
 800f5dc:	2000      	movs	r0, #0
 800f5de:	f7f1 f935 	bl	800084c <__aeabi_ddiv>
 800f5e2:	e79c      	b.n	800f51e <__ieee754_pow+0x3e>
 800f5e4:	2300      	movs	r3, #0
 800f5e6:	9304      	str	r3, [sp, #16]
 800f5e8:	2a00      	cmp	r2, #0
 800f5ea:	d13d      	bne.n	800f668 <__ieee754_pow+0x188>
 800f5ec:	4b51      	ldr	r3, [pc, #324]	; (800f734 <__ieee754_pow+0x254>)
 800f5ee:	4598      	cmp	r8, r3
 800f5f0:	d1ea      	bne.n	800f5c8 <__ieee754_pow+0xe8>
 800f5f2:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800f5f6:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800f5fa:	ea53 030a 	orrs.w	r3, r3, sl
 800f5fe:	f000 845a 	beq.w	800feb6 <__ieee754_pow+0x9d6>
 800f602:	4b4f      	ldr	r3, [pc, #316]	; (800f740 <__ieee754_pow+0x260>)
 800f604:	429c      	cmp	r4, r3
 800f606:	dd08      	ble.n	800f61a <__ieee754_pow+0x13a>
 800f608:	f1b9 0f00 	cmp.w	r9, #0
 800f60c:	f2c0 8457 	blt.w	800febe <__ieee754_pow+0x9de>
 800f610:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f614:	e783      	b.n	800f51e <__ieee754_pow+0x3e>
 800f616:	2302      	movs	r3, #2
 800f618:	e7e5      	b.n	800f5e6 <__ieee754_pow+0x106>
 800f61a:	f1b9 0f00 	cmp.w	r9, #0
 800f61e:	f04f 0000 	mov.w	r0, #0
 800f622:	f04f 0100 	mov.w	r1, #0
 800f626:	f6bf af7a 	bge.w	800f51e <__ieee754_pow+0x3e>
 800f62a:	e9dd 0300 	ldrd	r0, r3, [sp]
 800f62e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800f632:	e774      	b.n	800f51e <__ieee754_pow+0x3e>
 800f634:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800f638:	d106      	bne.n	800f648 <__ieee754_pow+0x168>
 800f63a:	4632      	mov	r2, r6
 800f63c:	463b      	mov	r3, r7
 800f63e:	4630      	mov	r0, r6
 800f640:	4639      	mov	r1, r7
 800f642:	f7f0 ffd9 	bl	80005f8 <__aeabi_dmul>
 800f646:	e76a      	b.n	800f51e <__ieee754_pow+0x3e>
 800f648:	4b3e      	ldr	r3, [pc, #248]	; (800f744 <__ieee754_pow+0x264>)
 800f64a:	4599      	cmp	r9, r3
 800f64c:	d10c      	bne.n	800f668 <__ieee754_pow+0x188>
 800f64e:	2d00      	cmp	r5, #0
 800f650:	db0a      	blt.n	800f668 <__ieee754_pow+0x188>
 800f652:	ec47 6b10 	vmov	d0, r6, r7
 800f656:	b009      	add	sp, #36	; 0x24
 800f658:	ecbd 8b06 	vpop	{d8-d10}
 800f65c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f660:	f000 be7a 	b.w	8010358 <__ieee754_sqrt>
 800f664:	2300      	movs	r3, #0
 800f666:	9304      	str	r3, [sp, #16]
 800f668:	ec47 6b10 	vmov	d0, r6, r7
 800f66c:	f001 fc2e 	bl	8010ecc <fabs>
 800f670:	ec51 0b10 	vmov	r0, r1, d0
 800f674:	f1ba 0f00 	cmp.w	sl, #0
 800f678:	d129      	bne.n	800f6ce <__ieee754_pow+0x1ee>
 800f67a:	b124      	cbz	r4, 800f686 <__ieee754_pow+0x1a6>
 800f67c:	4b2f      	ldr	r3, [pc, #188]	; (800f73c <__ieee754_pow+0x25c>)
 800f67e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800f682:	429a      	cmp	r2, r3
 800f684:	d123      	bne.n	800f6ce <__ieee754_pow+0x1ee>
 800f686:	f1b9 0f00 	cmp.w	r9, #0
 800f68a:	da05      	bge.n	800f698 <__ieee754_pow+0x1b8>
 800f68c:	4602      	mov	r2, r0
 800f68e:	460b      	mov	r3, r1
 800f690:	2000      	movs	r0, #0
 800f692:	492a      	ldr	r1, [pc, #168]	; (800f73c <__ieee754_pow+0x25c>)
 800f694:	f7f1 f8da 	bl	800084c <__aeabi_ddiv>
 800f698:	2d00      	cmp	r5, #0
 800f69a:	f6bf af40 	bge.w	800f51e <__ieee754_pow+0x3e>
 800f69e:	9b04      	ldr	r3, [sp, #16]
 800f6a0:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800f6a4:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800f6a8:	4323      	orrs	r3, r4
 800f6aa:	d108      	bne.n	800f6be <__ieee754_pow+0x1de>
 800f6ac:	4602      	mov	r2, r0
 800f6ae:	460b      	mov	r3, r1
 800f6b0:	4610      	mov	r0, r2
 800f6b2:	4619      	mov	r1, r3
 800f6b4:	f7f0 fde8 	bl	8000288 <__aeabi_dsub>
 800f6b8:	4602      	mov	r2, r0
 800f6ba:	460b      	mov	r3, r1
 800f6bc:	e78f      	b.n	800f5de <__ieee754_pow+0xfe>
 800f6be:	9b04      	ldr	r3, [sp, #16]
 800f6c0:	2b01      	cmp	r3, #1
 800f6c2:	f47f af2c 	bne.w	800f51e <__ieee754_pow+0x3e>
 800f6c6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f6ca:	4619      	mov	r1, r3
 800f6cc:	e727      	b.n	800f51e <__ieee754_pow+0x3e>
 800f6ce:	0feb      	lsrs	r3, r5, #31
 800f6d0:	3b01      	subs	r3, #1
 800f6d2:	9306      	str	r3, [sp, #24]
 800f6d4:	9a06      	ldr	r2, [sp, #24]
 800f6d6:	9b04      	ldr	r3, [sp, #16]
 800f6d8:	4313      	orrs	r3, r2
 800f6da:	d102      	bne.n	800f6e2 <__ieee754_pow+0x202>
 800f6dc:	4632      	mov	r2, r6
 800f6de:	463b      	mov	r3, r7
 800f6e0:	e7e6      	b.n	800f6b0 <__ieee754_pow+0x1d0>
 800f6e2:	4b19      	ldr	r3, [pc, #100]	; (800f748 <__ieee754_pow+0x268>)
 800f6e4:	4598      	cmp	r8, r3
 800f6e6:	f340 80fb 	ble.w	800f8e0 <__ieee754_pow+0x400>
 800f6ea:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800f6ee:	4598      	cmp	r8, r3
 800f6f0:	4b13      	ldr	r3, [pc, #76]	; (800f740 <__ieee754_pow+0x260>)
 800f6f2:	dd0c      	ble.n	800f70e <__ieee754_pow+0x22e>
 800f6f4:	429c      	cmp	r4, r3
 800f6f6:	dc0f      	bgt.n	800f718 <__ieee754_pow+0x238>
 800f6f8:	f1b9 0f00 	cmp.w	r9, #0
 800f6fc:	da0f      	bge.n	800f71e <__ieee754_pow+0x23e>
 800f6fe:	2000      	movs	r0, #0
 800f700:	b009      	add	sp, #36	; 0x24
 800f702:	ecbd 8b06 	vpop	{d8-d10}
 800f706:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f70a:	f001 bbd6 	b.w	8010eba <__math_oflow>
 800f70e:	429c      	cmp	r4, r3
 800f710:	dbf2      	blt.n	800f6f8 <__ieee754_pow+0x218>
 800f712:	4b0a      	ldr	r3, [pc, #40]	; (800f73c <__ieee754_pow+0x25c>)
 800f714:	429c      	cmp	r4, r3
 800f716:	dd19      	ble.n	800f74c <__ieee754_pow+0x26c>
 800f718:	f1b9 0f00 	cmp.w	r9, #0
 800f71c:	dcef      	bgt.n	800f6fe <__ieee754_pow+0x21e>
 800f71e:	2000      	movs	r0, #0
 800f720:	b009      	add	sp, #36	; 0x24
 800f722:	ecbd 8b06 	vpop	{d8-d10}
 800f726:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f72a:	f001 bbbd 	b.w	8010ea8 <__math_uflow>
 800f72e:	bf00      	nop
 800f730:	fff00000 	.word	0xfff00000
 800f734:	7ff00000 	.word	0x7ff00000
 800f738:	433fffff 	.word	0x433fffff
 800f73c:	3ff00000 	.word	0x3ff00000
 800f740:	3fefffff 	.word	0x3fefffff
 800f744:	3fe00000 	.word	0x3fe00000
 800f748:	41e00000 	.word	0x41e00000
 800f74c:	4b60      	ldr	r3, [pc, #384]	; (800f8d0 <__ieee754_pow+0x3f0>)
 800f74e:	2200      	movs	r2, #0
 800f750:	f7f0 fd9a 	bl	8000288 <__aeabi_dsub>
 800f754:	a354      	add	r3, pc, #336	; (adr r3, 800f8a8 <__ieee754_pow+0x3c8>)
 800f756:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f75a:	4604      	mov	r4, r0
 800f75c:	460d      	mov	r5, r1
 800f75e:	f7f0 ff4b 	bl	80005f8 <__aeabi_dmul>
 800f762:	a353      	add	r3, pc, #332	; (adr r3, 800f8b0 <__ieee754_pow+0x3d0>)
 800f764:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f768:	4606      	mov	r6, r0
 800f76a:	460f      	mov	r7, r1
 800f76c:	4620      	mov	r0, r4
 800f76e:	4629      	mov	r1, r5
 800f770:	f7f0 ff42 	bl	80005f8 <__aeabi_dmul>
 800f774:	4b57      	ldr	r3, [pc, #348]	; (800f8d4 <__ieee754_pow+0x3f4>)
 800f776:	4682      	mov	sl, r0
 800f778:	468b      	mov	fp, r1
 800f77a:	2200      	movs	r2, #0
 800f77c:	4620      	mov	r0, r4
 800f77e:	4629      	mov	r1, r5
 800f780:	f7f0 ff3a 	bl	80005f8 <__aeabi_dmul>
 800f784:	4602      	mov	r2, r0
 800f786:	460b      	mov	r3, r1
 800f788:	a14b      	add	r1, pc, #300	; (adr r1, 800f8b8 <__ieee754_pow+0x3d8>)
 800f78a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f78e:	f7f0 fd7b 	bl	8000288 <__aeabi_dsub>
 800f792:	4622      	mov	r2, r4
 800f794:	462b      	mov	r3, r5
 800f796:	f7f0 ff2f 	bl	80005f8 <__aeabi_dmul>
 800f79a:	4602      	mov	r2, r0
 800f79c:	460b      	mov	r3, r1
 800f79e:	2000      	movs	r0, #0
 800f7a0:	494d      	ldr	r1, [pc, #308]	; (800f8d8 <__ieee754_pow+0x3f8>)
 800f7a2:	f7f0 fd71 	bl	8000288 <__aeabi_dsub>
 800f7a6:	4622      	mov	r2, r4
 800f7a8:	4680      	mov	r8, r0
 800f7aa:	4689      	mov	r9, r1
 800f7ac:	462b      	mov	r3, r5
 800f7ae:	4620      	mov	r0, r4
 800f7b0:	4629      	mov	r1, r5
 800f7b2:	f7f0 ff21 	bl	80005f8 <__aeabi_dmul>
 800f7b6:	4602      	mov	r2, r0
 800f7b8:	460b      	mov	r3, r1
 800f7ba:	4640      	mov	r0, r8
 800f7bc:	4649      	mov	r1, r9
 800f7be:	f7f0 ff1b 	bl	80005f8 <__aeabi_dmul>
 800f7c2:	a33f      	add	r3, pc, #252	; (adr r3, 800f8c0 <__ieee754_pow+0x3e0>)
 800f7c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7c8:	f7f0 ff16 	bl	80005f8 <__aeabi_dmul>
 800f7cc:	4602      	mov	r2, r0
 800f7ce:	460b      	mov	r3, r1
 800f7d0:	4650      	mov	r0, sl
 800f7d2:	4659      	mov	r1, fp
 800f7d4:	f7f0 fd58 	bl	8000288 <__aeabi_dsub>
 800f7d8:	4602      	mov	r2, r0
 800f7da:	460b      	mov	r3, r1
 800f7dc:	4680      	mov	r8, r0
 800f7de:	4689      	mov	r9, r1
 800f7e0:	4630      	mov	r0, r6
 800f7e2:	4639      	mov	r1, r7
 800f7e4:	f7f0 fd52 	bl	800028c <__adddf3>
 800f7e8:	2000      	movs	r0, #0
 800f7ea:	4632      	mov	r2, r6
 800f7ec:	463b      	mov	r3, r7
 800f7ee:	4604      	mov	r4, r0
 800f7f0:	460d      	mov	r5, r1
 800f7f2:	f7f0 fd49 	bl	8000288 <__aeabi_dsub>
 800f7f6:	4602      	mov	r2, r0
 800f7f8:	460b      	mov	r3, r1
 800f7fa:	4640      	mov	r0, r8
 800f7fc:	4649      	mov	r1, r9
 800f7fe:	f7f0 fd43 	bl	8000288 <__aeabi_dsub>
 800f802:	9b04      	ldr	r3, [sp, #16]
 800f804:	9a06      	ldr	r2, [sp, #24]
 800f806:	3b01      	subs	r3, #1
 800f808:	4313      	orrs	r3, r2
 800f80a:	4682      	mov	sl, r0
 800f80c:	468b      	mov	fp, r1
 800f80e:	f040 81e7 	bne.w	800fbe0 <__ieee754_pow+0x700>
 800f812:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 800f8c8 <__ieee754_pow+0x3e8>
 800f816:	eeb0 8a47 	vmov.f32	s16, s14
 800f81a:	eef0 8a67 	vmov.f32	s17, s15
 800f81e:	e9dd 6700 	ldrd	r6, r7, [sp]
 800f822:	2600      	movs	r6, #0
 800f824:	4632      	mov	r2, r6
 800f826:	463b      	mov	r3, r7
 800f828:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f82c:	f7f0 fd2c 	bl	8000288 <__aeabi_dsub>
 800f830:	4622      	mov	r2, r4
 800f832:	462b      	mov	r3, r5
 800f834:	f7f0 fee0 	bl	80005f8 <__aeabi_dmul>
 800f838:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f83c:	4680      	mov	r8, r0
 800f83e:	4689      	mov	r9, r1
 800f840:	4650      	mov	r0, sl
 800f842:	4659      	mov	r1, fp
 800f844:	f7f0 fed8 	bl	80005f8 <__aeabi_dmul>
 800f848:	4602      	mov	r2, r0
 800f84a:	460b      	mov	r3, r1
 800f84c:	4640      	mov	r0, r8
 800f84e:	4649      	mov	r1, r9
 800f850:	f7f0 fd1c 	bl	800028c <__adddf3>
 800f854:	4632      	mov	r2, r6
 800f856:	463b      	mov	r3, r7
 800f858:	4680      	mov	r8, r0
 800f85a:	4689      	mov	r9, r1
 800f85c:	4620      	mov	r0, r4
 800f85e:	4629      	mov	r1, r5
 800f860:	f7f0 feca 	bl	80005f8 <__aeabi_dmul>
 800f864:	460b      	mov	r3, r1
 800f866:	4604      	mov	r4, r0
 800f868:	460d      	mov	r5, r1
 800f86a:	4602      	mov	r2, r0
 800f86c:	4649      	mov	r1, r9
 800f86e:	4640      	mov	r0, r8
 800f870:	f7f0 fd0c 	bl	800028c <__adddf3>
 800f874:	4b19      	ldr	r3, [pc, #100]	; (800f8dc <__ieee754_pow+0x3fc>)
 800f876:	4299      	cmp	r1, r3
 800f878:	ec45 4b19 	vmov	d9, r4, r5
 800f87c:	4606      	mov	r6, r0
 800f87e:	460f      	mov	r7, r1
 800f880:	468b      	mov	fp, r1
 800f882:	f340 82f1 	ble.w	800fe68 <__ieee754_pow+0x988>
 800f886:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800f88a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800f88e:	4303      	orrs	r3, r0
 800f890:	f000 81e4 	beq.w	800fc5c <__ieee754_pow+0x77c>
 800f894:	ec51 0b18 	vmov	r0, r1, d8
 800f898:	2200      	movs	r2, #0
 800f89a:	2300      	movs	r3, #0
 800f89c:	f7f1 f91e 	bl	8000adc <__aeabi_dcmplt>
 800f8a0:	3800      	subs	r0, #0
 800f8a2:	bf18      	it	ne
 800f8a4:	2001      	movne	r0, #1
 800f8a6:	e72b      	b.n	800f700 <__ieee754_pow+0x220>
 800f8a8:	60000000 	.word	0x60000000
 800f8ac:	3ff71547 	.word	0x3ff71547
 800f8b0:	f85ddf44 	.word	0xf85ddf44
 800f8b4:	3e54ae0b 	.word	0x3e54ae0b
 800f8b8:	55555555 	.word	0x55555555
 800f8bc:	3fd55555 	.word	0x3fd55555
 800f8c0:	652b82fe 	.word	0x652b82fe
 800f8c4:	3ff71547 	.word	0x3ff71547
 800f8c8:	00000000 	.word	0x00000000
 800f8cc:	bff00000 	.word	0xbff00000
 800f8d0:	3ff00000 	.word	0x3ff00000
 800f8d4:	3fd00000 	.word	0x3fd00000
 800f8d8:	3fe00000 	.word	0x3fe00000
 800f8dc:	408fffff 	.word	0x408fffff
 800f8e0:	4bd5      	ldr	r3, [pc, #852]	; (800fc38 <__ieee754_pow+0x758>)
 800f8e2:	402b      	ands	r3, r5
 800f8e4:	2200      	movs	r2, #0
 800f8e6:	b92b      	cbnz	r3, 800f8f4 <__ieee754_pow+0x414>
 800f8e8:	4bd4      	ldr	r3, [pc, #848]	; (800fc3c <__ieee754_pow+0x75c>)
 800f8ea:	f7f0 fe85 	bl	80005f8 <__aeabi_dmul>
 800f8ee:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800f8f2:	460c      	mov	r4, r1
 800f8f4:	1523      	asrs	r3, r4, #20
 800f8f6:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800f8fa:	4413      	add	r3, r2
 800f8fc:	9305      	str	r3, [sp, #20]
 800f8fe:	4bd0      	ldr	r3, [pc, #832]	; (800fc40 <__ieee754_pow+0x760>)
 800f900:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800f904:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800f908:	429c      	cmp	r4, r3
 800f90a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800f90e:	dd08      	ble.n	800f922 <__ieee754_pow+0x442>
 800f910:	4bcc      	ldr	r3, [pc, #816]	; (800fc44 <__ieee754_pow+0x764>)
 800f912:	429c      	cmp	r4, r3
 800f914:	f340 8162 	ble.w	800fbdc <__ieee754_pow+0x6fc>
 800f918:	9b05      	ldr	r3, [sp, #20]
 800f91a:	3301      	adds	r3, #1
 800f91c:	9305      	str	r3, [sp, #20]
 800f91e:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800f922:	2400      	movs	r4, #0
 800f924:	00e3      	lsls	r3, r4, #3
 800f926:	9307      	str	r3, [sp, #28]
 800f928:	4bc7      	ldr	r3, [pc, #796]	; (800fc48 <__ieee754_pow+0x768>)
 800f92a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800f92e:	ed93 7b00 	vldr	d7, [r3]
 800f932:	4629      	mov	r1, r5
 800f934:	ec53 2b17 	vmov	r2, r3, d7
 800f938:	eeb0 9a47 	vmov.f32	s18, s14
 800f93c:	eef0 9a67 	vmov.f32	s19, s15
 800f940:	4682      	mov	sl, r0
 800f942:	f7f0 fca1 	bl	8000288 <__aeabi_dsub>
 800f946:	4652      	mov	r2, sl
 800f948:	4606      	mov	r6, r0
 800f94a:	460f      	mov	r7, r1
 800f94c:	462b      	mov	r3, r5
 800f94e:	ec51 0b19 	vmov	r0, r1, d9
 800f952:	f7f0 fc9b 	bl	800028c <__adddf3>
 800f956:	4602      	mov	r2, r0
 800f958:	460b      	mov	r3, r1
 800f95a:	2000      	movs	r0, #0
 800f95c:	49bb      	ldr	r1, [pc, #748]	; (800fc4c <__ieee754_pow+0x76c>)
 800f95e:	f7f0 ff75 	bl	800084c <__aeabi_ddiv>
 800f962:	ec41 0b1a 	vmov	d10, r0, r1
 800f966:	4602      	mov	r2, r0
 800f968:	460b      	mov	r3, r1
 800f96a:	4630      	mov	r0, r6
 800f96c:	4639      	mov	r1, r7
 800f96e:	f7f0 fe43 	bl	80005f8 <__aeabi_dmul>
 800f972:	2300      	movs	r3, #0
 800f974:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f978:	9302      	str	r3, [sp, #8]
 800f97a:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800f97e:	46ab      	mov	fp, r5
 800f980:	106d      	asrs	r5, r5, #1
 800f982:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800f986:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800f98a:	ec41 0b18 	vmov	d8, r0, r1
 800f98e:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800f992:	2200      	movs	r2, #0
 800f994:	4640      	mov	r0, r8
 800f996:	4649      	mov	r1, r9
 800f998:	4614      	mov	r4, r2
 800f99a:	461d      	mov	r5, r3
 800f99c:	f7f0 fe2c 	bl	80005f8 <__aeabi_dmul>
 800f9a0:	4602      	mov	r2, r0
 800f9a2:	460b      	mov	r3, r1
 800f9a4:	4630      	mov	r0, r6
 800f9a6:	4639      	mov	r1, r7
 800f9a8:	f7f0 fc6e 	bl	8000288 <__aeabi_dsub>
 800f9ac:	ec53 2b19 	vmov	r2, r3, d9
 800f9b0:	4606      	mov	r6, r0
 800f9b2:	460f      	mov	r7, r1
 800f9b4:	4620      	mov	r0, r4
 800f9b6:	4629      	mov	r1, r5
 800f9b8:	f7f0 fc66 	bl	8000288 <__aeabi_dsub>
 800f9bc:	4602      	mov	r2, r0
 800f9be:	460b      	mov	r3, r1
 800f9c0:	4650      	mov	r0, sl
 800f9c2:	4659      	mov	r1, fp
 800f9c4:	f7f0 fc60 	bl	8000288 <__aeabi_dsub>
 800f9c8:	4642      	mov	r2, r8
 800f9ca:	464b      	mov	r3, r9
 800f9cc:	f7f0 fe14 	bl	80005f8 <__aeabi_dmul>
 800f9d0:	4602      	mov	r2, r0
 800f9d2:	460b      	mov	r3, r1
 800f9d4:	4630      	mov	r0, r6
 800f9d6:	4639      	mov	r1, r7
 800f9d8:	f7f0 fc56 	bl	8000288 <__aeabi_dsub>
 800f9dc:	ec53 2b1a 	vmov	r2, r3, d10
 800f9e0:	f7f0 fe0a 	bl	80005f8 <__aeabi_dmul>
 800f9e4:	ec53 2b18 	vmov	r2, r3, d8
 800f9e8:	ec41 0b19 	vmov	d9, r0, r1
 800f9ec:	ec51 0b18 	vmov	r0, r1, d8
 800f9f0:	f7f0 fe02 	bl	80005f8 <__aeabi_dmul>
 800f9f4:	a37c      	add	r3, pc, #496	; (adr r3, 800fbe8 <__ieee754_pow+0x708>)
 800f9f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f9fa:	4604      	mov	r4, r0
 800f9fc:	460d      	mov	r5, r1
 800f9fe:	f7f0 fdfb 	bl	80005f8 <__aeabi_dmul>
 800fa02:	a37b      	add	r3, pc, #492	; (adr r3, 800fbf0 <__ieee754_pow+0x710>)
 800fa04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa08:	f7f0 fc40 	bl	800028c <__adddf3>
 800fa0c:	4622      	mov	r2, r4
 800fa0e:	462b      	mov	r3, r5
 800fa10:	f7f0 fdf2 	bl	80005f8 <__aeabi_dmul>
 800fa14:	a378      	add	r3, pc, #480	; (adr r3, 800fbf8 <__ieee754_pow+0x718>)
 800fa16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa1a:	f7f0 fc37 	bl	800028c <__adddf3>
 800fa1e:	4622      	mov	r2, r4
 800fa20:	462b      	mov	r3, r5
 800fa22:	f7f0 fde9 	bl	80005f8 <__aeabi_dmul>
 800fa26:	a376      	add	r3, pc, #472	; (adr r3, 800fc00 <__ieee754_pow+0x720>)
 800fa28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa2c:	f7f0 fc2e 	bl	800028c <__adddf3>
 800fa30:	4622      	mov	r2, r4
 800fa32:	462b      	mov	r3, r5
 800fa34:	f7f0 fde0 	bl	80005f8 <__aeabi_dmul>
 800fa38:	a373      	add	r3, pc, #460	; (adr r3, 800fc08 <__ieee754_pow+0x728>)
 800fa3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa3e:	f7f0 fc25 	bl	800028c <__adddf3>
 800fa42:	4622      	mov	r2, r4
 800fa44:	462b      	mov	r3, r5
 800fa46:	f7f0 fdd7 	bl	80005f8 <__aeabi_dmul>
 800fa4a:	a371      	add	r3, pc, #452	; (adr r3, 800fc10 <__ieee754_pow+0x730>)
 800fa4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa50:	f7f0 fc1c 	bl	800028c <__adddf3>
 800fa54:	4622      	mov	r2, r4
 800fa56:	4606      	mov	r6, r0
 800fa58:	460f      	mov	r7, r1
 800fa5a:	462b      	mov	r3, r5
 800fa5c:	4620      	mov	r0, r4
 800fa5e:	4629      	mov	r1, r5
 800fa60:	f7f0 fdca 	bl	80005f8 <__aeabi_dmul>
 800fa64:	4602      	mov	r2, r0
 800fa66:	460b      	mov	r3, r1
 800fa68:	4630      	mov	r0, r6
 800fa6a:	4639      	mov	r1, r7
 800fa6c:	f7f0 fdc4 	bl	80005f8 <__aeabi_dmul>
 800fa70:	4642      	mov	r2, r8
 800fa72:	4604      	mov	r4, r0
 800fa74:	460d      	mov	r5, r1
 800fa76:	464b      	mov	r3, r9
 800fa78:	ec51 0b18 	vmov	r0, r1, d8
 800fa7c:	f7f0 fc06 	bl	800028c <__adddf3>
 800fa80:	ec53 2b19 	vmov	r2, r3, d9
 800fa84:	f7f0 fdb8 	bl	80005f8 <__aeabi_dmul>
 800fa88:	4622      	mov	r2, r4
 800fa8a:	462b      	mov	r3, r5
 800fa8c:	f7f0 fbfe 	bl	800028c <__adddf3>
 800fa90:	4642      	mov	r2, r8
 800fa92:	4682      	mov	sl, r0
 800fa94:	468b      	mov	fp, r1
 800fa96:	464b      	mov	r3, r9
 800fa98:	4640      	mov	r0, r8
 800fa9a:	4649      	mov	r1, r9
 800fa9c:	f7f0 fdac 	bl	80005f8 <__aeabi_dmul>
 800faa0:	4b6b      	ldr	r3, [pc, #428]	; (800fc50 <__ieee754_pow+0x770>)
 800faa2:	2200      	movs	r2, #0
 800faa4:	4606      	mov	r6, r0
 800faa6:	460f      	mov	r7, r1
 800faa8:	f7f0 fbf0 	bl	800028c <__adddf3>
 800faac:	4652      	mov	r2, sl
 800faae:	465b      	mov	r3, fp
 800fab0:	f7f0 fbec 	bl	800028c <__adddf3>
 800fab4:	2000      	movs	r0, #0
 800fab6:	4604      	mov	r4, r0
 800fab8:	460d      	mov	r5, r1
 800faba:	4602      	mov	r2, r0
 800fabc:	460b      	mov	r3, r1
 800fabe:	4640      	mov	r0, r8
 800fac0:	4649      	mov	r1, r9
 800fac2:	f7f0 fd99 	bl	80005f8 <__aeabi_dmul>
 800fac6:	4b62      	ldr	r3, [pc, #392]	; (800fc50 <__ieee754_pow+0x770>)
 800fac8:	4680      	mov	r8, r0
 800faca:	4689      	mov	r9, r1
 800facc:	2200      	movs	r2, #0
 800face:	4620      	mov	r0, r4
 800fad0:	4629      	mov	r1, r5
 800fad2:	f7f0 fbd9 	bl	8000288 <__aeabi_dsub>
 800fad6:	4632      	mov	r2, r6
 800fad8:	463b      	mov	r3, r7
 800fada:	f7f0 fbd5 	bl	8000288 <__aeabi_dsub>
 800fade:	4602      	mov	r2, r0
 800fae0:	460b      	mov	r3, r1
 800fae2:	4650      	mov	r0, sl
 800fae4:	4659      	mov	r1, fp
 800fae6:	f7f0 fbcf 	bl	8000288 <__aeabi_dsub>
 800faea:	ec53 2b18 	vmov	r2, r3, d8
 800faee:	f7f0 fd83 	bl	80005f8 <__aeabi_dmul>
 800faf2:	4622      	mov	r2, r4
 800faf4:	4606      	mov	r6, r0
 800faf6:	460f      	mov	r7, r1
 800faf8:	462b      	mov	r3, r5
 800fafa:	ec51 0b19 	vmov	r0, r1, d9
 800fafe:	f7f0 fd7b 	bl	80005f8 <__aeabi_dmul>
 800fb02:	4602      	mov	r2, r0
 800fb04:	460b      	mov	r3, r1
 800fb06:	4630      	mov	r0, r6
 800fb08:	4639      	mov	r1, r7
 800fb0a:	f7f0 fbbf 	bl	800028c <__adddf3>
 800fb0e:	4606      	mov	r6, r0
 800fb10:	460f      	mov	r7, r1
 800fb12:	4602      	mov	r2, r0
 800fb14:	460b      	mov	r3, r1
 800fb16:	4640      	mov	r0, r8
 800fb18:	4649      	mov	r1, r9
 800fb1a:	f7f0 fbb7 	bl	800028c <__adddf3>
 800fb1e:	a33e      	add	r3, pc, #248	; (adr r3, 800fc18 <__ieee754_pow+0x738>)
 800fb20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb24:	2000      	movs	r0, #0
 800fb26:	4604      	mov	r4, r0
 800fb28:	460d      	mov	r5, r1
 800fb2a:	f7f0 fd65 	bl	80005f8 <__aeabi_dmul>
 800fb2e:	4642      	mov	r2, r8
 800fb30:	ec41 0b18 	vmov	d8, r0, r1
 800fb34:	464b      	mov	r3, r9
 800fb36:	4620      	mov	r0, r4
 800fb38:	4629      	mov	r1, r5
 800fb3a:	f7f0 fba5 	bl	8000288 <__aeabi_dsub>
 800fb3e:	4602      	mov	r2, r0
 800fb40:	460b      	mov	r3, r1
 800fb42:	4630      	mov	r0, r6
 800fb44:	4639      	mov	r1, r7
 800fb46:	f7f0 fb9f 	bl	8000288 <__aeabi_dsub>
 800fb4a:	a335      	add	r3, pc, #212	; (adr r3, 800fc20 <__ieee754_pow+0x740>)
 800fb4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb50:	f7f0 fd52 	bl	80005f8 <__aeabi_dmul>
 800fb54:	a334      	add	r3, pc, #208	; (adr r3, 800fc28 <__ieee754_pow+0x748>)
 800fb56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb5a:	4606      	mov	r6, r0
 800fb5c:	460f      	mov	r7, r1
 800fb5e:	4620      	mov	r0, r4
 800fb60:	4629      	mov	r1, r5
 800fb62:	f7f0 fd49 	bl	80005f8 <__aeabi_dmul>
 800fb66:	4602      	mov	r2, r0
 800fb68:	460b      	mov	r3, r1
 800fb6a:	4630      	mov	r0, r6
 800fb6c:	4639      	mov	r1, r7
 800fb6e:	f7f0 fb8d 	bl	800028c <__adddf3>
 800fb72:	9a07      	ldr	r2, [sp, #28]
 800fb74:	4b37      	ldr	r3, [pc, #220]	; (800fc54 <__ieee754_pow+0x774>)
 800fb76:	4413      	add	r3, r2
 800fb78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb7c:	f7f0 fb86 	bl	800028c <__adddf3>
 800fb80:	4682      	mov	sl, r0
 800fb82:	9805      	ldr	r0, [sp, #20]
 800fb84:	468b      	mov	fp, r1
 800fb86:	f7f0 fccd 	bl	8000524 <__aeabi_i2d>
 800fb8a:	9a07      	ldr	r2, [sp, #28]
 800fb8c:	4b32      	ldr	r3, [pc, #200]	; (800fc58 <__ieee754_pow+0x778>)
 800fb8e:	4413      	add	r3, r2
 800fb90:	e9d3 8900 	ldrd	r8, r9, [r3]
 800fb94:	4606      	mov	r6, r0
 800fb96:	460f      	mov	r7, r1
 800fb98:	4652      	mov	r2, sl
 800fb9a:	465b      	mov	r3, fp
 800fb9c:	ec51 0b18 	vmov	r0, r1, d8
 800fba0:	f7f0 fb74 	bl	800028c <__adddf3>
 800fba4:	4642      	mov	r2, r8
 800fba6:	464b      	mov	r3, r9
 800fba8:	f7f0 fb70 	bl	800028c <__adddf3>
 800fbac:	4632      	mov	r2, r6
 800fbae:	463b      	mov	r3, r7
 800fbb0:	f7f0 fb6c 	bl	800028c <__adddf3>
 800fbb4:	2000      	movs	r0, #0
 800fbb6:	4632      	mov	r2, r6
 800fbb8:	463b      	mov	r3, r7
 800fbba:	4604      	mov	r4, r0
 800fbbc:	460d      	mov	r5, r1
 800fbbe:	f7f0 fb63 	bl	8000288 <__aeabi_dsub>
 800fbc2:	4642      	mov	r2, r8
 800fbc4:	464b      	mov	r3, r9
 800fbc6:	f7f0 fb5f 	bl	8000288 <__aeabi_dsub>
 800fbca:	ec53 2b18 	vmov	r2, r3, d8
 800fbce:	f7f0 fb5b 	bl	8000288 <__aeabi_dsub>
 800fbd2:	4602      	mov	r2, r0
 800fbd4:	460b      	mov	r3, r1
 800fbd6:	4650      	mov	r0, sl
 800fbd8:	4659      	mov	r1, fp
 800fbda:	e610      	b.n	800f7fe <__ieee754_pow+0x31e>
 800fbdc:	2401      	movs	r4, #1
 800fbde:	e6a1      	b.n	800f924 <__ieee754_pow+0x444>
 800fbe0:	ed9f 7b13 	vldr	d7, [pc, #76]	; 800fc30 <__ieee754_pow+0x750>
 800fbe4:	e617      	b.n	800f816 <__ieee754_pow+0x336>
 800fbe6:	bf00      	nop
 800fbe8:	4a454eef 	.word	0x4a454eef
 800fbec:	3fca7e28 	.word	0x3fca7e28
 800fbf0:	93c9db65 	.word	0x93c9db65
 800fbf4:	3fcd864a 	.word	0x3fcd864a
 800fbf8:	a91d4101 	.word	0xa91d4101
 800fbfc:	3fd17460 	.word	0x3fd17460
 800fc00:	518f264d 	.word	0x518f264d
 800fc04:	3fd55555 	.word	0x3fd55555
 800fc08:	db6fabff 	.word	0xdb6fabff
 800fc0c:	3fdb6db6 	.word	0x3fdb6db6
 800fc10:	33333303 	.word	0x33333303
 800fc14:	3fe33333 	.word	0x3fe33333
 800fc18:	e0000000 	.word	0xe0000000
 800fc1c:	3feec709 	.word	0x3feec709
 800fc20:	dc3a03fd 	.word	0xdc3a03fd
 800fc24:	3feec709 	.word	0x3feec709
 800fc28:	145b01f5 	.word	0x145b01f5
 800fc2c:	be3e2fe0 	.word	0xbe3e2fe0
 800fc30:	00000000 	.word	0x00000000
 800fc34:	3ff00000 	.word	0x3ff00000
 800fc38:	7ff00000 	.word	0x7ff00000
 800fc3c:	43400000 	.word	0x43400000
 800fc40:	0003988e 	.word	0x0003988e
 800fc44:	000bb679 	.word	0x000bb679
 800fc48:	08013db8 	.word	0x08013db8
 800fc4c:	3ff00000 	.word	0x3ff00000
 800fc50:	40080000 	.word	0x40080000
 800fc54:	08013dd8 	.word	0x08013dd8
 800fc58:	08013dc8 	.word	0x08013dc8
 800fc5c:	a3b5      	add	r3, pc, #724	; (adr r3, 800ff34 <__ieee754_pow+0xa54>)
 800fc5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc62:	4640      	mov	r0, r8
 800fc64:	4649      	mov	r1, r9
 800fc66:	f7f0 fb11 	bl	800028c <__adddf3>
 800fc6a:	4622      	mov	r2, r4
 800fc6c:	ec41 0b1a 	vmov	d10, r0, r1
 800fc70:	462b      	mov	r3, r5
 800fc72:	4630      	mov	r0, r6
 800fc74:	4639      	mov	r1, r7
 800fc76:	f7f0 fb07 	bl	8000288 <__aeabi_dsub>
 800fc7a:	4602      	mov	r2, r0
 800fc7c:	460b      	mov	r3, r1
 800fc7e:	ec51 0b1a 	vmov	r0, r1, d10
 800fc82:	f7f0 ff49 	bl	8000b18 <__aeabi_dcmpgt>
 800fc86:	2800      	cmp	r0, #0
 800fc88:	f47f ae04 	bne.w	800f894 <__ieee754_pow+0x3b4>
 800fc8c:	4aa4      	ldr	r2, [pc, #656]	; (800ff20 <__ieee754_pow+0xa40>)
 800fc8e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800fc92:	4293      	cmp	r3, r2
 800fc94:	f340 8108 	ble.w	800fea8 <__ieee754_pow+0x9c8>
 800fc98:	151b      	asrs	r3, r3, #20
 800fc9a:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800fc9e:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800fca2:	fa4a f303 	asr.w	r3, sl, r3
 800fca6:	445b      	add	r3, fp
 800fca8:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800fcac:	4e9d      	ldr	r6, [pc, #628]	; (800ff24 <__ieee754_pow+0xa44>)
 800fcae:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800fcb2:	4116      	asrs	r6, r2
 800fcb4:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800fcb8:	2000      	movs	r0, #0
 800fcba:	ea23 0106 	bic.w	r1, r3, r6
 800fcbe:	f1c2 0214 	rsb	r2, r2, #20
 800fcc2:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800fcc6:	fa4a fa02 	asr.w	sl, sl, r2
 800fcca:	f1bb 0f00 	cmp.w	fp, #0
 800fcce:	4602      	mov	r2, r0
 800fcd0:	460b      	mov	r3, r1
 800fcd2:	4620      	mov	r0, r4
 800fcd4:	4629      	mov	r1, r5
 800fcd6:	bfb8      	it	lt
 800fcd8:	f1ca 0a00 	rsblt	sl, sl, #0
 800fcdc:	f7f0 fad4 	bl	8000288 <__aeabi_dsub>
 800fce0:	ec41 0b19 	vmov	d9, r0, r1
 800fce4:	4642      	mov	r2, r8
 800fce6:	464b      	mov	r3, r9
 800fce8:	ec51 0b19 	vmov	r0, r1, d9
 800fcec:	f7f0 face 	bl	800028c <__adddf3>
 800fcf0:	a37b      	add	r3, pc, #492	; (adr r3, 800fee0 <__ieee754_pow+0xa00>)
 800fcf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fcf6:	2000      	movs	r0, #0
 800fcf8:	4604      	mov	r4, r0
 800fcfa:	460d      	mov	r5, r1
 800fcfc:	f7f0 fc7c 	bl	80005f8 <__aeabi_dmul>
 800fd00:	ec53 2b19 	vmov	r2, r3, d9
 800fd04:	4606      	mov	r6, r0
 800fd06:	460f      	mov	r7, r1
 800fd08:	4620      	mov	r0, r4
 800fd0a:	4629      	mov	r1, r5
 800fd0c:	f7f0 fabc 	bl	8000288 <__aeabi_dsub>
 800fd10:	4602      	mov	r2, r0
 800fd12:	460b      	mov	r3, r1
 800fd14:	4640      	mov	r0, r8
 800fd16:	4649      	mov	r1, r9
 800fd18:	f7f0 fab6 	bl	8000288 <__aeabi_dsub>
 800fd1c:	a372      	add	r3, pc, #456	; (adr r3, 800fee8 <__ieee754_pow+0xa08>)
 800fd1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd22:	f7f0 fc69 	bl	80005f8 <__aeabi_dmul>
 800fd26:	a372      	add	r3, pc, #456	; (adr r3, 800fef0 <__ieee754_pow+0xa10>)
 800fd28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd2c:	4680      	mov	r8, r0
 800fd2e:	4689      	mov	r9, r1
 800fd30:	4620      	mov	r0, r4
 800fd32:	4629      	mov	r1, r5
 800fd34:	f7f0 fc60 	bl	80005f8 <__aeabi_dmul>
 800fd38:	4602      	mov	r2, r0
 800fd3a:	460b      	mov	r3, r1
 800fd3c:	4640      	mov	r0, r8
 800fd3e:	4649      	mov	r1, r9
 800fd40:	f7f0 faa4 	bl	800028c <__adddf3>
 800fd44:	4604      	mov	r4, r0
 800fd46:	460d      	mov	r5, r1
 800fd48:	4602      	mov	r2, r0
 800fd4a:	460b      	mov	r3, r1
 800fd4c:	4630      	mov	r0, r6
 800fd4e:	4639      	mov	r1, r7
 800fd50:	f7f0 fa9c 	bl	800028c <__adddf3>
 800fd54:	4632      	mov	r2, r6
 800fd56:	463b      	mov	r3, r7
 800fd58:	4680      	mov	r8, r0
 800fd5a:	4689      	mov	r9, r1
 800fd5c:	f7f0 fa94 	bl	8000288 <__aeabi_dsub>
 800fd60:	4602      	mov	r2, r0
 800fd62:	460b      	mov	r3, r1
 800fd64:	4620      	mov	r0, r4
 800fd66:	4629      	mov	r1, r5
 800fd68:	f7f0 fa8e 	bl	8000288 <__aeabi_dsub>
 800fd6c:	4642      	mov	r2, r8
 800fd6e:	4606      	mov	r6, r0
 800fd70:	460f      	mov	r7, r1
 800fd72:	464b      	mov	r3, r9
 800fd74:	4640      	mov	r0, r8
 800fd76:	4649      	mov	r1, r9
 800fd78:	f7f0 fc3e 	bl	80005f8 <__aeabi_dmul>
 800fd7c:	a35e      	add	r3, pc, #376	; (adr r3, 800fef8 <__ieee754_pow+0xa18>)
 800fd7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd82:	4604      	mov	r4, r0
 800fd84:	460d      	mov	r5, r1
 800fd86:	f7f0 fc37 	bl	80005f8 <__aeabi_dmul>
 800fd8a:	a35d      	add	r3, pc, #372	; (adr r3, 800ff00 <__ieee754_pow+0xa20>)
 800fd8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd90:	f7f0 fa7a 	bl	8000288 <__aeabi_dsub>
 800fd94:	4622      	mov	r2, r4
 800fd96:	462b      	mov	r3, r5
 800fd98:	f7f0 fc2e 	bl	80005f8 <__aeabi_dmul>
 800fd9c:	a35a      	add	r3, pc, #360	; (adr r3, 800ff08 <__ieee754_pow+0xa28>)
 800fd9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fda2:	f7f0 fa73 	bl	800028c <__adddf3>
 800fda6:	4622      	mov	r2, r4
 800fda8:	462b      	mov	r3, r5
 800fdaa:	f7f0 fc25 	bl	80005f8 <__aeabi_dmul>
 800fdae:	a358      	add	r3, pc, #352	; (adr r3, 800ff10 <__ieee754_pow+0xa30>)
 800fdb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fdb4:	f7f0 fa68 	bl	8000288 <__aeabi_dsub>
 800fdb8:	4622      	mov	r2, r4
 800fdba:	462b      	mov	r3, r5
 800fdbc:	f7f0 fc1c 	bl	80005f8 <__aeabi_dmul>
 800fdc0:	a355      	add	r3, pc, #340	; (adr r3, 800ff18 <__ieee754_pow+0xa38>)
 800fdc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fdc6:	f7f0 fa61 	bl	800028c <__adddf3>
 800fdca:	4622      	mov	r2, r4
 800fdcc:	462b      	mov	r3, r5
 800fdce:	f7f0 fc13 	bl	80005f8 <__aeabi_dmul>
 800fdd2:	4602      	mov	r2, r0
 800fdd4:	460b      	mov	r3, r1
 800fdd6:	4640      	mov	r0, r8
 800fdd8:	4649      	mov	r1, r9
 800fdda:	f7f0 fa55 	bl	8000288 <__aeabi_dsub>
 800fdde:	4604      	mov	r4, r0
 800fde0:	460d      	mov	r5, r1
 800fde2:	4602      	mov	r2, r0
 800fde4:	460b      	mov	r3, r1
 800fde6:	4640      	mov	r0, r8
 800fde8:	4649      	mov	r1, r9
 800fdea:	f7f0 fc05 	bl	80005f8 <__aeabi_dmul>
 800fdee:	2200      	movs	r2, #0
 800fdf0:	ec41 0b19 	vmov	d9, r0, r1
 800fdf4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800fdf8:	4620      	mov	r0, r4
 800fdfa:	4629      	mov	r1, r5
 800fdfc:	f7f0 fa44 	bl	8000288 <__aeabi_dsub>
 800fe00:	4602      	mov	r2, r0
 800fe02:	460b      	mov	r3, r1
 800fe04:	ec51 0b19 	vmov	r0, r1, d9
 800fe08:	f7f0 fd20 	bl	800084c <__aeabi_ddiv>
 800fe0c:	4632      	mov	r2, r6
 800fe0e:	4604      	mov	r4, r0
 800fe10:	460d      	mov	r5, r1
 800fe12:	463b      	mov	r3, r7
 800fe14:	4640      	mov	r0, r8
 800fe16:	4649      	mov	r1, r9
 800fe18:	f7f0 fbee 	bl	80005f8 <__aeabi_dmul>
 800fe1c:	4632      	mov	r2, r6
 800fe1e:	463b      	mov	r3, r7
 800fe20:	f7f0 fa34 	bl	800028c <__adddf3>
 800fe24:	4602      	mov	r2, r0
 800fe26:	460b      	mov	r3, r1
 800fe28:	4620      	mov	r0, r4
 800fe2a:	4629      	mov	r1, r5
 800fe2c:	f7f0 fa2c 	bl	8000288 <__aeabi_dsub>
 800fe30:	4642      	mov	r2, r8
 800fe32:	464b      	mov	r3, r9
 800fe34:	f7f0 fa28 	bl	8000288 <__aeabi_dsub>
 800fe38:	460b      	mov	r3, r1
 800fe3a:	4602      	mov	r2, r0
 800fe3c:	493a      	ldr	r1, [pc, #232]	; (800ff28 <__ieee754_pow+0xa48>)
 800fe3e:	2000      	movs	r0, #0
 800fe40:	f7f0 fa22 	bl	8000288 <__aeabi_dsub>
 800fe44:	ec41 0b10 	vmov	d0, r0, r1
 800fe48:	ee10 3a90 	vmov	r3, s1
 800fe4c:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800fe50:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800fe54:	da2b      	bge.n	800feae <__ieee754_pow+0x9ce>
 800fe56:	4650      	mov	r0, sl
 800fe58:	f001 f8ce 	bl	8010ff8 <scalbn>
 800fe5c:	ec51 0b10 	vmov	r0, r1, d0
 800fe60:	ec53 2b18 	vmov	r2, r3, d8
 800fe64:	f7ff bbed 	b.w	800f642 <__ieee754_pow+0x162>
 800fe68:	4b30      	ldr	r3, [pc, #192]	; (800ff2c <__ieee754_pow+0xa4c>)
 800fe6a:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800fe6e:	429e      	cmp	r6, r3
 800fe70:	f77f af0c 	ble.w	800fc8c <__ieee754_pow+0x7ac>
 800fe74:	4b2e      	ldr	r3, [pc, #184]	; (800ff30 <__ieee754_pow+0xa50>)
 800fe76:	440b      	add	r3, r1
 800fe78:	4303      	orrs	r3, r0
 800fe7a:	d009      	beq.n	800fe90 <__ieee754_pow+0x9b0>
 800fe7c:	ec51 0b18 	vmov	r0, r1, d8
 800fe80:	2200      	movs	r2, #0
 800fe82:	2300      	movs	r3, #0
 800fe84:	f7f0 fe2a 	bl	8000adc <__aeabi_dcmplt>
 800fe88:	3800      	subs	r0, #0
 800fe8a:	bf18      	it	ne
 800fe8c:	2001      	movne	r0, #1
 800fe8e:	e447      	b.n	800f720 <__ieee754_pow+0x240>
 800fe90:	4622      	mov	r2, r4
 800fe92:	462b      	mov	r3, r5
 800fe94:	f7f0 f9f8 	bl	8000288 <__aeabi_dsub>
 800fe98:	4642      	mov	r2, r8
 800fe9a:	464b      	mov	r3, r9
 800fe9c:	f7f0 fe32 	bl	8000b04 <__aeabi_dcmpge>
 800fea0:	2800      	cmp	r0, #0
 800fea2:	f43f aef3 	beq.w	800fc8c <__ieee754_pow+0x7ac>
 800fea6:	e7e9      	b.n	800fe7c <__ieee754_pow+0x99c>
 800fea8:	f04f 0a00 	mov.w	sl, #0
 800feac:	e71a      	b.n	800fce4 <__ieee754_pow+0x804>
 800feae:	ec51 0b10 	vmov	r0, r1, d0
 800feb2:	4619      	mov	r1, r3
 800feb4:	e7d4      	b.n	800fe60 <__ieee754_pow+0x980>
 800feb6:	491c      	ldr	r1, [pc, #112]	; (800ff28 <__ieee754_pow+0xa48>)
 800feb8:	2000      	movs	r0, #0
 800feba:	f7ff bb30 	b.w	800f51e <__ieee754_pow+0x3e>
 800febe:	2000      	movs	r0, #0
 800fec0:	2100      	movs	r1, #0
 800fec2:	f7ff bb2c 	b.w	800f51e <__ieee754_pow+0x3e>
 800fec6:	4630      	mov	r0, r6
 800fec8:	4639      	mov	r1, r7
 800feca:	f7ff bb28 	b.w	800f51e <__ieee754_pow+0x3e>
 800fece:	9204      	str	r2, [sp, #16]
 800fed0:	f7ff bb7a 	b.w	800f5c8 <__ieee754_pow+0xe8>
 800fed4:	2300      	movs	r3, #0
 800fed6:	f7ff bb64 	b.w	800f5a2 <__ieee754_pow+0xc2>
 800feda:	bf00      	nop
 800fedc:	f3af 8000 	nop.w
 800fee0:	00000000 	.word	0x00000000
 800fee4:	3fe62e43 	.word	0x3fe62e43
 800fee8:	fefa39ef 	.word	0xfefa39ef
 800feec:	3fe62e42 	.word	0x3fe62e42
 800fef0:	0ca86c39 	.word	0x0ca86c39
 800fef4:	be205c61 	.word	0xbe205c61
 800fef8:	72bea4d0 	.word	0x72bea4d0
 800fefc:	3e663769 	.word	0x3e663769
 800ff00:	c5d26bf1 	.word	0xc5d26bf1
 800ff04:	3ebbbd41 	.word	0x3ebbbd41
 800ff08:	af25de2c 	.word	0xaf25de2c
 800ff0c:	3f11566a 	.word	0x3f11566a
 800ff10:	16bebd93 	.word	0x16bebd93
 800ff14:	3f66c16c 	.word	0x3f66c16c
 800ff18:	5555553e 	.word	0x5555553e
 800ff1c:	3fc55555 	.word	0x3fc55555
 800ff20:	3fe00000 	.word	0x3fe00000
 800ff24:	000fffff 	.word	0x000fffff
 800ff28:	3ff00000 	.word	0x3ff00000
 800ff2c:	4090cbff 	.word	0x4090cbff
 800ff30:	3f6f3400 	.word	0x3f6f3400
 800ff34:	652b82fe 	.word	0x652b82fe
 800ff38:	3c971547 	.word	0x3c971547
 800ff3c:	00000000 	.word	0x00000000

0800ff40 <__ieee754_rem_pio2>:
 800ff40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ff44:	ed2d 8b02 	vpush	{d8}
 800ff48:	ec55 4b10 	vmov	r4, r5, d0
 800ff4c:	4bca      	ldr	r3, [pc, #808]	; (8010278 <__ieee754_rem_pio2+0x338>)
 800ff4e:	b08b      	sub	sp, #44	; 0x2c
 800ff50:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800ff54:	4598      	cmp	r8, r3
 800ff56:	4682      	mov	sl, r0
 800ff58:	9502      	str	r5, [sp, #8]
 800ff5a:	dc08      	bgt.n	800ff6e <__ieee754_rem_pio2+0x2e>
 800ff5c:	2200      	movs	r2, #0
 800ff5e:	2300      	movs	r3, #0
 800ff60:	ed80 0b00 	vstr	d0, [r0]
 800ff64:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800ff68:	f04f 0b00 	mov.w	fp, #0
 800ff6c:	e028      	b.n	800ffc0 <__ieee754_rem_pio2+0x80>
 800ff6e:	4bc3      	ldr	r3, [pc, #780]	; (801027c <__ieee754_rem_pio2+0x33c>)
 800ff70:	4598      	cmp	r8, r3
 800ff72:	dc78      	bgt.n	8010066 <__ieee754_rem_pio2+0x126>
 800ff74:	9b02      	ldr	r3, [sp, #8]
 800ff76:	4ec2      	ldr	r6, [pc, #776]	; (8010280 <__ieee754_rem_pio2+0x340>)
 800ff78:	2b00      	cmp	r3, #0
 800ff7a:	ee10 0a10 	vmov	r0, s0
 800ff7e:	a3b0      	add	r3, pc, #704	; (adr r3, 8010240 <__ieee754_rem_pio2+0x300>)
 800ff80:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff84:	4629      	mov	r1, r5
 800ff86:	dd39      	ble.n	800fffc <__ieee754_rem_pio2+0xbc>
 800ff88:	f7f0 f97e 	bl	8000288 <__aeabi_dsub>
 800ff8c:	45b0      	cmp	r8, r6
 800ff8e:	4604      	mov	r4, r0
 800ff90:	460d      	mov	r5, r1
 800ff92:	d01b      	beq.n	800ffcc <__ieee754_rem_pio2+0x8c>
 800ff94:	a3ac      	add	r3, pc, #688	; (adr r3, 8010248 <__ieee754_rem_pio2+0x308>)
 800ff96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff9a:	f7f0 f975 	bl	8000288 <__aeabi_dsub>
 800ff9e:	4602      	mov	r2, r0
 800ffa0:	460b      	mov	r3, r1
 800ffa2:	e9ca 2300 	strd	r2, r3, [sl]
 800ffa6:	4620      	mov	r0, r4
 800ffa8:	4629      	mov	r1, r5
 800ffaa:	f7f0 f96d 	bl	8000288 <__aeabi_dsub>
 800ffae:	a3a6      	add	r3, pc, #664	; (adr r3, 8010248 <__ieee754_rem_pio2+0x308>)
 800ffb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ffb4:	f7f0 f968 	bl	8000288 <__aeabi_dsub>
 800ffb8:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800ffbc:	f04f 0b01 	mov.w	fp, #1
 800ffc0:	4658      	mov	r0, fp
 800ffc2:	b00b      	add	sp, #44	; 0x2c
 800ffc4:	ecbd 8b02 	vpop	{d8}
 800ffc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ffcc:	a3a0      	add	r3, pc, #640	; (adr r3, 8010250 <__ieee754_rem_pio2+0x310>)
 800ffce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ffd2:	f7f0 f959 	bl	8000288 <__aeabi_dsub>
 800ffd6:	a3a0      	add	r3, pc, #640	; (adr r3, 8010258 <__ieee754_rem_pio2+0x318>)
 800ffd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ffdc:	4604      	mov	r4, r0
 800ffde:	460d      	mov	r5, r1
 800ffe0:	f7f0 f952 	bl	8000288 <__aeabi_dsub>
 800ffe4:	4602      	mov	r2, r0
 800ffe6:	460b      	mov	r3, r1
 800ffe8:	e9ca 2300 	strd	r2, r3, [sl]
 800ffec:	4620      	mov	r0, r4
 800ffee:	4629      	mov	r1, r5
 800fff0:	f7f0 f94a 	bl	8000288 <__aeabi_dsub>
 800fff4:	a398      	add	r3, pc, #608	; (adr r3, 8010258 <__ieee754_rem_pio2+0x318>)
 800fff6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fffa:	e7db      	b.n	800ffb4 <__ieee754_rem_pio2+0x74>
 800fffc:	f7f0 f946 	bl	800028c <__adddf3>
 8010000:	45b0      	cmp	r8, r6
 8010002:	4604      	mov	r4, r0
 8010004:	460d      	mov	r5, r1
 8010006:	d016      	beq.n	8010036 <__ieee754_rem_pio2+0xf6>
 8010008:	a38f      	add	r3, pc, #572	; (adr r3, 8010248 <__ieee754_rem_pio2+0x308>)
 801000a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801000e:	f7f0 f93d 	bl	800028c <__adddf3>
 8010012:	4602      	mov	r2, r0
 8010014:	460b      	mov	r3, r1
 8010016:	e9ca 2300 	strd	r2, r3, [sl]
 801001a:	4620      	mov	r0, r4
 801001c:	4629      	mov	r1, r5
 801001e:	f7f0 f933 	bl	8000288 <__aeabi_dsub>
 8010022:	a389      	add	r3, pc, #548	; (adr r3, 8010248 <__ieee754_rem_pio2+0x308>)
 8010024:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010028:	f7f0 f930 	bl	800028c <__adddf3>
 801002c:	f04f 3bff 	mov.w	fp, #4294967295
 8010030:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8010034:	e7c4      	b.n	800ffc0 <__ieee754_rem_pio2+0x80>
 8010036:	a386      	add	r3, pc, #536	; (adr r3, 8010250 <__ieee754_rem_pio2+0x310>)
 8010038:	e9d3 2300 	ldrd	r2, r3, [r3]
 801003c:	f7f0 f926 	bl	800028c <__adddf3>
 8010040:	a385      	add	r3, pc, #532	; (adr r3, 8010258 <__ieee754_rem_pio2+0x318>)
 8010042:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010046:	4604      	mov	r4, r0
 8010048:	460d      	mov	r5, r1
 801004a:	f7f0 f91f 	bl	800028c <__adddf3>
 801004e:	4602      	mov	r2, r0
 8010050:	460b      	mov	r3, r1
 8010052:	e9ca 2300 	strd	r2, r3, [sl]
 8010056:	4620      	mov	r0, r4
 8010058:	4629      	mov	r1, r5
 801005a:	f7f0 f915 	bl	8000288 <__aeabi_dsub>
 801005e:	a37e      	add	r3, pc, #504	; (adr r3, 8010258 <__ieee754_rem_pio2+0x318>)
 8010060:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010064:	e7e0      	b.n	8010028 <__ieee754_rem_pio2+0xe8>
 8010066:	4b87      	ldr	r3, [pc, #540]	; (8010284 <__ieee754_rem_pio2+0x344>)
 8010068:	4598      	cmp	r8, r3
 801006a:	f300 80d9 	bgt.w	8010220 <__ieee754_rem_pio2+0x2e0>
 801006e:	f000 ff2d 	bl	8010ecc <fabs>
 8010072:	ec55 4b10 	vmov	r4, r5, d0
 8010076:	ee10 0a10 	vmov	r0, s0
 801007a:	a379      	add	r3, pc, #484	; (adr r3, 8010260 <__ieee754_rem_pio2+0x320>)
 801007c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010080:	4629      	mov	r1, r5
 8010082:	f7f0 fab9 	bl	80005f8 <__aeabi_dmul>
 8010086:	4b80      	ldr	r3, [pc, #512]	; (8010288 <__ieee754_rem_pio2+0x348>)
 8010088:	2200      	movs	r2, #0
 801008a:	f7f0 f8ff 	bl	800028c <__adddf3>
 801008e:	f7f0 fd63 	bl	8000b58 <__aeabi_d2iz>
 8010092:	4683      	mov	fp, r0
 8010094:	f7f0 fa46 	bl	8000524 <__aeabi_i2d>
 8010098:	4602      	mov	r2, r0
 801009a:	460b      	mov	r3, r1
 801009c:	ec43 2b18 	vmov	d8, r2, r3
 80100a0:	a367      	add	r3, pc, #412	; (adr r3, 8010240 <__ieee754_rem_pio2+0x300>)
 80100a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100a6:	f7f0 faa7 	bl	80005f8 <__aeabi_dmul>
 80100aa:	4602      	mov	r2, r0
 80100ac:	460b      	mov	r3, r1
 80100ae:	4620      	mov	r0, r4
 80100b0:	4629      	mov	r1, r5
 80100b2:	f7f0 f8e9 	bl	8000288 <__aeabi_dsub>
 80100b6:	a364      	add	r3, pc, #400	; (adr r3, 8010248 <__ieee754_rem_pio2+0x308>)
 80100b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80100bc:	4606      	mov	r6, r0
 80100be:	460f      	mov	r7, r1
 80100c0:	ec51 0b18 	vmov	r0, r1, d8
 80100c4:	f7f0 fa98 	bl	80005f8 <__aeabi_dmul>
 80100c8:	f1bb 0f1f 	cmp.w	fp, #31
 80100cc:	4604      	mov	r4, r0
 80100ce:	460d      	mov	r5, r1
 80100d0:	dc0d      	bgt.n	80100ee <__ieee754_rem_pio2+0x1ae>
 80100d2:	4b6e      	ldr	r3, [pc, #440]	; (801028c <__ieee754_rem_pio2+0x34c>)
 80100d4:	f10b 32ff 	add.w	r2, fp, #4294967295
 80100d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80100dc:	4543      	cmp	r3, r8
 80100de:	d006      	beq.n	80100ee <__ieee754_rem_pio2+0x1ae>
 80100e0:	4622      	mov	r2, r4
 80100e2:	462b      	mov	r3, r5
 80100e4:	4630      	mov	r0, r6
 80100e6:	4639      	mov	r1, r7
 80100e8:	f7f0 f8ce 	bl	8000288 <__aeabi_dsub>
 80100ec:	e00f      	b.n	801010e <__ieee754_rem_pio2+0x1ce>
 80100ee:	462b      	mov	r3, r5
 80100f0:	4622      	mov	r2, r4
 80100f2:	4630      	mov	r0, r6
 80100f4:	4639      	mov	r1, r7
 80100f6:	f7f0 f8c7 	bl	8000288 <__aeabi_dsub>
 80100fa:	ea4f 5328 	mov.w	r3, r8, asr #20
 80100fe:	9303      	str	r3, [sp, #12]
 8010100:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8010104:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 8010108:	f1b8 0f10 	cmp.w	r8, #16
 801010c:	dc02      	bgt.n	8010114 <__ieee754_rem_pio2+0x1d4>
 801010e:	e9ca 0100 	strd	r0, r1, [sl]
 8010112:	e039      	b.n	8010188 <__ieee754_rem_pio2+0x248>
 8010114:	a34e      	add	r3, pc, #312	; (adr r3, 8010250 <__ieee754_rem_pio2+0x310>)
 8010116:	e9d3 2300 	ldrd	r2, r3, [r3]
 801011a:	ec51 0b18 	vmov	r0, r1, d8
 801011e:	f7f0 fa6b 	bl	80005f8 <__aeabi_dmul>
 8010122:	4604      	mov	r4, r0
 8010124:	460d      	mov	r5, r1
 8010126:	4602      	mov	r2, r0
 8010128:	460b      	mov	r3, r1
 801012a:	4630      	mov	r0, r6
 801012c:	4639      	mov	r1, r7
 801012e:	f7f0 f8ab 	bl	8000288 <__aeabi_dsub>
 8010132:	4602      	mov	r2, r0
 8010134:	460b      	mov	r3, r1
 8010136:	4680      	mov	r8, r0
 8010138:	4689      	mov	r9, r1
 801013a:	4630      	mov	r0, r6
 801013c:	4639      	mov	r1, r7
 801013e:	f7f0 f8a3 	bl	8000288 <__aeabi_dsub>
 8010142:	4622      	mov	r2, r4
 8010144:	462b      	mov	r3, r5
 8010146:	f7f0 f89f 	bl	8000288 <__aeabi_dsub>
 801014a:	a343      	add	r3, pc, #268	; (adr r3, 8010258 <__ieee754_rem_pio2+0x318>)
 801014c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010150:	4604      	mov	r4, r0
 8010152:	460d      	mov	r5, r1
 8010154:	ec51 0b18 	vmov	r0, r1, d8
 8010158:	f7f0 fa4e 	bl	80005f8 <__aeabi_dmul>
 801015c:	4622      	mov	r2, r4
 801015e:	462b      	mov	r3, r5
 8010160:	f7f0 f892 	bl	8000288 <__aeabi_dsub>
 8010164:	4602      	mov	r2, r0
 8010166:	460b      	mov	r3, r1
 8010168:	4604      	mov	r4, r0
 801016a:	460d      	mov	r5, r1
 801016c:	4640      	mov	r0, r8
 801016e:	4649      	mov	r1, r9
 8010170:	f7f0 f88a 	bl	8000288 <__aeabi_dsub>
 8010174:	9a03      	ldr	r2, [sp, #12]
 8010176:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801017a:	1ad3      	subs	r3, r2, r3
 801017c:	2b31      	cmp	r3, #49	; 0x31
 801017e:	dc24      	bgt.n	80101ca <__ieee754_rem_pio2+0x28a>
 8010180:	e9ca 0100 	strd	r0, r1, [sl]
 8010184:	4646      	mov	r6, r8
 8010186:	464f      	mov	r7, r9
 8010188:	e9da 8900 	ldrd	r8, r9, [sl]
 801018c:	4630      	mov	r0, r6
 801018e:	4642      	mov	r2, r8
 8010190:	464b      	mov	r3, r9
 8010192:	4639      	mov	r1, r7
 8010194:	f7f0 f878 	bl	8000288 <__aeabi_dsub>
 8010198:	462b      	mov	r3, r5
 801019a:	4622      	mov	r2, r4
 801019c:	f7f0 f874 	bl	8000288 <__aeabi_dsub>
 80101a0:	9b02      	ldr	r3, [sp, #8]
 80101a2:	2b00      	cmp	r3, #0
 80101a4:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80101a8:	f6bf af0a 	bge.w	800ffc0 <__ieee754_rem_pio2+0x80>
 80101ac:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80101b0:	f8ca 3004 	str.w	r3, [sl, #4]
 80101b4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80101b8:	f8ca 8000 	str.w	r8, [sl]
 80101bc:	f8ca 0008 	str.w	r0, [sl, #8]
 80101c0:	f8ca 300c 	str.w	r3, [sl, #12]
 80101c4:	f1cb 0b00 	rsb	fp, fp, #0
 80101c8:	e6fa      	b.n	800ffc0 <__ieee754_rem_pio2+0x80>
 80101ca:	a327      	add	r3, pc, #156	; (adr r3, 8010268 <__ieee754_rem_pio2+0x328>)
 80101cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101d0:	ec51 0b18 	vmov	r0, r1, d8
 80101d4:	f7f0 fa10 	bl	80005f8 <__aeabi_dmul>
 80101d8:	4604      	mov	r4, r0
 80101da:	460d      	mov	r5, r1
 80101dc:	4602      	mov	r2, r0
 80101de:	460b      	mov	r3, r1
 80101e0:	4640      	mov	r0, r8
 80101e2:	4649      	mov	r1, r9
 80101e4:	f7f0 f850 	bl	8000288 <__aeabi_dsub>
 80101e8:	4602      	mov	r2, r0
 80101ea:	460b      	mov	r3, r1
 80101ec:	4606      	mov	r6, r0
 80101ee:	460f      	mov	r7, r1
 80101f0:	4640      	mov	r0, r8
 80101f2:	4649      	mov	r1, r9
 80101f4:	f7f0 f848 	bl	8000288 <__aeabi_dsub>
 80101f8:	4622      	mov	r2, r4
 80101fa:	462b      	mov	r3, r5
 80101fc:	f7f0 f844 	bl	8000288 <__aeabi_dsub>
 8010200:	a31b      	add	r3, pc, #108	; (adr r3, 8010270 <__ieee754_rem_pio2+0x330>)
 8010202:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010206:	4604      	mov	r4, r0
 8010208:	460d      	mov	r5, r1
 801020a:	ec51 0b18 	vmov	r0, r1, d8
 801020e:	f7f0 f9f3 	bl	80005f8 <__aeabi_dmul>
 8010212:	4622      	mov	r2, r4
 8010214:	462b      	mov	r3, r5
 8010216:	f7f0 f837 	bl	8000288 <__aeabi_dsub>
 801021a:	4604      	mov	r4, r0
 801021c:	460d      	mov	r5, r1
 801021e:	e75f      	b.n	80100e0 <__ieee754_rem_pio2+0x1a0>
 8010220:	4b1b      	ldr	r3, [pc, #108]	; (8010290 <__ieee754_rem_pio2+0x350>)
 8010222:	4598      	cmp	r8, r3
 8010224:	dd36      	ble.n	8010294 <__ieee754_rem_pio2+0x354>
 8010226:	ee10 2a10 	vmov	r2, s0
 801022a:	462b      	mov	r3, r5
 801022c:	4620      	mov	r0, r4
 801022e:	4629      	mov	r1, r5
 8010230:	f7f0 f82a 	bl	8000288 <__aeabi_dsub>
 8010234:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8010238:	e9ca 0100 	strd	r0, r1, [sl]
 801023c:	e694      	b.n	800ff68 <__ieee754_rem_pio2+0x28>
 801023e:	bf00      	nop
 8010240:	54400000 	.word	0x54400000
 8010244:	3ff921fb 	.word	0x3ff921fb
 8010248:	1a626331 	.word	0x1a626331
 801024c:	3dd0b461 	.word	0x3dd0b461
 8010250:	1a600000 	.word	0x1a600000
 8010254:	3dd0b461 	.word	0x3dd0b461
 8010258:	2e037073 	.word	0x2e037073
 801025c:	3ba3198a 	.word	0x3ba3198a
 8010260:	6dc9c883 	.word	0x6dc9c883
 8010264:	3fe45f30 	.word	0x3fe45f30
 8010268:	2e000000 	.word	0x2e000000
 801026c:	3ba3198a 	.word	0x3ba3198a
 8010270:	252049c1 	.word	0x252049c1
 8010274:	397b839a 	.word	0x397b839a
 8010278:	3fe921fb 	.word	0x3fe921fb
 801027c:	4002d97b 	.word	0x4002d97b
 8010280:	3ff921fb 	.word	0x3ff921fb
 8010284:	413921fb 	.word	0x413921fb
 8010288:	3fe00000 	.word	0x3fe00000
 801028c:	08013de8 	.word	0x08013de8
 8010290:	7fefffff 	.word	0x7fefffff
 8010294:	ea4f 5428 	mov.w	r4, r8, asr #20
 8010298:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 801029c:	ee10 0a10 	vmov	r0, s0
 80102a0:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 80102a4:	ee10 6a10 	vmov	r6, s0
 80102a8:	460f      	mov	r7, r1
 80102aa:	f7f0 fc55 	bl	8000b58 <__aeabi_d2iz>
 80102ae:	f7f0 f939 	bl	8000524 <__aeabi_i2d>
 80102b2:	4602      	mov	r2, r0
 80102b4:	460b      	mov	r3, r1
 80102b6:	4630      	mov	r0, r6
 80102b8:	4639      	mov	r1, r7
 80102ba:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80102be:	f7ef ffe3 	bl	8000288 <__aeabi_dsub>
 80102c2:	4b23      	ldr	r3, [pc, #140]	; (8010350 <__ieee754_rem_pio2+0x410>)
 80102c4:	2200      	movs	r2, #0
 80102c6:	f7f0 f997 	bl	80005f8 <__aeabi_dmul>
 80102ca:	460f      	mov	r7, r1
 80102cc:	4606      	mov	r6, r0
 80102ce:	f7f0 fc43 	bl	8000b58 <__aeabi_d2iz>
 80102d2:	f7f0 f927 	bl	8000524 <__aeabi_i2d>
 80102d6:	4602      	mov	r2, r0
 80102d8:	460b      	mov	r3, r1
 80102da:	4630      	mov	r0, r6
 80102dc:	4639      	mov	r1, r7
 80102de:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80102e2:	f7ef ffd1 	bl	8000288 <__aeabi_dsub>
 80102e6:	4b1a      	ldr	r3, [pc, #104]	; (8010350 <__ieee754_rem_pio2+0x410>)
 80102e8:	2200      	movs	r2, #0
 80102ea:	f7f0 f985 	bl	80005f8 <__aeabi_dmul>
 80102ee:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80102f2:	ad04      	add	r5, sp, #16
 80102f4:	f04f 0803 	mov.w	r8, #3
 80102f8:	46a9      	mov	r9, r5
 80102fa:	2600      	movs	r6, #0
 80102fc:	2700      	movs	r7, #0
 80102fe:	4632      	mov	r2, r6
 8010300:	463b      	mov	r3, r7
 8010302:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 8010306:	46c3      	mov	fp, r8
 8010308:	3d08      	subs	r5, #8
 801030a:	f108 38ff 	add.w	r8, r8, #4294967295
 801030e:	f7f0 fbdb 	bl	8000ac8 <__aeabi_dcmpeq>
 8010312:	2800      	cmp	r0, #0
 8010314:	d1f3      	bne.n	80102fe <__ieee754_rem_pio2+0x3be>
 8010316:	4b0f      	ldr	r3, [pc, #60]	; (8010354 <__ieee754_rem_pio2+0x414>)
 8010318:	9301      	str	r3, [sp, #4]
 801031a:	2302      	movs	r3, #2
 801031c:	9300      	str	r3, [sp, #0]
 801031e:	4622      	mov	r2, r4
 8010320:	465b      	mov	r3, fp
 8010322:	4651      	mov	r1, sl
 8010324:	4648      	mov	r0, r9
 8010326:	f000 f993 	bl	8010650 <__kernel_rem_pio2>
 801032a:	9b02      	ldr	r3, [sp, #8]
 801032c:	2b00      	cmp	r3, #0
 801032e:	4683      	mov	fp, r0
 8010330:	f6bf ae46 	bge.w	800ffc0 <__ieee754_rem_pio2+0x80>
 8010334:	e9da 2100 	ldrd	r2, r1, [sl]
 8010338:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801033c:	e9ca 2300 	strd	r2, r3, [sl]
 8010340:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 8010344:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010348:	e9ca 2302 	strd	r2, r3, [sl, #8]
 801034c:	e73a      	b.n	80101c4 <__ieee754_rem_pio2+0x284>
 801034e:	bf00      	nop
 8010350:	41700000 	.word	0x41700000
 8010354:	08013e68 	.word	0x08013e68

08010358 <__ieee754_sqrt>:
 8010358:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801035c:	ec55 4b10 	vmov	r4, r5, d0
 8010360:	4e55      	ldr	r6, [pc, #340]	; (80104b8 <__ieee754_sqrt+0x160>)
 8010362:	43ae      	bics	r6, r5
 8010364:	ee10 0a10 	vmov	r0, s0
 8010368:	ee10 3a10 	vmov	r3, s0
 801036c:	462a      	mov	r2, r5
 801036e:	4629      	mov	r1, r5
 8010370:	d110      	bne.n	8010394 <__ieee754_sqrt+0x3c>
 8010372:	ee10 2a10 	vmov	r2, s0
 8010376:	462b      	mov	r3, r5
 8010378:	f7f0 f93e 	bl	80005f8 <__aeabi_dmul>
 801037c:	4602      	mov	r2, r0
 801037e:	460b      	mov	r3, r1
 8010380:	4620      	mov	r0, r4
 8010382:	4629      	mov	r1, r5
 8010384:	f7ef ff82 	bl	800028c <__adddf3>
 8010388:	4604      	mov	r4, r0
 801038a:	460d      	mov	r5, r1
 801038c:	ec45 4b10 	vmov	d0, r4, r5
 8010390:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010394:	2d00      	cmp	r5, #0
 8010396:	dc10      	bgt.n	80103ba <__ieee754_sqrt+0x62>
 8010398:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 801039c:	4330      	orrs	r0, r6
 801039e:	d0f5      	beq.n	801038c <__ieee754_sqrt+0x34>
 80103a0:	b15d      	cbz	r5, 80103ba <__ieee754_sqrt+0x62>
 80103a2:	ee10 2a10 	vmov	r2, s0
 80103a6:	462b      	mov	r3, r5
 80103a8:	ee10 0a10 	vmov	r0, s0
 80103ac:	f7ef ff6c 	bl	8000288 <__aeabi_dsub>
 80103b0:	4602      	mov	r2, r0
 80103b2:	460b      	mov	r3, r1
 80103b4:	f7f0 fa4a 	bl	800084c <__aeabi_ddiv>
 80103b8:	e7e6      	b.n	8010388 <__ieee754_sqrt+0x30>
 80103ba:	1512      	asrs	r2, r2, #20
 80103bc:	d074      	beq.n	80104a8 <__ieee754_sqrt+0x150>
 80103be:	07d4      	lsls	r4, r2, #31
 80103c0:	f3c1 0113 	ubfx	r1, r1, #0, #20
 80103c4:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 80103c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80103cc:	bf5e      	ittt	pl
 80103ce:	0fda      	lsrpl	r2, r3, #31
 80103d0:	005b      	lslpl	r3, r3, #1
 80103d2:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 80103d6:	2400      	movs	r4, #0
 80103d8:	0fda      	lsrs	r2, r3, #31
 80103da:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 80103de:	107f      	asrs	r7, r7, #1
 80103e0:	005b      	lsls	r3, r3, #1
 80103e2:	2516      	movs	r5, #22
 80103e4:	4620      	mov	r0, r4
 80103e6:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80103ea:	1886      	adds	r6, r0, r2
 80103ec:	428e      	cmp	r6, r1
 80103ee:	bfde      	ittt	le
 80103f0:	1b89      	suble	r1, r1, r6
 80103f2:	18b0      	addle	r0, r6, r2
 80103f4:	18a4      	addle	r4, r4, r2
 80103f6:	0049      	lsls	r1, r1, #1
 80103f8:	3d01      	subs	r5, #1
 80103fa:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 80103fe:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8010402:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8010406:	d1f0      	bne.n	80103ea <__ieee754_sqrt+0x92>
 8010408:	462a      	mov	r2, r5
 801040a:	f04f 0e20 	mov.w	lr, #32
 801040e:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8010412:	4281      	cmp	r1, r0
 8010414:	eb06 0c05 	add.w	ip, r6, r5
 8010418:	dc02      	bgt.n	8010420 <__ieee754_sqrt+0xc8>
 801041a:	d113      	bne.n	8010444 <__ieee754_sqrt+0xec>
 801041c:	459c      	cmp	ip, r3
 801041e:	d811      	bhi.n	8010444 <__ieee754_sqrt+0xec>
 8010420:	f1bc 0f00 	cmp.w	ip, #0
 8010424:	eb0c 0506 	add.w	r5, ip, r6
 8010428:	da43      	bge.n	80104b2 <__ieee754_sqrt+0x15a>
 801042a:	2d00      	cmp	r5, #0
 801042c:	db41      	blt.n	80104b2 <__ieee754_sqrt+0x15a>
 801042e:	f100 0801 	add.w	r8, r0, #1
 8010432:	1a09      	subs	r1, r1, r0
 8010434:	459c      	cmp	ip, r3
 8010436:	bf88      	it	hi
 8010438:	f101 31ff 	addhi.w	r1, r1, #4294967295
 801043c:	eba3 030c 	sub.w	r3, r3, ip
 8010440:	4432      	add	r2, r6
 8010442:	4640      	mov	r0, r8
 8010444:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 8010448:	f1be 0e01 	subs.w	lr, lr, #1
 801044c:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 8010450:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8010454:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8010458:	d1db      	bne.n	8010412 <__ieee754_sqrt+0xba>
 801045a:	430b      	orrs	r3, r1
 801045c:	d006      	beq.n	801046c <__ieee754_sqrt+0x114>
 801045e:	1c50      	adds	r0, r2, #1
 8010460:	bf13      	iteet	ne
 8010462:	3201      	addne	r2, #1
 8010464:	3401      	addeq	r4, #1
 8010466:	4672      	moveq	r2, lr
 8010468:	f022 0201 	bicne.w	r2, r2, #1
 801046c:	1063      	asrs	r3, r4, #1
 801046e:	0852      	lsrs	r2, r2, #1
 8010470:	07e1      	lsls	r1, r4, #31
 8010472:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8010476:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 801047a:	bf48      	it	mi
 801047c:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8010480:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 8010484:	4614      	mov	r4, r2
 8010486:	e781      	b.n	801038c <__ieee754_sqrt+0x34>
 8010488:	0ad9      	lsrs	r1, r3, #11
 801048a:	3815      	subs	r0, #21
 801048c:	055b      	lsls	r3, r3, #21
 801048e:	2900      	cmp	r1, #0
 8010490:	d0fa      	beq.n	8010488 <__ieee754_sqrt+0x130>
 8010492:	02cd      	lsls	r5, r1, #11
 8010494:	d50a      	bpl.n	80104ac <__ieee754_sqrt+0x154>
 8010496:	f1c2 0420 	rsb	r4, r2, #32
 801049a:	fa23 f404 	lsr.w	r4, r3, r4
 801049e:	1e55      	subs	r5, r2, #1
 80104a0:	4093      	lsls	r3, r2
 80104a2:	4321      	orrs	r1, r4
 80104a4:	1b42      	subs	r2, r0, r5
 80104a6:	e78a      	b.n	80103be <__ieee754_sqrt+0x66>
 80104a8:	4610      	mov	r0, r2
 80104aa:	e7f0      	b.n	801048e <__ieee754_sqrt+0x136>
 80104ac:	0049      	lsls	r1, r1, #1
 80104ae:	3201      	adds	r2, #1
 80104b0:	e7ef      	b.n	8010492 <__ieee754_sqrt+0x13a>
 80104b2:	4680      	mov	r8, r0
 80104b4:	e7bd      	b.n	8010432 <__ieee754_sqrt+0xda>
 80104b6:	bf00      	nop
 80104b8:	7ff00000 	.word	0x7ff00000
 80104bc:	00000000 	.word	0x00000000

080104c0 <__kernel_cos>:
 80104c0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80104c4:	ec57 6b10 	vmov	r6, r7, d0
 80104c8:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 80104cc:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 80104d0:	ed8d 1b00 	vstr	d1, [sp]
 80104d4:	da07      	bge.n	80104e6 <__kernel_cos+0x26>
 80104d6:	ee10 0a10 	vmov	r0, s0
 80104da:	4639      	mov	r1, r7
 80104dc:	f7f0 fb3c 	bl	8000b58 <__aeabi_d2iz>
 80104e0:	2800      	cmp	r0, #0
 80104e2:	f000 8088 	beq.w	80105f6 <__kernel_cos+0x136>
 80104e6:	4632      	mov	r2, r6
 80104e8:	463b      	mov	r3, r7
 80104ea:	4630      	mov	r0, r6
 80104ec:	4639      	mov	r1, r7
 80104ee:	f7f0 f883 	bl	80005f8 <__aeabi_dmul>
 80104f2:	4b51      	ldr	r3, [pc, #324]	; (8010638 <__kernel_cos+0x178>)
 80104f4:	2200      	movs	r2, #0
 80104f6:	4604      	mov	r4, r0
 80104f8:	460d      	mov	r5, r1
 80104fa:	f7f0 f87d 	bl	80005f8 <__aeabi_dmul>
 80104fe:	a340      	add	r3, pc, #256	; (adr r3, 8010600 <__kernel_cos+0x140>)
 8010500:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010504:	4682      	mov	sl, r0
 8010506:	468b      	mov	fp, r1
 8010508:	4620      	mov	r0, r4
 801050a:	4629      	mov	r1, r5
 801050c:	f7f0 f874 	bl	80005f8 <__aeabi_dmul>
 8010510:	a33d      	add	r3, pc, #244	; (adr r3, 8010608 <__kernel_cos+0x148>)
 8010512:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010516:	f7ef feb9 	bl	800028c <__adddf3>
 801051a:	4622      	mov	r2, r4
 801051c:	462b      	mov	r3, r5
 801051e:	f7f0 f86b 	bl	80005f8 <__aeabi_dmul>
 8010522:	a33b      	add	r3, pc, #236	; (adr r3, 8010610 <__kernel_cos+0x150>)
 8010524:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010528:	f7ef feae 	bl	8000288 <__aeabi_dsub>
 801052c:	4622      	mov	r2, r4
 801052e:	462b      	mov	r3, r5
 8010530:	f7f0 f862 	bl	80005f8 <__aeabi_dmul>
 8010534:	a338      	add	r3, pc, #224	; (adr r3, 8010618 <__kernel_cos+0x158>)
 8010536:	e9d3 2300 	ldrd	r2, r3, [r3]
 801053a:	f7ef fea7 	bl	800028c <__adddf3>
 801053e:	4622      	mov	r2, r4
 8010540:	462b      	mov	r3, r5
 8010542:	f7f0 f859 	bl	80005f8 <__aeabi_dmul>
 8010546:	a336      	add	r3, pc, #216	; (adr r3, 8010620 <__kernel_cos+0x160>)
 8010548:	e9d3 2300 	ldrd	r2, r3, [r3]
 801054c:	f7ef fe9c 	bl	8000288 <__aeabi_dsub>
 8010550:	4622      	mov	r2, r4
 8010552:	462b      	mov	r3, r5
 8010554:	f7f0 f850 	bl	80005f8 <__aeabi_dmul>
 8010558:	a333      	add	r3, pc, #204	; (adr r3, 8010628 <__kernel_cos+0x168>)
 801055a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801055e:	f7ef fe95 	bl	800028c <__adddf3>
 8010562:	4622      	mov	r2, r4
 8010564:	462b      	mov	r3, r5
 8010566:	f7f0 f847 	bl	80005f8 <__aeabi_dmul>
 801056a:	4622      	mov	r2, r4
 801056c:	462b      	mov	r3, r5
 801056e:	f7f0 f843 	bl	80005f8 <__aeabi_dmul>
 8010572:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010576:	4604      	mov	r4, r0
 8010578:	460d      	mov	r5, r1
 801057a:	4630      	mov	r0, r6
 801057c:	4639      	mov	r1, r7
 801057e:	f7f0 f83b 	bl	80005f8 <__aeabi_dmul>
 8010582:	460b      	mov	r3, r1
 8010584:	4602      	mov	r2, r0
 8010586:	4629      	mov	r1, r5
 8010588:	4620      	mov	r0, r4
 801058a:	f7ef fe7d 	bl	8000288 <__aeabi_dsub>
 801058e:	4b2b      	ldr	r3, [pc, #172]	; (801063c <__kernel_cos+0x17c>)
 8010590:	4598      	cmp	r8, r3
 8010592:	4606      	mov	r6, r0
 8010594:	460f      	mov	r7, r1
 8010596:	dc10      	bgt.n	80105ba <__kernel_cos+0xfa>
 8010598:	4602      	mov	r2, r0
 801059a:	460b      	mov	r3, r1
 801059c:	4650      	mov	r0, sl
 801059e:	4659      	mov	r1, fp
 80105a0:	f7ef fe72 	bl	8000288 <__aeabi_dsub>
 80105a4:	460b      	mov	r3, r1
 80105a6:	4926      	ldr	r1, [pc, #152]	; (8010640 <__kernel_cos+0x180>)
 80105a8:	4602      	mov	r2, r0
 80105aa:	2000      	movs	r0, #0
 80105ac:	f7ef fe6c 	bl	8000288 <__aeabi_dsub>
 80105b0:	ec41 0b10 	vmov	d0, r0, r1
 80105b4:	b003      	add	sp, #12
 80105b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80105ba:	4b22      	ldr	r3, [pc, #136]	; (8010644 <__kernel_cos+0x184>)
 80105bc:	4920      	ldr	r1, [pc, #128]	; (8010640 <__kernel_cos+0x180>)
 80105be:	4598      	cmp	r8, r3
 80105c0:	bfcc      	ite	gt
 80105c2:	4d21      	ldrgt	r5, [pc, #132]	; (8010648 <__kernel_cos+0x188>)
 80105c4:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 80105c8:	2400      	movs	r4, #0
 80105ca:	4622      	mov	r2, r4
 80105cc:	462b      	mov	r3, r5
 80105ce:	2000      	movs	r0, #0
 80105d0:	f7ef fe5a 	bl	8000288 <__aeabi_dsub>
 80105d4:	4622      	mov	r2, r4
 80105d6:	4680      	mov	r8, r0
 80105d8:	4689      	mov	r9, r1
 80105da:	462b      	mov	r3, r5
 80105dc:	4650      	mov	r0, sl
 80105de:	4659      	mov	r1, fp
 80105e0:	f7ef fe52 	bl	8000288 <__aeabi_dsub>
 80105e4:	4632      	mov	r2, r6
 80105e6:	463b      	mov	r3, r7
 80105e8:	f7ef fe4e 	bl	8000288 <__aeabi_dsub>
 80105ec:	4602      	mov	r2, r0
 80105ee:	460b      	mov	r3, r1
 80105f0:	4640      	mov	r0, r8
 80105f2:	4649      	mov	r1, r9
 80105f4:	e7da      	b.n	80105ac <__kernel_cos+0xec>
 80105f6:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8010630 <__kernel_cos+0x170>
 80105fa:	e7db      	b.n	80105b4 <__kernel_cos+0xf4>
 80105fc:	f3af 8000 	nop.w
 8010600:	be8838d4 	.word	0xbe8838d4
 8010604:	bda8fae9 	.word	0xbda8fae9
 8010608:	bdb4b1c4 	.word	0xbdb4b1c4
 801060c:	3e21ee9e 	.word	0x3e21ee9e
 8010610:	809c52ad 	.word	0x809c52ad
 8010614:	3e927e4f 	.word	0x3e927e4f
 8010618:	19cb1590 	.word	0x19cb1590
 801061c:	3efa01a0 	.word	0x3efa01a0
 8010620:	16c15177 	.word	0x16c15177
 8010624:	3f56c16c 	.word	0x3f56c16c
 8010628:	5555554c 	.word	0x5555554c
 801062c:	3fa55555 	.word	0x3fa55555
 8010630:	00000000 	.word	0x00000000
 8010634:	3ff00000 	.word	0x3ff00000
 8010638:	3fe00000 	.word	0x3fe00000
 801063c:	3fd33332 	.word	0x3fd33332
 8010640:	3ff00000 	.word	0x3ff00000
 8010644:	3fe90000 	.word	0x3fe90000
 8010648:	3fd20000 	.word	0x3fd20000
 801064c:	00000000 	.word	0x00000000

08010650 <__kernel_rem_pio2>:
 8010650:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010654:	ed2d 8b02 	vpush	{d8}
 8010658:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 801065c:	f112 0f14 	cmn.w	r2, #20
 8010660:	9308      	str	r3, [sp, #32]
 8010662:	9101      	str	r1, [sp, #4]
 8010664:	4bc4      	ldr	r3, [pc, #784]	; (8010978 <__kernel_rem_pio2+0x328>)
 8010666:	99a6      	ldr	r1, [sp, #664]	; 0x298
 8010668:	900b      	str	r0, [sp, #44]	; 0x2c
 801066a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801066e:	9302      	str	r3, [sp, #8]
 8010670:	9b08      	ldr	r3, [sp, #32]
 8010672:	f103 33ff 	add.w	r3, r3, #4294967295
 8010676:	bfa8      	it	ge
 8010678:	1ed4      	subge	r4, r2, #3
 801067a:	9306      	str	r3, [sp, #24]
 801067c:	bfb2      	itee	lt
 801067e:	2400      	movlt	r4, #0
 8010680:	2318      	movge	r3, #24
 8010682:	fb94 f4f3 	sdivge	r4, r4, r3
 8010686:	f06f 0317 	mvn.w	r3, #23
 801068a:	fb04 3303 	mla	r3, r4, r3, r3
 801068e:	eb03 0a02 	add.w	sl, r3, r2
 8010692:	9b02      	ldr	r3, [sp, #8]
 8010694:	9a06      	ldr	r2, [sp, #24]
 8010696:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 8010968 <__kernel_rem_pio2+0x318>
 801069a:	eb03 0802 	add.w	r8, r3, r2
 801069e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 80106a0:	1aa7      	subs	r7, r4, r2
 80106a2:	ae22      	add	r6, sp, #136	; 0x88
 80106a4:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 80106a8:	2500      	movs	r5, #0
 80106aa:	4545      	cmp	r5, r8
 80106ac:	dd13      	ble.n	80106d6 <__kernel_rem_pio2+0x86>
 80106ae:	9b08      	ldr	r3, [sp, #32]
 80106b0:	ed9f 8bad 	vldr	d8, [pc, #692]	; 8010968 <__kernel_rem_pio2+0x318>
 80106b4:	aa22      	add	r2, sp, #136	; 0x88
 80106b6:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 80106ba:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 80106be:	f04f 0800 	mov.w	r8, #0
 80106c2:	9b02      	ldr	r3, [sp, #8]
 80106c4:	4598      	cmp	r8, r3
 80106c6:	dc2f      	bgt.n	8010728 <__kernel_rem_pio2+0xd8>
 80106c8:	ed8d 8b04 	vstr	d8, [sp, #16]
 80106cc:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 80106d0:	462f      	mov	r7, r5
 80106d2:	2600      	movs	r6, #0
 80106d4:	e01b      	b.n	801070e <__kernel_rem_pio2+0xbe>
 80106d6:	42ef      	cmn	r7, r5
 80106d8:	d407      	bmi.n	80106ea <__kernel_rem_pio2+0x9a>
 80106da:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 80106de:	f7ef ff21 	bl	8000524 <__aeabi_i2d>
 80106e2:	e8e6 0102 	strd	r0, r1, [r6], #8
 80106e6:	3501      	adds	r5, #1
 80106e8:	e7df      	b.n	80106aa <__kernel_rem_pio2+0x5a>
 80106ea:	ec51 0b18 	vmov	r0, r1, d8
 80106ee:	e7f8      	b.n	80106e2 <__kernel_rem_pio2+0x92>
 80106f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80106f4:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 80106f8:	f7ef ff7e 	bl	80005f8 <__aeabi_dmul>
 80106fc:	4602      	mov	r2, r0
 80106fe:	460b      	mov	r3, r1
 8010700:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010704:	f7ef fdc2 	bl	800028c <__adddf3>
 8010708:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801070c:	3601      	adds	r6, #1
 801070e:	9b06      	ldr	r3, [sp, #24]
 8010710:	429e      	cmp	r6, r3
 8010712:	f1a7 0708 	sub.w	r7, r7, #8
 8010716:	ddeb      	ble.n	80106f0 <__kernel_rem_pio2+0xa0>
 8010718:	ed9d 7b04 	vldr	d7, [sp, #16]
 801071c:	f108 0801 	add.w	r8, r8, #1
 8010720:	ecab 7b02 	vstmia	fp!, {d7}
 8010724:	3508      	adds	r5, #8
 8010726:	e7cc      	b.n	80106c2 <__kernel_rem_pio2+0x72>
 8010728:	9b02      	ldr	r3, [sp, #8]
 801072a:	aa0e      	add	r2, sp, #56	; 0x38
 801072c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8010730:	930d      	str	r3, [sp, #52]	; 0x34
 8010732:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8010734:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8010738:	9c02      	ldr	r4, [sp, #8]
 801073a:	930c      	str	r3, [sp, #48]	; 0x30
 801073c:	00e3      	lsls	r3, r4, #3
 801073e:	930a      	str	r3, [sp, #40]	; 0x28
 8010740:	ab9a      	add	r3, sp, #616	; 0x268
 8010742:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8010746:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 801074a:	f10d 0838 	add.w	r8, sp, #56	; 0x38
 801074e:	ab72      	add	r3, sp, #456	; 0x1c8
 8010750:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 8010754:	46c3      	mov	fp, r8
 8010756:	46a1      	mov	r9, r4
 8010758:	f1b9 0f00 	cmp.w	r9, #0
 801075c:	f1a5 0508 	sub.w	r5, r5, #8
 8010760:	dc77      	bgt.n	8010852 <__kernel_rem_pio2+0x202>
 8010762:	ec47 6b10 	vmov	d0, r6, r7
 8010766:	4650      	mov	r0, sl
 8010768:	f000 fc46 	bl	8010ff8 <scalbn>
 801076c:	ec57 6b10 	vmov	r6, r7, d0
 8010770:	2200      	movs	r2, #0
 8010772:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8010776:	ee10 0a10 	vmov	r0, s0
 801077a:	4639      	mov	r1, r7
 801077c:	f7ef ff3c 	bl	80005f8 <__aeabi_dmul>
 8010780:	ec41 0b10 	vmov	d0, r0, r1
 8010784:	f000 fbb8 	bl	8010ef8 <floor>
 8010788:	4b7c      	ldr	r3, [pc, #496]	; (801097c <__kernel_rem_pio2+0x32c>)
 801078a:	ec51 0b10 	vmov	r0, r1, d0
 801078e:	2200      	movs	r2, #0
 8010790:	f7ef ff32 	bl	80005f8 <__aeabi_dmul>
 8010794:	4602      	mov	r2, r0
 8010796:	460b      	mov	r3, r1
 8010798:	4630      	mov	r0, r6
 801079a:	4639      	mov	r1, r7
 801079c:	f7ef fd74 	bl	8000288 <__aeabi_dsub>
 80107a0:	460f      	mov	r7, r1
 80107a2:	4606      	mov	r6, r0
 80107a4:	f7f0 f9d8 	bl	8000b58 <__aeabi_d2iz>
 80107a8:	9004      	str	r0, [sp, #16]
 80107aa:	f7ef febb 	bl	8000524 <__aeabi_i2d>
 80107ae:	4602      	mov	r2, r0
 80107b0:	460b      	mov	r3, r1
 80107b2:	4630      	mov	r0, r6
 80107b4:	4639      	mov	r1, r7
 80107b6:	f7ef fd67 	bl	8000288 <__aeabi_dsub>
 80107ba:	f1ba 0f00 	cmp.w	sl, #0
 80107be:	4606      	mov	r6, r0
 80107c0:	460f      	mov	r7, r1
 80107c2:	dd6d      	ble.n	80108a0 <__kernel_rem_pio2+0x250>
 80107c4:	1e62      	subs	r2, r4, #1
 80107c6:	ab0e      	add	r3, sp, #56	; 0x38
 80107c8:	9d04      	ldr	r5, [sp, #16]
 80107ca:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80107ce:	f1ca 0118 	rsb	r1, sl, #24
 80107d2:	fa40 f301 	asr.w	r3, r0, r1
 80107d6:	441d      	add	r5, r3
 80107d8:	408b      	lsls	r3, r1
 80107da:	1ac0      	subs	r0, r0, r3
 80107dc:	ab0e      	add	r3, sp, #56	; 0x38
 80107de:	9504      	str	r5, [sp, #16]
 80107e0:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80107e4:	f1ca 0317 	rsb	r3, sl, #23
 80107e8:	fa40 fb03 	asr.w	fp, r0, r3
 80107ec:	f1bb 0f00 	cmp.w	fp, #0
 80107f0:	dd65      	ble.n	80108be <__kernel_rem_pio2+0x26e>
 80107f2:	9b04      	ldr	r3, [sp, #16]
 80107f4:	2200      	movs	r2, #0
 80107f6:	3301      	adds	r3, #1
 80107f8:	9304      	str	r3, [sp, #16]
 80107fa:	4615      	mov	r5, r2
 80107fc:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8010800:	4294      	cmp	r4, r2
 8010802:	f300 809c 	bgt.w	801093e <__kernel_rem_pio2+0x2ee>
 8010806:	f1ba 0f00 	cmp.w	sl, #0
 801080a:	dd07      	ble.n	801081c <__kernel_rem_pio2+0x1cc>
 801080c:	f1ba 0f01 	cmp.w	sl, #1
 8010810:	f000 80c0 	beq.w	8010994 <__kernel_rem_pio2+0x344>
 8010814:	f1ba 0f02 	cmp.w	sl, #2
 8010818:	f000 80c6 	beq.w	80109a8 <__kernel_rem_pio2+0x358>
 801081c:	f1bb 0f02 	cmp.w	fp, #2
 8010820:	d14d      	bne.n	80108be <__kernel_rem_pio2+0x26e>
 8010822:	4632      	mov	r2, r6
 8010824:	463b      	mov	r3, r7
 8010826:	4956      	ldr	r1, [pc, #344]	; (8010980 <__kernel_rem_pio2+0x330>)
 8010828:	2000      	movs	r0, #0
 801082a:	f7ef fd2d 	bl	8000288 <__aeabi_dsub>
 801082e:	4606      	mov	r6, r0
 8010830:	460f      	mov	r7, r1
 8010832:	2d00      	cmp	r5, #0
 8010834:	d043      	beq.n	80108be <__kernel_rem_pio2+0x26e>
 8010836:	4650      	mov	r0, sl
 8010838:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 8010970 <__kernel_rem_pio2+0x320>
 801083c:	f000 fbdc 	bl	8010ff8 <scalbn>
 8010840:	4630      	mov	r0, r6
 8010842:	4639      	mov	r1, r7
 8010844:	ec53 2b10 	vmov	r2, r3, d0
 8010848:	f7ef fd1e 	bl	8000288 <__aeabi_dsub>
 801084c:	4606      	mov	r6, r0
 801084e:	460f      	mov	r7, r1
 8010850:	e035      	b.n	80108be <__kernel_rem_pio2+0x26e>
 8010852:	4b4c      	ldr	r3, [pc, #304]	; (8010984 <__kernel_rem_pio2+0x334>)
 8010854:	2200      	movs	r2, #0
 8010856:	4630      	mov	r0, r6
 8010858:	4639      	mov	r1, r7
 801085a:	f7ef fecd 	bl	80005f8 <__aeabi_dmul>
 801085e:	f7f0 f97b 	bl	8000b58 <__aeabi_d2iz>
 8010862:	f7ef fe5f 	bl	8000524 <__aeabi_i2d>
 8010866:	4602      	mov	r2, r0
 8010868:	460b      	mov	r3, r1
 801086a:	ec43 2b18 	vmov	d8, r2, r3
 801086e:	4b46      	ldr	r3, [pc, #280]	; (8010988 <__kernel_rem_pio2+0x338>)
 8010870:	2200      	movs	r2, #0
 8010872:	f7ef fec1 	bl	80005f8 <__aeabi_dmul>
 8010876:	4602      	mov	r2, r0
 8010878:	460b      	mov	r3, r1
 801087a:	4630      	mov	r0, r6
 801087c:	4639      	mov	r1, r7
 801087e:	f7ef fd03 	bl	8000288 <__aeabi_dsub>
 8010882:	f7f0 f969 	bl	8000b58 <__aeabi_d2iz>
 8010886:	e9d5 2300 	ldrd	r2, r3, [r5]
 801088a:	f84b 0b04 	str.w	r0, [fp], #4
 801088e:	ec51 0b18 	vmov	r0, r1, d8
 8010892:	f7ef fcfb 	bl	800028c <__adddf3>
 8010896:	f109 39ff 	add.w	r9, r9, #4294967295
 801089a:	4606      	mov	r6, r0
 801089c:	460f      	mov	r7, r1
 801089e:	e75b      	b.n	8010758 <__kernel_rem_pio2+0x108>
 80108a0:	d106      	bne.n	80108b0 <__kernel_rem_pio2+0x260>
 80108a2:	1e63      	subs	r3, r4, #1
 80108a4:	aa0e      	add	r2, sp, #56	; 0x38
 80108a6:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80108aa:	ea4f 5be0 	mov.w	fp, r0, asr #23
 80108ae:	e79d      	b.n	80107ec <__kernel_rem_pio2+0x19c>
 80108b0:	4b36      	ldr	r3, [pc, #216]	; (801098c <__kernel_rem_pio2+0x33c>)
 80108b2:	2200      	movs	r2, #0
 80108b4:	f7f0 f926 	bl	8000b04 <__aeabi_dcmpge>
 80108b8:	2800      	cmp	r0, #0
 80108ba:	d13d      	bne.n	8010938 <__kernel_rem_pio2+0x2e8>
 80108bc:	4683      	mov	fp, r0
 80108be:	2200      	movs	r2, #0
 80108c0:	2300      	movs	r3, #0
 80108c2:	4630      	mov	r0, r6
 80108c4:	4639      	mov	r1, r7
 80108c6:	f7f0 f8ff 	bl	8000ac8 <__aeabi_dcmpeq>
 80108ca:	2800      	cmp	r0, #0
 80108cc:	f000 80c0 	beq.w	8010a50 <__kernel_rem_pio2+0x400>
 80108d0:	1e65      	subs	r5, r4, #1
 80108d2:	462b      	mov	r3, r5
 80108d4:	2200      	movs	r2, #0
 80108d6:	9902      	ldr	r1, [sp, #8]
 80108d8:	428b      	cmp	r3, r1
 80108da:	da6c      	bge.n	80109b6 <__kernel_rem_pio2+0x366>
 80108dc:	2a00      	cmp	r2, #0
 80108de:	f000 8089 	beq.w	80109f4 <__kernel_rem_pio2+0x3a4>
 80108e2:	ab0e      	add	r3, sp, #56	; 0x38
 80108e4:	f1aa 0a18 	sub.w	sl, sl, #24
 80108e8:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 80108ec:	2b00      	cmp	r3, #0
 80108ee:	f000 80ad 	beq.w	8010a4c <__kernel_rem_pio2+0x3fc>
 80108f2:	4650      	mov	r0, sl
 80108f4:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8010970 <__kernel_rem_pio2+0x320>
 80108f8:	f000 fb7e 	bl	8010ff8 <scalbn>
 80108fc:	ab9a      	add	r3, sp, #616	; 0x268
 80108fe:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8010902:	ec57 6b10 	vmov	r6, r7, d0
 8010906:	00ec      	lsls	r4, r5, #3
 8010908:	f1a3 0898 	sub.w	r8, r3, #152	; 0x98
 801090c:	46aa      	mov	sl, r5
 801090e:	f1ba 0f00 	cmp.w	sl, #0
 8010912:	f280 80d6 	bge.w	8010ac2 <__kernel_rem_pio2+0x472>
 8010916:	ed9f 8b14 	vldr	d8, [pc, #80]	; 8010968 <__kernel_rem_pio2+0x318>
 801091a:	462e      	mov	r6, r5
 801091c:	2e00      	cmp	r6, #0
 801091e:	f2c0 8104 	blt.w	8010b2a <__kernel_rem_pio2+0x4da>
 8010922:	ab72      	add	r3, sp, #456	; 0x1c8
 8010924:	ed8d 8b06 	vstr	d8, [sp, #24]
 8010928:	f8df a064 	ldr.w	sl, [pc, #100]	; 8010990 <__kernel_rem_pio2+0x340>
 801092c:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 8010930:	f04f 0800 	mov.w	r8, #0
 8010934:	1baf      	subs	r7, r5, r6
 8010936:	e0ea      	b.n	8010b0e <__kernel_rem_pio2+0x4be>
 8010938:	f04f 0b02 	mov.w	fp, #2
 801093c:	e759      	b.n	80107f2 <__kernel_rem_pio2+0x1a2>
 801093e:	f8d8 3000 	ldr.w	r3, [r8]
 8010942:	b955      	cbnz	r5, 801095a <__kernel_rem_pio2+0x30a>
 8010944:	b123      	cbz	r3, 8010950 <__kernel_rem_pio2+0x300>
 8010946:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 801094a:	f8c8 3000 	str.w	r3, [r8]
 801094e:	2301      	movs	r3, #1
 8010950:	3201      	adds	r2, #1
 8010952:	f108 0804 	add.w	r8, r8, #4
 8010956:	461d      	mov	r5, r3
 8010958:	e752      	b.n	8010800 <__kernel_rem_pio2+0x1b0>
 801095a:	1acb      	subs	r3, r1, r3
 801095c:	f8c8 3000 	str.w	r3, [r8]
 8010960:	462b      	mov	r3, r5
 8010962:	e7f5      	b.n	8010950 <__kernel_rem_pio2+0x300>
 8010964:	f3af 8000 	nop.w
	...
 8010974:	3ff00000 	.word	0x3ff00000
 8010978:	08013fb0 	.word	0x08013fb0
 801097c:	40200000 	.word	0x40200000
 8010980:	3ff00000 	.word	0x3ff00000
 8010984:	3e700000 	.word	0x3e700000
 8010988:	41700000 	.word	0x41700000
 801098c:	3fe00000 	.word	0x3fe00000
 8010990:	08013f70 	.word	0x08013f70
 8010994:	1e62      	subs	r2, r4, #1
 8010996:	ab0e      	add	r3, sp, #56	; 0x38
 8010998:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801099c:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80109a0:	a90e      	add	r1, sp, #56	; 0x38
 80109a2:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80109a6:	e739      	b.n	801081c <__kernel_rem_pio2+0x1cc>
 80109a8:	1e62      	subs	r2, r4, #1
 80109aa:	ab0e      	add	r3, sp, #56	; 0x38
 80109ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80109b0:	f3c3 0315 	ubfx	r3, r3, #0, #22
 80109b4:	e7f4      	b.n	80109a0 <__kernel_rem_pio2+0x350>
 80109b6:	a90e      	add	r1, sp, #56	; 0x38
 80109b8:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80109bc:	3b01      	subs	r3, #1
 80109be:	430a      	orrs	r2, r1
 80109c0:	e789      	b.n	80108d6 <__kernel_rem_pio2+0x286>
 80109c2:	3301      	adds	r3, #1
 80109c4:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 80109c8:	2900      	cmp	r1, #0
 80109ca:	d0fa      	beq.n	80109c2 <__kernel_rem_pio2+0x372>
 80109cc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80109ce:	f502 721a 	add.w	r2, r2, #616	; 0x268
 80109d2:	446a      	add	r2, sp
 80109d4:	3a98      	subs	r2, #152	; 0x98
 80109d6:	920a      	str	r2, [sp, #40]	; 0x28
 80109d8:	9a08      	ldr	r2, [sp, #32]
 80109da:	18e3      	adds	r3, r4, r3
 80109dc:	18a5      	adds	r5, r4, r2
 80109de:	aa22      	add	r2, sp, #136	; 0x88
 80109e0:	f104 0801 	add.w	r8, r4, #1
 80109e4:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 80109e8:	9304      	str	r3, [sp, #16]
 80109ea:	9b04      	ldr	r3, [sp, #16]
 80109ec:	4543      	cmp	r3, r8
 80109ee:	da04      	bge.n	80109fa <__kernel_rem_pio2+0x3aa>
 80109f0:	461c      	mov	r4, r3
 80109f2:	e6a3      	b.n	801073c <__kernel_rem_pio2+0xec>
 80109f4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80109f6:	2301      	movs	r3, #1
 80109f8:	e7e4      	b.n	80109c4 <__kernel_rem_pio2+0x374>
 80109fa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80109fc:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8010a00:	f7ef fd90 	bl	8000524 <__aeabi_i2d>
 8010a04:	e8e5 0102 	strd	r0, r1, [r5], #8
 8010a08:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010a0a:	46ab      	mov	fp, r5
 8010a0c:	461c      	mov	r4, r3
 8010a0e:	f04f 0900 	mov.w	r9, #0
 8010a12:	2600      	movs	r6, #0
 8010a14:	2700      	movs	r7, #0
 8010a16:	9b06      	ldr	r3, [sp, #24]
 8010a18:	4599      	cmp	r9, r3
 8010a1a:	dd06      	ble.n	8010a2a <__kernel_rem_pio2+0x3da>
 8010a1c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010a1e:	e8e3 6702 	strd	r6, r7, [r3], #8
 8010a22:	f108 0801 	add.w	r8, r8, #1
 8010a26:	930a      	str	r3, [sp, #40]	; 0x28
 8010a28:	e7df      	b.n	80109ea <__kernel_rem_pio2+0x39a>
 8010a2a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8010a2e:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8010a32:	f7ef fde1 	bl	80005f8 <__aeabi_dmul>
 8010a36:	4602      	mov	r2, r0
 8010a38:	460b      	mov	r3, r1
 8010a3a:	4630      	mov	r0, r6
 8010a3c:	4639      	mov	r1, r7
 8010a3e:	f7ef fc25 	bl	800028c <__adddf3>
 8010a42:	f109 0901 	add.w	r9, r9, #1
 8010a46:	4606      	mov	r6, r0
 8010a48:	460f      	mov	r7, r1
 8010a4a:	e7e4      	b.n	8010a16 <__kernel_rem_pio2+0x3c6>
 8010a4c:	3d01      	subs	r5, #1
 8010a4e:	e748      	b.n	80108e2 <__kernel_rem_pio2+0x292>
 8010a50:	ec47 6b10 	vmov	d0, r6, r7
 8010a54:	f1ca 0000 	rsb	r0, sl, #0
 8010a58:	f000 face 	bl	8010ff8 <scalbn>
 8010a5c:	ec57 6b10 	vmov	r6, r7, d0
 8010a60:	4ba0      	ldr	r3, [pc, #640]	; (8010ce4 <__kernel_rem_pio2+0x694>)
 8010a62:	ee10 0a10 	vmov	r0, s0
 8010a66:	2200      	movs	r2, #0
 8010a68:	4639      	mov	r1, r7
 8010a6a:	f7f0 f84b 	bl	8000b04 <__aeabi_dcmpge>
 8010a6e:	b1f8      	cbz	r0, 8010ab0 <__kernel_rem_pio2+0x460>
 8010a70:	4b9d      	ldr	r3, [pc, #628]	; (8010ce8 <__kernel_rem_pio2+0x698>)
 8010a72:	2200      	movs	r2, #0
 8010a74:	4630      	mov	r0, r6
 8010a76:	4639      	mov	r1, r7
 8010a78:	f7ef fdbe 	bl	80005f8 <__aeabi_dmul>
 8010a7c:	f7f0 f86c 	bl	8000b58 <__aeabi_d2iz>
 8010a80:	4680      	mov	r8, r0
 8010a82:	f7ef fd4f 	bl	8000524 <__aeabi_i2d>
 8010a86:	4b97      	ldr	r3, [pc, #604]	; (8010ce4 <__kernel_rem_pio2+0x694>)
 8010a88:	2200      	movs	r2, #0
 8010a8a:	f7ef fdb5 	bl	80005f8 <__aeabi_dmul>
 8010a8e:	460b      	mov	r3, r1
 8010a90:	4602      	mov	r2, r0
 8010a92:	4639      	mov	r1, r7
 8010a94:	4630      	mov	r0, r6
 8010a96:	f7ef fbf7 	bl	8000288 <__aeabi_dsub>
 8010a9a:	f7f0 f85d 	bl	8000b58 <__aeabi_d2iz>
 8010a9e:	1c65      	adds	r5, r4, #1
 8010aa0:	ab0e      	add	r3, sp, #56	; 0x38
 8010aa2:	f10a 0a18 	add.w	sl, sl, #24
 8010aa6:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8010aaa:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 8010aae:	e720      	b.n	80108f2 <__kernel_rem_pio2+0x2a2>
 8010ab0:	4630      	mov	r0, r6
 8010ab2:	4639      	mov	r1, r7
 8010ab4:	f7f0 f850 	bl	8000b58 <__aeabi_d2iz>
 8010ab8:	ab0e      	add	r3, sp, #56	; 0x38
 8010aba:	4625      	mov	r5, r4
 8010abc:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8010ac0:	e717      	b.n	80108f2 <__kernel_rem_pio2+0x2a2>
 8010ac2:	ab0e      	add	r3, sp, #56	; 0x38
 8010ac4:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 8010ac8:	f7ef fd2c 	bl	8000524 <__aeabi_i2d>
 8010acc:	4632      	mov	r2, r6
 8010ace:	463b      	mov	r3, r7
 8010ad0:	f7ef fd92 	bl	80005f8 <__aeabi_dmul>
 8010ad4:	4b84      	ldr	r3, [pc, #528]	; (8010ce8 <__kernel_rem_pio2+0x698>)
 8010ad6:	e968 0102 	strd	r0, r1, [r8, #-8]!
 8010ada:	2200      	movs	r2, #0
 8010adc:	4630      	mov	r0, r6
 8010ade:	4639      	mov	r1, r7
 8010ae0:	f7ef fd8a 	bl	80005f8 <__aeabi_dmul>
 8010ae4:	f10a 3aff 	add.w	sl, sl, #4294967295
 8010ae8:	4606      	mov	r6, r0
 8010aea:	460f      	mov	r7, r1
 8010aec:	e70f      	b.n	801090e <__kernel_rem_pio2+0x2be>
 8010aee:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 8010af2:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 8010af6:	f7ef fd7f 	bl	80005f8 <__aeabi_dmul>
 8010afa:	4602      	mov	r2, r0
 8010afc:	460b      	mov	r3, r1
 8010afe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010b02:	f7ef fbc3 	bl	800028c <__adddf3>
 8010b06:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8010b0a:	f108 0801 	add.w	r8, r8, #1
 8010b0e:	9b02      	ldr	r3, [sp, #8]
 8010b10:	4598      	cmp	r8, r3
 8010b12:	dc01      	bgt.n	8010b18 <__kernel_rem_pio2+0x4c8>
 8010b14:	45b8      	cmp	r8, r7
 8010b16:	ddea      	ble.n	8010aee <__kernel_rem_pio2+0x49e>
 8010b18:	ed9d 7b06 	vldr	d7, [sp, #24]
 8010b1c:	ab4a      	add	r3, sp, #296	; 0x128
 8010b1e:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8010b22:	ed87 7b00 	vstr	d7, [r7]
 8010b26:	3e01      	subs	r6, #1
 8010b28:	e6f8      	b.n	801091c <__kernel_rem_pio2+0x2cc>
 8010b2a:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 8010b2c:	2b02      	cmp	r3, #2
 8010b2e:	dc0b      	bgt.n	8010b48 <__kernel_rem_pio2+0x4f8>
 8010b30:	2b00      	cmp	r3, #0
 8010b32:	dc35      	bgt.n	8010ba0 <__kernel_rem_pio2+0x550>
 8010b34:	d059      	beq.n	8010bea <__kernel_rem_pio2+0x59a>
 8010b36:	9b04      	ldr	r3, [sp, #16]
 8010b38:	f003 0007 	and.w	r0, r3, #7
 8010b3c:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8010b40:	ecbd 8b02 	vpop	{d8}
 8010b44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010b48:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 8010b4a:	2b03      	cmp	r3, #3
 8010b4c:	d1f3      	bne.n	8010b36 <__kernel_rem_pio2+0x4e6>
 8010b4e:	ab4a      	add	r3, sp, #296	; 0x128
 8010b50:	4423      	add	r3, r4
 8010b52:	9306      	str	r3, [sp, #24]
 8010b54:	461c      	mov	r4, r3
 8010b56:	469a      	mov	sl, r3
 8010b58:	9502      	str	r5, [sp, #8]
 8010b5a:	9b02      	ldr	r3, [sp, #8]
 8010b5c:	2b00      	cmp	r3, #0
 8010b5e:	f1aa 0a08 	sub.w	sl, sl, #8
 8010b62:	dc6b      	bgt.n	8010c3c <__kernel_rem_pio2+0x5ec>
 8010b64:	46aa      	mov	sl, r5
 8010b66:	f1ba 0f01 	cmp.w	sl, #1
 8010b6a:	f1a4 0408 	sub.w	r4, r4, #8
 8010b6e:	f300 8085 	bgt.w	8010c7c <__kernel_rem_pio2+0x62c>
 8010b72:	9c06      	ldr	r4, [sp, #24]
 8010b74:	2000      	movs	r0, #0
 8010b76:	3408      	adds	r4, #8
 8010b78:	2100      	movs	r1, #0
 8010b7a:	2d01      	cmp	r5, #1
 8010b7c:	f300 809d 	bgt.w	8010cba <__kernel_rem_pio2+0x66a>
 8010b80:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 8010b84:	e9dd 784c 	ldrd	r7, r8, [sp, #304]	; 0x130
 8010b88:	f1bb 0f00 	cmp.w	fp, #0
 8010b8c:	f040 809b 	bne.w	8010cc6 <__kernel_rem_pio2+0x676>
 8010b90:	9b01      	ldr	r3, [sp, #4]
 8010b92:	e9c3 5600 	strd	r5, r6, [r3]
 8010b96:	e9c3 7802 	strd	r7, r8, [r3, #8]
 8010b9a:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8010b9e:	e7ca      	b.n	8010b36 <__kernel_rem_pio2+0x4e6>
 8010ba0:	3408      	adds	r4, #8
 8010ba2:	ab4a      	add	r3, sp, #296	; 0x128
 8010ba4:	441c      	add	r4, r3
 8010ba6:	462e      	mov	r6, r5
 8010ba8:	2000      	movs	r0, #0
 8010baa:	2100      	movs	r1, #0
 8010bac:	2e00      	cmp	r6, #0
 8010bae:	da36      	bge.n	8010c1e <__kernel_rem_pio2+0x5ce>
 8010bb0:	f1bb 0f00 	cmp.w	fp, #0
 8010bb4:	d039      	beq.n	8010c2a <__kernel_rem_pio2+0x5da>
 8010bb6:	4602      	mov	r2, r0
 8010bb8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010bbc:	9c01      	ldr	r4, [sp, #4]
 8010bbe:	e9c4 2300 	strd	r2, r3, [r4]
 8010bc2:	4602      	mov	r2, r0
 8010bc4:	460b      	mov	r3, r1
 8010bc6:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 8010bca:	f7ef fb5d 	bl	8000288 <__aeabi_dsub>
 8010bce:	ae4c      	add	r6, sp, #304	; 0x130
 8010bd0:	2401      	movs	r4, #1
 8010bd2:	42a5      	cmp	r5, r4
 8010bd4:	da2c      	bge.n	8010c30 <__kernel_rem_pio2+0x5e0>
 8010bd6:	f1bb 0f00 	cmp.w	fp, #0
 8010bda:	d002      	beq.n	8010be2 <__kernel_rem_pio2+0x592>
 8010bdc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010be0:	4619      	mov	r1, r3
 8010be2:	9b01      	ldr	r3, [sp, #4]
 8010be4:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8010be8:	e7a5      	b.n	8010b36 <__kernel_rem_pio2+0x4e6>
 8010bea:	f504 731a 	add.w	r3, r4, #616	; 0x268
 8010bee:	eb0d 0403 	add.w	r4, sp, r3
 8010bf2:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8010bf6:	2000      	movs	r0, #0
 8010bf8:	2100      	movs	r1, #0
 8010bfa:	2d00      	cmp	r5, #0
 8010bfc:	da09      	bge.n	8010c12 <__kernel_rem_pio2+0x5c2>
 8010bfe:	f1bb 0f00 	cmp.w	fp, #0
 8010c02:	d002      	beq.n	8010c0a <__kernel_rem_pio2+0x5ba>
 8010c04:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010c08:	4619      	mov	r1, r3
 8010c0a:	9b01      	ldr	r3, [sp, #4]
 8010c0c:	e9c3 0100 	strd	r0, r1, [r3]
 8010c10:	e791      	b.n	8010b36 <__kernel_rem_pio2+0x4e6>
 8010c12:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8010c16:	f7ef fb39 	bl	800028c <__adddf3>
 8010c1a:	3d01      	subs	r5, #1
 8010c1c:	e7ed      	b.n	8010bfa <__kernel_rem_pio2+0x5aa>
 8010c1e:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8010c22:	f7ef fb33 	bl	800028c <__adddf3>
 8010c26:	3e01      	subs	r6, #1
 8010c28:	e7c0      	b.n	8010bac <__kernel_rem_pio2+0x55c>
 8010c2a:	4602      	mov	r2, r0
 8010c2c:	460b      	mov	r3, r1
 8010c2e:	e7c5      	b.n	8010bbc <__kernel_rem_pio2+0x56c>
 8010c30:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8010c34:	f7ef fb2a 	bl	800028c <__adddf3>
 8010c38:	3401      	adds	r4, #1
 8010c3a:	e7ca      	b.n	8010bd2 <__kernel_rem_pio2+0x582>
 8010c3c:	e9da 8900 	ldrd	r8, r9, [sl]
 8010c40:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 8010c44:	9b02      	ldr	r3, [sp, #8]
 8010c46:	3b01      	subs	r3, #1
 8010c48:	9302      	str	r3, [sp, #8]
 8010c4a:	4632      	mov	r2, r6
 8010c4c:	463b      	mov	r3, r7
 8010c4e:	4640      	mov	r0, r8
 8010c50:	4649      	mov	r1, r9
 8010c52:	f7ef fb1b 	bl	800028c <__adddf3>
 8010c56:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8010c5a:	4602      	mov	r2, r0
 8010c5c:	460b      	mov	r3, r1
 8010c5e:	4640      	mov	r0, r8
 8010c60:	4649      	mov	r1, r9
 8010c62:	f7ef fb11 	bl	8000288 <__aeabi_dsub>
 8010c66:	4632      	mov	r2, r6
 8010c68:	463b      	mov	r3, r7
 8010c6a:	f7ef fb0f 	bl	800028c <__adddf3>
 8010c6e:	ed9d 7b08 	vldr	d7, [sp, #32]
 8010c72:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8010c76:	ed8a 7b00 	vstr	d7, [sl]
 8010c7a:	e76e      	b.n	8010b5a <__kernel_rem_pio2+0x50a>
 8010c7c:	e9d4 8900 	ldrd	r8, r9, [r4]
 8010c80:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 8010c84:	4640      	mov	r0, r8
 8010c86:	4632      	mov	r2, r6
 8010c88:	463b      	mov	r3, r7
 8010c8a:	4649      	mov	r1, r9
 8010c8c:	f7ef fafe 	bl	800028c <__adddf3>
 8010c90:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010c94:	4602      	mov	r2, r0
 8010c96:	460b      	mov	r3, r1
 8010c98:	4640      	mov	r0, r8
 8010c9a:	4649      	mov	r1, r9
 8010c9c:	f7ef faf4 	bl	8000288 <__aeabi_dsub>
 8010ca0:	4632      	mov	r2, r6
 8010ca2:	463b      	mov	r3, r7
 8010ca4:	f7ef faf2 	bl	800028c <__adddf3>
 8010ca8:	ed9d 7b02 	vldr	d7, [sp, #8]
 8010cac:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8010cb0:	ed84 7b00 	vstr	d7, [r4]
 8010cb4:	f10a 3aff 	add.w	sl, sl, #4294967295
 8010cb8:	e755      	b.n	8010b66 <__kernel_rem_pio2+0x516>
 8010cba:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8010cbe:	f7ef fae5 	bl	800028c <__adddf3>
 8010cc2:	3d01      	subs	r5, #1
 8010cc4:	e759      	b.n	8010b7a <__kernel_rem_pio2+0x52a>
 8010cc6:	9b01      	ldr	r3, [sp, #4]
 8010cc8:	9a01      	ldr	r2, [sp, #4]
 8010cca:	601d      	str	r5, [r3, #0]
 8010ccc:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 8010cd0:	605c      	str	r4, [r3, #4]
 8010cd2:	609f      	str	r7, [r3, #8]
 8010cd4:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 8010cd8:	60d3      	str	r3, [r2, #12]
 8010cda:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010cde:	6110      	str	r0, [r2, #16]
 8010ce0:	6153      	str	r3, [r2, #20]
 8010ce2:	e728      	b.n	8010b36 <__kernel_rem_pio2+0x4e6>
 8010ce4:	41700000 	.word	0x41700000
 8010ce8:	3e700000 	.word	0x3e700000
 8010cec:	00000000 	.word	0x00000000

08010cf0 <__kernel_sin>:
 8010cf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010cf4:	ed2d 8b04 	vpush	{d8-d9}
 8010cf8:	eeb0 8a41 	vmov.f32	s16, s2
 8010cfc:	eef0 8a61 	vmov.f32	s17, s3
 8010d00:	ec55 4b10 	vmov	r4, r5, d0
 8010d04:	b083      	sub	sp, #12
 8010d06:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8010d0a:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8010d0e:	9001      	str	r0, [sp, #4]
 8010d10:	da06      	bge.n	8010d20 <__kernel_sin+0x30>
 8010d12:	ee10 0a10 	vmov	r0, s0
 8010d16:	4629      	mov	r1, r5
 8010d18:	f7ef ff1e 	bl	8000b58 <__aeabi_d2iz>
 8010d1c:	2800      	cmp	r0, #0
 8010d1e:	d051      	beq.n	8010dc4 <__kernel_sin+0xd4>
 8010d20:	4622      	mov	r2, r4
 8010d22:	462b      	mov	r3, r5
 8010d24:	4620      	mov	r0, r4
 8010d26:	4629      	mov	r1, r5
 8010d28:	f7ef fc66 	bl	80005f8 <__aeabi_dmul>
 8010d2c:	4682      	mov	sl, r0
 8010d2e:	468b      	mov	fp, r1
 8010d30:	4602      	mov	r2, r0
 8010d32:	460b      	mov	r3, r1
 8010d34:	4620      	mov	r0, r4
 8010d36:	4629      	mov	r1, r5
 8010d38:	f7ef fc5e 	bl	80005f8 <__aeabi_dmul>
 8010d3c:	a341      	add	r3, pc, #260	; (adr r3, 8010e44 <__kernel_sin+0x154>)
 8010d3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d42:	4680      	mov	r8, r0
 8010d44:	4689      	mov	r9, r1
 8010d46:	4650      	mov	r0, sl
 8010d48:	4659      	mov	r1, fp
 8010d4a:	f7ef fc55 	bl	80005f8 <__aeabi_dmul>
 8010d4e:	a33f      	add	r3, pc, #252	; (adr r3, 8010e4c <__kernel_sin+0x15c>)
 8010d50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d54:	f7ef fa98 	bl	8000288 <__aeabi_dsub>
 8010d58:	4652      	mov	r2, sl
 8010d5a:	465b      	mov	r3, fp
 8010d5c:	f7ef fc4c 	bl	80005f8 <__aeabi_dmul>
 8010d60:	a33c      	add	r3, pc, #240	; (adr r3, 8010e54 <__kernel_sin+0x164>)
 8010d62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d66:	f7ef fa91 	bl	800028c <__adddf3>
 8010d6a:	4652      	mov	r2, sl
 8010d6c:	465b      	mov	r3, fp
 8010d6e:	f7ef fc43 	bl	80005f8 <__aeabi_dmul>
 8010d72:	a33a      	add	r3, pc, #232	; (adr r3, 8010e5c <__kernel_sin+0x16c>)
 8010d74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d78:	f7ef fa86 	bl	8000288 <__aeabi_dsub>
 8010d7c:	4652      	mov	r2, sl
 8010d7e:	465b      	mov	r3, fp
 8010d80:	f7ef fc3a 	bl	80005f8 <__aeabi_dmul>
 8010d84:	a337      	add	r3, pc, #220	; (adr r3, 8010e64 <__kernel_sin+0x174>)
 8010d86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d8a:	f7ef fa7f 	bl	800028c <__adddf3>
 8010d8e:	9b01      	ldr	r3, [sp, #4]
 8010d90:	4606      	mov	r6, r0
 8010d92:	460f      	mov	r7, r1
 8010d94:	b9eb      	cbnz	r3, 8010dd2 <__kernel_sin+0xe2>
 8010d96:	4602      	mov	r2, r0
 8010d98:	460b      	mov	r3, r1
 8010d9a:	4650      	mov	r0, sl
 8010d9c:	4659      	mov	r1, fp
 8010d9e:	f7ef fc2b 	bl	80005f8 <__aeabi_dmul>
 8010da2:	a325      	add	r3, pc, #148	; (adr r3, 8010e38 <__kernel_sin+0x148>)
 8010da4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010da8:	f7ef fa6e 	bl	8000288 <__aeabi_dsub>
 8010dac:	4642      	mov	r2, r8
 8010dae:	464b      	mov	r3, r9
 8010db0:	f7ef fc22 	bl	80005f8 <__aeabi_dmul>
 8010db4:	4602      	mov	r2, r0
 8010db6:	460b      	mov	r3, r1
 8010db8:	4620      	mov	r0, r4
 8010dba:	4629      	mov	r1, r5
 8010dbc:	f7ef fa66 	bl	800028c <__adddf3>
 8010dc0:	4604      	mov	r4, r0
 8010dc2:	460d      	mov	r5, r1
 8010dc4:	ec45 4b10 	vmov	d0, r4, r5
 8010dc8:	b003      	add	sp, #12
 8010dca:	ecbd 8b04 	vpop	{d8-d9}
 8010dce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010dd2:	4b1b      	ldr	r3, [pc, #108]	; (8010e40 <__kernel_sin+0x150>)
 8010dd4:	ec51 0b18 	vmov	r0, r1, d8
 8010dd8:	2200      	movs	r2, #0
 8010dda:	f7ef fc0d 	bl	80005f8 <__aeabi_dmul>
 8010dde:	4632      	mov	r2, r6
 8010de0:	ec41 0b19 	vmov	d9, r0, r1
 8010de4:	463b      	mov	r3, r7
 8010de6:	4640      	mov	r0, r8
 8010de8:	4649      	mov	r1, r9
 8010dea:	f7ef fc05 	bl	80005f8 <__aeabi_dmul>
 8010dee:	4602      	mov	r2, r0
 8010df0:	460b      	mov	r3, r1
 8010df2:	ec51 0b19 	vmov	r0, r1, d9
 8010df6:	f7ef fa47 	bl	8000288 <__aeabi_dsub>
 8010dfa:	4652      	mov	r2, sl
 8010dfc:	465b      	mov	r3, fp
 8010dfe:	f7ef fbfb 	bl	80005f8 <__aeabi_dmul>
 8010e02:	ec53 2b18 	vmov	r2, r3, d8
 8010e06:	f7ef fa3f 	bl	8000288 <__aeabi_dsub>
 8010e0a:	a30b      	add	r3, pc, #44	; (adr r3, 8010e38 <__kernel_sin+0x148>)
 8010e0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e10:	4606      	mov	r6, r0
 8010e12:	460f      	mov	r7, r1
 8010e14:	4640      	mov	r0, r8
 8010e16:	4649      	mov	r1, r9
 8010e18:	f7ef fbee 	bl	80005f8 <__aeabi_dmul>
 8010e1c:	4602      	mov	r2, r0
 8010e1e:	460b      	mov	r3, r1
 8010e20:	4630      	mov	r0, r6
 8010e22:	4639      	mov	r1, r7
 8010e24:	f7ef fa32 	bl	800028c <__adddf3>
 8010e28:	4602      	mov	r2, r0
 8010e2a:	460b      	mov	r3, r1
 8010e2c:	4620      	mov	r0, r4
 8010e2e:	4629      	mov	r1, r5
 8010e30:	f7ef fa2a 	bl	8000288 <__aeabi_dsub>
 8010e34:	e7c4      	b.n	8010dc0 <__kernel_sin+0xd0>
 8010e36:	bf00      	nop
 8010e38:	55555549 	.word	0x55555549
 8010e3c:	3fc55555 	.word	0x3fc55555
 8010e40:	3fe00000 	.word	0x3fe00000
 8010e44:	5acfd57c 	.word	0x5acfd57c
 8010e48:	3de5d93a 	.word	0x3de5d93a
 8010e4c:	8a2b9ceb 	.word	0x8a2b9ceb
 8010e50:	3e5ae5e6 	.word	0x3e5ae5e6
 8010e54:	57b1fe7d 	.word	0x57b1fe7d
 8010e58:	3ec71de3 	.word	0x3ec71de3
 8010e5c:	19c161d5 	.word	0x19c161d5
 8010e60:	3f2a01a0 	.word	0x3f2a01a0
 8010e64:	1110f8a6 	.word	0x1110f8a6
 8010e68:	3f811111 	.word	0x3f811111

08010e6c <with_errno>:
 8010e6c:	b570      	push	{r4, r5, r6, lr}
 8010e6e:	4604      	mov	r4, r0
 8010e70:	460d      	mov	r5, r1
 8010e72:	4616      	mov	r6, r2
 8010e74:	f000 f946 	bl	8011104 <__errno>
 8010e78:	4629      	mov	r1, r5
 8010e7a:	6006      	str	r6, [r0, #0]
 8010e7c:	4620      	mov	r0, r4
 8010e7e:	bd70      	pop	{r4, r5, r6, pc}

08010e80 <xflow>:
 8010e80:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8010e82:	4614      	mov	r4, r2
 8010e84:	461d      	mov	r5, r3
 8010e86:	b108      	cbz	r0, 8010e8c <xflow+0xc>
 8010e88:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8010e8c:	e9cd 2300 	strd	r2, r3, [sp]
 8010e90:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010e94:	4620      	mov	r0, r4
 8010e96:	4629      	mov	r1, r5
 8010e98:	f7ef fbae 	bl	80005f8 <__aeabi_dmul>
 8010e9c:	2222      	movs	r2, #34	; 0x22
 8010e9e:	b003      	add	sp, #12
 8010ea0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8010ea4:	f7ff bfe2 	b.w	8010e6c <with_errno>

08010ea8 <__math_uflow>:
 8010ea8:	b508      	push	{r3, lr}
 8010eaa:	2200      	movs	r2, #0
 8010eac:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8010eb0:	f7ff ffe6 	bl	8010e80 <xflow>
 8010eb4:	ec41 0b10 	vmov	d0, r0, r1
 8010eb8:	bd08      	pop	{r3, pc}

08010eba <__math_oflow>:
 8010eba:	b508      	push	{r3, lr}
 8010ebc:	2200      	movs	r2, #0
 8010ebe:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8010ec2:	f7ff ffdd 	bl	8010e80 <xflow>
 8010ec6:	ec41 0b10 	vmov	d0, r0, r1
 8010eca:	bd08      	pop	{r3, pc}

08010ecc <fabs>:
 8010ecc:	ec51 0b10 	vmov	r0, r1, d0
 8010ed0:	ee10 2a10 	vmov	r2, s0
 8010ed4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8010ed8:	ec43 2b10 	vmov	d0, r2, r3
 8010edc:	4770      	bx	lr

08010ede <finite>:
 8010ede:	b082      	sub	sp, #8
 8010ee0:	ed8d 0b00 	vstr	d0, [sp]
 8010ee4:	9801      	ldr	r0, [sp, #4]
 8010ee6:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8010eea:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8010eee:	0fc0      	lsrs	r0, r0, #31
 8010ef0:	b002      	add	sp, #8
 8010ef2:	4770      	bx	lr
 8010ef4:	0000      	movs	r0, r0
	...

08010ef8 <floor>:
 8010ef8:	ec51 0b10 	vmov	r0, r1, d0
 8010efc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010f00:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8010f04:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8010f08:	2e13      	cmp	r6, #19
 8010f0a:	ee10 5a10 	vmov	r5, s0
 8010f0e:	ee10 8a10 	vmov	r8, s0
 8010f12:	460c      	mov	r4, r1
 8010f14:	dc32      	bgt.n	8010f7c <floor+0x84>
 8010f16:	2e00      	cmp	r6, #0
 8010f18:	da14      	bge.n	8010f44 <floor+0x4c>
 8010f1a:	a333      	add	r3, pc, #204	; (adr r3, 8010fe8 <floor+0xf0>)
 8010f1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f20:	f7ef f9b4 	bl	800028c <__adddf3>
 8010f24:	2200      	movs	r2, #0
 8010f26:	2300      	movs	r3, #0
 8010f28:	f7ef fdf6 	bl	8000b18 <__aeabi_dcmpgt>
 8010f2c:	b138      	cbz	r0, 8010f3e <floor+0x46>
 8010f2e:	2c00      	cmp	r4, #0
 8010f30:	da57      	bge.n	8010fe2 <floor+0xea>
 8010f32:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8010f36:	431d      	orrs	r5, r3
 8010f38:	d001      	beq.n	8010f3e <floor+0x46>
 8010f3a:	4c2d      	ldr	r4, [pc, #180]	; (8010ff0 <floor+0xf8>)
 8010f3c:	2500      	movs	r5, #0
 8010f3e:	4621      	mov	r1, r4
 8010f40:	4628      	mov	r0, r5
 8010f42:	e025      	b.n	8010f90 <floor+0x98>
 8010f44:	4f2b      	ldr	r7, [pc, #172]	; (8010ff4 <floor+0xfc>)
 8010f46:	4137      	asrs	r7, r6
 8010f48:	ea01 0307 	and.w	r3, r1, r7
 8010f4c:	4303      	orrs	r3, r0
 8010f4e:	d01f      	beq.n	8010f90 <floor+0x98>
 8010f50:	a325      	add	r3, pc, #148	; (adr r3, 8010fe8 <floor+0xf0>)
 8010f52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f56:	f7ef f999 	bl	800028c <__adddf3>
 8010f5a:	2200      	movs	r2, #0
 8010f5c:	2300      	movs	r3, #0
 8010f5e:	f7ef fddb 	bl	8000b18 <__aeabi_dcmpgt>
 8010f62:	2800      	cmp	r0, #0
 8010f64:	d0eb      	beq.n	8010f3e <floor+0x46>
 8010f66:	2c00      	cmp	r4, #0
 8010f68:	bfbe      	ittt	lt
 8010f6a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8010f6e:	fa43 f606 	asrlt.w	r6, r3, r6
 8010f72:	19a4      	addlt	r4, r4, r6
 8010f74:	ea24 0407 	bic.w	r4, r4, r7
 8010f78:	2500      	movs	r5, #0
 8010f7a:	e7e0      	b.n	8010f3e <floor+0x46>
 8010f7c:	2e33      	cmp	r6, #51	; 0x33
 8010f7e:	dd0b      	ble.n	8010f98 <floor+0xa0>
 8010f80:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8010f84:	d104      	bne.n	8010f90 <floor+0x98>
 8010f86:	ee10 2a10 	vmov	r2, s0
 8010f8a:	460b      	mov	r3, r1
 8010f8c:	f7ef f97e 	bl	800028c <__adddf3>
 8010f90:	ec41 0b10 	vmov	d0, r0, r1
 8010f94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010f98:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8010f9c:	f04f 33ff 	mov.w	r3, #4294967295
 8010fa0:	fa23 f707 	lsr.w	r7, r3, r7
 8010fa4:	4207      	tst	r7, r0
 8010fa6:	d0f3      	beq.n	8010f90 <floor+0x98>
 8010fa8:	a30f      	add	r3, pc, #60	; (adr r3, 8010fe8 <floor+0xf0>)
 8010faa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010fae:	f7ef f96d 	bl	800028c <__adddf3>
 8010fb2:	2200      	movs	r2, #0
 8010fb4:	2300      	movs	r3, #0
 8010fb6:	f7ef fdaf 	bl	8000b18 <__aeabi_dcmpgt>
 8010fba:	2800      	cmp	r0, #0
 8010fbc:	d0bf      	beq.n	8010f3e <floor+0x46>
 8010fbe:	2c00      	cmp	r4, #0
 8010fc0:	da02      	bge.n	8010fc8 <floor+0xd0>
 8010fc2:	2e14      	cmp	r6, #20
 8010fc4:	d103      	bne.n	8010fce <floor+0xd6>
 8010fc6:	3401      	adds	r4, #1
 8010fc8:	ea25 0507 	bic.w	r5, r5, r7
 8010fcc:	e7b7      	b.n	8010f3e <floor+0x46>
 8010fce:	2301      	movs	r3, #1
 8010fd0:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8010fd4:	fa03 f606 	lsl.w	r6, r3, r6
 8010fd8:	4435      	add	r5, r6
 8010fda:	4545      	cmp	r5, r8
 8010fdc:	bf38      	it	cc
 8010fde:	18e4      	addcc	r4, r4, r3
 8010fe0:	e7f2      	b.n	8010fc8 <floor+0xd0>
 8010fe2:	2500      	movs	r5, #0
 8010fe4:	462c      	mov	r4, r5
 8010fe6:	e7aa      	b.n	8010f3e <floor+0x46>
 8010fe8:	8800759c 	.word	0x8800759c
 8010fec:	7e37e43c 	.word	0x7e37e43c
 8010ff0:	bff00000 	.word	0xbff00000
 8010ff4:	000fffff 	.word	0x000fffff

08010ff8 <scalbn>:
 8010ff8:	b570      	push	{r4, r5, r6, lr}
 8010ffa:	ec55 4b10 	vmov	r4, r5, d0
 8010ffe:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8011002:	4606      	mov	r6, r0
 8011004:	462b      	mov	r3, r5
 8011006:	b99a      	cbnz	r2, 8011030 <scalbn+0x38>
 8011008:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 801100c:	4323      	orrs	r3, r4
 801100e:	d036      	beq.n	801107e <scalbn+0x86>
 8011010:	4b39      	ldr	r3, [pc, #228]	; (80110f8 <scalbn+0x100>)
 8011012:	4629      	mov	r1, r5
 8011014:	ee10 0a10 	vmov	r0, s0
 8011018:	2200      	movs	r2, #0
 801101a:	f7ef faed 	bl	80005f8 <__aeabi_dmul>
 801101e:	4b37      	ldr	r3, [pc, #220]	; (80110fc <scalbn+0x104>)
 8011020:	429e      	cmp	r6, r3
 8011022:	4604      	mov	r4, r0
 8011024:	460d      	mov	r5, r1
 8011026:	da10      	bge.n	801104a <scalbn+0x52>
 8011028:	a32b      	add	r3, pc, #172	; (adr r3, 80110d8 <scalbn+0xe0>)
 801102a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801102e:	e03a      	b.n	80110a6 <scalbn+0xae>
 8011030:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8011034:	428a      	cmp	r2, r1
 8011036:	d10c      	bne.n	8011052 <scalbn+0x5a>
 8011038:	ee10 2a10 	vmov	r2, s0
 801103c:	4620      	mov	r0, r4
 801103e:	4629      	mov	r1, r5
 8011040:	f7ef f924 	bl	800028c <__adddf3>
 8011044:	4604      	mov	r4, r0
 8011046:	460d      	mov	r5, r1
 8011048:	e019      	b.n	801107e <scalbn+0x86>
 801104a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 801104e:	460b      	mov	r3, r1
 8011050:	3a36      	subs	r2, #54	; 0x36
 8011052:	4432      	add	r2, r6
 8011054:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8011058:	428a      	cmp	r2, r1
 801105a:	dd08      	ble.n	801106e <scalbn+0x76>
 801105c:	2d00      	cmp	r5, #0
 801105e:	a120      	add	r1, pc, #128	; (adr r1, 80110e0 <scalbn+0xe8>)
 8011060:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011064:	da1c      	bge.n	80110a0 <scalbn+0xa8>
 8011066:	a120      	add	r1, pc, #128	; (adr r1, 80110e8 <scalbn+0xf0>)
 8011068:	e9d1 0100 	ldrd	r0, r1, [r1]
 801106c:	e018      	b.n	80110a0 <scalbn+0xa8>
 801106e:	2a00      	cmp	r2, #0
 8011070:	dd08      	ble.n	8011084 <scalbn+0x8c>
 8011072:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8011076:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801107a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801107e:	ec45 4b10 	vmov	d0, r4, r5
 8011082:	bd70      	pop	{r4, r5, r6, pc}
 8011084:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8011088:	da19      	bge.n	80110be <scalbn+0xc6>
 801108a:	f24c 3350 	movw	r3, #50000	; 0xc350
 801108e:	429e      	cmp	r6, r3
 8011090:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8011094:	dd0a      	ble.n	80110ac <scalbn+0xb4>
 8011096:	a112      	add	r1, pc, #72	; (adr r1, 80110e0 <scalbn+0xe8>)
 8011098:	e9d1 0100 	ldrd	r0, r1, [r1]
 801109c:	2b00      	cmp	r3, #0
 801109e:	d1e2      	bne.n	8011066 <scalbn+0x6e>
 80110a0:	a30f      	add	r3, pc, #60	; (adr r3, 80110e0 <scalbn+0xe8>)
 80110a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80110a6:	f7ef faa7 	bl	80005f8 <__aeabi_dmul>
 80110aa:	e7cb      	b.n	8011044 <scalbn+0x4c>
 80110ac:	a10a      	add	r1, pc, #40	; (adr r1, 80110d8 <scalbn+0xe0>)
 80110ae:	e9d1 0100 	ldrd	r0, r1, [r1]
 80110b2:	2b00      	cmp	r3, #0
 80110b4:	d0b8      	beq.n	8011028 <scalbn+0x30>
 80110b6:	a10e      	add	r1, pc, #56	; (adr r1, 80110f0 <scalbn+0xf8>)
 80110b8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80110bc:	e7b4      	b.n	8011028 <scalbn+0x30>
 80110be:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80110c2:	3236      	adds	r2, #54	; 0x36
 80110c4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80110c8:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 80110cc:	4620      	mov	r0, r4
 80110ce:	4b0c      	ldr	r3, [pc, #48]	; (8011100 <scalbn+0x108>)
 80110d0:	2200      	movs	r2, #0
 80110d2:	e7e8      	b.n	80110a6 <scalbn+0xae>
 80110d4:	f3af 8000 	nop.w
 80110d8:	c2f8f359 	.word	0xc2f8f359
 80110dc:	01a56e1f 	.word	0x01a56e1f
 80110e0:	8800759c 	.word	0x8800759c
 80110e4:	7e37e43c 	.word	0x7e37e43c
 80110e8:	8800759c 	.word	0x8800759c
 80110ec:	fe37e43c 	.word	0xfe37e43c
 80110f0:	c2f8f359 	.word	0xc2f8f359
 80110f4:	81a56e1f 	.word	0x81a56e1f
 80110f8:	43500000 	.word	0x43500000
 80110fc:	ffff3cb0 	.word	0xffff3cb0
 8011100:	3c900000 	.word	0x3c900000

08011104 <__errno>:
 8011104:	4b01      	ldr	r3, [pc, #4]	; (801110c <__errno+0x8>)
 8011106:	6818      	ldr	r0, [r3, #0]
 8011108:	4770      	bx	lr
 801110a:	bf00      	nop
 801110c:	20000088 	.word	0x20000088

08011110 <__libc_init_array>:
 8011110:	b570      	push	{r4, r5, r6, lr}
 8011112:	4d0d      	ldr	r5, [pc, #52]	; (8011148 <__libc_init_array+0x38>)
 8011114:	4c0d      	ldr	r4, [pc, #52]	; (801114c <__libc_init_array+0x3c>)
 8011116:	1b64      	subs	r4, r4, r5
 8011118:	10a4      	asrs	r4, r4, #2
 801111a:	2600      	movs	r6, #0
 801111c:	42a6      	cmp	r6, r4
 801111e:	d109      	bne.n	8011134 <__libc_init_array+0x24>
 8011120:	4d0b      	ldr	r5, [pc, #44]	; (8011150 <__libc_init_array+0x40>)
 8011122:	4c0c      	ldr	r4, [pc, #48]	; (8011154 <__libc_init_array+0x44>)
 8011124:	f001 f834 	bl	8012190 <_init>
 8011128:	1b64      	subs	r4, r4, r5
 801112a:	10a4      	asrs	r4, r4, #2
 801112c:	2600      	movs	r6, #0
 801112e:	42a6      	cmp	r6, r4
 8011130:	d105      	bne.n	801113e <__libc_init_array+0x2e>
 8011132:	bd70      	pop	{r4, r5, r6, pc}
 8011134:	f855 3b04 	ldr.w	r3, [r5], #4
 8011138:	4798      	blx	r3
 801113a:	3601      	adds	r6, #1
 801113c:	e7ee      	b.n	801111c <__libc_init_array+0xc>
 801113e:	f855 3b04 	ldr.w	r3, [r5], #4
 8011142:	4798      	blx	r3
 8011144:	3601      	adds	r6, #1
 8011146:	e7f2      	b.n	801112e <__libc_init_array+0x1e>
 8011148:	08014060 	.word	0x08014060
 801114c:	08014060 	.word	0x08014060
 8011150:	08014060 	.word	0x08014060
 8011154:	08014064 	.word	0x08014064

08011158 <malloc>:
 8011158:	4b02      	ldr	r3, [pc, #8]	; (8011164 <malloc+0xc>)
 801115a:	4601      	mov	r1, r0
 801115c:	6818      	ldr	r0, [r3, #0]
 801115e:	f000 b87f 	b.w	8011260 <_malloc_r>
 8011162:	bf00      	nop
 8011164:	20000088 	.word	0x20000088

08011168 <free>:
 8011168:	4b02      	ldr	r3, [pc, #8]	; (8011174 <free+0xc>)
 801116a:	4601      	mov	r1, r0
 801116c:	6818      	ldr	r0, [r3, #0]
 801116e:	f000 b80b 	b.w	8011188 <_free_r>
 8011172:	bf00      	nop
 8011174:	20000088 	.word	0x20000088

08011178 <memset>:
 8011178:	4402      	add	r2, r0
 801117a:	4603      	mov	r3, r0
 801117c:	4293      	cmp	r3, r2
 801117e:	d100      	bne.n	8011182 <memset+0xa>
 8011180:	4770      	bx	lr
 8011182:	f803 1b01 	strb.w	r1, [r3], #1
 8011186:	e7f9      	b.n	801117c <memset+0x4>

08011188 <_free_r>:
 8011188:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801118a:	2900      	cmp	r1, #0
 801118c:	d044      	beq.n	8011218 <_free_r+0x90>
 801118e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011192:	9001      	str	r0, [sp, #4]
 8011194:	2b00      	cmp	r3, #0
 8011196:	f1a1 0404 	sub.w	r4, r1, #4
 801119a:	bfb8      	it	lt
 801119c:	18e4      	addlt	r4, r4, r3
 801119e:	f000 fc51 	bl	8011a44 <__malloc_lock>
 80111a2:	4a1e      	ldr	r2, [pc, #120]	; (801121c <_free_r+0x94>)
 80111a4:	9801      	ldr	r0, [sp, #4]
 80111a6:	6813      	ldr	r3, [r2, #0]
 80111a8:	b933      	cbnz	r3, 80111b8 <_free_r+0x30>
 80111aa:	6063      	str	r3, [r4, #4]
 80111ac:	6014      	str	r4, [r2, #0]
 80111ae:	b003      	add	sp, #12
 80111b0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80111b4:	f000 bc4c 	b.w	8011a50 <__malloc_unlock>
 80111b8:	42a3      	cmp	r3, r4
 80111ba:	d908      	bls.n	80111ce <_free_r+0x46>
 80111bc:	6825      	ldr	r5, [r4, #0]
 80111be:	1961      	adds	r1, r4, r5
 80111c0:	428b      	cmp	r3, r1
 80111c2:	bf01      	itttt	eq
 80111c4:	6819      	ldreq	r1, [r3, #0]
 80111c6:	685b      	ldreq	r3, [r3, #4]
 80111c8:	1949      	addeq	r1, r1, r5
 80111ca:	6021      	streq	r1, [r4, #0]
 80111cc:	e7ed      	b.n	80111aa <_free_r+0x22>
 80111ce:	461a      	mov	r2, r3
 80111d0:	685b      	ldr	r3, [r3, #4]
 80111d2:	b10b      	cbz	r3, 80111d8 <_free_r+0x50>
 80111d4:	42a3      	cmp	r3, r4
 80111d6:	d9fa      	bls.n	80111ce <_free_r+0x46>
 80111d8:	6811      	ldr	r1, [r2, #0]
 80111da:	1855      	adds	r5, r2, r1
 80111dc:	42a5      	cmp	r5, r4
 80111de:	d10b      	bne.n	80111f8 <_free_r+0x70>
 80111e0:	6824      	ldr	r4, [r4, #0]
 80111e2:	4421      	add	r1, r4
 80111e4:	1854      	adds	r4, r2, r1
 80111e6:	42a3      	cmp	r3, r4
 80111e8:	6011      	str	r1, [r2, #0]
 80111ea:	d1e0      	bne.n	80111ae <_free_r+0x26>
 80111ec:	681c      	ldr	r4, [r3, #0]
 80111ee:	685b      	ldr	r3, [r3, #4]
 80111f0:	6053      	str	r3, [r2, #4]
 80111f2:	4421      	add	r1, r4
 80111f4:	6011      	str	r1, [r2, #0]
 80111f6:	e7da      	b.n	80111ae <_free_r+0x26>
 80111f8:	d902      	bls.n	8011200 <_free_r+0x78>
 80111fa:	230c      	movs	r3, #12
 80111fc:	6003      	str	r3, [r0, #0]
 80111fe:	e7d6      	b.n	80111ae <_free_r+0x26>
 8011200:	6825      	ldr	r5, [r4, #0]
 8011202:	1961      	adds	r1, r4, r5
 8011204:	428b      	cmp	r3, r1
 8011206:	bf04      	itt	eq
 8011208:	6819      	ldreq	r1, [r3, #0]
 801120a:	685b      	ldreq	r3, [r3, #4]
 801120c:	6063      	str	r3, [r4, #4]
 801120e:	bf04      	itt	eq
 8011210:	1949      	addeq	r1, r1, r5
 8011212:	6021      	streq	r1, [r4, #0]
 8011214:	6054      	str	r4, [r2, #4]
 8011216:	e7ca      	b.n	80111ae <_free_r+0x26>
 8011218:	b003      	add	sp, #12
 801121a:	bd30      	pop	{r4, r5, pc}
 801121c:	20005a08 	.word	0x20005a08

08011220 <sbrk_aligned>:
 8011220:	b570      	push	{r4, r5, r6, lr}
 8011222:	4e0e      	ldr	r6, [pc, #56]	; (801125c <sbrk_aligned+0x3c>)
 8011224:	460c      	mov	r4, r1
 8011226:	6831      	ldr	r1, [r6, #0]
 8011228:	4605      	mov	r5, r0
 801122a:	b911      	cbnz	r1, 8011232 <sbrk_aligned+0x12>
 801122c:	f000 f91a 	bl	8011464 <_sbrk_r>
 8011230:	6030      	str	r0, [r6, #0]
 8011232:	4621      	mov	r1, r4
 8011234:	4628      	mov	r0, r5
 8011236:	f000 f915 	bl	8011464 <_sbrk_r>
 801123a:	1c43      	adds	r3, r0, #1
 801123c:	d00a      	beq.n	8011254 <sbrk_aligned+0x34>
 801123e:	1cc4      	adds	r4, r0, #3
 8011240:	f024 0403 	bic.w	r4, r4, #3
 8011244:	42a0      	cmp	r0, r4
 8011246:	d007      	beq.n	8011258 <sbrk_aligned+0x38>
 8011248:	1a21      	subs	r1, r4, r0
 801124a:	4628      	mov	r0, r5
 801124c:	f000 f90a 	bl	8011464 <_sbrk_r>
 8011250:	3001      	adds	r0, #1
 8011252:	d101      	bne.n	8011258 <sbrk_aligned+0x38>
 8011254:	f04f 34ff 	mov.w	r4, #4294967295
 8011258:	4620      	mov	r0, r4
 801125a:	bd70      	pop	{r4, r5, r6, pc}
 801125c:	20005a0c 	.word	0x20005a0c

08011260 <_malloc_r>:
 8011260:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011264:	1ccd      	adds	r5, r1, #3
 8011266:	f025 0503 	bic.w	r5, r5, #3
 801126a:	3508      	adds	r5, #8
 801126c:	2d0c      	cmp	r5, #12
 801126e:	bf38      	it	cc
 8011270:	250c      	movcc	r5, #12
 8011272:	2d00      	cmp	r5, #0
 8011274:	4607      	mov	r7, r0
 8011276:	db01      	blt.n	801127c <_malloc_r+0x1c>
 8011278:	42a9      	cmp	r1, r5
 801127a:	d905      	bls.n	8011288 <_malloc_r+0x28>
 801127c:	230c      	movs	r3, #12
 801127e:	603b      	str	r3, [r7, #0]
 8011280:	2600      	movs	r6, #0
 8011282:	4630      	mov	r0, r6
 8011284:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011288:	4e2e      	ldr	r6, [pc, #184]	; (8011344 <_malloc_r+0xe4>)
 801128a:	f000 fbdb 	bl	8011a44 <__malloc_lock>
 801128e:	6833      	ldr	r3, [r6, #0]
 8011290:	461c      	mov	r4, r3
 8011292:	bb34      	cbnz	r4, 80112e2 <_malloc_r+0x82>
 8011294:	4629      	mov	r1, r5
 8011296:	4638      	mov	r0, r7
 8011298:	f7ff ffc2 	bl	8011220 <sbrk_aligned>
 801129c:	1c43      	adds	r3, r0, #1
 801129e:	4604      	mov	r4, r0
 80112a0:	d14d      	bne.n	801133e <_malloc_r+0xde>
 80112a2:	6834      	ldr	r4, [r6, #0]
 80112a4:	4626      	mov	r6, r4
 80112a6:	2e00      	cmp	r6, #0
 80112a8:	d140      	bne.n	801132c <_malloc_r+0xcc>
 80112aa:	6823      	ldr	r3, [r4, #0]
 80112ac:	4631      	mov	r1, r6
 80112ae:	4638      	mov	r0, r7
 80112b0:	eb04 0803 	add.w	r8, r4, r3
 80112b4:	f000 f8d6 	bl	8011464 <_sbrk_r>
 80112b8:	4580      	cmp	r8, r0
 80112ba:	d13a      	bne.n	8011332 <_malloc_r+0xd2>
 80112bc:	6821      	ldr	r1, [r4, #0]
 80112be:	3503      	adds	r5, #3
 80112c0:	1a6d      	subs	r5, r5, r1
 80112c2:	f025 0503 	bic.w	r5, r5, #3
 80112c6:	3508      	adds	r5, #8
 80112c8:	2d0c      	cmp	r5, #12
 80112ca:	bf38      	it	cc
 80112cc:	250c      	movcc	r5, #12
 80112ce:	4629      	mov	r1, r5
 80112d0:	4638      	mov	r0, r7
 80112d2:	f7ff ffa5 	bl	8011220 <sbrk_aligned>
 80112d6:	3001      	adds	r0, #1
 80112d8:	d02b      	beq.n	8011332 <_malloc_r+0xd2>
 80112da:	6823      	ldr	r3, [r4, #0]
 80112dc:	442b      	add	r3, r5
 80112de:	6023      	str	r3, [r4, #0]
 80112e0:	e00e      	b.n	8011300 <_malloc_r+0xa0>
 80112e2:	6822      	ldr	r2, [r4, #0]
 80112e4:	1b52      	subs	r2, r2, r5
 80112e6:	d41e      	bmi.n	8011326 <_malloc_r+0xc6>
 80112e8:	2a0b      	cmp	r2, #11
 80112ea:	d916      	bls.n	801131a <_malloc_r+0xba>
 80112ec:	1961      	adds	r1, r4, r5
 80112ee:	42a3      	cmp	r3, r4
 80112f0:	6025      	str	r5, [r4, #0]
 80112f2:	bf18      	it	ne
 80112f4:	6059      	strne	r1, [r3, #4]
 80112f6:	6863      	ldr	r3, [r4, #4]
 80112f8:	bf08      	it	eq
 80112fa:	6031      	streq	r1, [r6, #0]
 80112fc:	5162      	str	r2, [r4, r5]
 80112fe:	604b      	str	r3, [r1, #4]
 8011300:	4638      	mov	r0, r7
 8011302:	f104 060b 	add.w	r6, r4, #11
 8011306:	f000 fba3 	bl	8011a50 <__malloc_unlock>
 801130a:	f026 0607 	bic.w	r6, r6, #7
 801130e:	1d23      	adds	r3, r4, #4
 8011310:	1af2      	subs	r2, r6, r3
 8011312:	d0b6      	beq.n	8011282 <_malloc_r+0x22>
 8011314:	1b9b      	subs	r3, r3, r6
 8011316:	50a3      	str	r3, [r4, r2]
 8011318:	e7b3      	b.n	8011282 <_malloc_r+0x22>
 801131a:	6862      	ldr	r2, [r4, #4]
 801131c:	42a3      	cmp	r3, r4
 801131e:	bf0c      	ite	eq
 8011320:	6032      	streq	r2, [r6, #0]
 8011322:	605a      	strne	r2, [r3, #4]
 8011324:	e7ec      	b.n	8011300 <_malloc_r+0xa0>
 8011326:	4623      	mov	r3, r4
 8011328:	6864      	ldr	r4, [r4, #4]
 801132a:	e7b2      	b.n	8011292 <_malloc_r+0x32>
 801132c:	4634      	mov	r4, r6
 801132e:	6876      	ldr	r6, [r6, #4]
 8011330:	e7b9      	b.n	80112a6 <_malloc_r+0x46>
 8011332:	230c      	movs	r3, #12
 8011334:	603b      	str	r3, [r7, #0]
 8011336:	4638      	mov	r0, r7
 8011338:	f000 fb8a 	bl	8011a50 <__malloc_unlock>
 801133c:	e7a1      	b.n	8011282 <_malloc_r+0x22>
 801133e:	6025      	str	r5, [r4, #0]
 8011340:	e7de      	b.n	8011300 <_malloc_r+0xa0>
 8011342:	bf00      	nop
 8011344:	20005a08 	.word	0x20005a08

08011348 <iprintf>:
 8011348:	b40f      	push	{r0, r1, r2, r3}
 801134a:	4b0a      	ldr	r3, [pc, #40]	; (8011374 <iprintf+0x2c>)
 801134c:	b513      	push	{r0, r1, r4, lr}
 801134e:	681c      	ldr	r4, [r3, #0]
 8011350:	b124      	cbz	r4, 801135c <iprintf+0x14>
 8011352:	69a3      	ldr	r3, [r4, #24]
 8011354:	b913      	cbnz	r3, 801135c <iprintf+0x14>
 8011356:	4620      	mov	r0, r4
 8011358:	f000 fa6e 	bl	8011838 <__sinit>
 801135c:	ab05      	add	r3, sp, #20
 801135e:	9a04      	ldr	r2, [sp, #16]
 8011360:	68a1      	ldr	r1, [r4, #8]
 8011362:	9301      	str	r3, [sp, #4]
 8011364:	4620      	mov	r0, r4
 8011366:	f000 fba3 	bl	8011ab0 <_vfiprintf_r>
 801136a:	b002      	add	sp, #8
 801136c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011370:	b004      	add	sp, #16
 8011372:	4770      	bx	lr
 8011374:	20000088 	.word	0x20000088

08011378 <_puts_r>:
 8011378:	b570      	push	{r4, r5, r6, lr}
 801137a:	460e      	mov	r6, r1
 801137c:	4605      	mov	r5, r0
 801137e:	b118      	cbz	r0, 8011388 <_puts_r+0x10>
 8011380:	6983      	ldr	r3, [r0, #24]
 8011382:	b90b      	cbnz	r3, 8011388 <_puts_r+0x10>
 8011384:	f000 fa58 	bl	8011838 <__sinit>
 8011388:	69ab      	ldr	r3, [r5, #24]
 801138a:	68ac      	ldr	r4, [r5, #8]
 801138c:	b913      	cbnz	r3, 8011394 <_puts_r+0x1c>
 801138e:	4628      	mov	r0, r5
 8011390:	f000 fa52 	bl	8011838 <__sinit>
 8011394:	4b2c      	ldr	r3, [pc, #176]	; (8011448 <_puts_r+0xd0>)
 8011396:	429c      	cmp	r4, r3
 8011398:	d120      	bne.n	80113dc <_puts_r+0x64>
 801139a:	686c      	ldr	r4, [r5, #4]
 801139c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801139e:	07db      	lsls	r3, r3, #31
 80113a0:	d405      	bmi.n	80113ae <_puts_r+0x36>
 80113a2:	89a3      	ldrh	r3, [r4, #12]
 80113a4:	0598      	lsls	r0, r3, #22
 80113a6:	d402      	bmi.n	80113ae <_puts_r+0x36>
 80113a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80113aa:	f000 fae3 	bl	8011974 <__retarget_lock_acquire_recursive>
 80113ae:	89a3      	ldrh	r3, [r4, #12]
 80113b0:	0719      	lsls	r1, r3, #28
 80113b2:	d51d      	bpl.n	80113f0 <_puts_r+0x78>
 80113b4:	6923      	ldr	r3, [r4, #16]
 80113b6:	b1db      	cbz	r3, 80113f0 <_puts_r+0x78>
 80113b8:	3e01      	subs	r6, #1
 80113ba:	68a3      	ldr	r3, [r4, #8]
 80113bc:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80113c0:	3b01      	subs	r3, #1
 80113c2:	60a3      	str	r3, [r4, #8]
 80113c4:	bb39      	cbnz	r1, 8011416 <_puts_r+0x9e>
 80113c6:	2b00      	cmp	r3, #0
 80113c8:	da38      	bge.n	801143c <_puts_r+0xc4>
 80113ca:	4622      	mov	r2, r4
 80113cc:	210a      	movs	r1, #10
 80113ce:	4628      	mov	r0, r5
 80113d0:	f000 f858 	bl	8011484 <__swbuf_r>
 80113d4:	3001      	adds	r0, #1
 80113d6:	d011      	beq.n	80113fc <_puts_r+0x84>
 80113d8:	250a      	movs	r5, #10
 80113da:	e011      	b.n	8011400 <_puts_r+0x88>
 80113dc:	4b1b      	ldr	r3, [pc, #108]	; (801144c <_puts_r+0xd4>)
 80113de:	429c      	cmp	r4, r3
 80113e0:	d101      	bne.n	80113e6 <_puts_r+0x6e>
 80113e2:	68ac      	ldr	r4, [r5, #8]
 80113e4:	e7da      	b.n	801139c <_puts_r+0x24>
 80113e6:	4b1a      	ldr	r3, [pc, #104]	; (8011450 <_puts_r+0xd8>)
 80113e8:	429c      	cmp	r4, r3
 80113ea:	bf08      	it	eq
 80113ec:	68ec      	ldreq	r4, [r5, #12]
 80113ee:	e7d5      	b.n	801139c <_puts_r+0x24>
 80113f0:	4621      	mov	r1, r4
 80113f2:	4628      	mov	r0, r5
 80113f4:	f000 f898 	bl	8011528 <__swsetup_r>
 80113f8:	2800      	cmp	r0, #0
 80113fa:	d0dd      	beq.n	80113b8 <_puts_r+0x40>
 80113fc:	f04f 35ff 	mov.w	r5, #4294967295
 8011400:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011402:	07da      	lsls	r2, r3, #31
 8011404:	d405      	bmi.n	8011412 <_puts_r+0x9a>
 8011406:	89a3      	ldrh	r3, [r4, #12]
 8011408:	059b      	lsls	r3, r3, #22
 801140a:	d402      	bmi.n	8011412 <_puts_r+0x9a>
 801140c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 801140e:	f000 fab2 	bl	8011976 <__retarget_lock_release_recursive>
 8011412:	4628      	mov	r0, r5
 8011414:	bd70      	pop	{r4, r5, r6, pc}
 8011416:	2b00      	cmp	r3, #0
 8011418:	da04      	bge.n	8011424 <_puts_r+0xac>
 801141a:	69a2      	ldr	r2, [r4, #24]
 801141c:	429a      	cmp	r2, r3
 801141e:	dc06      	bgt.n	801142e <_puts_r+0xb6>
 8011420:	290a      	cmp	r1, #10
 8011422:	d004      	beq.n	801142e <_puts_r+0xb6>
 8011424:	6823      	ldr	r3, [r4, #0]
 8011426:	1c5a      	adds	r2, r3, #1
 8011428:	6022      	str	r2, [r4, #0]
 801142a:	7019      	strb	r1, [r3, #0]
 801142c:	e7c5      	b.n	80113ba <_puts_r+0x42>
 801142e:	4622      	mov	r2, r4
 8011430:	4628      	mov	r0, r5
 8011432:	f000 f827 	bl	8011484 <__swbuf_r>
 8011436:	3001      	adds	r0, #1
 8011438:	d1bf      	bne.n	80113ba <_puts_r+0x42>
 801143a:	e7df      	b.n	80113fc <_puts_r+0x84>
 801143c:	6823      	ldr	r3, [r4, #0]
 801143e:	250a      	movs	r5, #10
 8011440:	1c5a      	adds	r2, r3, #1
 8011442:	6022      	str	r2, [r4, #0]
 8011444:	701d      	strb	r5, [r3, #0]
 8011446:	e7db      	b.n	8011400 <_puts_r+0x88>
 8011448:	08013fe4 	.word	0x08013fe4
 801144c:	08014004 	.word	0x08014004
 8011450:	08013fc4 	.word	0x08013fc4

08011454 <puts>:
 8011454:	4b02      	ldr	r3, [pc, #8]	; (8011460 <puts+0xc>)
 8011456:	4601      	mov	r1, r0
 8011458:	6818      	ldr	r0, [r3, #0]
 801145a:	f7ff bf8d 	b.w	8011378 <_puts_r>
 801145e:	bf00      	nop
 8011460:	20000088 	.word	0x20000088

08011464 <_sbrk_r>:
 8011464:	b538      	push	{r3, r4, r5, lr}
 8011466:	4d06      	ldr	r5, [pc, #24]	; (8011480 <_sbrk_r+0x1c>)
 8011468:	2300      	movs	r3, #0
 801146a:	4604      	mov	r4, r0
 801146c:	4608      	mov	r0, r1
 801146e:	602b      	str	r3, [r5, #0]
 8011470:	f7f1 f82e 	bl	80024d0 <_sbrk>
 8011474:	1c43      	adds	r3, r0, #1
 8011476:	d102      	bne.n	801147e <_sbrk_r+0x1a>
 8011478:	682b      	ldr	r3, [r5, #0]
 801147a:	b103      	cbz	r3, 801147e <_sbrk_r+0x1a>
 801147c:	6023      	str	r3, [r4, #0]
 801147e:	bd38      	pop	{r3, r4, r5, pc}
 8011480:	20005a14 	.word	0x20005a14

08011484 <__swbuf_r>:
 8011484:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011486:	460e      	mov	r6, r1
 8011488:	4614      	mov	r4, r2
 801148a:	4605      	mov	r5, r0
 801148c:	b118      	cbz	r0, 8011496 <__swbuf_r+0x12>
 801148e:	6983      	ldr	r3, [r0, #24]
 8011490:	b90b      	cbnz	r3, 8011496 <__swbuf_r+0x12>
 8011492:	f000 f9d1 	bl	8011838 <__sinit>
 8011496:	4b21      	ldr	r3, [pc, #132]	; (801151c <__swbuf_r+0x98>)
 8011498:	429c      	cmp	r4, r3
 801149a:	d12b      	bne.n	80114f4 <__swbuf_r+0x70>
 801149c:	686c      	ldr	r4, [r5, #4]
 801149e:	69a3      	ldr	r3, [r4, #24]
 80114a0:	60a3      	str	r3, [r4, #8]
 80114a2:	89a3      	ldrh	r3, [r4, #12]
 80114a4:	071a      	lsls	r2, r3, #28
 80114a6:	d52f      	bpl.n	8011508 <__swbuf_r+0x84>
 80114a8:	6923      	ldr	r3, [r4, #16]
 80114aa:	b36b      	cbz	r3, 8011508 <__swbuf_r+0x84>
 80114ac:	6923      	ldr	r3, [r4, #16]
 80114ae:	6820      	ldr	r0, [r4, #0]
 80114b0:	1ac0      	subs	r0, r0, r3
 80114b2:	6963      	ldr	r3, [r4, #20]
 80114b4:	b2f6      	uxtb	r6, r6
 80114b6:	4283      	cmp	r3, r0
 80114b8:	4637      	mov	r7, r6
 80114ba:	dc04      	bgt.n	80114c6 <__swbuf_r+0x42>
 80114bc:	4621      	mov	r1, r4
 80114be:	4628      	mov	r0, r5
 80114c0:	f000 f926 	bl	8011710 <_fflush_r>
 80114c4:	bb30      	cbnz	r0, 8011514 <__swbuf_r+0x90>
 80114c6:	68a3      	ldr	r3, [r4, #8]
 80114c8:	3b01      	subs	r3, #1
 80114ca:	60a3      	str	r3, [r4, #8]
 80114cc:	6823      	ldr	r3, [r4, #0]
 80114ce:	1c5a      	adds	r2, r3, #1
 80114d0:	6022      	str	r2, [r4, #0]
 80114d2:	701e      	strb	r6, [r3, #0]
 80114d4:	6963      	ldr	r3, [r4, #20]
 80114d6:	3001      	adds	r0, #1
 80114d8:	4283      	cmp	r3, r0
 80114da:	d004      	beq.n	80114e6 <__swbuf_r+0x62>
 80114dc:	89a3      	ldrh	r3, [r4, #12]
 80114de:	07db      	lsls	r3, r3, #31
 80114e0:	d506      	bpl.n	80114f0 <__swbuf_r+0x6c>
 80114e2:	2e0a      	cmp	r6, #10
 80114e4:	d104      	bne.n	80114f0 <__swbuf_r+0x6c>
 80114e6:	4621      	mov	r1, r4
 80114e8:	4628      	mov	r0, r5
 80114ea:	f000 f911 	bl	8011710 <_fflush_r>
 80114ee:	b988      	cbnz	r0, 8011514 <__swbuf_r+0x90>
 80114f0:	4638      	mov	r0, r7
 80114f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80114f4:	4b0a      	ldr	r3, [pc, #40]	; (8011520 <__swbuf_r+0x9c>)
 80114f6:	429c      	cmp	r4, r3
 80114f8:	d101      	bne.n	80114fe <__swbuf_r+0x7a>
 80114fa:	68ac      	ldr	r4, [r5, #8]
 80114fc:	e7cf      	b.n	801149e <__swbuf_r+0x1a>
 80114fe:	4b09      	ldr	r3, [pc, #36]	; (8011524 <__swbuf_r+0xa0>)
 8011500:	429c      	cmp	r4, r3
 8011502:	bf08      	it	eq
 8011504:	68ec      	ldreq	r4, [r5, #12]
 8011506:	e7ca      	b.n	801149e <__swbuf_r+0x1a>
 8011508:	4621      	mov	r1, r4
 801150a:	4628      	mov	r0, r5
 801150c:	f000 f80c 	bl	8011528 <__swsetup_r>
 8011510:	2800      	cmp	r0, #0
 8011512:	d0cb      	beq.n	80114ac <__swbuf_r+0x28>
 8011514:	f04f 37ff 	mov.w	r7, #4294967295
 8011518:	e7ea      	b.n	80114f0 <__swbuf_r+0x6c>
 801151a:	bf00      	nop
 801151c:	08013fe4 	.word	0x08013fe4
 8011520:	08014004 	.word	0x08014004
 8011524:	08013fc4 	.word	0x08013fc4

08011528 <__swsetup_r>:
 8011528:	4b32      	ldr	r3, [pc, #200]	; (80115f4 <__swsetup_r+0xcc>)
 801152a:	b570      	push	{r4, r5, r6, lr}
 801152c:	681d      	ldr	r5, [r3, #0]
 801152e:	4606      	mov	r6, r0
 8011530:	460c      	mov	r4, r1
 8011532:	b125      	cbz	r5, 801153e <__swsetup_r+0x16>
 8011534:	69ab      	ldr	r3, [r5, #24]
 8011536:	b913      	cbnz	r3, 801153e <__swsetup_r+0x16>
 8011538:	4628      	mov	r0, r5
 801153a:	f000 f97d 	bl	8011838 <__sinit>
 801153e:	4b2e      	ldr	r3, [pc, #184]	; (80115f8 <__swsetup_r+0xd0>)
 8011540:	429c      	cmp	r4, r3
 8011542:	d10f      	bne.n	8011564 <__swsetup_r+0x3c>
 8011544:	686c      	ldr	r4, [r5, #4]
 8011546:	89a3      	ldrh	r3, [r4, #12]
 8011548:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801154c:	0719      	lsls	r1, r3, #28
 801154e:	d42c      	bmi.n	80115aa <__swsetup_r+0x82>
 8011550:	06dd      	lsls	r5, r3, #27
 8011552:	d411      	bmi.n	8011578 <__swsetup_r+0x50>
 8011554:	2309      	movs	r3, #9
 8011556:	6033      	str	r3, [r6, #0]
 8011558:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 801155c:	81a3      	strh	r3, [r4, #12]
 801155e:	f04f 30ff 	mov.w	r0, #4294967295
 8011562:	e03e      	b.n	80115e2 <__swsetup_r+0xba>
 8011564:	4b25      	ldr	r3, [pc, #148]	; (80115fc <__swsetup_r+0xd4>)
 8011566:	429c      	cmp	r4, r3
 8011568:	d101      	bne.n	801156e <__swsetup_r+0x46>
 801156a:	68ac      	ldr	r4, [r5, #8]
 801156c:	e7eb      	b.n	8011546 <__swsetup_r+0x1e>
 801156e:	4b24      	ldr	r3, [pc, #144]	; (8011600 <__swsetup_r+0xd8>)
 8011570:	429c      	cmp	r4, r3
 8011572:	bf08      	it	eq
 8011574:	68ec      	ldreq	r4, [r5, #12]
 8011576:	e7e6      	b.n	8011546 <__swsetup_r+0x1e>
 8011578:	0758      	lsls	r0, r3, #29
 801157a:	d512      	bpl.n	80115a2 <__swsetup_r+0x7a>
 801157c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801157e:	b141      	cbz	r1, 8011592 <__swsetup_r+0x6a>
 8011580:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011584:	4299      	cmp	r1, r3
 8011586:	d002      	beq.n	801158e <__swsetup_r+0x66>
 8011588:	4630      	mov	r0, r6
 801158a:	f7ff fdfd 	bl	8011188 <_free_r>
 801158e:	2300      	movs	r3, #0
 8011590:	6363      	str	r3, [r4, #52]	; 0x34
 8011592:	89a3      	ldrh	r3, [r4, #12]
 8011594:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8011598:	81a3      	strh	r3, [r4, #12]
 801159a:	2300      	movs	r3, #0
 801159c:	6063      	str	r3, [r4, #4]
 801159e:	6923      	ldr	r3, [r4, #16]
 80115a0:	6023      	str	r3, [r4, #0]
 80115a2:	89a3      	ldrh	r3, [r4, #12]
 80115a4:	f043 0308 	orr.w	r3, r3, #8
 80115a8:	81a3      	strh	r3, [r4, #12]
 80115aa:	6923      	ldr	r3, [r4, #16]
 80115ac:	b94b      	cbnz	r3, 80115c2 <__swsetup_r+0x9a>
 80115ae:	89a3      	ldrh	r3, [r4, #12]
 80115b0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80115b4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80115b8:	d003      	beq.n	80115c2 <__swsetup_r+0x9a>
 80115ba:	4621      	mov	r1, r4
 80115bc:	4630      	mov	r0, r6
 80115be:	f000 fa01 	bl	80119c4 <__smakebuf_r>
 80115c2:	89a0      	ldrh	r0, [r4, #12]
 80115c4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80115c8:	f010 0301 	ands.w	r3, r0, #1
 80115cc:	d00a      	beq.n	80115e4 <__swsetup_r+0xbc>
 80115ce:	2300      	movs	r3, #0
 80115d0:	60a3      	str	r3, [r4, #8]
 80115d2:	6963      	ldr	r3, [r4, #20]
 80115d4:	425b      	negs	r3, r3
 80115d6:	61a3      	str	r3, [r4, #24]
 80115d8:	6923      	ldr	r3, [r4, #16]
 80115da:	b943      	cbnz	r3, 80115ee <__swsetup_r+0xc6>
 80115dc:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80115e0:	d1ba      	bne.n	8011558 <__swsetup_r+0x30>
 80115e2:	bd70      	pop	{r4, r5, r6, pc}
 80115e4:	0781      	lsls	r1, r0, #30
 80115e6:	bf58      	it	pl
 80115e8:	6963      	ldrpl	r3, [r4, #20]
 80115ea:	60a3      	str	r3, [r4, #8]
 80115ec:	e7f4      	b.n	80115d8 <__swsetup_r+0xb0>
 80115ee:	2000      	movs	r0, #0
 80115f0:	e7f7      	b.n	80115e2 <__swsetup_r+0xba>
 80115f2:	bf00      	nop
 80115f4:	20000088 	.word	0x20000088
 80115f8:	08013fe4 	.word	0x08013fe4
 80115fc:	08014004 	.word	0x08014004
 8011600:	08013fc4 	.word	0x08013fc4

08011604 <__sflush_r>:
 8011604:	898a      	ldrh	r2, [r1, #12]
 8011606:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801160a:	4605      	mov	r5, r0
 801160c:	0710      	lsls	r0, r2, #28
 801160e:	460c      	mov	r4, r1
 8011610:	d458      	bmi.n	80116c4 <__sflush_r+0xc0>
 8011612:	684b      	ldr	r3, [r1, #4]
 8011614:	2b00      	cmp	r3, #0
 8011616:	dc05      	bgt.n	8011624 <__sflush_r+0x20>
 8011618:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801161a:	2b00      	cmp	r3, #0
 801161c:	dc02      	bgt.n	8011624 <__sflush_r+0x20>
 801161e:	2000      	movs	r0, #0
 8011620:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011624:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011626:	2e00      	cmp	r6, #0
 8011628:	d0f9      	beq.n	801161e <__sflush_r+0x1a>
 801162a:	2300      	movs	r3, #0
 801162c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8011630:	682f      	ldr	r7, [r5, #0]
 8011632:	602b      	str	r3, [r5, #0]
 8011634:	d032      	beq.n	801169c <__sflush_r+0x98>
 8011636:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8011638:	89a3      	ldrh	r3, [r4, #12]
 801163a:	075a      	lsls	r2, r3, #29
 801163c:	d505      	bpl.n	801164a <__sflush_r+0x46>
 801163e:	6863      	ldr	r3, [r4, #4]
 8011640:	1ac0      	subs	r0, r0, r3
 8011642:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8011644:	b10b      	cbz	r3, 801164a <__sflush_r+0x46>
 8011646:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8011648:	1ac0      	subs	r0, r0, r3
 801164a:	2300      	movs	r3, #0
 801164c:	4602      	mov	r2, r0
 801164e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011650:	6a21      	ldr	r1, [r4, #32]
 8011652:	4628      	mov	r0, r5
 8011654:	47b0      	blx	r6
 8011656:	1c43      	adds	r3, r0, #1
 8011658:	89a3      	ldrh	r3, [r4, #12]
 801165a:	d106      	bne.n	801166a <__sflush_r+0x66>
 801165c:	6829      	ldr	r1, [r5, #0]
 801165e:	291d      	cmp	r1, #29
 8011660:	d82c      	bhi.n	80116bc <__sflush_r+0xb8>
 8011662:	4a2a      	ldr	r2, [pc, #168]	; (801170c <__sflush_r+0x108>)
 8011664:	40ca      	lsrs	r2, r1
 8011666:	07d6      	lsls	r6, r2, #31
 8011668:	d528      	bpl.n	80116bc <__sflush_r+0xb8>
 801166a:	2200      	movs	r2, #0
 801166c:	6062      	str	r2, [r4, #4]
 801166e:	04d9      	lsls	r1, r3, #19
 8011670:	6922      	ldr	r2, [r4, #16]
 8011672:	6022      	str	r2, [r4, #0]
 8011674:	d504      	bpl.n	8011680 <__sflush_r+0x7c>
 8011676:	1c42      	adds	r2, r0, #1
 8011678:	d101      	bne.n	801167e <__sflush_r+0x7a>
 801167a:	682b      	ldr	r3, [r5, #0]
 801167c:	b903      	cbnz	r3, 8011680 <__sflush_r+0x7c>
 801167e:	6560      	str	r0, [r4, #84]	; 0x54
 8011680:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011682:	602f      	str	r7, [r5, #0]
 8011684:	2900      	cmp	r1, #0
 8011686:	d0ca      	beq.n	801161e <__sflush_r+0x1a>
 8011688:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801168c:	4299      	cmp	r1, r3
 801168e:	d002      	beq.n	8011696 <__sflush_r+0x92>
 8011690:	4628      	mov	r0, r5
 8011692:	f7ff fd79 	bl	8011188 <_free_r>
 8011696:	2000      	movs	r0, #0
 8011698:	6360      	str	r0, [r4, #52]	; 0x34
 801169a:	e7c1      	b.n	8011620 <__sflush_r+0x1c>
 801169c:	6a21      	ldr	r1, [r4, #32]
 801169e:	2301      	movs	r3, #1
 80116a0:	4628      	mov	r0, r5
 80116a2:	47b0      	blx	r6
 80116a4:	1c41      	adds	r1, r0, #1
 80116a6:	d1c7      	bne.n	8011638 <__sflush_r+0x34>
 80116a8:	682b      	ldr	r3, [r5, #0]
 80116aa:	2b00      	cmp	r3, #0
 80116ac:	d0c4      	beq.n	8011638 <__sflush_r+0x34>
 80116ae:	2b1d      	cmp	r3, #29
 80116b0:	d001      	beq.n	80116b6 <__sflush_r+0xb2>
 80116b2:	2b16      	cmp	r3, #22
 80116b4:	d101      	bne.n	80116ba <__sflush_r+0xb6>
 80116b6:	602f      	str	r7, [r5, #0]
 80116b8:	e7b1      	b.n	801161e <__sflush_r+0x1a>
 80116ba:	89a3      	ldrh	r3, [r4, #12]
 80116bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80116c0:	81a3      	strh	r3, [r4, #12]
 80116c2:	e7ad      	b.n	8011620 <__sflush_r+0x1c>
 80116c4:	690f      	ldr	r7, [r1, #16]
 80116c6:	2f00      	cmp	r7, #0
 80116c8:	d0a9      	beq.n	801161e <__sflush_r+0x1a>
 80116ca:	0793      	lsls	r3, r2, #30
 80116cc:	680e      	ldr	r6, [r1, #0]
 80116ce:	bf08      	it	eq
 80116d0:	694b      	ldreq	r3, [r1, #20]
 80116d2:	600f      	str	r7, [r1, #0]
 80116d4:	bf18      	it	ne
 80116d6:	2300      	movne	r3, #0
 80116d8:	eba6 0807 	sub.w	r8, r6, r7
 80116dc:	608b      	str	r3, [r1, #8]
 80116de:	f1b8 0f00 	cmp.w	r8, #0
 80116e2:	dd9c      	ble.n	801161e <__sflush_r+0x1a>
 80116e4:	6a21      	ldr	r1, [r4, #32]
 80116e6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80116e8:	4643      	mov	r3, r8
 80116ea:	463a      	mov	r2, r7
 80116ec:	4628      	mov	r0, r5
 80116ee:	47b0      	blx	r6
 80116f0:	2800      	cmp	r0, #0
 80116f2:	dc06      	bgt.n	8011702 <__sflush_r+0xfe>
 80116f4:	89a3      	ldrh	r3, [r4, #12]
 80116f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80116fa:	81a3      	strh	r3, [r4, #12]
 80116fc:	f04f 30ff 	mov.w	r0, #4294967295
 8011700:	e78e      	b.n	8011620 <__sflush_r+0x1c>
 8011702:	4407      	add	r7, r0
 8011704:	eba8 0800 	sub.w	r8, r8, r0
 8011708:	e7e9      	b.n	80116de <__sflush_r+0xda>
 801170a:	bf00      	nop
 801170c:	20400001 	.word	0x20400001

08011710 <_fflush_r>:
 8011710:	b538      	push	{r3, r4, r5, lr}
 8011712:	690b      	ldr	r3, [r1, #16]
 8011714:	4605      	mov	r5, r0
 8011716:	460c      	mov	r4, r1
 8011718:	b913      	cbnz	r3, 8011720 <_fflush_r+0x10>
 801171a:	2500      	movs	r5, #0
 801171c:	4628      	mov	r0, r5
 801171e:	bd38      	pop	{r3, r4, r5, pc}
 8011720:	b118      	cbz	r0, 801172a <_fflush_r+0x1a>
 8011722:	6983      	ldr	r3, [r0, #24]
 8011724:	b90b      	cbnz	r3, 801172a <_fflush_r+0x1a>
 8011726:	f000 f887 	bl	8011838 <__sinit>
 801172a:	4b14      	ldr	r3, [pc, #80]	; (801177c <_fflush_r+0x6c>)
 801172c:	429c      	cmp	r4, r3
 801172e:	d11b      	bne.n	8011768 <_fflush_r+0x58>
 8011730:	686c      	ldr	r4, [r5, #4]
 8011732:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011736:	2b00      	cmp	r3, #0
 8011738:	d0ef      	beq.n	801171a <_fflush_r+0xa>
 801173a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 801173c:	07d0      	lsls	r0, r2, #31
 801173e:	d404      	bmi.n	801174a <_fflush_r+0x3a>
 8011740:	0599      	lsls	r1, r3, #22
 8011742:	d402      	bmi.n	801174a <_fflush_r+0x3a>
 8011744:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011746:	f000 f915 	bl	8011974 <__retarget_lock_acquire_recursive>
 801174a:	4628      	mov	r0, r5
 801174c:	4621      	mov	r1, r4
 801174e:	f7ff ff59 	bl	8011604 <__sflush_r>
 8011752:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011754:	07da      	lsls	r2, r3, #31
 8011756:	4605      	mov	r5, r0
 8011758:	d4e0      	bmi.n	801171c <_fflush_r+0xc>
 801175a:	89a3      	ldrh	r3, [r4, #12]
 801175c:	059b      	lsls	r3, r3, #22
 801175e:	d4dd      	bmi.n	801171c <_fflush_r+0xc>
 8011760:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011762:	f000 f908 	bl	8011976 <__retarget_lock_release_recursive>
 8011766:	e7d9      	b.n	801171c <_fflush_r+0xc>
 8011768:	4b05      	ldr	r3, [pc, #20]	; (8011780 <_fflush_r+0x70>)
 801176a:	429c      	cmp	r4, r3
 801176c:	d101      	bne.n	8011772 <_fflush_r+0x62>
 801176e:	68ac      	ldr	r4, [r5, #8]
 8011770:	e7df      	b.n	8011732 <_fflush_r+0x22>
 8011772:	4b04      	ldr	r3, [pc, #16]	; (8011784 <_fflush_r+0x74>)
 8011774:	429c      	cmp	r4, r3
 8011776:	bf08      	it	eq
 8011778:	68ec      	ldreq	r4, [r5, #12]
 801177a:	e7da      	b.n	8011732 <_fflush_r+0x22>
 801177c:	08013fe4 	.word	0x08013fe4
 8011780:	08014004 	.word	0x08014004
 8011784:	08013fc4 	.word	0x08013fc4

08011788 <std>:
 8011788:	2300      	movs	r3, #0
 801178a:	b510      	push	{r4, lr}
 801178c:	4604      	mov	r4, r0
 801178e:	e9c0 3300 	strd	r3, r3, [r0]
 8011792:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8011796:	6083      	str	r3, [r0, #8]
 8011798:	8181      	strh	r1, [r0, #12]
 801179a:	6643      	str	r3, [r0, #100]	; 0x64
 801179c:	81c2      	strh	r2, [r0, #14]
 801179e:	6183      	str	r3, [r0, #24]
 80117a0:	4619      	mov	r1, r3
 80117a2:	2208      	movs	r2, #8
 80117a4:	305c      	adds	r0, #92	; 0x5c
 80117a6:	f7ff fce7 	bl	8011178 <memset>
 80117aa:	4b05      	ldr	r3, [pc, #20]	; (80117c0 <std+0x38>)
 80117ac:	6263      	str	r3, [r4, #36]	; 0x24
 80117ae:	4b05      	ldr	r3, [pc, #20]	; (80117c4 <std+0x3c>)
 80117b0:	62a3      	str	r3, [r4, #40]	; 0x28
 80117b2:	4b05      	ldr	r3, [pc, #20]	; (80117c8 <std+0x40>)
 80117b4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80117b6:	4b05      	ldr	r3, [pc, #20]	; (80117cc <std+0x44>)
 80117b8:	6224      	str	r4, [r4, #32]
 80117ba:	6323      	str	r3, [r4, #48]	; 0x30
 80117bc:	bd10      	pop	{r4, pc}
 80117be:	bf00      	nop
 80117c0:	08012039 	.word	0x08012039
 80117c4:	0801205b 	.word	0x0801205b
 80117c8:	08012093 	.word	0x08012093
 80117cc:	080120b7 	.word	0x080120b7

080117d0 <_cleanup_r>:
 80117d0:	4901      	ldr	r1, [pc, #4]	; (80117d8 <_cleanup_r+0x8>)
 80117d2:	f000 b8af 	b.w	8011934 <_fwalk_reent>
 80117d6:	bf00      	nop
 80117d8:	08011711 	.word	0x08011711

080117dc <__sfmoreglue>:
 80117dc:	b570      	push	{r4, r5, r6, lr}
 80117de:	2268      	movs	r2, #104	; 0x68
 80117e0:	1e4d      	subs	r5, r1, #1
 80117e2:	4355      	muls	r5, r2
 80117e4:	460e      	mov	r6, r1
 80117e6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80117ea:	f7ff fd39 	bl	8011260 <_malloc_r>
 80117ee:	4604      	mov	r4, r0
 80117f0:	b140      	cbz	r0, 8011804 <__sfmoreglue+0x28>
 80117f2:	2100      	movs	r1, #0
 80117f4:	e9c0 1600 	strd	r1, r6, [r0]
 80117f8:	300c      	adds	r0, #12
 80117fa:	60a0      	str	r0, [r4, #8]
 80117fc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8011800:	f7ff fcba 	bl	8011178 <memset>
 8011804:	4620      	mov	r0, r4
 8011806:	bd70      	pop	{r4, r5, r6, pc}

08011808 <__sfp_lock_acquire>:
 8011808:	4801      	ldr	r0, [pc, #4]	; (8011810 <__sfp_lock_acquire+0x8>)
 801180a:	f000 b8b3 	b.w	8011974 <__retarget_lock_acquire_recursive>
 801180e:	bf00      	nop
 8011810:	20005a11 	.word	0x20005a11

08011814 <__sfp_lock_release>:
 8011814:	4801      	ldr	r0, [pc, #4]	; (801181c <__sfp_lock_release+0x8>)
 8011816:	f000 b8ae 	b.w	8011976 <__retarget_lock_release_recursive>
 801181a:	bf00      	nop
 801181c:	20005a11 	.word	0x20005a11

08011820 <__sinit_lock_acquire>:
 8011820:	4801      	ldr	r0, [pc, #4]	; (8011828 <__sinit_lock_acquire+0x8>)
 8011822:	f000 b8a7 	b.w	8011974 <__retarget_lock_acquire_recursive>
 8011826:	bf00      	nop
 8011828:	20005a12 	.word	0x20005a12

0801182c <__sinit_lock_release>:
 801182c:	4801      	ldr	r0, [pc, #4]	; (8011834 <__sinit_lock_release+0x8>)
 801182e:	f000 b8a2 	b.w	8011976 <__retarget_lock_release_recursive>
 8011832:	bf00      	nop
 8011834:	20005a12 	.word	0x20005a12

08011838 <__sinit>:
 8011838:	b510      	push	{r4, lr}
 801183a:	4604      	mov	r4, r0
 801183c:	f7ff fff0 	bl	8011820 <__sinit_lock_acquire>
 8011840:	69a3      	ldr	r3, [r4, #24]
 8011842:	b11b      	cbz	r3, 801184c <__sinit+0x14>
 8011844:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011848:	f7ff bff0 	b.w	801182c <__sinit_lock_release>
 801184c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8011850:	6523      	str	r3, [r4, #80]	; 0x50
 8011852:	4b13      	ldr	r3, [pc, #76]	; (80118a0 <__sinit+0x68>)
 8011854:	4a13      	ldr	r2, [pc, #76]	; (80118a4 <__sinit+0x6c>)
 8011856:	681b      	ldr	r3, [r3, #0]
 8011858:	62a2      	str	r2, [r4, #40]	; 0x28
 801185a:	42a3      	cmp	r3, r4
 801185c:	bf04      	itt	eq
 801185e:	2301      	moveq	r3, #1
 8011860:	61a3      	streq	r3, [r4, #24]
 8011862:	4620      	mov	r0, r4
 8011864:	f000 f820 	bl	80118a8 <__sfp>
 8011868:	6060      	str	r0, [r4, #4]
 801186a:	4620      	mov	r0, r4
 801186c:	f000 f81c 	bl	80118a8 <__sfp>
 8011870:	60a0      	str	r0, [r4, #8]
 8011872:	4620      	mov	r0, r4
 8011874:	f000 f818 	bl	80118a8 <__sfp>
 8011878:	2200      	movs	r2, #0
 801187a:	60e0      	str	r0, [r4, #12]
 801187c:	2104      	movs	r1, #4
 801187e:	6860      	ldr	r0, [r4, #4]
 8011880:	f7ff ff82 	bl	8011788 <std>
 8011884:	68a0      	ldr	r0, [r4, #8]
 8011886:	2201      	movs	r2, #1
 8011888:	2109      	movs	r1, #9
 801188a:	f7ff ff7d 	bl	8011788 <std>
 801188e:	68e0      	ldr	r0, [r4, #12]
 8011890:	2202      	movs	r2, #2
 8011892:	2112      	movs	r1, #18
 8011894:	f7ff ff78 	bl	8011788 <std>
 8011898:	2301      	movs	r3, #1
 801189a:	61a3      	str	r3, [r4, #24]
 801189c:	e7d2      	b.n	8011844 <__sinit+0xc>
 801189e:	bf00      	nop
 80118a0:	08013fc0 	.word	0x08013fc0
 80118a4:	080117d1 	.word	0x080117d1

080118a8 <__sfp>:
 80118a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80118aa:	4607      	mov	r7, r0
 80118ac:	f7ff ffac 	bl	8011808 <__sfp_lock_acquire>
 80118b0:	4b1e      	ldr	r3, [pc, #120]	; (801192c <__sfp+0x84>)
 80118b2:	681e      	ldr	r6, [r3, #0]
 80118b4:	69b3      	ldr	r3, [r6, #24]
 80118b6:	b913      	cbnz	r3, 80118be <__sfp+0x16>
 80118b8:	4630      	mov	r0, r6
 80118ba:	f7ff ffbd 	bl	8011838 <__sinit>
 80118be:	3648      	adds	r6, #72	; 0x48
 80118c0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80118c4:	3b01      	subs	r3, #1
 80118c6:	d503      	bpl.n	80118d0 <__sfp+0x28>
 80118c8:	6833      	ldr	r3, [r6, #0]
 80118ca:	b30b      	cbz	r3, 8011910 <__sfp+0x68>
 80118cc:	6836      	ldr	r6, [r6, #0]
 80118ce:	e7f7      	b.n	80118c0 <__sfp+0x18>
 80118d0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80118d4:	b9d5      	cbnz	r5, 801190c <__sfp+0x64>
 80118d6:	4b16      	ldr	r3, [pc, #88]	; (8011930 <__sfp+0x88>)
 80118d8:	60e3      	str	r3, [r4, #12]
 80118da:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80118de:	6665      	str	r5, [r4, #100]	; 0x64
 80118e0:	f000 f847 	bl	8011972 <__retarget_lock_init_recursive>
 80118e4:	f7ff ff96 	bl	8011814 <__sfp_lock_release>
 80118e8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80118ec:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80118f0:	6025      	str	r5, [r4, #0]
 80118f2:	61a5      	str	r5, [r4, #24]
 80118f4:	2208      	movs	r2, #8
 80118f6:	4629      	mov	r1, r5
 80118f8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80118fc:	f7ff fc3c 	bl	8011178 <memset>
 8011900:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8011904:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8011908:	4620      	mov	r0, r4
 801190a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801190c:	3468      	adds	r4, #104	; 0x68
 801190e:	e7d9      	b.n	80118c4 <__sfp+0x1c>
 8011910:	2104      	movs	r1, #4
 8011912:	4638      	mov	r0, r7
 8011914:	f7ff ff62 	bl	80117dc <__sfmoreglue>
 8011918:	4604      	mov	r4, r0
 801191a:	6030      	str	r0, [r6, #0]
 801191c:	2800      	cmp	r0, #0
 801191e:	d1d5      	bne.n	80118cc <__sfp+0x24>
 8011920:	f7ff ff78 	bl	8011814 <__sfp_lock_release>
 8011924:	230c      	movs	r3, #12
 8011926:	603b      	str	r3, [r7, #0]
 8011928:	e7ee      	b.n	8011908 <__sfp+0x60>
 801192a:	bf00      	nop
 801192c:	08013fc0 	.word	0x08013fc0
 8011930:	ffff0001 	.word	0xffff0001

08011934 <_fwalk_reent>:
 8011934:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011938:	4606      	mov	r6, r0
 801193a:	4688      	mov	r8, r1
 801193c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8011940:	2700      	movs	r7, #0
 8011942:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8011946:	f1b9 0901 	subs.w	r9, r9, #1
 801194a:	d505      	bpl.n	8011958 <_fwalk_reent+0x24>
 801194c:	6824      	ldr	r4, [r4, #0]
 801194e:	2c00      	cmp	r4, #0
 8011950:	d1f7      	bne.n	8011942 <_fwalk_reent+0xe>
 8011952:	4638      	mov	r0, r7
 8011954:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011958:	89ab      	ldrh	r3, [r5, #12]
 801195a:	2b01      	cmp	r3, #1
 801195c:	d907      	bls.n	801196e <_fwalk_reent+0x3a>
 801195e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8011962:	3301      	adds	r3, #1
 8011964:	d003      	beq.n	801196e <_fwalk_reent+0x3a>
 8011966:	4629      	mov	r1, r5
 8011968:	4630      	mov	r0, r6
 801196a:	47c0      	blx	r8
 801196c:	4307      	orrs	r7, r0
 801196e:	3568      	adds	r5, #104	; 0x68
 8011970:	e7e9      	b.n	8011946 <_fwalk_reent+0x12>

08011972 <__retarget_lock_init_recursive>:
 8011972:	4770      	bx	lr

08011974 <__retarget_lock_acquire_recursive>:
 8011974:	4770      	bx	lr

08011976 <__retarget_lock_release_recursive>:
 8011976:	4770      	bx	lr

08011978 <__swhatbuf_r>:
 8011978:	b570      	push	{r4, r5, r6, lr}
 801197a:	460e      	mov	r6, r1
 801197c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011980:	2900      	cmp	r1, #0
 8011982:	b096      	sub	sp, #88	; 0x58
 8011984:	4614      	mov	r4, r2
 8011986:	461d      	mov	r5, r3
 8011988:	da08      	bge.n	801199c <__swhatbuf_r+0x24>
 801198a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 801198e:	2200      	movs	r2, #0
 8011990:	602a      	str	r2, [r5, #0]
 8011992:	061a      	lsls	r2, r3, #24
 8011994:	d410      	bmi.n	80119b8 <__swhatbuf_r+0x40>
 8011996:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801199a:	e00e      	b.n	80119ba <__swhatbuf_r+0x42>
 801199c:	466a      	mov	r2, sp
 801199e:	f000 fbb1 	bl	8012104 <_fstat_r>
 80119a2:	2800      	cmp	r0, #0
 80119a4:	dbf1      	blt.n	801198a <__swhatbuf_r+0x12>
 80119a6:	9a01      	ldr	r2, [sp, #4]
 80119a8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80119ac:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80119b0:	425a      	negs	r2, r3
 80119b2:	415a      	adcs	r2, r3
 80119b4:	602a      	str	r2, [r5, #0]
 80119b6:	e7ee      	b.n	8011996 <__swhatbuf_r+0x1e>
 80119b8:	2340      	movs	r3, #64	; 0x40
 80119ba:	2000      	movs	r0, #0
 80119bc:	6023      	str	r3, [r4, #0]
 80119be:	b016      	add	sp, #88	; 0x58
 80119c0:	bd70      	pop	{r4, r5, r6, pc}
	...

080119c4 <__smakebuf_r>:
 80119c4:	898b      	ldrh	r3, [r1, #12]
 80119c6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80119c8:	079d      	lsls	r5, r3, #30
 80119ca:	4606      	mov	r6, r0
 80119cc:	460c      	mov	r4, r1
 80119ce:	d507      	bpl.n	80119e0 <__smakebuf_r+0x1c>
 80119d0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80119d4:	6023      	str	r3, [r4, #0]
 80119d6:	6123      	str	r3, [r4, #16]
 80119d8:	2301      	movs	r3, #1
 80119da:	6163      	str	r3, [r4, #20]
 80119dc:	b002      	add	sp, #8
 80119de:	bd70      	pop	{r4, r5, r6, pc}
 80119e0:	ab01      	add	r3, sp, #4
 80119e2:	466a      	mov	r2, sp
 80119e4:	f7ff ffc8 	bl	8011978 <__swhatbuf_r>
 80119e8:	9900      	ldr	r1, [sp, #0]
 80119ea:	4605      	mov	r5, r0
 80119ec:	4630      	mov	r0, r6
 80119ee:	f7ff fc37 	bl	8011260 <_malloc_r>
 80119f2:	b948      	cbnz	r0, 8011a08 <__smakebuf_r+0x44>
 80119f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80119f8:	059a      	lsls	r2, r3, #22
 80119fa:	d4ef      	bmi.n	80119dc <__smakebuf_r+0x18>
 80119fc:	f023 0303 	bic.w	r3, r3, #3
 8011a00:	f043 0302 	orr.w	r3, r3, #2
 8011a04:	81a3      	strh	r3, [r4, #12]
 8011a06:	e7e3      	b.n	80119d0 <__smakebuf_r+0xc>
 8011a08:	4b0d      	ldr	r3, [pc, #52]	; (8011a40 <__smakebuf_r+0x7c>)
 8011a0a:	62b3      	str	r3, [r6, #40]	; 0x28
 8011a0c:	89a3      	ldrh	r3, [r4, #12]
 8011a0e:	6020      	str	r0, [r4, #0]
 8011a10:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011a14:	81a3      	strh	r3, [r4, #12]
 8011a16:	9b00      	ldr	r3, [sp, #0]
 8011a18:	6163      	str	r3, [r4, #20]
 8011a1a:	9b01      	ldr	r3, [sp, #4]
 8011a1c:	6120      	str	r0, [r4, #16]
 8011a1e:	b15b      	cbz	r3, 8011a38 <__smakebuf_r+0x74>
 8011a20:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011a24:	4630      	mov	r0, r6
 8011a26:	f000 fb7f 	bl	8012128 <_isatty_r>
 8011a2a:	b128      	cbz	r0, 8011a38 <__smakebuf_r+0x74>
 8011a2c:	89a3      	ldrh	r3, [r4, #12]
 8011a2e:	f023 0303 	bic.w	r3, r3, #3
 8011a32:	f043 0301 	orr.w	r3, r3, #1
 8011a36:	81a3      	strh	r3, [r4, #12]
 8011a38:	89a0      	ldrh	r0, [r4, #12]
 8011a3a:	4305      	orrs	r5, r0
 8011a3c:	81a5      	strh	r5, [r4, #12]
 8011a3e:	e7cd      	b.n	80119dc <__smakebuf_r+0x18>
 8011a40:	080117d1 	.word	0x080117d1

08011a44 <__malloc_lock>:
 8011a44:	4801      	ldr	r0, [pc, #4]	; (8011a4c <__malloc_lock+0x8>)
 8011a46:	f7ff bf95 	b.w	8011974 <__retarget_lock_acquire_recursive>
 8011a4a:	bf00      	nop
 8011a4c:	20005a10 	.word	0x20005a10

08011a50 <__malloc_unlock>:
 8011a50:	4801      	ldr	r0, [pc, #4]	; (8011a58 <__malloc_unlock+0x8>)
 8011a52:	f7ff bf90 	b.w	8011976 <__retarget_lock_release_recursive>
 8011a56:	bf00      	nop
 8011a58:	20005a10 	.word	0x20005a10

08011a5c <__sfputc_r>:
 8011a5c:	6893      	ldr	r3, [r2, #8]
 8011a5e:	3b01      	subs	r3, #1
 8011a60:	2b00      	cmp	r3, #0
 8011a62:	b410      	push	{r4}
 8011a64:	6093      	str	r3, [r2, #8]
 8011a66:	da08      	bge.n	8011a7a <__sfputc_r+0x1e>
 8011a68:	6994      	ldr	r4, [r2, #24]
 8011a6a:	42a3      	cmp	r3, r4
 8011a6c:	db01      	blt.n	8011a72 <__sfputc_r+0x16>
 8011a6e:	290a      	cmp	r1, #10
 8011a70:	d103      	bne.n	8011a7a <__sfputc_r+0x1e>
 8011a72:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011a76:	f7ff bd05 	b.w	8011484 <__swbuf_r>
 8011a7a:	6813      	ldr	r3, [r2, #0]
 8011a7c:	1c58      	adds	r0, r3, #1
 8011a7e:	6010      	str	r0, [r2, #0]
 8011a80:	7019      	strb	r1, [r3, #0]
 8011a82:	4608      	mov	r0, r1
 8011a84:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011a88:	4770      	bx	lr

08011a8a <__sfputs_r>:
 8011a8a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011a8c:	4606      	mov	r6, r0
 8011a8e:	460f      	mov	r7, r1
 8011a90:	4614      	mov	r4, r2
 8011a92:	18d5      	adds	r5, r2, r3
 8011a94:	42ac      	cmp	r4, r5
 8011a96:	d101      	bne.n	8011a9c <__sfputs_r+0x12>
 8011a98:	2000      	movs	r0, #0
 8011a9a:	e007      	b.n	8011aac <__sfputs_r+0x22>
 8011a9c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011aa0:	463a      	mov	r2, r7
 8011aa2:	4630      	mov	r0, r6
 8011aa4:	f7ff ffda 	bl	8011a5c <__sfputc_r>
 8011aa8:	1c43      	adds	r3, r0, #1
 8011aaa:	d1f3      	bne.n	8011a94 <__sfputs_r+0xa>
 8011aac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08011ab0 <_vfiprintf_r>:
 8011ab0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011ab4:	460d      	mov	r5, r1
 8011ab6:	b09d      	sub	sp, #116	; 0x74
 8011ab8:	4614      	mov	r4, r2
 8011aba:	4698      	mov	r8, r3
 8011abc:	4606      	mov	r6, r0
 8011abe:	b118      	cbz	r0, 8011ac8 <_vfiprintf_r+0x18>
 8011ac0:	6983      	ldr	r3, [r0, #24]
 8011ac2:	b90b      	cbnz	r3, 8011ac8 <_vfiprintf_r+0x18>
 8011ac4:	f7ff feb8 	bl	8011838 <__sinit>
 8011ac8:	4b89      	ldr	r3, [pc, #548]	; (8011cf0 <_vfiprintf_r+0x240>)
 8011aca:	429d      	cmp	r5, r3
 8011acc:	d11b      	bne.n	8011b06 <_vfiprintf_r+0x56>
 8011ace:	6875      	ldr	r5, [r6, #4]
 8011ad0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011ad2:	07d9      	lsls	r1, r3, #31
 8011ad4:	d405      	bmi.n	8011ae2 <_vfiprintf_r+0x32>
 8011ad6:	89ab      	ldrh	r3, [r5, #12]
 8011ad8:	059a      	lsls	r2, r3, #22
 8011ada:	d402      	bmi.n	8011ae2 <_vfiprintf_r+0x32>
 8011adc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011ade:	f7ff ff49 	bl	8011974 <__retarget_lock_acquire_recursive>
 8011ae2:	89ab      	ldrh	r3, [r5, #12]
 8011ae4:	071b      	lsls	r3, r3, #28
 8011ae6:	d501      	bpl.n	8011aec <_vfiprintf_r+0x3c>
 8011ae8:	692b      	ldr	r3, [r5, #16]
 8011aea:	b9eb      	cbnz	r3, 8011b28 <_vfiprintf_r+0x78>
 8011aec:	4629      	mov	r1, r5
 8011aee:	4630      	mov	r0, r6
 8011af0:	f7ff fd1a 	bl	8011528 <__swsetup_r>
 8011af4:	b1c0      	cbz	r0, 8011b28 <_vfiprintf_r+0x78>
 8011af6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011af8:	07dc      	lsls	r4, r3, #31
 8011afa:	d50e      	bpl.n	8011b1a <_vfiprintf_r+0x6a>
 8011afc:	f04f 30ff 	mov.w	r0, #4294967295
 8011b00:	b01d      	add	sp, #116	; 0x74
 8011b02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011b06:	4b7b      	ldr	r3, [pc, #492]	; (8011cf4 <_vfiprintf_r+0x244>)
 8011b08:	429d      	cmp	r5, r3
 8011b0a:	d101      	bne.n	8011b10 <_vfiprintf_r+0x60>
 8011b0c:	68b5      	ldr	r5, [r6, #8]
 8011b0e:	e7df      	b.n	8011ad0 <_vfiprintf_r+0x20>
 8011b10:	4b79      	ldr	r3, [pc, #484]	; (8011cf8 <_vfiprintf_r+0x248>)
 8011b12:	429d      	cmp	r5, r3
 8011b14:	bf08      	it	eq
 8011b16:	68f5      	ldreq	r5, [r6, #12]
 8011b18:	e7da      	b.n	8011ad0 <_vfiprintf_r+0x20>
 8011b1a:	89ab      	ldrh	r3, [r5, #12]
 8011b1c:	0598      	lsls	r0, r3, #22
 8011b1e:	d4ed      	bmi.n	8011afc <_vfiprintf_r+0x4c>
 8011b20:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011b22:	f7ff ff28 	bl	8011976 <__retarget_lock_release_recursive>
 8011b26:	e7e9      	b.n	8011afc <_vfiprintf_r+0x4c>
 8011b28:	2300      	movs	r3, #0
 8011b2a:	9309      	str	r3, [sp, #36]	; 0x24
 8011b2c:	2320      	movs	r3, #32
 8011b2e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011b32:	f8cd 800c 	str.w	r8, [sp, #12]
 8011b36:	2330      	movs	r3, #48	; 0x30
 8011b38:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8011cfc <_vfiprintf_r+0x24c>
 8011b3c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011b40:	f04f 0901 	mov.w	r9, #1
 8011b44:	4623      	mov	r3, r4
 8011b46:	469a      	mov	sl, r3
 8011b48:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011b4c:	b10a      	cbz	r2, 8011b52 <_vfiprintf_r+0xa2>
 8011b4e:	2a25      	cmp	r2, #37	; 0x25
 8011b50:	d1f9      	bne.n	8011b46 <_vfiprintf_r+0x96>
 8011b52:	ebba 0b04 	subs.w	fp, sl, r4
 8011b56:	d00b      	beq.n	8011b70 <_vfiprintf_r+0xc0>
 8011b58:	465b      	mov	r3, fp
 8011b5a:	4622      	mov	r2, r4
 8011b5c:	4629      	mov	r1, r5
 8011b5e:	4630      	mov	r0, r6
 8011b60:	f7ff ff93 	bl	8011a8a <__sfputs_r>
 8011b64:	3001      	adds	r0, #1
 8011b66:	f000 80aa 	beq.w	8011cbe <_vfiprintf_r+0x20e>
 8011b6a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011b6c:	445a      	add	r2, fp
 8011b6e:	9209      	str	r2, [sp, #36]	; 0x24
 8011b70:	f89a 3000 	ldrb.w	r3, [sl]
 8011b74:	2b00      	cmp	r3, #0
 8011b76:	f000 80a2 	beq.w	8011cbe <_vfiprintf_r+0x20e>
 8011b7a:	2300      	movs	r3, #0
 8011b7c:	f04f 32ff 	mov.w	r2, #4294967295
 8011b80:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011b84:	f10a 0a01 	add.w	sl, sl, #1
 8011b88:	9304      	str	r3, [sp, #16]
 8011b8a:	9307      	str	r3, [sp, #28]
 8011b8c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011b90:	931a      	str	r3, [sp, #104]	; 0x68
 8011b92:	4654      	mov	r4, sl
 8011b94:	2205      	movs	r2, #5
 8011b96:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011b9a:	4858      	ldr	r0, [pc, #352]	; (8011cfc <_vfiprintf_r+0x24c>)
 8011b9c:	f7ee fb20 	bl	80001e0 <memchr>
 8011ba0:	9a04      	ldr	r2, [sp, #16]
 8011ba2:	b9d8      	cbnz	r0, 8011bdc <_vfiprintf_r+0x12c>
 8011ba4:	06d1      	lsls	r1, r2, #27
 8011ba6:	bf44      	itt	mi
 8011ba8:	2320      	movmi	r3, #32
 8011baa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011bae:	0713      	lsls	r3, r2, #28
 8011bb0:	bf44      	itt	mi
 8011bb2:	232b      	movmi	r3, #43	; 0x2b
 8011bb4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8011bb8:	f89a 3000 	ldrb.w	r3, [sl]
 8011bbc:	2b2a      	cmp	r3, #42	; 0x2a
 8011bbe:	d015      	beq.n	8011bec <_vfiprintf_r+0x13c>
 8011bc0:	9a07      	ldr	r2, [sp, #28]
 8011bc2:	4654      	mov	r4, sl
 8011bc4:	2000      	movs	r0, #0
 8011bc6:	f04f 0c0a 	mov.w	ip, #10
 8011bca:	4621      	mov	r1, r4
 8011bcc:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011bd0:	3b30      	subs	r3, #48	; 0x30
 8011bd2:	2b09      	cmp	r3, #9
 8011bd4:	d94e      	bls.n	8011c74 <_vfiprintf_r+0x1c4>
 8011bd6:	b1b0      	cbz	r0, 8011c06 <_vfiprintf_r+0x156>
 8011bd8:	9207      	str	r2, [sp, #28]
 8011bda:	e014      	b.n	8011c06 <_vfiprintf_r+0x156>
 8011bdc:	eba0 0308 	sub.w	r3, r0, r8
 8011be0:	fa09 f303 	lsl.w	r3, r9, r3
 8011be4:	4313      	orrs	r3, r2
 8011be6:	9304      	str	r3, [sp, #16]
 8011be8:	46a2      	mov	sl, r4
 8011bea:	e7d2      	b.n	8011b92 <_vfiprintf_r+0xe2>
 8011bec:	9b03      	ldr	r3, [sp, #12]
 8011bee:	1d19      	adds	r1, r3, #4
 8011bf0:	681b      	ldr	r3, [r3, #0]
 8011bf2:	9103      	str	r1, [sp, #12]
 8011bf4:	2b00      	cmp	r3, #0
 8011bf6:	bfbb      	ittet	lt
 8011bf8:	425b      	neglt	r3, r3
 8011bfa:	f042 0202 	orrlt.w	r2, r2, #2
 8011bfe:	9307      	strge	r3, [sp, #28]
 8011c00:	9307      	strlt	r3, [sp, #28]
 8011c02:	bfb8      	it	lt
 8011c04:	9204      	strlt	r2, [sp, #16]
 8011c06:	7823      	ldrb	r3, [r4, #0]
 8011c08:	2b2e      	cmp	r3, #46	; 0x2e
 8011c0a:	d10c      	bne.n	8011c26 <_vfiprintf_r+0x176>
 8011c0c:	7863      	ldrb	r3, [r4, #1]
 8011c0e:	2b2a      	cmp	r3, #42	; 0x2a
 8011c10:	d135      	bne.n	8011c7e <_vfiprintf_r+0x1ce>
 8011c12:	9b03      	ldr	r3, [sp, #12]
 8011c14:	1d1a      	adds	r2, r3, #4
 8011c16:	681b      	ldr	r3, [r3, #0]
 8011c18:	9203      	str	r2, [sp, #12]
 8011c1a:	2b00      	cmp	r3, #0
 8011c1c:	bfb8      	it	lt
 8011c1e:	f04f 33ff 	movlt.w	r3, #4294967295
 8011c22:	3402      	adds	r4, #2
 8011c24:	9305      	str	r3, [sp, #20]
 8011c26:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8011d0c <_vfiprintf_r+0x25c>
 8011c2a:	7821      	ldrb	r1, [r4, #0]
 8011c2c:	2203      	movs	r2, #3
 8011c2e:	4650      	mov	r0, sl
 8011c30:	f7ee fad6 	bl	80001e0 <memchr>
 8011c34:	b140      	cbz	r0, 8011c48 <_vfiprintf_r+0x198>
 8011c36:	2340      	movs	r3, #64	; 0x40
 8011c38:	eba0 000a 	sub.w	r0, r0, sl
 8011c3c:	fa03 f000 	lsl.w	r0, r3, r0
 8011c40:	9b04      	ldr	r3, [sp, #16]
 8011c42:	4303      	orrs	r3, r0
 8011c44:	3401      	adds	r4, #1
 8011c46:	9304      	str	r3, [sp, #16]
 8011c48:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011c4c:	482c      	ldr	r0, [pc, #176]	; (8011d00 <_vfiprintf_r+0x250>)
 8011c4e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011c52:	2206      	movs	r2, #6
 8011c54:	f7ee fac4 	bl	80001e0 <memchr>
 8011c58:	2800      	cmp	r0, #0
 8011c5a:	d03f      	beq.n	8011cdc <_vfiprintf_r+0x22c>
 8011c5c:	4b29      	ldr	r3, [pc, #164]	; (8011d04 <_vfiprintf_r+0x254>)
 8011c5e:	bb1b      	cbnz	r3, 8011ca8 <_vfiprintf_r+0x1f8>
 8011c60:	9b03      	ldr	r3, [sp, #12]
 8011c62:	3307      	adds	r3, #7
 8011c64:	f023 0307 	bic.w	r3, r3, #7
 8011c68:	3308      	adds	r3, #8
 8011c6a:	9303      	str	r3, [sp, #12]
 8011c6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011c6e:	443b      	add	r3, r7
 8011c70:	9309      	str	r3, [sp, #36]	; 0x24
 8011c72:	e767      	b.n	8011b44 <_vfiprintf_r+0x94>
 8011c74:	fb0c 3202 	mla	r2, ip, r2, r3
 8011c78:	460c      	mov	r4, r1
 8011c7a:	2001      	movs	r0, #1
 8011c7c:	e7a5      	b.n	8011bca <_vfiprintf_r+0x11a>
 8011c7e:	2300      	movs	r3, #0
 8011c80:	3401      	adds	r4, #1
 8011c82:	9305      	str	r3, [sp, #20]
 8011c84:	4619      	mov	r1, r3
 8011c86:	f04f 0c0a 	mov.w	ip, #10
 8011c8a:	4620      	mov	r0, r4
 8011c8c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011c90:	3a30      	subs	r2, #48	; 0x30
 8011c92:	2a09      	cmp	r2, #9
 8011c94:	d903      	bls.n	8011c9e <_vfiprintf_r+0x1ee>
 8011c96:	2b00      	cmp	r3, #0
 8011c98:	d0c5      	beq.n	8011c26 <_vfiprintf_r+0x176>
 8011c9a:	9105      	str	r1, [sp, #20]
 8011c9c:	e7c3      	b.n	8011c26 <_vfiprintf_r+0x176>
 8011c9e:	fb0c 2101 	mla	r1, ip, r1, r2
 8011ca2:	4604      	mov	r4, r0
 8011ca4:	2301      	movs	r3, #1
 8011ca6:	e7f0      	b.n	8011c8a <_vfiprintf_r+0x1da>
 8011ca8:	ab03      	add	r3, sp, #12
 8011caa:	9300      	str	r3, [sp, #0]
 8011cac:	462a      	mov	r2, r5
 8011cae:	4b16      	ldr	r3, [pc, #88]	; (8011d08 <_vfiprintf_r+0x258>)
 8011cb0:	a904      	add	r1, sp, #16
 8011cb2:	4630      	mov	r0, r6
 8011cb4:	f3af 8000 	nop.w
 8011cb8:	4607      	mov	r7, r0
 8011cba:	1c78      	adds	r0, r7, #1
 8011cbc:	d1d6      	bne.n	8011c6c <_vfiprintf_r+0x1bc>
 8011cbe:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8011cc0:	07d9      	lsls	r1, r3, #31
 8011cc2:	d405      	bmi.n	8011cd0 <_vfiprintf_r+0x220>
 8011cc4:	89ab      	ldrh	r3, [r5, #12]
 8011cc6:	059a      	lsls	r2, r3, #22
 8011cc8:	d402      	bmi.n	8011cd0 <_vfiprintf_r+0x220>
 8011cca:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011ccc:	f7ff fe53 	bl	8011976 <__retarget_lock_release_recursive>
 8011cd0:	89ab      	ldrh	r3, [r5, #12]
 8011cd2:	065b      	lsls	r3, r3, #25
 8011cd4:	f53f af12 	bmi.w	8011afc <_vfiprintf_r+0x4c>
 8011cd8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011cda:	e711      	b.n	8011b00 <_vfiprintf_r+0x50>
 8011cdc:	ab03      	add	r3, sp, #12
 8011cde:	9300      	str	r3, [sp, #0]
 8011ce0:	462a      	mov	r2, r5
 8011ce2:	4b09      	ldr	r3, [pc, #36]	; (8011d08 <_vfiprintf_r+0x258>)
 8011ce4:	a904      	add	r1, sp, #16
 8011ce6:	4630      	mov	r0, r6
 8011ce8:	f000 f880 	bl	8011dec <_printf_i>
 8011cec:	e7e4      	b.n	8011cb8 <_vfiprintf_r+0x208>
 8011cee:	bf00      	nop
 8011cf0:	08013fe4 	.word	0x08013fe4
 8011cf4:	08014004 	.word	0x08014004
 8011cf8:	08013fc4 	.word	0x08013fc4
 8011cfc:	08014024 	.word	0x08014024
 8011d00:	0801402e 	.word	0x0801402e
 8011d04:	00000000 	.word	0x00000000
 8011d08:	08011a8b 	.word	0x08011a8b
 8011d0c:	0801402a 	.word	0x0801402a

08011d10 <_printf_common>:
 8011d10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011d14:	4616      	mov	r6, r2
 8011d16:	4699      	mov	r9, r3
 8011d18:	688a      	ldr	r2, [r1, #8]
 8011d1a:	690b      	ldr	r3, [r1, #16]
 8011d1c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8011d20:	4293      	cmp	r3, r2
 8011d22:	bfb8      	it	lt
 8011d24:	4613      	movlt	r3, r2
 8011d26:	6033      	str	r3, [r6, #0]
 8011d28:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8011d2c:	4607      	mov	r7, r0
 8011d2e:	460c      	mov	r4, r1
 8011d30:	b10a      	cbz	r2, 8011d36 <_printf_common+0x26>
 8011d32:	3301      	adds	r3, #1
 8011d34:	6033      	str	r3, [r6, #0]
 8011d36:	6823      	ldr	r3, [r4, #0]
 8011d38:	0699      	lsls	r1, r3, #26
 8011d3a:	bf42      	ittt	mi
 8011d3c:	6833      	ldrmi	r3, [r6, #0]
 8011d3e:	3302      	addmi	r3, #2
 8011d40:	6033      	strmi	r3, [r6, #0]
 8011d42:	6825      	ldr	r5, [r4, #0]
 8011d44:	f015 0506 	ands.w	r5, r5, #6
 8011d48:	d106      	bne.n	8011d58 <_printf_common+0x48>
 8011d4a:	f104 0a19 	add.w	sl, r4, #25
 8011d4e:	68e3      	ldr	r3, [r4, #12]
 8011d50:	6832      	ldr	r2, [r6, #0]
 8011d52:	1a9b      	subs	r3, r3, r2
 8011d54:	42ab      	cmp	r3, r5
 8011d56:	dc26      	bgt.n	8011da6 <_printf_common+0x96>
 8011d58:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8011d5c:	1e13      	subs	r3, r2, #0
 8011d5e:	6822      	ldr	r2, [r4, #0]
 8011d60:	bf18      	it	ne
 8011d62:	2301      	movne	r3, #1
 8011d64:	0692      	lsls	r2, r2, #26
 8011d66:	d42b      	bmi.n	8011dc0 <_printf_common+0xb0>
 8011d68:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8011d6c:	4649      	mov	r1, r9
 8011d6e:	4638      	mov	r0, r7
 8011d70:	47c0      	blx	r8
 8011d72:	3001      	adds	r0, #1
 8011d74:	d01e      	beq.n	8011db4 <_printf_common+0xa4>
 8011d76:	6823      	ldr	r3, [r4, #0]
 8011d78:	68e5      	ldr	r5, [r4, #12]
 8011d7a:	6832      	ldr	r2, [r6, #0]
 8011d7c:	f003 0306 	and.w	r3, r3, #6
 8011d80:	2b04      	cmp	r3, #4
 8011d82:	bf08      	it	eq
 8011d84:	1aad      	subeq	r5, r5, r2
 8011d86:	68a3      	ldr	r3, [r4, #8]
 8011d88:	6922      	ldr	r2, [r4, #16]
 8011d8a:	bf0c      	ite	eq
 8011d8c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8011d90:	2500      	movne	r5, #0
 8011d92:	4293      	cmp	r3, r2
 8011d94:	bfc4      	itt	gt
 8011d96:	1a9b      	subgt	r3, r3, r2
 8011d98:	18ed      	addgt	r5, r5, r3
 8011d9a:	2600      	movs	r6, #0
 8011d9c:	341a      	adds	r4, #26
 8011d9e:	42b5      	cmp	r5, r6
 8011da0:	d11a      	bne.n	8011dd8 <_printf_common+0xc8>
 8011da2:	2000      	movs	r0, #0
 8011da4:	e008      	b.n	8011db8 <_printf_common+0xa8>
 8011da6:	2301      	movs	r3, #1
 8011da8:	4652      	mov	r2, sl
 8011daa:	4649      	mov	r1, r9
 8011dac:	4638      	mov	r0, r7
 8011dae:	47c0      	blx	r8
 8011db0:	3001      	adds	r0, #1
 8011db2:	d103      	bne.n	8011dbc <_printf_common+0xac>
 8011db4:	f04f 30ff 	mov.w	r0, #4294967295
 8011db8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011dbc:	3501      	adds	r5, #1
 8011dbe:	e7c6      	b.n	8011d4e <_printf_common+0x3e>
 8011dc0:	18e1      	adds	r1, r4, r3
 8011dc2:	1c5a      	adds	r2, r3, #1
 8011dc4:	2030      	movs	r0, #48	; 0x30
 8011dc6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8011dca:	4422      	add	r2, r4
 8011dcc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8011dd0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8011dd4:	3302      	adds	r3, #2
 8011dd6:	e7c7      	b.n	8011d68 <_printf_common+0x58>
 8011dd8:	2301      	movs	r3, #1
 8011dda:	4622      	mov	r2, r4
 8011ddc:	4649      	mov	r1, r9
 8011dde:	4638      	mov	r0, r7
 8011de0:	47c0      	blx	r8
 8011de2:	3001      	adds	r0, #1
 8011de4:	d0e6      	beq.n	8011db4 <_printf_common+0xa4>
 8011de6:	3601      	adds	r6, #1
 8011de8:	e7d9      	b.n	8011d9e <_printf_common+0x8e>
	...

08011dec <_printf_i>:
 8011dec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011df0:	7e0f      	ldrb	r7, [r1, #24]
 8011df2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8011df4:	2f78      	cmp	r7, #120	; 0x78
 8011df6:	4691      	mov	r9, r2
 8011df8:	4680      	mov	r8, r0
 8011dfa:	460c      	mov	r4, r1
 8011dfc:	469a      	mov	sl, r3
 8011dfe:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8011e02:	d807      	bhi.n	8011e14 <_printf_i+0x28>
 8011e04:	2f62      	cmp	r7, #98	; 0x62
 8011e06:	d80a      	bhi.n	8011e1e <_printf_i+0x32>
 8011e08:	2f00      	cmp	r7, #0
 8011e0a:	f000 80d8 	beq.w	8011fbe <_printf_i+0x1d2>
 8011e0e:	2f58      	cmp	r7, #88	; 0x58
 8011e10:	f000 80a3 	beq.w	8011f5a <_printf_i+0x16e>
 8011e14:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011e18:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8011e1c:	e03a      	b.n	8011e94 <_printf_i+0xa8>
 8011e1e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8011e22:	2b15      	cmp	r3, #21
 8011e24:	d8f6      	bhi.n	8011e14 <_printf_i+0x28>
 8011e26:	a101      	add	r1, pc, #4	; (adr r1, 8011e2c <_printf_i+0x40>)
 8011e28:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8011e2c:	08011e85 	.word	0x08011e85
 8011e30:	08011e99 	.word	0x08011e99
 8011e34:	08011e15 	.word	0x08011e15
 8011e38:	08011e15 	.word	0x08011e15
 8011e3c:	08011e15 	.word	0x08011e15
 8011e40:	08011e15 	.word	0x08011e15
 8011e44:	08011e99 	.word	0x08011e99
 8011e48:	08011e15 	.word	0x08011e15
 8011e4c:	08011e15 	.word	0x08011e15
 8011e50:	08011e15 	.word	0x08011e15
 8011e54:	08011e15 	.word	0x08011e15
 8011e58:	08011fa5 	.word	0x08011fa5
 8011e5c:	08011ec9 	.word	0x08011ec9
 8011e60:	08011f87 	.word	0x08011f87
 8011e64:	08011e15 	.word	0x08011e15
 8011e68:	08011e15 	.word	0x08011e15
 8011e6c:	08011fc7 	.word	0x08011fc7
 8011e70:	08011e15 	.word	0x08011e15
 8011e74:	08011ec9 	.word	0x08011ec9
 8011e78:	08011e15 	.word	0x08011e15
 8011e7c:	08011e15 	.word	0x08011e15
 8011e80:	08011f8f 	.word	0x08011f8f
 8011e84:	682b      	ldr	r3, [r5, #0]
 8011e86:	1d1a      	adds	r2, r3, #4
 8011e88:	681b      	ldr	r3, [r3, #0]
 8011e8a:	602a      	str	r2, [r5, #0]
 8011e8c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011e90:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8011e94:	2301      	movs	r3, #1
 8011e96:	e0a3      	b.n	8011fe0 <_printf_i+0x1f4>
 8011e98:	6820      	ldr	r0, [r4, #0]
 8011e9a:	6829      	ldr	r1, [r5, #0]
 8011e9c:	0606      	lsls	r6, r0, #24
 8011e9e:	f101 0304 	add.w	r3, r1, #4
 8011ea2:	d50a      	bpl.n	8011eba <_printf_i+0xce>
 8011ea4:	680e      	ldr	r6, [r1, #0]
 8011ea6:	602b      	str	r3, [r5, #0]
 8011ea8:	2e00      	cmp	r6, #0
 8011eaa:	da03      	bge.n	8011eb4 <_printf_i+0xc8>
 8011eac:	232d      	movs	r3, #45	; 0x2d
 8011eae:	4276      	negs	r6, r6
 8011eb0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011eb4:	485e      	ldr	r0, [pc, #376]	; (8012030 <_printf_i+0x244>)
 8011eb6:	230a      	movs	r3, #10
 8011eb8:	e019      	b.n	8011eee <_printf_i+0x102>
 8011eba:	680e      	ldr	r6, [r1, #0]
 8011ebc:	602b      	str	r3, [r5, #0]
 8011ebe:	f010 0f40 	tst.w	r0, #64	; 0x40
 8011ec2:	bf18      	it	ne
 8011ec4:	b236      	sxthne	r6, r6
 8011ec6:	e7ef      	b.n	8011ea8 <_printf_i+0xbc>
 8011ec8:	682b      	ldr	r3, [r5, #0]
 8011eca:	6820      	ldr	r0, [r4, #0]
 8011ecc:	1d19      	adds	r1, r3, #4
 8011ece:	6029      	str	r1, [r5, #0]
 8011ed0:	0601      	lsls	r1, r0, #24
 8011ed2:	d501      	bpl.n	8011ed8 <_printf_i+0xec>
 8011ed4:	681e      	ldr	r6, [r3, #0]
 8011ed6:	e002      	b.n	8011ede <_printf_i+0xf2>
 8011ed8:	0646      	lsls	r6, r0, #25
 8011eda:	d5fb      	bpl.n	8011ed4 <_printf_i+0xe8>
 8011edc:	881e      	ldrh	r6, [r3, #0]
 8011ede:	4854      	ldr	r0, [pc, #336]	; (8012030 <_printf_i+0x244>)
 8011ee0:	2f6f      	cmp	r7, #111	; 0x6f
 8011ee2:	bf0c      	ite	eq
 8011ee4:	2308      	moveq	r3, #8
 8011ee6:	230a      	movne	r3, #10
 8011ee8:	2100      	movs	r1, #0
 8011eea:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8011eee:	6865      	ldr	r5, [r4, #4]
 8011ef0:	60a5      	str	r5, [r4, #8]
 8011ef2:	2d00      	cmp	r5, #0
 8011ef4:	bfa2      	ittt	ge
 8011ef6:	6821      	ldrge	r1, [r4, #0]
 8011ef8:	f021 0104 	bicge.w	r1, r1, #4
 8011efc:	6021      	strge	r1, [r4, #0]
 8011efe:	b90e      	cbnz	r6, 8011f04 <_printf_i+0x118>
 8011f00:	2d00      	cmp	r5, #0
 8011f02:	d04d      	beq.n	8011fa0 <_printf_i+0x1b4>
 8011f04:	4615      	mov	r5, r2
 8011f06:	fbb6 f1f3 	udiv	r1, r6, r3
 8011f0a:	fb03 6711 	mls	r7, r3, r1, r6
 8011f0e:	5dc7      	ldrb	r7, [r0, r7]
 8011f10:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8011f14:	4637      	mov	r7, r6
 8011f16:	42bb      	cmp	r3, r7
 8011f18:	460e      	mov	r6, r1
 8011f1a:	d9f4      	bls.n	8011f06 <_printf_i+0x11a>
 8011f1c:	2b08      	cmp	r3, #8
 8011f1e:	d10b      	bne.n	8011f38 <_printf_i+0x14c>
 8011f20:	6823      	ldr	r3, [r4, #0]
 8011f22:	07de      	lsls	r6, r3, #31
 8011f24:	d508      	bpl.n	8011f38 <_printf_i+0x14c>
 8011f26:	6923      	ldr	r3, [r4, #16]
 8011f28:	6861      	ldr	r1, [r4, #4]
 8011f2a:	4299      	cmp	r1, r3
 8011f2c:	bfde      	ittt	le
 8011f2e:	2330      	movle	r3, #48	; 0x30
 8011f30:	f805 3c01 	strble.w	r3, [r5, #-1]
 8011f34:	f105 35ff 	addle.w	r5, r5, #4294967295
 8011f38:	1b52      	subs	r2, r2, r5
 8011f3a:	6122      	str	r2, [r4, #16]
 8011f3c:	f8cd a000 	str.w	sl, [sp]
 8011f40:	464b      	mov	r3, r9
 8011f42:	aa03      	add	r2, sp, #12
 8011f44:	4621      	mov	r1, r4
 8011f46:	4640      	mov	r0, r8
 8011f48:	f7ff fee2 	bl	8011d10 <_printf_common>
 8011f4c:	3001      	adds	r0, #1
 8011f4e:	d14c      	bne.n	8011fea <_printf_i+0x1fe>
 8011f50:	f04f 30ff 	mov.w	r0, #4294967295
 8011f54:	b004      	add	sp, #16
 8011f56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011f5a:	4835      	ldr	r0, [pc, #212]	; (8012030 <_printf_i+0x244>)
 8011f5c:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8011f60:	6829      	ldr	r1, [r5, #0]
 8011f62:	6823      	ldr	r3, [r4, #0]
 8011f64:	f851 6b04 	ldr.w	r6, [r1], #4
 8011f68:	6029      	str	r1, [r5, #0]
 8011f6a:	061d      	lsls	r5, r3, #24
 8011f6c:	d514      	bpl.n	8011f98 <_printf_i+0x1ac>
 8011f6e:	07df      	lsls	r7, r3, #31
 8011f70:	bf44      	itt	mi
 8011f72:	f043 0320 	orrmi.w	r3, r3, #32
 8011f76:	6023      	strmi	r3, [r4, #0]
 8011f78:	b91e      	cbnz	r6, 8011f82 <_printf_i+0x196>
 8011f7a:	6823      	ldr	r3, [r4, #0]
 8011f7c:	f023 0320 	bic.w	r3, r3, #32
 8011f80:	6023      	str	r3, [r4, #0]
 8011f82:	2310      	movs	r3, #16
 8011f84:	e7b0      	b.n	8011ee8 <_printf_i+0xfc>
 8011f86:	6823      	ldr	r3, [r4, #0]
 8011f88:	f043 0320 	orr.w	r3, r3, #32
 8011f8c:	6023      	str	r3, [r4, #0]
 8011f8e:	2378      	movs	r3, #120	; 0x78
 8011f90:	4828      	ldr	r0, [pc, #160]	; (8012034 <_printf_i+0x248>)
 8011f92:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8011f96:	e7e3      	b.n	8011f60 <_printf_i+0x174>
 8011f98:	0659      	lsls	r1, r3, #25
 8011f9a:	bf48      	it	mi
 8011f9c:	b2b6      	uxthmi	r6, r6
 8011f9e:	e7e6      	b.n	8011f6e <_printf_i+0x182>
 8011fa0:	4615      	mov	r5, r2
 8011fa2:	e7bb      	b.n	8011f1c <_printf_i+0x130>
 8011fa4:	682b      	ldr	r3, [r5, #0]
 8011fa6:	6826      	ldr	r6, [r4, #0]
 8011fa8:	6961      	ldr	r1, [r4, #20]
 8011faa:	1d18      	adds	r0, r3, #4
 8011fac:	6028      	str	r0, [r5, #0]
 8011fae:	0635      	lsls	r5, r6, #24
 8011fb0:	681b      	ldr	r3, [r3, #0]
 8011fb2:	d501      	bpl.n	8011fb8 <_printf_i+0x1cc>
 8011fb4:	6019      	str	r1, [r3, #0]
 8011fb6:	e002      	b.n	8011fbe <_printf_i+0x1d2>
 8011fb8:	0670      	lsls	r0, r6, #25
 8011fba:	d5fb      	bpl.n	8011fb4 <_printf_i+0x1c8>
 8011fbc:	8019      	strh	r1, [r3, #0]
 8011fbe:	2300      	movs	r3, #0
 8011fc0:	6123      	str	r3, [r4, #16]
 8011fc2:	4615      	mov	r5, r2
 8011fc4:	e7ba      	b.n	8011f3c <_printf_i+0x150>
 8011fc6:	682b      	ldr	r3, [r5, #0]
 8011fc8:	1d1a      	adds	r2, r3, #4
 8011fca:	602a      	str	r2, [r5, #0]
 8011fcc:	681d      	ldr	r5, [r3, #0]
 8011fce:	6862      	ldr	r2, [r4, #4]
 8011fd0:	2100      	movs	r1, #0
 8011fd2:	4628      	mov	r0, r5
 8011fd4:	f7ee f904 	bl	80001e0 <memchr>
 8011fd8:	b108      	cbz	r0, 8011fde <_printf_i+0x1f2>
 8011fda:	1b40      	subs	r0, r0, r5
 8011fdc:	6060      	str	r0, [r4, #4]
 8011fde:	6863      	ldr	r3, [r4, #4]
 8011fe0:	6123      	str	r3, [r4, #16]
 8011fe2:	2300      	movs	r3, #0
 8011fe4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011fe8:	e7a8      	b.n	8011f3c <_printf_i+0x150>
 8011fea:	6923      	ldr	r3, [r4, #16]
 8011fec:	462a      	mov	r2, r5
 8011fee:	4649      	mov	r1, r9
 8011ff0:	4640      	mov	r0, r8
 8011ff2:	47d0      	blx	sl
 8011ff4:	3001      	adds	r0, #1
 8011ff6:	d0ab      	beq.n	8011f50 <_printf_i+0x164>
 8011ff8:	6823      	ldr	r3, [r4, #0]
 8011ffa:	079b      	lsls	r3, r3, #30
 8011ffc:	d413      	bmi.n	8012026 <_printf_i+0x23a>
 8011ffe:	68e0      	ldr	r0, [r4, #12]
 8012000:	9b03      	ldr	r3, [sp, #12]
 8012002:	4298      	cmp	r0, r3
 8012004:	bfb8      	it	lt
 8012006:	4618      	movlt	r0, r3
 8012008:	e7a4      	b.n	8011f54 <_printf_i+0x168>
 801200a:	2301      	movs	r3, #1
 801200c:	4632      	mov	r2, r6
 801200e:	4649      	mov	r1, r9
 8012010:	4640      	mov	r0, r8
 8012012:	47d0      	blx	sl
 8012014:	3001      	adds	r0, #1
 8012016:	d09b      	beq.n	8011f50 <_printf_i+0x164>
 8012018:	3501      	adds	r5, #1
 801201a:	68e3      	ldr	r3, [r4, #12]
 801201c:	9903      	ldr	r1, [sp, #12]
 801201e:	1a5b      	subs	r3, r3, r1
 8012020:	42ab      	cmp	r3, r5
 8012022:	dcf2      	bgt.n	801200a <_printf_i+0x21e>
 8012024:	e7eb      	b.n	8011ffe <_printf_i+0x212>
 8012026:	2500      	movs	r5, #0
 8012028:	f104 0619 	add.w	r6, r4, #25
 801202c:	e7f5      	b.n	801201a <_printf_i+0x22e>
 801202e:	bf00      	nop
 8012030:	08014035 	.word	0x08014035
 8012034:	08014046 	.word	0x08014046

08012038 <__sread>:
 8012038:	b510      	push	{r4, lr}
 801203a:	460c      	mov	r4, r1
 801203c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012040:	f000 f894 	bl	801216c <_read_r>
 8012044:	2800      	cmp	r0, #0
 8012046:	bfab      	itete	ge
 8012048:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801204a:	89a3      	ldrhlt	r3, [r4, #12]
 801204c:	181b      	addge	r3, r3, r0
 801204e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8012052:	bfac      	ite	ge
 8012054:	6563      	strge	r3, [r4, #84]	; 0x54
 8012056:	81a3      	strhlt	r3, [r4, #12]
 8012058:	bd10      	pop	{r4, pc}

0801205a <__swrite>:
 801205a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801205e:	461f      	mov	r7, r3
 8012060:	898b      	ldrh	r3, [r1, #12]
 8012062:	05db      	lsls	r3, r3, #23
 8012064:	4605      	mov	r5, r0
 8012066:	460c      	mov	r4, r1
 8012068:	4616      	mov	r6, r2
 801206a:	d505      	bpl.n	8012078 <__swrite+0x1e>
 801206c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012070:	2302      	movs	r3, #2
 8012072:	2200      	movs	r2, #0
 8012074:	f000 f868 	bl	8012148 <_lseek_r>
 8012078:	89a3      	ldrh	r3, [r4, #12]
 801207a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801207e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8012082:	81a3      	strh	r3, [r4, #12]
 8012084:	4632      	mov	r2, r6
 8012086:	463b      	mov	r3, r7
 8012088:	4628      	mov	r0, r5
 801208a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801208e:	f000 b817 	b.w	80120c0 <_write_r>

08012092 <__sseek>:
 8012092:	b510      	push	{r4, lr}
 8012094:	460c      	mov	r4, r1
 8012096:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801209a:	f000 f855 	bl	8012148 <_lseek_r>
 801209e:	1c43      	adds	r3, r0, #1
 80120a0:	89a3      	ldrh	r3, [r4, #12]
 80120a2:	bf15      	itete	ne
 80120a4:	6560      	strne	r0, [r4, #84]	; 0x54
 80120a6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80120aa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80120ae:	81a3      	strheq	r3, [r4, #12]
 80120b0:	bf18      	it	ne
 80120b2:	81a3      	strhne	r3, [r4, #12]
 80120b4:	bd10      	pop	{r4, pc}

080120b6 <__sclose>:
 80120b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80120ba:	f000 b813 	b.w	80120e4 <_close_r>
	...

080120c0 <_write_r>:
 80120c0:	b538      	push	{r3, r4, r5, lr}
 80120c2:	4d07      	ldr	r5, [pc, #28]	; (80120e0 <_write_r+0x20>)
 80120c4:	4604      	mov	r4, r0
 80120c6:	4608      	mov	r0, r1
 80120c8:	4611      	mov	r1, r2
 80120ca:	2200      	movs	r2, #0
 80120cc:	602a      	str	r2, [r5, #0]
 80120ce:	461a      	mov	r2, r3
 80120d0:	f7f0 f9ad 	bl	800242e <_write>
 80120d4:	1c43      	adds	r3, r0, #1
 80120d6:	d102      	bne.n	80120de <_write_r+0x1e>
 80120d8:	682b      	ldr	r3, [r5, #0]
 80120da:	b103      	cbz	r3, 80120de <_write_r+0x1e>
 80120dc:	6023      	str	r3, [r4, #0]
 80120de:	bd38      	pop	{r3, r4, r5, pc}
 80120e0:	20005a14 	.word	0x20005a14

080120e4 <_close_r>:
 80120e4:	b538      	push	{r3, r4, r5, lr}
 80120e6:	4d06      	ldr	r5, [pc, #24]	; (8012100 <_close_r+0x1c>)
 80120e8:	2300      	movs	r3, #0
 80120ea:	4604      	mov	r4, r0
 80120ec:	4608      	mov	r0, r1
 80120ee:	602b      	str	r3, [r5, #0]
 80120f0:	f7f0 f9b9 	bl	8002466 <_close>
 80120f4:	1c43      	adds	r3, r0, #1
 80120f6:	d102      	bne.n	80120fe <_close_r+0x1a>
 80120f8:	682b      	ldr	r3, [r5, #0]
 80120fa:	b103      	cbz	r3, 80120fe <_close_r+0x1a>
 80120fc:	6023      	str	r3, [r4, #0]
 80120fe:	bd38      	pop	{r3, r4, r5, pc}
 8012100:	20005a14 	.word	0x20005a14

08012104 <_fstat_r>:
 8012104:	b538      	push	{r3, r4, r5, lr}
 8012106:	4d07      	ldr	r5, [pc, #28]	; (8012124 <_fstat_r+0x20>)
 8012108:	2300      	movs	r3, #0
 801210a:	4604      	mov	r4, r0
 801210c:	4608      	mov	r0, r1
 801210e:	4611      	mov	r1, r2
 8012110:	602b      	str	r3, [r5, #0]
 8012112:	f7f0 f9b4 	bl	800247e <_fstat>
 8012116:	1c43      	adds	r3, r0, #1
 8012118:	d102      	bne.n	8012120 <_fstat_r+0x1c>
 801211a:	682b      	ldr	r3, [r5, #0]
 801211c:	b103      	cbz	r3, 8012120 <_fstat_r+0x1c>
 801211e:	6023      	str	r3, [r4, #0]
 8012120:	bd38      	pop	{r3, r4, r5, pc}
 8012122:	bf00      	nop
 8012124:	20005a14 	.word	0x20005a14

08012128 <_isatty_r>:
 8012128:	b538      	push	{r3, r4, r5, lr}
 801212a:	4d06      	ldr	r5, [pc, #24]	; (8012144 <_isatty_r+0x1c>)
 801212c:	2300      	movs	r3, #0
 801212e:	4604      	mov	r4, r0
 8012130:	4608      	mov	r0, r1
 8012132:	602b      	str	r3, [r5, #0]
 8012134:	f7f0 f9b3 	bl	800249e <_isatty>
 8012138:	1c43      	adds	r3, r0, #1
 801213a:	d102      	bne.n	8012142 <_isatty_r+0x1a>
 801213c:	682b      	ldr	r3, [r5, #0]
 801213e:	b103      	cbz	r3, 8012142 <_isatty_r+0x1a>
 8012140:	6023      	str	r3, [r4, #0]
 8012142:	bd38      	pop	{r3, r4, r5, pc}
 8012144:	20005a14 	.word	0x20005a14

08012148 <_lseek_r>:
 8012148:	b538      	push	{r3, r4, r5, lr}
 801214a:	4d07      	ldr	r5, [pc, #28]	; (8012168 <_lseek_r+0x20>)
 801214c:	4604      	mov	r4, r0
 801214e:	4608      	mov	r0, r1
 8012150:	4611      	mov	r1, r2
 8012152:	2200      	movs	r2, #0
 8012154:	602a      	str	r2, [r5, #0]
 8012156:	461a      	mov	r2, r3
 8012158:	f7f0 f9ac 	bl	80024b4 <_lseek>
 801215c:	1c43      	adds	r3, r0, #1
 801215e:	d102      	bne.n	8012166 <_lseek_r+0x1e>
 8012160:	682b      	ldr	r3, [r5, #0]
 8012162:	b103      	cbz	r3, 8012166 <_lseek_r+0x1e>
 8012164:	6023      	str	r3, [r4, #0]
 8012166:	bd38      	pop	{r3, r4, r5, pc}
 8012168:	20005a14 	.word	0x20005a14

0801216c <_read_r>:
 801216c:	b538      	push	{r3, r4, r5, lr}
 801216e:	4d07      	ldr	r5, [pc, #28]	; (801218c <_read_r+0x20>)
 8012170:	4604      	mov	r4, r0
 8012172:	4608      	mov	r0, r1
 8012174:	4611      	mov	r1, r2
 8012176:	2200      	movs	r2, #0
 8012178:	602a      	str	r2, [r5, #0]
 801217a:	461a      	mov	r2, r3
 801217c:	f7f0 f93a 	bl	80023f4 <_read>
 8012180:	1c43      	adds	r3, r0, #1
 8012182:	d102      	bne.n	801218a <_read_r+0x1e>
 8012184:	682b      	ldr	r3, [r5, #0]
 8012186:	b103      	cbz	r3, 801218a <_read_r+0x1e>
 8012188:	6023      	str	r3, [r4, #0]
 801218a:	bd38      	pop	{r3, r4, r5, pc}
 801218c:	20005a14 	.word	0x20005a14

08012190 <_init>:
 8012190:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012192:	bf00      	nop
 8012194:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012196:	bc08      	pop	{r3}
 8012198:	469e      	mov	lr, r3
 801219a:	4770      	bx	lr

0801219c <_fini>:
 801219c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801219e:	bf00      	nop
 80121a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80121a2:	bc08      	pop	{r3}
 80121a4:	469e      	mov	lr, r3
 80121a6:	4770      	bx	lr
