// _LWRM_COPYRIGHT_BEGIN_
//
// Copyright 2009-2013 by LWPU Corporation.  All rights reserved.  All
// information contained herein is proprietary and confidential to LWPU
// Corporation.  Any use, reproduction, or disclosure without the written
// permission of LWPU Corporation is prohibited.
//
// _LWRM_COPYRIGHT_END_
//

package Perf;

import "regs.proto";

message PerfInfo
{
    optional uint32 loc_temp                = 1;
    optional uint32 gpu_temp                = 2;
    optional uint32 perf_level              = 3;
    optional uint32 voltage                 = 4;
    optional uint32 mc_clk                  = 5 [default = 0];
    optional uint32 lw_clk_g                = 6 [default = 0];
    optional uint32 lw_clk_s                = 7 [default = 0];
    optional uint32 lw_clk_r                = 8 [default = 0];
    optional uint32 flags                   = 9;
    optional uint32 lwrrent_pstate          = 10 [default = 0];
    optional bool   therm_slowdown_state    = 11 [default = false];
    optional uint32 therm_slowdown_level    = 12 [default = 100]; 
    optional uint32 therm_perf_cap_level    = 13 [default = 0xff];
    optional bool   therm_alert_gpio_state  = 14 [default = false];
    optional bool   therm_overt_gpio_state  = 15 [default = false];
    optional bool   therm_only_gpio_state   = 16 [default = false];
    optional bool   power_alert_gpio_state  = 17 [default = false];
    optional uint32 fan_control             = 18;
    optional uint32 fan_level_pwm           = 19 [default = 0];
    optional uint32 power_alert_cap_level   = 20 [default = 0xff];
};

message AddnlPerfInfo
{
    repeated Regs.RegsAndMem pmgr_regs_lw50   = 1;
    repeated Regs.RegsAndMem pmgr_regs_g84    = 2;
    repeated Regs.RegsAndMem pmgr_regs_g94    = 3;
    repeated Regs.RegsAndMem pmgr_regs_gt215  = 4;
    repeated Regs.RegsAndMem pmgr_regs_gf100  = 5;

    repeated Regs.RegsAndMem therm_regs_lw50  = 6;
    repeated Regs.RegsAndMem therm_regs_g84   = 7;
    repeated Regs.RegsAndMem therm_regs_g94   = 8;
    repeated Regs.RegsAndMem therm_regs_gt218 = 9;
    repeated Regs.RegsAndMem therm_regs_gf100 = 10;
    repeated Regs.RegsAndMem therm_regs_gk110 = 11;
    repeated Regs.RegsAndMem therm_regs_gk20a = 12;
    repeated Regs.RegsAndMem therm_regs_gm108 = 13;
    repeated Regs.RegsAndMem therm_regs_gm20b = 14;

    repeated Regs.RegsAndMem pmgr_regs_v02_00 = 15;
    repeated Regs.RegsAndMem pmgr_regs_v02_02 = 16;
    repeated Regs.RegsAndMem therm_regs_gk208 = 17;
    repeated Regs.RegsAndMem therm_regs_gm200 = 18;
    repeated Regs.RegsAndMem therm_regs_gp100 = 19;
    repeated Regs.RegsAndMem therm_regs_gp10b = 20;
};

message ThermalTable
{
    optional bytes table = 1;
};
