-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity my_filter_v1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    f_V_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    f_V_ce0 : OUT STD_LOGIC;
    f_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    f_V_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    f_V_ce1 : OUT STD_LOGIC;
    f_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    adjChImg_V_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    adjChImg_V_ce0 : OUT STD_LOGIC;
    adjChImg_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    adjChImg_V_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    adjChImg_V_ce1 : OUT STD_LOGIC;
    adjChImg_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    g1_V_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    g1_V_ce0 : OUT STD_LOGIC;
    g1_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    g1_V_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    g1_V_ce1 : OUT STD_LOGIC;
    g1_V_we1 : OUT STD_LOGIC;
    g1_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    g1_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    g2_V_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    g2_V_ce0 : OUT STD_LOGIC;
    g2_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    g2_V_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    g2_V_ce1 : OUT STD_LOGIC;
    g2_V_we1 : OUT STD_LOGIC;
    g2_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    g2_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    g3_V_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    g3_V_ce0 : OUT STD_LOGIC;
    g3_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    g3_V_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    g3_V_ce1 : OUT STD_LOGIC;
    g3_V_we1 : OUT STD_LOGIC;
    g3_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    g3_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    g4_V_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    g4_V_ce0 : OUT STD_LOGIC;
    g4_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    g4_V_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    g4_V_ce1 : OUT STD_LOGIC;
    g4_V_we1 : OUT STD_LOGIC;
    g4_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    g4_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    g5_V_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    g5_V_ce0 : OUT STD_LOGIC;
    g5_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    g5_V_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
    g5_V_ce1 : OUT STD_LOGIC;
    g5_V_we1 : OUT STD_LOGIC;
    g5_V_d1 : OUT STD_LOGIC_VECTOR (7 downto 0);
    g5_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0);
    g6_V_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    g6_V_ce0 : OUT STD_LOGIC;
    g6_V_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
    g7_V_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    g7_V_ce0 : OUT STD_LOGIC;
    g7_V_q0 : IN STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of my_filter_v1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000100000";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000001000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (16 downto 0) := "00000000010000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (16 downto 0) := "00000000100000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (16 downto 0) := "00000001000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (16 downto 0) := "00000010000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (16 downto 0) := "00000100000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (16 downto 0) := "00001000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (16 downto 0) := "00010000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (16 downto 0) := "00100000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (16 downto 0) := "01000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (16 downto 0) := "10000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv15_4000 : STD_LOGIC_VECTOR (14 downto 0) := "100000000000000";
    constant ap_const_lv15_1 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    constant ap_const_lv8_80 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal indvar_flatten_reg_307 : STD_LOGIC_VECTOR (14 downto 0);
    signal y76_0_reg_318 : STD_LOGIC_VECTOR (7 downto 0);
    signal x77_0_reg_329 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln126_fu_402_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln126_reg_641 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state7_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal add_ln126_fu_408_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal select_ln131_1_fu_434_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln131_1_reg_650 : STD_LOGIC_VECTOR (7 downto 0);
    signal g1_V_addr_reg_655 : STD_LOGIC_VECTOR (13 downto 0);
    signal g2_V_addr_reg_661 : STD_LOGIC_VECTOR (13 downto 0);
    signal g3_V_addr_reg_667 : STD_LOGIC_VECTOR (13 downto 0);
    signal g4_V_addr_reg_673 : STD_LOGIC_VECTOR (13 downto 0);
    signal g5_V_addr_reg_679 : STD_LOGIC_VECTOR (13 downto 0);
    signal x_1_fu_473_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal y_1_fu_565_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal y_1_reg_708 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal zext_ln172_fu_579_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln172_reg_713 : STD_LOGIC_VECTOR (15 downto 0);
    signal icmp_ln170_fu_559_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_fu_589_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal x_reg_721 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal zext_ln215_3_fu_604_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln215_3_reg_726 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln172_fu_583_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal grp_my_filter_fy5_fu_362_ap_ready : STD_LOGIC;
    signal grp_my_filter_fy5_fu_362_ap_done : STD_LOGIC;
    signal grp_my_filter_fy5_fu_369_ap_ready : STD_LOGIC;
    signal grp_my_filter_fy5_fu_369_ap_done : STD_LOGIC;
    signal grp_my_filter_fy5_fu_375_ap_ready : STD_LOGIC;
    signal grp_my_filter_fy5_fu_375_ap_done : STD_LOGIC;
    signal ap_block_state6_on_subcall_done : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state7 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal fx_V_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal fx_V_ce0 : STD_LOGIC;
    signal fx_V_we0 : STD_LOGIC;
    signal fx_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal fx_V_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal fx_V_ce1 : STD_LOGIC;
    signal fx_V_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal fy_V_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal fy_V_ce0 : STD_LOGIC;
    signal fy_V_we0 : STD_LOGIC;
    signal fy_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal fy_V_ce1 : STD_LOGIC;
    signal fy_V_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal fxx_ce0 : STD_LOGIC;
    signal fxx_we0 : STD_LOGIC;
    signal fyy_ce0 : STD_LOGIC;
    signal fyy_we0 : STD_LOGIC;
    signal fxy_ce0 : STD_LOGIC;
    signal fxy_we0 : STD_LOGIC;
    signal adj_fx_ce0 : STD_LOGIC;
    signal adj_fx_we0 : STD_LOGIC;
    signal adj_fy_ce0 : STD_LOGIC;
    signal adj_fy_we0 : STD_LOGIC;
    signal gx_ce0 : STD_LOGIC;
    signal gx_we0 : STD_LOGIC;
    signal gy_ce0 : STD_LOGIC;
    signal gy_we0 : STD_LOGIC;
    signal g3x_V_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal g3x_V_ce0 : STD_LOGIC;
    signal g3x_V_we0 : STD_LOGIC;
    signal g3x_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal g3x_V_ce1 : STD_LOGIC;
    signal g3x_V_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal gxx_ce0 : STD_LOGIC;
    signal gxx_we0 : STD_LOGIC;
    signal g4y_V_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal g4y_V_ce0 : STD_LOGIC;
    signal g4y_V_we0 : STD_LOGIC;
    signal g4y_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal g4y_V_ce1 : STD_LOGIC;
    signal g4y_V_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal gyy_ce0 : STD_LOGIC;
    signal gyy_we0 : STD_LOGIC;
    signal g5x_V_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal g5x_V_ce0 : STD_LOGIC;
    signal g5x_V_we0 : STD_LOGIC;
    signal g5x_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal g5x_V_ce1 : STD_LOGIC;
    signal g5x_V_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal gxy_ce0 : STD_LOGIC;
    signal gxy_we0 : STD_LOGIC;
    signal temp_cross6_V_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal temp_cross6_V_ce0 : STD_LOGIC;
    signal temp_cross6_V_we0 : STD_LOGIC;
    signal temp_cross6_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_cross6_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_cross6_V_ce1 : STD_LOGIC;
    signal temp_cross6_V_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_cross7_V_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal temp_cross7_V_ce0 : STD_LOGIC;
    signal temp_cross7_V_we0 : STD_LOGIC;
    signal temp_cross7_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_cross7_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal temp_cross7_V_ce1 : STD_LOGIC;
    signal temp_cross7_V_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal cross_X_ce0 : STD_LOGIC;
    signal cross_X_we0 : STD_LOGIC;
    signal cross_Y_ce0 : STD_LOGIC;
    signal cross_Y_we0 : STD_LOGIC;
    signal grp_my_filter_fy5_fu_362_ap_start : STD_LOGIC;
    signal grp_my_filter_fy5_fu_362_ap_idle : STD_LOGIC;
    signal grp_my_filter_fy5_fu_362_data_out_V_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_my_filter_fy5_fu_362_data_out_V_ce0 : STD_LOGIC;
    signal grp_my_filter_fy5_fu_362_data_out_V_we0 : STD_LOGIC;
    signal grp_my_filter_fy5_fu_362_data_out_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_my_filter_fy5_fu_362_data_in_V_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_my_filter_fy5_fu_362_data_in_V_ce0 : STD_LOGIC;
    signal grp_my_filter_fy5_fu_362_data_in_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_my_filter_fy5_fu_362_data_in_V_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_my_filter_fy5_fu_362_data_in_V_ce1 : STD_LOGIC;
    signal grp_my_filter_fy5_fu_362_data_in_V_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_my_filter_fy5_fu_369_ap_start : STD_LOGIC;
    signal grp_my_filter_fy5_fu_369_ap_idle : STD_LOGIC;
    signal grp_my_filter_fy5_fu_369_data_out_V_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_my_filter_fy5_fu_369_data_out_V_ce0 : STD_LOGIC;
    signal grp_my_filter_fy5_fu_369_data_out_V_we0 : STD_LOGIC;
    signal grp_my_filter_fy5_fu_369_data_out_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_my_filter_fy5_fu_369_data_in_V_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_my_filter_fy5_fu_369_data_in_V_ce0 : STD_LOGIC;
    signal grp_my_filter_fy5_fu_369_data_in_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_my_filter_fy5_fu_369_data_in_V_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_my_filter_fy5_fu_369_data_in_V_ce1 : STD_LOGIC;
    signal grp_my_filter_fy5_fu_369_data_in_V_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_my_filter_fy5_fu_375_ap_start : STD_LOGIC;
    signal grp_my_filter_fy5_fu_375_ap_idle : STD_LOGIC;
    signal grp_my_filter_fy5_fu_375_data_out_V_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_my_filter_fy5_fu_375_data_out_V_ce0 : STD_LOGIC;
    signal grp_my_filter_fy5_fu_375_data_out_V_we0 : STD_LOGIC;
    signal grp_my_filter_fy5_fu_375_data_out_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_my_filter_fy5_fu_375_data_in_V_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_my_filter_fy5_fu_375_data_in_V_ce0 : STD_LOGIC;
    signal grp_my_filter_fy5_fu_375_data_in_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_my_filter_fy5_fu_375_data_in_V_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_my_filter_fy5_fu_375_data_in_V_ce1 : STD_LOGIC;
    signal grp_my_filter_fy5_fu_375_data_in_V_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_my_filter_fx6_fu_384_ap_start : STD_LOGIC;
    signal grp_my_filter_fx6_fu_384_ap_done : STD_LOGIC;
    signal grp_my_filter_fx6_fu_384_ap_idle : STD_LOGIC;
    signal grp_my_filter_fx6_fu_384_ap_ready : STD_LOGIC;
    signal grp_my_filter_fx6_fu_384_data_out_V_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_my_filter_fx6_fu_384_data_out_V_ce0 : STD_LOGIC;
    signal grp_my_filter_fx6_fu_384_data_out_V_we0 : STD_LOGIC;
    signal grp_my_filter_fx6_fu_384_data_out_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_my_filter_fx6_fu_384_data_in_V_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_my_filter_fx6_fu_384_data_in_V_ce0 : STD_LOGIC;
    signal grp_my_filter_fx6_fu_384_data_in_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_my_filter_fx6_fu_384_data_in_V_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_my_filter_fx6_fu_384_data_in_V_ce1 : STD_LOGIC;
    signal grp_my_filter_fx6_fu_384_data_in_V_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_my_filter_fx6_fu_392_ap_start : STD_LOGIC;
    signal grp_my_filter_fx6_fu_392_ap_done : STD_LOGIC;
    signal grp_my_filter_fx6_fu_392_ap_idle : STD_LOGIC;
    signal grp_my_filter_fx6_fu_392_ap_ready : STD_LOGIC;
    signal grp_my_filter_fx6_fu_392_data_out_V_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_my_filter_fx6_fu_392_data_out_V_ce0 : STD_LOGIC;
    signal grp_my_filter_fx6_fu_392_data_out_V_we0 : STD_LOGIC;
    signal grp_my_filter_fx6_fu_392_data_out_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_my_filter_fx6_fu_392_data_in_V_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_my_filter_fx6_fu_392_data_in_V_ce0 : STD_LOGIC;
    signal grp_my_filter_fx6_fu_392_data_in_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_my_filter_fx6_fu_392_data_in_V_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_my_filter_fx6_fu_392_data_in_V_ce1 : STD_LOGIC;
    signal grp_my_filter_fx6_fu_392_data_in_V_q1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_y76_0_phi_fu_322_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal y95_0_reg_340 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_block_state14_on_subcall_done : BOOLEAN;
    signal x96_0_reg_351 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal grp_my_filter_fy5_fu_362_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal grp_my_filter_fy5_fu_369_ap_start_reg : STD_LOGIC := '0';
    signal grp_my_filter_fy5_fu_375_ap_start_reg : STD_LOGIC := '0';
    signal grp_my_filter_fx6_fu_384_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal grp_my_filter_fx6_fu_392_ap_start_reg : STD_LOGIC := '0';
    signal zext_ln215_1_fu_464_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln895_fu_489_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_1_fu_505_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_2_fu_521_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_3_fu_537_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln895_4_fu_553_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln128_fu_420_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_fu_414_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_fu_442_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal select_ln131_fu_426_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln215_fu_454_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln129_fu_450_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln215_fu_458_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_2_fu_479_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_5_fu_495_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_6_fu_511_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_7_fu_527_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_8_fu_543_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_1_fu_571_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln215_2_fu_595_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln215_1_fu_599_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln209_fu_611_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln209_1_fu_626_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state18_on_subcall_done : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_block_state4_on_subcall_done : BOOLEAN;
    signal ap_block_state12_on_subcall_done : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;

    component my_filter_fy5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_out_V_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        data_out_V_ce0 : OUT STD_LOGIC;
        data_out_V_we0 : OUT STD_LOGIC;
        data_out_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        data_in_V_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        data_in_V_ce0 : OUT STD_LOGIC;
        data_in_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        data_in_V_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        data_in_V_ce1 : OUT STD_LOGIC;
        data_in_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component my_filter_fx6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_out_V_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        data_out_V_ce0 : OUT STD_LOGIC;
        data_out_V_we0 : OUT STD_LOGIC;
        data_out_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        data_in_V_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        data_in_V_ce0 : OUT STD_LOGIC;
        data_in_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        data_in_V_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        data_in_V_ce1 : OUT STD_LOGIC;
        data_in_V_q1 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component my_filter_v1_fx_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        address1 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component my_filter_v1_fxx IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;



begin
    fx_V_U : component my_filter_v1_fx_V
    generic map (
        DataWidth => 8,
        AddressRange => 16384,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => fx_V_address0,
        ce0 => fx_V_ce0,
        we0 => fx_V_we0,
        d0 => grp_my_filter_fx6_fu_384_data_out_V_d0,
        q0 => fx_V_q0,
        address1 => fx_V_address1,
        ce1 => fx_V_ce1,
        q1 => fx_V_q1);

    fy_V_U : component my_filter_v1_fx_V
    generic map (
        DataWidth => 8,
        AddressRange => 16384,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => fy_V_address0,
        ce0 => fy_V_ce0,
        we0 => fy_V_we0,
        d0 => grp_my_filter_fy5_fu_362_data_out_V_d0,
        q0 => fy_V_q0,
        address1 => grp_my_filter_fy5_fu_362_data_in_V_address1,
        ce1 => fy_V_ce1,
        q1 => fy_V_q1);

    fxx_U : component my_filter_v1_fxx
    generic map (
        DataWidth => 8,
        AddressRange => 16384,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_my_filter_fx6_fu_384_data_out_V_address0,
        ce0 => fxx_ce0,
        we0 => fxx_we0,
        d0 => grp_my_filter_fx6_fu_384_data_out_V_d0);

    fyy_U : component my_filter_v1_fxx
    generic map (
        DataWidth => 8,
        AddressRange => 16384,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_my_filter_fy5_fu_362_data_out_V_address0,
        ce0 => fyy_ce0,
        we0 => fyy_we0,
        d0 => grp_my_filter_fy5_fu_362_data_out_V_d0);

    fxy_U : component my_filter_v1_fxx
    generic map (
        DataWidth => 8,
        AddressRange => 16384,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_my_filter_fy5_fu_369_data_out_V_address0,
        ce0 => fxy_ce0,
        we0 => fxy_we0,
        d0 => grp_my_filter_fy5_fu_369_data_out_V_d0);

    adj_fx_U : component my_filter_v1_fxx
    generic map (
        DataWidth => 8,
        AddressRange => 16384,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_my_filter_fx6_fu_392_data_out_V_address0,
        ce0 => adj_fx_ce0,
        we0 => adj_fx_we0,
        d0 => grp_my_filter_fx6_fu_392_data_out_V_d0);

    adj_fy_U : component my_filter_v1_fxx
    generic map (
        DataWidth => 8,
        AddressRange => 16384,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_my_filter_fy5_fu_375_data_out_V_address0,
        ce0 => adj_fy_ce0,
        we0 => adj_fy_we0,
        d0 => grp_my_filter_fy5_fu_375_data_out_V_d0);

    gx_U : component my_filter_v1_fxx
    generic map (
        DataWidth => 8,
        AddressRange => 16384,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_my_filter_fx6_fu_384_data_out_V_address0,
        ce0 => gx_ce0,
        we0 => gx_we0,
        d0 => grp_my_filter_fx6_fu_384_data_out_V_d0);

    gy_U : component my_filter_v1_fxx
    generic map (
        DataWidth => 8,
        AddressRange => 16384,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_my_filter_fy5_fu_362_data_out_V_address0,
        ce0 => gy_ce0,
        we0 => gy_we0,
        d0 => grp_my_filter_fy5_fu_362_data_out_V_d0);

    g3x_V_U : component my_filter_v1_fx_V
    generic map (
        DataWidth => 8,
        AddressRange => 16384,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => g3x_V_address0,
        ce0 => g3x_V_ce0,
        we0 => g3x_V_we0,
        d0 => grp_my_filter_fx6_fu_392_data_out_V_d0,
        q0 => g3x_V_q0,
        address1 => grp_my_filter_fx6_fu_384_data_in_V_address1,
        ce1 => g3x_V_ce1,
        q1 => g3x_V_q1);

    gxx_U : component my_filter_v1_fxx
    generic map (
        DataWidth => 8,
        AddressRange => 16384,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_my_filter_fx6_fu_384_data_out_V_address0,
        ce0 => gxx_ce0,
        we0 => gxx_we0,
        d0 => grp_my_filter_fx6_fu_384_data_out_V_d0);

    g4y_V_U : component my_filter_v1_fx_V
    generic map (
        DataWidth => 8,
        AddressRange => 16384,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => g4y_V_address0,
        ce0 => g4y_V_ce0,
        we0 => g4y_V_we0,
        d0 => grp_my_filter_fy5_fu_369_data_out_V_d0,
        q0 => g4y_V_q0,
        address1 => grp_my_filter_fy5_fu_362_data_in_V_address1,
        ce1 => g4y_V_ce1,
        q1 => g4y_V_q1);

    gyy_U : component my_filter_v1_fxx
    generic map (
        DataWidth => 8,
        AddressRange => 16384,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_my_filter_fy5_fu_362_data_out_V_address0,
        ce0 => gyy_ce0,
        we0 => gyy_we0,
        d0 => grp_my_filter_fy5_fu_362_data_out_V_d0);

    g5x_V_U : component my_filter_v1_fx_V
    generic map (
        DataWidth => 8,
        AddressRange => 16384,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => g5x_V_address0,
        ce0 => g5x_V_ce0,
        we0 => g5x_V_we0,
        d0 => grp_my_filter_fx6_fu_384_data_out_V_d0,
        q0 => g5x_V_q0,
        address1 => grp_my_filter_fy5_fu_375_data_in_V_address1,
        ce1 => g5x_V_ce1,
        q1 => g5x_V_q1);

    gxy_U : component my_filter_v1_fxx
    generic map (
        DataWidth => 8,
        AddressRange => 16384,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_my_filter_fy5_fu_375_data_out_V_address0,
        ce0 => gxy_ce0,
        we0 => gxy_we0,
        d0 => grp_my_filter_fy5_fu_375_data_out_V_d0);

    temp_cross6_V_U : component my_filter_v1_fx_V
    generic map (
        DataWidth => 8,
        AddressRange => 16384,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => temp_cross6_V_address0,
        ce0 => temp_cross6_V_ce0,
        we0 => temp_cross6_V_we0,
        d0 => temp_cross6_V_d0,
        q0 => temp_cross6_V_q0,
        address1 => grp_my_filter_fx6_fu_384_data_in_V_address1,
        ce1 => temp_cross6_V_ce1,
        q1 => temp_cross6_V_q1);

    temp_cross7_V_U : component my_filter_v1_fx_V
    generic map (
        DataWidth => 8,
        AddressRange => 16384,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => temp_cross7_V_address0,
        ce0 => temp_cross7_V_ce0,
        we0 => temp_cross7_V_we0,
        d0 => temp_cross7_V_d0,
        q0 => temp_cross7_V_q0,
        address1 => grp_my_filter_fy5_fu_362_data_in_V_address1,
        ce1 => temp_cross7_V_ce1,
        q1 => temp_cross7_V_q1);

    cross_X_U : component my_filter_v1_fxx
    generic map (
        DataWidth => 8,
        AddressRange => 16384,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_my_filter_fx6_fu_384_data_out_V_address0,
        ce0 => cross_X_ce0,
        we0 => cross_X_we0,
        d0 => grp_my_filter_fx6_fu_384_data_out_V_d0);

    cross_Y_U : component my_filter_v1_fxx
    generic map (
        DataWidth => 8,
        AddressRange => 16384,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_my_filter_fy5_fu_362_data_out_V_address0,
        ce0 => cross_Y_ce0,
        we0 => cross_Y_we0,
        d0 => grp_my_filter_fy5_fu_362_data_out_V_d0);

    grp_my_filter_fy5_fu_362 : component my_filter_fy5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_my_filter_fy5_fu_362_ap_start,
        ap_done => grp_my_filter_fy5_fu_362_ap_done,
        ap_idle => grp_my_filter_fy5_fu_362_ap_idle,
        ap_ready => grp_my_filter_fy5_fu_362_ap_ready,
        data_out_V_address0 => grp_my_filter_fy5_fu_362_data_out_V_address0,
        data_out_V_ce0 => grp_my_filter_fy5_fu_362_data_out_V_ce0,
        data_out_V_we0 => grp_my_filter_fy5_fu_362_data_out_V_we0,
        data_out_V_d0 => grp_my_filter_fy5_fu_362_data_out_V_d0,
        data_in_V_address0 => grp_my_filter_fy5_fu_362_data_in_V_address0,
        data_in_V_ce0 => grp_my_filter_fy5_fu_362_data_in_V_ce0,
        data_in_V_q0 => grp_my_filter_fy5_fu_362_data_in_V_q0,
        data_in_V_address1 => grp_my_filter_fy5_fu_362_data_in_V_address1,
        data_in_V_ce1 => grp_my_filter_fy5_fu_362_data_in_V_ce1,
        data_in_V_q1 => grp_my_filter_fy5_fu_362_data_in_V_q1);

    grp_my_filter_fy5_fu_369 : component my_filter_fy5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_my_filter_fy5_fu_369_ap_start,
        ap_done => grp_my_filter_fy5_fu_369_ap_done,
        ap_idle => grp_my_filter_fy5_fu_369_ap_idle,
        ap_ready => grp_my_filter_fy5_fu_369_ap_ready,
        data_out_V_address0 => grp_my_filter_fy5_fu_369_data_out_V_address0,
        data_out_V_ce0 => grp_my_filter_fy5_fu_369_data_out_V_ce0,
        data_out_V_we0 => grp_my_filter_fy5_fu_369_data_out_V_we0,
        data_out_V_d0 => grp_my_filter_fy5_fu_369_data_out_V_d0,
        data_in_V_address0 => grp_my_filter_fy5_fu_369_data_in_V_address0,
        data_in_V_ce0 => grp_my_filter_fy5_fu_369_data_in_V_ce0,
        data_in_V_q0 => grp_my_filter_fy5_fu_369_data_in_V_q0,
        data_in_V_address1 => grp_my_filter_fy5_fu_369_data_in_V_address1,
        data_in_V_ce1 => grp_my_filter_fy5_fu_369_data_in_V_ce1,
        data_in_V_q1 => grp_my_filter_fy5_fu_369_data_in_V_q1);

    grp_my_filter_fy5_fu_375 : component my_filter_fy5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_my_filter_fy5_fu_375_ap_start,
        ap_done => grp_my_filter_fy5_fu_375_ap_done,
        ap_idle => grp_my_filter_fy5_fu_375_ap_idle,
        ap_ready => grp_my_filter_fy5_fu_375_ap_ready,
        data_out_V_address0 => grp_my_filter_fy5_fu_375_data_out_V_address0,
        data_out_V_ce0 => grp_my_filter_fy5_fu_375_data_out_V_ce0,
        data_out_V_we0 => grp_my_filter_fy5_fu_375_data_out_V_we0,
        data_out_V_d0 => grp_my_filter_fy5_fu_375_data_out_V_d0,
        data_in_V_address0 => grp_my_filter_fy5_fu_375_data_in_V_address0,
        data_in_V_ce0 => grp_my_filter_fy5_fu_375_data_in_V_ce0,
        data_in_V_q0 => grp_my_filter_fy5_fu_375_data_in_V_q0,
        data_in_V_address1 => grp_my_filter_fy5_fu_375_data_in_V_address1,
        data_in_V_ce1 => grp_my_filter_fy5_fu_375_data_in_V_ce1,
        data_in_V_q1 => grp_my_filter_fy5_fu_375_data_in_V_q1);

    grp_my_filter_fx6_fu_384 : component my_filter_fx6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_my_filter_fx6_fu_384_ap_start,
        ap_done => grp_my_filter_fx6_fu_384_ap_done,
        ap_idle => grp_my_filter_fx6_fu_384_ap_idle,
        ap_ready => grp_my_filter_fx6_fu_384_ap_ready,
        data_out_V_address0 => grp_my_filter_fx6_fu_384_data_out_V_address0,
        data_out_V_ce0 => grp_my_filter_fx6_fu_384_data_out_V_ce0,
        data_out_V_we0 => grp_my_filter_fx6_fu_384_data_out_V_we0,
        data_out_V_d0 => grp_my_filter_fx6_fu_384_data_out_V_d0,
        data_in_V_address0 => grp_my_filter_fx6_fu_384_data_in_V_address0,
        data_in_V_ce0 => grp_my_filter_fx6_fu_384_data_in_V_ce0,
        data_in_V_q0 => grp_my_filter_fx6_fu_384_data_in_V_q0,
        data_in_V_address1 => grp_my_filter_fx6_fu_384_data_in_V_address1,
        data_in_V_ce1 => grp_my_filter_fx6_fu_384_data_in_V_ce1,
        data_in_V_q1 => grp_my_filter_fx6_fu_384_data_in_V_q1);

    grp_my_filter_fx6_fu_392 : component my_filter_fx6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_my_filter_fx6_fu_392_ap_start,
        ap_done => grp_my_filter_fx6_fu_392_ap_done,
        ap_idle => grp_my_filter_fx6_fu_392_ap_idle,
        ap_ready => grp_my_filter_fx6_fu_392_ap_ready,
        data_out_V_address0 => grp_my_filter_fx6_fu_392_data_out_V_address0,
        data_out_V_ce0 => grp_my_filter_fx6_fu_392_data_out_V_ce0,
        data_out_V_we0 => grp_my_filter_fx6_fu_392_data_out_V_we0,
        data_out_V_d0 => grp_my_filter_fx6_fu_392_data_out_V_d0,
        data_in_V_address0 => grp_my_filter_fx6_fu_392_data_in_V_address0,
        data_in_V_ce0 => grp_my_filter_fx6_fu_392_data_in_V_ce0,
        data_in_V_q0 => grp_my_filter_fx6_fu_392_data_in_V_q0,
        data_in_V_address1 => grp_my_filter_fx6_fu_392_data_in_V_address1,
        data_in_V_ce1 => grp_my_filter_fx6_fu_392_data_in_V_ce1,
        data_in_V_q1 => grp_my_filter_fx6_fu_392_data_in_V_q1);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_state6_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state7))) then 
                    ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state7);
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                elsif (((ap_const_boolean_0 = ap_block_state6_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_my_filter_fx6_fu_384_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_my_filter_fx6_fu_384_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)) or ((ap_const_logic_1 = ap_CS_fsm_state15) and (icmp_ln170_fu_559_p2 = ap_const_lv1_1)))) then 
                    grp_my_filter_fx6_fu_384_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_my_filter_fx6_fu_384_ap_ready = ap_const_logic_1)) then 
                    grp_my_filter_fx6_fu_384_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_my_filter_fx6_fu_392_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_my_filter_fx6_fu_392_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    grp_my_filter_fx6_fu_392_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_my_filter_fx6_fu_392_ap_ready = ap_const_logic_1)) then 
                    grp_my_filter_fx6_fu_392_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_my_filter_fy5_fu_362_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_my_filter_fy5_fu_362_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state3) or ((ap_const_logic_1 = ap_CS_fsm_state15) and (icmp_ln170_fu_559_p2 = ap_const_lv1_1)))) then 
                    grp_my_filter_fy5_fu_362_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_my_filter_fy5_fu_362_ap_ready = ap_const_logic_1)) then 
                    grp_my_filter_fy5_fu_362_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_my_filter_fy5_fu_369_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_my_filter_fy5_fu_369_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                    grp_my_filter_fy5_fu_369_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_my_filter_fy5_fu_369_ap_ready = ap_const_logic_1)) then 
                    grp_my_filter_fy5_fu_369_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_my_filter_fy5_fu_375_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_my_filter_fy5_fu_375_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state11) or (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                    grp_my_filter_fy5_fu_375_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_my_filter_fy5_fu_375_ap_ready = ap_const_logic_1)) then 
                    grp_my_filter_fy5_fu_375_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    indvar_flatten_reg_307_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln126_fu_402_p2 = ap_const_lv1_0))) then 
                indvar_flatten_reg_307 <= add_ln126_fu_408_p2;
            elsif (((ap_const_boolean_0 = ap_block_state6_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                indvar_flatten_reg_307 <= ap_const_lv15_0;
            end if; 
        end if;
    end process;

    x77_0_reg_329_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln126_fu_402_p2 = ap_const_lv1_0))) then 
                x77_0_reg_329 <= x_1_fu_473_p2;
            elsif (((ap_const_boolean_0 = ap_block_state6_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                x77_0_reg_329 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    x96_0_reg_351_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
                x96_0_reg_351 <= x_reg_721;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state15) and (icmp_ln170_fu_559_p2 = ap_const_lv1_0))) then 
                x96_0_reg_351 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    y76_0_reg_318_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln126_reg_641 = ap_const_lv1_0))) then 
                y76_0_reg_318 <= select_ln131_1_reg_650;
            elsif (((ap_const_boolean_0 = ap_block_state6_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                y76_0_reg_318 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    y95_0_reg_340_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state14_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                y95_0_reg_340 <= ap_const_lv8_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state16) and (icmp_ln172_fu_583_p2 = ap_const_lv1_1))) then 
                y95_0_reg_340 <= y_1_reg_708;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln126_fu_402_p2 = ap_const_lv1_0))) then
                g1_V_addr_reg_655 <= zext_ln215_1_fu_464_p1(14 - 1 downto 0);
                g2_V_addr_reg_661 <= zext_ln215_1_fu_464_p1(14 - 1 downto 0);
                g3_V_addr_reg_667 <= zext_ln215_1_fu_464_p1(14 - 1 downto 0);
                g4_V_addr_reg_673 <= zext_ln215_1_fu_464_p1(14 - 1 downto 0);
                g5_V_addr_reg_679 <= zext_ln215_1_fu_464_p1(14 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln126_reg_641 <= icmp_ln126_fu_402_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln126_fu_402_p2 = ap_const_lv1_0))) then
                select_ln131_1_reg_650 <= select_ln131_1_fu_434_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state16)) then
                x_reg_721 <= x_fu_589_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state15)) then
                y_1_reg_708 <= y_1_fu_565_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state15) and (icmp_ln170_fu_559_p2 = ap_const_lv1_0))) then
                    zext_ln172_reg_713(14 downto 7) <= zext_ln172_fu_579_p1(14 downto 7);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state16) and (icmp_ln172_fu_583_p2 = ap_const_lv1_0))) then
                    zext_ln215_3_reg_726(15 downto 0) <= zext_ln215_3_fu_604_p1(15 downto 0);
            end if;
        end if;
    end process;
    zext_ln172_reg_713(6 downto 0) <= "0000000";
    zext_ln172_reg_713(15) <= '0';
    zext_ln215_3_reg_726(63 downto 16) <= "000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, icmp_ln126_fu_402_p2, ap_enable_reg_pp0_iter0, ap_CS_fsm_state15, icmp_ln170_fu_559_p2, ap_CS_fsm_state16, icmp_ln172_fu_583_p2, ap_CS_fsm_state6, ap_block_state6_on_subcall_done, ap_block_pp0_stage0_subdone, grp_my_filter_fx6_fu_384_ap_done, ap_CS_fsm_state14, ap_block_state14_on_subcall_done, ap_CS_fsm_state4, ap_CS_fsm_state12, ap_CS_fsm_state18, ap_CS_fsm_state2, ap_CS_fsm_state10, ap_block_state18_on_subcall_done, ap_block_state4_on_subcall_done, ap_block_state12_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_my_filter_fx6_fu_384_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_boolean_0 = ap_block_state4_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((ap_const_boolean_0 = ap_block_state6_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_pp0_stage0 => 
                if (not(((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln126_fu_402_p2 = ap_const_lv1_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln126_fu_402_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                if (((grp_my_filter_fx6_fu_384_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((ap_const_boolean_0 = ap_block_state12_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                if (((ap_const_boolean_0 = ap_block_state14_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state15 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state15) and (icmp_ln170_fu_559_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when ap_ST_fsm_state16 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state16) and (icmp_ln172_fu_583_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state18 => 
                if (((ap_const_boolean_0 = ap_block_state18_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln126_fu_408_p2 <= std_logic_vector(unsigned(indvar_flatten_reg_307) + unsigned(ap_const_lv15_1));
    add_ln215_1_fu_599_p2 <= std_logic_vector(unsigned(zext_ln172_reg_713) + unsigned(zext_ln215_2_fu_595_p1));
    add_ln215_fu_458_p2 <= std_logic_vector(unsigned(zext_ln215_fu_454_p1) + unsigned(zext_ln129_fu_450_p1));

    adjChImg_V_address0_assign_proc : process(ap_CS_fsm_state16, zext_ln215_3_fu_604_p1, ap_CS_fsm_state6, grp_my_filter_fy5_fu_375_data_in_V_address0, grp_my_filter_fx6_fu_392_data_in_V_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            adjChImg_V_address0 <= zext_ln215_3_fu_604_p1(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            adjChImg_V_address0 <= grp_my_filter_fx6_fu_392_data_in_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            adjChImg_V_address0 <= grp_my_filter_fy5_fu_375_data_in_V_address0;
        else 
            adjChImg_V_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    adjChImg_V_address1_assign_proc : process(ap_CS_fsm_state6, grp_my_filter_fy5_fu_375_data_in_V_address1, grp_my_filter_fx6_fu_392_data_in_V_address1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            adjChImg_V_address1 <= grp_my_filter_fx6_fu_392_data_in_V_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            adjChImg_V_address1 <= grp_my_filter_fy5_fu_375_data_in_V_address1;
        else 
            adjChImg_V_address1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    adjChImg_V_ce0_assign_proc : process(ap_CS_fsm_state16, ap_CS_fsm_state6, grp_my_filter_fy5_fu_375_data_in_V_ce0, grp_my_filter_fx6_fu_392_data_in_V_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            adjChImg_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            adjChImg_V_ce0 <= grp_my_filter_fx6_fu_392_data_in_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            adjChImg_V_ce0 <= grp_my_filter_fy5_fu_375_data_in_V_ce0;
        else 
            adjChImg_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    adjChImg_V_ce1_assign_proc : process(ap_CS_fsm_state6, grp_my_filter_fy5_fu_375_data_in_V_ce1, grp_my_filter_fx6_fu_392_data_in_V_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            adjChImg_V_ce1 <= grp_my_filter_fx6_fu_392_data_in_V_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            adjChImg_V_ce1 <= grp_my_filter_fy5_fu_375_data_in_V_ce1;
        else 
            adjChImg_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    adj_fx_ce0_assign_proc : process(grp_my_filter_fx6_fu_392_data_out_V_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            adj_fx_ce0 <= grp_my_filter_fx6_fu_392_data_out_V_ce0;
        else 
            adj_fx_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    adj_fx_we0_assign_proc : process(grp_my_filter_fx6_fu_392_data_out_V_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            adj_fx_we0 <= grp_my_filter_fx6_fu_392_data_out_V_we0;
        else 
            adj_fx_we0 <= ap_const_logic_0;
        end if; 
    end process;


    adj_fy_ce0_assign_proc : process(ap_CS_fsm_state6, grp_my_filter_fy5_fu_375_data_out_V_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            adj_fy_ce0 <= grp_my_filter_fy5_fu_375_data_out_V_ce0;
        else 
            adj_fy_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    adj_fy_we0_assign_proc : process(ap_CS_fsm_state6, grp_my_filter_fy5_fu_375_data_out_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            adj_fy_we0 <= grp_my_filter_fy5_fu_375_data_out_V_we0;
        else 
            adj_fy_we0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(6);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(8);
    ap_CS_fsm_state11 <= ap_CS_fsm(9);
    ap_CS_fsm_state12 <= ap_CS_fsm(10);
    ap_CS_fsm_state13 <= ap_CS_fsm(11);
    ap_CS_fsm_state14 <= ap_CS_fsm(12);
    ap_CS_fsm_state15 <= ap_CS_fsm(13);
    ap_CS_fsm_state16 <= ap_CS_fsm(14);
    ap_CS_fsm_state17 <= ap_CS_fsm(15);
    ap_CS_fsm_state18 <= ap_CS_fsm(16);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state9 <= ap_CS_fsm(7);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state12_on_subcall_done_assign_proc : process(grp_my_filter_fy5_fu_362_ap_done, grp_my_filter_fy5_fu_369_ap_done, grp_my_filter_fy5_fu_375_ap_done, grp_my_filter_fx6_fu_384_ap_done, grp_my_filter_fx6_fu_392_ap_done)
    begin
                ap_block_state12_on_subcall_done <= ((grp_my_filter_fx6_fu_392_ap_done = ap_const_logic_0) or (grp_my_filter_fx6_fu_384_ap_done = ap_const_logic_0) or (grp_my_filter_fy5_fu_375_ap_done = ap_const_logic_0) or (grp_my_filter_fy5_fu_369_ap_done = ap_const_logic_0) or (grp_my_filter_fy5_fu_362_ap_done = ap_const_logic_0));
    end process;


    ap_block_state14_on_subcall_done_assign_proc : process(grp_my_filter_fy5_fu_362_ap_done, grp_my_filter_fx6_fu_384_ap_done)
    begin
                ap_block_state14_on_subcall_done <= ((grp_my_filter_fx6_fu_384_ap_done = ap_const_logic_0) or (grp_my_filter_fy5_fu_362_ap_done = ap_const_logic_0));
    end process;


    ap_block_state18_on_subcall_done_assign_proc : process(grp_my_filter_fy5_fu_362_ap_done, grp_my_filter_fx6_fu_384_ap_done)
    begin
                ap_block_state18_on_subcall_done <= ((grp_my_filter_fx6_fu_384_ap_done = ap_const_logic_0) or (grp_my_filter_fy5_fu_362_ap_done = ap_const_logic_0));
    end process;


    ap_block_state4_on_subcall_done_assign_proc : process(grp_my_filter_fy5_fu_362_ap_done, grp_my_filter_fx6_fu_384_ap_done, grp_my_filter_fx6_fu_392_ap_done)
    begin
                ap_block_state4_on_subcall_done <= ((grp_my_filter_fx6_fu_392_ap_done = ap_const_logic_0) or (grp_my_filter_fx6_fu_384_ap_done = ap_const_logic_0) or (grp_my_filter_fy5_fu_362_ap_done = ap_const_logic_0));
    end process;


    ap_block_state6_on_subcall_done_assign_proc : process(grp_my_filter_fy5_fu_362_ap_done, grp_my_filter_fy5_fu_369_ap_done, grp_my_filter_fy5_fu_375_ap_done)
    begin
                ap_block_state6_on_subcall_done <= ((grp_my_filter_fy5_fu_375_ap_done = ap_const_logic_0) or (grp_my_filter_fy5_fu_369_ap_done = ap_const_logic_0) or (grp_my_filter_fy5_fu_362_ap_done = ap_const_logic_0));
    end process;

        ap_block_state7_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp0_exit_iter0_state7_assign_proc : process(icmp_ln126_fu_402_p2)
    begin
        if ((icmp_ln126_fu_402_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state7 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state7 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state18, ap_block_state18_on_subcall_done)
    begin
        if ((((ap_const_boolean_0 = ap_block_state18_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state18)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_y76_0_phi_fu_322_p4_assign_proc : process(y76_0_reg_318, icmp_ln126_reg_641, ap_CS_fsm_pp0_stage0, select_ln131_1_reg_650, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln126_reg_641 = ap_const_lv1_0))) then 
            ap_phi_mux_y76_0_phi_fu_322_p4 <= select_ln131_1_reg_650;
        else 
            ap_phi_mux_y76_0_phi_fu_322_p4 <= y76_0_reg_318;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state18, ap_block_state18_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state18_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    cross_X_ce0_assign_proc : process(grp_my_filter_fx6_fu_384_data_out_V_ce0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            cross_X_ce0 <= grp_my_filter_fx6_fu_384_data_out_V_ce0;
        else 
            cross_X_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cross_X_we0_assign_proc : process(grp_my_filter_fx6_fu_384_data_out_V_we0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            cross_X_we0 <= grp_my_filter_fx6_fu_384_data_out_V_we0;
        else 
            cross_X_we0 <= ap_const_logic_0;
        end if; 
    end process;


    cross_Y_ce0_assign_proc : process(grp_my_filter_fy5_fu_362_data_out_V_ce0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            cross_Y_ce0 <= grp_my_filter_fy5_fu_362_data_out_V_ce0;
        else 
            cross_Y_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    cross_Y_we0_assign_proc : process(grp_my_filter_fy5_fu_362_data_out_V_we0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            cross_Y_we0 <= grp_my_filter_fy5_fu_362_data_out_V_we0;
        else 
            cross_Y_we0 <= ap_const_logic_0;
        end if; 
    end process;


    f_V_address0_assign_proc : process(grp_my_filter_fy5_fu_362_data_in_V_address0, grp_my_filter_fx6_fu_384_data_in_V_address0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            f_V_address0 <= grp_my_filter_fx6_fu_384_data_in_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            f_V_address0 <= grp_my_filter_fy5_fu_362_data_in_V_address0;
        else 
            f_V_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    f_V_address1_assign_proc : process(grp_my_filter_fy5_fu_362_data_in_V_address1, grp_my_filter_fx6_fu_384_data_in_V_address1, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            f_V_address1 <= grp_my_filter_fx6_fu_384_data_in_V_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            f_V_address1 <= grp_my_filter_fy5_fu_362_data_in_V_address1;
        else 
            f_V_address1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    f_V_ce0_assign_proc : process(grp_my_filter_fy5_fu_362_data_in_V_ce0, grp_my_filter_fx6_fu_384_data_in_V_ce0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            f_V_ce0 <= grp_my_filter_fx6_fu_384_data_in_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            f_V_ce0 <= grp_my_filter_fy5_fu_362_data_in_V_ce0;
        else 
            f_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    f_V_ce1_assign_proc : process(grp_my_filter_fy5_fu_362_data_in_V_ce1, grp_my_filter_fx6_fu_384_data_in_V_ce1, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            f_V_ce1 <= grp_my_filter_fx6_fu_384_data_in_V_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            f_V_ce1 <= grp_my_filter_fy5_fu_362_data_in_V_ce1;
        else 
            f_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    fx_V_address0_assign_proc : process(ap_CS_fsm_state6, grp_my_filter_fy5_fu_369_data_in_V_address0, grp_my_filter_fx6_fu_384_data_out_V_address0, grp_my_filter_fx6_fu_384_data_in_V_address0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            fx_V_address0 <= grp_my_filter_fx6_fu_384_data_in_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fx_V_address0 <= grp_my_filter_fx6_fu_384_data_out_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            fx_V_address0 <= grp_my_filter_fy5_fu_369_data_in_V_address0;
        else 
            fx_V_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    fx_V_address1_assign_proc : process(ap_CS_fsm_state6, grp_my_filter_fy5_fu_369_data_in_V_address1, grp_my_filter_fx6_fu_384_data_in_V_address1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            fx_V_address1 <= grp_my_filter_fx6_fu_384_data_in_V_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            fx_V_address1 <= grp_my_filter_fy5_fu_369_data_in_V_address1;
        else 
            fx_V_address1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    fx_V_ce0_assign_proc : process(ap_CS_fsm_state6, grp_my_filter_fy5_fu_369_data_in_V_ce0, grp_my_filter_fx6_fu_384_data_out_V_ce0, grp_my_filter_fx6_fu_384_data_in_V_ce0, ap_CS_fsm_state4, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            fx_V_ce0 <= grp_my_filter_fx6_fu_384_data_in_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fx_V_ce0 <= grp_my_filter_fx6_fu_384_data_out_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            fx_V_ce0 <= grp_my_filter_fy5_fu_369_data_in_V_ce0;
        else 
            fx_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    fx_V_ce1_assign_proc : process(ap_CS_fsm_state6, grp_my_filter_fy5_fu_369_data_in_V_ce1, grp_my_filter_fx6_fu_384_data_in_V_ce1, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            fx_V_ce1 <= grp_my_filter_fx6_fu_384_data_in_V_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            fx_V_ce1 <= grp_my_filter_fy5_fu_369_data_in_V_ce1;
        else 
            fx_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    fx_V_we0_assign_proc : process(grp_my_filter_fx6_fu_384_data_out_V_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            fx_V_we0 <= grp_my_filter_fx6_fu_384_data_out_V_we0;
        else 
            fx_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    fxx_ce0_assign_proc : process(grp_my_filter_fx6_fu_384_data_out_V_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            fxx_ce0 <= grp_my_filter_fx6_fu_384_data_out_V_ce0;
        else 
            fxx_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    fxx_we0_assign_proc : process(grp_my_filter_fx6_fu_384_data_out_V_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            fxx_we0 <= grp_my_filter_fx6_fu_384_data_out_V_we0;
        else 
            fxx_we0 <= ap_const_logic_0;
        end if; 
    end process;


    fxy_ce0_assign_proc : process(ap_CS_fsm_state6, grp_my_filter_fy5_fu_369_data_out_V_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            fxy_ce0 <= grp_my_filter_fy5_fu_369_data_out_V_ce0;
        else 
            fxy_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    fxy_we0_assign_proc : process(ap_CS_fsm_state6, grp_my_filter_fy5_fu_369_data_out_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            fxy_we0 <= grp_my_filter_fy5_fu_369_data_out_V_we0;
        else 
            fxy_we0 <= ap_const_logic_0;
        end if; 
    end process;


    fy_V_address0_assign_proc : process(ap_CS_fsm_state6, grp_my_filter_fy5_fu_362_data_out_V_address0, grp_my_filter_fy5_fu_362_data_in_V_address0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            fy_V_address0 <= grp_my_filter_fy5_fu_362_data_in_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            fy_V_address0 <= grp_my_filter_fy5_fu_362_data_out_V_address0;
        else 
            fy_V_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    fy_V_ce0_assign_proc : process(ap_CS_fsm_state6, grp_my_filter_fy5_fu_362_data_out_V_ce0, grp_my_filter_fy5_fu_362_data_in_V_ce0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            fy_V_ce0 <= grp_my_filter_fy5_fu_362_data_in_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            fy_V_ce0 <= grp_my_filter_fy5_fu_362_data_out_V_ce0;
        else 
            fy_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    fy_V_ce1_assign_proc : process(ap_CS_fsm_state6, grp_my_filter_fy5_fu_362_data_in_V_ce1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            fy_V_ce1 <= grp_my_filter_fy5_fu_362_data_in_V_ce1;
        else 
            fy_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    fy_V_we0_assign_proc : process(grp_my_filter_fy5_fu_362_data_out_V_we0, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            fy_V_we0 <= grp_my_filter_fy5_fu_362_data_out_V_we0;
        else 
            fy_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    fyy_ce0_assign_proc : process(ap_CS_fsm_state6, grp_my_filter_fy5_fu_362_data_out_V_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            fyy_ce0 <= grp_my_filter_fy5_fu_362_data_out_V_ce0;
        else 
            fyy_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    fyy_we0_assign_proc : process(ap_CS_fsm_state6, grp_my_filter_fy5_fu_362_data_out_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            fyy_we0 <= grp_my_filter_fy5_fu_362_data_out_V_we0;
        else 
            fyy_we0 <= ap_const_logic_0;
        end if; 
    end process;


    g1_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, grp_my_filter_fx6_fu_384_data_in_V_address0, ap_block_pp0_stage0, ap_CS_fsm_state12, zext_ln215_1_fu_464_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            g1_V_address0 <= zext_ln215_1_fu_464_p1(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            g1_V_address0 <= grp_my_filter_fx6_fu_384_data_in_V_address0;
        else 
            g1_V_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    g1_V_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, g1_V_addr_reg_655, ap_enable_reg_pp0_iter1, grp_my_filter_fx6_fu_384_data_in_V_address1, ap_block_pp0_stage0, ap_CS_fsm_state12)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            g1_V_address1 <= g1_V_addr_reg_655;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            g1_V_address1 <= grp_my_filter_fx6_fu_384_data_in_V_address1;
        else 
            g1_V_address1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    g1_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, grp_my_filter_fx6_fu_384_data_in_V_ce0, ap_CS_fsm_state12)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            g1_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            g1_V_ce0 <= grp_my_filter_fx6_fu_384_data_in_V_ce0;
        else 
            g1_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    g1_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1, grp_my_filter_fx6_fu_384_data_in_V_ce1, ap_CS_fsm_state12)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            g1_V_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            g1_V_ce1 <= grp_my_filter_fx6_fu_384_data_in_V_ce1;
        else 
            g1_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    g1_V_d1 <= ap_const_lv8_1;

    g1_V_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1, icmp_ln895_fu_489_p2)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln895_fu_489_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            g1_V_we1 <= ap_const_logic_1;
        else 
            g1_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    g2_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, grp_my_filter_fy5_fu_362_data_in_V_address0, ap_block_pp0_stage0, ap_CS_fsm_state12, zext_ln215_1_fu_464_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            g2_V_address0 <= zext_ln215_1_fu_464_p1(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            g2_V_address0 <= grp_my_filter_fy5_fu_362_data_in_V_address0;
        else 
            g2_V_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    g2_V_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, g2_V_addr_reg_661, ap_enable_reg_pp0_iter1, grp_my_filter_fy5_fu_362_data_in_V_address1, ap_block_pp0_stage0, ap_CS_fsm_state12)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            g2_V_address1 <= g2_V_addr_reg_661;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            g2_V_address1 <= grp_my_filter_fy5_fu_362_data_in_V_address1;
        else 
            g2_V_address1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    g2_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, grp_my_filter_fy5_fu_362_data_in_V_ce0, ap_CS_fsm_state12)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            g2_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            g2_V_ce0 <= grp_my_filter_fy5_fu_362_data_in_V_ce0;
        else 
            g2_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    g2_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1, grp_my_filter_fy5_fu_362_data_in_V_ce1, ap_CS_fsm_state12)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            g2_V_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            g2_V_ce1 <= grp_my_filter_fy5_fu_362_data_in_V_ce1;
        else 
            g2_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    g2_V_d1 <= ap_const_lv8_1;

    g2_V_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1, icmp_ln895_1_fu_505_p2)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln895_1_fu_505_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            g2_V_we1 <= ap_const_logic_1;
        else 
            g2_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    g3_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, grp_my_filter_fx6_fu_392_data_in_V_address0, ap_block_pp0_stage0, ap_CS_fsm_state12, zext_ln215_1_fu_464_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            g3_V_address0 <= zext_ln215_1_fu_464_p1(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            g3_V_address0 <= grp_my_filter_fx6_fu_392_data_in_V_address0;
        else 
            g3_V_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    g3_V_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, g3_V_addr_reg_667, ap_enable_reg_pp0_iter1, grp_my_filter_fx6_fu_392_data_in_V_address1, ap_block_pp0_stage0, ap_CS_fsm_state12)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            g3_V_address1 <= g3_V_addr_reg_667;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            g3_V_address1 <= grp_my_filter_fx6_fu_392_data_in_V_address1;
        else 
            g3_V_address1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    g3_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, grp_my_filter_fx6_fu_392_data_in_V_ce0, ap_CS_fsm_state12)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            g3_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            g3_V_ce0 <= grp_my_filter_fx6_fu_392_data_in_V_ce0;
        else 
            g3_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    g3_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1, grp_my_filter_fx6_fu_392_data_in_V_ce1, ap_CS_fsm_state12)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            g3_V_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            g3_V_ce1 <= grp_my_filter_fx6_fu_392_data_in_V_ce1;
        else 
            g3_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    g3_V_d1 <= ap_const_lv8_1;

    g3_V_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1, icmp_ln895_2_fu_521_p2)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln895_2_fu_521_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            g3_V_we1 <= ap_const_logic_1;
        else 
            g3_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    g3x_V_address0_assign_proc : process(grp_my_filter_fx6_fu_384_data_in_V_address0, grp_my_filter_fx6_fu_392_data_out_V_address0, ap_CS_fsm_state14, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            g3x_V_address0 <= grp_my_filter_fx6_fu_392_data_out_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            g3x_V_address0 <= grp_my_filter_fx6_fu_384_data_in_V_address0;
        else 
            g3x_V_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    g3x_V_ce0_assign_proc : process(grp_my_filter_fx6_fu_384_data_in_V_ce0, grp_my_filter_fx6_fu_392_data_out_V_ce0, ap_CS_fsm_state14, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            g3x_V_ce0 <= grp_my_filter_fx6_fu_392_data_out_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            g3x_V_ce0 <= grp_my_filter_fx6_fu_384_data_in_V_ce0;
        else 
            g3x_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    g3x_V_ce1_assign_proc : process(grp_my_filter_fx6_fu_384_data_in_V_ce1, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            g3x_V_ce1 <= grp_my_filter_fx6_fu_384_data_in_V_ce1;
        else 
            g3x_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    g3x_V_we0_assign_proc : process(grp_my_filter_fx6_fu_392_data_out_V_we0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            g3x_V_we0 <= grp_my_filter_fx6_fu_392_data_out_V_we0;
        else 
            g3x_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    g4_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, grp_my_filter_fy5_fu_369_data_in_V_address0, ap_block_pp0_stage0, ap_CS_fsm_state12, zext_ln215_1_fu_464_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            g4_V_address0 <= zext_ln215_1_fu_464_p1(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            g4_V_address0 <= grp_my_filter_fy5_fu_369_data_in_V_address0;
        else 
            g4_V_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    g4_V_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, g4_V_addr_reg_673, ap_enable_reg_pp0_iter1, grp_my_filter_fy5_fu_369_data_in_V_address1, ap_block_pp0_stage0, ap_CS_fsm_state12)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            g4_V_address1 <= g4_V_addr_reg_673;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            g4_V_address1 <= grp_my_filter_fy5_fu_369_data_in_V_address1;
        else 
            g4_V_address1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    g4_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, grp_my_filter_fy5_fu_369_data_in_V_ce0, ap_CS_fsm_state12)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            g4_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            g4_V_ce0 <= grp_my_filter_fy5_fu_369_data_in_V_ce0;
        else 
            g4_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    g4_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1, grp_my_filter_fy5_fu_369_data_in_V_ce1, ap_CS_fsm_state12)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            g4_V_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            g4_V_ce1 <= grp_my_filter_fy5_fu_369_data_in_V_ce1;
        else 
            g4_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    g4_V_d1 <= ap_const_lv8_1;

    g4_V_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1, icmp_ln895_3_fu_537_p2)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln895_3_fu_537_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            g4_V_we1 <= ap_const_logic_1;
        else 
            g4_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    g4y_V_address0_assign_proc : process(grp_my_filter_fy5_fu_362_data_in_V_address0, grp_my_filter_fy5_fu_369_data_out_V_address0, ap_CS_fsm_state14, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            g4y_V_address0 <= grp_my_filter_fy5_fu_369_data_out_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            g4y_V_address0 <= grp_my_filter_fy5_fu_362_data_in_V_address0;
        else 
            g4y_V_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    g4y_V_ce0_assign_proc : process(grp_my_filter_fy5_fu_362_data_in_V_ce0, grp_my_filter_fy5_fu_369_data_out_V_ce0, ap_CS_fsm_state14, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            g4y_V_ce0 <= grp_my_filter_fy5_fu_369_data_out_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            g4y_V_ce0 <= grp_my_filter_fy5_fu_362_data_in_V_ce0;
        else 
            g4y_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    g4y_V_ce1_assign_proc : process(grp_my_filter_fy5_fu_362_data_in_V_ce1, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            g4y_V_ce1 <= grp_my_filter_fy5_fu_362_data_in_V_ce1;
        else 
            g4y_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    g4y_V_we0_assign_proc : process(grp_my_filter_fy5_fu_369_data_out_V_we0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            g4y_V_we0 <= grp_my_filter_fy5_fu_369_data_out_V_we0;
        else 
            g4y_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    g5_V_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, grp_my_filter_fx6_fu_384_data_in_V_address0, ap_block_pp0_stage0, ap_CS_fsm_state10, zext_ln215_1_fu_464_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            g5_V_address0 <= zext_ln215_1_fu_464_p1(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            g5_V_address0 <= grp_my_filter_fx6_fu_384_data_in_V_address0;
        else 
            g5_V_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    g5_V_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, g5_V_addr_reg_679, ap_enable_reg_pp0_iter1, grp_my_filter_fx6_fu_384_data_in_V_address1, ap_block_pp0_stage0, ap_CS_fsm_state10)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            g5_V_address1 <= g5_V_addr_reg_679;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            g5_V_address1 <= grp_my_filter_fx6_fu_384_data_in_V_address1;
        else 
            g5_V_address1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    g5_V_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter0, grp_my_filter_fx6_fu_384_data_in_V_ce0, ap_CS_fsm_state10)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            g5_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            g5_V_ce0 <= grp_my_filter_fx6_fu_384_data_in_V_ce0;
        else 
            g5_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    g5_V_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1, grp_my_filter_fx6_fu_384_data_in_V_ce1, ap_CS_fsm_state10)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            g5_V_ce1 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            g5_V_ce1 <= grp_my_filter_fx6_fu_384_data_in_V_ce1;
        else 
            g5_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    g5_V_d1 <= ap_const_lv8_1;

    g5_V_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_enable_reg_pp0_iter1, icmp_ln895_4_fu_553_p2)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln895_4_fu_553_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            g5_V_we1 <= ap_const_logic_1;
        else 
            g5_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    g5x_V_address0_assign_proc : process(grp_my_filter_fy5_fu_375_data_in_V_address0, grp_my_filter_fx6_fu_384_data_out_V_address0, ap_CS_fsm_state12, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            g5x_V_address0 <= grp_my_filter_fx6_fu_384_data_out_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            g5x_V_address0 <= grp_my_filter_fy5_fu_375_data_in_V_address0;
        else 
            g5x_V_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    g5x_V_ce0_assign_proc : process(grp_my_filter_fy5_fu_375_data_in_V_ce0, grp_my_filter_fx6_fu_384_data_out_V_ce0, ap_CS_fsm_state12, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            g5x_V_ce0 <= grp_my_filter_fx6_fu_384_data_out_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            g5x_V_ce0 <= grp_my_filter_fy5_fu_375_data_in_V_ce0;
        else 
            g5x_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    g5x_V_ce1_assign_proc : process(grp_my_filter_fy5_fu_375_data_in_V_ce1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            g5x_V_ce1 <= grp_my_filter_fy5_fu_375_data_in_V_ce1;
        else 
            g5x_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    g5x_V_we0_assign_proc : process(grp_my_filter_fx6_fu_384_data_out_V_we0, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            g5x_V_we0 <= grp_my_filter_fx6_fu_384_data_out_V_we0;
        else 
            g5x_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    g6_V_address0 <= zext_ln215_3_fu_604_p1(14 - 1 downto 0);

    g6_V_ce0_assign_proc : process(ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            g6_V_ce0 <= ap_const_logic_1;
        else 
            g6_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    g7_V_address0 <= zext_ln215_3_fu_604_p1(14 - 1 downto 0);

    g7_V_ce0_assign_proc : process(ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            g7_V_ce0 <= ap_const_logic_1;
        else 
            g7_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_my_filter_fx6_fu_384_ap_start <= grp_my_filter_fx6_fu_384_ap_start_reg;

    grp_my_filter_fx6_fu_384_data_in_V_q0_assign_proc : process(f_V_q0, g1_V_q0, g5_V_q0, fx_V_q0, g3x_V_q0, temp_cross6_V_q0, ap_CS_fsm_state14, ap_CS_fsm_state4, ap_CS_fsm_state12, ap_CS_fsm_state18, ap_CS_fsm_state2, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_my_filter_fx6_fu_384_data_in_V_q0 <= temp_cross6_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_my_filter_fx6_fu_384_data_in_V_q0 <= g3x_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_my_filter_fx6_fu_384_data_in_V_q0 <= g1_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_my_filter_fx6_fu_384_data_in_V_q0 <= g5_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_my_filter_fx6_fu_384_data_in_V_q0 <= fx_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_my_filter_fx6_fu_384_data_in_V_q0 <= f_V_q0;
        else 
            grp_my_filter_fx6_fu_384_data_in_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_my_filter_fx6_fu_384_data_in_V_q1_assign_proc : process(f_V_q1, g1_V_q1, g5_V_q1, fx_V_q1, g3x_V_q1, temp_cross6_V_q1, ap_CS_fsm_state14, ap_CS_fsm_state4, ap_CS_fsm_state12, ap_CS_fsm_state18, ap_CS_fsm_state2, ap_CS_fsm_state10)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_my_filter_fx6_fu_384_data_in_V_q1 <= temp_cross6_V_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_my_filter_fx6_fu_384_data_in_V_q1 <= g3x_V_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_my_filter_fx6_fu_384_data_in_V_q1 <= g1_V_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            grp_my_filter_fx6_fu_384_data_in_V_q1 <= g5_V_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_my_filter_fx6_fu_384_data_in_V_q1 <= fx_V_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_my_filter_fx6_fu_384_data_in_V_q1 <= f_V_q1;
        else 
            grp_my_filter_fx6_fu_384_data_in_V_q1 <= "XXXXXXXX";
        end if; 
    end process;

    grp_my_filter_fx6_fu_392_ap_start <= grp_my_filter_fx6_fu_392_ap_start_reg;

    grp_my_filter_fx6_fu_392_data_in_V_q0_assign_proc : process(adjChImg_V_q0, g3_V_q0, ap_CS_fsm_state4, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_my_filter_fx6_fu_392_data_in_V_q0 <= g3_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_my_filter_fx6_fu_392_data_in_V_q0 <= adjChImg_V_q0;
        else 
            grp_my_filter_fx6_fu_392_data_in_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_my_filter_fx6_fu_392_data_in_V_q1_assign_proc : process(adjChImg_V_q1, g3_V_q1, ap_CS_fsm_state4, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_my_filter_fx6_fu_392_data_in_V_q1 <= g3_V_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_my_filter_fx6_fu_392_data_in_V_q1 <= adjChImg_V_q1;
        else 
            grp_my_filter_fx6_fu_392_data_in_V_q1 <= "XXXXXXXX";
        end if; 
    end process;

    grp_my_filter_fy5_fu_362_ap_start <= grp_my_filter_fy5_fu_362_ap_start_reg;

    grp_my_filter_fy5_fu_362_data_in_V_q0_assign_proc : process(f_V_q0, g2_V_q0, ap_CS_fsm_state6, fy_V_q0, g4y_V_q0, temp_cross7_V_q0, ap_CS_fsm_state14, ap_CS_fsm_state4, ap_CS_fsm_state12, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_my_filter_fy5_fu_362_data_in_V_q0 <= temp_cross7_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_my_filter_fy5_fu_362_data_in_V_q0 <= g4y_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_my_filter_fy5_fu_362_data_in_V_q0 <= g2_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_my_filter_fy5_fu_362_data_in_V_q0 <= fy_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_my_filter_fy5_fu_362_data_in_V_q0 <= f_V_q0;
        else 
            grp_my_filter_fy5_fu_362_data_in_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_my_filter_fy5_fu_362_data_in_V_q1_assign_proc : process(f_V_q1, g2_V_q1, ap_CS_fsm_state6, fy_V_q1, g4y_V_q1, temp_cross7_V_q1, ap_CS_fsm_state14, ap_CS_fsm_state4, ap_CS_fsm_state12, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            grp_my_filter_fy5_fu_362_data_in_V_q1 <= temp_cross7_V_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_my_filter_fy5_fu_362_data_in_V_q1 <= g4y_V_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_my_filter_fy5_fu_362_data_in_V_q1 <= g2_V_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_my_filter_fy5_fu_362_data_in_V_q1 <= fy_V_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_my_filter_fy5_fu_362_data_in_V_q1 <= f_V_q1;
        else 
            grp_my_filter_fy5_fu_362_data_in_V_q1 <= "XXXXXXXX";
        end if; 
    end process;

    grp_my_filter_fy5_fu_369_ap_start <= grp_my_filter_fy5_fu_369_ap_start_reg;

    grp_my_filter_fy5_fu_369_data_in_V_q0_assign_proc : process(g4_V_q0, ap_CS_fsm_state6, fx_V_q0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_my_filter_fy5_fu_369_data_in_V_q0 <= g4_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_my_filter_fy5_fu_369_data_in_V_q0 <= fx_V_q0;
        else 
            grp_my_filter_fy5_fu_369_data_in_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_my_filter_fy5_fu_369_data_in_V_q1_assign_proc : process(g4_V_q1, ap_CS_fsm_state6, fx_V_q1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_my_filter_fy5_fu_369_data_in_V_q1 <= g4_V_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_my_filter_fy5_fu_369_data_in_V_q1 <= fx_V_q1;
        else 
            grp_my_filter_fy5_fu_369_data_in_V_q1 <= "XXXXXXXX";
        end if; 
    end process;

    grp_my_filter_fy5_fu_375_ap_start <= grp_my_filter_fy5_fu_375_ap_start_reg;

    grp_my_filter_fy5_fu_375_data_in_V_q0_assign_proc : process(adjChImg_V_q0, ap_CS_fsm_state6, g5x_V_q0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_my_filter_fy5_fu_375_data_in_V_q0 <= g5x_V_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_my_filter_fy5_fu_375_data_in_V_q0 <= adjChImg_V_q0;
        else 
            grp_my_filter_fy5_fu_375_data_in_V_q0 <= "XXXXXXXX";
        end if; 
    end process;


    grp_my_filter_fy5_fu_375_data_in_V_q1_assign_proc : process(adjChImg_V_q1, ap_CS_fsm_state6, g5x_V_q1, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_my_filter_fy5_fu_375_data_in_V_q1 <= g5x_V_q1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            grp_my_filter_fy5_fu_375_data_in_V_q1 <= adjChImg_V_q1;
        else 
            grp_my_filter_fy5_fu_375_data_in_V_q1 <= "XXXXXXXX";
        end if; 
    end process;


    gx_ce0_assign_proc : process(grp_my_filter_fx6_fu_384_data_out_V_ce0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            gx_ce0 <= grp_my_filter_fx6_fu_384_data_out_V_ce0;
        else 
            gx_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    gx_we0_assign_proc : process(grp_my_filter_fx6_fu_384_data_out_V_we0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            gx_we0 <= grp_my_filter_fx6_fu_384_data_out_V_we0;
        else 
            gx_we0 <= ap_const_logic_0;
        end if; 
    end process;


    gxx_ce0_assign_proc : process(grp_my_filter_fx6_fu_384_data_out_V_ce0, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            gxx_ce0 <= grp_my_filter_fx6_fu_384_data_out_V_ce0;
        else 
            gxx_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    gxx_we0_assign_proc : process(grp_my_filter_fx6_fu_384_data_out_V_we0, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            gxx_we0 <= grp_my_filter_fx6_fu_384_data_out_V_we0;
        else 
            gxx_we0 <= ap_const_logic_0;
        end if; 
    end process;


    gxy_ce0_assign_proc : process(grp_my_filter_fy5_fu_375_data_out_V_ce0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            gxy_ce0 <= grp_my_filter_fy5_fu_375_data_out_V_ce0;
        else 
            gxy_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    gxy_we0_assign_proc : process(grp_my_filter_fy5_fu_375_data_out_V_we0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            gxy_we0 <= grp_my_filter_fy5_fu_375_data_out_V_we0;
        else 
            gxy_we0 <= ap_const_logic_0;
        end if; 
    end process;


    gy_ce0_assign_proc : process(grp_my_filter_fy5_fu_362_data_out_V_ce0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            gy_ce0 <= grp_my_filter_fy5_fu_362_data_out_V_ce0;
        else 
            gy_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    gy_we0_assign_proc : process(grp_my_filter_fy5_fu_362_data_out_V_we0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            gy_we0 <= grp_my_filter_fy5_fu_362_data_out_V_we0;
        else 
            gy_we0 <= ap_const_logic_0;
        end if; 
    end process;


    gyy_ce0_assign_proc : process(grp_my_filter_fy5_fu_362_data_out_V_ce0, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            gyy_ce0 <= grp_my_filter_fy5_fu_362_data_out_V_ce0;
        else 
            gyy_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    gyy_we0_assign_proc : process(grp_my_filter_fy5_fu_362_data_out_V_we0, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            gyy_we0 <= grp_my_filter_fy5_fu_362_data_out_V_we0;
        else 
            gyy_we0 <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln126_fu_402_p2 <= "1" when (indvar_flatten_reg_307 = ap_const_lv15_4000) else "0";
    icmp_ln128_fu_420_p2 <= "1" when (x77_0_reg_329 = ap_const_lv8_80) else "0";
    icmp_ln170_fu_559_p2 <= "1" when (y95_0_reg_340 = ap_const_lv8_80) else "0";
    icmp_ln172_fu_583_p2 <= "1" when (x96_0_reg_351 = ap_const_lv8_80) else "0";
    icmp_ln895_1_fu_505_p2 <= "1" when (tmp_5_fu_495_p4 = ap_const_lv7_0) else "0";
    icmp_ln895_2_fu_521_p2 <= "1" when (tmp_6_fu_511_p4 = ap_const_lv7_0) else "0";
    icmp_ln895_3_fu_537_p2 <= "1" when (tmp_7_fu_527_p4 = ap_const_lv7_0) else "0";
    icmp_ln895_4_fu_553_p2 <= "1" when (tmp_8_fu_543_p4 = ap_const_lv7_0) else "0";
    icmp_ln895_fu_489_p2 <= "1" when (tmp_2_fu_479_p4 = ap_const_lv7_0) else "0";
    select_ln131_1_fu_434_p3 <= 
        y_fu_414_p2 when (icmp_ln128_fu_420_p2(0) = '1') else 
        ap_phi_mux_y76_0_phi_fu_322_p4;
    select_ln131_fu_426_p3 <= 
        ap_const_lv8_0 when (icmp_ln128_fu_420_p2(0) = '1') else 
        x77_0_reg_329;
    select_ln209_1_fu_626_p3 <= 
        ap_const_lv8_FF when (g7_V_q0(0) = '1') else 
        ap_const_lv8_0;
    select_ln209_fu_611_p3 <= 
        ap_const_lv8_FF when (g6_V_q0(0) = '1') else 
        ap_const_lv8_0;

    temp_cross6_V_address0_assign_proc : process(zext_ln215_3_reg_726, grp_my_filter_fx6_fu_384_data_in_V_address0, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            temp_cross6_V_address0 <= zext_ln215_3_reg_726(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            temp_cross6_V_address0 <= grp_my_filter_fx6_fu_384_data_in_V_address0;
        else 
            temp_cross6_V_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    temp_cross6_V_ce0_assign_proc : process(grp_my_filter_fx6_fu_384_data_in_V_ce0, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            temp_cross6_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            temp_cross6_V_ce0 <= grp_my_filter_fx6_fu_384_data_in_V_ce0;
        else 
            temp_cross6_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_cross6_V_ce1_assign_proc : process(grp_my_filter_fx6_fu_384_data_in_V_ce1, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            temp_cross6_V_ce1 <= grp_my_filter_fx6_fu_384_data_in_V_ce1;
        else 
            temp_cross6_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    temp_cross6_V_d0 <= (select_ln209_fu_611_p3 and adjChImg_V_q0);

    temp_cross6_V_we0_assign_proc : process(ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            temp_cross6_V_we0 <= ap_const_logic_1;
        else 
            temp_cross6_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_cross7_V_address0_assign_proc : process(zext_ln215_3_reg_726, grp_my_filter_fy5_fu_362_data_in_V_address0, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            temp_cross7_V_address0 <= zext_ln215_3_reg_726(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            temp_cross7_V_address0 <= grp_my_filter_fy5_fu_362_data_in_V_address0;
        else 
            temp_cross7_V_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    temp_cross7_V_ce0_assign_proc : process(grp_my_filter_fy5_fu_362_data_in_V_ce0, ap_CS_fsm_state17, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            temp_cross7_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            temp_cross7_V_ce0 <= grp_my_filter_fy5_fu_362_data_in_V_ce0;
        else 
            temp_cross7_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    temp_cross7_V_ce1_assign_proc : process(grp_my_filter_fy5_fu_362_data_in_V_ce1, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            temp_cross7_V_ce1 <= grp_my_filter_fy5_fu_362_data_in_V_ce1;
        else 
            temp_cross7_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    temp_cross7_V_d0 <= (select_ln209_1_fu_626_p3 and adjChImg_V_q0);

    temp_cross7_V_we0_assign_proc : process(ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            temp_cross7_V_we0 <= ap_const_logic_1;
        else 
            temp_cross7_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_1_fu_571_p3 <= (y95_0_reg_340 & ap_const_lv7_0);
    tmp_2_fu_479_p4 <= g1_V_q0(7 downto 1);
    tmp_5_fu_495_p4 <= g2_V_q0(7 downto 1);
    tmp_6_fu_511_p4 <= g3_V_q0(7 downto 1);
    tmp_7_fu_527_p4 <= g4_V_q0(7 downto 1);
    tmp_8_fu_543_p4 <= g5_V_q0(7 downto 1);
    tmp_fu_442_p3 <= (select_ln131_1_fu_434_p3 & ap_const_lv7_0);
    x_1_fu_473_p2 <= std_logic_vector(unsigned(select_ln131_fu_426_p3) + unsigned(ap_const_lv8_1));
    x_fu_589_p2 <= std_logic_vector(unsigned(x96_0_reg_351) + unsigned(ap_const_lv8_1));
    y_1_fu_565_p2 <= std_logic_vector(unsigned(y95_0_reg_340) + unsigned(ap_const_lv8_1));
    y_fu_414_p2 <= std_logic_vector(unsigned(ap_phi_mux_y76_0_phi_fu_322_p4) + unsigned(ap_const_lv8_1));
    zext_ln129_fu_450_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_442_p3),16));
    zext_ln172_fu_579_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_1_fu_571_p3),16));
    zext_ln215_1_fu_464_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln215_fu_458_p2),64));
    zext_ln215_2_fu_595_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(x96_0_reg_351),16));
    zext_ln215_3_fu_604_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln215_1_fu_599_p2),64));
    zext_ln215_fu_454_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln131_fu_426_p3),16));
end behav;
