[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': "Give me information about the component of EP4CE115F23I7N production of ALTERA from the text:101 Innovation Drive\nSan Jose, CA 95134\nwww.altera.com\nCYIV-5V3-2.1Volume 3Cyclone IV Device Handbook,\n Cyclone IV Device Handbook, Volume 3\n© 2016 Altera Corporation. All rights reserved. ALTERA, ARRIA, CY CLONE, HARDCOPY, MAX, MEGACORE , NIOS, QUARTUS and STRATIX word s and logos\nare trademarks of Alte ra Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other w ords and logos identified as\ntrademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html . Altera warrants performance of its\nsemiconductor products to current specificat ions in accordance with Altera's standard warranty, but reserves the right to make changes to any products and\nservices at any time without notice. Altera assumes no respon sibility or liability arising out of  the application or use of any  information, product, or service\ndescribed herein except as  expressly agreed to in writing by  Altera. Altera customers are advised to obtain the latest version of device specificat ions before relying\non any published information and before placing orders for products or services.\nDecember 2016 Altera Corporation Cyclone IV Device Handbook,\nVolume 3ISO \n9001:2008 \nRegistered\nDecember 2016 Altera Corporation Cyclone IV Device Handbook,\nVolume 3Contents\nChapter Revision Dates  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . v\nAdditional Information\nHow to Contact Altera  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  Info–1\nTypographic Conventions  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  Info–1\nSection I. Device Datasheet\nChapter 1. Cyclone IV Device Datasheet\nOperating Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1–1\nAbsolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1–2\nMaximum Allowed Overshoot or Undershoot Voltage  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1–2\nRecommended Operating Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1–4\nESD Performance  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1–6\nDC Characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . 1–7\nSupply Current . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1–7\nBus Hold  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . 1–7\nOCT Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1–8\nPin Capacitance  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1–10\nInternal Weak Pull-Up and Weak Pull-Down Resistor  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1–11Hot-Socketing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . 1–11\nSchmitt Trigger Input  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1–12\nI/O Standard Specifications  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1–12\nPower Consumption . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . 1–16\nSwitching Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . 1–16\nTransceiver Performance Specifications  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 1–17\nCore Performance Specifications  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1–23\nClock Tree Specifications  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1–23\nPLL Specifications  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . 1–24\nEmbedded Multiplier Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1–26\nMemory Block Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . 1–26\nConfiguration and JTAG Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 1–26\nPeriphery Performance  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1–27\nHigh-Speed I/O Specifications  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1–28\nExternal Memory Interface Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1–32\nDuty Cycle Distortion Specifications  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 1–33\nOCT Calibration Timing Specification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1–33\nIOE Programmable Delay . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1–34\nI/O Timing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1–37\nGlossary  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . . . . . . . . . . . . . . 1–37\nDocument Revision History  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1–42\niv Contents\nCyclone IV Device Handbook, December 2016 Altera Corporation\nVolume 3\nDecember 2016 Altera Corporation Cyclone IV Device Handbook,\nVolume 3Chapter Revision Dates\nThe chapters in this document, Cyclone IV  Device Handbook, were revised on the \nfollowing dates. Where chapters or groups of chapters are available separately, part \nnumbers are listed.\nChapter 1. Cyclone IV Device Datasheet\nRevised: December 2016\nPart Number: CYIV-53001-2.1\nvi Chapter Revision Dates\nCyclone IV Device Handbook, December 2016 Altera Corporation\nVolume 3\nDecember 2016 Altera Corporation Cyclone IV Device Handbook,\nVolume 3Additional Information\nThis chapter provides additional info rmation about the document and Altera.\nAbout this Handbook\nThis handbook provides comprehensive information about the Altera® Cyclone®IV \nfamily of devices. \nHow to Contact Altera\nTo locate the most up-to-date informat ion about Altera products, refer to the \nfollowing table.\nTypographic Conventions\nThe following table shows the typographic conventions this document uses.Contact(1)Contact Method Address\nTechnical support Website www.altera.com/support\nTechnical trainingWebsite www.altera.com/training\nEmail custrain@altera.com\nProduct literature Website www.altera.com/literature\nNontechnical support (general) Email nacomp@altera.com\n(software licensing) Email authorization@altera.com\nNote to Table:\n(1) You can also contact your  local Altera sales office  or sales representative. \nVisual Cue Meaning\nBold Type with Initial Capital \nLettersIndicate command names, dialog box titles, dialog box options, and other GUI \nlabels. For example, Save As  dialog box. For GUI elements, capitalization matches \nthe GUI.\nbold typeIndicates directory names, project names, disk drive names, file names, file name \nextensions, software utility names, and GUI labels. For example, \\qdesigns  \ndirectory, D: drive, and chiptrip.gdf  file.\nItalic Type with Initial Capital Letters Indicate document titles. For example, Stratix IV Design Guidelines .\nitalic typeIndicates variables. For example, n + 1.\nVariable names are enclosed in angle brackets (< >). For example, <file name>  and \n<project name> .pof file. \nInitial Capital LettersIndicate keyboard keys and menu names. For example, the Delete key and the \nOptions menu. \n“Subheading Title”Quotation marks indicate references to sections in a document and titles of \nQuartus II Help topics. For example, “Typographic Conventions.”\nInfo–2 Additional Information\nTypographic Conventions\nCyclone IV Device Handbook, December 2016 Altera Corporation\nVolume 3Courier typeIndicates signal, port, register, bit, block, and primitive names. For example, data1 , \ntdi, and input . The suffix n denotes an active-low signal. For example, resetn .\nIndicates command line commands and anything that must be typed exactly as it \nappears. For example, c:\\qdesigns\\tutorial\\chiptrip.gdf . \nAlso indicates sections of an actual file, such as a Report File, references to parts of \nfiles (for example, the AHDL keyword SUBDESIGN ), and logic function names (for \nexample, TRI). \nr An angled arrow instructs you to press the Enter key.\n1., 2., 3., and\na., b., c., and so onNumbered steps indicate a list of items when the sequence of the items is important, \nsuch as the steps listed in a procedure. \n■■■ Bullets indicate a list of items when the sequence of the items is not important. \n1 The hand points to information that requires special attention. \nh The question mark directs you to a software help system with related information. \nf The feet direct you to another document or website with related information. \nm The multimedia icon directs you to a related multimedia presentation. \ncA caution calls attention to a condition or possible situation that can damage or \ndestroy the product or your work.\nw A warning calls attention to a condition or possible situation that can cause you \ninjury.\nThe envelope links to the Email Subscription Management Center  page of the Altera \nwebsite, where you can sign up to receive update notifications for Altera documents.Visual Cue Meaning\n\nDecember 2016 Altera Corporation Cyclone IV Device Handbook,\nVolume 3Section I. Device Datasheet\nThis section provides the Cyclone® IV device datasheet. It includes the following \nchapter:\n■Chapter 1, Cyclone IV Device Datasheet\nRevision History\nRefer to each chapter for its own specific revision history. For information about when each chapter was updated, refer to the Chapter Revision Dates section, which appears \nin the complete handbook.\n\nCYIV-53001-2.1\n© 2016 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACO RE, NIOS, QUARTUS and STRATIX word s and logos \nare trademarks of Altera Corporat ion and registered in the U.S. Patent and Trademark Office and in other countries. All other w ords and logos identified as \ntrademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html . Altera warrants performance of its \nsemiconductor products to current specifications in accordance wi th Altera's standard warranty, but reserves the right to make changes to any products and \nservices at any time without notice. Altera  assumes no responsibility or liability ar ising out of the application or use of any  information, product, or service \ndescribed herein except as expressly agreed  to in writing by Altera. Altera customer s are advised to obtain the latest version of device specificat ions before relying \non any published information and before placing orders for products or services.\nCyclone IV Device Handbook,\nVolume 3December 2016\nFeedback\n Subscribe\nISO \n9001:2008 \nRegistered1. Cyclone IV Device Datasheet\nThis chapter describes the electrical an d switching characteristics for Cyclone\uf0d2IV \ndevices. Electrical characteristics in clude operating conditions and power \nconsumption. Switching characteristics include transceiver specifications, core, and \nperiphery performance. This chapter also describes I/O timing, including \nprogrammable I/O element (IOE) delay and programmable output buffer delay.\nThis chapter includes the following sections:\n■“Operating Conditions” on page 1–1\n■“Power Consumption” on page 1–16\n■“Switching Characteristics” on page 1–16\n■“I/O Timing” on page 1–37\n■“Glossary” on page 1–37\nOperating Conditions\nWhen Cyclone IV devices are implemented in a system, they are rated according to a \nset of defined parameters. To maintain the highest possible performance and reliability of Cyclone IV devices, you mu st consider the operating requirements \ndescribed in this chapter. \nCyclone IV devices are offered in commercial,  industrial, extended  industrial and, \nautomotive grades. Cyclone IV E devices offe r –6 (fastest), –7, –8, –8L, and –9L speed \ngrades for commercial devices, –8L speed gr ades for industrial devices, and –7 speed \ngrade for extended industrial and automotive devices. Cyclone IV GX devices offer –6 (fastest), –7, and –8 speed grades for commercial devices and –7 speed grade for \nindustrial devices.\nf For more information about the supported speed grades for respective Cyclone IV \ndevices, refer to the Cyclone IV FPGA Device Family Overview  chapter.\n1 Cyclone IV E devices are offered in core voltages of 1.0 and 1.2 V. Cyclone IV E \ndevices with a core voltage of 1.0 V have an ‘L’ prefix attached to the speed grade.\nIn this chapter, a prefix associated with th e operating temperature range is attached to \nthe speed grades; commercial with a “C” pr efix, industrial with an “I” prefix, and \nautomotive with an “A” prefix . Therefore, commercial devi ces are indicated as C6, C7, \nC8, C8L, or C9L per respective speed grade. Industrial devices are indicated as I7, I8, \nor I8L. Automotive devi ces are indicated as A7.December 2016\nCYIV-53001-2.1\n1–2 Chapter 1: Cyclone IV Device Datasheet\nOperating Conditions\nCyclone IV Device Handbook, December 2016 Altera Corporation\nVolume 31 Cyclone IV E industrial devices I7 are offe red with extended operating temperature \nrange.\nAbsolute Maximum Ratings\nAbsolute maximum ratings define the maxi mum operating conditions for Cyclone IV \ndevices. The values are based on experiments conducted with the device and \ntheoretical modeling of breakdown and damage mechanisms. The functional \noperation of the device is not implied at these conditions. Table 1–1  lists the absolute \nmaximum ratings for Cyclone IV devices.\nc Conditions beyond those listed in Table 1–1  cause permanent damage to the device. \nAdditionally, device operation at the absolute maximum ratings for extended periods \nof time have adverse effects on the device.\nMaximum Allowed Overshoot or Undershoot Voltage\nDuring transitions, input signals ma y overshoot to the voltage shown in Table 1–2  and \nundershoot to –2.0 V for a magnitude of currents less than 100 mA and for periods \nshorter than 20 ns. Table 1–2  lists the maximum allowed input overshoot voltage and \nthe duration of the overshoot voltage as a percentage over the lifetime of the device. \nThe maximum allowed overshoot duration is specified as a percentage of high-time \nover the lifetime of the device.Table 1–1. Absolute Maximum Ratings for Cyclone IV Devices(1)\nSymbol Parameter Min Max Unit\nVCCINTCore voltage, PCI Express\uf0d2 (PCIe\uf0d2) hard IP \nblock, and transceiver physical coding sublayer \n(PCS) power supply–0.5 1.8 V\nVCCA Phase -locked loop (PLL) analog power supply –0.5 3.75 V\nVCCD_PLL PLL digital power supply –0.5 1.8 V\nVCCIO I/O banks power supply –0.5 3.75 V\nVCC_CLKIN Differential clock input pins power supply –0.5 4.5 V\nVCCH_GXB Transceiver output buffer power supply –0.5 3.75 V\nVCCA_GXBTransceiver physical medium attachment (PMA) \nand auxiliary power supply–0.5 3.75 V\nVCCL_GXB Transceiver PMA and auxiliary power supply –0.5 1.8 V\nVI DC input voltage –0.5 4.2 V\nIOUT DC output current, per pin –25 40 mA\nTSTG Storage temperature –65 150 °C\nTJ Operating junction temperature –40 125 °C\nNote to Table 1–1 :\n(1) Supply voltage specifications apply to voltage readings taken at the device  pins with respect to  ground, not at the \npower supply. \nChapter 1: Cyclone IV Device Datasheet 1–3\nOperating Conditions\nDecember 2016 Altera Corporation Cyclone IV Device Handbook,\nVolume 31 A DC signal is equivalent to 100% duty cycle.  For example, a signal that overshoots to \n4.3 V can only be at 4.3 V for 65% over the li fetime of the device; for a device lifetime \nof 10 years, this amounts to 65/10ths of a year.\n \nFigure 1–1  shows the methodology to determine the overshoot duration. The \novershoot voltage is shown in red and is present on the input pin of the Cyclone IV \ndevice at over 4.3 V but below 4.4 V. From Table 1–2 , for an overshoot of 4.3 V, the \npercentage of high time for the overshoot ca n be as high as 65% over a 10-year period. \nPercentage of high time is calculated as ([delta T]/T) × 100. This 10-year period \nassumes that the device is always turned on with 100% I/O toggle rate and 50% duty \ncycle signal. For lower I/O toggle rates and situations in which the device is in an idle \nstate, lifetimes are increased.Table 1–2.  Maximum Allowed Overshoot During Transitions over a 10 -Year Time Frame for \nCyclone IV Devices\nSymbol Parameter Condition (V) Overshoot Duration as % of High Time Unit\nViAC Input \nVoltageVI = 4.20 100 %\nVI = 4.25 98 %\nVI = 4.30 65 %\nVI = 4.35 43 %\nVI = 4.40 29 %\nVI = 4.45 20 %\nVI = 4.50 13 %\nVI = 4.55 9 %\nVI = 4.60 6 %\nFigure 1–1. Cyclone IV Devices Overshoot Duration\n3.3 V4.3 V4.4 V\nTDT\n1–4 Chapter 1: Cyclone IV Device Datasheet\nOperating Conditions\nCyclone IV Device Handbook, December 2016 Altera Corporation\nVolume 3Recommended Operating Conditions\nThis section lists the functional operation limits for AC and DC parameters for \nCyclone IV devices. Table 1–3  and Table 1–4  list the steady-state voltage and current \nvalues expected from Cyclone IV E and Cy clone IV GX devices. All supplies must be \nstrictly monotonic without plateaus.\nTable 1–3. Recommended Operating Conditions for Cyclone IV E Devices(1), (2)(Part 1 of 2)\nSymbol Parameter Conditions Min Typ Max Unit\nVCCINT (3)Supply voltage for internal logic, \n1.2-V operation— 1.15 1.2 1.25 V\nSupply voltage for internal logic, \n1.0-V operation— 0.97 1.0 1.03 V\nVCCIO (3), (4)Supply voltage for output buffers, \n3.3-V operation— 3.135 3.3 3.465 V\nSupply voltage for output buffers, \n3.0-V operation— 2.85 3 3.15 V\nSupply voltage for output buffers, \n2.5-V operation— 2.375 2.5 2.625 V\nSupply voltage for output buffers, \n1.8-V operation— 1.71 1.8 1.89 V\nSupply voltage for output buffers, \n1.5-V operation— 1.425 1.5 1.575 V\nSupply voltage for output buffers, \n1.2-V operation— 1.14 1.2 1.26 V\nVCCA (3)Supply (analog) voltage for PLL \nregulator— 2.375 2.5 2.625 V\nVCCD_PLL  (3)Supply (digital) voltage for PLL, \n1.2-V operation— 1.15 1.2 1.25 V\nSupply (digital) voltage for PLL, \n1.0-V operation— 0.97 1.0 1.03 V\nVI Input voltage — –0.5 — 3.6 V\nVO Output voltage — 0 — V CCIO V\nTJ Operating junction temperatureFor commercial use 0 — 85 °C\nFor industrial use –40 — 100 °C\nFor extended temperature –40 — 125 °C\nFor automotive use –40 — 125 °C\ntRAMP Power supply ramp timeStandard power-on reset \n(POR) (5)50 µs — 50 ms —\nFast POR (6) 50 µs — 3 ms —\nChapter 1: Cyclone IV Device Datasheet 1–5\nOperating Conditions\nDecember 2016 Altera Corporation Cyclone IV Device Handbook,\nVolume 3IDiodeMagnitude of DC current across \nPCI-clamp diode when enable—— — 1 0 m A\nNotes to Table 1–3 :\n(1) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support \nC6, C7, C8, I7, and A7 speed grades.\n(2) V CCIO for all I/O banks must be powered  up during devi ce operation. All VCCA  pins must be powered to 2.5 V (even when PLLs are not used) \nand must be powered up and po wered down at the same time.\n(3) V CC must rise monotonically.\n(4) V CCIO powers all input buffers.\n(5) The POR time for Standard POR ranges between 50 and 200 ms. Each individual power supply must reach the recommended operating  range \nwithin 50 ms.\n(6) The POR time for Fast POR ranges between  3 and 9 ms. Each individual power supply must reach the recomm ended operating range within \n3m s .Table 1–3. Recommended Operating Conditions for Cyclone IV E Devices(1), (2)(Part 2 of 2)\nSymbol Parameter Conditions Min Typ Max Unit\nTable 1–4. Recommended Operating Conditions for Cyclone IV GX Devices (Part 1 of 2)\nSymbol Parameter Conditions Min Typ Max Unit\nVCCINT (3)Core voltage, PCIe hard IP block, and \ntransceiver PCS power supply— 1.16 1.2 1.24 V\nVCCA (1),(3)PLL analog power supply — 2.375 2.5 2.625 V\nVCCD_PLL (2)PLL digital power supply — 1.16 1.2 1.24 V\nVCCIO (3),(4)I/O banks power supply for 3.3 -V \noperation— 3.135 3.3 3.465 V\nI/O banks power supply for 3.0 -V \noperation— 2.85 3 3.15 V\nI/O banks power supply for 2.5 -V \noperation— 2.375 2.5 2.625 V\nI/O banks power supply for 1.8 -V \noperation— 1.71 1.8 1.89 V\nI/O banks power supply for 1.5 -V \noperation— 1.425 1.5 1.575 V\nI/O banks power supply for 1.2 -V \noperation— 1.14 1.2 1.26 V\nVCC_CLKIN  \n(3),(5),(6)Differential clock input pins power \nsupply for 3.3 -V operation— 3.135 3.3 3.465 V\nDifferential clock input pins power \nsupply for 3.0 -V operation— 2.85 3 3.15 V\nDifferential clock input pins power \nsupply for 2.5 -V operation— 2.375 2.5 2.625 V\nDifferential clock input pins power \nsupply for 1.8 -V operation— 1.71 1.8 1.89 V\nDifferential clock input pins power \nsupply for 1.5 -V operation— 1.425 1.5 1.575 V\nDifferential clock input pins power \nsupply for 1.2 -V operation— 1.14 1.2 1.26 V\nVCCH_GXB Transceiver output buffer power supply — 2.375 2.5 2.625 V\n1–6 Chapter 1: Cyclone IV Device Datasheet\nOperating Conditions\nCyclone IV Device Handbook, December 2016 Altera Corporation\nVolume 3ESD Performance\nThis section lists the electrostatic discha rge (ESD) voltages using the human body \nmodel (HBM) and charged device model (CDM) for Cyclone IV devices general \npurpose I/Os (GPIOs) and high-speed  serial interface (HSSI) I/Os. Table 1–5  lists the \nESD for Cyclone IV devices GPIOs and HSSI I/Os.VCCA_GXBTransceiver PMA and auxiliary power \nsupply— 2.375 2.5 2.625 V\nVCCL_GXBTransceiver PMA and auxiliary power \nsupply— 1.16 1.2 1.24 V\nVI DC input voltage — –0.5 — 3.6 V\nVO DC output voltage — 0 — V CCIO V\nTJ Operating junction temperatureFor commercial use 0 — 85 °C\nFor industrial use –40 — 100 °C\ntRAMP Power supply ramp timeStandard power -on reset \n(POR) (7)50 µs — 50 ms —\nFast POR (8) 50 µs — 3 ms —\nIDiodeMagnitude of DC current across \nPCI-clamp diode when enabled— ——1 0 m A\nNotes to Table 1–4 :\n(1) All VCCA  pins must be powered to 2.5 V (even when PLLs are not used ) and must be powered up and powered down at the same time.\n(2) You must connect V CCD_PLL  to V CCINT through a decoupling capacitor and ferrite bead.\n(3) Power supplies must rise monotonically.\n(4) V CCIO for all I/O banks must be powered up during device operation. Configurations pins are powered up by V CCIO of I/O Banks 3, 8, and 9 where \nI/O Banks 3 and 9 only support V CCIO of 1.5, 1.8, 2.5, 3.0, and 3.3 V. For fast passive parallel (FPP) configuration mode, the V CCIO level of I/O \nBank 8 must be powered up to 1.5, 1.8, 2.5, 3.0, and 3.3 V.\n(5) You must set V CC_CLKIN  to 2.5 V if you use CLKIN  as a high-speed serial interface (HSSI) refclk  or as a DIFFCLK  input.\n(6) The CLKIN  pins in I/O Banks 3B and 8B can support single-ended I/O standard when the pins are used to clock left PL Ls in non-transceiver  \napplications.\n(7) The POR time for Standard POR ranges between 50 and 200 ms. V CCINT, VCCA, and V CCIO of I/O Banks 3, 8, and 9 must reach the recommended \noperating range within 50 ms.\n(8) The POR time for Fast POR ranges between 3 and 9 ms. V CCINT, VCCA, and V CCIO of I/O Banks 3, 8, and 9 must  reach the recommended operating \nrange within 3 ms.Table 1–4. Recommended Operating Conditions for Cyclone IV GX Devices (Part 2 of 2)\nSymbol Parameter Conditions Min Typ Max Unit\nTable 1–5. ESD for Cyclone IV Devices GPIOs and HSSI I/Os\nSymbol Parameter Passing Voltage Unit\nVESDHBMESD voltage using the HBM (GPIOs)(1)± 2000 V\nESD using the HBM (HSSI I/Os) (2) ± 1000 V\nVESDCDMESD using the CDM (GPIOs) ± 500 V\nESD using the CDM (HSSI I/Os) (2)± 250 V\nNotes to Table 1–5 :\n(1) The passing voltage for EP4CGX 15 and EP4CGX30 row I/Os is ±1000V.\n(2) This value is applicable onl y to Cyclone IV GX devices.\nChapter 1: Cyclone IV Device Datasheet 1–7\nOperating Conditions\nDecember 2016 Altera Corporation Cyclone IV Device Handbook,\nVolume 3DC Characteristics\nThis section lists the I/O leakage current, pin capacitance, on-chip termination (OCT) \ntolerance, and bus hold specifications for Cyclone IV devices.\nSupply Current \nThe device supply current requirement is  the minimum current drawn from the \npower supply pins that can be used as a reference for power size planning. Use the \nExcel-based early power estimator (EPE) to get the supply current estimates for your \ndesign because these currents vary  greatly with the resources used. Table 1–6  lists the \nI/O pin leakage current for Cyclone IV devices.\nBus Hold\nThe bus hold retains the last valid logic state after the source driving it either enters the high impedance state or is removed. Ea ch I/O pin has an option to enable bus \nhold in user mode. Bus hold is always disabled in configuration mode.\nTable 1–7  lists bus hold specifications for Cyclone IV devices. Table 1–6.  I/O Pin Leakage Current for Cyclone IV Devices(1), (2)\nSymbol Parameter Conditions Device Min Typ Max Unit\nII Input pin leakage current V I = 0 V to V CCIOMAX — –10 — 10 \uf06dA\nIOZTristated I/O pin leakage \ncurrentVO = 0 V to V CCIOMAX — –10 — 10 \uf06dA\nNotes to Table 1–6 :\n(1) This value is specified for normal device operation. The value varies during device power -up. This applies for all V CCIO settings (3.3, 3.0, 2.5, \n1.8, 1.5, and 1.2 V).\n(2) The 10 \uf06dA I/O leakage current limit is ap plicable when the intern al clamping diode is off. A higher current can be observed when the di ode is on.\nTable 1–7.  Bus Hold Parameter  for Cyclone IV Devices (Part 1 of 2)(1)\nParameter ConditionVCCIO (V)\nUnit 1.2 1.5 1.8 2.5 3.0 3.3\nMin Max Min Max Min Max Min Max Min Max Min Max\nBus hold \nlow, sustaining \ncurrentV\nIN > V IL \n(maximum)8 — 1 2 — 3 0—5 0—7 0—7 0— \uf06dA\nBus hold \nhigh, \nsustaining currentV\nIN < V IL \n(minimum)–8 — –12 — –30 — –50 — –70 — –70 — \uf06dA\nBus hold \nlow, \noverdrive \ncurrent0 V < V IN < V CCIO — 125 — 175 — 200 — 300 — 500 — 500 \uf06dA\nBus hold \nhigh, overdrive \ncurrent0 V < V\nIN < V CCIO — –125 — –175 — –200 — –300 — –500 — –500 \uf06dA\n1–8 Chapter 1: Cyclone IV Device Datasheet\nOperating Conditions\nCyclone IV Device Handbook, December 2016 Altera Corporation\nVolume 3OCT Specifications\nTable 1–8  lists the variation of OCT without calibration across process, temperature, \nand voltage (PVT).\nOCT calibration is automatically performe d at device power-up for OCT-enabled \nI/Os.\nTable 1–9  lists the OCT calibration ac curacy at device power-up. Bus hold trip \npoint— 0.3 0.9 0.375 1.125 0.68 1.07 0.7 1.7 0.8 2 0.8 2 V\nNote to Table 1–7 :\n(1) Bus hold trip points are based on the calcu lated input voltages from the JEDEC standard.Table 1–7.  Bus Hold Parameter  for Cyclone IV Devices (Part 2 of 2)(1)\nParameter ConditionVCCIO (V)\nUnit 1.2 1.5 1.8 2.5 3.0 3.3\nMin Max Min Max Min Max Min Max Min Max Min Max\nTable 1–8. Series OCT Without Calibration Specifications for Cyclone IV Devices\nDescription V CCIO (V)Resistance Tolerance\nUnit\nCommercial MaximumIndustrial, Extended \nindustrial, and \nAutomotive Maximum\nSeries OCT without \ncalibration3.0 ±30 ±40 %\n2.5 ±30 ±40 %1.8 ±40 ±50 %\n1.5 ±50 ±50 %\n1.2 ±50 ±50 %\nTable 1–9. Series OCT with Calibration at Device Power\n-Up Specifications for Cyclone IV \nDevices(1)\nDescription V CCIO (V)Calibration Accuracy\nUnit\nCommercial MaximumIndustrial, Extended \nindustrial, and \nAutomotive Maximum\nSeries OCT with \ncalibration at device \npower -up3.0 ±10 ±10 %\n2.5 ±10 ±10 %\n1.8 ±10 ±10 %\n1.5 ±10 ±10 %1.2 ±10 ±10 %\nNote to Table 1–9 :\n(1) This specification is not applicable to EP4CGX15, EP4CGX22, and EP4CGX30 devices.\nChapter 1: Cyclone IV Device Datasheet 1–9\nOperating Conditions\nDecember 2016 Altera Corporation Cyclone IV Device Handbook,\nVolume 3The OCT resistance may vary with the va riation of temperature and voltage after \ncalibration at device power-up. Use Table 1–10  and Equation 1–1  to determine the \nfinal OCT resistance considering the variations after calibration at device power-up. \nTable 1–10  lists the change percentage of the OCT resistance with voltage and \ntemperature.\nTable 1–10. OCT Variation After Calibration at Device Power -Up for Cyclone IV Devices(1)\nNominal Voltage dR/dT (%/°C) dR/dV (%/mV)\n3.0 0.262 –0.026\n2.5 0.234 –0.039\n1.8 0.219 –0.0861.5 0.199 –0.136\n1.2 0.161 –0.288\nNote to Table 1–10 :\n(1) This specification is not applicable to EP4CGX15, EP4CGX22, and EP4CGX30 devices.\nEquation 1–1. Final OCT Resistance(1), (2), (3), (4), (5), (6)\n\uf044RV = (V 2 – V 1) × 1000 × dR/dV ––––– (7)\n\uf044RT = (T 2 – T 1) × dR/dT ––––– (8)\nFor \uf044Rx < 0; MF x = 1/ (|\uf044Rx|/100 + 1) ––––– (9)\nFor \uf044Rx > 0; MF x = \uf044Rx/100 + 1 ––––– (10)\nMF = MF V × MF T ––––– (11)\nRfinal = R initial × MF ––––– (12)\nNotes to Equation 1–1 : \n(1) T 2 is the final temperature. \n(2) T 1 is the initial temperature. \n(3) MF is multiplication factor. (4) R\nfinal is final resistance. \n(5) R initial is initial resistance. \n(6) Subscript x refers to both V and T.\n(7)\uf044RV is a variation of resistance with voltage. \n(8)\uf044RT is a variation of resistance with temperature. \n(9) dR/dT is the change percentage of resistance with temperature after ca libration at device power -up. \n(10) dR/dV is the change percentage of resistance  with voltage after cali bration at device power -up. \n(11) V 2 is final voltage. \n(12) V 1 is the initial voltage. \n1–10 Chapter 1: Cyclone IV Device Datasheet\nOperating Conditions\nCyclone IV Device Handbook, December 2016 Altera Corporation\nVolume 3Example 1–1  shows how to calculate the change of 50- \uf057\uf020I/O impedance from 25°C at \n3.0 V to 85°C at 3.15 V.\nPin Capacitance\nTable 1–11  lists the pin capacitance for Cyclone IV devices.Example 1–1. Impedance Change\n\uf044RV = (3.15 – 3) × 1000 × –0.026 = –3.83\n\uf044RT = (85 – 25) × 0.262 = 15.72\nBecause \uf044RV is negative, \nMFV = 1 / (3.83/100 + 1) = 0.963\nBecause \uf044RT is positive, \nMFT = 15.72/100 + 1 = 1.157\nMF = 0.963 × 1.157 = 1.114\nRfinal = 50 × 1.114 = 55.71 \uf057\nTable 1–11. Pin Capacitance for Cyclone IV Devices(1)\nSymbol ParameterTypical – \nQuad Flat \nPack \n(QFP)Typical – \nQuad Flat \nNo Leads \n(QFN)Typical – \nBall-Grid \nArray \n(BGA)Unit\nCIOTB Input capacitance on top and bottom I/O pins 7 7 6 pF\nCIOLR Input capacitance on right I/O pins 7 7 5 pF\nCLVDSLR Input capacitance on right I/O pins with dedicated LVDS output 8 8 7 pF\nCVREFLR \n(2)Input capacitance on right dual -purpose VREF  pin when used as \nVREF or user I/O pin21 21 21 pF\nCVREFTB \n(2)Input capacitance on top and bottom dual -purpose VREF  pin when \nused as V REF or user I/O pin23 (3) 23 23 pF\nCCLKTB Input capacitance on top and bottom dedicated clock input pins 7 7 6 pF\nCCLKLR Input capacitance on right dedicated clock input pins 6 6 5 pF\nNotes to Table 1–11 :\n(1) The pin capacitance applies to  FBGA, UBGA, and MBGA packages.\n(2) When you use the VREF  pin as a regular input or ou tput, you can expect a reduced performance of toggle rate and t CO because of higher pin \ncapacitance.\n(3) C VREFTB  for the EP4CE22 device is 30 pF.\nChapter 1: Cyclone IV Device Datasheet 1–11\nOperating Conditions\nDecember 2016 Altera Corporation Cyclone IV Device Handbook,\nVolume 3Internal Weak Pull-Up and Weak Pull-Down Resistor\nTable 1–12  lists the weak pull-up and pull-down resistor values for Cyclone IV \ndevices.\nHot-Socketing\nTable 1–13  lists the hot-socketing specifications for Cyclone IV devices.\n1 During hot-socketing, the I/O pin capacita nce is less than 15 pF and the clock pin \ncapacitance is less than 20 pF.Table 1–12. Internal Weak Pull -Up and Weak Pull -Down Resistor Values for Cyclone IV Devices(1)\nSymbol Parameter Conditions Min Typ Max Unit\nR_PUValue of the I/O pin pull-up resistor \nbefore and during configuration, as \nwell as user mode if you enable the programmable pull-up resistor option V\nCCIO = 3.3 V ± 5% (2), (3) 72 5 4 1 k \uf057\nVCCIO = 3.0 V ± 5% (2), (3)72 8 4 7 k \uf057\nVCCIO = 2.5 V ± 5% (2), (3) 83 5 6 1 k \uf057\nVCCIO = 1.8 V ± 5%  (2), (3) 10 57 108 k \uf057\nVCCIO = 1.5 V ± 5% (2), (3)13 82 163 k \uf057\nVCCIO = 1.2 V ± 5% (2), (3) 19 143 351 k \uf057\nR_PD Value of the I/O pin pull-down resistor \nbefore and during configurationVCCIO = 3.3 V ± 5%  (4) 61 9 3 0 k \uf057\nVCCIO = 3.0 V ± 5% (4)62 2 3 6 k \uf057\nVCCIO = 2.5 V ± 5% (4) 62 5 4 3 k \uf057\nVCCIO = 1.8 V ± 5% (4) 73 5 7 1 k \uf057\nVCCIO = 1.5 V ± 5% (4)8 50 112 k \uf057\nNotes to Table 1–12 :\n(1) All I/O pins have an option to enable weak pull -up except the configuration, test , and JTAG pins. The weak pull -down feature is only available \nfor JTAG TCK.\n(2) Pin pull -up resistance values m ay be lower if an external source  drives the pin higher than V CCIO.\n(3) R _PU = (V CCIO–VI)/IR_PU\nMinimum condition: –40°C; V CCIO = V CC + 5%, V I = V CC + 5% – 50 mV;\nTypical condition: 25°C; V CCIO = V CC, VI = 0 V;\nMaximum condition: 100°C; V CCIO = V CC – 5%, V I = 0 V; in which V I refers to the input voltage at the I/O pin.\n(4) R _PD = VI/IR_PD\nMinimum condition: –40°C; V CCIO = V CC + 5%, V I = 50 mV;\nTypical condition: 25°C; V CCIO = V CC, VI = V CC–5 % ;\nMaximum condition: 100°C; V CCIO = V CC – 5%, V I = V CC– 5%; in which V I refers to the input voltage at the I/O pin.\nTable 1–13. Hot -Socketing Specifications for Cyclone IV Devices\nSymbol Parameter Maximum\nIIOPIN(DC) DC current per I/O pin 300 \uf06dA\nIIOPIN(AC) AC current per I/O pin 8 mA  (1)\nIXCVRTX(DC) DC current per transceiver TX pin 100 mA\nIXCVRRX(DC) DC current per transceiver RX pin 50 mA\nNote to Table 1–13 :\n(1) The I/O ramp rate is 10 ns or more. For ramp rates faster  than 10 ns, |IIOPIN| = C dv/dt, in which C is the I/O pin \ncapacitance and dv/dt is the slew rate.\n1–12 Chapter 1: Cyclone IV Device Datasheet\nOperating Conditions\nCyclone IV Device Handbook, December 2016 Altera Corporation\nVolume 3Schmitt Trigger Input\nCyclone IV devices support Sc hmitt trigger input on the TDI, TMS, TCK, nSTATUS , \nnCONFIG , nCE, CONF_DONE , and DCLK  pins. A Schmitt trigger feature introduces \nhysteresis to the input signal for improved noise immunity, especially for signals with \nslow edge rate. Table 1–14  lists the hysteresis specifications across the supported \nVCCIO range for Schmitt trigger inputs in Cyclone IV devices.\nI/O Standard Specifications\nThe following tables list input voltage sensitivities (V IH and V IL), output voltage (V OH \nand V OL), and current drive characteristics (I OH and I OL), for various I/O standards \nsupported by Cyclone IV devices. Table 1–15  through Table 1–20  provide the I/O \nstandard specifications for Cyclone IV devices. Table 1–14. Hysteresis Specifications for Schmitt Trigger Input in Cyclone IV Devices\nSymbol Parameter Conditions (V) Minimum Unit\nVSCHMITTHysteresis for Schmitt trigger \ninputVCCIO= 3.3 200 mV\nVCCIO= 2.5 200 mV\nVCCIO= 1.8 140 mV\nVCCIO= 1.5 110 mV\nTable 1–15. Single -Ended I/O Standard Specifications for Cyclone IV Devices(1), (2) \nI/O StandardVCCIO (V) V IL (V) V IH (V) V OL (V) V OH (V) I OL\n(mA) \n(4)IOH\n(mA) \n(4) Min Typ Max Min Max Min Max Max Min\n3.3-V LVTTL (3)3.135 3.3 3.465 — 0.8 1.7 3.6 0.45 2.4 4 –4\n3.3-V LVCMOS (3) 3.135 3.3 3.465 — 0.8 1.7 3.6 0.2 V CCIO – 0.2 2 –2\n3.0-V LVTTL (3)2.85 3.0 3.15 –0.3 0.8 1.7 V CCIO + 0.3 0.45 2.4 4 –4\n3.0-V LVCMOS (3)2.85 3.0 3.15 –0.3 0.8 1.7 V CCIO + 0.3 0.2 V CCIO – 0.2 0.1 –0.1\n2.5 V (3) 2.375 2.5 2.625 –0.3 0.7 1.7 V CCIO + 0.3 0.4 2.0 1 –1\n1.8 V 1.71 1.8 1.89 –0.30.35 x \nVCCIO0.65 x \nVCCIO2.25 0.45VCCIO – \n0.452– 2\n1.5 V 1.425 1.5 1.575 –0.30.35 x \nVCCIO0.65 x \nVCCIOVCCIO + 0.30.25 x \nVCCIO0.75 x \nVCCIO2– 2\n1.2 V 1.14 1.2 1.26 –0.30.35 x \nVCCIO0.65 x \nVCCIOVCCIO + 0.30.25 x \nVCCIO0.75 x \nVCCIO2– 2\n3.0-V PCI 2.85 3.0 3.15 —0.3 x \nVCCIO0.5 x \nVCCIOVCCIO + 0.3 0.1 x V CCIO 0.9 x V CCIO 1.5 –0.5\n3.0-V PCI-X 2.85 3.0 3.15 —0.35 x \nVCCIO0.5 x \nVCCIOVCCIO + 0.3 0.1 x V CCIO 0.9 x V CCIO 1.5 –0.5\nNotes to Table 1–15 :\n(1) For voltage -referenced receiver input waveform and explanation of terms used in Table 1–15 , refer to “Glossary” on page 1–37 .\n(2) AC load CL = 10 pF(3) For more information about interfacing Cyclone I V devices with 3.3/3.0/2.5\n-V LVTTL/LVCMOS I/O standards, refer to AN 447: Interfacing Cyclone III \nand Cyclone IV Devices with 3.3/3. 0/2.5-V LVTTL/LVCMOS I/O Systems .\n(4) To meet the I OL and I OH specifications, you must set the current strength settings accordingly. Fo r example, to meet the 3.3-V LVTTL specification (4 \nmA), set the current strength settings to 4 mA or higher. Setting at lower current strength may not meet the I OL and I OH specifications in the handbook.\nChapter 1: Cyclone IV Device Datasheet 1–13\nOperating Conditions\nDecember 2016 Altera Corporation Cyclone IV Device Handbook,\nVolume 3Table 1–16. Single -Ended SSTL and HSTL I/O Reference Voltage Specifications for Cyclone IV Devices(1)\nI/O \nStandardVCCIO (V) V REF (V) V TT (V) (2)\nMin Typ Max Min Typ Max Min Typ Max\nSSTL -2 \nClass I, II2.375 2.5 2.625 1.19 1.25 1.31VREF – \n0.04VREFVREF + \n0.04\nSSTL -18 \nClass I, II1.7 1.8 1.9 0.833 0.9 0.969VREF – \n0.04VREFVREF + \n0.04\nHSTL -18 \nClass I, II1.71 1.8 1.89 0.85 0.9 0.95 0.85 0.9 0.95\nHSTL -15 \nClass I, II1.425 1.5 1.575 0.71 0.75 0.79 0.71 0.75 0.79\nHSTL -12 \nClass I, II1.14 1.2 1.260.48 x V CCIO (3)0.5 x V CCIO (3)0.52 x V CCIO (3)\n—0.5 x \nVCCIO—\n0.47 x V CCIO (4) 0.5 x V CCIO (4) 0.53 x V CCIO (4)\nNotes to Table 1–16 :\n(1) For an explanation of terms used in Table 1–16 , refer to “Glossary” on page 1–37 . \n(2) V TT of the transmitting device must track V REF of the receiving device.\n(3) Value shown refers to DC input reference voltage, V REF(DC) .\n(4) Value shown refers to AC input reference voltage, V REF(AC) .\nTable 1–17. Single -Ended SSTL and HSTL I/O Standards Signal Specifications for Cyclone IV Devices\nI/O \nStandardVIL(DC) (V) V IH(DC) (V) V IL(AC) (V) V IH(AC) (V) V OL (V) V OH (V)IOL \n(mA)IOH \n(mA)Min Max Min Max Min Max Min Max Max Min\nSSTL -2 \nClass I—VREF – \n0.18VREF + \n0.18——VREF – \n0.35VREF + \n0.35—VTT – \n0.57VTT + \n0.57 8.1 –8.1\nSSTL -2 \nClass II—VREF – \n0.18VREF + \n0.18——VREF – \n0.35VREF + \n0.35—VTT – \n0.76VTT + \n0.76 16.4 –16.4\nSSTL -18 \nClass I—VREF – \n0.125VREF + \n0.125——VREF – \n0.25VREF + \n0.25—VTT – \n0.475VTT + \n0.4756.7 –6.7\nSSTL -18 \nClass II—VREF – \n0.125VREF + \n0.125——VREF – \n0.25VREF + \n0.25—0 . 2 8VCCIO – \n0.2813.4 –13.4\nHSTL -18 \nClass I—VREF – \n0.1VREF + \n0.1——VREF – \n0.2VREF + \n0.2—0 . 4VCCIO – \n0.48– 8\nHSTL -18 \nClass II—VREF – \n0.1VREF + \n0.1——VREF – \n0.2VREF + \n0.2—0 . 4VCCIO – \n0.416 –16\nHSTL -15 \nClass I—VREF – \n0.1VREF + \n0.1——VREF – \n0.2VREF + \n0.2—0 . 4VCCIO – \n0.48– 8\nHSTL -15 \nClass II—VREF – \n0.1VREF + \n0.1——VREF – \n0.2VREF + \n0.2—0 . 4VCCIO – \n0.416 –16\nHSTL -12 \nClass I –0.15VREF – \n0.08VREF + \n0.08VCCIO + 0.15 –0.24VREF – \n0.15VREF + \n0.15VCCIO + \n0.240.25 × \nVCCIO0.75 × \nVCCIO8– 8\nHSTL -12 \nClass II–0.15VREF – \n0.08VREF + \n0.08VCCIO + 0.15 –0.24VREF – \n0.15VREF + \n0.15VCCIO + \n0.240.25 × \nVCCIO0.75 × \nVCCIO14 –14\n1–14 Chapter 1: Cyclone IV Device Datasheet\nOperating Conditions\nCyclone IV Device Handbook, December 2016 Altera Corporation\nVolume 3f For more information about receiver input and transmitter output waveforms, and for \nother differential I/O standards, refer to the I/O Features in Cyclone IV Devices chapter .\nTable 1–18. Differential SSTL I/O Standard Specifications for Cyclone IV Devices(1)\nI/O StandardVCCIO (V) V Swing(DC) (V) V X(AC) (V)VSwing(AC) \n(V)VOX(AC) (V)\nMin Typ Max Min Max Min Typ Max Min Max Min Typ Max\nSSTL -2 \nClass I, II2.375 2.5 2.625 0.36 V CCIO VCCIO/2 – 0.2 —VCCIO/2 \n+ 0.20.7VCCI\nOVCCIO/2 – \n0.125—VCCIO/2 \n+ 0.125\nSSTL -18 \nClass I, II1.7 1.8 1.90 0.25 V CCIOVCCIO/2 – \n0.175—VCCIO/2 \n+ 0.1750.5VCCI\nOVCCIO/2 – \n0.125—VCCIO/2 \n+ 0.125\nNote to Table 1–18 :\n(1) Differential SSTL requires a V REF input.\nTable 1–19. Differential HSTL I/O Standard Specifications for Cyclone IV Devices(1)\nI/O StandardVCCIO (V) V DIF(DC) (V) V X(AC) (V) V CM(DC) (V) V DIF(AC) (V)\nMin Typ Max Min Max Min Typ Max Min Typ MaxMi\nnMax\nHSTL -18 \nClass I, II1.71 1.8 1.89 0.2 — 0.85 — 0.95 0.85 — 0.95 0.4 —\nHSTL -15 \nClass I, II1.425 1.5 1.575 0.2 — 0.71 — 0.79 0.71 — 0.79 0.4 —\nHSTL -12 \nClass I, II1.14 1.2 1.26 0.16 V CCIO 0.48 x V CCIO —0.52 x \nVCCIO0.48 x \nVCCIO—0.52 x \nVCCIO0.30.48 x \nVCCIO\nNote to Table 1–19 :\n(1) Differential HSTL requires a V REF input.\nTable 1–20. Differential I/O Standard Specifications for Cyclone IV Devices(1)(Part 1 of 2)\nI/O StandardVCCIO (V) V ID (mV) V IcM (V)(2)VOD (mV) (3)VOS (V) (3)\nMin Typ Max Min Max Min Condition Max Min Typ Max Min Typ Max\nLVPECL \n(Row I/Os) \n(6)2.375 2.5 2.625 100 —0.05 D MAX\uf020\uf0a3\uf020500 Mbps 1.80\n——— — — — 0.55500 Mbps \uf0a3 DMAX \n\uf0a3 700 Mbps 1.80\n1.05 D MAX > 700 Mbps 1.55\nLVPECL \n(Column \nI/Os) (6)2.375 2.5 2.625 100 —0.05 D MAX\uf020\uf0a3 500 Mbps 1.80\n——— — — — 0.55500 Mbps \uf0a3 DMAX \n\uf0a3\uf020700 Mbps1.80\n1.05 D MAX > 700 Mbps 1.55\nLVDS (Row \nI/Os)2.375 2.5 2.625 100 —0.05 D MAX\uf020\uf0a3 500 Mbps 1.80\n247 — 600 1.125 1.25 1.375 0.55500 Mbps \uf0a3 DMAX \n\uf0a3 700 Mbps1.80\n1.05 D MAX > 700 Mbps 1.55\nChapter 1: Cyclone IV Device Datasheet 1–15\nOperating Conditions\nDecember 2016 Altera Corporation Cyclone IV Device Handbook,\nVolume 3LVDS \n(Column I/Os)2.375 2.5 2.625 100 —0.05 D\nMAX \uf0a3 500 Mbps 1.80\n247 — 600 1.125 1.25 1.375 0.55500 Mbps \uf0a3 DMAX \n\uf0a3 700 Mbps1.80\n1.05 D MAX > 700 Mbps 1.55\nBLVDS (Row \nI/Os) (4)2.375 2.5 2.625 100 — — — — — — — — — —\nBLVDS \n(Column I/Os) \n(4)2.375 2.5 2.625 100 — — — — — — — — — —\nmini-LVDS \n(Row I/Os) \n(5)2.375 2.5 2.625 — — — — — 300 — 600 1.0 1.2 1.4\nmini-LVDS \n(Column \nI/Os) (5)2.375 2.5 2.625 — — — — — 300 — 600 1.0 1.2 1.4\nRSDS® (Row \nI/Os)(5) 2.375 2.5 2.625 — — — — — 100 200 600 0.5 1.2 1.5\nRSDS \n(Column \nI/Os) (5)2.375 2.5 2.625 — — — — — 100 200 600 0.5 1.2 1.5\nPPDS (Row \nI/Os) (5) 2.375 2.5 2.625 — — — — — 100 200 600 0.5 1.2 1.4\nPPDS \n(Column I/Os) \n(5)2.375 2.5 2.625 — — — — — 100 200 600 0.5 1.2 1.4\nNotes to Table 1–20 :\n(1) For an explanation of terms used in Table 1–20 , refer to “Glossary” on page 1–37 .\n(2) V IN range: 0 V \uf0a3 VIN \uf0a3 1.85 V.\n(3) R L range: 90 \uf0a3 RL \uf0a3 110 \uf057.\n(4) There are no fixed V IN, VOD, and V OS specifications for BLVDS. They depend on the system topology.\n(5) The Mini -LVDS, RSDS, and PPDS standards are on ly supported at the output pins.\n(6) The LVPECL I/O standard is only supporte d on dedicated clock input pins. This I/O standard is not supported for output pins.Table 1–20. Differential I/O Standard Specifications for Cyclone IV Devices(1)(Part 2 of 2)\nI/O StandardVCCIO (V) V ID (mV) V IcM (V)(2)VOD (mV) (3)VOS (V) (3)\nMin Typ Max Min Max Min Condition Max Min Typ Max Min Typ Max\n1–16 Chapter 1: Cyclone IV Device Datasheet\nPower Consumption\nCyclone IV Device Handbook, December 2016 Altera Corporation\nVolume 3Power Consumption\nUse the following methods to estimate power for a design:\n■the Excel-based EPE\n■the Quartus\uf0d2II PowerPlay power analyzer feature\nThe interactive Excel-based EPE is used prior to designing the device to get a \nmagnitude estimate of the device power.  The Quartus II PowerPlay power analyzer \nprovides better quality estimates based on the specifics of the design after \nplace-and-route is complete. The PowerPlay power analyzer can apply a combination \nof user-entered, simulation-derived, and es timated signal activities that, combined \nwith detailed circuit models, can yield very accurate power estimates.\nf For more information about power estimation tools, refer to the  Early Power Estimator \nUser Guide  and the PowerPlay Power Analysis  chapter in volume 3 of the Quartus II \nHandboo k.\nSwitching Characteristics\nThis section provides performance characte ristics of Cyclone IV core and periphery \nblocks for commercial grade devices.\nThese characteristics can be desi gnated as Preliminary or Final.\n■Preliminary characteristics are created usin g simulation results, process data, and \nother known parameters. The upper-right hand corner of these tables show the \ndesignation as “Preliminary”.\n■Final numbers are based on actual sili con characterization and testing. The \nnumbers reflect the actual performance of  the device under worst-case silicon \nprocess, voltage, and junction temperatur e conditions. There are no designations \non finalized tables.\nChapter 1: Cyclone IV Device Datasheet 1–17\nSwitching Characteristics\nDecember 2016 Altera Corporation Cyclone IV Device Handbook,\nVolume 3Transceiver Performan ce Specifications \nTable 1–21  lists the Cyclone IV GX transceiver specifications.\nTable 1–21. Transceiver Specification for Cyclone IV GX Devices (Part 1 of 4)\nSymbol/\nDescriptionConditionsC6 C7, I7 C8\nUnit\nMin Typ Max Min Typ Max Min Typ Max\nReference Clock\nSupported I/O \nStandards1.2 V PCML, 1.5 V PCML, 3.3 V PCML,  Differential LVPECL, LVDS, HCSL\nInput frequency \nfrom REFCLK  input \npins— 50 — 156.25 50 — 156.25 50 — 156.25 MHz\nSpread-spectrum \nmodulating clock \nfrequencyPhysical interface \nfor PCI Express \n(PIPE) mode30 — 33 30 — 33 30 — 33 kHz\nSpread-spectrum \ndownspreadPIPE mode —0 to \n–0.5%——0 to\n–0.5%——0 to\n–0.5%——\nPeak-to-peak \ndifferential input \nvoltage— 0.1 — 1.6 0.1 — 1.6 0.1 — 1.6 V\nVICM (AC coupled) — 1100 ± 5% 1100 ± 5% 1100 ± 5% mV\nVICM (DC coupled)HCSL I/O \nstandard for PCIe \nreference clock250 — 550 250 — 550 250 — 550 mV\nTransmitter REFCLK \nPhase Noise(1)Frequency offset \n=  1M H z  –  8M H Z—— –123 — — –123 — — –123 dBc/Hz\nTransmitter REFCLK \nTotal Jitter(1)— — 42.3 — — 42.3 — — 42.3 ps\nRref ——2000 \n± 1%——2000 \n± 1%——2000 \n± 1%— \uf057\nTransceiver Clock\ncal_blk_clk  clock \nfrequency— 10 — 125 10 — 125 10 — 125 MHz\nfixedclk  clock \nfrequencyPCIe Receiver \nDetect— 125 — — 125 — — 125 — MHz\nreconfig_clk  \nclock frequencyDynamic \nreconfiguration clock frequency2.5/\n37.5 \n(2)—5 02.5/\n37.5 \n(2)—5 02.5/\n37.5 \n(2)—5 0 M H z\nDelta time between \nreconfig_clk—— — 2 — — 2 — — 2 m s\nTransceiver block \nminimum \npower-down pulse \nwidth—— 1 — — 1 — — 1 — µ s\n1–18 Chapter 1: Cyclone IV Device Datasheet\nSwitching Characteristics\nCyclone IV Device Handbook, December 2016 Altera Corporation\nVolume 3Receiver\nSupported I/O \nStandards1.4 V PCML, \n1.5 V PCML, \n2.5 V PCML, \nLVPECL, LVDS\nData rate (F324 and \nsmaller package)(15)— 600 — 2500 600 — 2500 600 — 2500 Mbps\nData rate (F484 and \nlarger package)(15)— 600 — 3125 600 — 3125 600 — 2500 Mbps\nAbsolute V MAX for a \nreceiver pin (3)— — — 1.6 — — 1.6 — — 1.6 V\nOperational V MAX for \na receiver pin— — — 1.5 — — 1.5 — — 1.5 V\nAbsolute V MIN for a \nreceiver pin— –0.4 — — –0.4 — — –0.4 — — V\nPeak-to-peak \ndifferential input \nvoltage V ID (diff p-p)VICM = 0.82 V \nsetting, Data Rate = 600 Mbps to \n3.125 Gbps0.1 — 2.7 0.1 — 2.7 0.1 — 2.7 V\nV\nICM VICM = 0.82 V \nsetting—820 ± \n10%——820 ± \n10%——820 ± \n10%—m V\nDifferential on-chip \ntermination resistors100\uf02d\uf057 setting — 100 — — 100 — — 100 — \uf057\n150\uf02d\uf057 setting — 150 — — 150 — — 150 — \uf057\nDifferential and \ncommon mode \nreturn lossPIPE, Serial \nRapid I/O SR, SATA, CPRI LV, \nSDI, XAUICompliant —\nProgrammable ppm \ndetector \n(4)—± 62.5, 100, 125, 200,\n250, 300ppm\nClock data recovery \n(CDR) ppm \ntolerance (without spread-spectrum \nclocking enabled)—— —±300 \n(5),\n±350 \n(6),(7)——±300 \n(5),\n±350 \n(6),(7)——±300 \n(5),\n±350 \n(6),(7)ppm\nCDR ppm tolerance \n(with synchronous \nspread-spectrum clocking enabled)\n(8)—— —350 to –\n5350 \n(7),(9)——350 to \n–5350 \n(7),(9)——350 to –\n5350 \n(7),(9)ppm\nRun length — — 80 — — 80 — — 80 — UI\nProgrammable \nequalizationNo Equalization — — 1.5 — — 1.5 — — 1.5 dB\nMedium Low — — 4.5 — — 4.5 — — 4.5 dB\nMedium High — — 5.5 — — 5.5 — — 5.5 dB\nHigh — — 7 — — 7 — — 7 dBTable 1–21. Transceiver Specification for Cyclone IV GX Devices (Part 2 of 4)\nSymbol/\nDescriptionConditionsC6 C7, I7 C8\nUnit\nMin Typ Max Min Typ Max Min Typ Max\nChapter 1: Cyclone IV Device Datasheet 1–19\nSwitching Characteristics\nDecember 2016 Altera Corporation Cyclone IV Device Handbook,\nVolume 3Signal detect/loss \nthresholdPIPE mode 65 — 175 65 — 175 65 — 175 mV\ntLTR (10)— —— 7 5 —— 7 5—— 7 5 µ s\ntLTR-LTD_Manual  (11) — 1 5— — 1 5— —1 5— — µ s\ntLTD (12) — 0 100 4000 0 100 4000 0 100 4000 ns\ntLTD_Manual (13)— — — 4000 — — 4000 — — 4000 ns\ntLTD_Auto (14) — — — 4000 — — 4000 — — 4000 ns\nReceiver buffer and \nCDR offset cancellation time \n(per channel)— — — 17000 — — 17000 — — 17000recon\nfig_c\nlk \ncycles\nProgrammable DC \ngainDC Gain Setting = \n0—0 — —0 — —0 —d B\nDC Gain Setting = \n1—3 — —3 — —3 —d B\nDC Gain Setting = \n2—6 — —6 — —6 —d B\nTransmitter\nSupported I/O \nStandards1.5 V PCML\nData rate (F324 and \nsmaller package)— 600 — 2500 600 — 2500 600 — 2500 Mbps\nData rate (F484 and \nlarger package)— 600 — 3125 600 — 3125 600 — 2500 Mbps\nVOCM 0.65 V setting — 650 — — 650 — — 650 — mV\nDifferential on-chip \ntermination resistors100\uf02d\uf057 setting — 100 — — 100 — — 100 — \uf057\n150\uf02d\uf057 setting — 150 — — 150 — — 150 — \uf057\nDifferential and \ncommon mode \nreturn lossPIPE, CPRI LV, \nSerial Rapid I/O \nSR, SDI, XAUI, \nSATACompliant —\nRise time — 50 — 200 50 — 200 50 — 200 ps\nFall time — 50 — 200 50 — 200 50 — 200 ps\nIntra-differential pair \nskew— — — 15 — — 15 — — 15 ps\nIntra-transceiver \nblock skew — — — 120 — — 120 — — 120 psTable 1–21. Transceiver Specification for Cyclone IV GX Devices (Part 3 of 4)\nSymbol/\nDescriptionConditionsC6 C7, I7 C8\nUnit\nMin Typ Max Min Typ Max Min Typ Max\n1–20 Chapter 1: Cyclone IV Device Datasheet\nSwitching Characteristics\nCyclone IV Device Handbook, December 2016 Altera Corporation\nVolume 3PLD-Transceiver Interface\nInterface speed \n(F324 and smaller \npackage)— 25 — 125 25 — 125 25 — 125 MHz\nInterface speed \n(F484 and larger package)— 25 — 156.25 25 — 156.25 25 — 156.25 MHz\nDigital reset pulse \nwidth— Minimum is 2 parallel clock cycles\nNotes to Table 1–21 :\n(1) This specification is valid for transmi tter output jitter specificati on with a maximum total jitte r value of 112 ps, typicall y for 3.125 Gbps SRIO and XAUI \nprotocols.\n(2) The minimum reconfig_clk  frequency is 2.5 MHz if the tran sceiver channel is configured in Transmitter Only  mode. The minimum reconfig_clk  frequency \nis 37.5 MHz if the transceiver channel is configured in Receiver Only  or Receiver and Transmitter  mode.\n(3) The device cannot tolerate prolonged  operation at this  absolute maximum.\n(4) The rate matcher supports only up to ±300 parts per million (ppm).(5) Supported for the F169 a nd F324 device packages only.\n(6) Supported for the F484, F672, and F896 devi ce packages only. Pending device characterization.\n(7) To support CDR ppm tolerance greater than ±300 ppm, implement ppm detector in user logic and configure CDR to Manual Lock Mo de.\n(8) Asynchronous spread-spectrum clocking is not supported.(9) For the EP4CGX30 (F484 package only ), EP4CGX50, and EP4CGX75 devices,  the CDR ppl tolerance is ±200 ppm.\n(10) Time taken until \npll_locked  goes high after pll_powerdown  deasserts.\n(11) Time that the CDR must be kep t in lock-to-reference mode after rx_analogreset  deasserts and before rx_locktodata  is asserted in manual mode.\n(12) Time taken to recover valid data after the rx_locktodata  signal is asserted in manual mode ( Figure 1–2 ), or after rx_freqlocked  signal goes high in \nautomatic mode ( Figure 1–3 ).\n(13) Time taken to recover valid data after the rx_locktodata  signal is asserted in manual mode.\n(14) Time taken to recover valid data after the rx_freqlocked  signal goes high in  automatic mode.\n(15) To support data rates lower than the minimum specification through oversampling, use the CDR in LTR mode only.Table 1–21. Transceiver Specification for Cyclone IV GX Devices (Part 4 of 4)\nSymbol/\nDescriptionConditionsC6 C7, I7 C8\nUnit\nMin Typ Max Min Typ Max Min Typ Max\nChapter 1: Cyclone IV Device Datasheet 1–21\nSwitching Characteristics\nDecember 2016 Altera Corporation Cyclone IV Device Handbook,\nVolume 3Figure 1–2  shows the lock time parameters in manual mode. \n1 LTD = lock-to-data. LTR = lock-to-reference.\nFigure 1–3  shows the lock time para meters in automatic mode.Figure 1–2. Lock Time Parameters for Manual Mode\nrx _analogreset\nrx _ digitalresetReset Signals\nOutput Status Signalsrx _ locktorefclk2\n34\nCDR Control Signals\nrx _ locktodata3\nbusy1Two parallel clock cyclesLTD_Manual (2)t\nLTR_LTD_Manual (1)t\nFigure 1–3. Lock Time Parameters for Automatic Mode\nReset Signals\nrx _ analogreset2\nOutput Status Signals\nrx _ freqlocked3rx _ digitalreset4\nbusy1Two parallel clock cycles\nLTD_Auto (1) t\n1–22 Chapter 1: Cyclone IV Device Datasheet\nSwitching Characteristics\nCyclone IV Device Handbook, December 2016 Altera Corporation\nVolume 3Figure 1–4  shows the differential receiver input waveform.\nFigure 1–5  shows the transmitter output waveform.\nTable 1–22  lists the typical V OD for Tx term that equals 100 \uf057.Figure 1–4. Receiver Input Waveform\nSingle-Ended Waveform\nDifferential Waveform VID (diff peak-peak) = 2 x VID (single-ended)Positive Channel (p)\nNegative Channel (n)\nGroundVID\nVID\nVIDp − n = 0 VVCM\nFigure 1–5. Transmitter Output Waveform\nSingle-Ended Waveform\nDifferential Waveform VOD (diff peak-peak) = 2 x VOD (single-ended)Positive Channel (p)\nNegative Channel (n)\nGroundVOD\nVOD\nVODp − n = 0 VVCM\nTable 1–22. Typical V OD Setting, Tx Term = 100  \uf057\nSymbolVOD Setting (mV)\n123 4  (1) 56\nVOD differential peak \nto peak typical (mV)400 600 800 900 1000 1200\nNote to Table 1–22 :\n(1) This setting is required for compliance with the PCIe protocol.\nChapter 1: Cyclone IV Device Datasheet 1–23\nSwitching Characteristics\nDecember 2016 Altera Corporation Cyclone IV Device Handbook,\nVolume 3Table 1–23  lists the Cyclone IV GX transceiver block AC specifications.\nCore Performance Specifications\nThe following sections describe the clock tree specifications, PLLs, embedded \nmultiplier, memory block, and configurat ion specifications for Cyclone IV Devices.\nClock Tree Specifications\nTable 1–24  lists the clock tree specifications for Cyclone IV devices.Table 1–23. Transceiver Block AC Specification for Cyclone IV GX Devices(1), (2) \nSymbol/\nDescriptionConditionsC6 C7, I7 C8\nUnit\nMin Typ Max Min Typ Max Min Typ Max\nPCIe Transmit Jitter Generation (3)\nTotal jitter at 2.5 Gbps \n(Gen1)Compliance pattern — — 0.25 — — 0.25 — — 0.25 UI\nPCIe Receiver Jitter Tolerance (3)\nTotal jitter at 2.5 Gbps \n(Gen1)Compliance pattern > 0.6 > 0.6 > 0.6 UI\nGIGE Transmit Jitter Generation (4)\nDeterministic jitter \n(peak-to-peak)Pattern = CRPAT — — 0.14 — — 0.14 — — 0.14 UI\nTotal jitter (peak-to-peak) Pattern = CRPAT — — 0.279 — — 0.279 — — 0.279 UI\nGIGE Receiver Jitter Tolerance (4)\nDeterministic jitter \ntolerance (peak-to-peak)Pattern = CJPAT > 0.4 > 0.4 > 0.4 UI\nCombined deterministic \nand random jitter tolerance (peak-to-peak)Pattern = CJPAT > 0.66 > 0.66 > 0.66 UI\nNotes to Table 1–23 :\n(1) Dedicated refclk  pins were used to dri ve the input reference clocks.\n(2) The jitter numbers specified are va lid for the stated conditions only.\n(3) The jitter numbers for PIPE are comp liant to the PCIe Base Specification 2.0.\n(4) The jitter numbers for GIGE are compli ant to the IEEE802.3-2002 Specification.\nTable 1–24. Clock Tree Performance for Cyclone IV Devices (Part 1 of 2)\nDevicePerformance\nUnit\nC6 C7 C8 C8L (1) C9L (1) I7 I8L (1) A7\nEP4CE6 500 437.5 402 362 265 437.5 362 402 MHz\nEP4CE10 500 437.5 402 362 265 437.5 362 402 MHz\nEP4CE15 500 437.5 402 362 265 437.5 362 402 MHzEP4CE22 500 437.5 402 362 265 437.5 362 402 MHz\nEP4CE30 500 437.5 402 362 265 437.5 362 402 MHz\nEP4CE40 500 437.5 402 362 265 437.5 362 402 MHz\n1–24 Chapter 1: Cyclone IV Device Datasheet\nSwitching Characteristics\nCyclone IV Device Handbook, December 2016 Altera Corporation\nVolume 3PLL Specifications\nTable 1–25  lists the PLL specifications for Cyclone IV devices when operating in the \ncommercial junction temperature range (0°C  to 85°C), the industrial junction \ntemperature range (–40°C to 100°C), the ex tended industrial junction temperature \nrange (–40°C to 125°C), and the automotive junction temperature range (–40°C to \n125°C). For more information about the PLL block, refer to “Glossary” on page 1–37 .EP4CE55 500 437.5 402 362 265 437.5 362 — MHz\nEP4CE75 500 437.5 402 362 265 437.5 362 — MHzEP4CE115 — 437.5 402 362 265 437.5 362 — MHz\nEP4CGX15 500 437.5 402 — — 437.5 — — MHz\nEP4CGX22 500 437.5 402 — — 437.5 — — MHzEP4CGX30 500 437.5 402 — — 437.5 — — MHz\nEP4CGX50 500 437.5 402 — — 437.5 — — MHz\nEP4CGX75 500 437.5 402 — — 437.5 — — MHzEP4CGX110 500 437.5 402 — — 437.5 — — MHz\nEP4CGX150 500 437.5 402 — — 437.5 — — MHz\nNote to Table 1–24 :\n(1) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades.Table 1–24. Clock Tree Performance for Cyclone IV Devices (Part 2 of 2)\nDevicePerformance\nUnit\nC6 C7 C8 C8L (1)C9L (1)I7 I8L (1)A7\nTable 1–25. PLL Specifications for Cyclone IV Devices(1), (2)(Part 1 of 2)\nSymbol Parameter Min Typ Max Unit\nfIN (3)Input clock frequency (–6, –7, –8 speed grades) 5 — 472.5 MHz\nInput clock frequency (–8L speed grade) 5 — 362 MHz\nInput clock frequency (–9L speed grade) 5 — 265 MHz\nfINPFD PFD input frequency 5 — 325 MHz\nfVCO (4) PLL internal VCO operating range 600 — 1300 MHz\nfINDUTY Input clock duty cycle 40 — 60 %\ntINJITTER_CCJ (5)Input clock cycle-to-cycle jitter\nFREF \uf0b3 100 MHz — — 0.15 UI\nFREF < 100 MHz — — ±750 ps\nfOUT_EXT  (external clock \noutput) (3)PLL output frequency — — 472.5 MHz\nfOUT (to global clock)PLL output frequency (–6 speed grade) — — 472.5 MHz\nPLL output frequency (–7 speed grade) — — 450 MHz\nPLL output frequency (–8 speed grade) — — 402.5 MHzPLL output frequency (–8L speed grade) — — 362 MHz\nPLL output frequency (–9L speed grade) — — 265 MHz\nt\nOUTDUTY Duty cycle for external clock output (when set to 50%) 45 50 55 %\ntLOCK Time required to lock from end of device configuration — — 1 ms\nChapter 1: Cyclone IV Device Datasheet 1–25\nSwitching Characteristics\nDecember 2016 Altera Corporation Cyclone IV Device Handbook,\nVolume 3tDLOCKTime required to lock dynamically (after switchover, \nreconfiguring any non-post-scale counters/delays or \nareset  is deasserted) —— 1 m s\ntOUTJITTER_PERIOD_DEDCLK (6)Dedicated clock output period jitter \nFOUT \uf0b3 100 MHz— — 300 ps\nFOUT < 100 MHz — — 30 mUI\ntOUTJITTER_CCJ_DEDCLK (6)Dedicated clock output cycle-to-cycle jitter \nFOUT \uf0b3 100 MHz— — 300 ps\nFOUT < 100 MHz — — 30 mUI\ntOUTJITTER_PERIOD_IO (6)Regular I/O period jitter\nFOUT \uf0b3 100 MHz— — 650 ps\nFOUT < 100 MHz — — 75 mUI\ntOUTJITTER_CCJ_IO (6)Regular I/O cycle-to-cycle jitter\nFOUT \uf0b3 100 MHz— — 650 ps\nFOUT < 100 MHz — — 75 mUI\ntPLL_PSERR Accuracy of PLL phase shift — — ±50 ps\ntARESET Minimum pulse width on areset  signal. 10 — — ns\ntCONFIGPLL Time required to reconfigure scan chains for PLLs — 3.5 (7) —SCANCLK  \ncycles\nfSCANCLK scanclk  frequency — — 100 MHz\ntCASC_OUTJITTER_PERIOD_DEDCLK  \n(8),(9)Period jitter for dedicated clock output in cascaded \nPLLs (F OUT \uf0b3 100 MHz)— — 425 ps\nPeriod jitter for dedicated clock output in cascaded \nPLLs (F OUT \uf03c 100 MHz)— — 42.5 mUI\nNotes to Table 1–25 :\n(1) This table is applicable for genera l purpose PLLs and multipurpose PLLs.\n(2) You must connect V CCD_PLL  to V CCINT through the decoupling cap acitor and ferrite bead.\n(3) This parameter is limited in the Quartu s II software by the I/O maximu m frequency. The maximum I/O frequency is different for  each I/O \nstandard.\n(4) The V CO frequency reported by the Quartus II softwar e in the PLL Summary section of the compilation report ta kes into consideration the  VCO \npost-scale counter K value. Therefore, if the counter K has a va lue of 2, the frequency report ed can be lower than the f VCO specification.\n(5) A high input jitter directly affects th e PLL output jitter. To have low PLL output clock jitter, you must provide a clean cl ock source that is less \nthan 200 ps.\n(6) Peak-to-peak jitter with a probability level of 10–12 (14 sigma, 99.99999999974404% confidence level). The output jitter specification applies \nto the intrinsic jitter of the PLL when  an input jitter of 30 ps is applied.\n(7) With 100-MHz scanclk  frequency.\n(8) The cascaded PLLs specification is appli cable only with the following conditions:\n■Upstream PLL—0.59 MHz \uf0a3 Upstream PLL bandwidth < 1 MHz\n■Downstream PLL—Downstr eam PLL bandwidth > 2 MHz\n(9) PLL cascading is not supported for transceiver applications.Table 1–25. PLL Specifications for Cyclone IV Devices(1), (2)(Part 2 of 2)\nSymbol Parameter Min Typ Max Unit\n1–26 Chapter 1: Cyclone IV Device Datasheet\nSwitching Characteristics\nCyclone IV Device Handbook, December 2016 Altera Corporation\nVolume 3Embedded Multiplier Specifications \nTable 1–26  lists the embedded multiplier specifications for Cyclone IV devices.\nMemory Block Specifications\nTable 1–27  lists the M9K memory block specifications for Cyclone IV devices.\nConfiguration and JTAG Specifications\nTable 1–28  lists the configuration mode specifications for Cyclone IV devices.Table 1–26. Embedded Multiplier Specifications for Cyclone IV Devices\nModeResources Used Performance\nUnit\nNumber of Multipliers C6 C7, I7, A7 C8 C8L, I8L C9L\n9 × 9-bit multiplier 1 340 300 260 240 175 MHz\n18 × 18-bit multiplier 1 287 250 200 185 135 MHz\nTable 1–27. Memory Block Performance Specifications for Cyclone IV Devices\nMemory ModeResources Used Performance\nUnit\nLEsM9K \nMemoryC6 C7, I7, A7 C8 C8L, I8L C9L\nM9K BlockFIFO 256 × 36 47 1 315 274 238 200 157 MHz\nSingle-port 256 × 36 0 1 315 274 238 200 157 MHz\nSimple dual-port 256 × 36 CLK 0 1 315 274 238 200 157 MHzTrue dual port 512 × 18 single CLK 0 1 315 274 238 200 157 MHz\nTable 1–28. Passive Configuration Mode Specifications for Cyclone IV Devices(1)\nProgramming Mode V CCINT Voltage Level (V) DCLK f MAX Unit\nPassive Serial (PS)1.0 (3)66 MHz\n1.2 133 MHz\nFast Passive Parallel (FPP) (2)1.0 (3)66 MHz\n1.2 (4)100 MHz\nNotes to Table 1–28 :\n(1) For more information about PS and FPP conf iguration timing parameters, refer to the Configuration and Remote \nSystem Upgrades in Cyclone IV Devices  chapter.\n(2) FPP configuration mode supports  all Cyclone IV E devic es (except for E144 package devices) and EP4CGX50, \nEP4CGX75, EP4CGX110, and EP4CGX150 only.\n(3) V CCINT = 1.0 V is only supported for Cycl one IV E 1.0 V core voltage devices.\n(4) Cyclone IV E devices support 1.2 V V CCINT. Cyclone IV E 1.2 V core voltage devices support 133 MHz DCLK  fMAX for \nEP4CE6, EP4CE10, EP4CE15, EP4CE2 2, EP4CE30, and EP4CE40 only.\nChapter 1: Cyclone IV Device Datasheet 1–27\nSwitching Characteristics\nDecember 2016 Altera Corporation Cyclone IV Device Handbook,\nVolume 3Table 1–29  lists the active configuration mode specifications for Cyclone IV devices.\nTable 1–30  lists the JTAG timing parameters and values for Cyclone IV devices. \nPeriphery Performance\nThis section describes periphery performanc e, including high-speed I/O and external \nmemory interface.\nI/O performance supports several system interfaces, such as the high-speed I/O \ninterface, external memory interface, and the PCI/PCI-X bus interface. I/Os using the \nSSTL-18 Class I termination standard ca n achieve up to the stated DDR2 SDRAM \ninterfacing speeds. I/Os using general-purpose I/O standards such as 3.3-, 3.0-, 2.5-, \n1.8-, or 1.5-LVTTL/LVCMOS are capable of  a typical 200 MHz interfacing frequency \nwith a 10 pF load.Table 1–29. Active Configuration Mode Specifications for Cyclone IV Devices\nProgramming Mode DCLK Range Typical DCLK Unit\nActive Parallel (AP) (1) 20 to 40 33 MHz\nActive Serial (AS) 20 to 40 33 MHz\nNote to Table 1–29 :\n(1) AP configuration mode is only supported for Cyclone IV E devices.\nTable 1–30. JTAG Timing Parameters for Cyclone IV Devices(1)\nSymbol Parameter Min Max Unit\ntJCP TCK clock period 40 — ns\ntJCH TCK clock high time 19 — ns\ntJCL TCK clock low time 19 — ns\ntJPSU_TDI JTAG port setup time for TDI 1 — ns\ntJPSU_TMS JTAG port setup time for TMS 3 — ns\ntJPH JTAG port hold time 10 — ns\ntJPCO JTAG port clock to output (2),(3)—1 5n s\ntJPZX JTAG port high impedance to valid output (2),(3) —1 5n s\ntJPXZ JTAG port valid output to high impedance (2),(3)—1 5n s\ntJSSU Capture register setup time 5 — ns\ntJSH Capture register hold time 10 — ns\ntJSCO Update register clock to output — 25 ns\ntJSZX Update register high impedance to valid output — 25 ns\ntJSXZ Update register valid output to high impedance — 25 ns\nNotes to Table 1–30 :\n(1) For more information abou t JTAG waveforms, refer to “JTAG Waveform”  in “Glossary” on page 1–37 .\n(2) The specification is shown for 3.3-, 3.0-, and 2.5-V LVTTL/LVCMOS operation of JTAG pins. For 1.8-V \nLVTTL/LVCMOS and 1.5-V LVCMOS, the output time specification is 16 ns.\n(3) For EP4CGX22, EP4CGX30 (F324 an d smaller package), EP4CGX110, and EP 4CGX150 devices, the output time \nspecification for 3.3-, 3.0-, and 2.5-V LVTTL/LVCMOS oper ation of JTAG pins is 16 ns. For 1.8-V LVTTL/LVCMOS \nand 1.5-V LVCMOS, the output time specification is 18 ns.\n1–28 Chapter 1: Cyclone IV Device Datasheet\nSwitching Characteristics\nCyclone IV Device Handbook, December 2016 Altera Corporation\nVolume 3f For more information about the supported  maximum clock rate, device and pin \nplanning, IP implementation, and device termination, refer to Section III: System \nPerformance Specifications  of the External Memory Interfaces Handbook .\n1 Actual achievable frequency depends on de sign- and system-specific factors. Perform \nHSPICE/IBIS simulations based on your specific design and system setup to determine the maximum achievable frequency in your system.\nHigh-Speed I/O Specifications\nTable 1–31  through Table 1–36  list the high-speed I/O ti ming for Cyclone IV devices. \nFor definitions of high-speed timing specifications, refer to “Glossary” on page 1–37 .\nTable 1–31. RSDS Transmitter Timing Specifications for Cyclone IV Devices(1), (2), (4)(Part 1 of 2)\nSymbol ModesC6 C7, I7 C8, A7 C8L, I8L C9L\nUnit\nMin Typ Max Min Typ Max Min Typ Max Min Typ Max Min Typ Max\nfHSCLK\n(input clock \nfrequency)×10 5 — 180 5 — 155.5 5 — 155.5 5 — 155.5 5 — 132.5 MHz\n×8 5 — 180 5 — 155.5 5 — 155.5 5 — 155.5 5 — 132.5 MHz\n×7 5 — 180 5 — 155.5 5 — 155.5 5 — 155.5 5 — 132.5 MHz\n×4 5 — 180 5 — 155.5 5 — 155.5 5 — 155.5 5 — 132.5 MHz\n×2 5 — 180 5 — 155.5 5 — 155.5 5 — 155.5 5 — 132.5 MHz×1 5 — 360 5 — 311 5 — 311 5 — 311 5 — 265 MHz\nDevice \noperation in \nMbps×10 100 — 360 100 — 311 100 — 311 100 — 311 100 — 265 Mbps\n×8 80 — 360 80 — 311 80 — 311 80 — 311 80 — 265 Mbps×7 70 — 360 70 — 311 70 — 311 70 — 311 70 — 265 Mbps\n×4 40 — 360 40 — 311 40 — 311 40 — 311 40 — 265 Mbps\n×2 20 — 360 20 — 311 20 — 311 20 — 311 20 — 265 Mbps×1 10 — 360 10 — 311 10 — 311 10 — 311 10 — 265 Mbps\nt\nDUTY — 45 — 55 45 — 55 45 — 55 45 — 55 45 — 55 %\nTransmitter \nchannel-to-\nchannel skew \n(TCCS)— — — 200 — — 200 — — 200 — — 200 — — 200 ps\nOutput jitter\n(peak to peak)— — — 500 — — 500 — — 550 — — 600 — — 700 ps\ntRISE20 – 80%, \nCLOAD = \n5p F— 500 — — 500 — — 500 — — 500 — — 500 — ps\ntFALL20 – 80%, \nCLOAD = \n5p F— 500 — — 500 — — 500 — — 500 — — 500 — ps\nChapter 1: Cyclone IV Device Datasheet 1–29\nSwitching Characteristics\nDecember 2016 Altera Corporation Cyclone IV Device Handbook,\nVolume 3tLOCK (3)— — — 1 — —1— — 1— —1— —1m s\nNotes to Table 1–31 :\n(1) Applicable for true RSDS and emulated RSDS_E_3R transmitter.\n(2) Cyclone IV E devices—true RSDS transmitter is only supported at the output pin of Row I/O Banks 1, 2, 5, and 6. Emulated RSDS transmitter is supported at the \noutput pin of all I/O Banks.Cyclone IV GX devices—true RSDS transmitter is only supported at the output pin of Row I/O  Banks 5 and 6. Emul ated RSDS transmitt er is supported at the output \npin of I/O Banks 3, 4, 5, 6, 7, 8, and 9.\n(3) t\nLOCK is the time required fo r the PLL to lock from the end-of-device configuration.\n(4) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. C yclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and A7 \nspeed grades. Cyclone IV GX devices only su pport C6, C7, C8, and I7 speed grades.Table 1–31. RSDS Transmitter Timing Specifications for Cyclone IV Devices(1), (2), (4)(Part 2 of 2)\nSymbol ModesC6 C7, I7 C8, A7 C8L, I8L C9L\nUnit\nMin Typ Max Min Typ Max Min Typ Max Min Typ Max Min Typ Max\nTable 1–32. Emulated RSDS_E_1R Transmitter Timing Specifications for Cyclone IV Devices(1), (3)(Part 1 of 2)\nSymbol ModesC6 C7, I7 C8, A7 C8L, I8L C9L\nUnit\nMin Typ Max Min Typ Max Min Typ Max Min Typ Max Min Typ Max\nfHSCLK  (input \nclock \nfrequency)×10 5 — 85 5 — 85 5 — 85 5 — 85 5 — 72.5 MHz\n×8 5 — 85 5 — 85 5 — 85 5 — 85 5 — 72.5 MHz\n×7 5 — 85 5 — 85 5 — 85 5 — 85 5 — 72.5 MHz\n×4 5 — 85 5 — 85 5 — 85 5 — 85 5 — 72.5 MHz×2 5 — 85 5 — 85 5 — 85 5 — 85 5 — 72.5 MHz\n×1 5 — 170 5 — 170 5 — 170 5 — 170 5 — 145 MHz\nDevice \noperation in \nMbps×10 100 — 170 100 — 170 100 — 170 100 — 170 100 — 145 Mbps\n×8 80 — 170 80 — 170 80 — 170 80 — 170 80 — 145 Mbps\n×7 70 — 170 70 — 170 70 — 170 70 — 170 70 — 145 Mbps\n×4 40 — 170 40 — 170 40 — 170 40 — 170 40 — 145 Mbps×2 20 — 170 20 — 170 20 — 170 20 — 170 20 — 145 Mbps\n×1 10 — 170 10 — 170 10 — 170 10 — 170 10 — 145 Mbps\nt\nDUTY — 45 — 55 45 — 55 45 — 55 45 — 55 45 — 55 %\nTCCS — — — 200 — — 200 — — 200 — — 200 — — 200 ps\nOutput jitter\n(peak to peak)— — — 500 — — 500 — — 550 — — 600 — — 700 ps\ntRISE20 – 80%,\nCLOAD = \n5p F— 500 — — 500 — — 500 — — 500 — — 500 — ps\ntFALL20 – 80%,\nCLOAD = \n5p F— 500 — — 500 — — 500 — — 500 — — 500 — ps\n1–30 Chapter 1: Cyclone IV Device Datasheet\nSwitching Characteristics\nCyclone IV Device Handbook, December 2016 Altera Corporation\nVolume 3tLOCK (2)— — —1— —1— —1— —1— — 1 m s\nNotes to Table 1–32 :\n(1) Emulated RSDS_E_1R transmitter is supported at the output pin of all I/O Banks of Cyclone IV E devices and I/O Banks 3, 4, 5, 6, 7, 8, and 9 of Cyclone IV GX \ndevices.\n(2) t LOCK is the time required fo r the PLL to lock from the end-of-device configuration.\n(3) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, a nd I8L speed grades. Cyclone IV E 1. 2 V core voltag e devices only support C6, C7, C8, I7, and \nA7 speed grades. Cyclone IV G X devices only support C6, C7 , C8, and I7 speed grades.Table 1–32. Emulated RSDS_E_1R Transmitter Timing Specifications for Cyclone IV Devices(1), (3)(Part 2 of 2)\nSymbol ModesC6 C7, I7 C8, A7 C8L, I8L C9L\nUnit\nMin Typ Max Min Typ Max Min Typ Max Min Typ Max Min Typ Max\nTable 1–33. Mini-LVDS Transmitter Timing Specifications for Cyclone IV Devices(1), (2), (4)\nSymbol ModesC6 C7, I7 C8, A7 C8L, I8L C9L\nUnit\nMin Typ Max Min Typ Max Min Typ Max Min Typ Max Min Typ Max\nfHSCLK  (input \nclock \nfrequency)×10 5 — 200 5 — 155.5 5 — 155.5 5 — 155.5 5 — 132.5 MHz\n×8 5 — 200 5 — 155.5 5 — 155.5 5 — 155.5 5 — 132.5 MHz×7 5 — 200 5 — 155.5 5 — 155.5 5 — 155.5 5 — 132.5 MHz\n×4 5 — 200 5 — 155.5 5 — 155.5 5 — 155.5 5 — 132.5 MHz\n×2 5 — 200 5 — 155.5 5 — 155.5 5 — 155.5 5 — 132.5 MHz\n×1 5 — 400 5 — 311 5 — 311 5 — 311 5 — 265 MHz\nDevice \noperation in \nMbps×10 100 — 400 100 — 311 100 — 311 100 — 311 100 — 265 Mbps\n×8 80 — 400 80 — 311 80 — 311 80 — 311 80 — 265 Mbps\n×7 70 — 400 70 — 311 70 — 311 70 — 311 70 — 265 Mbps\n×4 40 — 400 40 — 311 40 — 311 40 — 311 40 — 265 Mbps×2 20 — 400 20 — 311 20 — 311 20 — 311 20 — 265 Mbps\n×1 10 — 400 10 — 311 10 — 311 10 — 311 10 — 265 Mbps\nt\nDUTY — 45 — 55 45 — 55 45 — 55 45 — 55 45 — 55 %\nTCCS — — — 200 — — 200 — — 200 — — 200 — — 200 ps\nOutput jitter\n(peak to peak)— — — 500 — — 500 — — 550 — — 600 — — 700 ps\ntRISE20 – 80%,\nCLOAD = \n5p F— 500 — — 500 — — 500 — — 500 — — 500 — ps\ntFALL20 – 80%,\nCLOAD = \n5p F— 500 — — 500 — — 500 — — 500 — — 500 — ps\ntLOCK (3) — — —1— — 1 — — 1 — — 1 — — 1 m s\nNotes to Table 1–33 :\n(1) Applicable for true and emulated mini-LVDS transmitter.\n(2) Cyclone IV E—true mini-LVDS transmitter is only supported at the output pin of Row I/O Banks 1, 2, 5, and 6. Emulated mini-LVD S transmitter is supported at \nthe output pin of all I/O banks.Cyclone IV GX—true mini-LVDS transmitter is only supported at the output pin of Row I/O Banks 5 and 6. Emulated mini-LVDS transmi tter is supported at the \noutput pin of I/O Banks 3, 4, 5, 6, 7, 8, and 9.\n(3) t\nLOCK is the time required fo r the PLL to lock from the end-of-device configuration.\n(4) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support C6, C7, C8, I7, and \nA7 speed grades. Cyclone IV G X devices only support C6, C7 , C8, and I7 speed grades.\nChapter 1: Cyclone IV Device Datasheet 1–31\nSwitching Characteristics\nDecember 2016 Altera Corporation Cyclone IV Device Handbook,\nVolume 3Table 1–34. True LVDS Transmitter Timing Specifications for Cyclone IV Devices(1), (3)\nSymbol ModesC6 C7, I7 C8, A7 C8L, I8L C9L\nUnit\nMin Max Min Max Min Max Min Max Min Max\nfHSCLK  (input \nclock \nfrequency)×10 5 420 5 370 5 320 5 320 5 250 MHz\n×8 5 420 5 370 5 320 5 320 5 250 MHz×7 5 420 5 370 5 320 5 320 5 250 MHz\n×4 5 420 5 370 5 320 5 320 5 250 MHz\n×2 5 420 5 370 5 320 5 320 5 250 MHz×1 5 420 5 402.5 5 402.5 5 362 5 265 MHz\nHSIODR×10 100 840 100 740 100 640 100 640 100 500 Mbps\n×8 80 840 80 740 80 640 80 640 80 500 Mbps×7 70 840 70 740 70 640 70 640 70 500 Mbps\n×4 40 840 40 740 40 640 40 640 40 500 Mbps\n×2 20 840 20 740 20 640 20 640 20 500 Mbps×1 10 420 10 402.5 10 402.5 10 362 10 265 Mbps\nt\nDUTY —4 55 54 55 54 55 54 55 54 55 5%\nTCCS — — 200 — 200 — 200 — 200 — 200 ps\nOutput jitter\n(peak to peak)— — 500 — 500 — 550 — 600 — 700 ps\ntLOCK (2)— —1—1—1—1—1m s\nNotes to Table 1–34 :\n(1) Cyclone IV E—true LVDS transmitter is only supported at the output pin of Row I/O Banks 1, 2, 5, and 6.\nCyclone IV GX—true LVDS transmitter is only supp orted at the output pin of Row I/O Banks 5 and 6.\n(2) t LOCK is the time required fo r the PLL to lock from the end-of-device configuration.\n(3) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support \nC6, C7, C8, I7, and A7 speed grades. Cyclone IV GX d evices only support C6, C7, C8, and I7 speed grades.\nTable 1–35. Emulated LVDS Transmitter Timing Specifications for Cyclone IV Devices(1), (3)(Part 1 of 2)\nSymbol ModesC6 C7, I7 C8, A7 C8L, I8L C9L\nUnit\nMin Max Min Max Min Max Min Max Min Max\nfHSCLK  (input \nclock \nfrequency)×10 5 320 5 320 5 275 5 275 5 250 MHz\n×8 5 320 5 320 5 275 5 275 5 250 MHz×7 5 320 5 320 5 275 5 275 5 250 MHz\n×4 5 320 5 320 5 275 5 275 5 250 MHz\n×2 5 320 5 320 5 275 5 275 5 250 MHz×1 5 402.5 5 402.5 5 402.5 5 362 5 265 MHz\nHSIODR×10 100 640 100 640 100 550 100 550 100 500 Mbps\n×8 80 640 80 640 80 550 80 550 80 500 Mbps×7 70 640 70 640 70 550 70 550 70 500 Mbps\n×4 40 640 40 640 40 550 40 550 40 500 Mbps\n×2 20 640 20 640 20 550 20 550 20 500 Mbps×1 10 402.5 10 402.5 10 402.5 10 362 10 265 Mbps\n1–32 Chapter 1: Cyclone IV Device Datasheet\nSwitching Characteristics\nCyclone IV Device Handbook, December 2016 Altera Corporation\nVolume 3External Memory Interface Specifications \nThe external memory interfaces for Cyclon e IV devices are auto-calibrating and easy \nto implement. tDUTY — 4 55 54 55 54 55 54 55 54 55 5%\nTCCS — — 200 — 200 — 200 — 200 — 200 psOutput jitter\n(peak to peak)— — 500 — 500 — 550 — 600 — 700 ps\nt\nLOCK (2) ——1—1—1—1—1 m s\nNotes to Table 1–35 :\n(1) Cyclone IV E—emulated LVDS transmitter is su pported at the output pin of all I/O Banks.\nCyclone IV GX—emulated LVDS transmitter is supported at th e output pin of I/O Banks 3, 4, 5, 6, 7, 8, and 9.\n(2) t LOCK is the time required fo r the PLL to lock from the end-of-device configuration.\n(3) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support \nC6, C7, C8, I7, and A7 speed grades. Cyclone IV GX d evices only support C6, C7, C8, and I7 speed grades.Table 1–35. Emulated LVDS Transmitter Timing Specifications for Cyclone IV Devices(1), (3)(Part 2 of 2)\nSymbol ModesC6 C7, I7 C8, A7 C8L, I8L C9L\nUnit\nMin Max Min Max Min Max Min Max Min Max\nTable 1–36. LVDS Receiver Timing Specifications for Cyclone IV Devices(1), (3)\nSymbol ModesC6 C7, I7 C8, A7  C8L, I8L C9L\nUnit\nMin Max Min Max Min Max Min Max Min Max\nfHSCLK  (input \nclock \nfrequency)×10 10 437.5 10 370 10 320 10 320 10 250 MHz\n×8 10 437.5 10 370 10 320 10 320 10 250 MHz×7 10 437.5 10 370 10 320 10 320 10 250 MHz\n×4 10 437.5 10 370 10 320 10 320 10 250 MHz\n×2 10 437.5 10 370 10 320 10 320 10 250 MHz×1 10 437.5 10 402.5 10 402.5 10 362 10 265 MHz\nHSIODR×10 100 875 100 740 100 640 100 640 100 500 Mbps\n×8 80 875 80 740 80 640 80 640 80 500 Mbps×7 70 875 70 740 70 640 70 640 70 500 Mbps\n×4 40 875 40 740 40 640 40 640 40 500 Mbps\n×2 20 875 20 740 20 640 20 640 20 500 Mbps×1 10 437.5 10 402.5 10 402.5 10 362 10 265 Mbps\nSW — — 400 — 400 — 400 — 550 — 640 ps\nInput jitter \ntolerance— — 500 — 500 — 550 — 600 — 700 ps\nt\nLOCK (2)——1—1—1—1—1 m s\nNotes to Table 1–36 :\n(1) Cyclone IV E—LVDS receiver is  supported at all I/O Banks.\nCyclone IV GX—LVDS receiver is supported at  I/O Banks 3, 4, 5, 6, 7, 8, and 9. \n(2) t LOCK is the time required fo r the PLL to lock from the end-of-device configuration.\n(3) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support \nC6, C7, C8, I7, and A7 speed grades. Cyclone IV GX d evices only support C6, C7, C8, and I7 speed grades.\nChapter 1: Cyclone IV Device Datasheet 1–33\nSwitching Characteristics\nDecember 2016 Altera Corporation Cyclone IV Device Handbook,\nVolume 3f For more information about the supported  maximum clock rate, device and pin \nplanning, IP implementation, and device termination, refer to Section III: System \nPerformance Specifications  of the External Memory Interface Handbook .\nTable 1–37  lists the memory output clock jitter specifications for Cyclone IV devices.\nDuty Cycle Distortion Specifications\nTable 1–38  lists the worst case duty cycle distortion for Cyclone IV devices.\nOCT Calibration Timing Specification\nTable 1–39  lists the duration of calibration for series OCT with cali bration at device \npower-up for Cyclone IV devices.Table 1–37. Memory Output Clock Jitter Specifications for Cyclone IV Devices(1),(2)\nParameter Symbol Min Max Unit\nClock period jitter t JIT(per) –125 125 ps\nCycle-to-cycle period jitter t JIT(cc) –200 200 ps\nDuty cycle jitter t JIT(duty) –150 150 ps\nNotes to Table 1–37 :\n(1) Memory output clock jitter measurements are for 200 co nsecutive clock cycles, as sp ecified in the JEDEC DDR2 \nstandard.\n(2) The clock jitter specification applies to memory output cl ock pins generated using DDIO  circuits clocked by a PLL \noutput routed on a global clock (GCLK) network.\nTable 1–38. Duty Cycle Distortion on Cyclone IV Devices I/O Pins(1), (2), (3)\nSymbolC6 C7, I7 C8, I8L, A7 C9L\nUnit\nMin Max Min Max Min Max Min Max\nO u t p u t  D u t y  C y c l e 4 55 54 55 54 55 54 55 5 %\nNotes to  Table 1–38 :\n(1) The duty cycle distortion specification appl ies to clock outputs from the PLLs, glob al clock tree, and IOE driving the dedic ated and general \npurpose I/O pins.\n(2) Cyclone IV devices meet the specified duty  cycle distortion at the maxi mum output toggle rate for each combination of I/O sta ndard and current \nstrength.\n(3) Cyclone IV E 1.0 V core voltage devices only support C8L, C9L, and I8L speed grades. Cyclone IV E 1.2 V core voltage devices only support \nC6, C7, C8, I7, and A7 speed grades. Cyclone IV GX d evices only support C6, C7, C8, and I7 speed grades.\nTable 1–39. Timing Specification for Series OCT with Calibration at Device Power-Up for \nCyclone IV Devices(1)\nSymbol Description Maximum Units\ntOCTCAL Duration of series OCT with \ncalibration at device power-up20 µs\nNote to Table 1–39 :\n(1) OCT calibration takes place a fter device configuration and before entering user mode.\n1–34 Chapter 1: Cyclone IV Device Datasheet\nSwitching Characteristics\nCyclone IV Device Handbook, December 2016 Altera Corporation\nVolume 3IOE Programmable Delay\nTable 1–40  and Table 1–41  list the IOE programmable delay for Cyclone IV E 1.0 V \ncore voltage devices.\nTable 1–40. IOE Programmable Delay on Column Pins for Cyclone IV E 1.0 V Core Voltage Devices(1), (2)\nParameter Paths AffectedNumber \nof \nSettingMin \nOffsetMax Offset\nUnit Fast Corner Slow Corner\nC8L I8L C8L C9L I8L\nInput delay from pin to \ninternal cellsPad to I/O \ndataout to core7 0 2.054 1.924 3.387 4.017 3.411 ns\nInput delay from pin to \ninput registerPad to I/O input \nregister8 0 2.010 1.875 3.341 4.252 3.367 ns\nDelay from output register \nto output pinI/O output \nregister to pad2 0 0.641 0.631 1.111 1.377 1.124 ns\nInput delay from \ndual-purpose clock pin to fan-out destinationsPad to global \nclock network12 0 0.971 0.931 1.684 2.298 1.684 ns\nNotes to Table 1–40 :\n(1) The incremental values for th e settings are generally linear. For the exact va lues for each setting, u se the latest version of the Quartus II software.\n(2) The minimum and maximum offset timing  numbers are in reference to setting 0 as available in the Quartus II software.\nTable 1–41. IOE Programmable Delay on Row Pins for Cyclone IV E 1.0 V Core Voltage Devices(1), (2)\nParameter Paths AffectedNumber \nof \nSettingMin \nOffsetMax Offset\nUnit Fast Corner Slow Corner\nC8L I8L C8L C9L I8L\nInput delay from pin to \ninternal cellsPad to I/O \ndataout to core7 0 2.057 1.921 3.389 4.146 3.412 ns\nInput delay from pin to \ninput registerPad to I/O input \nregister8 0 2.059 1.919 3.420 4.374 3.441 ns\nDelay from output register \nto output pinI/O output \nregister to pad2 0 0.670 0.623 1.160 1.420 1.168 ns\nInput delay from \ndual-purpose clock pin to \nfan-out destinationsPad to global \nclock network12 0 0.960 0.919 1.656 2.258 1.656 ns\nNotes to Table 1–41 :\n(1) The incremental values for th e settings are generally linear. For the exact va lues for each setting, u se the latest version of the Quartus II software.\n(2) The minimum and maximum offset timing  numbers are in reference to setting 0 as available in the Quartus II software.\nChapter 1: Cyclone IV Device Datasheet 1–35\nSwitching Characteristics\nDecember 2016 Altera Corporation Cyclone IV Device Handbook,\nVolume 3Table 1–42  and Table 1–43  list the IOE programmable delay for Cyclone IV E 1.2 V \ncore voltage devices.\nTable 1–42. IOE Programmable Delay on Column Pins for Cyclone IV E 1.2 V Core Voltage Devices(1),(2)\nParameterPaths \nAffectedNumber \nof \nSettingMin \nOffsetMax Offset\nUnit Fast Corner Slow Corner\nC6 I7 A7 C6 C7 C8 I7 A7\nInput delay from pin to \ninternal cellsPad to I/O \ndataout to core7 0 1.314 1.211 1.211 2.177 2.340 2.433 2.388 2.508 ns\nInput delay from pin to \ninput registerPad to I/O \ninput register8 0 1.307 1.203 1.203 2.19 2.387 2.540 2.430 2.545 ns\nDelay from output \nregister to output pinI/O output \nregister to \npad2 0 0.437 0.402 0.402 0.747 0.820 0.880 0.834 0.873 ns\nInput delay from \ndual-purpose clock pin \nto fan-out destinationsPad to global \nclock \nnetwork12 0 0.693 0.665 0.665 1.200 1.379 1.532 1.393 1.441 ns\nNotes to Table 1–42 :\n(1) The incremental values for the settings are generally linear. For the exact values fo r each setting, use the latest version of the Quartus II software.\n(2) The minimum and maximum offset timing  numbers are in reference to setting 0 as available in the Quartus II software.\nTable 1–43. IOE Programmable Delay on Row Pins for Cyclone IV E 1.2 V Core Voltage Devices(1),(2)\nParameterPaths \nAffectedNumber \nof \nSettingMin \nOffsetMax Offset\nUnit Fast Corner Slow Corner\nC6 I7 A7 C6 C7 C8 I7 A7\nInput delay from pin to \ninternal cellsPad to I/O \ndataout to core7 0 1.314 1.209 1.209 2.201 2.386 2.510 2.429 2.548 ns\nInput delay from pin to \ninput registerPad to I/O \ninput register8 0 1.312 1.207 1.207 2.202 2.402 2.558 2.447 2.557 ns\nDelay from output \nregister to output pinI/O output \nregister to \npad2 0 0.458 0.419 0.419 0.783 0.861 0.924 0.875 0.915 ns\nInput delay from \ndual-purpose clock pin \nto fan-out destinationsPad to global \nclock \nnetwork12 0 0.686 0.657 0.657 1.185 1.360 1.506 1.376 1.422 ns\nNotes to Table 1–43 :\n(1) The incremental values for the settings are generally linear. For the exact values fo r each setting, use the latest version of the Quartus II software.\n(2) The minimum and maximum offset timing  numbers are in reference to setting 0 as available in the Quartus II software.\n1–36 Chapter 1: Cyclone IV Device Datasheet\nSwitching Characteristics\nCyclone IV Device Handbook, December 2016 Altera Corporation\nVolume 3Table 1–44  and Table 1–45  list the IOE programmable delay for Cyclone IV GX \ndevices.\nTable 1–44. IOE Programmable Delay on Column Pins for Cyclone IV GX Devices(1), (2)\nParameterPaths \nAffectedNumber \nof \nSettingsMin \nOffsetMax Offset\nUnit Fast Corner Slow Corner\nC6 I7 C6 C7 C8 I7\nInput delay from pin to \ninternal cellsPad to I/O \ndataout to core7 0 1.313 1.209 2.184 2.336 2.451 2.387 ns\nInput delay from pin to \ninput registerPad to I/O \ninput register8 0 1.312 1.208 2.200 2.399 2.554 2.446 ns\nDelay from output \nregister to output pinI/O output \nregister to \npad2 0 0.438 0.404 0.751 0.825 0.886 0.839 ns\nInput delay from \ndual-purpose clock pin \nto fan-out destinationsPad to global \nclock \nnetwork12 0 0.713 0.682 1.228 1.41 1.566 1.424 ns\nNotes to Table 1–44 :\n(1) The incremental values for the settings are generally linear. For exact values of each setting, use the latest version of th e Quartus II software.\n(2) The minimum and maximum offset timing  numbers are in reference to setting 0 as available in the Quartus II software.\nTable 1–45. IOE Programmable Delay on Row Pins for Cyclone IV GX Devices(1), (2)\nParameterPaths \nAffectedNumber \nof \nSettingsMin \nOffsetMax Offset\nUnit Fast Corner Slow Corner\nC6 I7 C6 C7 C8 I7\nInput delay from pin to \ninternal cellsPad to I/O \ndataout to core7 0 1.314 1.210 2.209 2.398 2.526 2.443 ns\nInput delay from pin to \ninput registerPad to I/O \ninput register8 0 1.313 1.208 2.205 2.406 2.563 2.450 ns\nDelay from output \nregister to output pinI/O output \nregister to \npad2 0 0.461 0.421 0.789 0.869 0.933 0.884 ns\nInput delay from \ndual-purpose clock pin \nto fan-out destinationsPad to global \nclock network12 0 0.712 0.682 1.225 1.407 1.562 1.421 ns\nNotes to Table 1–45 :\n(1) The incremental values for the settings are generally linear. For exact values of each setting, use the latest version of Qu artus II software.\n(2) The minimum and maximum offset timing  numbers are in reference to setting 0 as available in the Quartus II software\nChapter 1: Cyclone IV Device Datasheet 1–37\nI/O Timing\nDecember 2016 Altera Corporation Cyclone IV Device Handbook,\nVolume 3I/O Timing\nUse the following methods to determine I/O timing: \n■the Excel-based I/O Timing\n■the Quartus II timing analyzer\nThe Excel-based I/O timing provides pin ti ming performance for each device density \nand speed grade. The data is typically used prior to designing the FPGA to get a \ntiming budget estimation as part of the link timing analysis. The Quartus II timing \nanalyzer provides a more accurate and precise I/O timing data based on the specifics \nof the design after place-and-route is complete.\nf The Excel-based I/O Timing spreadsheet is downloadable from Cyclone IV Devices \nLiterature  website.\nGlossary\nTable 1–46  lists the glossary for this chapter.\nTable 1–46. Glossary (Part 1 of 5)\nLetter Term Definitions\nA ——\nB ——\nC ——\nD ——\nE ——\nF fHSCLK High-speed I/O block: High-speed receiver/transmitter input and output clock frequency.\nGGCLK Input pin directly to Global Clock network.\nGCLK PLL Input pin to Global Clock network through the PLL.\nH HSIODR High-speed I/O block: Maximum/minimum LVDS data transfer rate (HSIODR = 1/TUI).\nIInput Waveforms \nfor the SSTL Differential I/O \nStandard\nVILVREFVIH\nVSWING\n1–38 Chapter 1: Cyclone IV Device Datasheet\nGlossary\nCyclone IV Device Handbook, December 2016 Altera Corporation\nVolume 3J JTAG Waveform\nK ——\nL ——\nM ——\nN ——\nO ——\nP PLL BlockThe following highlights the PLL specification parameters:\nQ ——Table 1–46. Glossary (Part 2 of 5)\nLetter Term Definitions\nTDOTCK\ntJPZX tJPCO\ntJSCOtJSXZtJPH\ntJSHtJPXZ tJCP\n tJPSU_TMS  tJCL  tJCHTDITMS\nSignal \nto be \nCaptured\nSignal \nto be \nDriven tJPSU_TDI\ntJSZXtJSSU\n \nCore Clock\nPhase tap\nReconfigurable in User ModeKeyCLK\nN\nMPFD VCO CP LFCLKOUT Pins\nGCLKfINPFD fIN\nfVCO fOUTfOUT _EXTSwitcho ver\nCounters\nC0..C4\nChapter 1: Cyclone IV Device Datasheet 1–39\nGlossary\nDecember 2016 Altera Corporation Cyclone IV Device Handbook,\nVolume 3RRL Receiver differential input discrete resistor (external to Cyclone IV devices).\nReceiver Input \nWaveformReceiver input waveform for LVDS and LVPECL differential standards:\nReceiver input \nskew margin (RSKM)High-speed I/O block: The total margin left after accounting for the sampling window and TCCS. \nRSKM = (TUI – SW – TCCS) / 2.\nSSingle-ended \nvoltage-referenced I/O \nStandard\nThe JEDEC standard for SSTl and HSTL I/O standards defines both the AC and DC input signal \nvalues. The AC values indicate the voltage levels at which the receiver must meet its timing specifications. The DC values indicate the voltage levels at which the final logic state of the receiver is unambiguously defined. After the receiver input crosses the AC value, the receiver \nchanges to the new logic state. The new logic state is then maintained as long as the input stays \nbeyond the DC threshold. This approach is intended to provide predictable receiver timing in the presence of input waveform ringing .\nSW (Sampling \nWindow) High-speed I/O block: The period of time during which the data must be valid to capture it \ncorrectly. The setup and hold times determine the ideal strobe position in the sampling window.Table 1–46. Glossary (Part 3 of 5)\nLetter Term Definitions\nSingle-Ended Waveform\nDifferential Waveform (Mathematical Function of Positive & Negative Channel)Positi ve Channel (p) = VIH\nNegative Channel (n) = VIL\nGround\nVID\nVID 0 VVCM\np - n VID\n \nVIH(AC)\nVIH(DC)\nVREFVIL(DC)\nVIL(AC )VOH\nVOLVCCIO\nVSS\n1–40 Chapter 1: Cyclone IV Device Datasheet\nGlossary\nCyclone IV Device Handbook, December 2016 Altera Corporation\nVolume 3TtC High-speed receiver and transmitter input and output clock period.\nChannel-to-\nchannel-skew \n(TCCS)High-speed I/O block: The timing difference between the fastest and slowest output edges, \nincluding t CO variation and clock skew. The clock is included in the TCCS measurement.\ntcin Delay from the clock pad to the I/O input register.\ntCO Delay from the clock pad to the I/O output.\ntcout Delay from the clock pad to the I/O output register.\ntDUTY High-speed I/O block: Duty cycle on high-speed transmitter output clock.\ntFALL Signal high-to-low transition time (80–20%).\ntH Input register hold time.\nTiming Unit \nInterval (TUI)High-speed I/O block: The timing budget allowed for skew, propagation delays, and data \nsampling window. (TUI = 1/(Receiver Input Clock Frequency Multiplication Factor) = t C/w).\ntINJITTER Period jitter on the PLL clock input.\ntOUTJITTER_DEDCLK Period jitter on the dedicated clock output driven by a PLL.\ntOUTJITTER_IO Period jitter on the general purpose I/O driven by a PLL.\ntpllcin Delay from the PLL inclk pad to the I/O input register.\ntpllcout Delay from the PLL inclk pad to the I/O output register.\nTransmitter \nOutput WaveformTransmitter output waveforms for the LVDS, mini-LVDS, PPDS and RS DS Differential I/O \nStandards:\nt\nRISE Signal low-to-high transition time (20–80%).\ntSU Input register setup time.\nU ——Table 1–46. Glossary (Part 4 of 5)\nLetter Term Definitions\nSingle-Ended Waveform\nDifferential Waveform (Mathematical Function of Positive & Negative Channel)Positi ve Channel (p) = VOH\nNegative Channel (n) = VOL\nGroundVOD\nVOD\nVOD 0 VVos\np - n \nChapter 1: Cyclone IV Device Datasheet 1–41\nGlossary\nDecember 2016 Altera Corporation Cyclone IV Device Handbook,\nVolume 3VVCM(DC) DC common mode input voltage.\nVDIF(AC) AC differential input voltage: The minimum AC input differential voltage required for switching.\nVDIF(DC) DC differential input voltage: The minimum DC input differential voltage required for switching.\nVICM Input common mode voltage: The common mode of the differential signal at the receiver.\nVIDInput differential voltage swing: The difference in voltage between the positive and \ncomplementary conductors of a differential transmission at the receiver.\nVIHVoltage input high: The minimum positive voltage applied to the input that is accepted by the \ndevice as a logic high.\nVIH(AC) High-level AC input voltage.\nVIH(DC) High-level DC input voltage. \nVILVoltage input low: The maximum positive voltage applied to the input that is accepted by the \ndevice as a logic low.\nVIL (AC) Low-level AC input voltage. \nVIL (DC) Low-level DC input voltage. \nVIN DC input voltage.\nVOCM Output common mode voltage: The common mode of the differential signal at the transmitter.\nVODOutput differential voltage swing: The difference in voltage between the positive and \ncomplementary conductors of a differential transmission at the transmitter. V OD = V OH – V OL.\nVOHVoltage output high: The maximum positive voltage from an output that the device considers is \naccepted as the minimum positive high level.\nVOLVoltage output low: The maximum positive voltage from an output that the device considers is \naccepted as the maximum positive low level.\nVOS Output offset voltage: V OS = (V OH + V OL) / 2.\nVOX (AC)AC differential output cross point voltage: the voltage at which the differential output signals \nmust cross. \nVREF Reference voltage for the SSTL and HSTL I/O standards. \nVREF (AC)AC input reference voltage for the SSTL and HSTL I/O standards. V REF(AC)  = V REF(DC)  + noise. The \npeak-to-peak AC noise on V REF must not exceed 2% of V REF(DC) .\nVREF (DC) DC input reference voltage for the SSTL and HSTL I/O standards.\nVSWING (AC)AC differential input voltage: AC input differential voltage required for switching. For the SSTL \ndifferential I/O standard, refer to Input Waveforms.\nVSWING (DC)DC differential input voltage: DC input differential voltage required for switching. For the SSTL \ndifferential I/O standard, refer to Input Waveforms.\nVTT Termination voltage for the SSTL and HSTL I/O standards.\nVX (AC)AC differential input cross point voltage: The voltage at which the differential input signals must \ncross. \nW ——\nX ——\nY ——\nZ ——Table 1–46. Glossary (Part 5 of 5)\nLetter Term Definitions\n1–42 Chapter 1: Cyclone IV Device Datasheet\nDocument Revision History\nCyclone IV Device Handbook, December 2016 Altera Corporation\nVolume 3Document Revision History\nTable 1–47  lists the revision history for this chapter.\nTable 1–47. Document Revision History\nDate Version Changes\nDecember 2016 2.1 Added note to Table 1–9  and Table 1–10 .\nMarch 2016 2.0 Updated note (5) in Table 1–21 to remove support for the N148 package.\nOctober 2014 1.9Updated maximum value for V CCD_PLL in Table 1–1.\nRemoved extended temperature note in Table 1–3.\nDecember 2013 1.8 Updated Table 1–21 by adding Note (15).\nMay 2013 1.7 Updated Table 1–15 by adding Note (4).\nOctober 2012 1.6■Updated the maximum value for V I, VCCD_PLL , VCCIO, VCC_CLKIN , VCCH_GXB , and V CCA_GXB  \nTable 1–1.\n■Updated Table 1–11 and Table 1–22.\n■Updated Table 1–21 to include peak-to-peak differential input voltage for the \nCyclone IV GX transceiver input reference clock.\n■Updated Table 1–29 to include the typical DCLK  value.\n■Updated the minimum f HSCLK  value in Table 1–31, Table 1–32, Table 1–33, \nTable 1–34, and Table 1–35.\nNovember 2011 1.5■Updated “Maximum Allowed Overshoot or Undershoot Voltage”, “Operating \nConditions”, and “PLL Specifications” sections.\n■Updated Table 1–2, Table 1–3, Table 1–4, Table 1–5, Table 1–8, Table 1–9, Table 1–15, Table 1–18, Table 1–19, and Table 1–21.\n■Updated Figure 1–1.\nDecember 2010 1.4■Updated for the Quartus II software version 10.1 release.\n■Updated Table 1–21 and Table 1–25.\n■Minor text edits.\nJuly 2010 1.3Updated for the Quartus II software version 10.0 release:\n■Updated Table 1–3, Table 1–4, Table 1–21, Table 1–25, Table 1–28, Table 1–30, \nTable 1–40, Table 1–41, Table 1–42, Table 1–43, Table 1–44, and Table 1–45.\n■Updated Figure 1–2 and Figure 1–3.\n■Removed SW Requirement and TCCS for Cyclone IV Devices tables.\n■Minor text edits.\nMarch 2010 1.2Updated to include automotive devices:\n■Updated the “Operating Conditions” and “PLL Specifications” sections.\n■Updated Table 1–1, Table 1–8, Table 1–9, Table 1–21, Table 1–26, Table 1–27, \nTable 1–31, Table 1–32, Table 1–33, Table 1–34, Table 1–35, Table 1–36, \nTable 1–37, Table 1–38, Table 1–40, Table 1–42, and Table 1–43.\n■Added Table 1–5 to include ESD for Cyclone IV devices GPIOs and HSSI I/Os. \n■Added Table 1–44 and Table 1–45 to include IOE programmable delay for \nCyclone IV E 1.2 V core voltage devices.\n■Minor text edits.\nChapter 1: Cyclone IV Device Datasheet 1–43\nDocument Revision History\nDecember 2016 Altera Corporation Cyclone IV Device Handbook,\nVolume 3February 2010 1.1■Updated Table 1–3 through Table 1–44 to include information for Cyclone IV E \ndevices and Cyclone IV GX devices for Quartus II software version 9.1 SP1 release.\n■Minor text edits.\nNovember 2009 1.0 Initial release.Table 1–47. Document Revision History\nDate Version Changes\n1–44 Chapter 1: Cyclone IV Device Datasheet\nDocument Revision History\nCyclone IV Device Handbook, December 2016 Altera Corporation\nVolume 3\n"}]
!==============================================================================!
### Component Summary: EP4CE115F23I7N (Altera Cyclone IV FPGA)

#### Key Specifications:
- **Voltage Ratings:**
  - Core Voltage (VCCINT): 1.2 V (typical), with a range of 1.15 V to 1.25 V.
  - I/O Voltage (VCCIO): Supports multiple levels (1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.0 V, 3.3 V).
  
- **Current Ratings:**
  - Maximum DC output current per pin: 40 mA.
  - Maximum DC input voltage: 3.6 V.
  
- **Power Consumption:**
  - Power consumption varies based on configuration and usage; specific values can be estimated using the Quartus II PowerPlay power analyzer.

- **Operating Temperature Range:**
  - Commercial: 0°C to 85°C.
  - Industrial: -40°C to 100°C.
  - Extended Industrial: -40°C to 125°C.
  - Automotive: -40°C to 125°C.

- **Package Type:**
  - Available in various packages, including BGA (Ball Grid Array) and QFP (Quad Flat Package).

- **Special Features:**
  - Supports various I/O standards including LVTTL, LVCMOS, SSTL, HSTL, and differential signaling standards like LVDS and RSDS.
  - Integrated PLL (Phase-Locked Loop) for clock management.
  - Hot-socketing capability.
  - Embedded multipliers and memory blocks for efficient data processing.

- **Moisture Sensitive Level (MSL):**
  - MSL is defined according to JEDEC J-STD-020E standards, typically MSL 3 for these devices.

#### Description:
The **EP4CE115F23I7N** is a member of the **Cyclone IV FPGA family** from Altera (now part of Intel). It is a field-programmable gate array (FPGA) designed for a wide range of applications, providing flexibility in hardware design and implementation. The device features a high logic density, allowing for complex designs and efficient processing capabilities.

#### Typical Applications:
- **Digital Signal Processing (DSP):** Used in applications requiring high-speed data processing, such as audio and video processing.
- **Communications:** Ideal for networking equipment, including routers and switches, due to its support for high-speed serial interfaces.
- **Embedded Systems:** Commonly used in embedded applications where reconfigurability and adaptability are essential.
- **Industrial Automation:** Suitable for control systems and automation processes, leveraging its robustness and temperature range.
- **Consumer Electronics:** Utilized in various consumer devices that require programmable logic for specific functionalities.

This FPGA is particularly valued for its balance of performance, power efficiency, and versatility, making it suitable for both commercial and industrial applications.