<section class="thirteen columns">
    <h1>Publications</h1>
    <html>
<head>
	<title></title>
</head>
<body>
<div class="gs_citr" tabindex="0">&nbsp;</div>

<div class="gs_citr" tabindex="0">1 - <strong>Vinicius Livramento</strong>, Renan Netto, Chrystian Guth, Jose Luis Guntzel, and Luiz C.V. dos Santos. &quot;Clock-Tree-Aware Incremental Timing-Driven Placement. &quot;<i>Accepted for publication in ACM Transactions on Design Automation of Electronic Systems (TODAES), 2016. </div> 

<div class="gs_citr" tabindex="0">&nbsp;</div>

<div class="gs_citr" tabindex="0">2 - <strong>Vinicius Livramento</strong>, Chrystian Guth, Renan Netto, Jose Luis Guntzel, and Luiz C.V. dos Santos. &quot;<a href="https://drive.google.com/file/d/0B_fC_3cMFKXnTnFVb0g3ZjQ0ZDQ/view?usp=sharing">Exploiting non-critical Steiner tree branches for post-placement timing optimization.</a>&quot; In <i>Proceedings of the 2015 IEEE/ACM International Conference on</i> Computer-Aided Design (ICCAD), pp. 528-535. IEEE, 2015.</div>

<div class="gs_citr" tabindex="0">&nbsp;</div>

<div class="gs_citr" id="gs_cit2" tabindex="0">3 - Chrystian Guth, <strong>Vinicius Livramento</strong>, Renan Netto, Renan Fonseca, Jos&eacute; Lu&iacute;s G&uuml;ntzel, and Luiz Santos. &quot;<a href="https://drive.google.com/file/d/0B_fC_3cMFKXndGZQUUl4R3ZjWnc/view?usp=sharing">Timing-driven Placement Based on Dynamic Net-weighting for Efficient Slack Histogram Compression.</a>&quot; In <i>Proceedings of the 2015 International Symposium on Physical Design (ISPD)</i>, pp. 141-148. ACM, 2015. (<strong>Best Paper Candidate</strong>)</div>

<div class="gs_citr" tabindex="0">&nbsp;</div>

<div class="gs_citr" tabindex="0">4 - <strong>Vinicius S. Livramento</strong>, Chrystian Guth, Jos&eacute; Lu&iacute;s G&uuml;ntzel, and Marcelo O. Johann. &quot;<a href="https://drive.google.com/file/d/0B_fC_3cMFKXnMHkxSUVoYWk5Tm8/view?usp=sharing">A Hybrid Technique for Discrete Gate Sizing Based on Lagrangian Relaxation.</a>&quot; <i>ACM Transactions on Design Automation of Electronic Systems (TODAES)</i> 19, no. 4 (2014): 40.</div>

<div class="gs_citr" tabindex="0">&nbsp;</div>

<div class="gs_citr" tabindex="0">5 - <strong>Vinicius S. Livramento</strong>, Chrystian Guth, Jos&eacute; Lu&iacute;s G&uuml;ntzel, and Marcelo O. Johann. &quot;<a href="https://drive.google.com/file/d/0B_fC_3cMFKXnNkVWaGNHZzVmUzg/view?usp=sharing">Fast and Efficient Lagrangian Relaxation-Based Discrete Gate Sizing.</a>&quot; In <i>Proceedings of the Design, Automation and Test in Europe</i> (DATE), pp. 1855-1860. EDA Consortium, 2013.</div>

<div class="gs_citr" tabindex="0">&nbsp;</div>

<div class="gs_citr" tabindex="0">6 - <strong>Vinicius S. Livramento</strong>, Chrystian Guth, Jos&eacute; Lu&iacute;s G&uuml;ntzel, and Marcelo O. Johann. &quot;<a href="https://drive.google.com/file/d/0B_fC_3cMFKXnVVdRbHRLNmR6TDQ/view?usp=sharing">Evaluating the Impact of Slew on Delay and Power of Neighboring Gates in Discrete Gate Sizing.</a>&quot; <em>In Proceedings of the IEEE Latin American Symposium on Circuits and Systems </em><i><em>(LASCAS)</em>, </i>pp. 1-4. IEEE, 2012.</div>

<div class="gs_citr" tabindex="0">&nbsp;</div>

<div class="gs_citr" tabindex="0">7 - <strong>Vinicius S. Livramento</strong>, Chrystian Guth, Jos&eacute; Lu&iacute;s G&uuml;ntzel, and Marcelo O. Johann. &quot;<a href="https://drive.google.com/file/d/0B_fC_3cMFKXnRFdZY2FoNUhWREE/view?usp=sharing">Lagrangian Relaxation-Based Discrete Gate Sizing for Leakage Power Minimization.</a>&quot; <em>In</em> <i>Proceedings of the International Conference on Electronics, Circuits and Systems (ICECS), 2012</i>, pp. 468-471. IEEE, 2012.</div>

<div class="gs_citr" tabindex="0">&nbsp;</div>

<div class="gs_citr" tabindex="0">8 - <strong>Vinicius S. Livramento</strong>, Bruno G. Moraes, Brunno A. Machado, Eduardo Boabaid, and Jos&eacute; Lu&iacute;s G&uuml;ntzel. &quot;<a href="https://drive.google.com/file/d/0B_fC_3cMFKXnaVZFb0NvdXhERFk/view?usp=sharing">Evaluating the Impact of Architectural Decisions on the Energy Efficiency of FDCT/IDCT Configurable IP Cores.</a>&quot; <i>Journal of Integrated Circuits and Systems (JICS),</i> pp. 23-36. 2012.</div>

<div class="gs_citr" tabindex="0">&nbsp;</div>

<div class="gs_citr" tabindex="0">9 - <strong>Vinicius S. Livramento</strong>, Bruno G. Moraes, Brunno A. Machado, and Jos&eacute; Lu&iacute;s G&uuml;ntzel. &quot;<a href="https://drive.google.com/file/d/0B_fC_3cMFKXnV2NVMkN6Z1lzLUk/view?usp=sharing">An Energy-Efficient 8x8 2-D DCT VLSI Architecture for Battery-Powered Portable Devices.</a>&quot; In Proceedings of the International Symposium on <i>Circuits and Systems (ISCAS)</i>, pp. 587-590. IEEE, 2011.</div>

<div class="gs_citr" tabindex="0">&nbsp;</div>

<div class="gs_citr" tabindex="0">10 - <strong>Vinicius S. Livramento</strong>, Bruno G. Moraes, Brunno A. Machado, and Jos&eacute; Lu&iacute;s G&uuml;ntzel. &quot;<a href="https://drive.google.com/file/d/0B_fC_3cMFKXnSWk3OWlWUVZlNGM/view?usp=sharing">An Energy-Efficient FDCT/IDCT Configurable IP Core for Mobile Multimedia Platforms.</a>&quot; In <i>Proceedings of the Symposium on Integrated Circuits and Systems Design (SBCCI)</i>, pp. 149-154. ACM, 2011.</div>

<div class="gs_citr" tabindex="0">&nbsp;</div>

<div class="gs_citr" tabindex="0">11 - <strong>Vinicius S. Livramento</strong>, Bruno G. Moraes, Brunno A. Machado, and Jos&eacute; Lu&iacute;s G&uuml;ntzel. &quot;<a href="https://drive.google.com/file/d/0B_fC_3cMFKXnUTRxLW8zWDVCWk0/view?usp=sharing">A High Throughput Multiplierless Low Power 8x8 2-D DCT IP for Portable Multimedia Application.</a>&quot; In <i>Students Forum of the Symposium on Integrated Circuits and Systems Design (SBCCI)</i>, 2010.</div>
</body>
</html>

</section>
