<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln50_fu_7130_p2" SOURCE="doitgen_no_taffo.c:50" VARIABLE="icmp_ln50" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_7136_p2" SOURCE="doitgen_no_taffo.c:50" VARIABLE="add_ln50" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_276_fu_7158_p2" SOURCE="" VARIABLE="empty_276" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_16" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_16" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_17" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_17" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_18" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_18" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_19" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_19" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_20" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_20" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_21" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_21" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_22" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_22" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_23" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_23" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_24" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_24" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_25" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_25" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_26" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_26" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_27" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_27" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_28" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_28" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_29" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_29" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_30" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_30" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11407_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11408_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11407_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11408_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11407_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11408_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11407_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11408_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11407_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11408_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11407_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11408_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11407_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11408_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11407_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11408_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11407_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11408_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11407_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11408_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11407_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11408_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11407_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11408_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11407_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11408_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11407_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11408_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11407_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11408_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_31" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_31" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_21414_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_21415_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_21414_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_21415_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_21414_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_21415_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_21414_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_21415_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_21414_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_21415_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_21414_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_21415_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_21414_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_21415_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_21414_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_21415_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_21414_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_21415_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_21414_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_21415_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_21414_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_21415_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_21414_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_21415_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_21414_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_21415_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_21414_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_21415_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_21414_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_21415_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_32" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_32" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_31421_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_31422_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_31421_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_31422_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_31421_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_31422_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_31421_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_31422_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_31421_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_31422_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_31421_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_31422_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_31421_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_31422_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_31421_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_31422_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_31421_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_31422_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_31421_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_31422_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_31421_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_31422_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_31421_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_31422_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_31421_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_31422_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_31421_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_31422_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_31421_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_31422_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_33" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_33" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_41428_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_41429_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_41428_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_41429_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_41428_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_41429_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_41428_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_41429_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_41428_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_41429_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_41428_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_41429_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_41428_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_41429_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_41428_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_41429_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_41428_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_41429_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_41428_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_41429_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_41428_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_41429_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_41428_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_41429_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_41428_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_41429_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_41428_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_41429_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_41428_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_41429_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_34" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_34" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_51435_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_51436_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_51435_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_51436_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_51435_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_51436_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_51435_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_51436_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_51435_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_51436_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_51435_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_51436_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_51435_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_51436_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_51435_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_51436_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_51435_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_51436_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_51435_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_51436_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_51435_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_51436_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_51435_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_51436_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_51435_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_51436_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_51435_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_51436_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_51435_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_51436_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_35" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_35" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_61442_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_61443_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_61442_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_61443_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_61442_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_61443_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_61442_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_61443_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_61442_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_61443_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_61442_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_61443_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_61442_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_61443_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_61442_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_61443_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_61442_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_61443_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_61442_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_61443_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_61442_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_61443_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_61442_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_61443_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_61442_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_61443_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_61442_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_61443_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_61442_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_61443_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_36" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_36" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_71449_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_71450_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_71449_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_71450_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_71449_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_71450_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_71449_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_71450_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_71449_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_71450_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_71449_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_71450_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_71449_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_71450_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_71449_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_71450_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_71449_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_71450_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_71449_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_71450_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_71449_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_71450_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_71449_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_71450_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_71449_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_71450_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_71449_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_71450_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_71449_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_71450_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_37" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_37" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_81456_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_81457_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_81456_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_81457_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_81456_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_81457_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_81456_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_81457_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_81456_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_81457_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_81456_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_81457_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_81456_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_81457_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_81456_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_81457_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_81456_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_81457_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_81456_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_81457_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_81456_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_81457_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_81456_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_81457_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_81456_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_81457_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_81456_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_81457_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_81456_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_81457_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_38" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_38" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_91463_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_91464_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_91463_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_91464_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_91463_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_91464_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_91463_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_91464_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_91463_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_91464_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_91463_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_91464_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_91463_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_91464_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_91463_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_91464_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_91463_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_91464_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_91463_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_91464_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_91463_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_91464_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_91463_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_91464_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_91463_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_91464_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_91463_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_91464_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_91463_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_91464_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_39" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_39" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_101470_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_101471_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_101470_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_101471_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_101470_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_101471_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_101470_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_101471_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_101470_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_101471_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_101470_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_101471_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_101470_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_101471_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_101470_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_101471_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_101470_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_101471_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_101470_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_101471_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_101470_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_101471_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_101470_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_101471_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_101470_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_101471_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_101470_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_101471_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_101470_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_101471_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_40" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_40" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_111477_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_111478_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_111477_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_111478_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_111477_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_111478_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_111477_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_111478_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_111477_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_111478_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_111477_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_111478_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_111477_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_111478_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_111477_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_111478_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_111477_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_111478_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_111477_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_111478_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_111477_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_111478_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_111477_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_111478_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_111477_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_111478_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_111477_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_111478_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_111477_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_111478_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_41" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_41" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_121484_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_121485_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_121484_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_121485_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_121484_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_121485_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_121484_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_121485_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_121484_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_121485_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_121484_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_121485_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_121484_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_121485_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_121484_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_121485_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_121484_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_121485_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_121484_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_121485_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_121484_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_121485_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_121484_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_121485_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_121484_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_121485_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_121484_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_121485_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_121484_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_121485_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_42" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_42" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_131491_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_131492_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_131491_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_131492_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_131491_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_131492_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_131491_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_131492_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_131491_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_131492_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_131491_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_131492_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_131491_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_131492_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_131491_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_131492_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_131491_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_131492_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_131491_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_131492_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_131491_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_131492_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_131491_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_131492_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_131491_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_131492_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_131491_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_131492_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_131491_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_131492_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_43" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_43" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_141498_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_141499_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_141498_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_141499_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_141498_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_141499_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_141498_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_141499_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_141498_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_141499_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_141498_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_141499_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_141498_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_141499_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_141498_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_141499_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_141498_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_141499_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_141498_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_141499_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_141498_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_141499_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_141498_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_141499_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_141498_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_141499_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_141498_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_141499_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_141498_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_141499_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_44" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_44" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_151505_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_151506_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_151505_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_151506_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_151505_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_151506_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_151505_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_151506_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_151505_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_151506_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_151505_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_151506_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_151505_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_151506_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_151505_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_151506_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_151505_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_151506_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_151505_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_151506_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_151505_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_151506_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_151505_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_151506_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_151505_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_151506_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_151505_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_151506_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_151505_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_151506_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_16" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_16" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_17" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_17" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_18" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_18" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_19" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_19" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_20" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_20" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_21" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_21" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_22" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_22" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_23" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_23" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_24" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_24" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_25" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_25" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_26" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_26" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_27" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_27" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_28" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_28" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_29" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_29" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_1_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_1_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_1_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_1_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_1_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_1_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_1_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_1_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_1_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_1_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_1_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_1_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_1_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_1_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_1_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_1_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_1_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_1_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_1_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_1_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_1_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_1_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_1_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_1_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_1_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_1_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_1_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_1_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_1_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_1_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_2_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_2_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_2_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_2_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_2_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_2_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_2_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_2_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_2_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_2_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_2_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_2_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_2_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_2_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_2_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_2_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_2_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_2_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_2_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_2_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_2_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_2_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_2_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_2_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_2_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_2_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_2_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_2_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_2_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_2_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_3_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_3_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_3_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_3_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_3_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_3_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_3_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_3_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_3_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_3_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_3_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_3_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_3_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_3_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_3_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_3_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_3_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_3_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_3_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_3_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_3_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_3_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_3_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_3_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_3_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_3_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_3_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_3_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_3_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_3_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_4_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_4_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_4_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_4_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_4_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_4_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_4_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_4_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_4_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_4_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_4_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_4_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_4_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_4_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_4_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_4_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_4_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_4_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_4_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_4_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_4_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_4_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_4_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_4_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_4_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_4_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_4_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_4_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_4_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_4_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_5_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_5_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_5_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_5_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_5_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_5_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_5_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_5_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_5_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_5_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_5_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_5_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_5_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_5_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_5_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_5_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_5_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_5_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_5_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_5_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_5_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_5_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_5_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_5_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_5_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_5_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_5_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_5_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_5_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_5_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_6_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_6_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_6_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_6_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_6_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_6_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_6_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_6_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_6_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_6_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_6_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_6_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_6_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_6_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_6_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_6_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_6_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_6_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_6_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_6_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_6_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_6_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_6_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_6_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_6_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_6_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_6_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_6_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_6_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_6_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_7_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_7_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_7_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_7_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_7_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_7_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_7_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_7_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_7_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_7_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_7_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_7_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_7_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_7_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_7_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_7_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_7_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_7_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_7_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_7_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_7_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_7_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_7_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_7_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_7_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_7_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_7_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_7_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_7_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_7_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_8_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_8_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_8_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_8_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_8_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_8_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_8_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_8_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_8_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_8_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_8_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_8_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_8_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_8_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_8_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_8_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_8_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_8_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_8_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_8_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_8_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_8_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_8_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_8_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_8_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_8_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_8_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_8_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_8_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_8_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_9_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_9_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_9_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_9_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_9_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_9_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_9_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_9_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_9_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_9_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_9_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_9_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_9_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_9_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_9_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_9_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_9_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_9_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_9_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_9_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_9_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_9_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_9_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_9_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_9_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_9_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_9_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_9_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_9_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_9_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_10_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_10_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_10_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_10_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_10_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_10_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_10_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_10_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_10_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_10_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_10_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_10_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_10_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_10_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_10_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_10_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_10_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_10_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_10_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_10_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_10_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_10_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_10_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_10_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_10_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_10_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_10_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_10_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_10_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_10_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_11_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_11_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_11_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_11_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_11_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_11_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_11_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_11_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_11_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_11_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_11_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_11_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_11_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_11_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_11_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_11_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_11_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_11_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_11_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_11_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_11_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_11_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_11_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_11_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_11_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_11_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_11_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_11_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_11_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_11_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_12_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_12_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_12_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_12_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_12_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_12_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_12_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_12_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_12_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_12_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_12_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_12_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_12_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_12_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_12_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_12_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_12_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_12_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_12_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_12_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_12_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_12_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_12_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_12_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_12_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_12_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_12_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_12_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_12_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_12_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_13_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_13_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_13_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_13_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_13_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_13_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_13_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_13_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_13_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_13_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_13_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_13_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_13_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_13_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_13_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_13_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_13_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_13_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_13_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_13_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_13_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_13_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_13_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_13_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_13_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_13_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_13_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_13_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_13_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_13_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_14_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_14_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_14_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_14_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_14_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_14_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_14_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_14_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_14_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_14_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_14_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_14_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_14_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_14_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_14_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_14_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_14_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_14_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_14_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_14_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_14_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_14_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_14_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_14_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_14_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_14_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_14_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_14_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_14_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_14_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_15_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_15_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_15_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_15_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_15_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_15_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_15_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_15_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_15_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_15_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_15_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_15_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_15_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_15_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_15_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_15_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_15_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_15_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_15_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_15_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_15_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_15_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_15_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_15_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_15_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_15_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_15_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_15_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_1_15_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_1_15_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_16" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_16" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_17" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_17" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_18" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_18" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_19" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_19" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_20" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_20" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_21" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_21" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_22" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_22" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_23" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_23" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_24" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_24" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_25" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_25" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_26" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_26" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_27" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_27" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_28" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_28" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_29" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_29" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_1_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_1_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_1_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_1_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_1_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_1_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_1_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_1_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_1_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_1_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_1_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_1_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_1_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_1_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_1_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_1_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_1_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_1_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_1_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_1_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_1_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_1_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_1_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_1_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_1_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_1_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_1_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_1_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_1_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_1_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_2_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_2_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_2_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_2_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_2_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_2_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_2_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_2_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_2_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_2_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_2_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_2_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_2_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_2_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_2_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_2_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_2_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_2_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_2_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_2_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_2_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_2_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_2_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_2_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_2_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_2_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_2_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_2_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_2_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_2_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_3_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_3_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_3_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_3_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_3_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_3_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_3_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_3_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_3_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_3_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_3_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_3_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_3_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_3_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_3_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_3_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_3_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_3_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_3_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_3_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_3_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_3_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_3_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_3_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_3_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_3_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_3_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_3_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_3_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_3_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_4_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_4_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_4_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_4_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_4_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_4_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_4_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_4_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_4_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_4_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_4_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_4_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_4_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_4_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_4_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_4_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_4_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_4_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_4_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_4_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_4_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_4_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_4_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_4_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_4_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_4_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_4_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_4_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_4_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_4_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_5_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_5_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_5_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_5_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_5_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_5_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_5_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_5_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_5_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_5_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_5_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_5_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_5_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_5_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_5_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_5_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_5_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_5_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_5_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_5_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_5_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_5_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_5_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_5_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_5_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_5_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_5_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_5_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_5_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_5_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_6_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_6_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_6_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_6_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_6_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_6_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_6_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_6_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_6_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_6_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_6_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_6_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_6_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_6_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_6_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_6_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_6_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_6_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_6_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_6_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_6_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_6_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_6_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_6_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_6_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_6_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_6_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_6_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_6_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_6_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_7_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_7_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_7_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_7_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_7_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_7_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_7_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_7_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_7_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_7_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_7_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_7_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_7_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_7_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_7_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_7_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_7_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_7_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_7_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_7_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_7_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_7_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_7_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_7_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_7_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_7_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_7_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_7_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_7_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_7_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_8_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_8_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_8_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_8_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_8_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_8_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_8_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_8_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_8_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_8_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_8_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_8_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_8_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_8_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_8_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_8_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_8_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_8_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_8_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_8_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_8_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_8_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_8_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_8_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_8_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_8_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_8_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_8_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_8_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_8_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_9_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_9_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_9_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_9_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_9_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_9_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_9_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_9_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_9_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_9_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_9_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_9_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_9_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_9_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_9_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_9_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_9_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_9_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_9_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_9_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_9_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_9_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_9_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_9_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_9_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_9_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_9_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_9_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_9_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_9_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_10_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_10_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_10_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_10_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_10_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_10_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_10_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_10_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_10_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_10_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_10_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_10_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_10_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_10_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_10_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_10_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_10_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_10_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_10_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_10_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_10_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_10_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_10_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_10_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_10_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_10_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_10_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_10_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_10_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_10_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_11_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_11_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_11_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_11_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_11_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_11_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_11_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_11_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_11_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_11_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_11_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_11_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_11_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_11_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_11_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_11_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_11_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_11_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_11_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_11_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_11_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_11_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_11_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_11_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_11_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_11_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_11_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_11_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_11_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_11_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_12_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_12_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_12_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_12_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_12_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_12_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_12_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_12_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_12_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_12_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_12_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_12_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_12_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_12_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_12_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_12_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_12_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_12_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_12_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_12_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_12_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_12_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_12_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_12_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_12_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_12_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_12_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_12_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_12_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_12_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_13_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_13_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_13_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_13_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_13_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_13_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_13_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_13_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_13_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_13_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_13_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_13_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_13_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_13_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_13_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_13_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_13_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_13_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_13_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_13_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_13_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_13_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_13_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_13_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_13_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_13_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_13_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_13_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_13_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_13_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_14_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_14_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_14_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_14_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_14_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_14_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_14_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_14_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_14_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_14_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_14_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_14_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_14_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_14_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_14_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_14_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_14_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_14_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_14_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_14_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_14_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_14_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_14_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_14_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_14_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_14_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_14_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_14_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_14_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_14_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_15_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_15_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_15_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_15_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_15_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_15_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_15_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_15_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_15_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_15_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_15_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_15_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_15_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_15_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_15_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_15_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_15_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_15_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_15_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_15_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_15_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_15_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_15_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_15_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_15_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_15_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_15_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_15_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_2_15_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_2_15_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_16" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_16" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_17" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_17" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_18" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_18" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_19" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_19" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_20" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_20" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_21" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_21" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_22" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_22" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_23" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_23" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_24" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_24" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_25" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_25" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_26" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_26" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_27" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_27" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_28" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_28" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_29" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_29" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_1_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_1_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_1_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_1_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_1_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_1_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_1_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_1_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_1_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_1_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_1_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_1_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_1_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_1_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_1_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_1_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_1_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_1_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_1_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_1_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_1_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_1_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_1_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_1_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_1_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_1_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_1_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_1_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_1_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_1_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_2_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_2_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_2_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_2_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_2_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_2_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_2_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_2_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_2_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_2_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_2_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_2_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_2_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_2_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_2_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_2_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_2_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_2_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_2_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_2_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_2_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_2_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_2_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_2_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_2_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_2_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_2_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_2_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_2_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_2_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_3_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_3_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_3_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_3_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_3_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_3_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_3_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_3_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_3_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_3_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_3_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_3_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_3_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_3_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_3_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_3_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_3_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_3_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_3_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_3_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_3_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_3_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_3_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_3_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_3_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_3_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_3_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_3_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_3_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_3_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_4_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_4_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_4_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_4_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_4_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_4_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_4_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_4_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_4_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_4_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_4_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_4_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_4_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_4_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_4_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_4_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_4_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_4_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_4_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_4_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_4_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_4_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_4_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_4_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_4_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_4_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_4_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_4_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_4_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_4_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_5_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_5_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_5_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_5_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_5_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_5_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_5_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_5_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_5_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_5_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_5_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_5_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_5_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_5_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_5_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_5_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_5_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_5_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_5_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_5_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_5_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_5_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_5_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_5_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_5_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_5_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_5_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_5_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_5_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_5_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_6_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_6_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_6_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_6_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_6_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_6_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_6_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_6_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_6_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_6_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_6_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_6_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_6_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_6_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_6_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_6_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_6_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_6_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_6_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_6_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_6_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_6_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_6_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_6_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_6_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_6_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_6_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_6_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_6_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_6_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_7_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_7_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_7_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_7_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_7_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_7_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_7_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_7_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_7_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_7_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_7_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_7_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_7_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_7_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_7_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_7_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_7_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_7_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_7_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_7_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_7_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_7_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_7_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_7_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_7_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_7_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_7_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_7_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_7_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_7_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_8_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_8_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_8_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_8_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_8_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_8_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_8_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_8_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_8_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_8_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_8_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_8_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_8_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_8_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_8_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_8_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_8_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_8_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_8_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_8_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_8_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_8_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_8_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_8_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_8_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_8_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_8_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_8_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_8_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_8_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_9_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_9_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_9_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_9_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_9_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_9_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_9_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_9_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_9_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_9_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_9_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_9_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_9_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_9_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_9_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_9_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_9_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_9_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_9_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_9_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_9_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_9_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_9_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_9_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_9_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_9_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_9_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_9_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_9_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_9_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_10_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_10_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_10_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_10_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_10_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_10_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_10_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_10_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_10_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_10_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_10_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_10_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_10_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_10_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_10_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_10_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_10_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_10_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_10_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_10_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_10_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_10_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_10_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_10_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_10_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_10_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_10_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_10_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_10_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_10_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_11_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_11_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_11_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_11_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_11_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_11_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_11_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_11_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_11_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_11_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_11_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_11_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_11_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_11_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_11_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_11_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_11_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_11_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_11_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_11_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_11_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_11_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_11_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_11_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_11_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_11_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_11_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_11_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_11_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_11_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_12_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_12_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_12_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_12_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_12_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_12_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_12_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_12_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_12_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_12_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_12_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_12_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_12_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_12_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_12_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_12_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_12_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_12_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_12_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_12_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_12_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_12_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_12_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_12_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_12_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_12_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_12_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_12_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_12_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_12_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_13_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_13_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_13_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_13_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_13_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_13_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_13_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_13_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_13_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_13_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_13_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_13_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_13_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_13_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_13_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_13_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_13_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_13_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_13_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_13_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_13_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_13_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_13_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_13_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_13_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_13_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_13_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_13_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_13_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_13_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_14_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_14_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_14_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_14_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_14_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_14_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_14_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_14_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_14_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_14_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_14_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_14_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_14_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_14_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_14_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_14_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_14_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_14_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_14_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_14_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_14_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_14_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_14_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_14_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_14_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_14_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_14_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_14_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_14_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_14_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_15_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_15_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_15_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_15_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_15_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_15_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_15_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_15_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_15_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_15_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_15_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_15_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_15_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_15_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_15_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_15_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_15_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_15_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_15_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_15_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_15_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_15_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_15_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_15_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_15_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_15_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_15_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_15_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_3_15_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_3_15_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_16" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_16" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_17" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_17" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_18" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_18" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_19" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_19" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_20" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_20" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_21" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_21" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_22" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_22" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_23" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_23" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_24" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_24" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_25" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_25" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_26" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_26" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_27" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_27" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_28" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_28" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_29" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_29" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_1_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_1_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_1_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_1_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_1_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_1_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_1_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_1_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_1_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_1_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_1_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_1_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_1_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_1_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_1_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_1_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_1_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_1_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_1_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_1_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_1_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_1_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_1_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_1_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_1_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_1_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_1_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_1_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_1_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_1_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_2_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_2_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_2_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_2_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_2_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_2_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_2_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_2_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_2_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_2_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_2_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_2_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_2_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_2_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_2_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_2_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_2_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_2_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_2_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_2_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_2_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_2_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_2_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_2_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_2_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_2_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_2_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_2_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_2_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_2_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_3_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_3_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_3_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_3_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_3_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_3_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_3_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_3_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_3_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_3_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_3_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_3_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_3_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_3_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_3_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_3_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_3_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_3_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_3_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_3_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_3_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_3_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_3_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_3_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_3_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_3_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_3_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_3_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_3_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_3_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_4_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_4_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_4_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_4_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_4_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_4_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_4_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_4_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_4_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_4_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_4_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_4_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_4_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_4_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_4_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_4_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_4_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_4_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_4_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_4_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_4_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_4_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_4_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_4_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_4_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_4_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_4_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_4_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_4_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_4_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_5_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_5_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_5_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_5_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_5_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_5_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_5_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_5_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_5_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_5_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_5_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_5_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_5_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_5_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_5_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_5_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_5_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_5_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_5_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_5_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_5_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_5_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_5_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_5_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_5_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_5_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_5_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_5_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_5_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_5_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_6_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_6_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_6_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_6_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_6_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_6_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_6_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_6_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_6_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_6_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_6_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_6_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_6_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_6_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_6_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_6_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_6_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_6_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_6_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_6_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_6_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_6_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_6_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_6_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_6_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_6_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_6_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_6_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_6_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_6_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_7_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_7_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_7_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_7_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_7_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_7_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_7_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_7_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_7_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_7_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_7_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_7_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_7_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_7_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_7_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_7_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_7_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_7_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_7_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_7_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_7_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_7_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_7_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_7_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_7_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_7_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_7_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_7_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_7_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_7_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_8_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_8_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_8_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_8_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_8_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_8_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_8_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_8_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_8_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_8_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_8_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_8_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_8_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_8_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_8_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_8_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_8_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_8_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_8_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_8_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_8_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_8_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_8_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_8_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_8_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_8_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_8_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_8_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_8_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_8_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_9_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_9_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_9_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_9_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_9_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_9_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_9_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_9_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_9_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_9_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_9_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_9_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_9_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_9_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_9_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_9_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_9_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_9_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_9_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_9_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_9_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_9_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_9_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_9_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_9_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_9_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_9_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_9_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_9_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_9_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_10_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_10_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_10_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_10_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_10_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_10_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_10_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_10_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_10_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_10_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_10_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_10_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_10_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_10_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_10_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_10_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_10_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_10_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_10_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_10_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_10_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_10_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_10_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_10_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_10_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_10_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_10_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_10_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_10_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_10_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_11_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_11_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_11_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_11_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_11_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_11_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_11_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_11_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_11_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_11_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_11_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_11_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_11_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_11_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_11_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_11_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_11_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_11_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_11_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_11_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_11_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_11_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_11_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_11_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_11_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_11_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_11_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_11_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_11_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_11_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_12_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_12_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_12_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_12_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_12_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_12_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_12_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_12_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_12_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_12_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_12_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_12_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_12_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_12_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_12_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_12_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_12_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_12_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_12_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_12_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_12_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_12_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_12_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_12_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_12_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_12_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_12_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_12_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_12_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_12_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_13_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_13_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_13_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_13_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_13_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_13_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_13_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_13_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_13_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_13_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_13_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_13_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_13_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_13_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_13_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_13_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_13_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_13_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_13_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_13_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_13_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_13_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_13_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_13_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_13_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_13_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_13_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_13_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_13_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_13_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_14_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_14_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_14_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_14_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_14_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_14_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_14_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_14_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_14_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_14_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_14_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_14_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_14_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_14_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_14_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_14_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_14_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_14_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_14_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_14_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_14_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_14_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_14_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_14_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_14_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_14_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_14_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_14_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_14_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_14_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_15_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_15_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_15_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_15_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_15_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_15_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_15_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_15_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_15_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_15_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_15_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_15_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_15_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_15_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_15_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_15_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_15_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_15_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_15_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_15_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_15_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_15_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_15_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_15_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_15_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_15_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_15_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_15_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_4_15_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_4_15_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_16" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_16" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_17" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_17" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_18" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_18" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_19" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_19" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_20" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_20" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_21" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_21" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_22" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_22" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_23" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_23" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_24" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_24" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_25" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_25" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_26" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_26" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_27" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_27" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_28" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_28" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_29" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_29" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_1_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_1_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_1_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_1_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_1_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_1_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_1_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_1_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_1_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_1_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_1_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_1_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_1_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_1_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_1_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_1_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_1_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_1_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_1_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_1_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_1_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_1_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_1_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_1_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_1_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_1_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_1_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_1_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_1_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_1_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_2_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_2_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_2_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_2_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_2_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_2_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_2_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_2_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_2_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_2_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_2_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_2_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_2_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_2_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_2_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_2_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_2_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_2_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_2_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_2_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_2_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_2_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_2_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_2_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_2_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_2_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_2_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_2_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_2_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_2_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_3_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_3_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_3_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_3_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_3_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_3_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_3_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_3_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_3_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_3_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_3_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_3_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_3_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_3_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_3_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_3_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_3_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_3_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_3_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_3_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_3_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_3_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_3_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_3_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_3_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_3_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_3_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_3_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_3_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_3_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_4_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_4_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_4_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_4_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_4_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_4_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_4_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_4_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_4_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_4_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_4_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_4_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_4_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_4_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_4_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_4_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_4_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_4_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_4_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_4_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_4_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_4_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_4_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_4_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_4_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_4_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_4_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_4_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_4_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_4_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_5_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_5_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_5_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_5_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_5_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_5_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_5_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_5_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_5_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_5_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_5_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_5_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_5_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_5_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_5_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_5_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_5_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_5_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_5_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_5_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_5_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_5_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_5_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_5_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_5_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_5_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_5_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_5_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_5_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_5_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_6_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_6_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_6_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_6_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_6_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_6_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_6_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_6_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_6_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_6_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_6_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_6_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_6_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_6_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_6_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_6_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_6_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_6_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_6_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_6_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_6_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_6_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_6_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_6_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_6_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_6_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_6_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_6_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_6_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_6_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_7_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_7_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_7_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_7_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_7_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_7_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_7_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_7_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_7_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_7_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_7_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_7_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_7_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_7_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_7_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_7_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_7_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_7_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_7_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_7_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_7_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_7_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_7_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_7_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_7_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_7_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_7_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_7_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_7_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_7_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_8_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_8_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_8_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_8_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_8_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_8_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_8_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_8_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_8_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_8_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_8_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_8_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_8_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_8_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_8_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_8_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_8_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_8_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_8_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_8_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_8_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_8_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_8_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_8_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_8_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_8_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_8_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_8_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_8_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_8_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_9_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_9_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_9_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_9_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_9_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_9_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_9_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_9_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_9_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_9_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_9_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_9_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_9_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_9_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_9_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_9_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_9_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_9_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_9_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_9_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_9_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_9_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_9_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_9_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_9_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_9_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_9_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_9_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_9_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_9_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_10_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_10_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_10_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_10_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_10_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_10_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_10_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_10_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_10_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_10_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_10_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_10_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_10_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_10_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_10_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_10_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_10_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_10_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_10_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_10_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_10_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_10_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_10_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_10_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_10_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_10_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_10_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_10_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_10_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_10_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_11_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_11_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_11_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_11_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_11_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_11_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_11_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_11_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_11_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_11_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_11_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_11_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_11_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_11_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_11_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_11_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_11_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_11_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_11_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_11_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_11_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_11_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_11_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_11_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_11_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_11_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_11_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_11_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_11_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_11_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_12_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_12_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_12_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_12_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_12_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_12_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_12_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_12_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_12_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_12_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_12_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_12_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_12_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_12_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_12_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_12_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_12_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_12_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_12_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_12_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_12_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_12_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_12_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_12_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_12_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_12_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_12_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_12_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_12_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_12_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_13_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_13_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_13_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_13_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_13_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_13_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_13_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_13_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_13_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_13_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_13_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_13_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_13_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_13_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_13_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_13_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_13_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_13_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_13_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_13_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_13_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_13_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_13_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_13_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_13_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_13_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_13_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_13_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_13_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_13_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_14_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_14_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_14_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_14_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_14_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_14_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_14_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_14_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_14_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_14_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_14_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_14_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_14_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_14_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_14_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_14_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_14_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_14_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_14_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_14_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_14_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_14_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_14_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_14_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_14_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_14_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_14_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_14_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_14_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_14_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_15_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_15_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_15_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_15_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_15_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_15_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_15_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_15_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_15_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_15_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_15_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_15_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_15_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_15_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_15_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_15_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_15_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_15_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_15_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_15_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_15_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_15_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_15_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_15_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_15_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_15_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_15_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_15_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_5_15_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_5_15_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_16" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_16" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_17" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_17" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_18" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_18" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_19" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_19" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_20" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_20" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_21" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_21" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_22" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_22" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_23" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_23" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_24" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_24" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_25" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_25" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_26" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_26" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_27" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_27" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_28" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_28" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_29" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_29" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_1_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_1_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_1_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_1_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_1_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_1_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_1_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_1_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_1_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_1_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_1_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_1_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_1_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_1_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_1_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_1_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_1_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_1_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_1_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_1_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_1_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_1_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_1_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_1_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_1_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_1_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_1_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_1_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_1_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_1_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_2_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_2_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_2_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_2_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_2_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_2_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_2_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_2_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_2_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_2_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_2_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_2_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_2_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_2_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_2_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_2_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_2_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_2_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_2_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_2_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_2_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_2_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_2_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_2_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_2_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_2_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_2_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_2_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_2_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_2_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_3_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_3_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_3_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_3_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_3_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_3_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_3_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_3_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_3_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_3_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_3_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_3_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_3_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_3_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_3_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_3_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_3_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_3_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_3_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_3_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_3_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_3_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_3_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_3_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_3_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_3_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_3_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_3_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_3_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_3_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_4_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_4_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_4_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_4_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_4_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_4_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_4_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_4_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_4_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_4_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_4_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_4_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_4_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_4_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_4_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_4_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_4_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_4_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_4_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_4_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_4_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_4_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_4_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_4_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_4_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_4_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_4_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_4_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_4_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_4_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_5_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_5_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_5_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_5_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_5_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_5_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_5_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_5_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_5_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_5_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_5_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_5_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_5_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_5_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_5_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_5_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_5_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_5_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_5_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_5_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_5_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_5_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_5_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_5_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_5_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_5_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_5_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_5_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_5_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_5_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_6_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_6_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_6_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_6_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_6_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_6_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_6_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_6_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_6_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_6_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_6_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_6_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_6_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_6_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_6_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_6_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_6_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_6_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_6_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_6_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_6_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_6_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_6_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_6_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_6_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_6_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_6_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_6_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_6_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_6_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_7_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_7_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_7_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_7_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_7_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_7_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_7_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_7_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_7_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_7_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_7_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_7_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_7_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_7_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_7_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_7_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_7_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_7_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_7_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_7_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_7_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_7_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_7_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_7_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_7_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_7_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_7_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_7_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_7_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_7_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_8_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_8_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_8_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_8_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_8_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_8_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_8_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_8_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_8_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_8_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_8_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_8_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_8_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_8_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_8_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_8_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_8_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_8_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_8_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_8_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_8_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_8_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_8_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_8_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_8_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_8_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_8_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_8_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_8_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_8_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_9_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_9_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_9_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_9_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_9_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_9_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_9_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_9_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_9_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_9_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_9_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_9_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_9_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_9_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_9_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_9_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_9_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_9_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_9_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_9_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_9_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_9_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_9_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_9_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_9_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_9_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_9_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_9_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_9_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_9_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_10_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_10_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_10_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_10_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_10_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_10_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_10_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_10_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_10_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_10_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_10_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_10_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_10_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_10_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_10_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_10_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_10_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_10_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_10_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_10_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_10_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_10_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_10_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_10_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_10_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_10_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_10_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_10_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_10_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_10_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_11_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_11_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_11_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_11_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_11_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_11_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_11_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_11_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_11_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_11_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_11_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_11_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_11_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_11_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_11_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_11_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_11_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_11_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_11_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_11_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_11_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_11_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_11_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_11_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_11_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_11_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_11_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_11_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_11_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_11_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_12_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_12_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_12_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_12_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_12_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_12_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_12_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_12_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_12_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_12_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_12_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_12_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_12_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_12_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_12_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_12_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_12_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_12_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_12_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_12_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_12_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_12_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_12_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_12_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_12_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_12_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_12_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_12_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_12_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_12_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_13_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_13_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_13_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_13_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_13_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_13_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_13_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_13_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_13_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_13_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_13_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_13_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_13_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_13_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_13_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_13_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_13_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_13_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_13_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_13_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_13_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_13_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_13_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_13_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_13_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_13_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_13_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_13_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_13_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_13_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_14_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_14_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_14_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_14_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_14_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_14_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_14_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_14_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_14_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_14_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_14_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_14_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_14_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_14_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_14_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_14_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_14_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_14_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_14_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_14_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_14_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_14_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_14_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_14_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_14_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_14_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_14_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_14_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_14_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_14_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_15_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_15_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_15_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_15_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_15_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_15_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_15_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_15_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_15_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_15_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_15_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_15_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_15_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_15_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_15_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_15_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_15_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_15_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_15_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_15_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_15_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_15_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_15_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_15_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_15_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_15_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_15_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_15_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_6_15_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_6_15_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_16" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_16" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_17" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_17" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_18" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_18" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_19" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_19" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_20" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_20" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_21" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_21" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_22" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_22" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_23" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_23" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_24" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_24" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_25" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_25" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_26" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_26" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_27" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_27" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_28" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_28" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_29" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_29" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_1_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_1_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_1_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_1_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_1_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_1_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_1_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_1_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_1_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_1_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_1_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_1_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_1_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_1_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_1_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_1_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_1_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_1_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_1_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_1_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_1_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_1_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_1_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_1_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_1_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_1_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_1_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_1_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_1_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_1_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_2_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_2_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_2_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_2_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_2_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_2_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_2_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_2_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_2_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_2_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_2_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_2_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_2_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_2_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_2_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_2_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_2_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_2_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_2_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_2_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_2_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_2_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_2_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_2_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_2_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_2_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_2_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_2_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_2_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_2_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_3_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_3_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_3_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_3_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_3_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_3_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_3_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_3_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_3_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_3_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_3_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_3_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_3_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_3_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_3_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_3_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_3_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_3_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_3_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_3_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_3_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_3_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_3_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_3_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_3_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_3_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_3_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_3_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_3_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_3_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_4_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_4_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_4_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_4_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_4_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_4_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_4_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_4_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_4_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_4_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_4_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_4_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_4_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_4_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_4_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_4_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_4_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_4_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_4_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_4_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_4_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_4_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_4_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_4_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_4_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_4_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_4_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_4_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_4_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_4_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_5_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_5_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_5_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_5_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_5_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_5_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_5_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_5_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_5_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_5_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_5_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_5_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_5_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_5_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_5_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_5_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_5_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_5_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_5_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_5_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_5_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_5_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_5_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_5_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_5_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_5_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_5_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_5_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_5_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_5_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_6_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_6_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_6_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_6_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_6_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_6_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_6_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_6_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_6_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_6_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_6_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_6_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_6_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_6_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_6_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_6_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_6_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_6_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_6_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_6_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_6_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_6_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_6_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_6_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_6_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_6_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_6_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_6_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_6_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_6_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_7_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_7_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_7_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_7_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_7_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_7_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_7_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_7_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_7_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_7_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_7_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_7_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_7_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_7_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_7_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_7_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_7_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_7_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_7_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_7_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_7_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_7_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_7_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_7_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_7_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_7_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_7_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_7_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_7_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_7_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_8_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_8_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_8_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_8_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_8_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_8_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_8_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_8_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_8_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_8_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_8_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_8_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_8_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_8_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_8_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_8_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_8_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_8_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_8_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_8_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_8_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_8_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_8_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_8_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_8_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_8_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_8_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_8_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_8_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_8_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_9_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_9_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_9_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_9_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_9_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_9_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_9_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_9_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_9_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_9_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_9_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_9_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_9_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_9_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_9_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_9_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_9_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_9_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_9_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_9_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_9_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_9_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_9_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_9_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_9_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_9_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_9_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_9_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_9_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_9_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_10_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_10_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_10_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_10_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_10_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_10_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_10_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_10_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_10_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_10_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_10_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_10_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_10_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_10_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_10_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_10_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_10_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_10_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_10_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_10_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_10_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_10_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_10_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_10_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_10_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_10_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_10_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_10_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_10_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_10_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_11_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_11_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_11_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_11_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_11_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_11_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_11_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_11_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_11_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_11_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_11_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_11_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_11_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_11_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_11_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_11_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_11_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_11_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_11_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_11_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_11_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_11_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_11_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_11_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_11_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_11_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_11_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_11_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_11_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_11_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_12_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_12_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_12_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_12_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_12_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_12_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_12_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_12_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_12_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_12_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_12_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_12_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_12_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_12_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_12_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_12_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_12_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_12_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_12_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_12_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_12_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_12_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_12_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_12_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_12_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_12_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_12_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_12_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_12_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_12_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_13_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_13_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_13_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_13_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_13_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_13_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_13_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_13_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_13_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_13_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_13_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_13_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_13_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_13_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_13_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_13_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_13_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_13_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_13_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_13_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_13_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_13_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_13_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_13_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_13_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_13_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_13_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_13_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_13_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_13_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_14_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_14_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_14_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_14_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_14_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_14_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_14_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_14_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_14_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_14_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_14_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_14_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_14_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_14_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_14_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_14_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_14_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_14_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_14_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_14_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_14_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_14_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_14_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_14_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_14_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_14_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_14_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_14_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_14_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_14_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_15_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_15_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_15_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_15_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_15_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_15_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_15_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_15_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_15_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_15_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_15_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_15_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_15_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_15_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_15_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_15_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_15_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_15_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_15_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_15_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_15_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_15_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_15_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_15_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_15_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_15_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_15_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_15_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_7_15_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_7_15_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_16" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_16" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_17" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_17" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_18" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_18" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_19" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_19" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_20" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_20" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_21" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_21" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_22" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_22" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_23" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_23" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_24" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_24" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_25" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_25" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_26" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_26" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_27" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_27" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_28" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_28" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_29" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_29" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_1_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_1_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_1_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_1_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_1_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_1_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_1_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_1_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_1_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_1_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_1_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_1_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_1_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_1_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_1_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_1_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_1_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_1_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_1_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_1_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_1_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_1_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_1_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_1_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_1_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_1_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_1_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_1_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_1_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_1_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_2_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_2_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_2_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_2_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_2_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_2_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_2_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_2_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_2_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_2_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_2_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_2_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_2_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_2_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_2_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_2_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_2_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_2_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_2_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_2_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_2_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_2_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_2_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_2_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_2_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_2_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_2_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_2_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_2_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_2_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_3_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_3_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_3_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_3_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_3_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_3_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_3_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_3_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_3_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_3_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_3_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_3_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_3_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_3_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_3_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_3_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_3_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_3_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_3_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_3_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_3_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_3_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_3_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_3_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_3_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_3_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_3_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_3_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_3_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_3_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_4_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_4_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_4_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_4_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_4_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_4_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_4_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_4_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_4_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_4_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_4_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_4_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_4_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_4_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_4_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_4_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_4_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_4_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_4_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_4_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_4_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_4_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_4_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_4_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_4_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_4_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_4_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_4_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_4_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_4_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_5_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_5_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_5_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_5_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_5_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_5_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_5_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_5_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_5_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_5_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_5_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_5_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_5_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_5_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_5_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_5_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_5_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_5_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_5_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_5_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_5_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_5_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_5_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_5_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_5_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_5_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_5_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_5_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_5_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_5_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_6_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_6_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_6_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_6_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_6_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_6_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_6_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_6_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_6_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_6_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_6_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_6_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_6_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_6_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_6_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_6_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_6_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_6_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_6_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_6_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_6_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_6_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_6_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_6_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_6_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_6_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_6_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_6_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_6_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_6_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_7_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_7_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_7_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_7_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_7_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_7_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_7_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_7_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_7_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_7_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_7_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_7_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_7_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_7_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_7_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_7_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_7_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_7_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_7_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_7_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_7_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_7_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_7_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_7_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_7_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_7_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_7_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_7_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_7_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_7_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_8_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_8_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_8_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_8_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_8_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_8_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_8_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_8_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_8_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_8_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_8_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_8_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_8_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_8_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_8_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_8_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_8_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_8_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_8_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_8_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_8_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_8_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_8_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_8_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_8_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_8_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_8_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_8_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_8_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_8_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_9_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_9_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_9_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_9_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_9_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_9_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_9_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_9_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_9_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_9_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_9_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_9_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_9_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_9_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_9_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_9_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_9_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_9_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_9_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_9_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_9_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_9_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_9_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_9_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_9_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_9_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_9_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_9_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_9_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_9_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_10_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_10_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_10_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_10_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_10_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_10_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_10_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_10_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_10_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_10_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_10_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_10_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_10_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_10_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_10_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_10_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_10_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_10_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_10_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_10_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_10_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_10_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_10_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_10_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_10_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_10_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_10_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_10_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_10_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_10_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_11_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_11_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_11_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_11_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_11_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_11_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_11_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_11_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_11_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_11_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_11_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_11_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_11_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_11_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_11_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_11_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_11_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_11_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_11_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_11_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_11_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_11_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_11_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_11_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_11_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_11_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_11_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_11_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_11_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_11_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_12_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_12_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_12_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_12_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_12_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_12_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_12_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_12_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_12_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_12_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_12_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_12_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_12_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_12_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_12_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_12_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_12_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_12_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_12_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_12_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_12_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_12_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_12_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_12_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_12_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_12_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_12_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_12_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_12_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_12_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_13_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_13_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_13_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_13_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_13_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_13_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_13_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_13_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_13_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_13_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_13_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_13_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_13_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_13_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_13_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_13_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_13_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_13_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_13_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_13_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_13_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_13_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_13_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_13_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_13_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_13_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_13_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_13_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_13_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_13_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_14_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_14_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_14_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_14_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_14_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_14_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_14_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_14_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_14_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_14_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_14_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_14_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_14_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_14_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_14_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_14_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_14_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_14_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_14_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_14_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_14_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_14_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_14_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_14_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_14_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_14_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_14_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_14_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_14_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_14_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_15_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_15_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_15_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_15_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_15_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_15_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_15_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_15_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_15_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_15_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_15_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_15_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_15_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_15_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_15_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_15_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_15_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_15_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_15_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_15_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_15_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_15_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_15_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_15_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_15_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_15_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_15_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_15_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_8_15_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_8_15_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_16" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_16" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_17" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_17" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_18" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_18" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_19" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_19" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_20" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_20" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_21" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_21" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_22" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_22" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_23" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_23" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_24" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_24" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_25" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_25" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_26" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_26" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_27" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_27" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_28" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_28" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_29" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_29" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_1_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_1_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_1_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_1_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_1_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_1_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_1_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_1_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_1_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_1_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_1_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_1_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_1_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_1_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_1_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_1_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_1_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_1_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_1_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_1_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_1_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_1_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_1_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_1_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_1_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_1_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_1_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_1_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_1_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_1_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_2_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_2_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_2_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_2_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_2_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_2_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_2_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_2_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_2_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_2_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_2_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_2_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_2_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_2_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_2_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_2_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_2_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_2_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_2_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_2_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_2_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_2_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_2_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_2_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_2_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_2_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_2_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_2_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_2_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_2_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_3_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_3_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_3_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_3_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_3_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_3_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_3_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_3_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_3_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_3_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_3_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_3_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_3_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_3_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_3_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_3_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_3_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_3_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_3_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_3_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_3_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_3_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_3_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_3_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_3_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_3_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_3_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_3_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_3_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_3_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_4_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_4_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_4_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_4_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_4_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_4_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_4_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_4_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_4_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_4_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_4_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_4_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_4_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_4_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_4_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_4_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_4_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_4_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_4_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_4_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_4_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_4_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_4_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_4_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_4_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_4_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_4_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_4_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_4_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_4_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_5_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_5_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_5_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_5_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_5_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_5_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_5_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_5_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_5_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_5_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_5_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_5_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_5_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_5_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_5_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_5_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_5_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_5_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_5_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_5_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_5_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_5_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_5_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_5_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_5_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_5_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_5_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_5_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_5_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_5_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_6_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_6_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_6_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_6_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_6_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_6_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_6_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_6_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_6_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_6_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_6_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_6_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_6_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_6_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_6_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_6_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_6_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_6_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_6_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_6_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_6_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_6_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_6_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_6_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_6_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_6_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_6_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_6_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_6_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_6_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_7_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_7_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_7_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_7_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_7_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_7_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_7_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_7_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_7_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_7_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_7_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_7_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_7_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_7_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_7_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_7_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_7_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_7_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_7_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_7_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_7_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_7_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_7_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_7_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_7_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_7_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_7_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_7_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_7_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_7_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_8_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_8_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_8_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_8_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_8_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_8_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_8_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_8_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_8_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_8_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_8_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_8_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_8_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_8_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_8_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_8_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_8_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_8_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_8_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_8_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_8_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_8_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_8_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_8_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_8_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_8_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_8_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_8_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_8_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_8_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_9_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_9_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_9_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_9_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_9_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_9_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_9_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_9_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_9_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_9_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_9_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_9_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_9_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_9_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_9_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_9_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_9_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_9_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_9_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_9_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_9_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_9_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_9_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_9_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_9_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_9_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_9_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_9_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_9_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_9_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_10_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_10_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_10_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_10_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_10_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_10_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_10_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_10_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_10_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_10_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_10_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_10_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_10_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_10_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_10_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_10_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_10_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_10_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_10_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_10_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_10_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_10_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_10_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_10_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_10_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_10_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_10_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_10_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_10_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_10_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_11_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_11_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_11_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_11_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_11_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_11_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_11_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_11_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_11_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_11_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_11_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_11_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_11_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_11_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_11_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_11_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_11_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_11_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_11_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_11_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_11_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_11_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_11_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_11_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_11_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_11_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_11_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_11_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_11_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_11_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_12_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_12_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_12_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_12_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_12_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_12_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_12_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_12_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_12_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_12_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_12_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_12_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_12_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_12_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_12_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_12_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_12_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_12_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_12_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_12_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_12_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_12_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_12_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_12_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_12_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_12_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_12_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_12_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_12_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_12_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_13_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_13_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_13_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_13_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_13_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_13_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_13_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_13_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_13_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_13_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_13_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_13_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_13_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_13_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_13_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_13_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_13_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_13_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_13_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_13_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_13_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_13_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_13_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_13_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_13_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_13_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_13_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_13_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_13_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_13_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_14_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_14_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_14_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_14_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_14_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_14_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_14_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_14_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_14_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_14_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_14_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_14_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_14_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_14_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_14_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_14_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_14_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_14_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_14_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_14_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_14_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_14_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_14_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_14_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_14_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_14_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_14_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_14_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_14_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_14_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_15_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_15_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_15_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_15_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_15_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_15_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_15_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_15_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_15_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_15_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_15_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_15_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_15_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_15_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_15_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_15_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_15_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_15_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_15_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_15_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_15_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_15_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_15_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_15_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_15_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_15_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_15_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_15_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_9_15_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_9_15_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_16" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_16" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_17" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_17" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_18" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_18" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_19" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_19" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_20" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_20" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_21" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_21" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_22" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_22" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_23" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_23" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_24" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_24" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_25" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_25" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_26" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_26" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_27" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_27" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_28" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_28" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_29" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_29" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_1_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_1_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_1_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_1_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_1_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_1_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_1_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_1_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_1_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_1_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_1_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_1_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_1_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_1_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_1_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_1_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_1_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_1_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_1_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_1_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_1_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_1_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_1_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_1_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_1_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_1_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_1_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_1_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_1_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_1_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_2_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_2_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_2_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_2_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_2_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_2_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_2_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_2_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_2_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_2_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_2_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_2_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_2_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_2_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_2_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_2_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_2_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_2_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_2_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_2_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_2_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_2_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_2_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_2_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_2_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_2_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_2_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_2_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_2_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_2_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_3_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_3_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_3_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_3_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_3_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_3_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_3_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_3_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_3_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_3_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_3_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_3_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_3_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_3_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_3_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_3_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_3_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_3_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_3_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_3_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_3_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_3_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_3_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_3_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_3_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_3_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_3_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_3_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_3_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_3_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_4_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_4_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_4_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_4_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_4_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_4_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_4_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_4_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_4_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_4_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_4_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_4_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_4_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_4_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_4_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_4_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_4_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_4_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_4_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_4_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_4_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_4_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_4_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_4_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_4_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_4_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_4_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_4_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_4_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_4_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_5_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_5_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_5_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_5_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_5_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_5_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_5_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_5_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_5_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_5_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_5_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_5_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_5_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_5_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_5_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_5_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_5_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_5_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_5_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_5_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_5_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_5_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_5_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_5_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_5_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_5_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_5_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_5_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_5_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_5_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_6_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_6_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_6_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_6_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_6_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_6_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_6_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_6_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_6_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_6_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_6_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_6_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_6_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_6_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_6_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_6_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_6_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_6_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_6_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_6_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_6_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_6_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_6_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_6_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_6_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_6_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_6_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_6_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_6_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_6_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_7_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_7_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_7_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_7_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_7_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_7_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_7_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_7_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_7_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_7_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_7_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_7_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_7_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_7_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_7_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_7_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_7_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_7_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_7_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_7_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_7_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_7_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_7_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_7_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_7_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_7_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_7_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_7_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_7_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_7_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_8_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_8_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_8_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_8_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_8_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_8_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_8_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_8_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_8_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_8_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_8_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_8_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_8_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_8_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_8_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_8_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_8_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_8_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_8_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_8_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_8_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_8_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_8_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_8_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_8_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_8_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_8_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_8_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_8_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_8_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_9_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_9_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_9_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_9_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_9_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_9_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_9_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_9_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_9_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_9_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_9_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_9_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_9_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_9_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_9_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_9_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_9_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_9_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_9_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_9_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_9_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_9_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_9_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_9_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_9_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_9_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_9_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_9_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_9_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_9_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_10_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_10_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_10_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_10_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_10_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_10_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_10_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_10_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_10_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_10_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_10_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_10_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_10_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_10_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_10_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_10_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_10_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_10_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_10_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_10_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_10_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_10_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_10_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_10_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_10_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_10_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_10_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_10_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_10_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_10_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_11_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_11_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_11_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_11_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_11_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_11_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_11_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_11_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_11_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_11_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_11_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_11_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_11_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_11_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_11_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_11_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_11_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_11_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_11_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_11_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_11_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_11_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_11_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_11_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_11_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_11_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_11_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_11_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_11_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_11_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_12_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_12_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_12_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_12_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_12_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_12_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_12_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_12_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_12_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_12_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_12_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_12_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_12_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_12_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_12_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_12_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_12_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_12_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_12_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_12_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_12_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_12_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_12_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_12_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_12_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_12_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_12_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_12_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_12_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_12_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_13_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_13_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_13_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_13_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_13_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_13_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_13_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_13_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_13_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_13_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_13_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_13_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_13_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_13_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_13_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_13_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_13_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_13_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_13_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_13_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_13_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_13_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_13_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_13_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_13_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_13_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_13_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_13_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_13_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_13_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_14_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_14_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_14_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_14_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_14_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_14_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_14_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_14_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_14_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_14_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_14_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_14_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_14_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_14_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_14_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_14_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_14_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_14_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_14_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_14_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_14_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_14_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_14_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_14_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_14_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_14_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_14_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_14_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_14_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_14_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_15_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_15_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_15_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_15_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_15_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_15_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_15_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_15_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_15_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_15_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_15_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_15_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_15_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_15_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_15_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_15_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_15_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_15_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_15_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_15_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_15_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_15_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_15_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_15_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_15_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_15_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_15_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_15_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_10_15_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_10_15_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_16" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_16" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_17" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_17" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_18" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_18" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_19" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_19" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_20" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_20" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_21" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_21" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_22" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_22" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_23" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_23" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_24" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_24" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_25" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_25" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_26" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_26" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_27" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_27" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_28" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_28" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_29" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_29" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_1_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_1_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_1_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_1_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_1_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_1_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_1_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_1_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_1_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_1_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_1_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_1_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_1_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_1_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_1_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_1_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_1_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_1_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_1_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_1_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_1_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_1_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_1_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_1_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_1_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_1_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_1_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_1_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_1_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_1_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_2_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_2_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_2_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_2_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_2_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_2_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_2_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_2_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_2_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_2_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_2_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_2_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_2_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_2_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_2_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_2_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_2_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_2_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_2_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_2_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_2_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_2_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_2_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_2_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_2_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_2_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_2_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_2_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_2_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_2_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_3_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_3_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_3_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_3_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_3_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_3_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_3_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_3_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_3_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_3_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_3_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_3_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_3_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_3_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_3_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_3_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_3_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_3_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_3_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_3_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_3_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_3_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_3_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_3_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_3_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_3_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_3_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_3_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_3_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_3_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_4_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_4_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_4_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_4_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_4_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_4_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_4_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_4_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_4_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_4_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_4_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_4_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_4_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_4_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_4_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_4_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_4_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_4_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_4_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_4_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_4_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_4_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_4_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_4_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_4_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_4_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_4_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_4_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_4_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_4_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_5_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_5_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_5_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_5_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_5_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_5_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_5_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_5_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_5_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_5_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_5_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_5_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_5_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_5_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_5_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_5_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_5_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_5_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_5_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_5_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_5_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_5_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_5_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_5_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_5_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_5_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_5_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_5_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_5_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_5_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_6_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_6_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_6_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_6_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_6_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_6_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_6_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_6_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_6_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_6_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_6_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_6_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_6_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_6_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_6_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_6_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_6_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_6_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_6_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_6_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_6_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_6_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_6_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_6_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_6_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_6_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_6_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_6_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_6_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_6_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_7_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_7_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_7_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_7_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_7_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_7_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_7_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_7_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_7_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_7_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_7_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_7_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_7_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_7_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_7_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_7_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_7_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_7_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_7_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_7_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_7_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_7_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_7_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_7_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_7_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_7_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_7_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_7_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_7_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_7_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_8_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_8_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_8_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_8_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_8_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_8_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_8_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_8_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_8_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_8_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_8_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_8_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_8_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_8_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_8_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_8_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_8_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_8_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_8_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_8_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_8_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_8_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_8_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_8_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_8_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_8_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_8_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_8_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_8_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_8_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_9_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_9_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_9_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_9_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_9_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_9_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_9_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_9_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_9_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_9_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_9_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_9_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_9_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_9_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_9_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_9_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_9_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_9_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_9_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_9_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_9_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_9_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_9_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_9_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_9_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_9_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_9_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_9_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_9_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_9_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_10_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_10_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_10_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_10_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_10_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_10_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_10_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_10_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_10_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_10_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_10_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_10_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_10_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_10_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_10_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_10_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_10_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_10_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_10_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_10_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_10_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_10_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_10_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_10_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_10_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_10_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_10_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_10_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_10_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_10_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_11_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_11_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_11_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_11_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_11_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_11_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_11_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_11_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_11_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_11_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_11_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_11_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_11_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_11_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_11_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_11_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_11_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_11_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_11_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_11_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_11_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_11_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_11_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_11_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_11_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_11_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_11_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_11_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_11_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_11_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_12_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_12_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_12_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_12_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_12_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_12_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_12_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_12_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_12_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_12_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_12_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_12_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_12_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_12_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_12_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_12_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_12_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_12_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_12_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_12_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_12_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_12_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_12_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_12_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_12_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_12_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_12_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_12_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_12_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_12_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_13_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_13_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_13_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_13_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_13_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_13_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_13_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_13_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_13_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_13_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_13_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_13_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_13_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_13_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_13_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_13_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_13_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_13_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_13_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_13_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_13_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_13_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_13_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_13_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_13_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_13_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_13_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_13_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_13_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_13_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_14_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_14_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_14_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_14_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_14_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_14_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_14_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_14_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_14_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_14_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_14_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_14_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_14_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_14_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_14_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_14_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_14_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_14_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_14_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_14_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_14_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_14_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_14_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_14_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_14_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_14_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_14_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_14_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_14_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_14_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_15_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_15_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_15_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_15_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_15_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_15_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_15_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_15_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_15_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_15_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_15_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_15_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_15_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_15_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_15_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_15_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_15_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_15_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_15_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_15_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_15_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_15_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_15_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_15_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_15_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_15_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_15_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_15_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_11_15_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_11_15_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_16" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_16" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_17" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_17" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_18" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_18" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_19" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_19" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_20" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_20" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_21" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_21" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_22" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_22" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_23" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_23" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_24" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_24" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_25" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_25" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_26" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_26" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_27" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_27" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_28" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_28" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_29" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_29" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_1_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_1_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_1_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_1_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_1_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_1_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_1_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_1_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_1_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_1_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_1_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_1_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_1_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_1_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_1_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_1_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_1_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_1_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_1_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_1_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_1_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_1_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_1_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_1_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_1_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_1_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_1_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_1_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_1_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_1_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_2_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_2_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_2_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_2_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_2_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_2_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_2_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_2_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_2_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_2_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_2_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_2_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_2_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_2_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_2_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_2_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_2_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_2_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_2_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_2_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_2_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_2_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_2_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_2_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_2_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_2_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_2_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_2_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_2_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_2_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_3_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_3_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_3_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_3_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_3_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_3_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_3_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_3_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_3_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_3_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_3_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_3_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_3_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_3_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_3_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_3_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_3_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_3_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_3_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_3_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_3_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_3_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_3_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_3_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_3_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_3_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_3_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_3_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_3_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_3_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_4_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_4_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_4_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_4_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_4_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_4_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_4_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_4_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_4_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_4_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_4_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_4_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_4_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_4_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_4_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_4_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_4_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_4_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_4_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_4_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_4_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_4_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_4_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_4_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_4_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_4_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_4_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_4_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_4_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_4_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_5_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_5_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_5_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_5_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_5_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_5_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_5_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_5_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_5_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_5_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_5_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_5_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_5_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_5_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_5_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_5_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_5_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_5_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_5_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_5_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_5_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_5_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_5_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_5_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_5_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_5_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_5_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_5_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_5_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_5_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_6_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_6_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_6_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_6_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_6_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_6_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_6_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_6_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_6_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_6_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_6_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_6_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_6_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_6_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_6_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_6_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_6_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_6_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_6_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_6_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_6_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_6_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_6_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_6_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_6_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_6_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_6_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_6_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_6_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_6_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_7_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_7_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_7_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_7_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_7_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_7_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_7_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_7_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_7_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_7_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_7_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_7_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_7_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_7_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_7_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_7_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_7_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_7_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_7_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_7_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_7_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_7_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_7_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_7_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_7_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_7_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_7_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_7_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_7_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_7_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_8_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_8_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_8_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_8_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_8_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_8_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_8_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_8_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_8_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_8_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_8_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_8_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_8_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_8_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_8_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_8_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_8_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_8_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_8_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_8_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_8_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_8_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_8_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_8_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_8_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_8_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_8_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_8_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_8_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_8_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_9_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_9_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_9_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_9_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_9_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_9_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_9_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_9_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_9_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_9_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_9_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_9_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_9_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_9_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_9_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_9_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_9_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_9_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_9_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_9_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_9_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_9_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_9_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_9_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_9_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_9_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_9_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_9_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_9_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_9_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_10_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_10_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_10_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_10_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_10_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_10_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_10_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_10_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_10_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_10_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_10_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_10_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_10_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_10_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_10_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_10_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_10_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_10_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_10_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_10_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_10_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_10_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_10_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_10_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_10_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_10_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_10_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_10_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_10_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_10_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_11_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_11_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_11_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_11_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_11_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_11_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_11_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_11_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_11_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_11_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_11_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_11_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_11_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_11_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_11_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_11_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_11_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_11_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_11_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_11_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_11_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_11_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_11_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_11_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_11_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_11_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_11_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_11_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_11_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_11_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_12_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_12_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_12_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_12_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_12_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_12_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_12_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_12_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_12_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_12_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_12_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_12_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_12_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_12_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_12_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_12_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_12_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_12_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_12_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_12_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_12_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_12_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_12_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_12_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_12_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_12_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_12_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_12_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_12_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_12_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_13_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_13_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_13_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_13_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_13_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_13_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_13_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_13_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_13_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_13_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_13_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_13_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_13_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_13_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_13_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_13_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_13_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_13_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_13_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_13_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_13_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_13_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_13_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_13_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_13_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_13_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_13_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_13_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_13_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_13_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_14_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_14_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_14_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_14_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_14_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_14_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_14_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_14_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_14_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_14_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_14_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_14_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_14_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_14_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_14_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_14_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_14_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_14_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_14_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_14_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_14_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_14_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_14_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_14_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_14_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_14_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_14_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_14_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_14_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_14_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_15_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_15_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_15_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_15_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_15_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_15_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_15_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_15_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_15_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_15_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_15_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_15_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_15_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_15_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_15_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_15_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_15_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_15_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_15_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_15_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_15_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_15_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_15_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_15_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_15_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_15_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_15_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_15_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_12_15_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_12_15_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_16" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_16" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_17" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_17" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_18" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_18" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_19" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_19" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_20" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_20" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_21" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_21" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_22" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_22" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_23" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_23" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_24" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_24" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_25" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_25" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_26" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_26" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_27" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_27" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_28" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_28" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_29" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_29" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_1_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_1_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_1_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_1_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_1_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_1_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_1_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_1_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_1_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_1_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_1_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_1_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_1_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_1_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_1_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_1_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_1_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_1_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_1_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_1_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_1_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_1_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_1_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_1_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_1_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_1_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_1_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_1_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_1_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_1_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_2_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_2_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_2_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_2_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_2_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_2_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_2_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_2_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_2_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_2_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_2_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_2_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_2_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_2_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_2_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_2_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_2_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_2_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_2_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_2_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_2_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_2_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_2_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_2_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_2_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_2_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_2_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_2_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_2_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_2_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_3_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_3_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_3_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_3_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_3_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_3_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_3_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_3_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_3_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_3_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_3_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_3_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_3_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_3_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_3_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_3_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_3_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_3_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_3_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_3_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_3_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_3_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_3_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_3_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_3_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_3_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_3_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_3_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_3_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_3_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_4_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_4_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_4_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_4_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_4_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_4_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_4_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_4_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_4_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_4_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_4_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_4_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_4_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_4_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_4_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_4_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_4_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_4_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_4_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_4_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_4_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_4_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_4_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_4_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_4_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_4_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_4_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_4_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_4_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_4_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_5_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_5_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_5_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_5_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_5_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_5_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_5_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_5_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_5_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_5_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_5_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_5_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_5_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_5_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_5_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_5_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_5_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_5_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_5_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_5_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_5_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_5_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_5_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_5_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_5_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_5_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_5_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_5_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_5_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_5_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_6_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_6_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_6_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_6_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_6_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_6_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_6_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_6_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_6_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_6_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_6_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_6_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_6_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_6_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_6_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_6_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_6_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_6_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_6_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_6_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_6_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_6_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_6_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_6_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_6_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_6_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_6_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_6_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_6_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_6_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_7_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_7_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_7_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_7_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_7_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_7_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_7_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_7_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_7_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_7_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_7_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_7_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_7_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_7_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_7_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_7_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_7_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_7_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_7_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_7_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_7_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_7_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_7_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_7_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_7_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_7_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_7_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_7_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_7_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_7_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_8_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_8_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_8_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_8_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_8_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_8_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_8_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_8_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_8_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_8_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_8_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_8_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_8_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_8_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_8_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_8_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_8_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_8_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_8_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_8_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_8_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_8_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_8_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_8_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_8_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_8_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_8_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_8_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_8_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_8_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_9_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_9_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_9_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_9_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_9_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_9_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_9_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_9_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_9_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_9_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_9_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_9_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_9_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_9_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_9_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_9_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_9_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_9_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_9_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_9_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_9_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_9_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_9_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_9_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_9_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_9_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_9_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_9_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_9_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_9_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_10_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_10_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_10_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_10_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_10_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_10_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_10_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_10_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_10_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_10_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_10_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_10_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_10_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_10_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_10_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_10_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_10_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_10_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_10_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_10_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_10_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_10_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_10_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_10_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_10_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_10_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_10_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_10_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_10_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_10_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_11_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_11_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_11_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_11_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_11_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_11_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_11_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_11_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_11_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_11_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_11_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_11_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_11_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_11_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_11_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_11_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_11_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_11_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_11_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_11_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_11_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_11_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_11_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_11_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_11_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_11_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_11_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_11_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_11_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_11_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_12_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_12_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_12_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_12_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_12_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_12_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_12_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_12_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_12_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_12_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_12_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_12_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_12_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_12_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_12_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_12_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_12_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_12_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_12_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_12_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_12_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_12_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_12_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_12_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_12_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_12_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_12_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_12_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_12_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_12_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_13_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_13_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_13_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_13_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_13_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_13_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_13_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_13_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_13_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_13_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_13_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_13_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_13_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_13_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_13_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_13_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_13_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_13_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_13_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_13_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_13_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_13_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_13_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_13_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_13_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_13_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_13_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_13_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_13_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_13_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_14_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_14_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_14_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_14_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_14_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_14_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_14_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_14_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_14_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_14_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_14_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_14_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_14_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_14_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_14_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_14_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_14_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_14_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_14_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_14_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_14_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_14_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_14_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_14_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_14_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_14_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_14_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_14_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_14_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_14_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_15_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_15_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_15_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_15_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_15_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_15_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_15_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_15_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_15_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_15_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_15_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_15_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_15_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_15_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_15_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_15_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_15_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_15_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_15_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_15_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_15_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_15_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_15_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_15_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_15_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_15_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_15_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_15_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_13_15_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_13_15_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U81" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U33" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U81" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U33" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U81" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_16" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U33" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_16" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U81" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_17" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U33" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_17" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U81" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_18" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U33" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_18" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U81" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_19" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U33" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_19" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U81" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_20" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U33" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_20" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U81" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_21" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U33" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_21" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_22" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_22" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_23" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_23" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_24" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_24" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_25" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_25" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_26" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_26" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_27" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_27" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_28" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_28" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U49" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_29" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_29" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U82" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U34" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U82" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_1_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U34" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_1_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U82" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_1_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U34" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_1_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U82" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_1_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U34" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_1_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U82" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_1_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U34" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_1_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U82" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_1_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U34" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_1_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U82" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_1_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U34" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_1_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U82" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_1_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U34" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_1_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_1_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_1_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_1_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_1_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_1_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_1_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_1_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_1_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_1_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_1_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_1_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_1_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_1_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_1_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U50" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_1_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_1_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U83" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U35" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U83" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_2_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U35" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_2_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U83" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_2_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U35" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_2_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U83" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_2_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U35" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_2_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U83" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_2_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U35" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_2_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U83" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_2_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U35" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_2_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U83" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_2_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U35" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_2_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U83" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_2_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U35" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_2_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_2_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_2_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_2_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_2_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_2_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_2_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_2_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_2_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_2_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_2_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_2_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_2_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_2_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_2_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U51" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_2_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_2_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U84" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U36" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U84" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_3_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U36" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_3_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U84" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_3_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U36" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_3_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U84" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_3_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U36" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_3_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U84" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_3_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U36" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_3_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U84" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_3_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U36" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_3_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U84" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_3_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U36" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_3_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U84" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_3_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U36" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_3_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_3_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_3_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_3_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_3_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_3_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_3_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_3_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_3_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_3_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_3_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_3_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_3_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_3_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_3_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U52" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_3_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_3_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U85" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U37" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U85" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_4_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U37" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_4_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U85" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_4_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U37" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_4_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U85" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_4_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U37" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_4_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U85" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_4_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U37" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_4_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U85" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_4_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U37" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_4_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U85" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_4_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U37" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_4_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U85" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_4_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U37" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_4_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_4_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_4_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_4_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_4_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_4_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_4_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_4_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_4_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_4_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_4_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_4_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_4_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_4_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_4_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U53" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_4_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_4_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U86" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U38" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U86" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_5_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U38" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_5_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U86" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_5_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U38" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_5_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U86" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_5_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U38" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_5_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U86" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_5_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U38" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_5_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U86" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_5_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U38" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_5_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U86" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_5_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U38" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_5_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U86" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_5_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U38" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_5_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_5_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_5_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_5_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_5_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_5_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_5_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_5_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_5_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_5_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_5_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_5_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_5_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_5_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_5_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U54" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_5_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_5_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U87" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U39" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U87" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_6_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U39" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_6_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U87" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_6_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U39" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_6_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U87" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_6_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U39" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_6_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U87" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_6_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U39" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_6_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U87" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_6_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U39" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_6_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U87" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_6_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U39" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_6_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U87" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_6_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U39" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_6_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_6_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_6_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_6_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_6_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_6_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_6_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_6_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_6_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_6_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_6_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_6_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_6_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_6_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_6_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U55" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_6_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_6_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U88" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U40" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U88" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_7_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U40" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_7_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U88" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_7_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U40" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_7_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U88" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_7_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U40" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_7_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U88" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_7_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U40" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_7_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U88" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_7_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U40" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_7_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U88" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_7_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U40" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_7_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U88" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_7_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U40" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_7_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_7_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_7_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_7_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_7_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_7_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_7_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_7_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_7_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_7_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_7_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_7_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_7_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_7_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_7_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U56" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_7_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_7_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U89" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U41" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U89" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_8_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U41" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_8_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U89" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_8_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U41" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_8_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U89" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_8_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U41" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_8_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U89" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_8_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U41" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_8_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U89" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_8_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U41" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_8_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U89" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_8_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U41" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_8_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U89" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_8_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U41" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_8_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_8_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_8_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_8_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_8_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_8_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_8_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_8_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_8_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_8_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_8_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_8_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_8_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_8_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_8_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U57" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_8_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_8_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U90" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U42" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U90" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_9_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U42" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_9_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U90" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_9_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U42" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_9_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U90" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_9_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U42" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_9_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U90" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_9_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U42" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_9_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U90" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_9_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U42" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_9_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U90" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_9_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U42" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_9_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U90" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_9_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U42" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_9_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_9_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_9_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_9_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_9_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_9_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_9_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_9_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_9_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_9_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_9_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_9_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_9_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_9_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_9_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U58" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_9_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_9_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U91" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U43" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U91" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_10_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U43" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_10_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U91" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_10_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U43" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_10_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U91" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_10_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U43" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_10_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U91" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_10_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U43" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_10_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U91" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_10_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U43" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_10_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U91" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_10_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U43" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_10_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U91" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_10_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U43" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_10_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_10_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_10_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_10_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_10_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_10_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_10_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_10_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_10_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_10_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_10_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_10_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_10_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_10_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_10_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U59" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_10_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_10_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U92" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U44" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U92" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_11_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U44" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_11_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U92" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_11_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U44" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_11_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U92" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_11_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U44" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_11_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U92" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_11_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U44" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_11_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U92" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_11_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U44" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_11_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U92" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_11_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U44" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_11_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U92" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_11_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U44" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_11_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_11_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_11_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_11_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_11_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_11_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_11_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_11_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_11_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_11_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_11_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_11_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_11_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_11_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_11_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U60" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_11_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_11_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U93" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U45" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U93" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_12_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U45" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_12_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U93" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_12_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U45" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_12_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U93" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_12_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U45" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_12_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U93" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_12_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U45" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_12_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U93" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_12_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U45" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_12_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U93" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_12_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U45" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_12_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U93" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_12_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U45" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_12_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_12_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_12_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_12_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_12_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_12_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_12_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_12_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_12_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_12_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_12_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_12_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_12_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_12_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_12_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U61" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_12_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_12_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U94" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U46" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U94" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_13_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U46" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_13_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U94" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_13_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U46" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_13_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U94" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_13_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U46" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_13_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U94" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_13_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U46" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_13_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U94" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_13_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U46" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_13_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U94" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_13_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U46" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_13_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U94" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_13_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U46" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_13_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_13_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_13_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_13_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_13_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_13_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_13_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_13_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_13_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_13_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_13_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_13_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_13_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_13_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_13_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U62" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_13_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_13_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U95" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U47" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U95" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_14_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U47" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_14_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U95" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_14_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U47" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_14_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U95" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_14_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U47" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_14_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U95" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_14_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U47" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_14_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U95" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_14_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U47" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_14_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U95" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_14_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U47" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_14_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U95" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_14_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U47" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_14_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_14_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_14_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_14_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_14_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_14_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_14_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_14_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_14_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_14_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_14_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_14_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_14_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_14_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_14_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U63" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_14_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_14_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U96" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U48" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U96" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_15_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U48" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_15_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U96" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_15_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U48" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_15_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U96" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_15_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U48" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_15_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U96" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_15_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U48" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_15_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U96" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_15_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U48" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_15_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U96" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_15_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U48" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_15_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U96" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_15_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U48" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_15_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_15_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_15_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_15_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_15_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_15_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_15_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_15_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_15_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_15_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_15_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_15_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_15_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_15_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_15_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U64" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_14_15_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_14_15_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U81" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U33" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U81" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U33" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U81" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_16" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U33" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_16" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U81" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_17" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U33" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_17" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U81" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_18" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U33" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_18" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U81" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_19" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U33" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_19" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U81" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_20" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U33" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_20" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U81" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_21" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U17" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_21" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U81" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_22" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_22" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U81" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_23" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_23" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U81" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_24" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_24" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U81" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_25" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_25" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U81" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_26" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_26" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U81" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_27" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_27" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U65" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_28" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_28" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U81" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_29" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U1" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_29" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U82" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U34" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U82" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_1_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U34" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_1_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U82" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_1_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U34" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_1_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U82" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_1_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U34" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_1_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U82" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_1_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U34" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_1_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U82" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_1_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U34" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_1_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U82" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_1_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U34" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_1_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U82" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_1_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U18" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_1_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U82" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_1_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_1_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U82" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_1_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_1_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U82" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_1_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_1_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U82" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_1_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_1_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U82" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_1_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_1_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U82" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_1_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_1_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U66" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_1_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_1_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U82" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_1_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U2" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_1_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U83" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U35" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U83" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_2_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U35" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_2_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U83" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_2_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U35" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_2_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U83" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_2_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U35" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_2_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U83" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_2_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U35" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_2_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U83" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_2_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U35" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_2_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U83" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_2_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U35" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_2_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U83" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_2_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U19" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_2_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U83" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_2_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_2_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U83" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_2_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_2_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U83" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_2_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_2_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U83" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_2_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_2_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U83" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_2_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_2_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U83" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_2_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_2_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U67" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_2_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_2_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U83" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_2_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U3" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_2_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U84" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U36" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U84" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_3_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U36" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_3_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U84" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_3_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U36" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_3_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U84" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_3_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U36" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_3_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U84" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_3_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U36" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_3_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U84" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_3_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U36" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_3_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U84" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_3_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U36" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_3_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U84" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_3_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U20" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_3_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U84" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_3_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_3_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U84" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_3_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_3_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U84" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_3_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_3_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U84" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_3_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_3_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U84" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_3_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_3_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U84" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_3_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_3_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U68" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_3_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_3_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U84" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_3_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U4" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_3_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U85" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U37" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U85" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_4_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U37" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_4_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U85" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_4_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U37" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_4_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U85" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_4_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U37" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_4_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U85" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_4_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U37" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_4_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U85" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_4_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U37" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_4_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U85" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_4_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U37" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_4_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U85" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_4_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U21" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_4_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U85" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_4_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_4_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U85" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_4_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_4_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U85" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_4_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_4_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U85" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_4_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_4_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U85" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_4_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_4_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U85" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_4_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_4_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U69" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_4_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_4_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U85" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_4_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U5" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_4_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U86" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U38" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U86" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_5_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U38" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_5_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U86" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_5_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U38" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_5_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U86" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_5_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U38" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_5_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U86" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_5_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U38" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_5_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U86" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_5_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U38" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_5_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U86" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_5_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U38" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_5_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U86" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_5_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U22" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_5_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U86" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_5_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_5_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U86" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_5_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_5_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U86" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_5_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_5_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U86" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_5_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_5_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U86" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_5_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_5_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U86" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_5_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_5_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U70" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_5_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_5_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U86" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_5_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U6" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_5_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U87" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U39" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U87" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_6_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U39" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_6_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U87" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_6_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U39" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_6_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U87" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_6_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U39" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_6_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U87" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_6_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U39" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_6_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U87" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_6_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U39" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_6_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U87" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_6_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U39" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_6_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U87" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_6_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U23" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_6_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U87" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_6_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_6_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U87" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_6_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_6_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U87" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_6_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_6_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U87" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_6_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_6_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U87" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_6_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_6_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U87" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_6_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_6_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U71" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_6_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_6_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U87" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_6_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U7" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_6_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U88" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U40" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U88" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_7_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U40" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_7_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U88" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_7_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U40" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_7_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U88" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_7_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U40" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_7_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U88" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_7_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U40" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_7_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U88" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_7_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U40" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_7_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U88" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_7_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U40" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_7_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U88" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_7_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U24" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_7_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U88" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_7_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_7_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U88" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_7_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_7_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U88" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_7_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_7_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U88" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_7_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_7_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U88" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_7_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_7_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U88" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_7_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_7_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U72" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_7_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_7_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U88" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_7_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U8" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_7_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U89" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U41" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U89" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_8_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U41" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_8_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U89" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_8_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U41" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_8_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U89" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_8_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U41" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_8_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U89" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_8_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U41" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_8_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U89" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_8_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U41" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_8_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U89" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_8_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U41" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_8_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U89" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_8_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U25" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_8_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U89" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_8_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_8_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U89" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_8_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_8_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U89" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_8_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_8_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U89" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_8_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_8_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U89" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_8_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_8_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U89" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_8_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_8_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U73" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_8_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_8_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U89" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_8_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U9" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_8_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U90" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U42" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U90" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_9_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U42" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_9_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U90" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_9_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U42" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_9_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U90" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_9_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U42" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_9_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U90" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_9_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U42" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_9_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U90" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_9_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U42" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_9_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U90" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_9_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U42" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_9_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U90" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_9_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U26" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_9_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U90" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_9_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_9_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U90" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_9_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_9_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U90" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_9_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_9_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U90" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_9_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_9_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U90" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_9_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_9_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U90" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_9_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_9_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U74" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_9_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_9_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U90" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_9_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U10" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_9_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U91" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U43" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U91" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_10_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U43" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_10_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U91" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_10_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U43" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_10_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U91" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_10_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U43" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_10_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U91" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_10_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U43" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_10_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U91" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_10_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U43" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_10_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U91" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_10_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U43" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_10_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U91" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_10_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U27" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_10_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U91" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_10_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_10_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U91" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_10_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_10_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U91" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_10_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_10_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U91" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_10_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_10_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U91" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_10_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_10_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U91" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_10_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_10_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U75" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_10_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_10_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U91" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_10_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U11" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_10_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U92" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U44" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U92" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_11_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U44" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_11_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U92" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_11_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U44" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_11_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U92" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_11_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U44" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_11_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U92" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_11_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U44" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_11_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U92" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_11_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U44" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_11_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U92" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_11_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U44" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_11_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U92" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_11_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U28" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_11_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U92" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_11_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_11_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U92" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_11_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_11_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U92" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_11_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_11_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U92" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_11_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_11_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U92" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_11_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_11_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U92" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_11_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_11_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U76" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_11_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_11_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U92" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_11_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U12" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_11_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U93" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U45" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U93" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_12_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U45" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_12_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U93" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_12_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U45" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_12_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U93" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_12_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U45" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_12_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U93" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_12_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U45" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_12_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U93" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_12_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U45" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_12_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U93" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_12_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U45" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_12_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U93" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_12_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U29" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_12_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U93" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_12_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_12_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U93" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_12_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_12_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U93" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_12_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_12_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U93" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_12_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_12_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U93" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_12_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_12_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U93" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_12_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_12_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U77" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_12_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_12_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U93" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_12_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U13" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_12_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U94" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U46" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U94" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_13_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U46" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_13_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U94" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_13_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U46" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_13_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U94" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_13_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U46" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_13_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U94" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_13_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U46" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_13_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U94" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_13_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U46" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_13_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U94" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_13_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U46" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_13_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U94" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_13_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U30" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_13_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U94" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_13_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_13_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U94" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_13_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_13_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U94" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_13_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_13_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U94" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_13_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_13_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U94" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_13_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_13_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U94" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_13_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_13_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U78" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_13_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_13_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U94" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_13_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U14" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_13_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U95" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U47" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U95" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_14_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U47" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_14_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U95" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_14_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U47" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_14_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U95" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_14_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U47" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_14_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U95" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_14_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U47" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_14_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U95" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_14_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U47" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_14_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U95" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_14_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U47" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_14_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U95" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_14_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U31" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_14_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U95" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_14_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_14_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U95" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_14_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_14_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U95" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_14_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_14_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U95" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_14_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_14_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U95" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_14_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_14_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U95" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_14_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_14_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U79" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_14_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_14_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U95" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_14_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U15" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_14_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U96" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U48" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_15" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U96" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_15_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U48" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_15_1" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U96" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_15_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U48" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_15_2" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U96" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_15_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U48" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_15_3" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U96" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_15_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U48" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_15_4" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U96" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_15_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U48" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_15_5" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U96" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_15_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U48" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_15_6" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U96" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_15_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U32" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_15_7" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U96" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_15_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_15_8" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U96" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_15_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_15_9" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U96" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_15_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_15_s" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U96" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_15_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_15_10" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U96" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_15_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_15_11" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U96" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_15_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_15_12" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U80" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_15_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_15_13" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fmul" ID="" IMPL="maxdsp" LATENCY="1" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_2_max_dsp_1_U96" SOURCE="doitgen_no_taffo.c:59" VARIABLE="mul18_15_15_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fadd" ID="" IMPL="fulldsp" LATENCY="1" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_2_full_dsp_1_U16" SOURCE="doitgen_no_taffo.c:59" VARIABLE="add21_15_15_14" MODULE="doitgen_Pipeline_VITIS_LOOP_50_1" LOOP="VITIS_LOOP_50_1" BUNDLEDNAME="" DSP="2" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="control_s_axi_U" SOURCE="" VARIABLE="" MODULE="doitgen" LOOP="" BUNDLEDNAME="control" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem_m_axi_U" SOURCE="" VARIABLE="" MODULE="doitgen" LOOP="" BUNDLEDNAME="gmem" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem_0_m_axi_U" SOURCE="" VARIABLE="" MODULE="doitgen" LOOP="" BUNDLEDNAME="gmem_0" DSP="0" BRAM="0" URAM="0"/>
</BindInfo>
