************************************
Synthesis fir
Checking dot... PASS
Checking vhdl... PASS
Simulating fir
Checking results...PASS
Checking if simulations run...PASS
************************************
Synthesis fir_optimized
Checking dot... FAIL
Checking vhdl... FAIL
Simulating fir
Checking results...PASS
Checking if simulations run...PASS
