m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/simulation/modelsim
vTEST
Z1 !s110 1613649637
!i10b 1
!s100 ozS2PR7]2>J1D>9W=0:[<1
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
I9<f38UfClU5dJVjbOo>n10
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
w1613646245
8/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TEST.v
F/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TEST.v
!i122 1
L0 5 27
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1613649637.000000
!s107 /home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TEST.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH|/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TEST.v|
!i113 1
Z6 o-vlog01compat -work work
Z7 !s92 -vlog01compat -work work +incdir+/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH
Z8 tCvgOpt 0
n@t@e@s@t
vTFT_FLASH
R1
!i10b 1
!s100 I2l`76o_f1l9zI=ZmbWOI3
R2
IT[Og<e<1Acbm4FaA1CzLm3
R3
R0
w1613649557
8/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v
F/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v
!i122 0
L0 16 287
R4
r1
!s85 0
31
R5
!s107 /home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH|/home/koutakimura/workspace/ProjectFolder/Intel/FPGA/MAX10/Display/TFT_FLASH/TFT_FLASH.v|
!i113 1
R6
R7
R8
n@t@f@t_@f@l@a@s@h
