/*
 * Generated by Bluespec Compiler, version 2021.07 (build 4cac6eb)
 * 
 * On Thu Dec  9 15:43:44 CET 2021
 * 
 */
#include "bluesim_primitives.h"
#include "top.h"


/* String declarations */
static std::string const __str_literal_2("%b", 2u);
static std::string const __str_literal_1("%d", 2u);


/* Constructor */
MOD_top::MOD_top(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_data(simHdl, "data", this, 4u, (tUInt8)0u, (tUInt8)0u),
    PORT_RST_N((tUInt8)1u)
{
  symbol_count = 2u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_top::init_symbols_0()
{
  init_symbol(&symbols[0u], "data", SYM_MODULE, &INST_data);
  init_symbol(&symbols[1u], "RL_test", SYM_RULE);
}


/* Rule actions */

void MOD_top::RL_test()
{
  tUInt8 DEF_x__h79;
  tUInt8 DEF__0_CONCAT_NOT_data_ULT_5_AND_data_ULE_10_CONCAT_0___d7;
  tUInt8 DEF_data_EQ_15___d8;
  tUInt8 DEF_r_t_b__h384;
  DEF_r_t_b__h384 = INST_data.METH_read();
  DEF_data_EQ_15___d8 = DEF_r_t_b__h384 == (tUInt8)15u;
  DEF__0_CONCAT_NOT_data_ULT_5_AND_data_ULE_10_CONCAT_0___d7 = (tUInt8)15u & ((!(DEF_r_t_b__h384 < (tUInt8)5u) && DEF_r_t_b__h384 <= (tUInt8)10u) << 1u);
  DEF_x__h79 = (tUInt8)15u & (DEF_r_t_b__h384 + (tUInt8)1u);
  INST_data.METH_write(DEF_x__h79);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    dollar_display(sim_hdl, this, "s,4", &__str_literal_1, DEF_r_t_b__h384);
    dollar_display(sim_hdl,
		   this,
		   "s,4",
		   &__str_literal_2,
		   DEF__0_CONCAT_NOT_data_ULT_5_AND_data_ULE_10_CONCAT_0___d7);
    if (DEF_data_EQ_15___d8)
      dollar_finish(sim_hdl, "32", 1u);
  }
}


/* Methods */


/* Reset routines */

void MOD_top::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_data.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_top::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_top::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_data.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_top::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 2u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  num = INST_data.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_top::dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_top &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_top::vcd_defs(tVCDDumpType dt, MOD_top &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 1u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
    }
}

void MOD_top::vcd_prims(tVCDDumpType dt, MOD_top &backing)
{
  INST_data.dump_VCD(dt, backing.INST_data);
}
