{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1698829445904 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698829445905 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 01 17:04:05 2023 " "Processing started: Wed Nov 01 17:04:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698829445905 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1698829445905 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Bin2BCD -c Bin2BCD " "Command: quartus_map --read_settings_files=on --write_settings_files=off Bin2BCD -c Bin2BCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1698829445905 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1698829446203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/fpga/examples/11.bin2bcd/sim/bin2bcd_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/fpga/examples/11.bin2bcd/sim/bin2bcd_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bin2BCD_TB " "Found entity 1: Bin2BCD_TB" {  } { { "../Sim/Bin2BCD_TB.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/Sim/Bin2BCD_TB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698829446246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698829446246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/fpga/examples/11.bin2bcd/rtl/bin2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/fpga/examples/11.bin2bcd/rtl/bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bin2BCD " "Found entity 1: Bin2BCD" {  } { { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1698829446248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1698829446248 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Bin2BCD " "Elaborating entity \"Bin2BCD\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1698829446279 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp1 Bin2BCD.v(8) " "Verilog HDL or VHDL warning at Bin2BCD.v(8): object \"temp1\" assigned a value but never read" {  } { { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698829446280 "|Bin2BCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp2 Bin2BCD.v(8) " "Verilog HDL or VHDL warning at Bin2BCD.v(8): object \"temp2\" assigned a value but never read" {  } { { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698829446281 "|Bin2BCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp3 Bin2BCD.v(8) " "Verilog HDL or VHDL warning at Bin2BCD.v(8): object \"temp3\" assigned a value but never read" {  } { { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698829446281 "|Bin2BCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp4 Bin2BCD.v(8) " "Verilog HDL or VHDL warning at Bin2BCD.v(8): object \"temp4\" assigned a value but never read" {  } { { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698829446281 "|Bin2BCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp5 Bin2BCD.v(8) " "Verilog HDL or VHDL warning at Bin2BCD.v(8): object \"temp5\" assigned a value but never read" {  } { { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698829446281 "|Bin2BCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp6 Bin2BCD.v(8) " "Verilog HDL or VHDL warning at Bin2BCD.v(8): object \"temp6\" assigned a value but never read" {  } { { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698829446281 "|Bin2BCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp7 Bin2BCD.v(8) " "Verilog HDL or VHDL warning at Bin2BCD.v(8): object \"temp7\" assigned a value but never read" {  } { { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698829446281 "|Bin2BCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp8 Bin2BCD.v(8) " "Verilog HDL or VHDL warning at Bin2BCD.v(8): object \"temp8\" assigned a value but never read" {  } { { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698829446281 "|Bin2BCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp9 Bin2BCD.v(8) " "Verilog HDL or VHDL warning at Bin2BCD.v(8): object \"temp9\" assigned a value but never read" {  } { { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698829446281 "|Bin2BCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp10 Bin2BCD.v(8) " "Verilog HDL or VHDL warning at Bin2BCD.v(8): object \"temp10\" assigned a value but never read" {  } { { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698829446281 "|Bin2BCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp11 Bin2BCD.v(8) " "Verilog HDL or VHDL warning at Bin2BCD.v(8): object \"temp11\" assigned a value but never read" {  } { { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698829446281 "|Bin2BCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp12 Bin2BCD.v(8) " "Verilog HDL or VHDL warning at Bin2BCD.v(8): object \"temp12\" assigned a value but never read" {  } { { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698829446281 "|Bin2BCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp13 Bin2BCD.v(8) " "Verilog HDL or VHDL warning at Bin2BCD.v(8): object \"temp13\" assigned a value but never read" {  } { { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698829446281 "|Bin2BCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp14 Bin2BCD.v(8) " "Verilog HDL or VHDL warning at Bin2BCD.v(8): object \"temp14\" assigned a value but never read" {  } { { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698829446281 "|Bin2BCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp15 Bin2BCD.v(8) " "Verilog HDL or VHDL warning at Bin2BCD.v(8): object \"temp15\" assigned a value but never read" {  } { { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698829446281 "|Bin2BCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp16 Bin2BCD.v(8) " "Verilog HDL or VHDL warning at Bin2BCD.v(8): object \"temp16\" assigned a value but never read" {  } { { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698829446281 "|Bin2BCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp17 Bin2BCD.v(8) " "Verilog HDL or VHDL warning at Bin2BCD.v(8): object \"temp17\" assigned a value but never read" {  } { { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698829446281 "|Bin2BCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp18 Bin2BCD.v(8) " "Verilog HDL or VHDL warning at Bin2BCD.v(8): object \"temp18\" assigned a value but never read" {  } { { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698829446281 "|Bin2BCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp19 Bin2BCD.v(8) " "Verilog HDL or VHDL warning at Bin2BCD.v(8): object \"temp19\" assigned a value but never read" {  } { { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698829446281 "|Bin2BCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp20 Bin2BCD.v(8) " "Verilog HDL or VHDL warning at Bin2BCD.v(8): object \"temp20\" assigned a value but never read" {  } { { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 8 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698829446281 "|Bin2BCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t1 Bin2BCD.v(9) " "Verilog HDL or VHDL warning at Bin2BCD.v(9): object \"t1\" assigned a value but never read" {  } { { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698829446281 "|Bin2BCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t2 Bin2BCD.v(9) " "Verilog HDL or VHDL warning at Bin2BCD.v(9): object \"t2\" assigned a value but never read" {  } { { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698829446281 "|Bin2BCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t3 Bin2BCD.v(9) " "Verilog HDL or VHDL warning at Bin2BCD.v(9): object \"t3\" assigned a value but never read" {  } { { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698829446281 "|Bin2BCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t4 Bin2BCD.v(9) " "Verilog HDL or VHDL warning at Bin2BCD.v(9): object \"t4\" assigned a value but never read" {  } { { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698829446282 "|Bin2BCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t5 Bin2BCD.v(9) " "Verilog HDL or VHDL warning at Bin2BCD.v(9): object \"t5\" assigned a value but never read" {  } { { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698829446282 "|Bin2BCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t6 Bin2BCD.v(9) " "Verilog HDL or VHDL warning at Bin2BCD.v(9): object \"t6\" assigned a value but never read" {  } { { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698829446282 "|Bin2BCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t7 Bin2BCD.v(9) " "Verilog HDL or VHDL warning at Bin2BCD.v(9): object \"t7\" assigned a value but never read" {  } { { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698829446282 "|Bin2BCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t8 Bin2BCD.v(9) " "Verilog HDL or VHDL warning at Bin2BCD.v(9): object \"t8\" assigned a value but never read" {  } { { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698829446282 "|Bin2BCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t9 Bin2BCD.v(9) " "Verilog HDL or VHDL warning at Bin2BCD.v(9): object \"t9\" assigned a value but never read" {  } { { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698829446282 "|Bin2BCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t10 Bin2BCD.v(9) " "Verilog HDL or VHDL warning at Bin2BCD.v(9): object \"t10\" assigned a value but never read" {  } { { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698829446282 "|Bin2BCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t11 Bin2BCD.v(9) " "Verilog HDL or VHDL warning at Bin2BCD.v(9): object \"t11\" assigned a value but never read" {  } { { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698829446282 "|Bin2BCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t12 Bin2BCD.v(9) " "Verilog HDL or VHDL warning at Bin2BCD.v(9): object \"t12\" assigned a value but never read" {  } { { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698829446282 "|Bin2BCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t13 Bin2BCD.v(9) " "Verilog HDL or VHDL warning at Bin2BCD.v(9): object \"t13\" assigned a value but never read" {  } { { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698829446282 "|Bin2BCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t14 Bin2BCD.v(9) " "Verilog HDL or VHDL warning at Bin2BCD.v(9): object \"t14\" assigned a value but never read" {  } { { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698829446282 "|Bin2BCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t15 Bin2BCD.v(9) " "Verilog HDL or VHDL warning at Bin2BCD.v(9): object \"t15\" assigned a value but never read" {  } { { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698829446282 "|Bin2BCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t16 Bin2BCD.v(9) " "Verilog HDL or VHDL warning at Bin2BCD.v(9): object \"t16\" assigned a value but never read" {  } { { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698829446282 "|Bin2BCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t17 Bin2BCD.v(9) " "Verilog HDL or VHDL warning at Bin2BCD.v(9): object \"t17\" assigned a value but never read" {  } { { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698829446282 "|Bin2BCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t18 Bin2BCD.v(9) " "Verilog HDL or VHDL warning at Bin2BCD.v(9): object \"t18\" assigned a value but never read" {  } { { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698829446282 "|Bin2BCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t19 Bin2BCD.v(9) " "Verilog HDL or VHDL warning at Bin2BCD.v(9): object \"t19\" assigned a value but never read" {  } { { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698829446282 "|Bin2BCD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t20 Bin2BCD.v(9) " "Verilog HDL or VHDL warning at Bin2BCD.v(9): object \"t20\" assigned a value but never read" {  } { { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1698829446282 "|Bin2BCD"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1698829448019 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1698829448545 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1698829448545 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "265 " "Implemented 265 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1698829448578 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1698829448578 ""} { "Info" "ICUT_CUT_TM_LCELLS" "221 " "Implemented 221 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1698829448578 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1698829448578 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4640 " "Peak virtual memory: 4640 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698829448601 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 01 17:04:08 2023 " "Processing ended: Wed Nov 01 17:04:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698829448601 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698829448601 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698829448601 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1698829448601 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1698829450124 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698829450125 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 01 17:04:09 2023 " "Processing started: Wed Nov 01 17:04:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698829450125 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1698829450125 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Bin2BCD -c Bin2BCD " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Bin2BCD -c Bin2BCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1698829450125 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1698829450220 ""}
{ "Info" "0" "" "Project  = Bin2BCD" {  } {  } 0 0 "Project  = Bin2BCD" 0 0 "Fitter" 0 0 1698829450220 ""}
{ "Info" "0" "" "Revision = Bin2BCD" {  } {  } 0 0 "Revision = Bin2BCD" 0 0 "Fitter" 0 0 1698829450221 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1698829450269 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Bin2BCD EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"Bin2BCD\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1698829450284 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698829450315 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698829450316 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1698829450316 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1698829450368 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1698829450506 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1698829450506 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1698829450506 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1698829450506 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/Projects/FPGA/Examples/11.Bin2BCD/Project/" { { 0 { 0 ""} 0 545 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1698829450508 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/Projects/FPGA/Examples/11.Bin2BCD/Project/" { { 0 { 0 ""} 0 547 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1698829450508 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/Projects/FPGA/Examples/11.Bin2BCD/Project/" { { 0 { 0 ""} 0 549 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1698829450508 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/Projects/FPGA/Examples/11.Bin2BCD/Project/" { { 0 { 0 ""} 0 551 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1698829450508 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/Projects/FPGA/Examples/11.Bin2BCD/Project/" { { 0 { 0 ""} 0 553 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1698829450508 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1698829450508 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1698829450509 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "44 44 " "No exact pin location assignment(s) for 44 pins of 44 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bcd_out\[0\] " "Pin bcd_out\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { bcd_out[0] } } } { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 5 0 0 } } { "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bcd_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/Projects/FPGA/Examples/11.Bin2BCD/Project/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698829450767 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bcd_out\[1\] " "Pin bcd_out\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { bcd_out[1] } } } { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 5 0 0 } } { "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bcd_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/Projects/FPGA/Examples/11.Bin2BCD/Project/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698829450767 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bcd_out\[2\] " "Pin bcd_out\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { bcd_out[2] } } } { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 5 0 0 } } { "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bcd_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/Projects/FPGA/Examples/11.Bin2BCD/Project/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698829450767 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bcd_out\[3\] " "Pin bcd_out\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { bcd_out[3] } } } { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 5 0 0 } } { "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bcd_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/Projects/FPGA/Examples/11.Bin2BCD/Project/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698829450767 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bcd_out\[4\] " "Pin bcd_out\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { bcd_out[4] } } } { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 5 0 0 } } { "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bcd_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/Projects/FPGA/Examples/11.Bin2BCD/Project/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698829450767 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bcd_out\[5\] " "Pin bcd_out\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { bcd_out[5] } } } { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 5 0 0 } } { "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bcd_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/Projects/FPGA/Examples/11.Bin2BCD/Project/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698829450767 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bcd_out\[6\] " "Pin bcd_out\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { bcd_out[6] } } } { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 5 0 0 } } { "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bcd_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/Projects/FPGA/Examples/11.Bin2BCD/Project/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698829450767 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bcd_out\[7\] " "Pin bcd_out\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { bcd_out[7] } } } { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 5 0 0 } } { "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bcd_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/Projects/FPGA/Examples/11.Bin2BCD/Project/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698829450767 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bcd_out\[8\] " "Pin bcd_out\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { bcd_out[8] } } } { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 5 0 0 } } { "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bcd_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/Projects/FPGA/Examples/11.Bin2BCD/Project/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698829450767 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bcd_out\[9\] " "Pin bcd_out\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { bcd_out[9] } } } { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 5 0 0 } } { "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bcd_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/Projects/FPGA/Examples/11.Bin2BCD/Project/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698829450767 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bcd_out\[10\] " "Pin bcd_out\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { bcd_out[10] } } } { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 5 0 0 } } { "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bcd_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/Projects/FPGA/Examples/11.Bin2BCD/Project/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698829450767 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bcd_out\[11\] " "Pin bcd_out\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { bcd_out[11] } } } { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 5 0 0 } } { "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bcd_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/Projects/FPGA/Examples/11.Bin2BCD/Project/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698829450767 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bcd_out\[12\] " "Pin bcd_out\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { bcd_out[12] } } } { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 5 0 0 } } { "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bcd_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/Projects/FPGA/Examples/11.Bin2BCD/Project/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698829450767 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bcd_out\[13\] " "Pin bcd_out\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { bcd_out[13] } } } { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 5 0 0 } } { "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bcd_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/Projects/FPGA/Examples/11.Bin2BCD/Project/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698829450767 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bcd_out\[14\] " "Pin bcd_out\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { bcd_out[14] } } } { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 5 0 0 } } { "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bcd_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/Projects/FPGA/Examples/11.Bin2BCD/Project/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698829450767 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bcd_out\[15\] " "Pin bcd_out\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { bcd_out[15] } } } { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 5 0 0 } } { "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bcd_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/Projects/FPGA/Examples/11.Bin2BCD/Project/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698829450767 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bcd_out\[16\] " "Pin bcd_out\[16\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { bcd_out[16] } } } { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 5 0 0 } } { "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bcd_out[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/Projects/FPGA/Examples/11.Bin2BCD/Project/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698829450767 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bcd_out\[17\] " "Pin bcd_out\[17\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { bcd_out[17] } } } { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 5 0 0 } } { "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bcd_out[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/Projects/FPGA/Examples/11.Bin2BCD/Project/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698829450767 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bcd_out\[18\] " "Pin bcd_out\[18\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { bcd_out[18] } } } { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 5 0 0 } } { "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bcd_out[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/Projects/FPGA/Examples/11.Bin2BCD/Project/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698829450767 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bcd_out\[19\] " "Pin bcd_out\[19\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { bcd_out[19] } } } { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 5 0 0 } } { "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bcd_out[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/Projects/FPGA/Examples/11.Bin2BCD/Project/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698829450767 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bcd_out\[20\] " "Pin bcd_out\[20\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { bcd_out[20] } } } { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 5 0 0 } } { "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bcd_out[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/Projects/FPGA/Examples/11.Bin2BCD/Project/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698829450767 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bcd_out\[21\] " "Pin bcd_out\[21\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { bcd_out[21] } } } { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 5 0 0 } } { "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bcd_out[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/Projects/FPGA/Examples/11.Bin2BCD/Project/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698829450767 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bcd_out\[22\] " "Pin bcd_out\[22\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { bcd_out[22] } } } { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 5 0 0 } } { "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bcd_out[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/Projects/FPGA/Examples/11.Bin2BCD/Project/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698829450767 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bcd_out\[23\] " "Pin bcd_out\[23\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { bcd_out[23] } } } { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 5 0 0 } } { "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bcd_out[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/Projects/FPGA/Examples/11.Bin2BCD/Project/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698829450767 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bin_in\[0\] " "Pin bin_in\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { bin_in[0] } } } { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 3 0 0 } } { "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bin_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/Projects/FPGA/Examples/11.Bin2BCD/Project/" { { 0 { 0 ""} 0 5 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698829450767 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bin_in\[16\] " "Pin bin_in\[16\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { bin_in[16] } } } { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 3 0 0 } } { "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bin_in[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/Projects/FPGA/Examples/11.Bin2BCD/Project/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698829450767 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bin_in\[19\] " "Pin bin_in\[19\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { bin_in[19] } } } { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 3 0 0 } } { "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bin_in[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/Projects/FPGA/Examples/11.Bin2BCD/Project/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698829450767 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bin_in\[17\] " "Pin bin_in\[17\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { bin_in[17] } } } { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 3 0 0 } } { "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bin_in[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/Projects/FPGA/Examples/11.Bin2BCD/Project/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698829450767 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bin_in\[18\] " "Pin bin_in\[18\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { bin_in[18] } } } { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 3 0 0 } } { "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bin_in[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/Projects/FPGA/Examples/11.Bin2BCD/Project/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698829450767 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bin_in\[15\] " "Pin bin_in\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { bin_in[15] } } } { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 3 0 0 } } { "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bin_in[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/Projects/FPGA/Examples/11.Bin2BCD/Project/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698829450767 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bin_in\[14\] " "Pin bin_in\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { bin_in[14] } } } { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 3 0 0 } } { "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bin_in[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/Projects/FPGA/Examples/11.Bin2BCD/Project/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698829450767 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bin_in\[13\] " "Pin bin_in\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { bin_in[13] } } } { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 3 0 0 } } { "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bin_in[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/Projects/FPGA/Examples/11.Bin2BCD/Project/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698829450767 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bin_in\[12\] " "Pin bin_in\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { bin_in[12] } } } { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 3 0 0 } } { "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bin_in[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/Projects/FPGA/Examples/11.Bin2BCD/Project/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698829450767 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bin_in\[11\] " "Pin bin_in\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { bin_in[11] } } } { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 3 0 0 } } { "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bin_in[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/Projects/FPGA/Examples/11.Bin2BCD/Project/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698829450767 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bin_in\[10\] " "Pin bin_in\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { bin_in[10] } } } { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 3 0 0 } } { "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bin_in[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/Projects/FPGA/Examples/11.Bin2BCD/Project/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698829450767 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bin_in\[9\] " "Pin bin_in\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { bin_in[9] } } } { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 3 0 0 } } { "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bin_in[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/Projects/FPGA/Examples/11.Bin2BCD/Project/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698829450767 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bin_in\[8\] " "Pin bin_in\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { bin_in[8] } } } { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 3 0 0 } } { "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bin_in[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/Projects/FPGA/Examples/11.Bin2BCD/Project/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698829450767 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bin_in\[7\] " "Pin bin_in\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { bin_in[7] } } } { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 3 0 0 } } { "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bin_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/Projects/FPGA/Examples/11.Bin2BCD/Project/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698829450767 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bin_in\[6\] " "Pin bin_in\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { bin_in[6] } } } { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 3 0 0 } } { "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bin_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/Projects/FPGA/Examples/11.Bin2BCD/Project/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698829450767 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bin_in\[5\] " "Pin bin_in\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { bin_in[5] } } } { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 3 0 0 } } { "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bin_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/Projects/FPGA/Examples/11.Bin2BCD/Project/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698829450767 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bin_in\[4\] " "Pin bin_in\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { bin_in[4] } } } { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 3 0 0 } } { "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bin_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/Projects/FPGA/Examples/11.Bin2BCD/Project/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698829450767 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bin_in\[3\] " "Pin bin_in\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { bin_in[3] } } } { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 3 0 0 } } { "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bin_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/Projects/FPGA/Examples/11.Bin2BCD/Project/" { { 0 { 0 ""} 0 8 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698829450767 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bin_in\[2\] " "Pin bin_in\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { bin_in[2] } } } { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 3 0 0 } } { "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bin_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/Projects/FPGA/Examples/11.Bin2BCD/Project/" { { 0 { 0 ""} 0 7 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698829450767 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bin_in\[1\] " "Pin bin_in\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/quartus ii 13.1/quartus/bin64/pin_planner.ppl" { bin_in[1] } } } { "../RTL/Bin2BCD.v" "" { Text "U:/Projects/FPGA/Examples/11.Bin2BCD/RTL/Bin2BCD.v" 3 0 0 } } { "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus ii 13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bin_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "U:/Projects/FPGA/Examples/11.Bin2BCD/Project/" { { 0 { 0 ""} 0 6 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1698829450767 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1698829450767 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Bin2BCD.sdc " "Synopsys Design Constraints File file not found: 'Bin2BCD.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1698829450941 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1698829450942 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1698829450942 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1698829450943 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1698829450944 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1698829450945 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1698829450945 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1698829450947 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1698829450948 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1698829450948 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698829450949 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1698829450951 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1698829450951 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1698829450952 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1698829450952 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1698829450953 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1698829450953 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1698829450953 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "44 unused 2.5V 20 24 0 " "Number of I/O pins in group: 44 (unused VREF, 2.5V VCCIO, 20 input, 24 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1698829450958 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1698829450958 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1698829450958 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 13 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1698829450959 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1698829450959 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1698829450959 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1698829450959 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1698829450959 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1698829450959 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1698829450959 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1698829450959 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1698829450959 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1698829450959 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698829451198 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1698829451593 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698829451640 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1698829451645 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1698829451908 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698829451908 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1698829452134 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "U:/Projects/FPGA/Examples/11.Bin2BCD/Project/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1698829452418 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1698829452418 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698829452458 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1698829452458 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1698829452458 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1698829452458 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.08 " "Total time spent on timing analysis during the Fitter is 0.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1698829452465 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1698829452512 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1698829452638 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1698829452680 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1698829452837 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1698829453105 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/Projects/FPGA/Examples/11.Bin2BCD/Project/output_files/Bin2BCD.fit.smsg " "Generated suppressed messages file U:/Projects/FPGA/Examples/11.Bin2BCD/Project/output_files/Bin2BCD.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1698829453411 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5364 " "Peak virtual memory: 5364 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698829453678 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 01 17:04:13 2023 " "Processing ended: Wed Nov 01 17:04:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698829453678 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698829453678 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698829453678 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1698829453678 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1698829454994 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698829454994 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 01 17:04:14 2023 " "Processing started: Wed Nov 01 17:04:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698829454994 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1698829454994 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Bin2BCD -c Bin2BCD " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Bin2BCD -c Bin2BCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1698829454994 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1698829455536 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1698829455550 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4609 " "Peak virtual memory: 4609 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698829455736 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 01 17:04:15 2023 " "Processing ended: Wed Nov 01 17:04:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698829455736 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698829455736 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698829455736 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1698829455736 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1698829456298 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1698829457242 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698829457243 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 01 17:04:16 2023 " "Processing started: Wed Nov 01 17:04:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698829457243 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1698829457243 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Bin2BCD -c Bin2BCD " "Command: quartus_sta Bin2BCD -c Bin2BCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1698829457243 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1698829457347 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1698829457444 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1698829457444 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1698829457478 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1698829457478 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Bin2BCD.sdc " "Synopsys Design Constraints File file not found: 'Bin2BCD.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1698829457645 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1698829457645 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1698829457645 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1698829457646 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1698829457646 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1698829457646 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1698829457647 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1698829457651 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1698829457653 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1698829457654 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1698829457658 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1698829457660 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1698829457661 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1698829457662 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1698829457663 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1698829457689 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1698829457706 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1698829457976 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1698829458034 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1698829458034 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1698829458034 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1698829458034 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1698829458036 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1698829458042 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1698829458045 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1698829458048 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1698829458050 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1698829458053 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1698829458079 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1698829458221 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1698829458221 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1698829458221 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Quartus II" 0 -1 1698829458222 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1698829458226 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1698829458230 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1698829458233 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1698829458237 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1698829458240 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1698829458553 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1698829458554 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4665 " "Peak virtual memory: 4665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698829458626 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 01 17:04:18 2023 " "Processing ended: Wed Nov 01 17:04:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698829458626 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698829458626 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698829458626 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1698829458626 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1698829460031 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698829460031 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 01 17:04:19 2023 " "Processing started: Wed Nov 01 17:04:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698829460031 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1698829460031 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Bin2BCD -c Bin2BCD " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Bin2BCD -c Bin2BCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1698829460031 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Bin2BCD_8_1200mv_85c_slow.vo U:/Projects/FPGA/Examples/11.Bin2BCD/Project/simulation/modelsim/ simulation " "Generated file Bin2BCD_8_1200mv_85c_slow.vo in folder \"U:/Projects/FPGA/Examples/11.Bin2BCD/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1698829460330 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Bin2BCD_8_1200mv_0c_slow.vo U:/Projects/FPGA/Examples/11.Bin2BCD/Project/simulation/modelsim/ simulation " "Generated file Bin2BCD_8_1200mv_0c_slow.vo in folder \"U:/Projects/FPGA/Examples/11.Bin2BCD/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1698829460368 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Bin2BCD_min_1200mv_0c_fast.vo U:/Projects/FPGA/Examples/11.Bin2BCD/Project/simulation/modelsim/ simulation " "Generated file Bin2BCD_min_1200mv_0c_fast.vo in folder \"U:/Projects/FPGA/Examples/11.Bin2BCD/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1698829460407 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Bin2BCD.vo U:/Projects/FPGA/Examples/11.Bin2BCD/Project/simulation/modelsim/ simulation " "Generated file Bin2BCD.vo in folder \"U:/Projects/FPGA/Examples/11.Bin2BCD/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1698829460446 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Bin2BCD_8_1200mv_85c_v_slow.sdo U:/Projects/FPGA/Examples/11.Bin2BCD/Project/simulation/modelsim/ simulation " "Generated file Bin2BCD_8_1200mv_85c_v_slow.sdo in folder \"U:/Projects/FPGA/Examples/11.Bin2BCD/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1698829460476 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Bin2BCD_8_1200mv_0c_v_slow.sdo U:/Projects/FPGA/Examples/11.Bin2BCD/Project/simulation/modelsim/ simulation " "Generated file Bin2BCD_8_1200mv_0c_v_slow.sdo in folder \"U:/Projects/FPGA/Examples/11.Bin2BCD/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1698829460506 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Bin2BCD_min_1200mv_0c_v_fast.sdo U:/Projects/FPGA/Examples/11.Bin2BCD/Project/simulation/modelsim/ simulation " "Generated file Bin2BCD_min_1200mv_0c_v_fast.sdo in folder \"U:/Projects/FPGA/Examples/11.Bin2BCD/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1698829460537 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Bin2BCD_v.sdo U:/Projects/FPGA/Examples/11.Bin2BCD/Project/simulation/modelsim/ simulation " "Generated file Bin2BCD_v.sdo in folder \"U:/Projects/FPGA/Examples/11.Bin2BCD/Project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1698829460567 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4570 " "Peak virtual memory: 4570 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698829460607 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 01 17:04:20 2023 " "Processing ended: Wed Nov 01 17:04:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698829460607 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698829460607 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698829460607 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1698829460607 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 48 s " "Quartus II Full Compilation was successful. 0 errors, 48 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1698829461192 ""}
