module up_down(input clk, input reset, input updown, output [7:0] count, output [7:0]seg);
reg [7:0] count=0;
reg [7:0] seg;
always@(posedge clk or posedge reset)
begin
if (reset==1)
count<=7'd0;
else
if(updown==0)
if(count==7'd99)
count<=7'd0;
else
count<=count+7'd1;
else
if(count==7'd0)
count<=7'd99;
else
count<==count-7'd1;
end
always @ (count)
begin
case(count)

endmodule

