Source Block: oh/elink/hdl/elink_example.v@52:62@HdlIdDef
   /*AUTOINPUT*/

   /*AUTOWIRE*/
   // Beginning of automatic wires (for undeclared instantiated-module outputs)
   wire			done;			// From egen_txwr of egen.v
   wire			rx_clk_pll;		// From elink of elink.v
   wire			rx_lclk;		// From eclocks of eclocks.v
   wire			rx_lclk_div4;		// From eclocks of eclocks.v
   wire			soft_reset;		// From elink of elink.v
   wire			tx_lclk;		// From eclocks of eclocks.v
   wire			tx_lclk90;		// From eclocks of eclocks.v

Diff Content:
- 57    wire			rx_clk_pll;		// From elink of elink.v
+ 57    wire			elink_en;		// From elink of elink.v
+ 57    wire			elink_reset;		// From eclocks of eclocks.v

Clone Blocks:
Clone Blocks 1:
oh/elink/hdl/elink_example.v@53:63

   /*AUTOWIRE*/
   // Beginning of automatic wires (for undeclared instantiated-module outputs)
   wire			done;			// From egen_txwr of egen.v
   wire			rx_clk_pll;		// From elink of elink.v
   wire			rx_lclk;		// From eclocks of eclocks.v
   wire			rx_lclk_div4;		// From eclocks of eclocks.v
   wire			soft_reset;		// From elink of elink.v
   wire			tx_lclk;		// From eclocks of eclocks.v
   wire			tx_lclk90;		// From eclocks of eclocks.v
   wire			tx_lclk_div4;		// From eclocks of eclocks.v

Clone Blocks 2:
oh/elink/hdl/elink_example.v@51:61
   
   /*AUTOINPUT*/

   /*AUTOWIRE*/
   // Beginning of automatic wires (for undeclared instantiated-module outputs)
   wire			done;			// From egen_txwr of egen.v
   wire			rx_clk_pll;		// From elink of elink.v
   wire			rx_lclk;		// From eclocks of eclocks.v
   wire			rx_lclk_div4;		// From eclocks of eclocks.v
   wire			soft_reset;		// From elink of elink.v
   wire			tx_lclk;		// From eclocks of eclocks.v

Clone Blocks 3:
oh/elink/hdl/elink_example.v@54:64
   /*AUTOWIRE*/
   // Beginning of automatic wires (for undeclared instantiated-module outputs)
   wire			done;			// From egen_txwr of egen.v
   wire			rx_clk_pll;		// From elink of elink.v
   wire			rx_lclk;		// From eclocks of eclocks.v
   wire			rx_lclk_div4;		// From eclocks of eclocks.v
   wire			soft_reset;		// From elink of elink.v
   wire			tx_lclk;		// From eclocks of eclocks.v
   wire			tx_lclk90;		// From eclocks of eclocks.v
   wire			tx_lclk_div4;		// From eclocks of eclocks.v
   wire			txrd_access;		// From egen_txrd of egen.v

