{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Compiler Database Interface Quartus II " "Info: Running Quartus II Compiler Database Interface" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 Service Pack 0.08 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 Service Pack 0.08 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 08 18:26:31 2011 " "Info: Processing started: Tue Nov 08 18:26:31 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb DE0_Default -c DE0_Default --incremental_compilation_export --incremental_compilation_export_partition_name --incremental_compilation_export_netlist_type=POST_FIT " "Info: Command: quartus_cdb DE0_Default -c DE0_Default --incremental_compilation_export --incremental_compilation_export_partition_name --incremental_compilation_export_netlist_type=POST_FIT" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQTK_QIC_EXPORT_POST_FIT_NO_LOGICLOCK_REGIONS" "" "Warning: No LogicLock regions detected in the exported post-fit netlist.  No-fit error and circuit performance degradation likely in parent project." {  } {  } 0 0 "No LogicLock regions detected in the exported post-fit netlist.  No-fit error and circuit performance degradation likely in parent project." 0 0 "" 0 -1}
{ "Info" "IQTK_QIC_EXPORT_FOUND_PIN_TOP" "" "Info: Exported design partition includes one or more complex I/O elements" { { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "ENOUT " "Info: Node ENOUT is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 640 640 816 656 "ENOUT" "" } { 632 528 640 648 "ENOUT" "" } { 40 1896 1944 56 "ENOUT" "" } { 152 1552 1600 168 "ENOUT" "" } { 24 1896 1992 40 "ENOUT" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "OutCLK " "Info: Node OutCLK is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 48 2192 2368 64 "OutCLK" "" } { 128 1584 1664 144 "OutCLK" "" } { 40 2144 2192 56 "OutCLK" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "ENWFIFO " "Info: Node ENWFIFO is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 608 640 816 624 "ENWFIFO" "" } { 456 232 304 472 "ENWFIFO" "" } { 600 528 643 616 "ENWFIFO" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "aclr " "Info: Node aclr is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 656 640 816 672 "aclr" "" } { 504 232 304 520 "aclr" "" } { 648 528 640 664 "aclr" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SOUT\[31\] " "Info: Node SOUT\[31\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 200 2288 2464 216 "SOUT\[31..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SOUT\[30\] " "Info: Node SOUT\[30\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 200 2288 2464 216 "SOUT\[31..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SOUT\[29\] " "Info: Node SOUT\[29\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 200 2288 2464 216 "SOUT\[31..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SOUT\[28\] " "Info: Node SOUT\[28\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 200 2288 2464 216 "SOUT\[31..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SOUT\[27\] " "Info: Node SOUT\[27\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 200 2288 2464 216 "SOUT\[31..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SOUT\[26\] " "Info: Node SOUT\[26\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 200 2288 2464 216 "SOUT\[31..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SOUT\[25\] " "Info: Node SOUT\[25\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 200 2288 2464 216 "SOUT\[31..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SOUT\[24\] " "Info: Node SOUT\[24\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 200 2288 2464 216 "SOUT\[31..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SOUT\[23\] " "Info: Node SOUT\[23\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 200 2288 2464 216 "SOUT\[31..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SOUT\[22\] " "Info: Node SOUT\[22\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 200 2288 2464 216 "SOUT\[31..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SOUT\[21\] " "Info: Node SOUT\[21\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 200 2288 2464 216 "SOUT\[31..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SOUT\[20\] " "Info: Node SOUT\[20\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 200 2288 2464 216 "SOUT\[31..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SOUT\[19\] " "Info: Node SOUT\[19\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 200 2288 2464 216 "SOUT\[31..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SOUT\[18\] " "Info: Node SOUT\[18\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 200 2288 2464 216 "SOUT\[31..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SOUT\[17\] " "Info: Node SOUT\[17\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 200 2288 2464 216 "SOUT\[31..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SOUT\[16\] " "Info: Node SOUT\[16\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 200 2288 2464 216 "SOUT\[31..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SOUT\[15\] " "Info: Node SOUT\[15\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 200 2288 2464 216 "SOUT\[31..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SOUT\[14\] " "Info: Node SOUT\[14\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 200 2288 2464 216 "SOUT\[31..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SOUT\[13\] " "Info: Node SOUT\[13\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 200 2288 2464 216 "SOUT\[31..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SOUT\[12\] " "Info: Node SOUT\[12\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 200 2288 2464 216 "SOUT\[31..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SOUT\[11\] " "Info: Node SOUT\[11\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 200 2288 2464 216 "SOUT\[31..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SOUT\[10\] " "Info: Node SOUT\[10\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 200 2288 2464 216 "SOUT\[31..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SOUT\[9\] " "Info: Node SOUT\[9\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 200 2288 2464 216 "SOUT\[31..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SOUT\[8\] " "Info: Node SOUT\[8\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 200 2288 2464 216 "SOUT\[31..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SOUT\[7\] " "Info: Node SOUT\[7\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 200 2288 2464 216 "SOUT\[31..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SOUT\[6\] " "Info: Node SOUT\[6\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 200 2288 2464 216 "SOUT\[31..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SOUT\[5\] " "Info: Node SOUT\[5\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 200 2288 2464 216 "SOUT\[31..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SOUT\[4\] " "Info: Node SOUT\[4\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 200 2288 2464 216 "SOUT\[31..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SOUT\[3\] " "Info: Node SOUT\[3\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 200 2288 2464 216 "SOUT\[31..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SOUT\[2\] " "Info: Node SOUT\[2\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 200 2288 2464 216 "SOUT\[31..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SOUT\[1\] " "Info: Node SOUT\[1\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 200 2288 2464 216 "SOUT\[31..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SOUT\[0\] " "Info: Node SOUT\[0\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 200 2288 2464 216 "SOUT\[31..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Wrusedw0\[10\] " "Info: Node Wrusedw0\[10\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 400 592 768 416 "Wrusedw0\[10..0\]" "" } { 112 1584 1676 128 "Wrusedw0\[10..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Wrusedw0\[9\] " "Info: Node Wrusedw0\[9\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 400 592 768 416 "Wrusedw0\[10..0\]" "" } { 112 1584 1676 128 "Wrusedw0\[10..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Wrusedw0\[8\] " "Info: Node Wrusedw0\[8\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 400 592 768 416 "Wrusedw0\[10..0\]" "" } { 112 1584 1676 128 "Wrusedw0\[10..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Wrusedw0\[7\] " "Info: Node Wrusedw0\[7\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 400 592 768 416 "Wrusedw0\[10..0\]" "" } { 112 1584 1676 128 "Wrusedw0\[10..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Wrusedw0\[6\] " "Info: Node Wrusedw0\[6\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 400 592 768 416 "Wrusedw0\[10..0\]" "" } { 112 1584 1676 128 "Wrusedw0\[10..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Wrusedw0\[5\] " "Info: Node Wrusedw0\[5\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 400 592 768 416 "Wrusedw0\[10..0\]" "" } { 112 1584 1676 128 "Wrusedw0\[10..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Wrusedw0\[4\] " "Info: Node Wrusedw0\[4\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 400 592 768 416 "Wrusedw0\[10..0\]" "" } { 112 1584 1676 128 "Wrusedw0\[10..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Wrusedw0\[3\] " "Info: Node Wrusedw0\[3\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 400 592 768 416 "Wrusedw0\[10..0\]" "" } { 112 1584 1676 128 "Wrusedw0\[10..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Wrusedw0\[2\] " "Info: Node Wrusedw0\[2\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 400 592 768 416 "Wrusedw0\[10..0\]" "" } { 112 1584 1676 128 "Wrusedw0\[10..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Wrusedw0\[1\] " "Info: Node Wrusedw0\[1\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 400 592 768 416 "Wrusedw0\[10..0\]" "" } { 112 1584 1676 128 "Wrusedw0\[10..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Wrusedw0\[0\] " "Info: Node Wrusedw0\[0\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 400 592 768 416 "Wrusedw0\[10..0\]" "" } { 112 1584 1676 128 "Wrusedw0\[10..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "addEN " "Info: Node addEN is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 336 2232 2408 352 "addEN" "" } { 664 1056 1120 680 "adden" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "ENTrig " "Info: Node ENTrig is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 624 640 816 640 "ENTrig" "" } { 616 528 640 632 "ENTrig" "" } { 728 1056 1120 744 "EnTrig" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "TrigEN_CMD " "Info: Node TrigEN_CMD is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 368 2232 2408 384 "TrigEN_CMD" "" } { 760 1056 1127 776 "TrigEN_CMD" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SetInit " "Info: Node SetInit is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 352 2232 2408 368 "SetInit" "" } { 792 1056 1120 808 "SetInit" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SetTrigTime " "Info: Node SetTrigTime is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 384 2232 2408 400 "SetTrigTime" "" } { 624 1384 1449 640 "SetTrigTime" "" } { 376 2162 2232 392 "SetTrigTime" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "state\[3\] " "Info: Node state\[3\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 672 640 816 688 "state\[3..0\]" "" } { 856 8 104 872 "state\[3\]" "" } { 968 216 312 984 "state\[0\]" "" } { 960 816 912 976 "state\[1\]" "" } { 952 1424 1520 968 "state\[2\]" "" } { 952 2056 2152 968 "state\[3\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "state\[2\] " "Info: Node state\[2\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 672 640 816 688 "state\[3..0\]" "" } { 856 8 104 872 "state\[3\]" "" } { 968 216 312 984 "state\[0\]" "" } { 960 816 912 976 "state\[1\]" "" } { 952 1424 1520 968 "state\[2\]" "" } { 952 2056 2152 968 "state\[3\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "state\[1\] " "Info: Node state\[1\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 672 640 816 688 "state\[3..0\]" "" } { 856 8 104 872 "state\[3\]" "" } { 968 216 312 984 "state\[0\]" "" } { 960 816 912 976 "state\[1\]" "" } { 952 1424 1520 968 "state\[2\]" "" } { 952 2056 2152 968 "state\[3\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "state\[0\] " "Info: Node state\[0\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 672 640 816 688 "state\[3..0\]" "" } { 856 8 104 872 "state\[3\]" "" } { 968 216 312 984 "state\[0\]" "" } { 960 816 912 976 "state\[1\]" "" } { 952 1424 1520 968 "state\[2\]" "" } { 952 2056 2152 968 "state\[3\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "EN_FIFO " "Info: Node EN_FIFO is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 432 592 768 448 "EN_FIFO" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX0_DP " "Info: Node HEX0_DP is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 976 312 488 992 "HEX0_DP" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX1_DP " "Info: Node HEX1_DP is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 968 912 1088 984 "HEX1_DP" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX2_DP " "Info: Node HEX2_DP is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 960 1520 1696 976 "HEX2_DP" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX3_DP " "Info: Node HEX3_DP is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 960 2152 2328 976 "HEX3_DP" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "CLKUN " "Info: Node CLKUN is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 296 632 808 312 "CLKUN" "" } { 216 456 512 232 "CLKUN" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PLLbusy " "Info: Node PLLbusy is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 312 632 808 328 "PLLbusy" "" } { 248 456 512 264 "PLLbusy" "" } { 304 1080 1144 320 "PLLbusy" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "TxOut " "Info: Node TxOut is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 32 2192 2368 48 "TxOut" "" } { 24 2144 2192 40 "TxOUT" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "OPC_RD " "Info: Node OPC_RD is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 168 2048 2224 184 "OPC_RD" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "OPC_FinishRD " "Info: Node OPC_FinishRD is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 184 2048 2224 200 "OPC_FinishRD" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX0_D\[6\] " "Info: Node HEX0_D\[6\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 960 312 488 976 "HEX0_D\[6..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX0_D\[5\] " "Info: Node HEX0_D\[5\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 960 312 488 976 "HEX0_D\[6..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX0_D\[4\] " "Info: Node HEX0_D\[4\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 960 312 488 976 "HEX0_D\[6..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX0_D\[3\] " "Info: Node HEX0_D\[3\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 960 312 488 976 "HEX0_D\[6..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX0_D\[2\] " "Info: Node HEX0_D\[2\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 960 312 488 976 "HEX0_D\[6..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX0_D\[1\] " "Info: Node HEX0_D\[1\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 960 312 488 976 "HEX0_D\[6..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX0_D\[0\] " "Info: Node HEX0_D\[0\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 960 312 488 976 "HEX0_D\[6..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX1_D\[6\] " "Info: Node HEX1_D\[6\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 952 912 1088 968 "HEX1_D\[6..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX1_D\[5\] " "Info: Node HEX1_D\[5\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 952 912 1088 968 "HEX1_D\[6..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX1_D\[4\] " "Info: Node HEX1_D\[4\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 952 912 1088 968 "HEX1_D\[6..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX1_D\[3\] " "Info: Node HEX1_D\[3\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 952 912 1088 968 "HEX1_D\[6..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX1_D\[2\] " "Info: Node HEX1_D\[2\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 952 912 1088 968 "HEX1_D\[6..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX1_D\[1\] " "Info: Node HEX1_D\[1\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 952 912 1088 968 "HEX1_D\[6..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX1_D\[0\] " "Info: Node HEX1_D\[0\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 952 912 1088 968 "HEX1_D\[6..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX2_D\[6\] " "Info: Node HEX2_D\[6\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 944 1520 1696 960 "HEX2_D\[6..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX2_D\[5\] " "Info: Node HEX2_D\[5\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 944 1520 1696 960 "HEX2_D\[6..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX2_D\[4\] " "Info: Node HEX2_D\[4\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 944 1520 1696 960 "HEX2_D\[6..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX2_D\[3\] " "Info: Node HEX2_D\[3\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 944 1520 1696 960 "HEX2_D\[6..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX2_D\[2\] " "Info: Node HEX2_D\[2\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 944 1520 1696 960 "HEX2_D\[6..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX2_D\[1\] " "Info: Node HEX2_D\[1\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 944 1520 1696 960 "HEX2_D\[6..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX2_D\[0\] " "Info: Node HEX2_D\[0\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 944 1520 1696 960 "HEX2_D\[6..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX3_D\[6\] " "Info: Node HEX3_D\[6\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 944 2152 2328 960 "HEX3_D\[6..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX3_D\[5\] " "Info: Node HEX3_D\[5\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 944 2152 2328 960 "HEX3_D\[6..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX3_D\[4\] " "Info: Node HEX3_D\[4\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 944 2152 2328 960 "HEX3_D\[6..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX3_D\[3\] " "Info: Node HEX3_D\[3\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 944 2152 2328 960 "HEX3_D\[6..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX3_D\[2\] " "Info: Node HEX3_D\[2\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 944 2152 2328 960 "HEX3_D\[6..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX3_D\[1\] " "Info: Node HEX3_D\[1\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 944 2152 2328 960 "HEX3_D\[6..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX3_D\[0\] " "Info: Node HEX3_D\[0\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 944 2152 2328 960 "HEX3_D\[6..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LED\[9\] " "Info: Node LED\[9\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 336 1256 1432 352 "LED\[9..0\]" "" } { 304 1240 1312 320 "LED\[9..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LED\[8\] " "Info: Node LED\[8\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 336 1256 1432 352 "LED\[9..0\]" "" } { 304 1240 1312 320 "LED\[9..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LED\[7\] " "Info: Node LED\[7\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 336 1256 1432 352 "LED\[9..0\]" "" } { 304 1240 1312 320 "LED\[9..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LED\[6\] " "Info: Node LED\[6\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 336 1256 1432 352 "LED\[9..0\]" "" } { 304 1240 1312 320 "LED\[9..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LED\[5\] " "Info: Node LED\[5\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 336 1256 1432 352 "LED\[9..0\]" "" } { 304 1240 1312 320 "LED\[9..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LED\[4\] " "Info: Node LED\[4\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 336 1256 1432 352 "LED\[9..0\]" "" } { 304 1240 1312 320 "LED\[9..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LED\[3\] " "Info: Node LED\[3\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 336 1256 1432 352 "LED\[9..0\]" "" } { 304 1240 1312 320 "LED\[9..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LED\[2\] " "Info: Node LED\[2\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 336 1256 1432 352 "LED\[9..0\]" "" } { 304 1240 1312 320 "LED\[9..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LED\[1\] " "Info: Node LED\[1\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 336 1256 1432 352 "LED\[9..0\]" "" } { 304 1240 1312 320 "LED\[9..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LED\[0\] " "Info: Node LED\[0\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 336 1256 1432 352 "LED\[9..0\]" "" } { 304 1240 1312 320 "LED\[9..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "OPC_Data_For_TXOUT\[7\] " "Info: Node OPC_Data_For_TXOUT\[7\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 144 1992 2168 160 "OPC_Data_For_TXOUT\[7..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "OPC_Data_For_TXOUT\[6\] " "Info: Node OPC_Data_For_TXOUT\[6\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 144 1992 2168 160 "OPC_Data_For_TXOUT\[7..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "OPC_Data_For_TXOUT\[5\] " "Info: Node OPC_Data_For_TXOUT\[5\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 144 1992 2168 160 "OPC_Data_For_TXOUT\[7..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "OPC_Data_For_TXOUT\[4\] " "Info: Node OPC_Data_For_TXOUT\[4\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 144 1992 2168 160 "OPC_Data_For_TXOUT\[7..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "OPC_Data_For_TXOUT\[3\] " "Info: Node OPC_Data_For_TXOUT\[3\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 144 1992 2168 160 "OPC_Data_For_TXOUT\[7..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "OPC_Data_For_TXOUT\[2\] " "Info: Node OPC_Data_For_TXOUT\[2\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 144 1992 2168 160 "OPC_Data_For_TXOUT\[7..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "OPC_Data_For_TXOUT\[1\] " "Info: Node OPC_Data_For_TXOUT\[1\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 144 1992 2168 160 "OPC_Data_For_TXOUT\[7..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "OPC_Data_For_TXOUT\[0\] " "Info: Node OPC_Data_For_TXOUT\[0\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 144 1992 2168 160 "OPC_Data_For_TXOUT\[7..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "OPC_TDataOut\[31\] " "Info: Node OPC_TDataOut\[31\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 232 2016 2192 248 "OPC_TDataOut\[31..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "OPC_TDataOut\[30\] " "Info: Node OPC_TDataOut\[30\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 232 2016 2192 248 "OPC_TDataOut\[31..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "OPC_TDataOut\[29\] " "Info: Node OPC_TDataOut\[29\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 232 2016 2192 248 "OPC_TDataOut\[31..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "OPC_TDataOut\[28\] " "Info: Node OPC_TDataOut\[28\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 232 2016 2192 248 "OPC_TDataOut\[31..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "OPC_TDataOut\[27\] " "Info: Node OPC_TDataOut\[27\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 232 2016 2192 248 "OPC_TDataOut\[31..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "OPC_TDataOut\[26\] " "Info: Node OPC_TDataOut\[26\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 232 2016 2192 248 "OPC_TDataOut\[31..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "OPC_TDataOut\[25\] " "Info: Node OPC_TDataOut\[25\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 232 2016 2192 248 "OPC_TDataOut\[31..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "OPC_TDataOut\[24\] " "Info: Node OPC_TDataOut\[24\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 232 2016 2192 248 "OPC_TDataOut\[31..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "OPC_TDataOut\[23\] " "Info: Node OPC_TDataOut\[23\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 232 2016 2192 248 "OPC_TDataOut\[31..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "OPC_TDataOut\[22\] " "Info: Node OPC_TDataOut\[22\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 232 2016 2192 248 "OPC_TDataOut\[31..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "OPC_TDataOut\[21\] " "Info: Node OPC_TDataOut\[21\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 232 2016 2192 248 "OPC_TDataOut\[31..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "OPC_TDataOut\[20\] " "Info: Node OPC_TDataOut\[20\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 232 2016 2192 248 "OPC_TDataOut\[31..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "OPC_TDataOut\[19\] " "Info: Node OPC_TDataOut\[19\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 232 2016 2192 248 "OPC_TDataOut\[31..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "OPC_TDataOut\[18\] " "Info: Node OPC_TDataOut\[18\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 232 2016 2192 248 "OPC_TDataOut\[31..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "OPC_TDataOut\[17\] " "Info: Node OPC_TDataOut\[17\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 232 2016 2192 248 "OPC_TDataOut\[31..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "OPC_TDataOut\[16\] " "Info: Node OPC_TDataOut\[16\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 232 2016 2192 248 "OPC_TDataOut\[31..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "OPC_TDataOut\[15\] " "Info: Node OPC_TDataOut\[15\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 232 2016 2192 248 "OPC_TDataOut\[31..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "OPC_TDataOut\[14\] " "Info: Node OPC_TDataOut\[14\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 232 2016 2192 248 "OPC_TDataOut\[31..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "OPC_TDataOut\[13\] " "Info: Node OPC_TDataOut\[13\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 232 2016 2192 248 "OPC_TDataOut\[31..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "OPC_TDataOut\[12\] " "Info: Node OPC_TDataOut\[12\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 232 2016 2192 248 "OPC_TDataOut\[31..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "OPC_TDataOut\[11\] " "Info: Node OPC_TDataOut\[11\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 232 2016 2192 248 "OPC_TDataOut\[31..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "OPC_TDataOut\[10\] " "Info: Node OPC_TDataOut\[10\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 232 2016 2192 248 "OPC_TDataOut\[31..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "OPC_TDataOut\[9\] " "Info: Node OPC_TDataOut\[9\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 232 2016 2192 248 "OPC_TDataOut\[31..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "OPC_TDataOut\[8\] " "Info: Node OPC_TDataOut\[8\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 232 2016 2192 248 "OPC_TDataOut\[31..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "OPC_TDataOut\[7\] " "Info: Node OPC_TDataOut\[7\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 232 2016 2192 248 "OPC_TDataOut\[31..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "OPC_TDataOut\[6\] " "Info: Node OPC_TDataOut\[6\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 232 2016 2192 248 "OPC_TDataOut\[31..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "OPC_TDataOut\[5\] " "Info: Node OPC_TDataOut\[5\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 232 2016 2192 248 "OPC_TDataOut\[31..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "OPC_TDataOut\[4\] " "Info: Node OPC_TDataOut\[4\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 232 2016 2192 248 "OPC_TDataOut\[31..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "OPC_TDataOut\[3\] " "Info: Node OPC_TDataOut\[3\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 232 2016 2192 248 "OPC_TDataOut\[31..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "OPC_TDataOut\[2\] " "Info: Node OPC_TDataOut\[2\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 232 2016 2192 248 "OPC_TDataOut\[31..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "OPC_TDataOut\[1\] " "Info: Node OPC_TDataOut\[1\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 232 2016 2192 248 "OPC_TDataOut\[31..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "OPC_TDataOut\[0\] " "Info: Node OPC_TDataOut\[0\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 232 2016 2192 248 "OPC_TDataOut\[31..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "OPC_tIndex\[4\] " "Info: Node OPC_tIndex\[4\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 216 2016 2192 232 "OPC_tIndex\[4..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "OPC_tIndex\[3\] " "Info: Node OPC_tIndex\[3\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 216 2016 2192 232 "OPC_tIndex\[4..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "OPC_tIndex\[2\] " "Info: Node OPC_tIndex\[2\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 216 2016 2192 232 "OPC_tIndex\[4..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "OPC_tIndex\[1\] " "Info: Node OPC_tIndex\[1\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 216 2016 2192 232 "OPC_tIndex\[4..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "OPC_tIndex\[0\] " "Info: Node OPC_tIndex\[0\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 216 2016 2192 232 "OPC_tIndex\[4..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "TestOut\[15\] " "Info: Node TestOut\[15\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[14..0\]" "" } { -96 1112 1177 -80 "TestOut\[15\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "TestOut\[14\] " "Info: Node TestOut\[14\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[14..0\]" "" } { -96 1112 1177 -80 "TestOut\[15\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "TestOut\[13\] " "Info: Node TestOut\[13\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[14..0\]" "" } { -96 1112 1177 -80 "TestOut\[15\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "TestOut\[12\] " "Info: Node TestOut\[12\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[14..0\]" "" } { -96 1112 1177 -80 "TestOut\[15\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "TestOut\[11\] " "Info: Node TestOut\[11\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[14..0\]" "" } { -96 1112 1177 -80 "TestOut\[15\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "TestOut\[10\] " "Info: Node TestOut\[10\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[14..0\]" "" } { -96 1112 1177 -80 "TestOut\[15\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "TestOut\[9\] " "Info: Node TestOut\[9\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[14..0\]" "" } { -96 1112 1177 -80 "TestOut\[15\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "TestOut\[8\] " "Info: Node TestOut\[8\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[14..0\]" "" } { -96 1112 1177 -80 "TestOut\[15\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "TestOut\[7\] " "Info: Node TestOut\[7\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[14..0\]" "" } { -96 1112 1177 -80 "TestOut\[15\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "TestOut\[6\] " "Info: Node TestOut\[6\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[14..0\]" "" } { -96 1112 1177 -80 "TestOut\[15\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "TestOut\[5\] " "Info: Node TestOut\[5\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[14..0\]" "" } { -96 1112 1177 -80 "TestOut\[15\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "TestOut\[4\] " "Info: Node TestOut\[4\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[14..0\]" "" } { -96 1112 1177 -80 "TestOut\[15\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "TestOut\[3\] " "Info: Node TestOut\[3\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[14..0\]" "" } { -96 1112 1177 -80 "TestOut\[15\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "TestOut\[2\] " "Info: Node TestOut\[2\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[14..0\]" "" } { -96 1112 1177 -80 "TestOut\[15\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "TestOut\[1\] " "Info: Node TestOut\[1\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[14..0\]" "" } { -96 1112 1177 -80 "TestOut\[15\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "TestOut\[0\] " "Info: Node TestOut\[0\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 24 1280 1456 40 "TestOut\[15..0\]" "" } { -40 1272 1360 -24 "TestOut\[14..0\]" "" } { -96 1112 1177 -80 "TestOut\[15\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "TX_DATAOUT\[7\] " "Info: Node TX_DATAOUT\[7\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 512 1968 2144 528 "TX_DATAOUT\[7..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "TX_DATAOUT\[6\] " "Info: Node TX_DATAOUT\[6\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 512 1968 2144 528 "TX_DATAOUT\[7..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "TX_DATAOUT\[5\] " "Info: Node TX_DATAOUT\[5\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 512 1968 2144 528 "TX_DATAOUT\[7..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "TX_DATAOUT\[4\] " "Info: Node TX_DATAOUT\[4\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 512 1968 2144 528 "TX_DATAOUT\[7..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "TX_DATAOUT\[3\] " "Info: Node TX_DATAOUT\[3\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 512 1968 2144 528 "TX_DATAOUT\[7..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "TX_DATAOUT\[2\] " "Info: Node TX_DATAOUT\[2\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 512 1968 2144 528 "TX_DATAOUT\[7..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "TX_DATAOUT\[1\] " "Info: Node TX_DATAOUT\[1\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 512 1968 2144 528 "TX_DATAOUT\[7..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "TX_DATAOUT\[0\] " "Info: Node TX_DATAOUT\[0\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 512 1968 2144 528 "TX_DATAOUT\[7..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "TrigEN_SW " "Info: Node TrigEN_SW is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 784 888 1056 800 "TrigEN_SW" "" } { 776 1056 1120 792 "TrigEN_SW" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW2 " "Info: Node SW2 is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { -88 944 1112 -72 "SW2" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "CLKIN " "Info: Node CLKIN is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 160 -56 112 176 "CLKIN" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Reload2 " "Info: Node Reload2 is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 736 -24 144 752 "Reload2" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Reload1 " "Info: Node Reload1 is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 704 -24 144 720 "Reload1" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "CLKIN2 " "Info: Node CLKIN2 is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 304 -56 112 320 "CLKIN2" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SerCLKSet " "Info: Node SerCLKSet is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 104 352 520 120 "SerCLKSet" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Xin\[3\] " "Info: Node Xin\[3\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 432 72 240 448 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Xin\[1\] " "Info: Node Xin\[1\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 432 72 240 448 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Xin\[2\] " "Info: Node Xin\[2\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 432 72 240 448 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Xin\[0\] " "Info: Node Xin\[0\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 432 72 240 448 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Rx " "Info: Node Rx is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 304 1504 1672 320 "Rx" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Xin\[5\] " "Info: Node Xin\[5\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 432 72 240 448 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Xin\[4\] " "Info: Node Xin\[4\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 432 72 240 448 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Xin\[7\] " "Info: Node Xin\[7\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 432 72 240 448 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Xin\[6\] " "Info: Node Xin\[6\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 432 72 240 448 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Xin\[9\] " "Info: Node Xin\[9\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 432 72 240 448 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Xin\[8\] " "Info: Node Xin\[8\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 432 72 240 448 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Xin\[11\] " "Info: Node Xin\[11\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 432 72 240 448 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Xin\[10\] " "Info: Node Xin\[10\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 432 72 240 448 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Xin\[13\] " "Info: Node Xin\[13\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 432 72 240 448 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Xin\[12\] " "Info: Node Xin\[12\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 432 72 240 448 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Xin\[15\] " "Info: Node Xin\[15\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 432 72 240 448 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "Xin\[14\] " "Info: Node Xin\[14\] is a complex I/O" {  } { { "Block1.bdf" "" { Schematic "Z:/FCD-3009-1.1/DE0/LogicAnalyzer/FPGA_LE/Block1.bdf" { { 432 72 240 448 "Xin\[15..0\]" "" } { 712 1056 1120 728 "Xin\[15..0\]" "" } } } }  } 0 0 "Node %1!s! is a complex I/O" 0 0 "" 0 -1}  } {  } 0 0 "Exported design partition includes one or more complex I/O elements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Compiler Database Interface 0 s 1  Quartus II " "Info: Quartus II Compiler Database Interface was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "232 " "Info: Peak virtual memory: 232 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 08 18:26:34 2011 " "Info: Processing ended: Tue Nov 08 18:26:34 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
