TimeQuest Timing Analyzer report for l3
Thu Nov 16 01:23:14 2023
Quartus II 32-bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk50'
 12. Slow Model Setup: 'counter9:inst2|count~0'
 13. Slow Model Hold: 'clk50'
 14. Slow Model Hold: 'counter9:inst2|count~0'
 15. Slow Model Minimum Pulse Width: 'clk50'
 16. Slow Model Minimum Pulse Width: 'counter9:inst2|count~0'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Propagation Delay
 22. Minimum Propagation Delay
 23. Fast Model Setup Summary
 24. Fast Model Hold Summary
 25. Fast Model Recovery Summary
 26. Fast Model Removal Summary
 27. Fast Model Minimum Pulse Width Summary
 28. Fast Model Setup: 'clk50'
 29. Fast Model Setup: 'counter9:inst2|count~0'
 30. Fast Model Hold: 'clk50'
 31. Fast Model Hold: 'counter9:inst2|count~0'
 32. Fast Model Minimum Pulse Width: 'clk50'
 33. Fast Model Minimum Pulse Width: 'counter9:inst2|count~0'
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Propagation Delay
 39. Minimum Propagation Delay
 40. Multicorner Timing Analysis Summary
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Progagation Delay
 46. Minimum Progagation Delay
 47. Setup Transfers
 48. Hold Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name      ; l3                                               ;
; Device Family      ; Cyclone II                                       ;
; Device Name        ; EP2C20F484C7                                     ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Unavailable                                      ;
+--------------------+--------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                         ;
+------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------+
; Clock Name             ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                    ;
+------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------+
; clk50                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk50 }                  ;
; counter9:inst2|count~0 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { counter9:inst2|count~0 } ;
+------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------+


+--------------------------------------------------------------+
; Slow Model Fmax Summary                                      ;
+------------+-----------------+------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name             ; Note ;
+------------+-----------------+------------------------+------+
; 239.41 MHz ; 239.41 MHz      ; clk50                  ;      ;
; 376.22 MHz ; 376.22 MHz      ; counter9:inst2|count~0 ;      ;
+------------+-----------------+------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------+
; Slow Model Setup Summary                        ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; clk50                  ; -3.177 ; -28.299       ;
; counter9:inst2|count~0 ; -1.658 ; -19.682       ;
+------------------------+--------+---------------+


+-------------------------------------------------+
; Slow Model Hold Summary                         ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; clk50                  ; -2.524 ; -16.124       ;
; counter9:inst2|count~0 ; 0.636  ; 0.000         ;
+------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-------------------------------------------------+
; Slow Model Minimum Pulse Width Summary          ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; clk50                  ; -1.631 ; -22.405       ;
; counter9:inst2|count~0 ; -0.611 ; -20.774       ;
+------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk50'                                                                                                                        ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; -3.177 ; counter9:inst2|count~8          ; counter9:inst2|count~0          ; clk50        ; clk50       ; 1.000        ; -0.895     ; 3.320      ;
; -3.157 ; counter9:inst2|count~3          ; counter9:inst2|count~0          ; clk50        ; clk50       ; 1.000        ; -0.895     ; 3.300      ;
; -3.114 ; counter9:inst2|count~4          ; counter9:inst2|count~0          ; clk50        ; clk50       ; 1.000        ; -0.895     ; 3.257      ;
; -3.000 ; counter9:inst2|count~7          ; counter9:inst2|count~0          ; clk50        ; clk50       ; 1.000        ; -0.895     ; 3.143      ;
; -2.956 ; counter9:inst2|count~1          ; counter9:inst2|count~0          ; clk50        ; clk50       ; 1.000        ; -0.895     ; 3.099      ;
; -2.811 ; counter9:inst2|count~6          ; counter9:inst2|count~0          ; clk50        ; clk50       ; 1.000        ; -0.895     ; 2.954      ;
; -2.801 ; counter9:inst2|count~5          ; counter9:inst2|count~0          ; clk50        ; clk50       ; 1.000        ; -0.895     ; 2.944      ;
; -2.796 ; counter9:inst2|count~2          ; counter9:inst2|count~0          ; clk50        ; clk50       ; 1.000        ; -0.895     ; 2.939      ;
; -2.282 ; counter9:inst2|count~8          ; counter9:inst2|count~8          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 3.320      ;
; -2.282 ; counter9:inst2|count~8          ; counter9:inst2|count~7          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 3.320      ;
; -2.282 ; counter9:inst2|count~8          ; counter9:inst2|count~6          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 3.320      ;
; -2.282 ; counter9:inst2|count~8          ; counter9:inst2|count~5          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 3.320      ;
; -2.282 ; counter9:inst2|count~8          ; counter9:inst2|count~4          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 3.320      ;
; -2.282 ; counter9:inst2|count~8          ; counter9:inst2|count~3          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 3.320      ;
; -2.282 ; counter9:inst2|count~8          ; counter9:inst2|count~2          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 3.320      ;
; -2.282 ; counter9:inst2|count~8          ; counter9:inst2|count~1          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 3.320      ;
; -2.262 ; counter9:inst2|count~3          ; counter9:inst2|count~8          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 3.300      ;
; -2.262 ; counter9:inst2|count~3          ; counter9:inst2|count~7          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 3.300      ;
; -2.262 ; counter9:inst2|count~3          ; counter9:inst2|count~6          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 3.300      ;
; -2.262 ; counter9:inst2|count~3          ; counter9:inst2|count~5          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 3.300      ;
; -2.262 ; counter9:inst2|count~3          ; counter9:inst2|count~4          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 3.300      ;
; -2.262 ; counter9:inst2|count~3          ; counter9:inst2|count~3          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 3.300      ;
; -2.262 ; counter9:inst2|count~3          ; counter9:inst2|count~2          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 3.300      ;
; -2.262 ; counter9:inst2|count~3          ; counter9:inst2|count~1          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 3.300      ;
; -2.219 ; counter9:inst2|count~4          ; counter9:inst2|count~8          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 3.257      ;
; -2.219 ; counter9:inst2|count~4          ; counter9:inst2|count~7          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 3.257      ;
; -2.219 ; counter9:inst2|count~4          ; counter9:inst2|count~6          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 3.257      ;
; -2.219 ; counter9:inst2|count~4          ; counter9:inst2|count~5          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 3.257      ;
; -2.219 ; counter9:inst2|count~4          ; counter9:inst2|count~4          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 3.257      ;
; -2.219 ; counter9:inst2|count~4          ; counter9:inst2|count~3          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 3.257      ;
; -2.219 ; counter9:inst2|count~4          ; counter9:inst2|count~2          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 3.257      ;
; -2.219 ; counter9:inst2|count~4          ; counter9:inst2|count~1          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 3.257      ;
; -2.105 ; counter9:inst2|count~7          ; counter9:inst2|count~8          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 3.143      ;
; -2.105 ; counter9:inst2|count~7          ; counter9:inst2|count~7          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 3.143      ;
; -2.105 ; counter9:inst2|count~7          ; counter9:inst2|count~6          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 3.143      ;
; -2.105 ; counter9:inst2|count~7          ; counter9:inst2|count~5          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 3.143      ;
; -2.105 ; counter9:inst2|count~7          ; counter9:inst2|count~4          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 3.143      ;
; -2.105 ; counter9:inst2|count~7          ; counter9:inst2|count~3          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 3.143      ;
; -2.105 ; counter9:inst2|count~7          ; counter9:inst2|count~2          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 3.143      ;
; -2.105 ; counter9:inst2|count~7          ; counter9:inst2|count~1          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 3.143      ;
; -2.061 ; counter9:inst2|count~1          ; counter9:inst2|count~8          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 3.099      ;
; -2.061 ; counter9:inst2|count~1          ; counter9:inst2|count~7          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 3.099      ;
; -2.061 ; counter9:inst2|count~1          ; counter9:inst2|count~6          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 3.099      ;
; -2.061 ; counter9:inst2|count~1          ; counter9:inst2|count~5          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 3.099      ;
; -2.061 ; counter9:inst2|count~1          ; counter9:inst2|count~4          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 3.099      ;
; -2.061 ; counter9:inst2|count~1          ; counter9:inst2|count~3          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 3.099      ;
; -2.061 ; counter9:inst2|count~1          ; counter9:inst2|count~2          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 3.099      ;
; -2.061 ; counter9:inst2|count~1          ; counter9:inst2|count~1          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 3.099      ;
; -1.916 ; counter9:inst2|count~6          ; counter9:inst2|count~8          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 2.954      ;
; -1.916 ; counter9:inst2|count~6          ; counter9:inst2|count~7          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 2.954      ;
; -1.916 ; counter9:inst2|count~6          ; counter9:inst2|count~6          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 2.954      ;
; -1.916 ; counter9:inst2|count~6          ; counter9:inst2|count~5          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 2.954      ;
; -1.916 ; counter9:inst2|count~6          ; counter9:inst2|count~4          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 2.954      ;
; -1.916 ; counter9:inst2|count~6          ; counter9:inst2|count~3          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 2.954      ;
; -1.916 ; counter9:inst2|count~6          ; counter9:inst2|count~2          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 2.954      ;
; -1.916 ; counter9:inst2|count~6          ; counter9:inst2|count~1          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 2.954      ;
; -1.906 ; counter9:inst2|count~5          ; counter9:inst2|count~8          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 2.944      ;
; -1.906 ; counter9:inst2|count~5          ; counter9:inst2|count~7          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 2.944      ;
; -1.906 ; counter9:inst2|count~5          ; counter9:inst2|count~6          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 2.944      ;
; -1.906 ; counter9:inst2|count~5          ; counter9:inst2|count~5          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 2.944      ;
; -1.906 ; counter9:inst2|count~5          ; counter9:inst2|count~4          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 2.944      ;
; -1.906 ; counter9:inst2|count~5          ; counter9:inst2|count~3          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 2.944      ;
; -1.906 ; counter9:inst2|count~5          ; counter9:inst2|count~2          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 2.944      ;
; -1.906 ; counter9:inst2|count~5          ; counter9:inst2|count~1          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 2.944      ;
; -1.901 ; counter9:inst2|count~2          ; counter9:inst2|count~8          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 2.939      ;
; -1.901 ; counter9:inst2|count~2          ; counter9:inst2|count~7          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 2.939      ;
; -1.901 ; counter9:inst2|count~2          ; counter9:inst2|count~6          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 2.939      ;
; -1.901 ; counter9:inst2|count~2          ; counter9:inst2|count~5          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 2.939      ;
; -1.901 ; counter9:inst2|count~2          ; counter9:inst2|count~4          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 2.939      ;
; -1.901 ; counter9:inst2|count~2          ; counter9:inst2|count~3          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 2.939      ;
; -1.901 ; counter9:inst2|count~2          ; counter9:inst2|count~2          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 2.939      ;
; -1.901 ; counter9:inst2|count~2          ; counter9:inst2|count~1          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 2.939      ;
; -1.182 ; PWM:inst5|counter8:cnt|count[0] ; PWM:inst5|counter8:cnt|count[7] ; clk50        ; clk50       ; 1.000        ; 0.000      ; 2.220      ;
; -1.102 ; PWM:inst5|counter8:cnt|count[0] ; PWM:inst5|counter8:cnt|count[6] ; clk50        ; clk50       ; 1.000        ; 0.000      ; 2.140      ;
; -1.056 ; PWM:inst5|counter8:cnt|count[1] ; PWM:inst5|counter8:cnt|count[7] ; clk50        ; clk50       ; 1.000        ; 0.000      ; 2.094      ;
; -1.023 ; PWM:inst5|counter8:cnt|count[2] ; PWM:inst5|counter8:cnt|count[7] ; clk50        ; clk50       ; 1.000        ; 0.000      ; 2.061      ;
; -1.022 ; PWM:inst5|counter8:cnt|count[0] ; PWM:inst5|counter8:cnt|count[5] ; clk50        ; clk50       ; 1.000        ; 0.000      ; 2.060      ;
; -0.976 ; PWM:inst5|counter8:cnt|count[1] ; PWM:inst5|counter8:cnt|count[6] ; clk50        ; clk50       ; 1.000        ; 0.000      ; 2.014      ;
; -0.943 ; PWM:inst5|counter8:cnt|count[2] ; PWM:inst5|counter8:cnt|count[6] ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.981      ;
; -0.942 ; PWM:inst5|counter8:cnt|count[0] ; PWM:inst5|counter8:cnt|count[4] ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.980      ;
; -0.896 ; PWM:inst5|counter8:cnt|count[1] ; PWM:inst5|counter8:cnt|count[5] ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.934      ;
; -0.892 ; PWM:inst5|counter8:cnt|count[3] ; PWM:inst5|counter8:cnt|count[7] ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.930      ;
; -0.863 ; PWM:inst5|counter8:cnt|count[4] ; PWM:inst5|counter8:cnt|count[7] ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.901      ;
; -0.863 ; PWM:inst5|counter8:cnt|count[2] ; PWM:inst5|counter8:cnt|count[5] ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.901      ;
; -0.862 ; PWM:inst5|counter8:cnt|count[0] ; PWM:inst5|counter8:cnt|count[3] ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.900      ;
; -0.816 ; PWM:inst5|counter8:cnt|count[1] ; PWM:inst5|counter8:cnt|count[4] ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.854      ;
; -0.812 ; PWM:inst5|counter8:cnt|count[3] ; PWM:inst5|counter8:cnt|count[6] ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.850      ;
; -0.783 ; PWM:inst5|counter8:cnt|count[4] ; PWM:inst5|counter8:cnt|count[6] ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.821      ;
; -0.783 ; PWM:inst5|counter8:cnt|count[2] ; PWM:inst5|counter8:cnt|count[4] ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.821      ;
; -0.782 ; PWM:inst5|counter8:cnt|count[0] ; PWM:inst5|counter8:cnt|count[2] ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.820      ;
; -0.745 ; PWM:inst5|counter8:cnt|count[5] ; PWM:inst5|counter8:cnt|count[7] ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.783      ;
; -0.736 ; PWM:inst5|counter8:cnt|count[1] ; PWM:inst5|counter8:cnt|count[3] ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.774      ;
; -0.732 ; PWM:inst5|counter8:cnt|count[3] ; PWM:inst5|counter8:cnt|count[5] ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.770      ;
; -0.703 ; PWM:inst5|counter8:cnt|count[4] ; PWM:inst5|counter8:cnt|count[5] ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.741      ;
; -0.703 ; PWM:inst5|counter8:cnt|count[2] ; PWM:inst5|counter8:cnt|count[3] ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.741      ;
; -0.702 ; PWM:inst5|counter8:cnt|count[0] ; PWM:inst5|counter8:cnt|count[1] ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.740      ;
; -0.665 ; PWM:inst5|counter8:cnt|count[6] ; PWM:inst5|counter8:cnt|count[7] ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.703      ;
; -0.665 ; PWM:inst5|counter8:cnt|count[5] ; PWM:inst5|counter8:cnt|count[6] ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.703      ;
; -0.656 ; PWM:inst5|counter8:cnt|count[1] ; PWM:inst5|counter8:cnt|count[2] ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.694      ;
; -0.652 ; PWM:inst5|counter8:cnt|count[3] ; PWM:inst5|counter8:cnt|count[4] ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.690      ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'counter9:inst2|count~0'                                                                                                                                                                            ;
+--------+---------------------------------------------------------+---------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+
; -1.658 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[3] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.D  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 2.696      ;
; -1.658 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[3] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.A  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 2.696      ;
; -1.658 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[3] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.B  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 2.696      ;
; -1.658 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[3] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.C  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 2.696      ;
; -1.652 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.D  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 2.690      ;
; -1.652 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.A  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 2.690      ;
; -1.652 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.B  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 2.690      ;
; -1.652 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.C  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 2.690      ;
; -1.613 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[2] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.D  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 2.651      ;
; -1.613 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[2] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.A  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 2.651      ;
; -1.613 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[2] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.B  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 2.651      ;
; -1.613 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[2] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.C  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 2.651      ;
; -1.481 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[5] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 2.519      ;
; -1.401 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[4] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 2.439      ;
; -1.321 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[3] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 2.359      ;
; -1.283 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[1] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.D  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 2.321      ;
; -1.283 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[1] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.A  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 2.321      ;
; -1.283 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[1] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.B  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 2.321      ;
; -1.283 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[1] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.C  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 2.321      ;
; -1.244 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[7]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 2.282      ;
; -1.241 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[2] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 2.279      ;
; -1.206 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[1]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[7]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 2.244      ;
; -1.190 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[5] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.D  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 2.228      ;
; -1.190 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[5] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.A  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 2.228      ;
; -1.190 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[5] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.B  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 2.228      ;
; -1.190 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[5] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.C  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 2.228      ;
; -1.164 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[6]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 2.202      ;
; -1.146 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[4] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.D  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 2.184      ;
; -1.146 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[4] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.A  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 2.184      ;
; -1.146 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[4] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.B  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 2.184      ;
; -1.146 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[4] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.C  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 2.184      ;
; -1.126 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[1]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[6]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 2.164      ;
; -1.075 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[2]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[7]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 2.113      ;
; -1.046 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[3]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[7]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 2.084      ;
; -0.995 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[2]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[6]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 2.033      ;
; -0.990 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[5]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 2.028      ;
; -0.966 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[4]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[7]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 2.004      ;
; -0.966 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[3]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[6]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 2.004      ;
; -0.952 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[1]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[5]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 1.990      ;
; -0.910 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[4]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 1.948      ;
; -0.901 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[1] ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[5] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 1.939      ;
; -0.886 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[4]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[6]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 1.924      ;
; -0.872 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[1]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[4]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 1.910      ;
; -0.846 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[5]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[7]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 1.884      ;
; -0.834 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[2] ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[5] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 1.872      ;
; -0.830 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[3]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 1.868      ;
; -0.821 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[1] ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[4] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 1.859      ;
; -0.821 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[2]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[5]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 1.859      ;
; -0.810 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[1] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 1.848      ;
; -0.798 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[3] ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[5] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 1.836      ;
; -0.792 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[3]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[5]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 1.830      ;
; -0.792 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[1]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[3]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 1.830      ;
; -0.766 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[5]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[6]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 1.804      ;
; -0.754 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[2] ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[4] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 1.792      ;
; -0.750 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[2]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 1.788      ;
; -0.741 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[1] ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[3] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 1.779      ;
; -0.741 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[2]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[4]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 1.779      ;
; -0.718 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[3] ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[4] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 1.756      ;
; -0.712 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[4]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[5]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 1.750      ;
; -0.712 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[3]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[4]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 1.750      ;
; -0.712 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[1]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[2]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 1.750      ;
; -0.696 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[6]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[7]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 1.734      ;
; -0.676 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[4] ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[5] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 1.714      ;
; -0.674 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[2] ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[3] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 1.712      ;
; -0.670 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[1]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 1.708      ;
; -0.661 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[1] ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[2] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 1.699      ;
; -0.661 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[2]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[3]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 1.699      ;
; -0.285 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[3] ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[3] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 1.323      ;
; -0.279 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[4]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[4]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 1.317      ;
; -0.279 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[3]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[3]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 1.317      ;
; -0.279 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[1]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[1]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 1.317      ;
; -0.263 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[6]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[6]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 1.301      ;
; -0.256 ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.C  ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.D  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 1.294      ;
; -0.244 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[4] ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[4] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 1.282      ;
; -0.242 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[2] ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[2] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 1.280      ;
; -0.238 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 1.276      ;
; -0.233 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[5]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[5]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 1.271      ;
; -0.229 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[1] ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[1] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 1.267      ;
; -0.229 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[2]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[2]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 1.267      ;
; -0.043 ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.B  ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.C  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 1.081      ;
; -0.023 ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.D  ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.A  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 1.061      ;
; 0.098  ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.A  ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.B  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 0.940      ;
; 0.099  ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[5] ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[5] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 0.939      ;
; 0.116  ; wave:inst3|sinwave:comb_4|counter8:cnt|count[7]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[7]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 0.922      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk50'                                                                                                                                   ;
+--------+---------------------------------+---------------------------------+------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+------------------------+-------------+--------------+------------+------------+
; -2.524 ; counter9:inst2|count~0          ; counter9:inst2|count~0          ; counter9:inst2|count~0 ; clk50       ; 0.000        ; 2.871      ; 0.910      ;
; -2.024 ; counter9:inst2|count~0          ; counter9:inst2|count~0          ; counter9:inst2|count~0 ; clk50       ; -0.500       ; 2.871      ; 0.910      ;
; -1.700 ; counter9:inst2|count~0          ; counter9:inst2|count~8          ; counter9:inst2|count~0 ; clk50       ; 0.000        ; 3.766      ; 2.629      ;
; -1.700 ; counter9:inst2|count~0          ; counter9:inst2|count~7          ; counter9:inst2|count~0 ; clk50       ; 0.000        ; 3.766      ; 2.629      ;
; -1.700 ; counter9:inst2|count~0          ; counter9:inst2|count~6          ; counter9:inst2|count~0 ; clk50       ; 0.000        ; 3.766      ; 2.629      ;
; -1.700 ; counter9:inst2|count~0          ; counter9:inst2|count~5          ; counter9:inst2|count~0 ; clk50       ; 0.000        ; 3.766      ; 2.629      ;
; -1.700 ; counter9:inst2|count~0          ; counter9:inst2|count~4          ; counter9:inst2|count~0 ; clk50       ; 0.000        ; 3.766      ; 2.629      ;
; -1.700 ; counter9:inst2|count~0          ; counter9:inst2|count~3          ; counter9:inst2|count~0 ; clk50       ; 0.000        ; 3.766      ; 2.629      ;
; -1.700 ; counter9:inst2|count~0          ; counter9:inst2|count~2          ; counter9:inst2|count~0 ; clk50       ; 0.000        ; 3.766      ; 2.629      ;
; -1.700 ; counter9:inst2|count~0          ; counter9:inst2|count~1          ; counter9:inst2|count~0 ; clk50       ; 0.000        ; 3.766      ; 2.629      ;
; -1.200 ; counter9:inst2|count~0          ; counter9:inst2|count~8          ; counter9:inst2|count~0 ; clk50       ; -0.500       ; 3.766      ; 2.629      ;
; -1.200 ; counter9:inst2|count~0          ; counter9:inst2|count~7          ; counter9:inst2|count~0 ; clk50       ; -0.500       ; 3.766      ; 2.629      ;
; -1.200 ; counter9:inst2|count~0          ; counter9:inst2|count~6          ; counter9:inst2|count~0 ; clk50       ; -0.500       ; 3.766      ; 2.629      ;
; -1.200 ; counter9:inst2|count~0          ; counter9:inst2|count~5          ; counter9:inst2|count~0 ; clk50       ; -0.500       ; 3.766      ; 2.629      ;
; -1.200 ; counter9:inst2|count~0          ; counter9:inst2|count~4          ; counter9:inst2|count~0 ; clk50       ; -0.500       ; 3.766      ; 2.629      ;
; -1.200 ; counter9:inst2|count~0          ; counter9:inst2|count~3          ; counter9:inst2|count~0 ; clk50       ; -0.500       ; 3.766      ; 2.629      ;
; -1.200 ; counter9:inst2|count~0          ; counter9:inst2|count~2          ; counter9:inst2|count~0 ; clk50       ; -0.500       ; 3.766      ; 2.629      ;
; -1.200 ; counter9:inst2|count~0          ; counter9:inst2|count~1          ; counter9:inst2|count~0 ; clk50       ; -0.500       ; 3.766      ; 2.629      ;
; 0.638  ; PWM:inst5|counter8:cnt|count[7] ; PWM:inst5|counter8:cnt|count[7] ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.924      ;
; 0.972  ; PWM:inst5|counter8:cnt|count[3] ; PWM:inst5|counter8:cnt|count[3] ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 1.258      ;
; 0.975  ; counter9:inst2|count~4          ; counter9:inst2|count~4          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 1.261      ;
; 0.976  ; PWM:inst5|counter8:cnt|count[1] ; PWM:inst5|counter8:cnt|count[1] ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 1.262      ;
; 0.976  ; counter9:inst2|count~2          ; counter9:inst2|count~2          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 1.262      ;
; 0.977  ; counter9:inst2|count~6          ; counter9:inst2|count~6          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 1.263      ;
; 0.985  ; PWM:inst5|counter8:cnt|count[5] ; PWM:inst5|counter8:cnt|count[5] ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 1.271      ;
; 0.985  ; PWM:inst5|counter8:cnt|count[6] ; PWM:inst5|counter8:cnt|count[6] ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 1.271      ;
; 1.015  ; counter9:inst2|count~7          ; counter9:inst2|count~7          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 1.301      ;
; 1.018  ; counter9:inst2|count~5          ; counter9:inst2|count~5          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 1.304      ;
; 1.018  ; counter9:inst2|count~3          ; counter9:inst2|count~3          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 1.304      ;
; 1.022  ; PWM:inst5|counter8:cnt|count[2] ; PWM:inst5|counter8:cnt|count[2] ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 1.308      ;
; 1.022  ; PWM:inst5|counter8:cnt|count[4] ; PWM:inst5|counter8:cnt|count[4] ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 1.308      ;
; 1.023  ; counter9:inst2|count~8          ; counter9:inst2|count~8          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 1.309      ;
; 1.024  ; PWM:inst5|counter8:cnt|count[0] ; PWM:inst5|counter8:cnt|count[0] ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 1.310      ;
; 1.195  ; counter9:inst2|count~1          ; counter9:inst2|count~1          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 1.481      ;
; 1.404  ; PWM:inst5|counter8:cnt|count[3] ; PWM:inst5|counter8:cnt|count[4] ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 1.690      ;
; 1.407  ; counter9:inst2|count~4          ; counter9:inst2|count~3          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 1.693      ;
; 1.408  ; PWM:inst5|counter8:cnt|count[1] ; PWM:inst5|counter8:cnt|count[2] ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 1.694      ;
; 1.408  ; counter9:inst2|count~2          ; counter9:inst2|count~1          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 1.694      ;
; 1.417  ; PWM:inst5|counter8:cnt|count[6] ; PWM:inst5|counter8:cnt|count[7] ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 1.703      ;
; 1.417  ; PWM:inst5|counter8:cnt|count[5] ; PWM:inst5|counter8:cnt|count[6] ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 1.703      ;
; 1.448  ; counter9:inst2|count~7          ; counter9:inst2|count~6          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 1.734      ;
; 1.451  ; counter9:inst2|count~5          ; counter9:inst2|count~4          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 1.737      ;
; 1.451  ; counter9:inst2|count~3          ; counter9:inst2|count~2          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 1.737      ;
; 1.453  ; counter9:inst2|count~8          ; counter9:inst2|count~7          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 1.739      ;
; 1.454  ; PWM:inst5|counter8:cnt|count[0] ; PWM:inst5|counter8:cnt|count[1] ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 1.740      ;
; 1.455  ; PWM:inst5|counter8:cnt|count[2] ; PWM:inst5|counter8:cnt|count[3] ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 1.741      ;
; 1.455  ; PWM:inst5|counter8:cnt|count[4] ; PWM:inst5|counter8:cnt|count[5] ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 1.741      ;
; 1.484  ; PWM:inst5|counter8:cnt|count[3] ; PWM:inst5|counter8:cnt|count[5] ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 1.770      ;
; 1.487  ; counter9:inst2|count~4          ; counter9:inst2|count~2          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 1.773      ;
; 1.488  ; PWM:inst5|counter8:cnt|count[1] ; PWM:inst5|counter8:cnt|count[3] ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 1.774      ;
; 1.497  ; PWM:inst5|counter8:cnt|count[5] ; PWM:inst5|counter8:cnt|count[7] ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 1.783      ;
; 1.510  ; counter9:inst2|count~6          ; counter9:inst2|count~5          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 1.796      ;
; 1.531  ; counter9:inst2|count~5          ; counter9:inst2|count~3          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 1.817      ;
; 1.531  ; counter9:inst2|count~3          ; counter9:inst2|count~1          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 1.817      ;
; 1.533  ; counter9:inst2|count~8          ; counter9:inst2|count~6          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 1.819      ;
; 1.534  ; PWM:inst5|counter8:cnt|count[0] ; PWM:inst5|counter8:cnt|count[2] ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 1.820      ;
; 1.535  ; PWM:inst5|counter8:cnt|count[2] ; PWM:inst5|counter8:cnt|count[4] ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 1.821      ;
; 1.535  ; PWM:inst5|counter8:cnt|count[4] ; PWM:inst5|counter8:cnt|count[6] ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 1.821      ;
; 1.564  ; PWM:inst5|counter8:cnt|count[3] ; PWM:inst5|counter8:cnt|count[6] ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 1.850      ;
; 1.567  ; counter9:inst2|count~4          ; counter9:inst2|count~1          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 1.853      ;
; 1.568  ; PWM:inst5|counter8:cnt|count[1] ; PWM:inst5|counter8:cnt|count[4] ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 1.854      ;
; 1.590  ; counter9:inst2|count~6          ; counter9:inst2|count~4          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 1.876      ;
; 1.611  ; counter9:inst2|count~5          ; counter9:inst2|count~2          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 1.897      ;
; 1.614  ; PWM:inst5|counter8:cnt|count[0] ; PWM:inst5|counter8:cnt|count[3] ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 1.900      ;
; 1.615  ; PWM:inst5|counter8:cnt|count[2] ; PWM:inst5|counter8:cnt|count[5] ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 1.901      ;
; 1.615  ; PWM:inst5|counter8:cnt|count[4] ; PWM:inst5|counter8:cnt|count[7] ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 1.901      ;
; 1.622  ; counter9:inst2|count~7          ; counter9:inst2|count~5          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 1.908      ;
; 1.644  ; PWM:inst5|counter8:cnt|count[3] ; PWM:inst5|counter8:cnt|count[7] ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 1.930      ;
; 1.648  ; PWM:inst5|counter8:cnt|count[1] ; PWM:inst5|counter8:cnt|count[5] ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 1.934      ;
; 1.670  ; counter9:inst2|count~6          ; counter9:inst2|count~3          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 1.956      ;
; 1.691  ; counter9:inst2|count~5          ; counter9:inst2|count~1          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 1.977      ;
; 1.694  ; PWM:inst5|counter8:cnt|count[0] ; PWM:inst5|counter8:cnt|count[4] ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 1.980      ;
; 1.695  ; PWM:inst5|counter8:cnt|count[2] ; PWM:inst5|counter8:cnt|count[6] ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 1.981      ;
; 1.702  ; counter9:inst2|count~7          ; counter9:inst2|count~4          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 1.988      ;
; 1.707  ; counter9:inst2|count~8          ; counter9:inst2|count~5          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 1.993      ;
; 1.728  ; PWM:inst5|counter8:cnt|count[1] ; PWM:inst5|counter8:cnt|count[6] ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 2.014      ;
; 1.750  ; counter9:inst2|count~6          ; counter9:inst2|count~2          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 2.036      ;
; 1.774  ; PWM:inst5|counter8:cnt|count[0] ; PWM:inst5|counter8:cnt|count[5] ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 2.060      ;
; 1.775  ; PWM:inst5|counter8:cnt|count[2] ; PWM:inst5|counter8:cnt|count[7] ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 2.061      ;
; 1.782  ; counter9:inst2|count~7          ; counter9:inst2|count~3          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 2.068      ;
; 1.787  ; counter9:inst2|count~8          ; counter9:inst2|count~4          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 2.073      ;
; 1.808  ; PWM:inst5|counter8:cnt|count[1] ; PWM:inst5|counter8:cnt|count[7] ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 2.094      ;
; 1.830  ; counter9:inst2|count~6          ; counter9:inst2|count~1          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 2.116      ;
; 1.854  ; PWM:inst5|counter8:cnt|count[0] ; PWM:inst5|counter8:cnt|count[6] ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 2.140      ;
; 1.862  ; counter9:inst2|count~7          ; counter9:inst2|count~2          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 2.148      ;
; 1.867  ; counter9:inst2|count~8          ; counter9:inst2|count~3          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 2.153      ;
; 1.934  ; PWM:inst5|counter8:cnt|count[0] ; PWM:inst5|counter8:cnt|count[7] ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 2.220      ;
; 1.942  ; counter9:inst2|count~7          ; counter9:inst2|count~1          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 2.228      ;
; 1.947  ; counter9:inst2|count~8          ; counter9:inst2|count~2          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 2.233      ;
; 2.027  ; counter9:inst2|count~8          ; counter9:inst2|count~1          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 2.313      ;
; 2.383  ; counter9:inst2|count~2          ; counter9:inst2|count~0          ; clk50                  ; clk50       ; 0.000        ; -0.895     ; 1.774      ;
; 2.506  ; counter9:inst2|count~3          ; counter9:inst2|count~0          ; clk50                  ; clk50       ; 0.000        ; -0.895     ; 1.897      ;
; 2.522  ; counter9:inst2|count~1          ; counter9:inst2|count~0          ; clk50                  ; clk50       ; 0.000        ; -0.895     ; 1.913      ;
; 2.542  ; counter9:inst2|count~4          ; counter9:inst2|count~0          ; clk50                  ; clk50       ; 0.000        ; -0.895     ; 1.933      ;
; 2.653  ; counter9:inst2|count~2          ; counter9:inst2|count~8          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 2.939      ;
; 2.653  ; counter9:inst2|count~2          ; counter9:inst2|count~7          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 2.939      ;
; 2.653  ; counter9:inst2|count~2          ; counter9:inst2|count~6          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 2.939      ;
; 2.653  ; counter9:inst2|count~2          ; counter9:inst2|count~5          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 2.939      ;
; 2.653  ; counter9:inst2|count~2          ; counter9:inst2|count~4          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 2.939      ;
; 2.653  ; counter9:inst2|count~2          ; counter9:inst2|count~3          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 2.939      ;
+--------+---------------------------------+---------------------------------+------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'counter9:inst2|count~0'                                                                                                                                                                            ;
+-------+---------------------------------------------------------+---------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                 ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+---------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.636 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[7]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[7]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 0.922      ;
; 0.653 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[5] ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[5] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 0.939      ;
; 0.654 ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.A  ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.B  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 0.940      ;
; 0.775 ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.D  ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.A  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.B  ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.C  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 1.081      ;
; 0.981 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[1] ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[1] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 1.267      ;
; 0.981 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[2]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[2]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 1.267      ;
; 0.985 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[5]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[5]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 1.271      ;
; 0.990 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 1.276      ;
; 0.994 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[2] ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[2] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 1.280      ;
; 0.996 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[4] ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[4] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 1.282      ;
; 1.008 ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.C  ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.D  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 1.294      ;
; 1.015 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[6]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[6]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 1.301      ;
; 1.031 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[1]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[1]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 1.317      ;
; 1.031 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[3]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[3]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 1.317      ;
; 1.031 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[4]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[4]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 1.317      ;
; 1.037 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[3] ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[3] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 1.323      ;
; 1.413 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[1] ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[2] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 1.699      ;
; 1.413 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[2]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[3]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 1.699      ;
; 1.422 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[1]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 1.708      ;
; 1.426 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[2] ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[3] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 1.712      ;
; 1.428 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[4] ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[5] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 1.714      ;
; 1.448 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[6]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[7]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 1.734      ;
; 1.464 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[1]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[2]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 1.750      ;
; 1.464 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[4]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[5]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 1.750      ;
; 1.464 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[3]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[4]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 1.750      ;
; 1.470 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[3] ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[4] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 1.756      ;
; 1.493 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[1] ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[3] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 1.779      ;
; 1.493 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[2]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[4]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 1.779      ;
; 1.502 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[2]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 1.788      ;
; 1.506 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[2] ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[4] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 1.792      ;
; 1.518 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[5]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[6]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 1.804      ;
; 1.544 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[1]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[3]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 1.830      ;
; 1.544 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[3]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[5]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 1.830      ;
; 1.550 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[3] ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[5] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 1.836      ;
; 1.562 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[1] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 1.848      ;
; 1.573 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[1] ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[4] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 1.859      ;
; 1.573 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[2]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[5]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 1.859      ;
; 1.582 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[3]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 1.868      ;
; 1.586 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[2] ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[5] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 1.872      ;
; 1.598 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[5]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[7]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 1.884      ;
; 1.624 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[1]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[4]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 1.910      ;
; 1.638 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[4]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[6]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 1.924      ;
; 1.653 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[1] ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[5] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 1.939      ;
; 1.662 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[4]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 1.948      ;
; 1.704 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[1]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[5]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 1.990      ;
; 1.718 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[4]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[7]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 2.004      ;
; 1.718 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[3]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[6]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 2.004      ;
; 1.742 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[5]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 2.028      ;
; 1.747 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[2]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[6]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 2.033      ;
; 1.798 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[3]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[7]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 2.084      ;
; 1.827 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[2]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[7]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 2.113      ;
; 1.878 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[1]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[6]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 2.164      ;
; 1.898 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[4] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.D  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 2.184      ;
; 1.898 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[4] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.A  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 2.184      ;
; 1.898 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[4] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.B  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 2.184      ;
; 1.898 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[4] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.C  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 2.184      ;
; 1.916 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[6]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 2.202      ;
; 1.942 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[5] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.D  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 2.228      ;
; 1.942 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[5] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.A  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 2.228      ;
; 1.942 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[5] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.B  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 2.228      ;
; 1.942 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[5] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.C  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 2.228      ;
; 1.958 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[1]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[7]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 2.244      ;
; 1.993 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[2] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 2.279      ;
; 1.996 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[7]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 2.282      ;
; 2.035 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[1] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.D  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 2.321      ;
; 2.035 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[1] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.A  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 2.321      ;
; 2.035 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[1] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.B  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 2.321      ;
; 2.035 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[1] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.C  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 2.321      ;
; 2.073 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[3] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 2.359      ;
; 2.153 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[4] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 2.439      ;
; 2.233 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[5] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 2.519      ;
; 2.365 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[2] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.D  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 2.651      ;
; 2.365 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[2] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.A  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 2.651      ;
; 2.365 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[2] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.B  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 2.651      ;
; 2.365 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[2] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.C  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 2.651      ;
; 2.404 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.D  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 2.690      ;
; 2.404 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.A  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 2.690      ;
; 2.404 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.B  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 2.690      ;
; 2.404 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.C  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 2.690      ;
; 2.410 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[3] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.D  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 2.696      ;
; 2.410 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[3] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.A  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 2.696      ;
; 2.410 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[3] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.B  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 2.696      ;
; 2.410 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[3] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.C  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 2.696      ;
+-------+---------------------------------------------------------+---------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk50'                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------+
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; clk50 ; Rise       ; clk50                           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk50 ; Rise       ; PWM:inst5|counter8:cnt|count[0] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk50 ; Rise       ; PWM:inst5|counter8:cnt|count[0] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk50 ; Rise       ; PWM:inst5|counter8:cnt|count[1] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk50 ; Rise       ; PWM:inst5|counter8:cnt|count[1] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk50 ; Rise       ; PWM:inst5|counter8:cnt|count[2] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk50 ; Rise       ; PWM:inst5|counter8:cnt|count[2] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk50 ; Rise       ; PWM:inst5|counter8:cnt|count[3] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk50 ; Rise       ; PWM:inst5|counter8:cnt|count[3] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk50 ; Rise       ; PWM:inst5|counter8:cnt|count[4] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk50 ; Rise       ; PWM:inst5|counter8:cnt|count[4] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk50 ; Rise       ; PWM:inst5|counter8:cnt|count[5] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk50 ; Rise       ; PWM:inst5|counter8:cnt|count[5] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk50 ; Rise       ; PWM:inst5|counter8:cnt|count[6] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk50 ; Rise       ; PWM:inst5|counter8:cnt|count[6] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk50 ; Rise       ; PWM:inst5|counter8:cnt|count[7] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk50 ; Rise       ; PWM:inst5|counter8:cnt|count[7] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk50 ; Rise       ; counter9:inst2|count~0          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk50 ; Rise       ; counter9:inst2|count~0          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk50 ; Rise       ; counter9:inst2|count~1          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk50 ; Rise       ; counter9:inst2|count~1          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk50 ; Rise       ; counter9:inst2|count~2          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk50 ; Rise       ; counter9:inst2|count~2          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk50 ; Rise       ; counter9:inst2|count~3          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk50 ; Rise       ; counter9:inst2|count~3          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk50 ; Rise       ; counter9:inst2|count~4          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk50 ; Rise       ; counter9:inst2|count~4          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk50 ; Rise       ; counter9:inst2|count~5          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk50 ; Rise       ; counter9:inst2|count~5          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk50 ; Rise       ; counter9:inst2|count~6          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk50 ; Rise       ; counter9:inst2|count~6          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk50 ; Rise       ; counter9:inst2|count~7          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk50 ; Rise       ; counter9:inst2|count~7          ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; clk50 ; Rise       ; counter9:inst2|count~8          ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; clk50 ; Rise       ; counter9:inst2|count~8          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; clk50|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; clk50|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; clk50~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; clk50~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; clk50~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; clk50~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; inst2|count~0|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; inst2|count~0|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; inst2|count~1|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; inst2|count~1|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; inst2|count~2|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; inst2|count~2|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; inst2|count~3|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; inst2|count~3|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; inst2|count~4|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; inst2|count~4|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; inst2|count~5|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; inst2|count~5|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; inst2|count~6|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; inst2|count~6|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; inst2|count~7|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; inst2|count~7|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; inst2|count~8|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; inst2|count~8|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; inst5|cnt|count[0]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; inst5|cnt|count[0]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; inst5|cnt|count[1]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; inst5|cnt|count[1]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; inst5|cnt|count[2]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; inst5|cnt|count[2]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; inst5|cnt|count[3]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; inst5|cnt|count[3]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; inst5|cnt|count[4]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; inst5|cnt|count[4]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; inst5|cnt|count[5]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; inst5|cnt|count[5]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; inst5|cnt|count[6]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; inst5|cnt|count[6]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; inst5|cnt|count[7]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; inst5|cnt|count[7]|clk          ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'counter9:inst2|count~0'                                                                                                  ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                                                  ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------------------------------+
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.A  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.A  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.B  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.B  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.C  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.C  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.D  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.D  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[1] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[1] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[2] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[2] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[3] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[3] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[4] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[4] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[5] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[5] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; wave:inst3|sinwave:comb_4|counter8:cnt|count[1]         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; wave:inst3|sinwave:comb_4|counter8:cnt|count[1]         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; wave:inst3|sinwave:comb_4|counter8:cnt|count[2]         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; wave:inst3|sinwave:comb_4|counter8:cnt|count[2]         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; wave:inst3|sinwave:comb_4|counter8:cnt|count[3]         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; wave:inst3|sinwave:comb_4|counter8:cnt|count[3]         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; wave:inst3|sinwave:comb_4|counter8:cnt|count[4]         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; wave:inst3|sinwave:comb_4|counter8:cnt|count[4]         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; wave:inst3|sinwave:comb_4|counter8:cnt|count[5]         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; wave:inst3|sinwave:comb_4|counter8:cnt|count[5]         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; wave:inst3|sinwave:comb_4|counter8:cnt|count[6]         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; wave:inst3|sinwave:comb_4|counter8:cnt|count[6]         ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; wave:inst3|sinwave:comb_4|counter8:cnt|count[7]         ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; wave:inst3|sinwave:comb_4|counter8:cnt|count[7]         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; inst2|Equal0|combout                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; inst2|Equal0|combout                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; inst2|Equal0|datab                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; inst2|Equal0|datab                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; inst2|Equal0~clkctrl|inclk[0]                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; inst2|Equal0~clkctrl|inclk[0]                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; inst2|Equal0~clkctrl|outclk                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; inst2|Equal0~clkctrl|outclk                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; inst2|count~0|regout                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; inst2|count~0|regout                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; inst3|comb_4|cnt|count[0]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; inst3|comb_4|cnt|count[0]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; inst3|comb_4|cnt|count[1]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; inst3|comb_4|cnt|count[1]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; inst3|comb_4|cnt|count[2]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; inst3|comb_4|cnt|count[2]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; inst3|comb_4|cnt|count[3]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; inst3|comb_4|cnt|count[3]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; inst3|comb_4|cnt|count[4]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; inst3|comb_4|cnt|count[4]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; inst3|comb_4|cnt|count[5]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; inst3|comb_4|cnt|count[5]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; inst3|comb_4|cnt|count[6]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; inst3|comb_4|cnt|count[6]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; inst3|comb_4|cnt|count[7]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; inst3|comb_4|cnt|count[7]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; inst3|comb_4|dds|cnt|count[1]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; inst3|comb_4|dds|cnt|count[1]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; inst3|comb_4|dds|cnt|count[2]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; inst3|comb_4|dds|cnt|count[2]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; inst3|comb_4|dds|cnt|count[3]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; inst3|comb_4|dds|cnt|count[3]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; inst3|comb_4|dds|cnt|count[4]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; inst3|comb_4|dds|cnt|count[4]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; inst3|comb_4|dds|cnt|count[5]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; inst3|comb_4|dds|cnt|count[5]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; inst3|comb_4|dds|ctrl|ps.A|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; inst3|comb_4|dds|ctrl|ps.A|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; inst3|comb_4|dds|ctrl|ps.B|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; inst3|comb_4|dds|ctrl|ps.B|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; inst3|comb_4|dds|ctrl|ps.C|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; inst3|comb_4|dds|ctrl|ps.C|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; inst3|comb_4|dds|ctrl|ps.D|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; inst3|comb_4|dds|ctrl|ps.D|clk                          ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SW[*]     ; clk50      ; 0.541  ; 0.541  ; Rise       ; clk50           ;
;  SW[0]    ; clk50      ; -1.914 ; -1.914 ; Rise       ; clk50           ;
;  SW[1]    ; clk50      ; -1.927 ; -1.927 ; Rise       ; clk50           ;
;  SW[2]    ; clk50      ; -1.918 ; -1.918 ; Rise       ; clk50           ;
;  SW[3]    ; clk50      ; -0.637 ; -0.637 ; Rise       ; clk50           ;
;  SW[4]    ; clk50      ; 0.541  ; 0.541  ; Rise       ; clk50           ;
; key0      ; clk50      ; 4.467  ; 4.467  ; Rise       ; clk50           ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SW[*]     ; clk50      ; 2.175  ; 2.175  ; Rise       ; clk50           ;
;  SW[0]    ; clk50      ; 2.162  ; 2.162  ; Rise       ; clk50           ;
;  SW[1]    ; clk50      ; 2.175  ; 2.175  ; Rise       ; clk50           ;
;  SW[2]    ; clk50      ; 2.166  ; 2.166  ; Rise       ; clk50           ;
;  SW[3]    ; clk50      ; 0.885  ; 0.885  ; Rise       ; clk50           ;
;  SW[4]    ; clk50      ; -0.293 ; -0.293 ; Rise       ; clk50           ;
; key0      ; clk50      ; -3.324 ; -3.324 ; Rise       ; clk50           ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                      ;
+-----------+------------------------+--------+--------+------------+------------------------+
; Data Port ; Clock Port             ; Rise   ; Fall   ; Clock Edge ; Clock Reference        ;
+-----------+------------------------+--------+--------+------------+------------------------+
; GPIO      ; clk50                  ; 9.507  ; 9.507  ; Rise       ; clk50                  ;
; GPIO      ; counter9:inst2|count~0 ; 36.732 ; 36.732 ; Rise       ; counter9:inst2|count~0 ;
+-----------+------------------------+--------+--------+------------+------------------------+


+--------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                              ;
+-----------+------------------------+--------+--------+------------+------------------------+
; Data Port ; Clock Port             ; Rise   ; Fall   ; Clock Edge ; Clock Reference        ;
+-----------+------------------------+--------+--------+------------+------------------------+
; GPIO      ; clk50                  ; 8.394  ; 8.394  ; Rise       ; clk50                  ;
; GPIO      ; counter9:inst2|count~0 ; 10.745 ; 10.745 ; Rise       ; counter9:inst2|count~0 ;
+-----------+------------------------+--------+--------+------------+------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[5]      ; GPIO        ; 11.457 ; 11.457 ; 11.457 ; 11.457 ;
; SW[6]      ; GPIO        ; 11.779 ; 11.779 ; 11.779 ; 11.779 ;
; SW[7]      ; GPIO        ; 14.286 ; 14.286 ; 14.286 ; 14.286 ;
; SW[8]      ; GPIO        ; 14.299 ; 14.299 ; 14.299 ; 14.299 ;
; SW[9]      ; GPIO        ; 12.493 ; 12.493 ; 12.493 ; 12.493 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[5]      ; GPIO        ; 9.398  ; 8.462  ; 8.462  ; 9.398  ;
; SW[6]      ; GPIO        ; 10.174 ; 8.682  ; 8.682  ; 10.174 ;
; SW[7]      ; GPIO        ; 10.590 ; 11.684 ; 11.684 ; 10.590 ;
; SW[8]      ; GPIO        ; 10.870 ; 10.291 ; 10.291 ; 10.870 ;
; SW[9]      ; GPIO        ; 9.817  ; 9.817  ; 9.817  ; 9.817  ;
+------------+-------------+--------+--------+--------+--------+


+-------------------------------------------------+
; Fast Model Setup Summary                        ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; clk50                  ; -0.322 ; -2.881        ;
; counter9:inst2|count~0 ; -0.117 ; -0.468        ;
+------------------------+--------+---------------+


+-------------------------------------------------+
; Fast Model Hold Summary                         ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; clk50                  ; -1.703 ; -9.599        ;
; counter9:inst2|count~0 ; 0.246  ; 0.000         ;
+------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-------------------------------------------------+
; Fast Model Minimum Pulse Width Summary          ;
+------------------------+--------+---------------+
; Clock                  ; Slack  ; End Point TNS ;
+------------------------+--------+---------------+
; clk50                  ; -1.380 ; -18.380       ;
; counter9:inst2|count~0 ; -0.500 ; -17.000       ;
+------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk50'                                                                                                                        ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+
; -0.322 ; counter9:inst2|count~3          ; counter9:inst2|count~8          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.354      ;
; -0.322 ; counter9:inst2|count~3          ; counter9:inst2|count~7          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.354      ;
; -0.322 ; counter9:inst2|count~3          ; counter9:inst2|count~6          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.354      ;
; -0.322 ; counter9:inst2|count~3          ; counter9:inst2|count~5          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.354      ;
; -0.322 ; counter9:inst2|count~3          ; counter9:inst2|count~4          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.354      ;
; -0.322 ; counter9:inst2|count~3          ; counter9:inst2|count~3          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.354      ;
; -0.322 ; counter9:inst2|count~3          ; counter9:inst2|count~2          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.354      ;
; -0.322 ; counter9:inst2|count~3          ; counter9:inst2|count~1          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.354      ;
; -0.305 ; counter9:inst2|count~3          ; counter9:inst2|count~0          ; clk50        ; clk50       ; 1.000        ; 0.017      ; 1.354      ;
; -0.305 ; counter9:inst2|count~4          ; counter9:inst2|count~8          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.337      ;
; -0.305 ; counter9:inst2|count~4          ; counter9:inst2|count~7          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.337      ;
; -0.305 ; counter9:inst2|count~4          ; counter9:inst2|count~6          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.337      ;
; -0.305 ; counter9:inst2|count~4          ; counter9:inst2|count~5          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.337      ;
; -0.305 ; counter9:inst2|count~4          ; counter9:inst2|count~4          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.337      ;
; -0.305 ; counter9:inst2|count~4          ; counter9:inst2|count~3          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.337      ;
; -0.305 ; counter9:inst2|count~4          ; counter9:inst2|count~2          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.337      ;
; -0.305 ; counter9:inst2|count~4          ; counter9:inst2|count~1          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.337      ;
; -0.302 ; counter9:inst2|count~8          ; counter9:inst2|count~8          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.334      ;
; -0.302 ; counter9:inst2|count~8          ; counter9:inst2|count~7          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.334      ;
; -0.302 ; counter9:inst2|count~8          ; counter9:inst2|count~6          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.334      ;
; -0.302 ; counter9:inst2|count~8          ; counter9:inst2|count~5          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.334      ;
; -0.302 ; counter9:inst2|count~8          ; counter9:inst2|count~4          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.334      ;
; -0.302 ; counter9:inst2|count~8          ; counter9:inst2|count~3          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.334      ;
; -0.302 ; counter9:inst2|count~8          ; counter9:inst2|count~2          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.334      ;
; -0.302 ; counter9:inst2|count~8          ; counter9:inst2|count~1          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.334      ;
; -0.288 ; counter9:inst2|count~4          ; counter9:inst2|count~0          ; clk50        ; clk50       ; 1.000        ; 0.017      ; 1.337      ;
; -0.285 ; counter9:inst2|count~8          ; counter9:inst2|count~0          ; clk50        ; clk50       ; 1.000        ; 0.017      ; 1.334      ;
; -0.260 ; counter9:inst2|count~1          ; counter9:inst2|count~8          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.292      ;
; -0.260 ; counter9:inst2|count~1          ; counter9:inst2|count~7          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.292      ;
; -0.260 ; counter9:inst2|count~1          ; counter9:inst2|count~6          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.292      ;
; -0.260 ; counter9:inst2|count~1          ; counter9:inst2|count~5          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.292      ;
; -0.260 ; counter9:inst2|count~1          ; counter9:inst2|count~4          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.292      ;
; -0.260 ; counter9:inst2|count~1          ; counter9:inst2|count~3          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.292      ;
; -0.260 ; counter9:inst2|count~1          ; counter9:inst2|count~2          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.292      ;
; -0.260 ; counter9:inst2|count~1          ; counter9:inst2|count~1          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.292      ;
; -0.243 ; counter9:inst2|count~1          ; counter9:inst2|count~0          ; clk50        ; clk50       ; 1.000        ; 0.017      ; 1.292      ;
; -0.241 ; counter9:inst2|count~7          ; counter9:inst2|count~8          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.273      ;
; -0.241 ; counter9:inst2|count~7          ; counter9:inst2|count~7          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.273      ;
; -0.241 ; counter9:inst2|count~7          ; counter9:inst2|count~6          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.273      ;
; -0.241 ; counter9:inst2|count~7          ; counter9:inst2|count~5          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.273      ;
; -0.241 ; counter9:inst2|count~7          ; counter9:inst2|count~4          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.273      ;
; -0.241 ; counter9:inst2|count~7          ; counter9:inst2|count~3          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.273      ;
; -0.241 ; counter9:inst2|count~7          ; counter9:inst2|count~2          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.273      ;
; -0.241 ; counter9:inst2|count~7          ; counter9:inst2|count~1          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.273      ;
; -0.224 ; counter9:inst2|count~7          ; counter9:inst2|count~0          ; clk50        ; clk50       ; 1.000        ; 0.017      ; 1.273      ;
; -0.185 ; counter9:inst2|count~5          ; counter9:inst2|count~8          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.217      ;
; -0.185 ; counter9:inst2|count~5          ; counter9:inst2|count~7          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.217      ;
; -0.185 ; counter9:inst2|count~5          ; counter9:inst2|count~6          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.217      ;
; -0.185 ; counter9:inst2|count~5          ; counter9:inst2|count~5          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.217      ;
; -0.185 ; counter9:inst2|count~5          ; counter9:inst2|count~4          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.217      ;
; -0.185 ; counter9:inst2|count~5          ; counter9:inst2|count~3          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.217      ;
; -0.185 ; counter9:inst2|count~5          ; counter9:inst2|count~2          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.217      ;
; -0.185 ; counter9:inst2|count~5          ; counter9:inst2|count~1          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.217      ;
; -0.182 ; counter9:inst2|count~2          ; counter9:inst2|count~8          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.214      ;
; -0.182 ; counter9:inst2|count~2          ; counter9:inst2|count~7          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.214      ;
; -0.182 ; counter9:inst2|count~2          ; counter9:inst2|count~6          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.214      ;
; -0.182 ; counter9:inst2|count~2          ; counter9:inst2|count~5          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.214      ;
; -0.182 ; counter9:inst2|count~2          ; counter9:inst2|count~4          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.214      ;
; -0.182 ; counter9:inst2|count~2          ; counter9:inst2|count~3          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.214      ;
; -0.182 ; counter9:inst2|count~2          ; counter9:inst2|count~2          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.214      ;
; -0.182 ; counter9:inst2|count~2          ; counter9:inst2|count~1          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.214      ;
; -0.171 ; counter9:inst2|count~6          ; counter9:inst2|count~8          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.203      ;
; -0.171 ; counter9:inst2|count~6          ; counter9:inst2|count~7          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.203      ;
; -0.171 ; counter9:inst2|count~6          ; counter9:inst2|count~6          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.203      ;
; -0.171 ; counter9:inst2|count~6          ; counter9:inst2|count~5          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.203      ;
; -0.171 ; counter9:inst2|count~6          ; counter9:inst2|count~4          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.203      ;
; -0.171 ; counter9:inst2|count~6          ; counter9:inst2|count~3          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.203      ;
; -0.171 ; counter9:inst2|count~6          ; counter9:inst2|count~2          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.203      ;
; -0.171 ; counter9:inst2|count~6          ; counter9:inst2|count~1          ; clk50        ; clk50       ; 1.000        ; 0.000      ; 1.203      ;
; -0.168 ; counter9:inst2|count~5          ; counter9:inst2|count~0          ; clk50        ; clk50       ; 1.000        ; 0.017      ; 1.217      ;
; -0.165 ; counter9:inst2|count~2          ; counter9:inst2|count~0          ; clk50        ; clk50       ; 1.000        ; 0.017      ; 1.214      ;
; -0.154 ; counter9:inst2|count~6          ; counter9:inst2|count~0          ; clk50        ; clk50       ; 1.000        ; 0.017      ; 1.203      ;
; 0.154  ; PWM:inst5|counter8:cnt|count[0] ; PWM:inst5|counter8:cnt|count[7] ; clk50        ; clk50       ; 1.000        ; 0.000      ; 0.878      ;
; 0.189  ; PWM:inst5|counter8:cnt|count[0] ; PWM:inst5|counter8:cnt|count[6] ; clk50        ; clk50       ; 1.000        ; 0.000      ; 0.843      ;
; 0.207  ; PWM:inst5|counter8:cnt|count[1] ; PWM:inst5|counter8:cnt|count[7] ; clk50        ; clk50       ; 1.000        ; 0.000      ; 0.825      ;
; 0.223  ; PWM:inst5|counter8:cnt|count[2] ; PWM:inst5|counter8:cnt|count[7] ; clk50        ; clk50       ; 1.000        ; 0.000      ; 0.809      ;
; 0.224  ; PWM:inst5|counter8:cnt|count[0] ; PWM:inst5|counter8:cnt|count[5] ; clk50        ; clk50       ; 1.000        ; 0.000      ; 0.808      ;
; 0.242  ; PWM:inst5|counter8:cnt|count[1] ; PWM:inst5|counter8:cnt|count[6] ; clk50        ; clk50       ; 1.000        ; 0.000      ; 0.790      ;
; 0.258  ; PWM:inst5|counter8:cnt|count[2] ; PWM:inst5|counter8:cnt|count[6] ; clk50        ; clk50       ; 1.000        ; 0.000      ; 0.774      ;
; 0.259  ; PWM:inst5|counter8:cnt|count[0] ; PWM:inst5|counter8:cnt|count[4] ; clk50        ; clk50       ; 1.000        ; 0.000      ; 0.773      ;
; 0.277  ; PWM:inst5|counter8:cnt|count[3] ; PWM:inst5|counter8:cnt|count[7] ; clk50        ; clk50       ; 1.000        ; 0.000      ; 0.755      ;
; 0.277  ; PWM:inst5|counter8:cnt|count[1] ; PWM:inst5|counter8:cnt|count[5] ; clk50        ; clk50       ; 1.000        ; 0.000      ; 0.755      ;
; 0.292  ; PWM:inst5|counter8:cnt|count[4] ; PWM:inst5|counter8:cnt|count[7] ; clk50        ; clk50       ; 1.000        ; 0.000      ; 0.740      ;
; 0.293  ; PWM:inst5|counter8:cnt|count[2] ; PWM:inst5|counter8:cnt|count[5] ; clk50        ; clk50       ; 1.000        ; 0.000      ; 0.739      ;
; 0.294  ; PWM:inst5|counter8:cnt|count[0] ; PWM:inst5|counter8:cnt|count[3] ; clk50        ; clk50       ; 1.000        ; 0.000      ; 0.738      ;
; 0.312  ; PWM:inst5|counter8:cnt|count[3] ; PWM:inst5|counter8:cnt|count[6] ; clk50        ; clk50       ; 1.000        ; 0.000      ; 0.720      ;
; 0.312  ; PWM:inst5|counter8:cnt|count[1] ; PWM:inst5|counter8:cnt|count[4] ; clk50        ; clk50       ; 1.000        ; 0.000      ; 0.720      ;
; 0.327  ; PWM:inst5|counter8:cnt|count[4] ; PWM:inst5|counter8:cnt|count[6] ; clk50        ; clk50       ; 1.000        ; 0.000      ; 0.705      ;
; 0.328  ; PWM:inst5|counter8:cnt|count[2] ; PWM:inst5|counter8:cnt|count[4] ; clk50        ; clk50       ; 1.000        ; 0.000      ; 0.704      ;
; 0.329  ; PWM:inst5|counter8:cnt|count[0] ; PWM:inst5|counter8:cnt|count[2] ; clk50        ; clk50       ; 1.000        ; 0.000      ; 0.703      ;
; 0.340  ; PWM:inst5|counter8:cnt|count[5] ; PWM:inst5|counter8:cnt|count[7] ; clk50        ; clk50       ; 1.000        ; 0.000      ; 0.692      ;
; 0.347  ; PWM:inst5|counter8:cnt|count[3] ; PWM:inst5|counter8:cnt|count[5] ; clk50        ; clk50       ; 1.000        ; 0.000      ; 0.685      ;
; 0.347  ; PWM:inst5|counter8:cnt|count[1] ; PWM:inst5|counter8:cnt|count[3] ; clk50        ; clk50       ; 1.000        ; 0.000      ; 0.685      ;
; 0.362  ; PWM:inst5|counter8:cnt|count[4] ; PWM:inst5|counter8:cnt|count[5] ; clk50        ; clk50       ; 1.000        ; 0.000      ; 0.670      ;
; 0.363  ; PWM:inst5|counter8:cnt|count[2] ; PWM:inst5|counter8:cnt|count[3] ; clk50        ; clk50       ; 1.000        ; 0.000      ; 0.669      ;
; 0.364  ; PWM:inst5|counter8:cnt|count[0] ; PWM:inst5|counter8:cnt|count[1] ; clk50        ; clk50       ; 1.000        ; 0.000      ; 0.668      ;
; 0.375  ; PWM:inst5|counter8:cnt|count[6] ; PWM:inst5|counter8:cnt|count[7] ; clk50        ; clk50       ; 1.000        ; 0.000      ; 0.657      ;
; 0.375  ; PWM:inst5|counter8:cnt|count[5] ; PWM:inst5|counter8:cnt|count[6] ; clk50        ; clk50       ; 1.000        ; 0.000      ; 0.657      ;
; 0.382  ; PWM:inst5|counter8:cnt|count[3] ; PWM:inst5|counter8:cnt|count[4] ; clk50        ; clk50       ; 1.000        ; 0.000      ; 0.650      ;
; 0.382  ; PWM:inst5|counter8:cnt|count[1] ; PWM:inst5|counter8:cnt|count[2] ; clk50        ; clk50       ; 1.000        ; 0.000      ; 0.650      ;
+--------+---------------------------------+---------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'counter9:inst2|count~0'                                                                                                                                                                            ;
+--------+---------------------------------------------------------+---------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+
; -0.117 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.D  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 1.149      ;
; -0.117 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.A  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 1.149      ;
; -0.117 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.B  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 1.149      ;
; -0.117 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.C  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 1.149      ;
; -0.114 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[3] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.D  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 1.146      ;
; -0.114 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[3] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.A  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 1.146      ;
; -0.114 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[3] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.B  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 1.146      ;
; -0.114 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[3] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.C  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 1.146      ;
; -0.098 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[2] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.D  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 1.130      ;
; -0.098 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[2] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.A  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 1.130      ;
; -0.098 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[2] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.B  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 1.130      ;
; -0.098 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[2] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.C  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 1.130      ;
; 0.030  ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[1] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.D  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 1.002      ;
; 0.030  ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[1] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.A  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 1.002      ;
; 0.030  ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[1] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.B  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 1.002      ;
; 0.030  ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[1] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.C  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 1.002      ;
; 0.049  ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[5] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.D  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 0.983      ;
; 0.049  ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[5] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.A  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 0.983      ;
; 0.049  ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[5] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.B  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 0.983      ;
; 0.049  ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[5] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.C  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 0.983      ;
; 0.063  ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[5] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 0.969      ;
; 0.064  ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[4] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.D  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 0.968      ;
; 0.064  ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[4] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.A  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 0.968      ;
; 0.064  ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[4] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.B  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 0.968      ;
; 0.064  ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[4] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.C  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 0.968      ;
; 0.098  ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[4] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 0.934      ;
; 0.107  ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[7]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 0.925      ;
; 0.126  ; wave:inst3|sinwave:comb_4|counter8:cnt|count[1]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[7]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 0.906      ;
; 0.133  ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[3] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 0.899      ;
; 0.142  ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[6]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 0.890      ;
; 0.161  ; wave:inst3|sinwave:comb_4|counter8:cnt|count[1]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[6]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 0.871      ;
; 0.168  ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[2] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 0.864      ;
; 0.180  ; wave:inst3|sinwave:comb_4|counter8:cnt|count[2]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[7]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 0.852      ;
; 0.196  ; wave:inst3|sinwave:comb_4|counter8:cnt|count[3]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[7]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 0.836      ;
; 0.215  ; wave:inst3|sinwave:comb_4|counter8:cnt|count[2]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[6]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 0.817      ;
; 0.231  ; wave:inst3|sinwave:comb_4|counter8:cnt|count[4]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[7]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 0.801      ;
; 0.231  ; wave:inst3|sinwave:comb_4|counter8:cnt|count[3]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[6]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 0.801      ;
; 0.236  ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[5]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 0.796      ;
; 0.255  ; wave:inst3|sinwave:comb_4|counter8:cnt|count[1]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[5]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 0.777      ;
; 0.266  ; wave:inst3|sinwave:comb_4|counter8:cnt|count[4]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[6]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 0.766      ;
; 0.271  ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[4]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 0.761      ;
; 0.273  ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[1] ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[5] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 0.759      ;
; 0.287  ; wave:inst3|sinwave:comb_4|counter8:cnt|count[5]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[7]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 0.745      ;
; 0.290  ; wave:inst3|sinwave:comb_4|counter8:cnt|count[1]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[4]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 0.742      ;
; 0.301  ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[2] ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[5] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 0.731      ;
; 0.306  ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[3]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 0.726      ;
; 0.308  ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[1] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 0.724      ;
; 0.308  ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[1] ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[4] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 0.724      ;
; 0.309  ; wave:inst3|sinwave:comb_4|counter8:cnt|count[2]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[5]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 0.723      ;
; 0.320  ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[3] ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[5] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 0.712      ;
; 0.322  ; wave:inst3|sinwave:comb_4|counter8:cnt|count[5]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[6]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 0.710      ;
; 0.325  ; wave:inst3|sinwave:comb_4|counter8:cnt|count[3]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[5]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 0.707      ;
; 0.325  ; wave:inst3|sinwave:comb_4|counter8:cnt|count[1]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[3]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 0.707      ;
; 0.336  ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[2] ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[4] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 0.696      ;
; 0.341  ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[2]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 0.691      ;
; 0.343  ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[1] ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[3] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 0.689      ;
; 0.344  ; wave:inst3|sinwave:comb_4|counter8:cnt|count[2]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[4]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 0.688      ;
; 0.355  ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[3] ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[4] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 0.677      ;
; 0.360  ; wave:inst3|sinwave:comb_4|counter8:cnt|count[4]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[5]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 0.672      ;
; 0.360  ; wave:inst3|sinwave:comb_4|counter8:cnt|count[3]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[4]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 0.672      ;
; 0.360  ; wave:inst3|sinwave:comb_4|counter8:cnt|count[1]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[2]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 0.672      ;
; 0.369  ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[4] ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[5] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 0.663      ;
; 0.370  ; wave:inst3|sinwave:comb_4|counter8:cnt|count[6]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[7]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 0.662      ;
; 0.371  ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[2] ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[3] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 0.661      ;
; 0.376  ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[1]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 0.656      ;
; 0.378  ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[1] ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[2] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 0.654      ;
; 0.379  ; wave:inst3|sinwave:comb_4|counter8:cnt|count[2]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[3]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 0.653      ;
; 0.464  ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.C  ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.D  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 0.568      ;
; 0.495  ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[3] ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[3] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 0.537      ;
; 0.500  ; wave:inst3|sinwave:comb_4|counter8:cnt|count[4]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[4]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 0.532      ;
; 0.500  ; wave:inst3|sinwave:comb_4|counter8:cnt|count[3]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[3]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 0.532      ;
; 0.500  ; wave:inst3|sinwave:comb_4|counter8:cnt|count[1]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[1]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 0.532      ;
; 0.507  ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[4] ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[4] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 0.525      ;
; 0.509  ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[2] ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[2] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 0.523      ;
; 0.510  ; wave:inst3|sinwave:comb_4|counter8:cnt|count[6]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[6]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 0.522      ;
; 0.513  ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[1] ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[1] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 0.519      ;
; 0.514  ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 0.518      ;
; 0.515  ; wave:inst3|sinwave:comb_4|counter8:cnt|count[5]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[5]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 0.517      ;
; 0.517  ; wave:inst3|sinwave:comb_4|counter8:cnt|count[2]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[2]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 0.515      ;
; 0.538  ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.B  ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.C  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 0.494      ;
; 0.587  ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.D  ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.A  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 0.445      ;
; 0.602  ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.A  ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.B  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 0.430      ;
; 0.623  ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[5] ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[5] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 0.409      ;
; 0.634  ; wave:inst3|sinwave:comb_4|counter8:cnt|count[7]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[7]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 1.000        ; 0.000      ; 0.398      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk50'                                                                                                                                   ;
+--------+---------------------------------+---------------------------------+------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock           ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+------------------------+-------------+--------------+------------+------------+
; -1.703 ; counter9:inst2|count~0          ; counter9:inst2|count~0          ; counter9:inst2|count~0 ; clk50       ; 0.000        ; 1.804      ; 0.394      ;
; -1.203 ; counter9:inst2|count~0          ; counter9:inst2|count~0          ; counter9:inst2|count~0 ; clk50       ; -0.500       ; 1.804      ; 0.394      ;
; -0.987 ; counter9:inst2|count~0          ; counter9:inst2|count~8          ; counter9:inst2|count~0 ; clk50       ; 0.000        ; 1.787      ; 1.093      ;
; -0.987 ; counter9:inst2|count~0          ; counter9:inst2|count~7          ; counter9:inst2|count~0 ; clk50       ; 0.000        ; 1.787      ; 1.093      ;
; -0.987 ; counter9:inst2|count~0          ; counter9:inst2|count~6          ; counter9:inst2|count~0 ; clk50       ; 0.000        ; 1.787      ; 1.093      ;
; -0.987 ; counter9:inst2|count~0          ; counter9:inst2|count~5          ; counter9:inst2|count~0 ; clk50       ; 0.000        ; 1.787      ; 1.093      ;
; -0.987 ; counter9:inst2|count~0          ; counter9:inst2|count~4          ; counter9:inst2|count~0 ; clk50       ; 0.000        ; 1.787      ; 1.093      ;
; -0.987 ; counter9:inst2|count~0          ; counter9:inst2|count~3          ; counter9:inst2|count~0 ; clk50       ; 0.000        ; 1.787      ; 1.093      ;
; -0.987 ; counter9:inst2|count~0          ; counter9:inst2|count~2          ; counter9:inst2|count~0 ; clk50       ; 0.000        ; 1.787      ; 1.093      ;
; -0.987 ; counter9:inst2|count~0          ; counter9:inst2|count~1          ; counter9:inst2|count~0 ; clk50       ; 0.000        ; 1.787      ; 1.093      ;
; -0.487 ; counter9:inst2|count~0          ; counter9:inst2|count~8          ; counter9:inst2|count~0 ; clk50       ; -0.500       ; 1.787      ; 1.093      ;
; -0.487 ; counter9:inst2|count~0          ; counter9:inst2|count~7          ; counter9:inst2|count~0 ; clk50       ; -0.500       ; 1.787      ; 1.093      ;
; -0.487 ; counter9:inst2|count~0          ; counter9:inst2|count~6          ; counter9:inst2|count~0 ; clk50       ; -0.500       ; 1.787      ; 1.093      ;
; -0.487 ; counter9:inst2|count~0          ; counter9:inst2|count~5          ; counter9:inst2|count~0 ; clk50       ; -0.500       ; 1.787      ; 1.093      ;
; -0.487 ; counter9:inst2|count~0          ; counter9:inst2|count~4          ; counter9:inst2|count~0 ; clk50       ; -0.500       ; 1.787      ; 1.093      ;
; -0.487 ; counter9:inst2|count~0          ; counter9:inst2|count~3          ; counter9:inst2|count~0 ; clk50       ; -0.500       ; 1.787      ; 1.093      ;
; -0.487 ; counter9:inst2|count~0          ; counter9:inst2|count~2          ; counter9:inst2|count~0 ; clk50       ; -0.500       ; 1.787      ; 1.093      ;
; -0.487 ; counter9:inst2|count~0          ; counter9:inst2|count~1          ; counter9:inst2|count~0 ; clk50       ; -0.500       ; 1.787      ; 1.093      ;
; 0.250  ; PWM:inst5|counter8:cnt|count[7] ; PWM:inst5|counter8:cnt|count[7] ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.402      ;
; 0.360  ; PWM:inst5|counter8:cnt|count[1] ; PWM:inst5|counter8:cnt|count[1] ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.512      ;
; 0.360  ; PWM:inst5|counter8:cnt|count[3] ; PWM:inst5|counter8:cnt|count[3] ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.512      ;
; 0.361  ; counter9:inst2|count~6          ; counter9:inst2|count~6          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.513      ;
; 0.362  ; counter9:inst2|count~4          ; counter9:inst2|count~4          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.514      ;
; 0.362  ; counter9:inst2|count~2          ; counter9:inst2|count~2          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.514      ;
; 0.367  ; PWM:inst5|counter8:cnt|count[5] ; PWM:inst5|counter8:cnt|count[5] ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.519      ;
; 0.367  ; PWM:inst5|counter8:cnt|count[6] ; PWM:inst5|counter8:cnt|count[6] ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.519      ;
; 0.374  ; counter9:inst2|count~8          ; counter9:inst2|count~8          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; counter9:inst2|count~7          ; counter9:inst2|count~7          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.526      ;
; 0.375  ; counter9:inst2|count~5          ; counter9:inst2|count~5          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.527      ;
; 0.375  ; counter9:inst2|count~3          ; counter9:inst2|count~3          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.527      ;
; 0.376  ; PWM:inst5|counter8:cnt|count[0] ; PWM:inst5|counter8:cnt|count[0] ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.528      ;
; 0.377  ; PWM:inst5|counter8:cnt|count[2] ; PWM:inst5|counter8:cnt|count[2] ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.529      ;
; 0.378  ; PWM:inst5|counter8:cnt|count[4] ; PWM:inst5|counter8:cnt|count[4] ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.530      ;
; 0.437  ; counter9:inst2|count~1          ; counter9:inst2|count~1          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.589      ;
; 0.498  ; PWM:inst5|counter8:cnt|count[1] ; PWM:inst5|counter8:cnt|count[2] ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.650      ;
; 0.498  ; PWM:inst5|counter8:cnt|count[3] ; PWM:inst5|counter8:cnt|count[4] ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.650      ;
; 0.500  ; counter9:inst2|count~4          ; counter9:inst2|count~3          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.652      ;
; 0.500  ; counter9:inst2|count~2          ; counter9:inst2|count~1          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.652      ;
; 0.505  ; PWM:inst5|counter8:cnt|count[6] ; PWM:inst5|counter8:cnt|count[7] ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.657      ;
; 0.505  ; PWM:inst5|counter8:cnt|count[5] ; PWM:inst5|counter8:cnt|count[6] ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.657      ;
; 0.514  ; counter9:inst2|count~7          ; counter9:inst2|count~6          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.666      ;
; 0.514  ; counter9:inst2|count~8          ; counter9:inst2|count~7          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.666      ;
; 0.515  ; counter9:inst2|count~5          ; counter9:inst2|count~4          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.667      ;
; 0.515  ; counter9:inst2|count~3          ; counter9:inst2|count~2          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.667      ;
; 0.516  ; PWM:inst5|counter8:cnt|count[0] ; PWM:inst5|counter8:cnt|count[1] ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.668      ;
; 0.517  ; PWM:inst5|counter8:cnt|count[2] ; PWM:inst5|counter8:cnt|count[3] ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.669      ;
; 0.518  ; counter9:inst2|count~2          ; counter9:inst2|count~0          ; clk50                  ; clk50       ; 0.000        ; 0.017      ; 0.687      ;
; 0.518  ; PWM:inst5|counter8:cnt|count[4] ; PWM:inst5|counter8:cnt|count[5] ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.670      ;
; 0.533  ; PWM:inst5|counter8:cnt|count[1] ; PWM:inst5|counter8:cnt|count[3] ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.685      ;
; 0.533  ; PWM:inst5|counter8:cnt|count[3] ; PWM:inst5|counter8:cnt|count[5] ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.685      ;
; 0.535  ; counter9:inst2|count~4          ; counter9:inst2|count~2          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.687      ;
; 0.540  ; PWM:inst5|counter8:cnt|count[5] ; PWM:inst5|counter8:cnt|count[7] ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.692      ;
; 0.549  ; counter9:inst2|count~8          ; counter9:inst2|count~6          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.701      ;
; 0.550  ; counter9:inst2|count~5          ; counter9:inst2|count~3          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.702      ;
; 0.550  ; counter9:inst2|count~3          ; counter9:inst2|count~1          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.702      ;
; 0.551  ; PWM:inst5|counter8:cnt|count[0] ; PWM:inst5|counter8:cnt|count[2] ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.703      ;
; 0.552  ; PWM:inst5|counter8:cnt|count[2] ; PWM:inst5|counter8:cnt|count[4] ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.704      ;
; 0.553  ; PWM:inst5|counter8:cnt|count[4] ; PWM:inst5|counter8:cnt|count[6] ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.705      ;
; 0.554  ; counter9:inst2|count~6          ; counter9:inst2|count~5          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.706      ;
; 0.558  ; counter9:inst2|count~1          ; counter9:inst2|count~0          ; clk50                  ; clk50       ; 0.000        ; 0.017      ; 0.727      ;
; 0.568  ; counter9:inst2|count~3          ; counter9:inst2|count~0          ; clk50                  ; clk50       ; 0.000        ; 0.017      ; 0.737      ;
; 0.568  ; PWM:inst5|counter8:cnt|count[1] ; PWM:inst5|counter8:cnt|count[4] ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.720      ;
; 0.568  ; PWM:inst5|counter8:cnt|count[3] ; PWM:inst5|counter8:cnt|count[6] ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.720      ;
; 0.570  ; counter9:inst2|count~4          ; counter9:inst2|count~1          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.722      ;
; 0.585  ; counter9:inst2|count~5          ; counter9:inst2|count~2          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.737      ;
; 0.586  ; PWM:inst5|counter8:cnt|count[0] ; PWM:inst5|counter8:cnt|count[3] ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.738      ;
; 0.587  ; PWM:inst5|counter8:cnt|count[2] ; PWM:inst5|counter8:cnt|count[5] ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.739      ;
; 0.588  ; PWM:inst5|counter8:cnt|count[4] ; PWM:inst5|counter8:cnt|count[7] ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.740      ;
; 0.588  ; counter9:inst2|count~4          ; counter9:inst2|count~0          ; clk50                  ; clk50       ; 0.000        ; 0.017      ; 0.757      ;
; 0.589  ; counter9:inst2|count~6          ; counter9:inst2|count~4          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.741      ;
; 0.603  ; PWM:inst5|counter8:cnt|count[1] ; PWM:inst5|counter8:cnt|count[5] ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.755      ;
; 0.603  ; PWM:inst5|counter8:cnt|count[3] ; PWM:inst5|counter8:cnt|count[7] ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.755      ;
; 0.608  ; counter9:inst2|count~7          ; counter9:inst2|count~5          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.760      ;
; 0.620  ; counter9:inst2|count~5          ; counter9:inst2|count~1          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.772      ;
; 0.621  ; PWM:inst5|counter8:cnt|count[0] ; PWM:inst5|counter8:cnt|count[4] ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.773      ;
; 0.622  ; PWM:inst5|counter8:cnt|count[2] ; PWM:inst5|counter8:cnt|count[6] ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.774      ;
; 0.624  ; counter9:inst2|count~6          ; counter9:inst2|count~3          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.776      ;
; 0.638  ; counter9:inst2|count~5          ; counter9:inst2|count~0          ; clk50                  ; clk50       ; 0.000        ; 0.017      ; 0.807      ;
; 0.638  ; PWM:inst5|counter8:cnt|count[1] ; PWM:inst5|counter8:cnt|count[6] ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.790      ;
; 0.643  ; counter9:inst2|count~7          ; counter9:inst2|count~4          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.795      ;
; 0.643  ; counter9:inst2|count~8          ; counter9:inst2|count~5          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.795      ;
; 0.656  ; PWM:inst5|counter8:cnt|count[0] ; PWM:inst5|counter8:cnt|count[5] ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.808      ;
; 0.657  ; PWM:inst5|counter8:cnt|count[2] ; PWM:inst5|counter8:cnt|count[7] ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.809      ;
; 0.659  ; counter9:inst2|count~6          ; counter9:inst2|count~2          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.811      ;
; 0.673  ; PWM:inst5|counter8:cnt|count[1] ; PWM:inst5|counter8:cnt|count[7] ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.825      ;
; 0.678  ; counter9:inst2|count~7          ; counter9:inst2|count~3          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.830      ;
; 0.678  ; counter9:inst2|count~8          ; counter9:inst2|count~4          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.830      ;
; 0.691  ; PWM:inst5|counter8:cnt|count[0] ; PWM:inst5|counter8:cnt|count[6] ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.843      ;
; 0.694  ; counter9:inst2|count~6          ; counter9:inst2|count~1          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.846      ;
; 0.712  ; counter9:inst2|count~6          ; counter9:inst2|count~0          ; clk50                  ; clk50       ; 0.000        ; 0.017      ; 0.881      ;
; 0.713  ; counter9:inst2|count~7          ; counter9:inst2|count~2          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.865      ;
; 0.713  ; counter9:inst2|count~8          ; counter9:inst2|count~3          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.865      ;
; 0.726  ; PWM:inst5|counter8:cnt|count[0] ; PWM:inst5|counter8:cnt|count[7] ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.878      ;
; 0.748  ; counter9:inst2|count~7          ; counter9:inst2|count~1          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.900      ;
; 0.748  ; counter9:inst2|count~8          ; counter9:inst2|count~2          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.900      ;
; 0.766  ; counter9:inst2|count~7          ; counter9:inst2|count~0          ; clk50                  ; clk50       ; 0.000        ; 0.017      ; 0.935      ;
; 0.783  ; counter9:inst2|count~8          ; counter9:inst2|count~1          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 0.935      ;
; 0.801  ; counter9:inst2|count~8          ; counter9:inst2|count~0          ; clk50                  ; clk50       ; 0.000        ; 0.017      ; 0.970      ;
; 1.051  ; counter9:inst2|count~6          ; counter9:inst2|count~8          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 1.203      ;
; 1.051  ; counter9:inst2|count~6          ; counter9:inst2|count~7          ; clk50                  ; clk50       ; 0.000        ; 0.000      ; 1.203      ;
+--------+---------------------------------+---------------------------------+------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'counter9:inst2|count~0'                                                                                                                                                                            ;
+-------+---------------------------------------------------------+---------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                 ; Launch Clock           ; Latch Clock            ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+---------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+
; 0.246 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[7]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[7]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 0.398      ;
; 0.257 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[5] ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[5] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 0.409      ;
; 0.278 ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.A  ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.B  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 0.430      ;
; 0.293 ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.D  ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.A  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 0.445      ;
; 0.342 ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.B  ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.C  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 0.494      ;
; 0.363 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[2]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[2]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 0.515      ;
; 0.365 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[5]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[5]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[1] ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[1] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 0.519      ;
; 0.370 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[6]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[6]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[2] ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[2] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 0.523      ;
; 0.373 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[4] ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[4] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 0.525      ;
; 0.380 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[1]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[1]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 0.532      ;
; 0.380 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[3]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[3]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 0.532      ;
; 0.380 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[4]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[4]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 0.532      ;
; 0.385 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[3] ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[3] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 0.537      ;
; 0.416 ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.C  ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.D  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 0.568      ;
; 0.501 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[2]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[3]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 0.653      ;
; 0.502 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[1] ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[2] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 0.654      ;
; 0.504 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[1]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 0.656      ;
; 0.509 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[2] ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[3] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 0.661      ;
; 0.510 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[6]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[7]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 0.662      ;
; 0.511 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[4] ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[5] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 0.663      ;
; 0.520 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[1]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[2]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 0.672      ;
; 0.520 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[4]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[5]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 0.672      ;
; 0.520 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[3]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[4]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 0.672      ;
; 0.525 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[3] ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[4] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 0.677      ;
; 0.536 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[2]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[4]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 0.688      ;
; 0.537 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[1] ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[3] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 0.689      ;
; 0.539 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[2]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 0.691      ;
; 0.544 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[2] ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[4] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 0.696      ;
; 0.555 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[1]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[3]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 0.707      ;
; 0.555 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[3]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[5]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 0.707      ;
; 0.558 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[5]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[6]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 0.710      ;
; 0.560 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[3] ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[5] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 0.712      ;
; 0.571 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[2]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[5]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 0.723      ;
; 0.572 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[1] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 0.724      ;
; 0.572 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[1] ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[4] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 0.724      ;
; 0.574 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[3]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 0.726      ;
; 0.579 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[2] ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[5] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 0.731      ;
; 0.590 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[1]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[4]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 0.742      ;
; 0.593 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[5]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[7]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 0.745      ;
; 0.607 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[1] ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[5] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 0.759      ;
; 0.609 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[4]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 0.761      ;
; 0.614 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[4]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[6]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 0.766      ;
; 0.625 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[1]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[5]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 0.777      ;
; 0.644 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[5]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 0.796      ;
; 0.649 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[4]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[7]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 0.801      ;
; 0.649 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[3]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[6]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 0.801      ;
; 0.665 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[2]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[6]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 0.817      ;
; 0.684 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[3]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[7]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 0.836      ;
; 0.700 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[2]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[7]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 0.852      ;
; 0.712 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[2] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 0.864      ;
; 0.719 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[1]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[6]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 0.871      ;
; 0.738 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[6]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 0.890      ;
; 0.747 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[3] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 0.899      ;
; 0.754 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[1]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[7]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 0.906      ;
; 0.773 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ; wave:inst3|sinwave:comb_4|counter8:cnt|count[7]         ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 0.925      ;
; 0.782 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[4] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 0.934      ;
; 0.816 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[4] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.D  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 0.968      ;
; 0.816 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[4] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.A  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 0.968      ;
; 0.816 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[4] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.B  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 0.968      ;
; 0.816 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[4] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.C  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 0.968      ;
; 0.817 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[5] ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 0.969      ;
; 0.831 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[5] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.D  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 0.983      ;
; 0.831 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[5] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.A  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 0.983      ;
; 0.831 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[5] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.B  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 0.983      ;
; 0.831 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[5] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.C  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 0.983      ;
; 0.850 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[1] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.D  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 1.002      ;
; 0.850 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[1] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.A  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 1.002      ;
; 0.850 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[1] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.B  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 1.002      ;
; 0.850 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[1] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.C  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 1.002      ;
; 0.978 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[2] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.D  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 1.130      ;
; 0.978 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[2] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.A  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 1.130      ;
; 0.978 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[2] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.B  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 1.130      ;
; 0.978 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[2] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.C  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 1.130      ;
; 0.994 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[3] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.D  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 1.146      ;
; 0.994 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[3] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.A  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 1.146      ;
; 0.994 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[3] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.B  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 1.146      ;
; 0.994 ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[3] ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.C  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 1.146      ;
; 0.997 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.D  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 1.149      ;
; 0.997 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.A  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 1.149      ;
; 0.997 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.B  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 1.149      ;
; 0.997 ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.C  ; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 0.000        ; 0.000      ; 1.149      ;
+-------+---------------------------------------------------------+---------------------------------------------------------+------------------------+------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk50'                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clk50 ; Rise       ; clk50                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk50 ; Rise       ; PWM:inst5|counter8:cnt|count[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk50 ; Rise       ; PWM:inst5|counter8:cnt|count[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk50 ; Rise       ; PWM:inst5|counter8:cnt|count[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk50 ; Rise       ; PWM:inst5|counter8:cnt|count[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk50 ; Rise       ; PWM:inst5|counter8:cnt|count[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk50 ; Rise       ; PWM:inst5|counter8:cnt|count[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk50 ; Rise       ; PWM:inst5|counter8:cnt|count[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk50 ; Rise       ; PWM:inst5|counter8:cnt|count[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk50 ; Rise       ; PWM:inst5|counter8:cnt|count[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk50 ; Rise       ; PWM:inst5|counter8:cnt|count[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk50 ; Rise       ; PWM:inst5|counter8:cnt|count[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk50 ; Rise       ; PWM:inst5|counter8:cnt|count[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk50 ; Rise       ; PWM:inst5|counter8:cnt|count[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk50 ; Rise       ; PWM:inst5|counter8:cnt|count[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk50 ; Rise       ; PWM:inst5|counter8:cnt|count[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk50 ; Rise       ; PWM:inst5|counter8:cnt|count[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk50 ; Rise       ; counter9:inst2|count~0          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk50 ; Rise       ; counter9:inst2|count~0          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk50 ; Rise       ; counter9:inst2|count~1          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk50 ; Rise       ; counter9:inst2|count~1          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk50 ; Rise       ; counter9:inst2|count~2          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk50 ; Rise       ; counter9:inst2|count~2          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk50 ; Rise       ; counter9:inst2|count~3          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk50 ; Rise       ; counter9:inst2|count~3          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk50 ; Rise       ; counter9:inst2|count~4          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk50 ; Rise       ; counter9:inst2|count~4          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk50 ; Rise       ; counter9:inst2|count~5          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk50 ; Rise       ; counter9:inst2|count~5          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk50 ; Rise       ; counter9:inst2|count~6          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk50 ; Rise       ; counter9:inst2|count~6          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk50 ; Rise       ; counter9:inst2|count~7          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk50 ; Rise       ; counter9:inst2|count~7          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clk50 ; Rise       ; counter9:inst2|count~8          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clk50 ; Rise       ; counter9:inst2|count~8          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; clk50|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; clk50|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; clk50~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; clk50~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; clk50~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; clk50~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; inst2|count~0|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; inst2|count~0|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; inst2|count~1|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; inst2|count~1|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; inst2|count~2|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; inst2|count~2|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; inst2|count~3|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; inst2|count~3|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; inst2|count~4|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; inst2|count~4|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; inst2|count~5|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; inst2|count~5|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; inst2|count~6|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; inst2|count~6|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; inst2|count~7|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; inst2|count~7|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; inst2|count~8|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; inst2|count~8|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; inst5|cnt|count[0]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; inst5|cnt|count[0]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; inst5|cnt|count[1]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; inst5|cnt|count[1]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; inst5|cnt|count[2]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; inst5|cnt|count[2]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; inst5|cnt|count[3]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; inst5|cnt|count[3]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; inst5|cnt|count[4]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; inst5|cnt|count[4]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; inst5|cnt|count[5]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; inst5|cnt|count[5]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; inst5|cnt|count[6]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; inst5|cnt|count[6]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk50 ; Rise       ; inst5|cnt|count[7]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk50 ; Rise       ; inst5|cnt|count[7]|clk          ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'counter9:inst2|count~0'                                                                                                  ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                  ; Clock Edge ; Target                                                  ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.A  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.A  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.B  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.B  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.C  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.C  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.D  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; wave:inst3|sinwave:comb_4|DDS:dds|controller:ctrl|ps.D  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; wave:inst3|sinwave:comb_4|DDS:dds|counter6:cnt|count[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; wave:inst3|sinwave:comb_4|counter8:cnt|count[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; wave:inst3|sinwave:comb_4|counter8:cnt|count[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; wave:inst3|sinwave:comb_4|counter8:cnt|count[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; wave:inst3|sinwave:comb_4|counter8:cnt|count[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; wave:inst3|sinwave:comb_4|counter8:cnt|count[2]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; wave:inst3|sinwave:comb_4|counter8:cnt|count[3]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; wave:inst3|sinwave:comb_4|counter8:cnt|count[3]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; wave:inst3|sinwave:comb_4|counter8:cnt|count[4]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; wave:inst3|sinwave:comb_4|counter8:cnt|count[4]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; wave:inst3|sinwave:comb_4|counter8:cnt|count[5]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; wave:inst3|sinwave:comb_4|counter8:cnt|count[5]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; wave:inst3|sinwave:comb_4|counter8:cnt|count[6]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; wave:inst3|sinwave:comb_4|counter8:cnt|count[6]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; wave:inst3|sinwave:comb_4|counter8:cnt|count[7]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; wave:inst3|sinwave:comb_4|counter8:cnt|count[7]         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; inst2|Equal0|combout                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; inst2|Equal0|combout                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; inst2|Equal0|datab                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; inst2|Equal0|datab                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; inst2|Equal0~clkctrl|inclk[0]                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; inst2|Equal0~clkctrl|inclk[0]                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; inst2|Equal0~clkctrl|outclk                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; inst2|Equal0~clkctrl|outclk                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; inst2|count~0|regout                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; inst2|count~0|regout                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; inst3|comb_4|cnt|count[0]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; inst3|comb_4|cnt|count[0]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; inst3|comb_4|cnt|count[1]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; inst3|comb_4|cnt|count[1]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; inst3|comb_4|cnt|count[2]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; inst3|comb_4|cnt|count[2]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; inst3|comb_4|cnt|count[3]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; inst3|comb_4|cnt|count[3]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; inst3|comb_4|cnt|count[4]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; inst3|comb_4|cnt|count[4]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; inst3|comb_4|cnt|count[5]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; inst3|comb_4|cnt|count[5]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; inst3|comb_4|cnt|count[6]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; inst3|comb_4|cnt|count[6]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; inst3|comb_4|cnt|count[7]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; inst3|comb_4|cnt|count[7]|clk                           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; inst3|comb_4|dds|cnt|count[1]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; inst3|comb_4|dds|cnt|count[1]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; inst3|comb_4|dds|cnt|count[2]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; inst3|comb_4|dds|cnt|count[2]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; inst3|comb_4|dds|cnt|count[3]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; inst3|comb_4|dds|cnt|count[3]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; inst3|comb_4|dds|cnt|count[4]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; inst3|comb_4|dds|cnt|count[4]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; inst3|comb_4|dds|cnt|count[5]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; inst3|comb_4|dds|cnt|count[5]|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; inst3|comb_4|dds|ctrl|ps.A|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; inst3|comb_4|dds|ctrl|ps.A|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; inst3|comb_4|dds|ctrl|ps.B|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; inst3|comb_4|dds|ctrl|ps.B|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; inst3|comb_4|dds|ctrl|ps.C|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; inst3|comb_4|dds|ctrl|ps.C|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; counter9:inst2|count~0 ; Rise       ; inst3|comb_4|dds|ctrl|ps.D|clk                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; counter9:inst2|count~0 ; Rise       ; inst3|comb_4|dds|ctrl|ps.D|clk                          ;
+--------+--------------+----------------+------------------+------------------------+------------+---------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SW[*]     ; clk50      ; -0.172 ; -0.172 ; Rise       ; clk50           ;
;  SW[0]    ; clk50      ; -0.905 ; -0.905 ; Rise       ; clk50           ;
;  SW[1]    ; clk50      ; -0.913 ; -0.913 ; Rise       ; clk50           ;
;  SW[2]    ; clk50      ; -0.904 ; -0.904 ; Rise       ; clk50           ;
;  SW[3]    ; clk50      ; -0.339 ; -0.339 ; Rise       ; clk50           ;
;  SW[4]    ; clk50      ; -0.172 ; -0.172 ; Rise       ; clk50           ;
; key0      ; clk50      ; 2.066  ; 2.066  ; Rise       ; clk50           ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SW[*]     ; clk50      ; 1.033  ; 1.033  ; Rise       ; clk50           ;
;  SW[0]    ; clk50      ; 1.025  ; 1.025  ; Rise       ; clk50           ;
;  SW[1]    ; clk50      ; 1.033  ; 1.033  ; Rise       ; clk50           ;
;  SW[2]    ; clk50      ; 1.024  ; 1.024  ; Rise       ; clk50           ;
;  SW[3]    ; clk50      ; 0.459  ; 0.459  ; Rise       ; clk50           ;
;  SW[4]    ; clk50      ; 0.292  ; 0.292  ; Rise       ; clk50           ;
; key0      ; clk50      ; -1.929 ; -1.929 ; Rise       ; clk50           ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                      ;
+-----------+------------------------+--------+--------+------------+------------------------+
; Data Port ; Clock Port             ; Rise   ; Fall   ; Clock Edge ; Clock Reference        ;
+-----------+------------------------+--------+--------+------------+------------------------+
; GPIO      ; clk50                  ; 4.744  ; 4.744  ; Rise       ; clk50                  ;
; GPIO      ; counter9:inst2|count~0 ; 14.657 ; 14.657 ; Rise       ; counter9:inst2|count~0 ;
+-----------+------------------------+--------+--------+------------+------------------------+


+------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                            ;
+-----------+------------------------+-------+-------+------------+------------------------+
; Data Port ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference        ;
+-----------+------------------------+-------+-------+------------+------------------------+
; GPIO      ; clk50                  ; 4.347 ; 4.347 ; Rise       ; clk50                  ;
; GPIO      ; counter9:inst2|count~0 ; 5.077 ; 5.077 ; Rise       ; counter9:inst2|count~0 ;
+-----------+------------------------+-------+-------+------------+------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[5]      ; GPIO        ; 4.897 ; 4.897 ; 4.897 ; 4.897 ;
; SW[6]      ; GPIO        ; 5.003 ; 5.003 ; 5.003 ; 5.003 ;
; SW[7]      ; GPIO        ; 5.989 ; 5.989 ; 5.989 ; 5.989 ;
; SW[8]      ; GPIO        ; 5.977 ; 5.977 ; 5.977 ; 5.977 ;
; SW[9]      ; GPIO        ; 5.361 ; 5.361 ; 5.361 ; 5.361 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[5]      ; GPIO        ; 4.159 ; 3.831 ; 3.831 ; 4.159 ;
; SW[6]      ; GPIO        ; 4.454 ; 3.966 ; 3.966 ; 4.454 ;
; SW[7]      ; GPIO        ; 4.696 ; 5.060 ; 5.060 ; 4.696 ;
; SW[8]      ; GPIO        ; 4.753 ; 4.554 ; 4.554 ; 4.753 ;
; SW[9]      ; GPIO        ; 4.398 ; 4.398 ; 4.398 ; 4.398 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                    ;
+-------------------------+---------+---------+----------+---------+---------------------+
; Clock                   ; Setup   ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------+---------+---------+----------+---------+---------------------+
; Worst-case Slack        ; -3.177  ; -2.524  ; N/A      ; N/A     ; -1.631              ;
;  clk50                  ; -3.177  ; -2.524  ; N/A      ; N/A     ; -1.631              ;
;  counter9:inst2|count~0 ; -1.658  ; 0.246   ; N/A      ; N/A     ; -0.611              ;
; Design-wide TNS         ; -47.981 ; -16.124 ; 0.0      ; 0.0     ; -43.179             ;
;  clk50                  ; -28.299 ; -16.124 ; N/A      ; N/A     ; -22.405             ;
;  counter9:inst2|count~0 ; -19.682 ; 0.000   ; N/A      ; N/A     ; -20.774             ;
+-------------------------+---------+---------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SW[*]     ; clk50      ; 0.541  ; 0.541  ; Rise       ; clk50           ;
;  SW[0]    ; clk50      ; -0.905 ; -0.905 ; Rise       ; clk50           ;
;  SW[1]    ; clk50      ; -0.913 ; -0.913 ; Rise       ; clk50           ;
;  SW[2]    ; clk50      ; -0.904 ; -0.904 ; Rise       ; clk50           ;
;  SW[3]    ; clk50      ; -0.339 ; -0.339 ; Rise       ; clk50           ;
;  SW[4]    ; clk50      ; 0.541  ; 0.541  ; Rise       ; clk50           ;
; key0      ; clk50      ; 4.467  ; 4.467  ; Rise       ; clk50           ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SW[*]     ; clk50      ; 2.175  ; 2.175  ; Rise       ; clk50           ;
;  SW[0]    ; clk50      ; 2.162  ; 2.162  ; Rise       ; clk50           ;
;  SW[1]    ; clk50      ; 2.175  ; 2.175  ; Rise       ; clk50           ;
;  SW[2]    ; clk50      ; 2.166  ; 2.166  ; Rise       ; clk50           ;
;  SW[3]    ; clk50      ; 0.885  ; 0.885  ; Rise       ; clk50           ;
;  SW[4]    ; clk50      ; 0.292  ; 0.292  ; Rise       ; clk50           ;
; key0      ; clk50      ; -1.929 ; -1.929 ; Rise       ; clk50           ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                      ;
+-----------+------------------------+--------+--------+------------+------------------------+
; Data Port ; Clock Port             ; Rise   ; Fall   ; Clock Edge ; Clock Reference        ;
+-----------+------------------------+--------+--------+------------+------------------------+
; GPIO      ; clk50                  ; 9.507  ; 9.507  ; Rise       ; clk50                  ;
; GPIO      ; counter9:inst2|count~0 ; 36.732 ; 36.732 ; Rise       ; counter9:inst2|count~0 ;
+-----------+------------------------+--------+--------+------------+------------------------+


+------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                            ;
+-----------+------------------------+-------+-------+------------+------------------------+
; Data Port ; Clock Port             ; Rise  ; Fall  ; Clock Edge ; Clock Reference        ;
+-----------+------------------------+-------+-------+------------+------------------------+
; GPIO      ; clk50                  ; 4.347 ; 4.347 ; Rise       ; clk50                  ;
; GPIO      ; counter9:inst2|count~0 ; 5.077 ; 5.077 ; Rise       ; counter9:inst2|count~0 ;
+-----------+------------------------+-------+-------+------------+------------------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[5]      ; GPIO        ; 11.457 ; 11.457 ; 11.457 ; 11.457 ;
; SW[6]      ; GPIO        ; 11.779 ; 11.779 ; 11.779 ; 11.779 ;
; SW[7]      ; GPIO        ; 14.286 ; 14.286 ; 14.286 ; 14.286 ;
; SW[8]      ; GPIO        ; 14.299 ; 14.299 ; 14.299 ; 14.299 ;
; SW[9]      ; GPIO        ; 12.493 ; 12.493 ; 12.493 ; 12.493 ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[5]      ; GPIO        ; 4.159 ; 3.831 ; 3.831 ; 4.159 ;
; SW[6]      ; GPIO        ; 4.454 ; 3.966 ; 3.966 ; 4.454 ;
; SW[7]      ; GPIO        ; 4.696 ; 5.060 ; 5.060 ; 4.696 ;
; SW[8]      ; GPIO        ; 4.753 ; 4.554 ; 4.554 ; 4.753 ;
; SW[9]      ; GPIO        ; 4.398 ; 4.398 ; 4.398 ; 4.398 ;
+------------+-------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------------------+
; Setup Transfers                                                                             ;
+------------------------+------------------------+----------+----------+----------+----------+
; From Clock             ; To Clock               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------+------------------------+----------+----------+----------+----------+
; clk50                  ; clk50                  ; 152      ; 0        ; 0        ; 0        ;
; counter9:inst2|count~0 ; clk50                  ; 10       ; 10       ; 0        ; 0        ;
; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 84       ; 0        ; 0        ; 0        ;
+------------------------+------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------+
; Hold Transfers                                                                              ;
+------------------------+------------------------+----------+----------+----------+----------+
; From Clock             ; To Clock               ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------+------------------------+----------+----------+----------+----------+
; clk50                  ; clk50                  ; 152      ; 0        ; 0        ; 0        ;
; counter9:inst2|count~0 ; clk50                  ; 10       ; 10       ; 0        ; 0        ;
; counter9:inst2|count~0 ; counter9:inst2|count~0 ; 84       ; 0        ; 0        ; 0        ;
+------------------------+------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 12    ; 12   ;
; Unconstrained Input Port Paths  ; 53    ; 53   ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 29    ; 29   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Thu Nov 16 01:23:13 2023
Info: Command: quartus_sta l3 -c l3
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'l3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk50 clk50
    Info (332105): create_clock -period 1.000 -name counter9:inst2|count~0 counter9:inst2|count~0
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.177
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.177       -28.299 clk50 
    Info (332119):    -1.658       -19.682 counter9:inst2|count~0 
Info (332146): Worst-case hold slack is -2.524
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.524       -16.124 clk50 
    Info (332119):     0.636         0.000 counter9:inst2|count~0 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.631
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.631       -22.405 clk50 
    Info (332119):    -0.611       -20.774 counter9:inst2|count~0 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.322
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.322        -2.881 clk50 
    Info (332119):    -0.117        -0.468 counter9:inst2|count~0 
Info (332146): Worst-case hold slack is -1.703
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.703        -9.599 clk50 
    Info (332119):     0.246         0.000 counter9:inst2|count~0 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -18.380 clk50 
    Info (332119):    -0.500       -17.000 counter9:inst2|count~0 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 306 megabytes
    Info: Processing ended: Thu Nov 16 01:23:14 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


