$date
	Sun Oct 23 05:46:11 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#596292
b101 !
1"
#596294
b101 &
b101 %
1$
#596295
0"
#596298
b10000 &
b10000 %
#596302
b1000 &
b1000 %
#596306
b100 &
b100 %
#596310
b10 &
b10 %
#596314
b1 &
b1 %
1#
#596318
b0 &
0#
b0 %
0$
#1600516
b110 !
1"
#1600518
b110 &
b110 %
1$
#1600519
0"
#1600522
b11 &
b11 %
#1600526
b1010 &
b1010 %
#1600530
b101 &
b101 %
#1600534
b10000 &
b10000 %
#1600538
b1000 &
b1000 %
#1600542
b100 &
b100 %
#1600546
b10 &
b10 %
#1600550
b1 &
1#
b1 %
#1600554
b0 &
b0 %
0#
0$
#2622141
b1100 !
1"
#2622142
b1100 &
b1100 %
1$
#2622143
0"
#2622146
b110 &
b110 %
#2622150
b11 &
b11 %
#2622154
b1010 &
b1010 %
#2622158
b101 &
b101 %
#2622162
b10000 &
b10000 %
#2622166
b1000 &
b1000 %
#2622170
b100 &
b100 %
#2622174
b10 &
b10 %
#2622178
b1 &
b1 %
1#
#2622182
b0 &
0#
b0 %
0$
#4500012
