This was to be implemented in Verilog using ModelSim.

![alt tag]https://cloud.githubusercontent.com/assets/9411839/10226917/13da9112-6888-11e5-93e9-c628f35f3307.PNG/to/img.png
