set_global_assignment -name IP_TOOL_NAME "SignalTap II Logic Analyzer"
set_global_assignment -name IP_TOOL_VERSION "9.0"
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) "SignalTap.v"]
set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "SignalTap.bsf"]
set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "SignalTap_inst.v"]
set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "SignalTap_bb.v"]
set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "SignalTap.inc"]
set_global_assignment -name MISC_FILE [file join $::quartus(qip_path) "SignalTap.cmp"]
