// Seed: 3654805313
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_6 = 1;
  assign module_2.id_37 = 0;
  wire id_7;
  assign id_6 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  buf primCall (id_2, id_1);
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_3,
      id_4,
      id_2
  );
endmodule
module module_2 (
    input supply0 id_0,
    input tri1 id_1,
    input tri1 id_2,
    input supply0 id_3,
    input tri0 id_4,
    output supply0 id_5,
    input wor id_6,
    output uwire id_7,
    output wor id_8,
    output wor id_9,
    input supply1 id_10,
    output wor id_11,
    output wire id_12,
    output uwire id_13,
    output supply0 id_14,
    input tri0 id_15,
    input tri0 id_16,
    output wire id_17,
    output tri1 id_18
    , id_50,
    input wor id_19,
    output uwire id_20,
    input wire id_21,
    output uwire id_22,
    input tri id_23,
    input supply1 id_24,
    output tri id_25,
    input tri0 id_26,
    input tri id_27,
    output tri1 id_28,
    output wire id_29,
    output wire id_30,
    input tri id_31,
    input tri1 id_32,
    output tri0 id_33,
    output supply1 id_34,
    output wire id_35,
    output wire id_36,
    input wire id_37,
    output wor id_38,
    input supply1 id_39,
    output tri id_40,
    output wand id_41,
    output wire id_42,
    input tri0 id_43,
    input wand id_44,
    output tri1 id_45,
    input tri0 id_46,
    output wand id_47,
    input tri0 id_48
);
  module_0 modCall_1 (
      id_50,
      id_50,
      id_50,
      id_50,
      id_50,
      id_50
  );
endmodule
