ARM GAS  /tmp/cc79YIw4.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_ll_fmc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.FMC_NORSRAM_Init,"ax",%progbits
  18              		.align	1
  19              		.global	FMC_NORSRAM_Init
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	FMC_NORSRAM_Init:
  27              	.LFB126:
  28              		.file 1 "./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c"
   1:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
   2:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   ******************************************************************************
   3:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @file    stm32f4xx_ll_fmc.c
   4:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @author  MCD Application Team
   5:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief   FMC Low Layer HAL module driver.
   6:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *    
   7:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *          This file provides firmware functions to manage the following 
   8:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *          functionalities of the Flexible Memory Controller (FMC) peripheral memories:
   9:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *           + Initialization/de-initialization functions
  10:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *           + Peripheral Control functions 
  11:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *           + Peripheral State functions
  12:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *         
  13:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   @verbatim
  14:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   ==============================================================================
  15:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                         ##### FMC peripheral features #####
  16:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   ==============================================================================
  17:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   [..] The Flexible memory controller (FMC) includes three memory controllers:
  18:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****        (+) The NOR/PSRAM memory controller
  19:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****        (+) The NAND/PC Card memory controller
  20:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****        (+) The Synchronous DRAM (SDRAM) controller 
  21:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****        
  22:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   [..] The FMC functional block makes the interface with synchronous and asynchronous static
  23:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****        memories, SDRAM memories, and 16-bit PC memory cards. Its main purposes are:
  24:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****        (+) to translate AHB transactions into the appropriate external device protocol
  25:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****        (+) to meet the access time requirements of the external memory devices
  26:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****    
  27:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   [..] All external memories share the addresses, data and control signals with the controller.
  28:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****        Each external device is accessed by means of a unique Chip Select. The FMC performs
  29:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****        only one access at a time to an external device.
  30:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****        The main features of the FMC controller are the following:
ARM GAS  /tmp/cc79YIw4.s 			page 2


  31:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****         (+) Interface with static-memory mapped devices including:
  32:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****            (++) Static random access memory (SRAM)
  33:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****            (++) Read-only memory (ROM)
  34:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****            (++) NOR Flash memory/OneNAND Flash memory
  35:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****            (++) PSRAM (4 memory banks)
  36:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****            (++) 16-bit PC Card compatible devices
  37:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****            (++) Two banks of NAND Flash memory with ECC hardware to check up to 8 Kbytes of
  38:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                 data
  39:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****         (+) Interface with synchronous DRAM (SDRAM) memories
  40:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****         (+) Independent Chip Select control for each memory bank
  41:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****         (+) Independent configuration for each memory bank
  42:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     
  43:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   @endverbatim
  44:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   ******************************************************************************
  45:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @attention
  46:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *
  47:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
  48:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *
  49:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * Redistribution and use in source and binary forms, with or without modification,
  50:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * are permitted provided that the following conditions are met:
  51:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  52:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *      this list of conditions and the following disclaimer.
  53:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  54:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *      this list of conditions and the following disclaimer in the documentation
  55:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *      and/or other materials provided with the distribution.
  56:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  57:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *      may be used to endorse or promote products derived from this software
  58:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *      without specific prior written permission.
  59:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *
  60:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  61:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  62:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  63:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  64:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  65:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  66:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  67:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  68:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  69:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  70:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *
  71:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   ******************************************************************************
  72:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */ 
  73:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
  74:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /* Includes ------------------------------------------------------------------*/
  75:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #include "stm32f4xx_hal.h"
  76:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
  77:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /** @addtogroup STM32F4xx_HAL_Driver
  78:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @{
  79:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
  80:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
  81:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /** @defgroup FMC_LL  FMC Low Layer
  82:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief FMC driver modules
  83:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @{
  84:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
  85:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
  86:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #if defined (HAL_SRAM_MODULE_ENABLED) || defined(HAL_NOR_MODULE_ENABLED) || defined(HAL_NAND_MODULE
  87:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
ARM GAS  /tmp/cc79YIw4.s 			page 3


  88:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||
  89:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
  90:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /* Private typedef -----------------------------------------------------------*/
  91:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /* Private define ------------------------------------------------------------*/
  92:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /* Private macro -------------------------------------------------------------*/
  93:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /* Private variables ---------------------------------------------------------*/
  94:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /* Private function prototypes -----------------------------------------------*/
  95:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /* Private functions ---------------------------------------------------------*/
  96:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /** @addtogroup FMC_LL_Private_Functions
  97:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @{
  98:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
  99:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 100:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /** @addtogroup FMC_LL_NORSRAM
 101:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief  NORSRAM Controller functions 
 102:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *
 103:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   @verbatim 
 104:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   ==============================================================================   
 105:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                    ##### How to use NORSRAM device driver #####
 106:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   ==============================================================================
 107:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****  
 108:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   [..] 
 109:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     This driver contains a set of APIs to interface with the FMC NORSRAM banks in order
 110:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     to run the NORSRAM external devices.
 111:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****       
 112:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     (+) FMC NORSRAM bank reset using the function FMC_NORSRAM_DeInit() 
 113:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     (+) FMC NORSRAM bank control configuration using the function FMC_NORSRAM_Init()
 114:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     (+) FMC NORSRAM bank timing configuration using the function FMC_NORSRAM_Timing_Init()
 115:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     (+) FMC NORSRAM bank extended timing configuration using the function 
 116:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****         FMC_NORSRAM_Extended_Timing_Init()
 117:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     (+) FMC NORSRAM bank enable/disable write operation using the functions
 118:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****         FMC_NORSRAM_WriteOperation_Enable()/FMC_NORSRAM_WriteOperation_Disable()
 119:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****         
 120:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 121:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** @endverbatim
 122:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @{
 123:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
 124:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****        
 125:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /** @addtogroup FMC_LL_NORSRAM_Private_Functions_Group1
 126:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief    Initialization and Configuration functions 
 127:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *
 128:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   @verbatim    
 129:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   ==============================================================================
 130:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****               ##### Initialization and de_initialization functions #####
 131:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   ==============================================================================
 132:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   [..]  
 133:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     This section provides functions allowing to:
 134:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     (+) Initialize and configure the FMC NORSRAM interface
 135:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     (+) De-initialize the FMC NORSRAM interface 
 136:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     (+) Configure the FMC clock and associated GPIOs    
 137:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****  
 138:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** @endverbatim
 139:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @{
 140:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
 141:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
 142:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
 143:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief  Initialize the FMC_NORSRAM device according to the specified
 144:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *         control parameters in the FMC_NORSRAM_InitTypeDef
ARM GAS  /tmp/cc79YIw4.s 			page 4


 145:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Device Pointer to NORSRAM device instance
 146:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Init Pointer to NORSRAM Initialization structure   
 147:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @retval HAL status
 148:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
 149:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** HAL_StatusTypeDef  FMC_NORSRAM_Init(FMC_NORSRAM_TypeDef *Device, FMC_NORSRAM_InitTypeDef* Init)
 150:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** { 
  29              		.loc 1 150 1
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 16
  32              		@ frame_needed = 1, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 80B4     		push	{r7}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 4
  37              		.cfi_offset 7, -4
  38 0002 85B0     		sub	sp, sp, #20
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 24
  41 0004 00AF     		add	r7, sp, #0
  42              	.LCFI2:
  43              		.cfi_def_cfa_register 7
  44 0006 7860     		str	r0, [r7, #4]
  45 0008 3960     		str	r1, [r7]
 151:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   uint32_t tmpr = 0U;
  46              		.loc 1 151 12
  47 000a 0023     		movs	r3, #0
  48 000c FB60     		str	r3, [r7, #12]
 152:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     
 153:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Check the parameters */
 154:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_DEVICE(Device));
 155:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_BANK(Init->NSBank));
 156:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_MUX(Init->DataAddressMux));
 157:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_MEMORY(Init->MemoryType));
 158:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_MEMORY_WIDTH(Init->MemoryDataWidth));
 159:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_BURSTMODE(Init->BurstAccessMode));
 160:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_WAIT_POLARITY(Init->WaitSignalPolarity));
 161:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)
 162:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_WRAP_MODE(Init->WrapMode));
 163:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx */
 164:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_WAIT_SIGNAL_ACTIVE(Init->WaitSignalActive));
 165:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_WRITE_OPERATION(Init->WriteOperation));
 166:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_WAITE_SIGNAL(Init->WaitSignal));
 167:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_EXTENDED_MODE(Init->ExtendedMode));
 168:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_ASYNWAIT(Init->AsynchronousWait));
 169:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_WRITE_BURST(Init->WriteBurst));
 170:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_CONTINOUS_CLOCK(Init->ContinuousClock));
 171:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_PAGESIZE(Init->PageSize));
 172:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #if defined (STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
 173:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_WRITE_FIFO(Init->WriteFifo));
 174:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #endif /* STM32F446xx || STM32F469xx || STM32F479xx */
 175:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 176:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Get the BTCR register value */
 177:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   tmpr = Device->BTCR[Init->NSBank];
  49              		.loc 1 177 27
  50 000e 3B68     		ldr	r3, [r7]
  51 0010 1A68     		ldr	r2, [r3]
  52              		.loc 1 177 8
ARM GAS  /tmp/cc79YIw4.s 			page 5


  53 0012 7B68     		ldr	r3, [r7, #4]
  54 0014 53F82230 		ldr	r3, [r3, r2, lsl #2]
  55 0018 FB60     		str	r3, [r7, #12]
 178:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 179:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)
 180:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
 181:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****            WAITEN, EXTMOD, ASYNCWAIT, CPSIZE, CBURSTRW and CCLKEN bits */
 182:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   tmpr &= ((uint32_t)~(FMC_BCR1_MBKEN     | FMC_BCR1_MUXEN    | FMC_BCR1_MTYP     | \
  56              		.loc 1 182 8
  57 001a FA68     		ldr	r2, [r7, #12]
  58 001c 294B     		ldr	r3, .L5
  59 001e 1340     		ands	r3, r3, r2
  60 0020 FB60     		str	r3, [r7, #12]
 183:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        FMC_BCR1_MWID      | FMC_BCR1_FACCEN   | FMC_BCR1_BURSTEN  | \
 184:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        FMC_BCR1_WAITPOL   | FMC_BCR1_WRAPMOD  | FMC_BCR1_WAITCFG  | \
 185:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        FMC_BCR1_WREN      | FMC_BCR1_WAITEN   | FMC_BCR1_EXTMOD   | \
 186:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        FMC_BCR1_ASYNCWAIT | FMC_BCR1_CPSIZE   | FMC_BCR1_CBURSTRW | \
 187:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        FMC_BCR1_CCLKEN));
 188:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
 189:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Set NORSRAM device control parameters */
 190:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   tmpr |= (uint32_t)(Init->DataAddressMux       |\
  61              		.loc 1 190 26
  62 0022 3B68     		ldr	r3, [r7]
  63 0024 5A68     		ldr	r2, [r3, #4]
 191:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     Init->MemoryType           |\
  64              		.loc 1 191 25
  65 0026 3B68     		ldr	r3, [r7]
  66 0028 9B68     		ldr	r3, [r3, #8]
 190:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     Init->MemoryType           |\
  67              		.loc 1 190 49
  68 002a 1A43     		orrs	r2, r2, r3
 192:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     Init->MemoryDataWidth      |\
  69              		.loc 1 192 25
  70 002c 3B68     		ldr	r3, [r7]
  71 002e DB68     		ldr	r3, [r3, #12]
 191:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     Init->MemoryType           |\
  72              		.loc 1 191 48
  73 0030 1A43     		orrs	r2, r2, r3
 193:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     Init->BurstAccessMode      |\
  74              		.loc 1 193 25
  75 0032 3B68     		ldr	r3, [r7]
  76 0034 1B69     		ldr	r3, [r3, #16]
 192:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     Init->MemoryDataWidth      |\
  77              		.loc 1 192 48
  78 0036 1A43     		orrs	r2, r2, r3
 194:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     Init->WaitSignalPolarity   |\
  79              		.loc 1 194 25
  80 0038 3B68     		ldr	r3, [r7]
  81 003a 5B69     		ldr	r3, [r3, #20]
 193:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     Init->BurstAccessMode      |\
  82              		.loc 1 193 48
  83 003c 1A43     		orrs	r2, r2, r3
 195:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     Init->WrapMode             |\
  84              		.loc 1 195 25
  85 003e 3B68     		ldr	r3, [r7]
  86 0040 9B69     		ldr	r3, [r3, #24]
 194:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     Init->WaitSignalPolarity   |\
ARM GAS  /tmp/cc79YIw4.s 			page 6


  87              		.loc 1 194 48
  88 0042 1A43     		orrs	r2, r2, r3
 196:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     Init->WaitSignalActive     |\
  89              		.loc 1 196 25
  90 0044 3B68     		ldr	r3, [r7]
  91 0046 DB69     		ldr	r3, [r3, #28]
 195:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     Init->WrapMode             |\
  92              		.loc 1 195 48
  93 0048 1A43     		orrs	r2, r2, r3
 197:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     Init->WriteOperation       |\
  94              		.loc 1 197 25
  95 004a 3B68     		ldr	r3, [r7]
  96 004c 1B6A     		ldr	r3, [r3, #32]
 196:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     Init->WaitSignalActive     |\
  97              		.loc 1 196 48
  98 004e 1A43     		orrs	r2, r2, r3
 198:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     Init->WaitSignal           |\
  99              		.loc 1 198 25
 100 0050 3B68     		ldr	r3, [r7]
 101 0052 5B6A     		ldr	r3, [r3, #36]
 197:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     Init->WriteOperation       |\
 102              		.loc 1 197 48
 103 0054 1A43     		orrs	r2, r2, r3
 199:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     Init->ExtendedMode         |\
 104              		.loc 1 199 25
 105 0056 3B68     		ldr	r3, [r7]
 106 0058 9B6A     		ldr	r3, [r3, #40]
 198:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     Init->WaitSignal           |\
 107              		.loc 1 198 48
 108 005a 1A43     		orrs	r2, r2, r3
 200:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     Init->AsynchronousWait     |\
 109              		.loc 1 200 25
 110 005c 3B68     		ldr	r3, [r7]
 111 005e DB6A     		ldr	r3, [r3, #44]
 199:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     Init->ExtendedMode         |\
 112              		.loc 1 199 48
 113 0060 1A43     		orrs	r2, r2, r3
 201:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     Init->PageSize             |\
 114              		.loc 1 201 25
 115 0062 3B68     		ldr	r3, [r7]
 116 0064 DB6B     		ldr	r3, [r3, #60]
 200:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     Init->AsynchronousWait     |\
 117              		.loc 1 200 48
 118 0066 1A43     		orrs	r2, r2, r3
 202:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     Init->WriteBurst           |\
 119              		.loc 1 202 25
 120 0068 3B68     		ldr	r3, [r7]
 121 006a 1B6B     		ldr	r3, [r3, #48]
 201:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     Init->PageSize             |\
 122              		.loc 1 201 48
 123 006c 1A43     		orrs	r2, r2, r3
 203:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     Init->ContinuousClock);
 124              		.loc 1 203 25
 125 006e 3B68     		ldr	r3, [r7]
 126 0070 5B6B     		ldr	r3, [r3, #52]
 202:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     Init->WriteBurst           |\
 127              		.loc 1 202 48
ARM GAS  /tmp/cc79YIw4.s 			page 7


 128 0072 1343     		orrs	r3, r3, r2
 190:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     Init->MemoryType           |\
 129              		.loc 1 190 8
 130 0074 FA68     		ldr	r2, [r7, #12]
 131 0076 1343     		orrs	r3, r3, r2
 132 0078 FB60     		str	r3, [r7, #12]
 204:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #else /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) */
 205:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, CPSIZE, WAITCFG, WREN,
 206:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****            WAITEN, EXTMOD, ASYNCWAIT, CBURSTRW, CCLKEN and WFDIS bits */
 207:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   tmpr &= ((uint32_t)~(FMC_BCR1_MBKEN     | FMC_BCR1_MUXEN    | FMC_BCR1_MTYP     | \
 208:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        FMC_BCR1_MWID      | FMC_BCR1_FACCEN   | FMC_BCR1_BURSTEN  | \
 209:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        FMC_BCR1_WAITPOL   | FMC_BCR1_WAITCFG  | FMC_BCR1_CPSIZE   | \
 210:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        FMC_BCR1_WREN      | FMC_BCR1_WAITEN   | FMC_BCR1_EXTMOD   | \
 211:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        FMC_BCR1_ASYNCWAIT | FMC_BCR1_CBURSTRW | FMC_BCR1_CCLKEN   | \
 212:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        FMC_BCR1_WFDIS));
 213:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
 214:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Set NORSRAM device control parameters */
 215:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   tmpr |= (uint32_t)(Init->DataAddressMux       |\
 216:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     Init->MemoryType           |\
 217:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     Init->MemoryDataWidth      |\
 218:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     Init->BurstAccessMode      |\
 219:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     Init->WaitSignalPolarity   |\
 220:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     Init->WaitSignalActive     |\
 221:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     Init->WriteOperation       |\
 222:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     Init->WaitSignal           |\
 223:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     Init->ExtendedMode         |\
 224:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     Init->AsynchronousWait     |\
 225:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     Init->WriteBurst           |\
 226:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     Init->ContinuousClock      |\
 227:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     Init->PageSize             |\
 228:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     Init->WriteFifo);
 229:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #endif /*  defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F43
 230:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     
 231:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   if(Init->MemoryType == FMC_MEMORY_TYPE_NOR)
 133              		.loc 1 231 10
 134 007a 3B68     		ldr	r3, [r7]
 135 007c 9B68     		ldr	r3, [r3, #8]
 136              		.loc 1 231 5
 137 007e 082B     		cmp	r3, #8
 138 0080 03D1     		bne	.L2
 232:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
 233:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     tmpr |= (uint32_t)FMC_NORSRAM_FLASH_ACCESS_ENABLE;
 139              		.loc 1 233 10
 140 0082 FB68     		ldr	r3, [r7, #12]
 141 0084 43F04003 		orr	r3, r3, #64
 142 0088 FB60     		str	r3, [r7, #12]
 143              	.L2:
 234:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }
 235:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
 236:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   Device->BTCR[Init->NSBank] = tmpr;
 144              		.loc 1 236 20
 145 008a 3B68     		ldr	r3, [r7]
 146 008c 1A68     		ldr	r2, [r3]
 147              		.loc 1 236 30
 148 008e 7B68     		ldr	r3, [r7, #4]
 149 0090 F968     		ldr	r1, [r7, #12]
 150 0092 43F82210 		str	r1, [r3, r2, lsl #2]
ARM GAS  /tmp/cc79YIw4.s 			page 8


 237:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 238:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Configure synchronous mode when Continuous clock is enabled for bank2..4 */
 239:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   if((Init->ContinuousClock == FMC_CONTINUOUS_CLOCK_SYNC_ASYNC) && (Init->NSBank != FMC_NORSRAM_BAN
 151              		.loc 1 239 11
 152 0096 3B68     		ldr	r3, [r7]
 153 0098 5B6B     		ldr	r3, [r3, #52]
 154              		.loc 1 239 5
 155 009a B3F5801F 		cmp	r3, #1048576
 156 009e 0AD1     		bne	.L3
 157              		.loc 1 239 73 discriminator 1
 158 00a0 3B68     		ldr	r3, [r7]
 159 00a2 1B68     		ldr	r3, [r3]
 160              		.loc 1 239 65 discriminator 1
 161 00a4 002B     		cmp	r3, #0
 162 00a6 06D0     		beq	.L3
 240:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   { 
 241:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     Device->BTCR[FMC_NORSRAM_BANK1] |= (uint32_t)(Init->ContinuousClock);
 163              		.loc 1 241 37
 164 00a8 7B68     		ldr	r3, [r7, #4]
 165 00aa 1A68     		ldr	r2, [r3]
 166              		.loc 1 241 55
 167 00ac 3B68     		ldr	r3, [r7]
 168 00ae 5B6B     		ldr	r3, [r3, #52]
 169              		.loc 1 241 37
 170 00b0 1A43     		orrs	r2, r2, r3
 171 00b2 7B68     		ldr	r3, [r7, #4]
 172 00b4 1A60     		str	r2, [r3]
 173              	.L3:
 242:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }
 243:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 244:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
 245:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   if(Init->NSBank != FMC_NORSRAM_BANK1)
 246:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
 247:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     Device->BTCR[FMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);              
 248:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }
 249:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #endif /* STM32F446xx || STM32F469xx || STM32F479xx */
 250:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
 251:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   return HAL_OK;
 174              		.loc 1 251 10
 175 00b6 0023     		movs	r3, #0
 252:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** }
 176              		.loc 1 252 1
 177 00b8 1846     		mov	r0, r3
 178 00ba 1437     		adds	r7, r7, #20
 179              	.LCFI3:
 180              		.cfi_def_cfa_offset 4
 181 00bc BD46     		mov	sp, r7
 182              	.LCFI4:
 183              		.cfi_def_cfa_register 13
 184              		@ sp needed
 185 00be 5DF8047B 		ldr	r7, [sp], #4
 186              	.LCFI5:
 187              		.cfi_restore 7
 188              		.cfi_def_cfa_offset 0
 189 00c2 7047     		bx	lr
 190              	.L6:
 191              		.align	2
ARM GAS  /tmp/cc79YIw4.s 			page 9


 192              	.L5:
 193 00c4 8000E0FF 		.word	-2097024
 194              		.cfi_endproc
 195              	.LFE126:
 197              		.section	.text.FMC_NORSRAM_DeInit,"ax",%progbits
 198              		.align	1
 199              		.global	FMC_NORSRAM_DeInit
 200              		.syntax unified
 201              		.thumb
 202              		.thumb_func
 203              		.fpu fpv4-sp-d16
 205              	FMC_NORSRAM_DeInit:
 206              	.LFB127:
 253:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 254:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
 255:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief  DeInitialize the FMC_NORSRAM peripheral 
 256:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Device Pointer to NORSRAM device instance
 257:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  ExDevice Pointer to NORSRAM extended mode device instance  
 258:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Bank NORSRAM bank number  
 259:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @retval HAL status
 260:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
 261:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NORSRAM_DeInit(FMC_NORSRAM_TypeDef *Device, FMC_NORSRAM_EXTENDED_TypeDef *ExD
 262:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** {
 207              		.loc 1 262 1
 208              		.cfi_startproc
 209              		@ args = 0, pretend = 0, frame = 16
 210              		@ frame_needed = 1, uses_anonymous_args = 0
 211              		@ link register save eliminated.
 212 0000 80B4     		push	{r7}
 213              	.LCFI6:
 214              		.cfi_def_cfa_offset 4
 215              		.cfi_offset 7, -4
 216 0002 85B0     		sub	sp, sp, #20
 217              	.LCFI7:
 218              		.cfi_def_cfa_offset 24
 219 0004 00AF     		add	r7, sp, #0
 220              	.LCFI8:
 221              		.cfi_def_cfa_register 7
 222 0006 F860     		str	r0, [r7, #12]
 223 0008 B960     		str	r1, [r7, #8]
 224 000a 7A60     		str	r2, [r7, #4]
 263:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Check the parameters */
 264:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_DEVICE(Device));
 265:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_EXTENDED_DEVICE(ExDevice));
 266:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_BANK(Bank));
 267:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
 268:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Disable the FMC_NORSRAM device */
 269:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   __FMC_NORSRAM_DISABLE(Device, Bank);
 225              		.loc 1 269 3
 226 000c FB68     		ldr	r3, [r7, #12]
 227 000e 7A68     		ldr	r2, [r7, #4]
 228 0010 53F82230 		ldr	r3, [r3, r2, lsl #2]
 229 0014 23F00101 		bic	r1, r3, #1
 230 0018 FB68     		ldr	r3, [r7, #12]
 231 001a 7A68     		ldr	r2, [r7, #4]
 232 001c 43F82210 		str	r1, [r3, r2, lsl #2]
 270:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
ARM GAS  /tmp/cc79YIw4.s 			page 10


 271:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* De-initialize the FMC_NORSRAM device */
 272:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* FMC_NORSRAM_BANK1 */
 273:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   if(Bank == FMC_NORSRAM_BANK1)
 233              		.loc 1 273 5
 234 0020 7B68     		ldr	r3, [r7, #4]
 235 0022 002B     		cmp	r3, #0
 236 0024 06D1     		bne	.L8
 274:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
 275:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     Device->BTCR[Bank] = 0x000030DBU;
 237              		.loc 1 275 24
 238 0026 FB68     		ldr	r3, [r7, #12]
 239 0028 7A68     		ldr	r2, [r7, #4]
 240 002a 43F2DB01 		movw	r1, #12507
 241 002e 43F82210 		str	r1, [r3, r2, lsl #2]
 242 0032 05E0     		b	.L9
 243              	.L8:
 276:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }
 277:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* FMC_NORSRAM_BANK2, FMC_NORSRAM_BANK3 or FMC_NORSRAM_BANK4 */
 278:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   else
 279:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {   
 280:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     Device->BTCR[Bank] = 0x000030D2U;
 244              		.loc 1 280 24
 245 0034 FB68     		ldr	r3, [r7, #12]
 246 0036 7A68     		ldr	r2, [r7, #4]
 247 0038 43F2D201 		movw	r1, #12498
 248 003c 43F82210 		str	r1, [r3, r2, lsl #2]
 249              	.L9:
 281:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }
 282:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
 283:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   Device->BTCR[Bank + 1U] = 0x0FFFFFFFU;
 250              		.loc 1 283 21
 251 0040 7B68     		ldr	r3, [r7, #4]
 252 0042 5A1C     		adds	r2, r3, #1
 253              		.loc 1 283 27
 254 0044 FB68     		ldr	r3, [r7, #12]
 255 0046 6FF07041 		mvn	r1, #-268435456
 256 004a 43F82210 		str	r1, [r3, r2, lsl #2]
 284:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   ExDevice->BWTR[Bank]    = 0x0FFFFFFFU;
 257              		.loc 1 284 27
 258 004e BB68     		ldr	r3, [r7, #8]
 259 0050 7A68     		ldr	r2, [r7, #4]
 260 0052 6FF07041 		mvn	r1, #-268435456
 261 0056 43F82210 		str	r1, [r3, r2, lsl #2]
 285:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****    
 286:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   return HAL_OK;
 262              		.loc 1 286 10
 263 005a 0023     		movs	r3, #0
 287:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** }
 264              		.loc 1 287 1
 265 005c 1846     		mov	r0, r3
 266 005e 1437     		adds	r7, r7, #20
 267              	.LCFI9:
 268              		.cfi_def_cfa_offset 4
 269 0060 BD46     		mov	sp, r7
 270              	.LCFI10:
 271              		.cfi_def_cfa_register 13
 272              		@ sp needed
ARM GAS  /tmp/cc79YIw4.s 			page 11


 273 0062 5DF8047B 		ldr	r7, [sp], #4
 274              	.LCFI11:
 275              		.cfi_restore 7
 276              		.cfi_def_cfa_offset 0
 277 0066 7047     		bx	lr
 278              		.cfi_endproc
 279              	.LFE127:
 281              		.section	.text.FMC_NORSRAM_Timing_Init,"ax",%progbits
 282              		.align	1
 283              		.global	FMC_NORSRAM_Timing_Init
 284              		.syntax unified
 285              		.thumb
 286              		.thumb_func
 287              		.fpu fpv4-sp-d16
 289              	FMC_NORSRAM_Timing_Init:
 290              	.LFB128:
 288:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 289:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
 290:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief  Initialize the FMC_NORSRAM Timing according to the specified
 291:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *         parameters in the FMC_NORSRAM_TimingTypeDef
 292:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Device Pointer to NORSRAM device instance
 293:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Timing Pointer to NORSRAM Timing structure
 294:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Bank NORSRAM bank number  
 295:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @retval HAL status
 296:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
 297:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NORSRAM_Timing_Init(FMC_NORSRAM_TypeDef *Device, FMC_NORSRAM_TimingTypeDef *T
 298:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** {
 291              		.loc 1 298 1
 292              		.cfi_startproc
 293              		@ args = 0, pretend = 0, frame = 24
 294              		@ frame_needed = 1, uses_anonymous_args = 0
 295              		@ link register save eliminated.
 296 0000 80B4     		push	{r7}
 297              	.LCFI12:
 298              		.cfi_def_cfa_offset 4
 299              		.cfi_offset 7, -4
 300 0002 87B0     		sub	sp, sp, #28
 301              	.LCFI13:
 302              		.cfi_def_cfa_offset 32
 303 0004 00AF     		add	r7, sp, #0
 304              	.LCFI14:
 305              		.cfi_def_cfa_register 7
 306 0006 F860     		str	r0, [r7, #12]
 307 0008 B960     		str	r1, [r7, #8]
 308 000a 7A60     		str	r2, [r7, #4]
 299:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   uint32_t tmpr = 0U;
 309              		.loc 1 299 12
 310 000c 0023     		movs	r3, #0
 311 000e 7B61     		str	r3, [r7, #20]
 300:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
 301:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Check the parameters */
 302:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_DEVICE(Device));
 303:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_ADDRESS_SETUP_TIME(Timing->AddressSetupTime));
 304:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_ADDRESS_HOLD_TIME(Timing->AddressHoldTime));
 305:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_DATASETUP_TIME(Timing->DataSetupTime));
 306:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
 307:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_CLK_DIV(Timing->CLKDivision));
ARM GAS  /tmp/cc79YIw4.s 			page 12


 308:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_DATA_LATENCY(Timing->DataLatency));
 309:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
 310:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_BANK(Bank));
 311:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
 312:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Get the BTCR register value */
 313:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   tmpr = Device->BTCR[Bank + 1U];
 312              		.loc 1 313 28
 313 0010 7B68     		ldr	r3, [r7, #4]
 314 0012 5A1C     		adds	r2, r3, #1
 315              		.loc 1 313 8
 316 0014 FB68     		ldr	r3, [r7, #12]
 317 0016 53F82230 		ldr	r3, [r3, r2, lsl #2]
 318 001a 7B61     		str	r3, [r7, #20]
 314:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 315:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
 316:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   tmpr &= ((uint32_t)~(FMC_BTR1_ADDSET  | FMC_BTR1_ADDHLD | FMC_BTR1_DATAST | \
 319              		.loc 1 316 8
 320 001c 7B69     		ldr	r3, [r7, #20]
 321 001e 03F04043 		and	r3, r3, #-1073741824
 322 0022 7B61     		str	r3, [r7, #20]
 317:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        FMC_BTR1_BUSTURN | FMC_BTR1_CLKDIV | FMC_BTR1_DATLAT | \
 318:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        FMC_BTR1_ACCMOD));
 319:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
 320:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Set FMC_NORSRAM device timing parameters */  
 321:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   tmpr |= (uint32_t)(Timing->AddressSetupTime                   |\
 323              		.loc 1 321 28
 324 0024 BB68     		ldr	r3, [r7, #8]
 325 0026 1A68     		ldr	r2, [r3]
 322:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     ((Timing->AddressHoldTime) << 4U)           |\
 326              		.loc 1 322 29
 327 0028 BB68     		ldr	r3, [r7, #8]
 328 002a 5B68     		ldr	r3, [r3, #4]
 329              		.loc 1 322 48
 330 002c 1B01     		lsls	r3, r3, #4
 321:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     ((Timing->AddressHoldTime) << 4U)           |\
 331              		.loc 1 321 65
 332 002e 1A43     		orrs	r2, r2, r3
 323:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     ((Timing->DataSetupTime) << 8U)             |\
 333              		.loc 1 323 29
 334 0030 BB68     		ldr	r3, [r7, #8]
 335 0032 9B68     		ldr	r3, [r3, #8]
 336              		.loc 1 323 46
 337 0034 1B02     		lsls	r3, r3, #8
 322:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     ((Timing->AddressHoldTime) << 4U)           |\
 338              		.loc 1 322 65
 339 0036 1A43     		orrs	r2, r2, r3
 324:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     ((Timing->BusTurnAroundDuration) << 16U)    |\
 340              		.loc 1 324 29
 341 0038 BB68     		ldr	r3, [r7, #8]
 342 003a DB68     		ldr	r3, [r3, #12]
 343              		.loc 1 324 54
 344 003c 1B04     		lsls	r3, r3, #16
 323:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     ((Timing->DataSetupTime) << 8U)             |\
 345              		.loc 1 323 65
 346 003e 1A43     		orrs	r2, r2, r3
 325:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     (((Timing->CLKDivision) - 1U) << 20U)         |\
 347              		.loc 1 325 30
ARM GAS  /tmp/cc79YIw4.s 			page 13


 348 0040 BB68     		ldr	r3, [r7, #8]
 349 0042 1B69     		ldr	r3, [r3, #16]
 350              		.loc 1 325 45
 351 0044 013B     		subs	r3, r3, #1
 352              		.loc 1 325 51
 353 0046 1B05     		lsls	r3, r3, #20
 324:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     ((Timing->BusTurnAroundDuration) << 16U)    |\
 354              		.loc 1 324 65
 355 0048 1A43     		orrs	r2, r2, r3
 326:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     (((Timing->DataLatency) - 2U) << 24U)         |\
 356              		.loc 1 326 30
 357 004a BB68     		ldr	r3, [r7, #8]
 358 004c 5B69     		ldr	r3, [r3, #20]
 359              		.loc 1 326 45
 360 004e 023B     		subs	r3, r3, #2
 361              		.loc 1 326 51
 362 0050 1B06     		lsls	r3, r3, #24
 325:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     (((Timing->CLKDivision) - 1U) << 20U)         |\
 363              		.loc 1 325 67
 364 0052 1A43     		orrs	r2, r2, r3
 327:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     (Timing->AccessMode));
 365              		.loc 1 327 28
 366 0054 BB68     		ldr	r3, [r7, #8]
 367 0056 9B69     		ldr	r3, [r3, #24]
 321:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     ((Timing->AddressHoldTime) << 4U)           |\
 368              		.loc 1 321 11
 369 0058 1343     		orrs	r3, r3, r2
 321:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     ((Timing->AddressHoldTime) << 4U)           |\
 370              		.loc 1 321 8
 371 005a 7A69     		ldr	r2, [r7, #20]
 372 005c 1343     		orrs	r3, r3, r2
 373 005e 7B61     		str	r3, [r7, #20]
 328:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
 329:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   Device->BTCR[Bank + 1U] = tmpr;
 374              		.loc 1 329 21
 375 0060 7B68     		ldr	r3, [r7, #4]
 376 0062 5A1C     		adds	r2, r3, #1
 377              		.loc 1 329 27
 378 0064 FB68     		ldr	r3, [r7, #12]
 379 0066 7969     		ldr	r1, [r7, #20]
 380 0068 43F82210 		str	r1, [r3, r2, lsl #2]
 330:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
 331:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Configure Clock division value (in NORSRAM bank 1) when continuous clock is enabled */
 332:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   if(HAL_IS_BIT_SET(Device->BTCR[FMC_NORSRAM_BANK1], FMC_BCR1_CCLKEN))
 381              		.loc 1 332 6
 382 006c FB68     		ldr	r3, [r7, #12]
 383 006e 1B68     		ldr	r3, [r3]
 384 0070 03F48013 		and	r3, r3, #1048576
 385              		.loc 1 332 5
 386 0074 002B     		cmp	r3, #0
 387 0076 0ED0     		beq	.L12
 333:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
 334:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     tmpr = (uint32_t)(Device->BTCR[FMC_NORSRAM_BANK1 + 1U] & ~(0x0FU << 20U)); 
 388              		.loc 1 334 35
 389 0078 FB68     		ldr	r3, [r7, #12]
 390 007a 5B68     		ldr	r3, [r3, #4]
 391              		.loc 1 334 10
ARM GAS  /tmp/cc79YIw4.s 			page 14


 392 007c 23F47003 		bic	r3, r3, #15728640
 393 0080 7B61     		str	r3, [r7, #20]
 335:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << 20U);
 394              		.loc 1 335 32
 395 0082 BB68     		ldr	r3, [r7, #8]
 396 0084 1B69     		ldr	r3, [r3, #16]
 397              		.loc 1 335 47
 398 0086 013B     		subs	r3, r3, #1
 399              		.loc 1 335 13
 400 0088 1B05     		lsls	r3, r3, #20
 401              		.loc 1 335 10
 402 008a 7A69     		ldr	r2, [r7, #20]
 403 008c 1343     		orrs	r3, r3, r2
 404 008e 7B61     		str	r3, [r7, #20]
 336:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     Device->BTCR[FMC_NORSRAM_BANK1 + 1U] = tmpr;
 405              		.loc 1 336 42
 406 0090 FB68     		ldr	r3, [r7, #12]
 407 0092 7A69     		ldr	r2, [r7, #20]
 408 0094 5A60     		str	r2, [r3, #4]
 409              	.L12:
 337:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }  
 338:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
 339:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   return HAL_OK;   
 410              		.loc 1 339 10
 411 0096 0023     		movs	r3, #0
 340:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** }
 412              		.loc 1 340 1
 413 0098 1846     		mov	r0, r3
 414 009a 1C37     		adds	r7, r7, #28
 415              	.LCFI15:
 416              		.cfi_def_cfa_offset 4
 417 009c BD46     		mov	sp, r7
 418              	.LCFI16:
 419              		.cfi_def_cfa_register 13
 420              		@ sp needed
 421 009e 5DF8047B 		ldr	r7, [sp], #4
 422              	.LCFI17:
 423              		.cfi_restore 7
 424              		.cfi_def_cfa_offset 0
 425 00a2 7047     		bx	lr
 426              		.cfi_endproc
 427              	.LFE128:
 429              		.section	.text.FMC_NORSRAM_Extended_Timing_Init,"ax",%progbits
 430              		.align	1
 431              		.global	FMC_NORSRAM_Extended_Timing_Init
 432              		.syntax unified
 433              		.thumb
 434              		.thumb_func
 435              		.fpu fpv4-sp-d16
 437              	FMC_NORSRAM_Extended_Timing_Init:
 438              	.LFB129:
 341:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 342:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
 343:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief  Initialize the FMC_NORSRAM Extended mode Timing according to the specified
 344:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *         parameters in the FMC_NORSRAM_TimingTypeDef
 345:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Device Pointer to NORSRAM device instance
 346:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Timing Pointer to NORSRAM Timing structure
ARM GAS  /tmp/cc79YIw4.s 			page 15


 347:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Bank NORSRAM bank number  
 348:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @retval HAL status
 349:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
 350:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** HAL_StatusTypeDef  FMC_NORSRAM_Extended_Timing_Init(FMC_NORSRAM_EXTENDED_TypeDef *Device, FMC_NORSR
 351:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** {  
 439              		.loc 1 351 1
 440              		.cfi_startproc
 441              		@ args = 0, pretend = 0, frame = 24
 442              		@ frame_needed = 1, uses_anonymous_args = 0
 443              		@ link register save eliminated.
 444 0000 80B4     		push	{r7}
 445              	.LCFI18:
 446              		.cfi_def_cfa_offset 4
 447              		.cfi_offset 7, -4
 448 0002 87B0     		sub	sp, sp, #28
 449              	.LCFI19:
 450              		.cfi_def_cfa_offset 32
 451 0004 00AF     		add	r7, sp, #0
 452              	.LCFI20:
 453              		.cfi_def_cfa_register 7
 454 0006 F860     		str	r0, [r7, #12]
 455 0008 B960     		str	r1, [r7, #8]
 456 000a 7A60     		str	r2, [r7, #4]
 457 000c 3B60     		str	r3, [r7]
 352:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   uint32_t tmpr = 0U;
 458              		.loc 1 352 12
 459 000e 0023     		movs	r3, #0
 460 0010 7B61     		str	r3, [r7, #20]
 353:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****  
 354:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Check the parameters */
 355:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_EXTENDED_MODE(ExtendedMode));
 356:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
 357:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Set NORSRAM device timing register for write configuration, if extended mode is used */
 358:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   if(ExtendedMode == FMC_EXTENDED_MODE_ENABLE)
 461              		.loc 1 358 5
 462 0012 3B68     		ldr	r3, [r7]
 463 0014 B3F5804F 		cmp	r3, #16384
 464 0018 22D1     		bne	.L15
 359:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
 360:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     /* Check the parameters */
 361:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     assert_param(IS_FMC_NORSRAM_EXTENDED_DEVICE(Device));  
 362:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     assert_param(IS_FMC_ADDRESS_SETUP_TIME(Timing->AddressSetupTime));
 363:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     assert_param(IS_FMC_ADDRESS_HOLD_TIME(Timing->AddressHoldTime));
 364:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     assert_param(IS_FMC_DATASETUP_TIME(Timing->DataSetupTime));
 365:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     assert_param(IS_FMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
 366:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     assert_param(IS_FMC_ACCESS_MODE(Timing->AccessMode));
 367:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     assert_param(IS_FMC_NORSRAM_BANK(Bank));  
 368:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     
 369:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     /* Get the BWTR register value */
 370:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     tmpr = Device->BWTR[Bank];
 465              		.loc 1 370 10
 466 001a FB68     		ldr	r3, [r7, #12]
 467 001c 7A68     		ldr	r2, [r7, #4]
 468 001e 53F82230 		ldr	r3, [r3, r2, lsl #2]
 469 0022 7B61     		str	r3, [r7, #20]
 371:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 372:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
ARM GAS  /tmp/cc79YIw4.s 			page 16


 373:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     tmpr &= ((uint32_t)~(FMC_BWTR1_ADDSET  | FMC_BWTR1_ADDHLD | FMC_BWTR1_DATAST | \
 470              		.loc 1 373 10
 471 0024 7A69     		ldr	r2, [r7, #20]
 472 0026 154B     		ldr	r3, .L18
 473 0028 1340     		ands	r3, r3, r2
 474 002a 7B61     		str	r3, [r7, #20]
 374:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                          FMC_BWTR1_BUSTURN | FMC_BWTR1_ACCMOD));
 375:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     
 376:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 475              		.loc 1 376 30
 476 002c BB68     		ldr	r3, [r7, #8]
 477 002e 1A68     		ldr	r2, [r3]
 377:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                       ((Timing->AddressHoldTime) << 4U)          |\
 478              		.loc 1 377 31
 479 0030 BB68     		ldr	r3, [r7, #8]
 480 0032 5B68     		ldr	r3, [r3, #4]
 481              		.loc 1 377 50
 482 0034 1B01     		lsls	r3, r3, #4
 376:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                       ((Timing->AddressHoldTime) << 4U)          |\
 483              		.loc 1 376 66
 484 0036 1A43     		orrs	r2, r2, r3
 378:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                       ((Timing->DataSetupTime) << 8U)            |\
 485              		.loc 1 378 31
 486 0038 BB68     		ldr	r3, [r7, #8]
 487 003a 9B68     		ldr	r3, [r3, #8]
 488              		.loc 1 378 48
 489 003c 1B02     		lsls	r3, r3, #8
 377:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                       ((Timing->AddressHoldTime) << 4U)          |\
 490              		.loc 1 377 66
 491 003e 1A43     		orrs	r2, r2, r3
 379:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                       ((Timing->BusTurnAroundDuration) << 16U)   |\
 492              		.loc 1 379 31
 493 0040 BB68     		ldr	r3, [r7, #8]
 494 0042 DB68     		ldr	r3, [r3, #12]
 495              		.loc 1 379 56
 496 0044 1B04     		lsls	r3, r3, #16
 378:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                       ((Timing->DataSetupTime) << 8U)            |\
 497              		.loc 1 378 66
 498 0046 1A43     		orrs	r2, r2, r3
 380:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                       (Timing->AccessMode));
 499              		.loc 1 380 30
 500 0048 BB68     		ldr	r3, [r7, #8]
 501 004a 9B69     		ldr	r3, [r3, #24]
 379:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                       ((Timing->BusTurnAroundDuration) << 16U)   |\
 502              		.loc 1 379 66
 503 004c 1343     		orrs	r3, r3, r2
 376:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                       ((Timing->AddressHoldTime) << 4U)          |\
 504              		.loc 1 376 10
 505 004e 7A69     		ldr	r2, [r7, #20]
 506 0050 1343     		orrs	r3, r3, r2
 507 0052 7B61     		str	r3, [r7, #20]
 381:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 382:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     Device->BWTR[Bank] = tmpr;
 508              		.loc 1 382 24
 509 0054 FB68     		ldr	r3, [r7, #12]
 510 0056 7A68     		ldr	r2, [r7, #4]
 511 0058 7969     		ldr	r1, [r7, #20]
ARM GAS  /tmp/cc79YIw4.s 			page 17


 512 005a 43F82210 		str	r1, [r3, r2, lsl #2]
 513 005e 05E0     		b	.L16
 514              	.L15:
 383:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }
 384:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   else
 385:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
 386:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     Device->BWTR[Bank] = 0x0FFFFFFFU;
 515              		.loc 1 386 24
 516 0060 FB68     		ldr	r3, [r7, #12]
 517 0062 7A68     		ldr	r2, [r7, #4]
 518 0064 6FF07041 		mvn	r1, #-268435456
 519 0068 43F82210 		str	r1, [r3, r2, lsl #2]
 520              	.L16:
 387:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }   
 388:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
 389:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   return HAL_OK;  
 521              		.loc 1 389 10
 522 006c 0023     		movs	r3, #0
 390:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** }
 523              		.loc 1 390 1
 524 006e 1846     		mov	r0, r3
 525 0070 1C37     		adds	r7, r7, #28
 526              	.LCFI21:
 527              		.cfi_def_cfa_offset 4
 528 0072 BD46     		mov	sp, r7
 529              	.LCFI22:
 530              		.cfi_def_cfa_register 13
 531              		@ sp needed
 532 0074 5DF8047B 		ldr	r7, [sp], #4
 533              	.LCFI23:
 534              		.cfi_restore 7
 535              		.cfi_def_cfa_offset 0
 536 0078 7047     		bx	lr
 537              	.L19:
 538 007a 00BF     		.align	2
 539              	.L18:
 540 007c 0000F0CF 		.word	-806354944
 541              		.cfi_endproc
 542              	.LFE129:
 544              		.section	.text.FMC_NORSRAM_WriteOperation_Enable,"ax",%progbits
 545              		.align	1
 546              		.global	FMC_NORSRAM_WriteOperation_Enable
 547              		.syntax unified
 548              		.thumb
 549              		.thumb_func
 550              		.fpu fpv4-sp-d16
 552              	FMC_NORSRAM_WriteOperation_Enable:
 553              	.LFB130:
 391:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
 392:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @}
 393:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
 394:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
 395:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /** @addtogroup FMC_LL_NORSRAM_Private_Functions_Group2
 396:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****  *  @brief   management functions 
 397:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****  *
 398:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** @verbatim   
 399:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   ==============================================================================
ARM GAS  /tmp/cc79YIw4.s 			page 18


 400:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                       ##### FMC_NORSRAM Control functions #####
 401:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   ==============================================================================  
 402:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   [..]
 403:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     This subsection provides a set of functions allowing to control dynamically
 404:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     the FMC NORSRAM interface.
 405:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 406:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** @endverbatim
 407:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @{
 408:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
 409:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
 410:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief  Enables dynamically FMC_NORSRAM write operation.
 411:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Device Pointer to NORSRAM device instance
 412:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Bank NORSRAM bank number   
 413:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @retval HAL status
 414:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
 415:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NORSRAM_WriteOperation_Enable(FMC_NORSRAM_TypeDef *Device, uint32_t Bank)
 416:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** {
 554              		.loc 1 416 1
 555              		.cfi_startproc
 556              		@ args = 0, pretend = 0, frame = 8
 557              		@ frame_needed = 1, uses_anonymous_args = 0
 558              		@ link register save eliminated.
 559 0000 80B4     		push	{r7}
 560              	.LCFI24:
 561              		.cfi_def_cfa_offset 4
 562              		.cfi_offset 7, -4
 563 0002 83B0     		sub	sp, sp, #12
 564              	.LCFI25:
 565              		.cfi_def_cfa_offset 16
 566 0004 00AF     		add	r7, sp, #0
 567              	.LCFI26:
 568              		.cfi_def_cfa_register 7
 569 0006 7860     		str	r0, [r7, #4]
 570 0008 3960     		str	r1, [r7]
 417:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Check the parameters */
 418:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_DEVICE(Device));
 419:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_BANK(Bank));
 420:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
 421:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Enable write operation */
 422:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   Device->BTCR[Bank] |= FMC_WRITE_OPERATION_ENABLE; 
 571              		.loc 1 422 22
 572 000a 7B68     		ldr	r3, [r7, #4]
 573 000c 3A68     		ldr	r2, [r7]
 574 000e 53F82230 		ldr	r3, [r3, r2, lsl #2]
 575 0012 43F48051 		orr	r1, r3, #4096
 576 0016 7B68     		ldr	r3, [r7, #4]
 577 0018 3A68     		ldr	r2, [r7]
 578 001a 43F82210 		str	r1, [r3, r2, lsl #2]
 423:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 424:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   return HAL_OK;  
 579              		.loc 1 424 10
 580 001e 0023     		movs	r3, #0
 425:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** }
 581              		.loc 1 425 1
 582 0020 1846     		mov	r0, r3
 583 0022 0C37     		adds	r7, r7, #12
 584              	.LCFI27:
ARM GAS  /tmp/cc79YIw4.s 			page 19


 585              		.cfi_def_cfa_offset 4
 586 0024 BD46     		mov	sp, r7
 587              	.LCFI28:
 588              		.cfi_def_cfa_register 13
 589              		@ sp needed
 590 0026 5DF8047B 		ldr	r7, [sp], #4
 591              	.LCFI29:
 592              		.cfi_restore 7
 593              		.cfi_def_cfa_offset 0
 594 002a 7047     		bx	lr
 595              		.cfi_endproc
 596              	.LFE130:
 598              		.section	.text.FMC_NORSRAM_WriteOperation_Disable,"ax",%progbits
 599              		.align	1
 600              		.global	FMC_NORSRAM_WriteOperation_Disable
 601              		.syntax unified
 602              		.thumb
 603              		.thumb_func
 604              		.fpu fpv4-sp-d16
 606              	FMC_NORSRAM_WriteOperation_Disable:
 607              	.LFB131:
 426:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 427:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
 428:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief  Disables dynamically FMC_NORSRAM write operation.
 429:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Device Pointer to NORSRAM device instance
 430:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Bank NORSRAM bank number   
 431:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @retval HAL status
 432:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
 433:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NORSRAM_WriteOperation_Disable(FMC_NORSRAM_TypeDef *Device, uint32_t Bank)
 434:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** { 
 608              		.loc 1 434 1
 609              		.cfi_startproc
 610              		@ args = 0, pretend = 0, frame = 8
 611              		@ frame_needed = 1, uses_anonymous_args = 0
 612              		@ link register save eliminated.
 613 0000 80B4     		push	{r7}
 614              	.LCFI30:
 615              		.cfi_def_cfa_offset 4
 616              		.cfi_offset 7, -4
 617 0002 83B0     		sub	sp, sp, #12
 618              	.LCFI31:
 619              		.cfi_def_cfa_offset 16
 620 0004 00AF     		add	r7, sp, #0
 621              	.LCFI32:
 622              		.cfi_def_cfa_register 7
 623 0006 7860     		str	r0, [r7, #4]
 624 0008 3960     		str	r1, [r7]
 435:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Check the parameters */
 436:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_DEVICE(Device));
 437:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_NORSRAM_BANK(Bank));
 438:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     
 439:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Disable write operation */
 440:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   Device->BTCR[Bank] &= ~FMC_WRITE_OPERATION_ENABLE; 
 625              		.loc 1 440 22
 626 000a 7B68     		ldr	r3, [r7, #4]
 627 000c 3A68     		ldr	r2, [r7]
 628 000e 53F82230 		ldr	r3, [r3, r2, lsl #2]
ARM GAS  /tmp/cc79YIw4.s 			page 20


 629 0012 23F48051 		bic	r1, r3, #4096
 630 0016 7B68     		ldr	r3, [r7, #4]
 631 0018 3A68     		ldr	r2, [r7]
 632 001a 43F82210 		str	r1, [r3, r2, lsl #2]
 441:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 442:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   return HAL_OK;  
 633              		.loc 1 442 10
 634 001e 0023     		movs	r3, #0
 443:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** }
 635              		.loc 1 443 1
 636 0020 1846     		mov	r0, r3
 637 0022 0C37     		adds	r7, r7, #12
 638              	.LCFI33:
 639              		.cfi_def_cfa_offset 4
 640 0024 BD46     		mov	sp, r7
 641              	.LCFI34:
 642              		.cfi_def_cfa_register 13
 643              		@ sp needed
 644 0026 5DF8047B 		ldr	r7, [sp], #4
 645              	.LCFI35:
 646              		.cfi_restore 7
 647              		.cfi_def_cfa_offset 0
 648 002a 7047     		bx	lr
 649              		.cfi_endproc
 650              	.LFE131:
 652              		.section	.text.FMC_NAND_Init,"ax",%progbits
 653              		.align	1
 654              		.global	FMC_NAND_Init
 655              		.syntax unified
 656              		.thumb
 657              		.thumb_func
 658              		.fpu fpv4-sp-d16
 660              	FMC_NAND_Init:
 661              	.LFB132:
 444:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 445:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
 446:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @}
 447:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
 448:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 449:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
 450:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @}
 451:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
 452:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 453:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /** @addtogroup FMC_LL_NAND
 454:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief    NAND Controller functions 
 455:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *
 456:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   @verbatim 
 457:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   ==============================================================================
 458:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     ##### How to use NAND device driver #####
 459:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   ==============================================================================
 460:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   [..]
 461:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     This driver contains a set of APIs to interface with the FMC NAND banks in order
 462:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     to run the NAND external devices.
 463:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
 464:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     (+) FMC NAND bank reset using the function FMC_NAND_DeInit() 
 465:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     (+) FMC NAND bank control configuration using the function FMC_NAND_Init()
 466:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     (+) FMC NAND bank common space timing configuration using the function 
ARM GAS  /tmp/cc79YIw4.s 			page 21


 467:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****         FMC_NAND_CommonSpace_Timing_Init()
 468:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     (+) FMC NAND bank attribute space timing configuration using the function 
 469:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****         FMC_NAND_AttributeSpace_Timing_Init()
 470:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     (+) FMC NAND bank enable/disable ECC correction feature using the functions
 471:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****         FMC_NAND_ECC_Enable()/FMC_NAND_ECC_Disable()
 472:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     (+) FMC NAND bank get ECC correction code using the function FMC_NAND_GetECC()    
 473:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 474:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** @endverbatim
 475:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @{
 476:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
 477:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****  
 478:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #if defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
 479:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /** @defgroup HAL_FMC_NAND_Group1 Initialization/de-initialization functions 
 480:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****  *  @brief    Initialization and Configuration functions 
 481:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****  *
 482:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** @verbatim    
 483:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   ==============================================================================
 484:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****               ##### Initialization and de_initialization functions #####
 485:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   ==============================================================================
 486:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   [..]  
 487:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     This section provides functions allowing to:
 488:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     (+) Initialize and configure the FMC NAND interface
 489:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     (+) De-initialize the FMC NAND interface 
 490:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     (+) Configure the FMC clock and associated GPIOs
 491:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****         
 492:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** @endverbatim
 493:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @{
 494:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
 495:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 496:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
 497:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief  Initializes the FMC_NAND device according to the specified
 498:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *         control parameters in the FMC_NAND_HandleTypeDef
 499:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 500:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Init Pointer to NAND Initialization structure
 501:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @retval HAL status
 502:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
 503:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_Init(FMC_NAND_TypeDef *Device, FMC_NAND_InitTypeDef *Init)
 504:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** {
 505:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   uint32_t tmpr  = 0U; 
 506:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     
 507:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Check the parameters */
 508:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device));
 509:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Init->NandBank));
 510:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_WAIT_FEATURE(Init->Waitfeature));
 511:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_MEMORY_WIDTH(Init->MemoryDataWidth));
 512:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_ECC_STATE(Init->EccComputation));
 513:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_ECCPAGE_SIZE(Init->ECCPageSize));
 514:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_TCLR_TIME(Init->TCLRSetupTime));
 515:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_TAR_TIME(Init->TARSetupTime));   
 516:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
 517:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Get the NAND bank register value */
 518:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   tmpr = Device->PCR;
 519:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
 520:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Clear PWAITEN, PBKEN, PTYP, PWID, ECCEN, TCLR, TAR and ECCPS bits */
 521:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   tmpr &= ((uint32_t)~(FMC_PCR_PWAITEN  | FMC_PCR_PBKEN | FMC_PCR_PTYP | \
 522:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        FMC_PCR_PWID | FMC_PCR_ECCEN | FMC_PCR_TCLR | \
 523:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        FMC_PCR_TAR | FMC_PCR_ECCPS));  
ARM GAS  /tmp/cc79YIw4.s 			page 22


 524:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
 525:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Set NAND device control parameters */
 526:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   tmpr |= (uint32_t)(Init->Waitfeature                |\
 527:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                      FMC_PCR_MEMORY_TYPE_NAND         |\
 528:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                      Init->MemoryDataWidth            |\
 529:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                      Init->EccComputation             |\
 530:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                      Init->ECCPageSize                |\
 531:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                      ((Init->TCLRSetupTime) << 9U)    |\
 532:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                      ((Init->TARSetupTime) << 13U));
 533:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 534:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* NAND bank registers configuration */
 535:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   Device->PCR  = tmpr;
 536:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 537:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   return HAL_OK;
 538:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** }
 539:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 540:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
 541:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief  Initializes the FMC_NAND Common space Timing according to the specified
 542:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *         parameters in the FMC_NAND_PCC_TimingTypeDef
 543:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 544:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Timing Pointer to NAND timing structure
 545:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Bank NAND bank number   
 546:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @retval HAL status
 547:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
 548:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_CommonSpace_Timing_Init(FMC_NAND_TypeDef *Device, FMC_NAND_PCC_TimingTyp
 549:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** {
 550:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   uint32_t tmpr = 0U;  
 551:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
 552:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Check the parameters */
 553:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device));
 554:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_SETUP_TIME(Timing->SetupTime));
 555:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_WAIT_TIME(Timing->WaitSetupTime));
 556:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_HOLD_TIME(Timing->HoldSetupTime));
 557:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_HIZ_TIME(Timing->HiZSetupTime));
 558:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 559:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
 560:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Get the NAND bank 2 register value */
 561:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   tmpr = Device->PMEM;
 562:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 563:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
 564:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Clear MEMSETx, MEMWAITx, MEMHOLDx and MEMHIZx bits */
 565:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   tmpr &= ((uint32_t)~(FMC_PMEM_MEMSET2  | FMC_PMEM_MEMWAIT2 | FMC_PMEM_MEMHOLD2 | \
 566:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        FMC_PMEM_MEMHIZ2)); 
 567:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
 568:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Set FMC_NAND device timing parameters */
 569:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   tmpr |= (uint32_t)(Timing->SetupTime                     |\
 570:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        ((Timing->WaitSetupTime) << 8U)     |\
 571:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        ((Timing->HoldSetupTime) << 16U)    |\
 572:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        ((Timing->HiZSetupTime) << 24U)
 573:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        );
 574:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        
 575:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* NAND bank  registers configuration */
 576:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   Device->PMEM = tmpr;
 577:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 578:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   return HAL_OK;  
 579:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** }
 580:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
ARM GAS  /tmp/cc79YIw4.s 			page 23


 581:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
 582:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief  Initializes the FMC_NAND Attribute space Timing according to the specified
 583:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *         parameters in the FMC_NAND_PCC_TimingTypeDef
 584:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 585:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Timing Pointer to NAND timing structure
 586:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Bank NAND bank number 
 587:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @retval HAL status
 588:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
 589:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_AttributeSpace_Timing_Init(FMC_NAND_TypeDef *Device, FMC_NAND_PCC_Timing
 590:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** {
 591:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   uint32_t tmpr = 0U;  
 592:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
 593:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Check the parameters */ 
 594:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device)); 
 595:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_SETUP_TIME(Timing->SetupTime));
 596:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_WAIT_TIME(Timing->WaitSetupTime));
 597:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_HOLD_TIME(Timing->HoldSetupTime));
 598:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_HIZ_TIME(Timing->HiZSetupTime));
 599:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 600:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 601:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Get the NAND bank  register value */
 602:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   tmpr = Device->PATT;
 603:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 604:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Clear ATTSETx, ATTWAITx, ATTHOLDx and ATTHIZx bits */
 605:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   tmpr &= ((uint32_t)~(FMC_PATT_ATTSET2  | FMC_PATT_ATTWAIT2 | FMC_PATT_ATTHOLD2 | \
 606:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        FMC_PATT_ATTHIZ2));
 607:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
 608:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Set FMC_NAND device timing parameters */
 609:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   tmpr |= (uint32_t)(Timing->SetupTime                 |\
 610:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                    ((Timing->WaitSetupTime) << 8U)     |\
 611:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                    ((Timing->HoldSetupTime) << 16U)    |\
 612:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                    ((Timing->HiZSetupTime) << 24U));
 613:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 614:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* NAND bank registers configuration */
 615:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   Device->PATT = tmpr; 
 616:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****  
 617:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   return HAL_OK;
 618:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** }
 619:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 620:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 621:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
 622:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief  DeInitializes the FMC_NAND device 
 623:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 624:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Bank NAND bank number
 625:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @retval HAL status
 626:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
 627:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_DeInit(FMC_NAND_TypeDef *Device, uint32_t Bank)
 628:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** {
 629:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Check the parameters */ 
 630:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device)); 
 631:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 632:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
 633:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Disable the NAND Bank */
 634:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   __FMC_NAND_DISABLE(Device, Bank);
 635:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
 636:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* De-initialize the NAND Bank */
 637:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Set the FMC_NAND_BANK registers to their reset values */
ARM GAS  /tmp/cc79YIw4.s 			page 24


 638:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   Device->PCR  = 0x00000018U;
 639:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   Device->SR   = 0x00000040U;
 640:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   Device->PMEM = 0xFCFCFCFCU;
 641:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   Device->PATT = 0xFCFCFCFCU;
 642:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 643:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   return HAL_OK;
 644:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** }
 645:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 646:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
 647:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @}
 648:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
 649:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
 650:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
 651:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /** @defgroup HAL_FMC_NAND_Group2 Control functions 
 652:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****  *  @brief   management functions 
 653:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****  *
 654:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** @verbatim   
 655:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   ==============================================================================
 656:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        ##### FMC_NAND Control functions #####
 657:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   ==============================================================================  
 658:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   [..]
 659:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     This subsection provides a set of functions allowing to control dynamically
 660:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     the FMC NAND interface.
 661:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 662:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** @endverbatim
 663:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @{
 664:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */ 
 665:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 666:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     
 667:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
 668:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief  Enables dynamically FMC_NAND ECC feature.
 669:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 670:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Bank NAND bank number
 671:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @retval HAL status
 672:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */    
 673:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_ECC_Enable(FMC_NAND_TypeDef *Device, uint32_t Bank)
 674:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** {
 675:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Check the parameters */ 
 676:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device)); 
 677:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 678:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 679:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Enable ECC feature */
 680:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   Device->PCR |= FMC_PCR_ECCEN;
 681:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 682:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   return HAL_OK;  
 683:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** }
 684:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 685:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 686:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
 687:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief  Disables dynamically FMC_NAND ECC feature.
 688:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 689:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Bank NAND bank number
 690:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @retval HAL status
 691:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */  
 692:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_ECC_Disable(FMC_NAND_TypeDef *Device, uint32_t Bank)  
 693:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** {  
 694:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Check the parameters */ 
ARM GAS  /tmp/cc79YIw4.s 			page 25


 695:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device)); 
 696:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 697:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
 698:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Disable ECC feature */
 699:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   Device->PCR &= ~FMC_PCR_ECCEN;
 700:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 701:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   return HAL_OK;  
 702:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** }
 703:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 704:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
 705:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief  Disables dynamically FMC_NAND ECC feature.
 706:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 707:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  ECCval Pointer to ECC value
 708:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Bank NAND bank number
 709:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Timeout Timeout wait value  
 710:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @retval HAL status
 711:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
 712:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_GetECC(FMC_NAND_TypeDef *Device, uint32_t *ECCval, uint32_t Bank, uint32
 713:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** {
 714:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   uint32_t tickstart = 0U;
 715:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
 716:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Check the parameters */ 
 717:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device)); 
 718:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 719:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
 720:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Get tick */ 
 721:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   tickstart = HAL_GetTick();
 722:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
 723:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Wait until FIFO is empty */
 724:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   while(__FMC_NAND_GET_FLAG(Device, Bank, FMC_FLAG_FEMPT) == RESET)
 725:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
 726:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     /* Check for the Timeout */
 727:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     if(Timeout != HAL_MAX_DELAY)
 728:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     {
 729:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****       if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 730:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****       {
 731:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****         return HAL_TIMEOUT;
 732:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****       }
 733:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     }  
 734:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }
 735:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
 736:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Get the ECCR register value */
 737:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *ECCval = (uint32_t)Device->ECCR;
 738:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 739:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   return HAL_OK;  
 740:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** }
 741:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 742:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
 743:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @}
 744:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
 745:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 746:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #else /* defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439x
 747:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /** @defgroup HAL_FMC_NAND_Group1 Initialization/de-initialization functions 
 748:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****  *  @brief    Initialization and Configuration functions 
 749:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****  *
 750:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** @verbatim    
 751:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   ==============================================================================
ARM GAS  /tmp/cc79YIw4.s 			page 26


 752:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****               ##### Initialization and de_initialization functions #####
 753:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   ==============================================================================
 754:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   [..]  
 755:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     This section provides functions allowing to:
 756:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     (+) Initialize and configure the FMC NAND interface
 757:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     (+) De-initialize the FMC NAND interface 
 758:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     (+) Configure the FMC clock and associated GPIOs
 759:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****         
 760:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** @endverbatim
 761:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @{
 762:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
 763:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
 764:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief  Initializes the FMC_NAND device according to the specified
 765:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *         control parameters in the FMC_NAND_HandleTypeDef
 766:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 767:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Init Pointer to NAND Initialization structure
 768:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @retval HAL status
 769:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
 770:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_Init(FMC_NAND_TypeDef *Device, FMC_NAND_InitTypeDef *Init)
 771:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** {
 662              		.loc 1 771 1
 663              		.cfi_startproc
 664              		@ args = 0, pretend = 0, frame = 16
 665              		@ frame_needed = 1, uses_anonymous_args = 0
 666              		@ link register save eliminated.
 667 0000 80B4     		push	{r7}
 668              	.LCFI36:
 669              		.cfi_def_cfa_offset 4
 670              		.cfi_offset 7, -4
 671 0002 85B0     		sub	sp, sp, #20
 672              	.LCFI37:
 673              		.cfi_def_cfa_offset 24
 674 0004 00AF     		add	r7, sp, #0
 675              	.LCFI38:
 676              		.cfi_def_cfa_register 7
 677 0006 7860     		str	r0, [r7, #4]
 678 0008 3960     		str	r1, [r7]
 772:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   uint32_t tmpr  = 0U; 
 679              		.loc 1 772 12
 680 000a 0023     		movs	r3, #0
 681 000c FB60     		str	r3, [r7, #12]
 773:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     
 774:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Check the parameters */
 775:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device));
 776:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Init->NandBank));
 777:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_WAIT_FEATURE(Init->Waitfeature));
 778:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_MEMORY_WIDTH(Init->MemoryDataWidth));
 779:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_ECC_STATE(Init->EccComputation));
 780:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_ECCPAGE_SIZE(Init->ECCPageSize));
 781:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_TCLR_TIME(Init->TCLRSetupTime));
 782:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_TAR_TIME(Init->TARSetupTime));   
 783:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 784:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   if(Init->NandBank == FMC_NAND_BANK2)
 682              		.loc 1 784 10
 683 000e 3B68     		ldr	r3, [r7]
 684 0010 1B68     		ldr	r3, [r3]
 685              		.loc 1 784 5
ARM GAS  /tmp/cc79YIw4.s 			page 27


 686 0012 102B     		cmp	r3, #16
 687 0014 03D1     		bne	.L25
 785:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
 786:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     /* Get the NAND bank 2 register value */
 787:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     tmpr = Device->PCR2;
 688              		.loc 1 787 10
 689 0016 7B68     		ldr	r3, [r7, #4]
 690 0018 1B68     		ldr	r3, [r3]
 691 001a FB60     		str	r3, [r7, #12]
 692 001c 02E0     		b	.L26
 693              	.L25:
 788:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }
 789:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   else
 790:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
 791:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     /* Get the NAND bank 3 register value */
 792:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     tmpr = Device->PCR3;
 694              		.loc 1 792 10
 695 001e 7B68     		ldr	r3, [r7, #4]
 696 0020 1B6A     		ldr	r3, [r3, #32]
 697 0022 FB60     		str	r3, [r7, #12]
 698              	.L26:
 793:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }
 794:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
 795:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Clear PWAITEN, PBKEN, PTYP, PWID, ECCEN, TCLR, TAR and ECCPS bits */
 796:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   tmpr &= ((uint32_t)~(FMC_PCR2_PWAITEN  | FMC_PCR2_PBKEN | FMC_PCR2_PTYP | \
 699              		.loc 1 796 8
 700 0024 FA68     		ldr	r2, [r7, #12]
 701 0026 164B     		ldr	r3, .L30
 702 0028 1340     		ands	r3, r3, r2
 703 002a FB60     		str	r3, [r7, #12]
 797:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        FMC_PCR2_PWID | FMC_PCR2_ECCEN | FMC_PCR2_TCLR | \
 798:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        FMC_PCR2_TAR | FMC_PCR2_ECCPS));  
 799:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
 800:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Set NAND device control parameters */
 801:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   tmpr |= (uint32_t)(Init->Waitfeature                 |\
 704              		.loc 1 801 26
 705 002c 3B68     		ldr	r3, [r7]
 706 002e 5A68     		ldr	r2, [r3, #4]
 802:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                      FMC_PCR_MEMORY_TYPE_NAND          |\
 803:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                      Init->MemoryDataWidth             |\
 707              		.loc 1 803 26
 708 0030 3B68     		ldr	r3, [r7]
 709 0032 9B68     		ldr	r3, [r3, #8]
 802:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                      FMC_PCR_MEMORY_TYPE_NAND          |\
 710              		.loc 1 802 56
 711 0034 1A43     		orrs	r2, r2, r3
 804:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                      Init->EccComputation              |\
 712              		.loc 1 804 26
 713 0036 3B68     		ldr	r3, [r7]
 714 0038 DB68     		ldr	r3, [r3, #12]
 803:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                      Init->EccComputation              |\
 715              		.loc 1 803 56
 716 003a 1A43     		orrs	r2, r2, r3
 805:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                      Init->ECCPageSize                 |\
 717              		.loc 1 805 26
 718 003c 3B68     		ldr	r3, [r7]
 719 003e 1B69     		ldr	r3, [r3, #16]
ARM GAS  /tmp/cc79YIw4.s 			page 28


 804:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                      Init->EccComputation              |\
 720              		.loc 1 804 56
 721 0040 1A43     		orrs	r2, r2, r3
 806:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                      ((Init->TCLRSetupTime) << 9U)     |\
 722              		.loc 1 806 28
 723 0042 3B68     		ldr	r3, [r7]
 724 0044 5B69     		ldr	r3, [r3, #20]
 725              		.loc 1 806 45
 726 0046 5B02     		lsls	r3, r3, #9
 805:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                      Init->ECCPageSize                 |\
 727              		.loc 1 805 56
 728 0048 1A43     		orrs	r2, r2, r3
 807:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                      ((Init->TARSetupTime) << 13U));   
 729              		.loc 1 807 28
 730 004a 3B68     		ldr	r3, [r7]
 731 004c 9B69     		ldr	r3, [r3, #24]
 732              		.loc 1 807 44
 733 004e 5B03     		lsls	r3, r3, #13
 801:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                      FMC_PCR_MEMORY_TYPE_NAND          |\
 734              		.loc 1 801 11
 735 0050 1A43     		orrs	r2, r2, r3
 801:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                      FMC_PCR_MEMORY_TYPE_NAND          |\
 736              		.loc 1 801 8
 737 0052 FB68     		ldr	r3, [r7, #12]
 738 0054 1343     		orrs	r3, r3, r2
 739 0056 43F00803 		orr	r3, r3, #8
 740 005a FB60     		str	r3, [r7, #12]
 808:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
 809:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   if(Init->NandBank == FMC_NAND_BANK2)
 741              		.loc 1 809 10
 742 005c 3B68     		ldr	r3, [r7]
 743 005e 1B68     		ldr	r3, [r3]
 744              		.loc 1 809 5
 745 0060 102B     		cmp	r3, #16
 746 0062 03D1     		bne	.L27
 810:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
 811:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     /* NAND bank 2 registers configuration */
 812:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     Device->PCR2  = tmpr;
 747              		.loc 1 812 19
 748 0064 7B68     		ldr	r3, [r7, #4]
 749 0066 FA68     		ldr	r2, [r7, #12]
 750 0068 1A60     		str	r2, [r3]
 751 006a 02E0     		b	.L28
 752              	.L27:
 813:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }
 814:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   else
 815:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
 816:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     /* NAND bank 3 registers configuration */
 817:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     Device->PCR3  = tmpr;
 753              		.loc 1 817 19
 754 006c 7B68     		ldr	r3, [r7, #4]
 755 006e FA68     		ldr	r2, [r7, #12]
 756 0070 1A62     		str	r2, [r3, #32]
 757              	.L28:
 818:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }
 819:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
 820:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   return HAL_OK;
ARM GAS  /tmp/cc79YIw4.s 			page 29


 758              		.loc 1 820 10
 759 0072 0023     		movs	r3, #0
 821:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 822:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** }
 760              		.loc 1 822 1
 761 0074 1846     		mov	r0, r3
 762 0076 1437     		adds	r7, r7, #20
 763              	.LCFI39:
 764              		.cfi_def_cfa_offset 4
 765 0078 BD46     		mov	sp, r7
 766              	.LCFI40:
 767              		.cfi_def_cfa_register 13
 768              		@ sp needed
 769 007a 5DF8047B 		ldr	r7, [sp], #4
 770              	.LCFI41:
 771              		.cfi_restore 7
 772              		.cfi_def_cfa_offset 0
 773 007e 7047     		bx	lr
 774              	.L31:
 775              		.align	2
 776              	.L30:
 777 0080 8101F0FF 		.word	-1048191
 778              		.cfi_endproc
 779              	.LFE132:
 781              		.section	.text.FMC_NAND_CommonSpace_Timing_Init,"ax",%progbits
 782              		.align	1
 783              		.global	FMC_NAND_CommonSpace_Timing_Init
 784              		.syntax unified
 785              		.thumb
 786              		.thumb_func
 787              		.fpu fpv4-sp-d16
 789              	FMC_NAND_CommonSpace_Timing_Init:
 790              	.LFB133:
 823:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 824:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
 825:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief  Initializes the FMC_NAND Common space Timing according to the specified
 826:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *         parameters in the FMC_NAND_PCC_TimingTypeDef
 827:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 828:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Timing Pointer to NAND timing structure
 829:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Bank NAND bank number   
 830:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @retval HAL status
 831:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
 832:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_CommonSpace_Timing_Init(FMC_NAND_TypeDef *Device, FMC_NAND_PCC_TimingTyp
 833:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** {
 791              		.loc 1 833 1
 792              		.cfi_startproc
 793              		@ args = 0, pretend = 0, frame = 24
 794              		@ frame_needed = 1, uses_anonymous_args = 0
 795              		@ link register save eliminated.
 796 0000 80B4     		push	{r7}
 797              	.LCFI42:
 798              		.cfi_def_cfa_offset 4
 799              		.cfi_offset 7, -4
 800 0002 87B0     		sub	sp, sp, #28
 801              	.LCFI43:
 802              		.cfi_def_cfa_offset 32
 803 0004 00AF     		add	r7, sp, #0
ARM GAS  /tmp/cc79YIw4.s 			page 30


 804              	.LCFI44:
 805              		.cfi_def_cfa_register 7
 806 0006 F860     		str	r0, [r7, #12]
 807 0008 B960     		str	r1, [r7, #8]
 808 000a 7A60     		str	r2, [r7, #4]
 834:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   uint32_t tmpr = 0U;  
 809              		.loc 1 834 12
 810 000c 0023     		movs	r3, #0
 811 000e 7B61     		str	r3, [r7, #20]
 835:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
 836:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Check the parameters */
 837:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device));
 838:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_SETUP_TIME(Timing->SetupTime));
 839:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_WAIT_TIME(Timing->WaitSetupTime));
 840:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_HOLD_TIME(Timing->HoldSetupTime));
 841:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_HIZ_TIME(Timing->HiZSetupTime));
 842:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 843:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
 844:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   if(Bank == FMC_NAND_BANK2)
 812              		.loc 1 844 5
 813 0010 7B68     		ldr	r3, [r7, #4]
 814 0012 102B     		cmp	r3, #16
 815 0014 03D1     		bne	.L33
 845:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
 846:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     /* Get the NAND bank 2 register value */
 847:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     tmpr = Device->PMEM2;
 816              		.loc 1 847 10
 817 0016 FB68     		ldr	r3, [r7, #12]
 818 0018 9B68     		ldr	r3, [r3, #8]
 819 001a 7B61     		str	r3, [r7, #20]
 820 001c 02E0     		b	.L34
 821              	.L33:
 848:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }
 849:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   else
 850:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
 851:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     /* Get the NAND bank 3 register value */
 852:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     tmpr = Device->PMEM3;
 822              		.loc 1 852 10
 823 001e FB68     		ldr	r3, [r7, #12]
 824 0020 9B6A     		ldr	r3, [r3, #40]
 825 0022 7B61     		str	r3, [r7, #20]
 826              	.L34:
 853:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   } 
 854:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
 855:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Clear MEMSETx, MEMWAITx, MEMHOLDx and MEMHIZx bits */
 856:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   tmpr &= ((uint32_t)~(FMC_PMEM2_MEMSET2  | FMC_PMEM2_MEMWAIT2 | FMC_PMEM2_MEMHOLD2 | \
 827              		.loc 1 856 8
 828 0024 0023     		movs	r3, #0
 829 0026 7B61     		str	r3, [r7, #20]
 857:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        FMC_PMEM2_MEMHIZ2)); 
 858:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
 859:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Set FMC_NAND device timing parameters */
 860:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   tmpr |= (uint32_t)(Timing->SetupTime                     |\
 830              		.loc 1 860 28
 831 0028 BB68     		ldr	r3, [r7, #8]
 832 002a 1A68     		ldr	r2, [r3]
 861:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        ((Timing->WaitSetupTime) << 8U)     |\
ARM GAS  /tmp/cc79YIw4.s 			page 31


 833              		.loc 1 861 32
 834 002c BB68     		ldr	r3, [r7, #8]
 835 002e 5B68     		ldr	r3, [r3, #4]
 836              		.loc 1 861 49
 837 0030 1B02     		lsls	r3, r3, #8
 860:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        ((Timing->WaitSetupTime) << 8U)     |\
 838              		.loc 1 860 60
 839 0032 1A43     		orrs	r2, r2, r3
 862:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        ((Timing->HoldSetupTime) << 16U)    |\
 840              		.loc 1 862 32
 841 0034 BB68     		ldr	r3, [r7, #8]
 842 0036 9B68     		ldr	r3, [r3, #8]
 843              		.loc 1 862 49
 844 0038 1B04     		lsls	r3, r3, #16
 861:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        ((Timing->WaitSetupTime) << 8U)     |\
 845              		.loc 1 861 60
 846 003a 1A43     		orrs	r2, r2, r3
 863:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        ((Timing->HiZSetupTime) << 24U)
 847              		.loc 1 863 32
 848 003c BB68     		ldr	r3, [r7, #8]
 849 003e DB68     		ldr	r3, [r3, #12]
 850              		.loc 1 863 48
 851 0040 1B06     		lsls	r3, r3, #24
 862:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        ((Timing->HoldSetupTime) << 16U)    |\
 852              		.loc 1 862 60
 853 0042 1343     		orrs	r3, r3, r2
 860:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        ((Timing->WaitSetupTime) << 8U)     |\
 854              		.loc 1 860 8
 855 0044 7A69     		ldr	r2, [r7, #20]
 856 0046 1343     		orrs	r3, r3, r2
 857 0048 7B61     		str	r3, [r7, #20]
 864:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        );
 865:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                             
 866:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   if(Bank == FMC_NAND_BANK2)
 858              		.loc 1 866 5
 859 004a 7B68     		ldr	r3, [r7, #4]
 860 004c 102B     		cmp	r3, #16
 861 004e 03D1     		bne	.L35
 867:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
 868:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     /* NAND bank 2 registers configuration */
 869:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     Device->PMEM2 = tmpr;
 862              		.loc 1 869 19
 863 0050 FB68     		ldr	r3, [r7, #12]
 864 0052 7A69     		ldr	r2, [r7, #20]
 865 0054 9A60     		str	r2, [r3, #8]
 866 0056 02E0     		b	.L36
 867              	.L35:
 870:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }
 871:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   else
 872:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
 873:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     /* NAND bank 3 registers configuration */
 874:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     Device->PMEM3 = tmpr;
 868              		.loc 1 874 19
 869 0058 FB68     		ldr	r3, [r7, #12]
 870 005a 7A69     		ldr	r2, [r7, #20]
 871 005c 9A62     		str	r2, [r3, #40]
 872              	.L36:
ARM GAS  /tmp/cc79YIw4.s 			page 32


 875:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }  
 876:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
 877:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   return HAL_OK;  
 873              		.loc 1 877 10
 874 005e 0023     		movs	r3, #0
 878:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** }
 875              		.loc 1 878 1
 876 0060 1846     		mov	r0, r3
 877 0062 1C37     		adds	r7, r7, #28
 878              	.LCFI45:
 879              		.cfi_def_cfa_offset 4
 880 0064 BD46     		mov	sp, r7
 881              	.LCFI46:
 882              		.cfi_def_cfa_register 13
 883              		@ sp needed
 884 0066 5DF8047B 		ldr	r7, [sp], #4
 885              	.LCFI47:
 886              		.cfi_restore 7
 887              		.cfi_def_cfa_offset 0
 888 006a 7047     		bx	lr
 889              		.cfi_endproc
 890              	.LFE133:
 892              		.section	.text.FMC_NAND_AttributeSpace_Timing_Init,"ax",%progbits
 893              		.align	1
 894              		.global	FMC_NAND_AttributeSpace_Timing_Init
 895              		.syntax unified
 896              		.thumb
 897              		.thumb_func
 898              		.fpu fpv4-sp-d16
 900              	FMC_NAND_AttributeSpace_Timing_Init:
 901              	.LFB134:
 879:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 880:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
 881:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief  Initializes the FMC_NAND Attribute space Timing according to the specified
 882:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *         parameters in the FMC_NAND_PCC_TimingTypeDef
 883:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 884:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Timing Pointer to NAND timing structure
 885:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Bank NAND bank number 
 886:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @retval HAL status
 887:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
 888:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_AttributeSpace_Timing_Init(FMC_NAND_TypeDef *Device, FMC_NAND_PCC_Timing
 889:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** {
 902              		.loc 1 889 1
 903              		.cfi_startproc
 904              		@ args = 0, pretend = 0, frame = 24
 905              		@ frame_needed = 1, uses_anonymous_args = 0
 906              		@ link register save eliminated.
 907 0000 80B4     		push	{r7}
 908              	.LCFI48:
 909              		.cfi_def_cfa_offset 4
 910              		.cfi_offset 7, -4
 911 0002 87B0     		sub	sp, sp, #28
 912              	.LCFI49:
 913              		.cfi_def_cfa_offset 32
 914 0004 00AF     		add	r7, sp, #0
 915              	.LCFI50:
 916              		.cfi_def_cfa_register 7
ARM GAS  /tmp/cc79YIw4.s 			page 33


 917 0006 F860     		str	r0, [r7, #12]
 918 0008 B960     		str	r1, [r7, #8]
 919 000a 7A60     		str	r2, [r7, #4]
 890:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   uint32_t tmpr = 0U;  
 920              		.loc 1 890 12
 921 000c 0023     		movs	r3, #0
 922 000e 7B61     		str	r3, [r7, #20]
 891:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
 892:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Check the parameters */ 
 893:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device)); 
 894:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_SETUP_TIME(Timing->SetupTime));
 895:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_WAIT_TIME(Timing->WaitSetupTime));
 896:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_HOLD_TIME(Timing->HoldSetupTime));
 897:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_HIZ_TIME(Timing->HiZSetupTime));
 898:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
 899:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
 900:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   if(Bank == FMC_NAND_BANK2)
 923              		.loc 1 900 5
 924 0010 7B68     		ldr	r3, [r7, #4]
 925 0012 102B     		cmp	r3, #16
 926 0014 03D1     		bne	.L39
 901:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
 902:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     /* Get the NAND bank 2 register value */
 903:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     tmpr = Device->PATT2;
 927              		.loc 1 903 10
 928 0016 FB68     		ldr	r3, [r7, #12]
 929 0018 DB68     		ldr	r3, [r3, #12]
 930 001a 7B61     		str	r3, [r7, #20]
 931 001c 02E0     		b	.L40
 932              	.L39:
 904:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }
 905:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   else
 906:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
 907:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     /* Get the NAND bank 3 register value */
 908:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     tmpr = Device->PATT3;
 933              		.loc 1 908 10
 934 001e FB68     		ldr	r3, [r7, #12]
 935 0020 DB6A     		ldr	r3, [r3, #44]
 936 0022 7B61     		str	r3, [r7, #20]
 937              	.L40:
 909:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   } 
 910:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
 911:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Clear ATTSETx, ATTWAITx, ATTHOLDx and ATTHIZx bits */
 912:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   tmpr &= ((uint32_t)~(FMC_PATT2_ATTSET2  | FMC_PATT2_ATTWAIT2 | FMC_PATT2_ATTHOLD2 | \
 938              		.loc 1 912 8
 939 0024 0023     		movs	r3, #0
 940 0026 7B61     		str	r3, [r7, #20]
 913:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        FMC_PATT2_ATTHIZ2));
 914:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
 915:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Set FMC_NAND device timing parameters */
 916:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   tmpr |= (uint32_t)(Timing->SetupTime                  |\
 941              		.loc 1 916 28
 942 0028 BB68     		ldr	r3, [r7, #8]
 943 002a 1A68     		ldr	r2, [r3]
 917:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                    ((Timing->WaitSetupTime) << 8U)      |\
 944              		.loc 1 917 28
 945 002c BB68     		ldr	r3, [r7, #8]
ARM GAS  /tmp/cc79YIw4.s 			page 34


 946 002e 5B68     		ldr	r3, [r3, #4]
 947              		.loc 1 917 45
 948 0030 1B02     		lsls	r3, r3, #8
 916:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                    ((Timing->WaitSetupTime) << 8U)      |\
 949              		.loc 1 916 57
 950 0032 1A43     		orrs	r2, r2, r3
 918:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                    ((Timing->HoldSetupTime) << 16U)     |\
 951              		.loc 1 918 28
 952 0034 BB68     		ldr	r3, [r7, #8]
 953 0036 9B68     		ldr	r3, [r3, #8]
 954              		.loc 1 918 45
 955 0038 1B04     		lsls	r3, r3, #16
 917:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                    ((Timing->WaitSetupTime) << 8U)      |\
 956              		.loc 1 917 57
 957 003a 1A43     		orrs	r2, r2, r3
 919:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                    ((Timing->HiZSetupTime) << 24U));
 958              		.loc 1 919 28
 959 003c BB68     		ldr	r3, [r7, #8]
 960 003e DB68     		ldr	r3, [r3, #12]
 961              		.loc 1 919 44
 962 0040 1B06     		lsls	r3, r3, #24
 918:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                    ((Timing->HoldSetupTime) << 16U)     |\
 963              		.loc 1 918 57
 964 0042 1343     		orrs	r3, r3, r2
 916:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                    ((Timing->WaitSetupTime) << 8U)      |\
 965              		.loc 1 916 8
 966 0044 7A69     		ldr	r2, [r7, #20]
 967 0046 1343     		orrs	r3, r3, r2
 968 0048 7B61     		str	r3, [r7, #20]
 920:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        
 921:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   if(Bank == FMC_NAND_BANK2)
 969              		.loc 1 921 5
 970 004a 7B68     		ldr	r3, [r7, #4]
 971 004c 102B     		cmp	r3, #16
 972 004e 03D1     		bne	.L41
 922:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
 923:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     /* NAND bank 2 registers configuration */
 924:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     Device->PATT2 = tmpr;
 973              		.loc 1 924 19
 974 0050 FB68     		ldr	r3, [r7, #12]
 975 0052 7A69     		ldr	r2, [r7, #20]
 976 0054 DA60     		str	r2, [r3, #12]
 977 0056 02E0     		b	.L42
 978              	.L41:
 925:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }
 926:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   else
 927:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
 928:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     /* NAND bank 3 registers configuration */
 929:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     Device->PATT3 = tmpr;
 979              		.loc 1 929 19
 980 0058 FB68     		ldr	r3, [r7, #12]
 981 005a 7A69     		ldr	r2, [r7, #20]
 982 005c DA62     		str	r2, [r3, #44]
 983              	.L42:
 930:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }   
 931:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
 932:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   return HAL_OK;
ARM GAS  /tmp/cc79YIw4.s 			page 35


 984              		.loc 1 932 10
 985 005e 0023     		movs	r3, #0
 933:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** }
 986              		.loc 1 933 1
 987 0060 1846     		mov	r0, r3
 988 0062 1C37     		adds	r7, r7, #28
 989              	.LCFI51:
 990              		.cfi_def_cfa_offset 4
 991 0064 BD46     		mov	sp, r7
 992              	.LCFI52:
 993              		.cfi_def_cfa_register 13
 994              		@ sp needed
 995 0066 5DF8047B 		ldr	r7, [sp], #4
 996              	.LCFI53:
 997              		.cfi_restore 7
 998              		.cfi_def_cfa_offset 0
 999 006a 7047     		bx	lr
 1000              		.cfi_endproc
 1001              	.LFE134:
 1003              		.section	.text.FMC_NAND_DeInit,"ax",%progbits
 1004              		.align	1
 1005              		.global	FMC_NAND_DeInit
 1006              		.syntax unified
 1007              		.thumb
 1008              		.thumb_func
 1009              		.fpu fpv4-sp-d16
 1011              	FMC_NAND_DeInit:
 1012              	.LFB135:
 934:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 935:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
 936:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief  DeInitializes the FMC_NAND device 
 937:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 938:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Bank NAND bank number
 939:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @retval HAL status
 940:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
 941:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_DeInit(FMC_NAND_TypeDef *Device, uint32_t Bank)
 942:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** {
 1013              		.loc 1 942 1
 1014              		.cfi_startproc
 1015              		@ args = 0, pretend = 0, frame = 8
 1016              		@ frame_needed = 1, uses_anonymous_args = 0
 1017              		@ link register save eliminated.
 1018 0000 80B4     		push	{r7}
 1019              	.LCFI54:
 1020              		.cfi_def_cfa_offset 4
 1021              		.cfi_offset 7, -4
 1022 0002 83B0     		sub	sp, sp, #12
 1023              	.LCFI55:
 1024              		.cfi_def_cfa_offset 16
 1025 0004 00AF     		add	r7, sp, #0
 1026              	.LCFI56:
 1027              		.cfi_def_cfa_register 7
 1028 0006 7860     		str	r0, [r7, #4]
 1029 0008 3960     		str	r1, [r7]
 943:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Check the parameters */ 
 944:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device)); 
 945:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
ARM GAS  /tmp/cc79YIw4.s 			page 36


 946:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****       
 947:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Disable the NAND Bank */
 948:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   __FMC_NAND_DISABLE(Device, Bank);
 1030              		.loc 1 948 3
 1031 000a 3B68     		ldr	r3, [r7]
 1032 000c 102B     		cmp	r3, #16
 1033 000e 06D1     		bne	.L45
 1034              		.loc 1 948 3 is_stmt 0 discriminator 1
 1035 0010 7B68     		ldr	r3, [r7, #4]
 1036 0012 1B68     		ldr	r3, [r3]
 1037 0014 23F00402 		bic	r2, r3, #4
 1038 0018 7B68     		ldr	r3, [r7, #4]
 1039 001a 1A60     		str	r2, [r3]
 1040 001c 05E0     		b	.L46
 1041              	.L45:
 1042              		.loc 1 948 3 discriminator 2
 1043 001e 7B68     		ldr	r3, [r7, #4]
 1044 0020 1B6A     		ldr	r3, [r3, #32]
 1045 0022 23F00402 		bic	r2, r3, #4
 1046 0026 7B68     		ldr	r3, [r7, #4]
 1047 0028 1A62     		str	r2, [r3, #32]
 1048              	.L46:
 949:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****  
 950:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* De-initialize the NAND Bank */
 951:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   if(Bank == FMC_NAND_BANK2)
 1049              		.loc 1 951 5 is_stmt 1
 1050 002a 3B68     		ldr	r3, [r7]
 1051 002c 102B     		cmp	r3, #16
 1052 002e 0ED1     		bne	.L47
 952:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
 953:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     /* Set the FMC_NAND_BANK2 registers to their reset values */
 954:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     Device->PCR2  = 0x00000018U;
 1053              		.loc 1 954 19
 1054 0030 7B68     		ldr	r3, [r7, #4]
 1055 0032 1822     		movs	r2, #24
 1056 0034 1A60     		str	r2, [r3]
 955:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     Device->SR2   = 0x00000040U;
 1057              		.loc 1 955 19
 1058 0036 7B68     		ldr	r3, [r7, #4]
 1059 0038 4022     		movs	r2, #64
 1060 003a 5A60     		str	r2, [r3, #4]
 956:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     Device->PMEM2 = 0xFCFCFCFCU;
 1061              		.loc 1 956 19
 1062 003c 7B68     		ldr	r3, [r7, #4]
 1063 003e 4FF0FC32 		mov	r2, #-50529028
 1064 0042 9A60     		str	r2, [r3, #8]
 957:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     Device->PATT2 = 0xFCFCFCFCU;  
 1065              		.loc 1 957 19
 1066 0044 7B68     		ldr	r3, [r7, #4]
 1067 0046 4FF0FC32 		mov	r2, #-50529028
 1068 004a DA60     		str	r2, [r3, #12]
 1069 004c 0DE0     		b	.L48
 1070              	.L47:
 958:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }
 959:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* FMC_Bank3_NAND */  
 960:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   else
 961:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
ARM GAS  /tmp/cc79YIw4.s 			page 37


 962:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     /* Set the FMC_NAND_BANK3 registers to their reset values */
 963:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     Device->PCR3  = 0x00000018U;
 1071              		.loc 1 963 19
 1072 004e 7B68     		ldr	r3, [r7, #4]
 1073 0050 1822     		movs	r2, #24
 1074 0052 1A62     		str	r2, [r3, #32]
 964:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     Device->SR3   = 0x00000040U;
 1075              		.loc 1 964 19
 1076 0054 7B68     		ldr	r3, [r7, #4]
 1077 0056 4022     		movs	r2, #64
 1078 0058 5A62     		str	r2, [r3, #36]
 965:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     Device->PMEM3 = 0xFCFCFCFCU;
 1079              		.loc 1 965 19
 1080 005a 7B68     		ldr	r3, [r7, #4]
 1081 005c 4FF0FC32 		mov	r2, #-50529028
 1082 0060 9A62     		str	r2, [r3, #40]
 966:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     Device->PATT3 = 0xFCFCFCFCU; 
 1083              		.loc 1 966 19
 1084 0062 7B68     		ldr	r3, [r7, #4]
 1085 0064 4FF0FC32 		mov	r2, #-50529028
 1086 0068 DA62     		str	r2, [r3, #44]
 1087              	.L48:
 967:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }
 968:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
 969:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   return HAL_OK;
 1088              		.loc 1 969 10
 1089 006a 0023     		movs	r3, #0
 970:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** }
 1090              		.loc 1 970 1
 1091 006c 1846     		mov	r0, r3
 1092 006e 0C37     		adds	r7, r7, #12
 1093              	.LCFI57:
 1094              		.cfi_def_cfa_offset 4
 1095 0070 BD46     		mov	sp, r7
 1096              	.LCFI58:
 1097              		.cfi_def_cfa_register 13
 1098              		@ sp needed
 1099 0072 5DF8047B 		ldr	r7, [sp], #4
 1100              	.LCFI59:
 1101              		.cfi_restore 7
 1102              		.cfi_def_cfa_offset 0
 1103 0076 7047     		bx	lr
 1104              		.cfi_endproc
 1105              	.LFE135:
 1107              		.section	.text.FMC_NAND_ECC_Enable,"ax",%progbits
 1108              		.align	1
 1109              		.global	FMC_NAND_ECC_Enable
 1110              		.syntax unified
 1111              		.thumb
 1112              		.thumb_func
 1113              		.fpu fpv4-sp-d16
 1115              	FMC_NAND_ECC_Enable:
 1116              	.LFB136:
 971:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 972:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
 973:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @}
 974:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
ARM GAS  /tmp/cc79YIw4.s 			page 38


 975:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 976:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /** @addtogroup FMC_LL_NAND_Private_Functions_Group2
 977:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *  @brief   management functions 
 978:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *
 979:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** @verbatim   
 980:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   ==============================================================================
 981:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        ##### FMC_NAND Control functions #####
 982:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   ==============================================================================  
 983:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   [..]
 984:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     This subsection provides a set of functions allowing to control dynamically
 985:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     the FMC NAND interface.
 986:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
 987:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** @endverbatim
 988:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @{
 989:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */ 
 990:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
 991:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief  Enables dynamically FMC_NAND ECC feature.
 992:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
 993:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Bank NAND bank number
 994:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @retval HAL status
 995:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */    
 996:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_ECC_Enable(FMC_NAND_TypeDef *Device, uint32_t Bank)
 997:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** {
 1117              		.loc 1 997 1
 1118              		.cfi_startproc
 1119              		@ args = 0, pretend = 0, frame = 8
 1120              		@ frame_needed = 1, uses_anonymous_args = 0
 1121              		@ link register save eliminated.
 1122 0000 80B4     		push	{r7}
 1123              	.LCFI60:
 1124              		.cfi_def_cfa_offset 4
 1125              		.cfi_offset 7, -4
 1126 0002 83B0     		sub	sp, sp, #12
 1127              	.LCFI61:
 1128              		.cfi_def_cfa_offset 16
 1129 0004 00AF     		add	r7, sp, #0
 1130              	.LCFI62:
 1131              		.cfi_def_cfa_register 7
 1132 0006 7860     		str	r0, [r7, #4]
 1133 0008 3960     		str	r1, [r7]
 998:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Check the parameters */ 
 999:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device)); 
1000:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
1001:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     
1002:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Enable ECC feature */
1003:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   if(Bank == FMC_NAND_BANK2)
 1134              		.loc 1 1003 5
 1135 000a 3B68     		ldr	r3, [r7]
 1136 000c 102B     		cmp	r3, #16
 1137 000e 06D1     		bne	.L51
1004:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
1005:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     Device->PCR2 |= FMC_PCR2_ECCEN;
 1138              		.loc 1 1005 18
 1139 0010 7B68     		ldr	r3, [r7, #4]
 1140 0012 1B68     		ldr	r3, [r3]
 1141 0014 43F04002 		orr	r2, r3, #64
 1142 0018 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/cc79YIw4.s 			page 39


 1143 001a 1A60     		str	r2, [r3]
 1144 001c 05E0     		b	.L52
 1145              	.L51:
1006:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }
1007:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   else
1008:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
1009:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     Device->PCR3 |= FMC_PCR3_ECCEN;
 1146              		.loc 1 1009 18
 1147 001e 7B68     		ldr	r3, [r7, #4]
 1148 0020 1B6A     		ldr	r3, [r3, #32]
 1149 0022 43F04002 		orr	r2, r3, #64
 1150 0026 7B68     		ldr	r3, [r7, #4]
 1151 0028 1A62     		str	r2, [r3, #32]
 1152              	.L52:
1010:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   } 
1011:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
1012:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   return HAL_OK;  
 1153              		.loc 1 1012 10
 1154 002a 0023     		movs	r3, #0
1013:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** }
 1155              		.loc 1 1013 1
 1156 002c 1846     		mov	r0, r3
 1157 002e 0C37     		adds	r7, r7, #12
 1158              	.LCFI63:
 1159              		.cfi_def_cfa_offset 4
 1160 0030 BD46     		mov	sp, r7
 1161              	.LCFI64:
 1162              		.cfi_def_cfa_register 13
 1163              		@ sp needed
 1164 0032 5DF8047B 		ldr	r7, [sp], #4
 1165              	.LCFI65:
 1166              		.cfi_restore 7
 1167              		.cfi_def_cfa_offset 0
 1168 0036 7047     		bx	lr
 1169              		.cfi_endproc
 1170              	.LFE136:
 1172              		.section	.text.FMC_NAND_ECC_Disable,"ax",%progbits
 1173              		.align	1
 1174              		.global	FMC_NAND_ECC_Disable
 1175              		.syntax unified
 1176              		.thumb
 1177              		.thumb_func
 1178              		.fpu fpv4-sp-d16
 1180              	FMC_NAND_ECC_Disable:
 1181              	.LFB137:
1014:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1015:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
1016:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief  Disables dynamically FMC_NAND ECC feature.
1017:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
1018:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Bank NAND bank number
1019:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @retval HAL status
1020:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */  
1021:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_ECC_Disable(FMC_NAND_TypeDef *Device, uint32_t Bank)  
1022:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** {  
 1182              		.loc 1 1022 1
 1183              		.cfi_startproc
 1184              		@ args = 0, pretend = 0, frame = 8
ARM GAS  /tmp/cc79YIw4.s 			page 40


 1185              		@ frame_needed = 1, uses_anonymous_args = 0
 1186              		@ link register save eliminated.
 1187 0000 80B4     		push	{r7}
 1188              	.LCFI66:
 1189              		.cfi_def_cfa_offset 4
 1190              		.cfi_offset 7, -4
 1191 0002 83B0     		sub	sp, sp, #12
 1192              	.LCFI67:
 1193              		.cfi_def_cfa_offset 16
 1194 0004 00AF     		add	r7, sp, #0
 1195              	.LCFI68:
 1196              		.cfi_def_cfa_register 7
 1197 0006 7860     		str	r0, [r7, #4]
 1198 0008 3960     		str	r1, [r7]
1023:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Check the parameters */ 
1024:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device)); 
1025:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
1026:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     
1027:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Disable ECC feature */
1028:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   if(Bank == FMC_NAND_BANK2)
 1199              		.loc 1 1028 5
 1200 000a 3B68     		ldr	r3, [r7]
 1201 000c 102B     		cmp	r3, #16
 1202 000e 06D1     		bne	.L55
1029:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
1030:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     Device->PCR2 &= ~FMC_PCR2_ECCEN;
 1203              		.loc 1 1030 18
 1204 0010 7B68     		ldr	r3, [r7, #4]
 1205 0012 1B68     		ldr	r3, [r3]
 1206 0014 23F04002 		bic	r2, r3, #64
 1207 0018 7B68     		ldr	r3, [r7, #4]
 1208 001a 1A60     		str	r2, [r3]
 1209 001c 05E0     		b	.L56
 1210              	.L55:
1031:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }
1032:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   else
1033:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
1034:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     Device->PCR3 &= ~FMC_PCR3_ECCEN;
 1211              		.loc 1 1034 18
 1212 001e 7B68     		ldr	r3, [r7, #4]
 1213 0020 1B6A     		ldr	r3, [r3, #32]
 1214 0022 23F04002 		bic	r2, r3, #64
 1215 0026 7B68     		ldr	r3, [r7, #4]
 1216 0028 1A62     		str	r2, [r3, #32]
 1217              	.L56:
1035:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   } 
1036:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1037:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   return HAL_OK;  
 1218              		.loc 1 1037 10
 1219 002a 0023     		movs	r3, #0
1038:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** }
 1220              		.loc 1 1038 1
 1221 002c 1846     		mov	r0, r3
 1222 002e 0C37     		adds	r7, r7, #12
 1223              	.LCFI69:
 1224              		.cfi_def_cfa_offset 4
 1225 0030 BD46     		mov	sp, r7
ARM GAS  /tmp/cc79YIw4.s 			page 41


 1226              	.LCFI70:
 1227              		.cfi_def_cfa_register 13
 1228              		@ sp needed
 1229 0032 5DF8047B 		ldr	r7, [sp], #4
 1230              	.LCFI71:
 1231              		.cfi_restore 7
 1232              		.cfi_def_cfa_offset 0
 1233 0036 7047     		bx	lr
 1234              		.cfi_endproc
 1235              	.LFE137:
 1237              		.section	.text.FMC_NAND_GetECC,"ax",%progbits
 1238              		.align	1
 1239              		.global	FMC_NAND_GetECC
 1240              		.syntax unified
 1241              		.thumb
 1242              		.thumb_func
 1243              		.fpu fpv4-sp-d16
 1245              	FMC_NAND_GetECC:
 1246              	.LFB138:
1039:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1040:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
1041:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief  Disables dynamically FMC_NAND ECC feature.
1042:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Device Pointer to NAND device instance
1043:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  ECCval Pointer to ECC value
1044:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Bank NAND bank number
1045:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Timeout Timeout wait value  
1046:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @retval HAL status
1047:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
1048:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_NAND_GetECC(FMC_NAND_TypeDef *Device, uint32_t *ECCval, uint32_t Bank, uint32
1049:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** {
 1247              		.loc 1 1049 1
 1248              		.cfi_startproc
 1249              		@ args = 0, pretend = 0, frame = 24
 1250              		@ frame_needed = 1, uses_anonymous_args = 0
 1251 0000 80B5     		push	{r7, lr}
 1252              	.LCFI72:
 1253              		.cfi_def_cfa_offset 8
 1254              		.cfi_offset 7, -8
 1255              		.cfi_offset 14, -4
 1256 0002 86B0     		sub	sp, sp, #24
 1257              	.LCFI73:
 1258              		.cfi_def_cfa_offset 32
 1259 0004 00AF     		add	r7, sp, #0
 1260              	.LCFI74:
 1261              		.cfi_def_cfa_register 7
 1262 0006 F860     		str	r0, [r7, #12]
 1263 0008 B960     		str	r1, [r7, #8]
 1264 000a 7A60     		str	r2, [r7, #4]
 1265 000c 3B60     		str	r3, [r7]
1050:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   uint32_t tickstart = 0U;
 1266              		.loc 1 1050 12
 1267 000e 0023     		movs	r3, #0
 1268 0010 7B61     		str	r3, [r7, #20]
1051:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1052:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Check the parameters */ 
1053:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_DEVICE(Device)); 
1054:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_NAND_BANK(Bank));
ARM GAS  /tmp/cc79YIw4.s 			page 42


1055:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1056:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Get tick */ 
1057:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   tickstart = HAL_GetTick();
 1269              		.loc 1 1057 15
 1270 0012 FFF7FEFF 		bl	HAL_GetTick
 1271 0016 7861     		str	r0, [r7, #20]
1058:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1059:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Wait until FIFO is empty */
1060:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   while(__FMC_NAND_GET_FLAG(Device, Bank, FMC_FLAG_FEMPT) == RESET)
 1272              		.loc 1 1060 8
 1273 0018 10E0     		b	.L59
 1274              	.L64:
1061:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
1062:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     /* Check for the Timeout */
1063:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     if(Timeout != HAL_MAX_DELAY)
 1275              		.loc 1 1063 7
 1276 001a 3B68     		ldr	r3, [r7]
 1277 001c B3F1FF3F 		cmp	r3, #-1
 1278 0020 0CD0     		beq	.L59
1064:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     {
1065:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****       if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 1279              		.loc 1 1065 9
 1280 0022 3B68     		ldr	r3, [r7]
 1281 0024 002B     		cmp	r3, #0
 1282 0026 07D0     		beq	.L60
 1283              		.loc 1 1065 29 discriminator 1
 1284 0028 FFF7FEFF 		bl	HAL_GetTick
 1285 002c 0246     		mov	r2, r0
 1286              		.loc 1 1065 43 discriminator 1
 1287 002e 7B69     		ldr	r3, [r7, #20]
 1288 0030 D31A     		subs	r3, r2, r3
 1289              		.loc 1 1065 25 discriminator 1
 1290 0032 3A68     		ldr	r2, [r7]
 1291 0034 9A42     		cmp	r2, r3
 1292 0036 01D2     		bcs	.L59
 1293              	.L60:
1066:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****       {
1067:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****         return HAL_TIMEOUT;
 1294              		.loc 1 1067 16
 1295 0038 0323     		movs	r3, #3
 1296 003a 24E0     		b	.L61
 1297              	.L59:
1060:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
 1298              		.loc 1 1060 59
 1299 003c 7B68     		ldr	r3, [r7, #4]
 1300 003e 102B     		cmp	r3, #16
 1301 0040 09D1     		bne	.L62
1060:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
 1302              		.loc 1 1060 9 discriminator 1
 1303 0042 FB68     		ldr	r3, [r7, #12]
 1304 0044 5B68     		ldr	r3, [r3, #4]
 1305 0046 03F04003 		and	r3, r3, #64
1060:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
 1306              		.loc 1 1060 59 discriminator 1
 1307 004a 402B     		cmp	r3, #64
 1308 004c 14BF     		ite	ne
 1309 004e 0123     		movne	r3, #1
ARM GAS  /tmp/cc79YIw4.s 			page 43


 1310 0050 0023     		moveq	r3, #0
 1311 0052 DBB2     		uxtb	r3, r3
 1312 0054 08E0     		b	.L63
 1313              	.L62:
1060:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
 1314              		.loc 1 1060 9 discriminator 2
 1315 0056 FB68     		ldr	r3, [r7, #12]
 1316 0058 5B6A     		ldr	r3, [r3, #36]
 1317 005a 03F04003 		and	r3, r3, #64
1060:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
 1318              		.loc 1 1060 59 discriminator 2
 1319 005e 402B     		cmp	r3, #64
 1320 0060 14BF     		ite	ne
 1321 0062 0123     		movne	r3, #1
 1322 0064 0023     		moveq	r3, #0
 1323 0066 DBB2     		uxtb	r3, r3
 1324              	.L63:
1060:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
 1325              		.loc 1 1060 8 discriminator 4
 1326 0068 002B     		cmp	r3, #0
 1327 006a D6D1     		bne	.L64
1068:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****       }
1069:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     }  
1070:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }
1071:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****      
1072:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   if(Bank == FMC_NAND_BANK2)
 1328              		.loc 1 1072 5
 1329 006c 7B68     		ldr	r3, [r7, #4]
 1330 006e 102B     		cmp	r3, #16
 1331 0070 04D1     		bne	.L65
1073:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {    
1074:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     /* Get the ECCR2 register value */
1075:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     *ECCval = (uint32_t)Device->ECCR2;
 1332              		.loc 1 1075 31
 1333 0072 FB68     		ldr	r3, [r7, #12]
 1334 0074 5A69     		ldr	r2, [r3, #20]
 1335              		.loc 1 1075 13
 1336 0076 BB68     		ldr	r3, [r7, #8]
 1337 0078 1A60     		str	r2, [r3]
 1338 007a 03E0     		b	.L66
 1339              	.L65:
1076:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }
1077:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   else
1078:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {    
1079:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     /* Get the ECCR3 register value */
1080:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     *ECCval = (uint32_t)Device->ECCR3;
 1340              		.loc 1 1080 31
 1341 007c FB68     		ldr	r3, [r7, #12]
 1342 007e 5A6B     		ldr	r2, [r3, #52]
 1343              		.loc 1 1080 13
 1344 0080 BB68     		ldr	r3, [r7, #8]
 1345 0082 1A60     		str	r2, [r3]
 1346              	.L66:
1081:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }
1082:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1083:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   return HAL_OK;  
 1347              		.loc 1 1083 10
ARM GAS  /tmp/cc79YIw4.s 			page 44


 1348 0084 0023     		movs	r3, #0
 1349              	.L61:
1084:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** }
 1350              		.loc 1 1084 1
 1351 0086 1846     		mov	r0, r3
 1352 0088 1837     		adds	r7, r7, #24
 1353              	.LCFI75:
 1354              		.cfi_def_cfa_offset 8
 1355 008a BD46     		mov	sp, r7
 1356              	.LCFI76:
 1357              		.cfi_def_cfa_register 13
 1358              		@ sp needed
 1359 008c 80BD     		pop	{r7, pc}
 1360              		.cfi_endproc
 1361              	.LFE138:
 1363              		.section	.text.FMC_PCCARD_Init,"ax",%progbits
 1364              		.align	1
 1365              		.global	FMC_PCCARD_Init
 1366              		.syntax unified
 1367              		.thumb
 1368              		.thumb_func
 1369              		.fpu fpv4-sp-d16
 1371              	FMC_PCCARD_Init:
 1372              	.LFB139:
1085:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1086:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
1087:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @}
1088:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
1089:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1090:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) */
1091:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
1092:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @}
1093:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
1094:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1095:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #if defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx)
1096:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /** @addtogroup FMC_LL_PCCARD
1097:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief    PCCARD Controller functions 
1098:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *
1099:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   @verbatim 
1100:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   ==============================================================================  
1101:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     ##### How to use PCCARD device driver #####
1102:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   ==============================================================================
1103:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   [..]
1104:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     This driver contains a set of APIs to interface with the FMC PCCARD bank in order
1105:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     to run the PCCARD/compact flash external devices.
1106:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
1107:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     (+) FMC PCCARD bank reset using the function FMC_PCCARD_DeInit() 
1108:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     (+) FMC PCCARD bank control configuration using the function FMC_PCCARD_Init()
1109:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     (+) FMC PCCARD bank common space timing configuration using the function 
1110:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****         FMC_PCCARD_CommonSpace_Timing_Init()
1111:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     (+) FMC PCCARD bank attribute space timing configuration using the function 
1112:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****         FMC_PCCARD_AttributeSpace_Timing_Init()
1113:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     (+) FMC PCCARD bank IO space timing configuration using the function 
1114:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****         FMC_PCCARD_IOSpace_Timing_Init()
1115:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** @endverbatim
1116:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @{
1117:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
ARM GAS  /tmp/cc79YIw4.s 			page 45


1118:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
1119:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /** @addtogroup FMC_LL_PCCARD_Private_Functions_Group1
1120:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *  @brief    Initialization and Configuration functions 
1121:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *
1122:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** @verbatim    
1123:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   ==============================================================================
1124:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****               ##### Initialization and de_initialization functions #####
1125:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   ==============================================================================
1126:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   [..]  
1127:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     This section provides functions allowing to:
1128:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     (+) Initialize and configure the FMC PCCARD interface
1129:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     (+) De-initialize the FMC PCCARD interface 
1130:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     (+) Configure the FMC clock and associated GPIOs
1131:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****         
1132:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** @endverbatim
1133:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @{
1134:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
1135:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
1136:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
1137:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief  Initializes the FMC_PCCARD device according to the specified
1138:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *         control parameters in the FMC_PCCARD_HandleTypeDef
1139:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Device Pointer to PCCARD device instance
1140:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Init Pointer to PCCARD Initialization structure   
1141:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @retval HAL status
1142:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
1143:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_PCCARD_Init(FMC_PCCARD_TypeDef *Device, FMC_PCCARD_InitTypeDef *Init)
1144:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** {
 1373              		.loc 1 1144 1
 1374              		.cfi_startproc
 1375              		@ args = 0, pretend = 0, frame = 16
 1376              		@ frame_needed = 1, uses_anonymous_args = 0
 1377              		@ link register save eliminated.
 1378 0000 80B4     		push	{r7}
 1379              	.LCFI77:
 1380              		.cfi_def_cfa_offset 4
 1381              		.cfi_offset 7, -4
 1382 0002 85B0     		sub	sp, sp, #20
 1383              	.LCFI78:
 1384              		.cfi_def_cfa_offset 24
 1385 0004 00AF     		add	r7, sp, #0
 1386              	.LCFI79:
 1387              		.cfi_def_cfa_register 7
 1388 0006 7860     		str	r0, [r7, #4]
 1389 0008 3960     		str	r1, [r7]
1145:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   uint32_t tmpr = 0U;
 1390              		.loc 1 1145 12
 1391 000a 0023     		movs	r3, #0
 1392 000c FB60     		str	r3, [r7, #12]
1146:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1147:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Check the parameters */ 
1148:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_PCCARD_DEVICE(Device));
1149:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_WAIT_FEATURE(Init->Waitfeature));
1150:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_TCLR_TIME(Init->TCLRSetupTime));
1151:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_TAR_TIME(Init->TARSetupTime));     
1152:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
1153:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Get PCCARD control register value */
1154:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   tmpr = Device->PCR4;
ARM GAS  /tmp/cc79YIw4.s 			page 46


 1393              		.loc 1 1154 8
 1394 000e 7B68     		ldr	r3, [r7, #4]
 1395 0010 1B68     		ldr	r3, [r3]
 1396 0012 FB60     		str	r3, [r7, #12]
1155:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
1156:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Clear TAR, TCLR, PWAITEN and PWID bits */
1157:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   tmpr &= ((uint32_t)~(FMC_PCR4_TAR  | FMC_PCR4_TCLR | FMC_PCR4_PWAITEN | \
 1397              		.loc 1 1157 8
 1398 0014 FB68     		ldr	r3, [r7, #12]
 1399 0016 23F4FF33 		bic	r3, r3, #130560
 1400 001a 23F03A03 		bic	r3, r3, #58
 1401 001e FB60     		str	r3, [r7, #12]
1158:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        FMC_PCR4_PWID | FMC_PCR4_PTYP));
1159:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
1160:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Set FMC_PCCARD device control parameters */
1161:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   tmpr |= (uint32_t)(Init->Waitfeature              |\
 1402              		.loc 1 1161 26
 1403 0020 3B68     		ldr	r3, [r7]
 1404 0022 1A68     		ldr	r2, [r3]
1162:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                      FMC_NAND_PCC_MEM_BUS_WIDTH_16  |\
1163:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     (Init->TCLRSetupTime << 9U)     |\
 1405              		.loc 1 1163 26
 1406 0024 3B68     		ldr	r3, [r7]
 1407 0026 5B68     		ldr	r3, [r3, #4]
 1408              		.loc 1 1163 42
 1409 0028 5B02     		lsls	r3, r3, #9
1162:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                      FMC_NAND_PCC_MEM_BUS_WIDTH_16  |\
 1410              		.loc 1 1162 53
 1411 002a 1A43     		orrs	r2, r2, r3
1164:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     (Init->TARSetupTime << 13U));
 1412              		.loc 1 1164 26
 1413 002c 3B68     		ldr	r3, [r7]
 1414 002e 9B68     		ldr	r3, [r3, #8]
 1415              		.loc 1 1164 41
 1416 0030 5B03     		lsls	r3, r3, #13
1161:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                      FMC_NAND_PCC_MEM_BUS_WIDTH_16  |\
 1417              		.loc 1 1161 11
 1418 0032 1A43     		orrs	r2, r2, r3
1161:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                      FMC_NAND_PCC_MEM_BUS_WIDTH_16  |\
 1419              		.loc 1 1161 8
 1420 0034 FB68     		ldr	r3, [r7, #12]
 1421 0036 1343     		orrs	r3, r3, r2
 1422 0038 43F01003 		orr	r3, r3, #16
 1423 003c FB60     		str	r3, [r7, #12]
1165:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
1166:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   Device->PCR4 = tmpr;
 1424              		.loc 1 1166 16
 1425 003e 7B68     		ldr	r3, [r7, #4]
 1426 0040 FA68     		ldr	r2, [r7, #12]
 1427 0042 1A60     		str	r2, [r3]
1167:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
1168:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   return HAL_OK;
 1428              		.loc 1 1168 10
 1429 0044 0023     		movs	r3, #0
1169:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** }
 1430              		.loc 1 1169 1
 1431 0046 1846     		mov	r0, r3
ARM GAS  /tmp/cc79YIw4.s 			page 47


 1432 0048 1437     		adds	r7, r7, #20
 1433              	.LCFI80:
 1434              		.cfi_def_cfa_offset 4
 1435 004a BD46     		mov	sp, r7
 1436              	.LCFI81:
 1437              		.cfi_def_cfa_register 13
 1438              		@ sp needed
 1439 004c 5DF8047B 		ldr	r7, [sp], #4
 1440              	.LCFI82:
 1441              		.cfi_restore 7
 1442              		.cfi_def_cfa_offset 0
 1443 0050 7047     		bx	lr
 1444              		.cfi_endproc
 1445              	.LFE139:
 1447              		.section	.text.FMC_PCCARD_CommonSpace_Timing_Init,"ax",%progbits
 1448              		.align	1
 1449              		.global	FMC_PCCARD_CommonSpace_Timing_Init
 1450              		.syntax unified
 1451              		.thumb
 1452              		.thumb_func
 1453              		.fpu fpv4-sp-d16
 1455              	FMC_PCCARD_CommonSpace_Timing_Init:
 1456              	.LFB140:
1170:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1171:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
1172:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief  Initializes the FMC_PCCARD Common space Timing according to the specified
1173:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *         parameters in the FMC_NAND_PCC_TimingTypeDef
1174:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Device Pointer to PCCARD device instance
1175:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Timing Pointer to PCCARD timing structure 
1176:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @retval HAL status
1177:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
1178:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_PCCARD_CommonSpace_Timing_Init(FMC_PCCARD_TypeDef *Device, FMC_NAND_PCC_Timin
1179:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** {
 1457              		.loc 1 1179 1
 1458              		.cfi_startproc
 1459              		@ args = 0, pretend = 0, frame = 16
 1460              		@ frame_needed = 1, uses_anonymous_args = 0
 1461              		@ link register save eliminated.
 1462 0000 80B4     		push	{r7}
 1463              	.LCFI83:
 1464              		.cfi_def_cfa_offset 4
 1465              		.cfi_offset 7, -4
 1466 0002 85B0     		sub	sp, sp, #20
 1467              	.LCFI84:
 1468              		.cfi_def_cfa_offset 24
 1469 0004 00AF     		add	r7, sp, #0
 1470              	.LCFI85:
 1471              		.cfi_def_cfa_register 7
 1472 0006 7860     		str	r0, [r7, #4]
 1473 0008 3960     		str	r1, [r7]
1180:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   uint32_t tmpr = 0U;
 1474              		.loc 1 1180 12
 1475 000a 0023     		movs	r3, #0
 1476 000c FB60     		str	r3, [r7, #12]
1181:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
1182:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Check the parameters */
1183:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_PCCARD_DEVICE(Device));
ARM GAS  /tmp/cc79YIw4.s 			page 48


1184:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_SETUP_TIME(Timing->SetupTime));
1185:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_WAIT_TIME(Timing->WaitSetupTime));
1186:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_HOLD_TIME(Timing->HoldSetupTime));
1187:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_HIZ_TIME(Timing->HiZSetupTime));
1188:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1189:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Get PCCARD common space timing register value */
1190:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   tmpr = Device->PMEM4;
 1477              		.loc 1 1190 8
 1478 000e 7B68     		ldr	r3, [r7, #4]
 1479 0010 9B68     		ldr	r3, [r3, #8]
 1480 0012 FB60     		str	r3, [r7, #12]
1191:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
1192:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Clear MEMSETx, MEMWAITx, MEMHOLDx and MEMHIZx bits */
1193:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   tmpr &= ((uint32_t)~(FMC_PMEM4_MEMSET4  | FMC_PMEM4_MEMWAIT4 | FMC_PMEM4_MEMHOLD4 | \
 1481              		.loc 1 1193 8
 1482 0014 0023     		movs	r3, #0
 1483 0016 FB60     		str	r3, [r7, #12]
1194:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        FMC_PMEM4_MEMHIZ4)); 
1195:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Set PCCARD timing parameters */
1196:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   tmpr |= (uint32_t)(Timing->SetupTime                  |\
 1484              		.loc 1 1196 28
 1485 0018 3B68     		ldr	r3, [r7]
 1486 001a 1A68     		ldr	r2, [r3]
1197:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     ((Timing->WaitSetupTime) << 8U)     |\
 1487              		.loc 1 1197 29
 1488 001c 3B68     		ldr	r3, [r7]
 1489 001e 5B68     		ldr	r3, [r3, #4]
 1490              		.loc 1 1197 46
 1491 0020 1B02     		lsls	r3, r3, #8
1196:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     ((Timing->WaitSetupTime) << 8U)     |\
 1492              		.loc 1 1196 57
 1493 0022 1A43     		orrs	r2, r2, r3
1198:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     ((Timing->HoldSetupTime) << 16U)    |\
 1494              		.loc 1 1198 29
 1495 0024 3B68     		ldr	r3, [r7]
 1496 0026 9B68     		ldr	r3, [r3, #8]
 1497              		.loc 1 1198 46
 1498 0028 1B04     		lsls	r3, r3, #16
1197:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     ((Timing->WaitSetupTime) << 8U)     |\
 1499              		.loc 1 1197 57
 1500 002a 1A43     		orrs	r2, r2, r3
1199:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     ((Timing->HiZSetupTime) << 24U)); 
 1501              		.loc 1 1199 29
 1502 002c 3B68     		ldr	r3, [r7]
 1503 002e DB68     		ldr	r3, [r3, #12]
 1504              		.loc 1 1199 45
 1505 0030 1B06     		lsls	r3, r3, #24
1198:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     ((Timing->HoldSetupTime) << 16U)    |\
 1506              		.loc 1 1198 57
 1507 0032 1343     		orrs	r3, r3, r2
1196:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     ((Timing->WaitSetupTime) << 8U)     |\
 1508              		.loc 1 1196 8
 1509 0034 FA68     		ldr	r2, [r7, #12]
 1510 0036 1343     		orrs	r3, r3, r2
 1511 0038 FB60     		str	r3, [r7, #12]
1200:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1201:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   Device->PMEM4 = tmpr;
ARM GAS  /tmp/cc79YIw4.s 			page 49


 1512              		.loc 1 1201 17
 1513 003a 7B68     		ldr	r3, [r7, #4]
 1514 003c FA68     		ldr	r2, [r7, #12]
 1515 003e 9A60     		str	r2, [r3, #8]
1202:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
1203:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   return HAL_OK;  
 1516              		.loc 1 1203 10
 1517 0040 0023     		movs	r3, #0
1204:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** }
 1518              		.loc 1 1204 1
 1519 0042 1846     		mov	r0, r3
 1520 0044 1437     		adds	r7, r7, #20
 1521              	.LCFI86:
 1522              		.cfi_def_cfa_offset 4
 1523 0046 BD46     		mov	sp, r7
 1524              	.LCFI87:
 1525              		.cfi_def_cfa_register 13
 1526              		@ sp needed
 1527 0048 5DF8047B 		ldr	r7, [sp], #4
 1528              	.LCFI88:
 1529              		.cfi_restore 7
 1530              		.cfi_def_cfa_offset 0
 1531 004c 7047     		bx	lr
 1532              		.cfi_endproc
 1533              	.LFE140:
 1535              		.section	.text.FMC_PCCARD_AttributeSpace_Timing_Init,"ax",%progbits
 1536              		.align	1
 1537              		.global	FMC_PCCARD_AttributeSpace_Timing_Init
 1538              		.syntax unified
 1539              		.thumb
 1540              		.thumb_func
 1541              		.fpu fpv4-sp-d16
 1543              	FMC_PCCARD_AttributeSpace_Timing_Init:
 1544              	.LFB141:
1205:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1206:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
1207:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief  Initializes the FMC_PCCARD Attribute space Timing according to the specified
1208:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *         parameters in the FMC_NAND_PCC_TimingTypeDef
1209:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Device Pointer to PCCARD device instance
1210:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Timing Pointer to PCCARD timing structure  
1211:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @retval HAL status
1212:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
1213:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_PCCARD_AttributeSpace_Timing_Init(FMC_PCCARD_TypeDef *Device, FMC_NAND_PCC_Ti
1214:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** {
 1545              		.loc 1 1214 1
 1546              		.cfi_startproc
 1547              		@ args = 0, pretend = 0, frame = 16
 1548              		@ frame_needed = 1, uses_anonymous_args = 0
 1549              		@ link register save eliminated.
 1550 0000 80B4     		push	{r7}
 1551              	.LCFI89:
 1552              		.cfi_def_cfa_offset 4
 1553              		.cfi_offset 7, -4
 1554 0002 85B0     		sub	sp, sp, #20
 1555              	.LCFI90:
 1556              		.cfi_def_cfa_offset 24
 1557 0004 00AF     		add	r7, sp, #0
ARM GAS  /tmp/cc79YIw4.s 			page 50


 1558              	.LCFI91:
 1559              		.cfi_def_cfa_register 7
 1560 0006 7860     		str	r0, [r7, #4]
 1561 0008 3960     		str	r1, [r7]
1215:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   uint32_t tmpr = 0U;
 1562              		.loc 1 1215 12
 1563 000a 0023     		movs	r3, #0
 1564 000c FB60     		str	r3, [r7, #12]
1216:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
1217:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Check the parameters */ 
1218:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_PCCARD_DEVICE(Device)); 
1219:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_SETUP_TIME(Timing->SetupTime));
1220:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_WAIT_TIME(Timing->WaitSetupTime));
1221:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_HOLD_TIME(Timing->HoldSetupTime));
1222:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_HIZ_TIME(Timing->HiZSetupTime));
1223:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1224:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Get PCCARD timing parameters */
1225:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   tmpr = Device->PATT4;
 1565              		.loc 1 1225 8
 1566 000e 7B68     		ldr	r3, [r7, #4]
 1567 0010 DB68     		ldr	r3, [r3, #12]
 1568 0012 FB60     		str	r3, [r7, #12]
1226:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1227:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Clear ATTSETx, ATTWAITx, ATTHOLDx and ATTHIZx bits */
1228:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   tmpr &= ((uint32_t)~(FMC_PATT4_ATTSET4  | FMC_PATT4_ATTWAIT4 | FMC_PATT4_ATTHOLD4 | \
 1569              		.loc 1 1228 8
 1570 0014 0023     		movs	r3, #0
 1571 0016 FB60     		str	r3, [r7, #12]
1229:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        FMC_PATT4_ATTHIZ4));
1230:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
1231:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Set PCCARD timing parameters */
1232:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   tmpr |= (uint32_t)(Timing->SetupTime                 |\
 1572              		.loc 1 1232 28
 1573 0018 3B68     		ldr	r3, [r7]
 1574 001a 1A68     		ldr	r2, [r3]
1233:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                    ((Timing->WaitSetupTime) << 8U)     |\
 1575              		.loc 1 1233 28
 1576 001c 3B68     		ldr	r3, [r7]
 1577 001e 5B68     		ldr	r3, [r3, #4]
 1578              		.loc 1 1233 45
 1579 0020 1B02     		lsls	r3, r3, #8
1232:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                    ((Timing->WaitSetupTime) << 8U)     |\
 1580              		.loc 1 1232 56
 1581 0022 1A43     		orrs	r2, r2, r3
1234:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                    ((Timing->HoldSetupTime) << 16U)    |\
 1582              		.loc 1 1234 28
 1583 0024 3B68     		ldr	r3, [r7]
 1584 0026 9B68     		ldr	r3, [r3, #8]
 1585              		.loc 1 1234 45
 1586 0028 1B04     		lsls	r3, r3, #16
1233:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                    ((Timing->WaitSetupTime) << 8U)     |\
 1587              		.loc 1 1233 56
 1588 002a 1A43     		orrs	r2, r2, r3
1235:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                    ((Timing->HiZSetupTime) << 24U));
 1589              		.loc 1 1235 28
 1590 002c 3B68     		ldr	r3, [r7]
 1591 002e DB68     		ldr	r3, [r3, #12]
ARM GAS  /tmp/cc79YIw4.s 			page 51


 1592              		.loc 1 1235 44
 1593 0030 1B06     		lsls	r3, r3, #24
1234:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                    ((Timing->HoldSetupTime) << 16U)    |\
 1594              		.loc 1 1234 56
 1595 0032 1343     		orrs	r3, r3, r2
1232:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                    ((Timing->WaitSetupTime) << 8U)     |\
 1596              		.loc 1 1232 8
 1597 0034 FA68     		ldr	r2, [r7, #12]
 1598 0036 1343     		orrs	r3, r3, r2
 1599 0038 FB60     		str	r3, [r7, #12]
1236:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   Device->PATT4 = tmpr;
 1600              		.loc 1 1236 17
 1601 003a 7B68     		ldr	r3, [r7, #4]
 1602 003c FA68     		ldr	r2, [r7, #12]
 1603 003e DA60     		str	r2, [r3, #12]
1237:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1238:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   return HAL_OK;
 1604              		.loc 1 1238 10
 1605 0040 0023     		movs	r3, #0
1239:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** }
 1606              		.loc 1 1239 1
 1607 0042 1846     		mov	r0, r3
 1608 0044 1437     		adds	r7, r7, #20
 1609              	.LCFI92:
 1610              		.cfi_def_cfa_offset 4
 1611 0046 BD46     		mov	sp, r7
 1612              	.LCFI93:
 1613              		.cfi_def_cfa_register 13
 1614              		@ sp needed
 1615 0048 5DF8047B 		ldr	r7, [sp], #4
 1616              	.LCFI94:
 1617              		.cfi_restore 7
 1618              		.cfi_def_cfa_offset 0
 1619 004c 7047     		bx	lr
 1620              		.cfi_endproc
 1621              	.LFE141:
 1623              		.section	.text.FMC_PCCARD_IOSpace_Timing_Init,"ax",%progbits
 1624              		.align	1
 1625              		.global	FMC_PCCARD_IOSpace_Timing_Init
 1626              		.syntax unified
 1627              		.thumb
 1628              		.thumb_func
 1629              		.fpu fpv4-sp-d16
 1631              	FMC_PCCARD_IOSpace_Timing_Init:
 1632              	.LFB142:
1240:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1241:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
1242:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief  Initializes the FMC_PCCARD IO space Timing according to the specified
1243:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *         parameters in the FMC_NAND_PCC_TimingTypeDef
1244:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Device Pointer to PCCARD device instance
1245:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Timing Pointer to PCCARD timing structure  
1246:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @retval HAL status
1247:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
1248:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_PCCARD_IOSpace_Timing_Init(FMC_PCCARD_TypeDef *Device, FMC_NAND_PCC_TimingTyp
1249:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** {
 1633              		.loc 1 1249 1
 1634              		.cfi_startproc
ARM GAS  /tmp/cc79YIw4.s 			page 52


 1635              		@ args = 0, pretend = 0, frame = 16
 1636              		@ frame_needed = 1, uses_anonymous_args = 0
 1637              		@ link register save eliminated.
 1638 0000 80B4     		push	{r7}
 1639              	.LCFI95:
 1640              		.cfi_def_cfa_offset 4
 1641              		.cfi_offset 7, -4
 1642 0002 85B0     		sub	sp, sp, #20
 1643              	.LCFI96:
 1644              		.cfi_def_cfa_offset 24
 1645 0004 00AF     		add	r7, sp, #0
 1646              	.LCFI97:
 1647              		.cfi_def_cfa_register 7
 1648 0006 7860     		str	r0, [r7, #4]
 1649 0008 3960     		str	r1, [r7]
1250:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   uint32_t tmpr = 0;
 1650              		.loc 1 1250 12
 1651 000a 0023     		movs	r3, #0
 1652 000c FB60     		str	r3, [r7, #12]
1251:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
1252:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Check the parameters */  
1253:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_PCCARD_DEVICE(Device));
1254:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_SETUP_TIME(Timing->SetupTime));
1255:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_WAIT_TIME(Timing->WaitSetupTime));
1256:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_HOLD_TIME(Timing->HoldSetupTime));
1257:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_HIZ_TIME(Timing->HiZSetupTime));
1258:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1259:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Get FMC_PCCARD device timing parameters */
1260:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   tmpr = Device->PIO4;
 1653              		.loc 1 1260 8
 1654 000e 7B68     		ldr	r3, [r7, #4]
 1655 0010 1B69     		ldr	r3, [r3, #16]
 1656 0012 FB60     		str	r3, [r7, #12]
1261:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1262:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Clear IOSET4, IOWAIT4, IOHOLD4 and IOHIZ4 bits */
1263:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   tmpr &= ((uint32_t)~(FMC_PIO4_IOSET4  | FMC_PIO4_IOWAIT4 | FMC_PIO4_IOHOLD4 | \
 1657              		.loc 1 1263 8
 1658 0014 0023     		movs	r3, #0
 1659 0016 FB60     		str	r3, [r7, #12]
1264:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        FMC_PIO4_IOHIZ4));
1265:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
1266:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Set FMC_PCCARD device timing parameters */
1267:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   tmpr |= (uint32_t)(Timing->SetupTime                   |\
 1660              		.loc 1 1267 28
 1661 0018 3B68     		ldr	r3, [r7]
 1662 001a 1A68     		ldr	r2, [r3]
1268:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                      ((Timing->WaitSetupTime) << 8U)     |\
 1663              		.loc 1 1268 30
 1664 001c 3B68     		ldr	r3, [r7]
 1665 001e 5B68     		ldr	r3, [r3, #4]
 1666              		.loc 1 1268 47
 1667 0020 1B02     		lsls	r3, r3, #8
1267:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                      ((Timing->WaitSetupTime) << 8U)     |\
 1668              		.loc 1 1267 58
 1669 0022 1A43     		orrs	r2, r2, r3
1269:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                      ((Timing->HoldSetupTime) << 16U)    |\
 1670              		.loc 1 1269 30
ARM GAS  /tmp/cc79YIw4.s 			page 53


 1671 0024 3B68     		ldr	r3, [r7]
 1672 0026 9B68     		ldr	r3, [r3, #8]
 1673              		.loc 1 1269 47
 1674 0028 1B04     		lsls	r3, r3, #16
1268:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                      ((Timing->WaitSetupTime) << 8U)     |\
 1675              		.loc 1 1268 58
 1676 002a 1A43     		orrs	r2, r2, r3
1270:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                      ((Timing->HiZSetupTime) << 24U));   
 1677              		.loc 1 1270 30
 1678 002c 3B68     		ldr	r3, [r7]
 1679 002e DB68     		ldr	r3, [r3, #12]
 1680              		.loc 1 1270 46
 1681 0030 1B06     		lsls	r3, r3, #24
1269:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                      ((Timing->HoldSetupTime) << 16U)    |\
 1682              		.loc 1 1269 58
 1683 0032 1343     		orrs	r3, r3, r2
1267:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                      ((Timing->WaitSetupTime) << 8U)     |\
 1684              		.loc 1 1267 8
 1685 0034 FA68     		ldr	r2, [r7, #12]
 1686 0036 1343     		orrs	r3, r3, r2
 1687 0038 FB60     		str	r3, [r7, #12]
1271:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
1272:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   Device->PIO4 = tmpr;
 1688              		.loc 1 1272 16
 1689 003a 7B68     		ldr	r3, [r7, #4]
 1690 003c FA68     		ldr	r2, [r7, #12]
 1691 003e 1A61     		str	r2, [r3, #16]
1273:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****  
1274:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   return HAL_OK;
 1692              		.loc 1 1274 10
 1693 0040 0023     		movs	r3, #0
1275:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** }
 1694              		.loc 1 1275 1
 1695 0042 1846     		mov	r0, r3
 1696 0044 1437     		adds	r7, r7, #20
 1697              	.LCFI98:
 1698              		.cfi_def_cfa_offset 4
 1699 0046 BD46     		mov	sp, r7
 1700              	.LCFI99:
 1701              		.cfi_def_cfa_register 13
 1702              		@ sp needed
 1703 0048 5DF8047B 		ldr	r7, [sp], #4
 1704              	.LCFI100:
 1705              		.cfi_restore 7
 1706              		.cfi_def_cfa_offset 0
 1707 004c 7047     		bx	lr
 1708              		.cfi_endproc
 1709              	.LFE142:
 1711              		.section	.text.FMC_PCCARD_DeInit,"ax",%progbits
 1712              		.align	1
 1713              		.global	FMC_PCCARD_DeInit
 1714              		.syntax unified
 1715              		.thumb
 1716              		.thumb_func
 1717              		.fpu fpv4-sp-d16
 1719              	FMC_PCCARD_DeInit:
 1720              	.LFB143:
ARM GAS  /tmp/cc79YIw4.s 			page 54


1276:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                            
1277:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
1278:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief  DeInitializes the FMC_PCCARD device 
1279:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Device Pointer to PCCARD device instance
1280:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @retval HAL status
1281:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
1282:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_PCCARD_DeInit(FMC_PCCARD_TypeDef *Device)
1283:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** {
 1721              		.loc 1 1283 1
 1722              		.cfi_startproc
 1723              		@ args = 0, pretend = 0, frame = 8
 1724              		@ frame_needed = 1, uses_anonymous_args = 0
 1725              		@ link register save eliminated.
 1726 0000 80B4     		push	{r7}
 1727              	.LCFI101:
 1728              		.cfi_def_cfa_offset 4
 1729              		.cfi_offset 7, -4
 1730 0002 83B0     		sub	sp, sp, #12
 1731              	.LCFI102:
 1732              		.cfi_def_cfa_offset 16
 1733 0004 00AF     		add	r7, sp, #0
 1734              	.LCFI103:
 1735              		.cfi_def_cfa_register 7
 1736 0006 7860     		str	r0, [r7, #4]
1284:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Check the parameters */  
1285:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_PCCARD_DEVICE(Device));
1286:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     
1287:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Disable the FMC_PCCARD device */
1288:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   __FMC_PCCARD_DISABLE(Device);
 1737              		.loc 1 1288 3
 1738 0008 7B68     		ldr	r3, [r7, #4]
 1739 000a 1B68     		ldr	r3, [r3]
 1740 000c 23F00402 		bic	r2, r3, #4
 1741 0010 7B68     		ldr	r3, [r7, #4]
 1742 0012 1A60     		str	r2, [r3]
1289:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
1290:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* De-initialize the FMC_PCCARD device */
1291:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   Device->PCR4    = 0x00000018U; 
 1743              		.loc 1 1291 19
 1744 0014 7B68     		ldr	r3, [r7, #4]
 1745 0016 1822     		movs	r2, #24
 1746 0018 1A60     		str	r2, [r3]
1292:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   Device->SR4     = 0x00000000U;	
 1747              		.loc 1 1292 19
 1748 001a 7B68     		ldr	r3, [r7, #4]
 1749 001c 0022     		movs	r2, #0
 1750 001e 5A60     		str	r2, [r3, #4]
1293:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   Device->PMEM4   = 0xFCFCFCFCU;
 1751              		.loc 1 1293 19
 1752 0020 7B68     		ldr	r3, [r7, #4]
 1753 0022 4FF0FC32 		mov	r2, #-50529028
 1754 0026 9A60     		str	r2, [r3, #8]
1294:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   Device->PATT4   = 0xFCFCFCFCU;
 1755              		.loc 1 1294 19
 1756 0028 7B68     		ldr	r3, [r7, #4]
 1757 002a 4FF0FC32 		mov	r2, #-50529028
 1758 002e DA60     		str	r2, [r3, #12]
ARM GAS  /tmp/cc79YIw4.s 			page 55


1295:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   Device->PIO4    = 0xFCFCFCFCU;
 1759              		.loc 1 1295 19
 1760 0030 7B68     		ldr	r3, [r7, #4]
 1761 0032 4FF0FC32 		mov	r2, #-50529028
 1762 0036 1A61     		str	r2, [r3, #16]
1296:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
1297:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   return HAL_OK;
 1763              		.loc 1 1297 10
 1764 0038 0023     		movs	r3, #0
1298:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** }
 1765              		.loc 1 1298 1
 1766 003a 1846     		mov	r0, r3
 1767 003c 0C37     		adds	r7, r7, #12
 1768              	.LCFI104:
 1769              		.cfi_def_cfa_offset 4
 1770 003e BD46     		mov	sp, r7
 1771              	.LCFI105:
 1772              		.cfi_def_cfa_register 13
 1773              		@ sp needed
 1774 0040 5DF8047B 		ldr	r7, [sp], #4
 1775              	.LCFI106:
 1776              		.cfi_restore 7
 1777              		.cfi_def_cfa_offset 0
 1778 0044 7047     		bx	lr
 1779              		.cfi_endproc
 1780              	.LFE143:
 1782              		.section	.text.FMC_SDRAM_Init,"ax",%progbits
 1783              		.align	1
 1784              		.global	FMC_SDRAM_Init
 1785              		.syntax unified
 1786              		.thumb
 1787              		.thumb_func
 1788              		.fpu fpv4-sp-d16
 1790              	FMC_SDRAM_Init:
 1791              	.LFB144:
1299:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1300:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
1301:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @}
1302:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
1303:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** #endif /* STM32F427xx || STM32F437xx || STM32F429xx || STM32F439xx */
1304:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1305:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1306:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /** @addtogroup FMC_LL_SDRAM
1307:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief    SDRAM Controller functions 
1308:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *
1309:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   @verbatim 
1310:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   ==============================================================================
1311:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                      ##### How to use SDRAM device driver #####
1312:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   ==============================================================================
1313:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   [..] 
1314:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     This driver contains a set of APIs to interface with the FMC SDRAM banks in order
1315:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     to run the SDRAM external devices.
1316:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     
1317:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     (+) FMC SDRAM bank reset using the function FMC_SDRAM_DeInit() 
1318:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     (+) FMC SDRAM bank control configuration using the function FMC_SDRAM_Init()
1319:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     (+) FMC SDRAM bank timing configuration using the function FMC_SDRAM_Timing_Init()
1320:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     (+) FMC SDRAM bank enable/disable write operation using the functions
ARM GAS  /tmp/cc79YIw4.s 			page 56


1321:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****         FMC_SDRAM_WriteOperation_Enable()/FMC_SDRAM_WriteOperation_Disable()   
1322:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     (+) FMC SDRAM bank send command using the function FMC_SDRAM_SendCommand()      
1323:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****        
1324:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** @endverbatim
1325:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @{
1326:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
1327:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****          
1328:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /** @addtogroup FMC_LL_SDRAM_Private_Functions_Group1
1329:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *  @brief    Initialization and Configuration functions 
1330:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *
1331:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** @verbatim    
1332:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   ==============================================================================
1333:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****               ##### Initialization and de_initialization functions #####
1334:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   ==============================================================================
1335:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   [..]  
1336:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     This section provides functions allowing to:
1337:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     (+) Initialize and configure the FMC SDRAM interface
1338:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     (+) De-initialize the FMC SDRAM interface 
1339:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     (+) Configure the FMC clock and associated GPIOs
1340:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****         
1341:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** @endverbatim
1342:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @{
1343:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
1344:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1345:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
1346:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief  Initializes the FMC_SDRAM device according to the specified
1347:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *         control parameters in the FMC_SDRAM_InitTypeDef
1348:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Device Pointer to SDRAM device instance
1349:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Init Pointer to SDRAM Initialization structure   
1350:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @retval HAL status
1351:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
1352:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
1353:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** {
 1792              		.loc 1 1353 1
 1793              		.cfi_startproc
 1794              		@ args = 0, pretend = 0, frame = 16
 1795              		@ frame_needed = 1, uses_anonymous_args = 0
 1796              		@ link register save eliminated.
 1797 0000 80B4     		push	{r7}
 1798              	.LCFI107:
 1799              		.cfi_def_cfa_offset 4
 1800              		.cfi_offset 7, -4
 1801 0002 85B0     		sub	sp, sp, #20
 1802              	.LCFI108:
 1803              		.cfi_def_cfa_offset 24
 1804 0004 00AF     		add	r7, sp, #0
 1805              	.LCFI109:
 1806              		.cfi_def_cfa_register 7
 1807 0006 7860     		str	r0, [r7, #4]
 1808 0008 3960     		str	r1, [r7]
1354:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   uint32_t tmpr1 = 0U;
 1809              		.loc 1 1354 12
 1810 000a 0023     		movs	r3, #0
 1811 000c FB60     		str	r3, [r7, #12]
1355:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   uint32_t tmpr2 = 0U;
 1812              		.loc 1 1355 12
 1813 000e 0023     		movs	r3, #0
ARM GAS  /tmp/cc79YIw4.s 			page 57


 1814 0010 BB60     		str	r3, [r7, #8]
1356:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     
1357:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Check the parameters */
1358:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
1359:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_BANK(Init->SDBank));
1360:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_COLUMNBITS_NUMBER(Init->ColumnBitsNumber));
1361:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_ROWBITS_NUMBER(Init->RowBitsNumber));
1362:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_SDMEMORY_WIDTH(Init->MemoryDataWidth));
1363:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_INTERNALBANK_NUMBER(Init->InternalBankNumber));
1364:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_CAS_LATENCY(Init->CASLatency));
1365:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_WRITE_PROTECTION(Init->WriteProtection));
1366:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
1367:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
1368:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));   
1369:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1370:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Set SDRAM bank configuration parameters */
1371:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   if (Init->SDBank != FMC_SDRAM_BANK2) 
 1815              		.loc 1 1371 11
 1816 0012 3B68     		ldr	r3, [r7]
 1817 0014 1B68     		ldr	r3, [r3]
 1818              		.loc 1 1371 6
 1819 0016 012B     		cmp	r3, #1
 1820 0018 29D0     		beq	.L78
1372:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {    
1373:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 1821              		.loc 1 1373 11
 1822 001a 7B68     		ldr	r3, [r7, #4]
 1823 001c 1B68     		ldr	r3, [r3]
 1824 001e FB60     		str	r3, [r7, #12]
1374:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     
1375:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
1376:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 1825              		.loc 1 1376 11
 1826 0020 FB68     		ldr	r3, [r7, #12]
 1827 0022 23F4FF43 		bic	r3, r3, #32640
 1828 0026 23F07F03 		bic	r3, r3, #127
 1829 002a FB60     		str	r3, [r7, #12]
1377:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
1378:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
1379:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
1380:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
1381:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 1830              		.loc 1 1381 29
 1831 002c 3B68     		ldr	r3, [r7]
 1832 002e 5A68     		ldr	r2, [r3, #4]
1382:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                                Init->RowBitsNumber      |\
 1833              		.loc 1 1382 52
 1834 0030 3B68     		ldr	r3, [r7]
 1835 0032 9B68     		ldr	r3, [r3, #8]
1381:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                                Init->RowBitsNumber      |\
 1836              		.loc 1 1381 50
 1837 0034 1A43     		orrs	r2, r2, r3
1383:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                                Init->MemoryDataWidth    |\
 1838              		.loc 1 1383 52
 1839 0036 3B68     		ldr	r3, [r7]
 1840 0038 DB68     		ldr	r3, [r3, #12]
1382:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                                Init->RowBitsNumber      |\
ARM GAS  /tmp/cc79YIw4.s 			page 58


 1841              		.loc 1 1382 73
 1842 003a 1A43     		orrs	r2, r2, r3
1384:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                                Init->InternalBankNumber |\
 1843              		.loc 1 1384 52
 1844 003c 3B68     		ldr	r3, [r7]
 1845 003e 1B69     		ldr	r3, [r3, #16]
1383:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                                Init->MemoryDataWidth    |\
 1846              		.loc 1 1383 73
 1847 0040 1A43     		orrs	r2, r2, r3
1385:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                                Init->CASLatency         |\
 1848              		.loc 1 1385 52
 1849 0042 3B68     		ldr	r3, [r7]
 1850 0044 5B69     		ldr	r3, [r3, #20]
1384:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                                Init->InternalBankNumber |\
 1851              		.loc 1 1384 73
 1852 0046 1A43     		orrs	r2, r2, r3
1386:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                                Init->WriteProtection    |\
 1853              		.loc 1 1386 52
 1854 0048 3B68     		ldr	r3, [r7]
 1855 004a 9B69     		ldr	r3, [r3, #24]
1385:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                                Init->CASLatency         |\
 1856              		.loc 1 1385 73
 1857 004c 1A43     		orrs	r2, r2, r3
1387:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                                Init->SDClockPeriod      |\
 1858              		.loc 1 1387 52
 1859 004e 3B68     		ldr	r3, [r7]
 1860 0050 DB69     		ldr	r3, [r3, #28]
1386:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                                Init->WriteProtection    |\
 1861              		.loc 1 1386 73
 1862 0052 1A43     		orrs	r2, r2, r3
1388:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                                Init->ReadBurst          |\
 1863              		.loc 1 1388 52
 1864 0054 3B68     		ldr	r3, [r7]
 1865 0056 1B6A     		ldr	r3, [r3, #32]
1387:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                                Init->SDClockPeriod      |\
 1866              		.loc 1 1387 73
 1867 0058 1A43     		orrs	r2, r2, r3
1389:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                                Init->ReadPipeDelay
 1868              		.loc 1 1389 52
 1869 005a 3B68     		ldr	r3, [r7]
 1870 005c 5B6A     		ldr	r3, [r3, #36]
1388:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                                Init->ReadBurst          |\
 1871              		.loc 1 1388 73
 1872 005e 1343     		orrs	r3, r3, r2
1381:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                                Init->RowBitsNumber      |\
 1873              		.loc 1 1381 11
 1874 0060 FA68     		ldr	r2, [r7, #12]
 1875 0062 1343     		orrs	r3, r3, r2
 1876 0064 FB60     		str	r3, [r7, #12]
1390:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                                                );
1391:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 1877              		.loc 1 1391 35
 1878 0066 7B68     		ldr	r3, [r7, #4]
 1879 0068 FA68     		ldr	r2, [r7, #12]
 1880 006a 1A60     		str	r2, [r3]
 1881 006c 34E0     		b	.L79
 1882              	.L78:
ARM GAS  /tmp/cc79YIw4.s 			page 59


1392:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }
1393:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   else /* FMC_Bank2_SDRAM */                      
1394:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
1395:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 1883              		.loc 1 1395 11
 1884 006e 7B68     		ldr	r3, [r7, #4]
 1885 0070 1B68     		ldr	r3, [r3]
 1886 0072 FB60     		str	r3, [r7, #12]
1396:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     
1397:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
1398:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 1887              		.loc 1 1398 11
 1888 0074 FB68     		ldr	r3, [r7, #12]
 1889 0076 23F4F843 		bic	r3, r3, #31744
 1890 007a FB60     		str	r3, [r7, #12]
1399:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     
1400:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 1891              		.loc 1 1400 29
 1892 007c 3B68     		ldr	r3, [r7]
 1893 007e DA69     		ldr	r2, [r3, #28]
1401:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                         Init->ReadBurst          |\
 1894              		.loc 1 1401 29
 1895 0080 3B68     		ldr	r3, [r7]
 1896 0082 1B6A     		ldr	r3, [r3, #32]
1400:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                         Init->ReadBurst          |\
 1897              		.loc 1 1400 50
 1898 0084 1A43     		orrs	r2, r2, r3
1402:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                         Init->ReadPipeDelay);  
 1899              		.loc 1 1402 29
 1900 0086 3B68     		ldr	r3, [r7]
 1901 0088 5B6A     		ldr	r3, [r3, #36]
1401:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                         Init->ReadBurst          |\
 1902              		.loc 1 1401 50
 1903 008a 1343     		orrs	r3, r3, r2
1400:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                         Init->ReadBurst          |\
 1904              		.loc 1 1400 11
 1905 008c FA68     		ldr	r2, [r7, #12]
 1906 008e 1343     		orrs	r3, r3, r2
 1907 0090 FB60     		str	r3, [r7, #12]
1403:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     
1404:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     tmpr2 = Device->SDCR[FMC_SDRAM_BANK2];
 1908              		.loc 1 1404 11
 1909 0092 7B68     		ldr	r3, [r7, #4]
 1910 0094 5B68     		ldr	r3, [r3, #4]
 1911 0096 BB60     		str	r3, [r7, #8]
1405:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     
1406:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
1407:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 1912              		.loc 1 1407 11
 1913 0098 BB68     		ldr	r3, [r7, #8]
 1914 009a 23F4FF43 		bic	r3, r3, #32640
 1915 009e 23F07F03 		bic	r3, r3, #127
 1916 00a2 BB60     		str	r3, [r7, #8]
1408:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                           FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
1409:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                           FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
1410:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1411:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
ARM GAS  /tmp/cc79YIw4.s 			page 60


 1917              		.loc 1 1411 29
 1918 00a4 3B68     		ldr	r3, [r7]
 1919 00a6 5A68     		ldr	r2, [r3, #4]
1412:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        Init->RowBitsNumber      |\
 1920              		.loc 1 1412 28
 1921 00a8 3B68     		ldr	r3, [r7]
 1922 00aa 9B68     		ldr	r3, [r3, #8]
1411:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        Init->RowBitsNumber      |\
 1923              		.loc 1 1411 50
 1924 00ac 1A43     		orrs	r2, r2, r3
1413:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        Init->MemoryDataWidth    |\
 1925              		.loc 1 1413 28
 1926 00ae 3B68     		ldr	r3, [r7]
 1927 00b0 DB68     		ldr	r3, [r3, #12]
1412:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        Init->RowBitsNumber      |\
 1928              		.loc 1 1412 49
 1929 00b2 1A43     		orrs	r2, r2, r3
1414:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        Init->InternalBankNumber |\
 1930              		.loc 1 1414 28
 1931 00b4 3B68     		ldr	r3, [r7]
 1932 00b6 1B69     		ldr	r3, [r3, #16]
1413:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        Init->MemoryDataWidth    |\
 1933              		.loc 1 1413 49
 1934 00b8 1A43     		orrs	r2, r2, r3
1415:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        Init->CASLatency         |\
 1935              		.loc 1 1415 28
 1936 00ba 3B68     		ldr	r3, [r7]
 1937 00bc 5B69     		ldr	r3, [r3, #20]
1414:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        Init->InternalBankNumber |\
 1938              		.loc 1 1414 49
 1939 00be 1A43     		orrs	r2, r2, r3
1416:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        Init->WriteProtection);
 1940              		.loc 1 1416 28
 1941 00c0 3B68     		ldr	r3, [r7]
 1942 00c2 9B69     		ldr	r3, [r3, #24]
1415:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        Init->CASLatency         |\
 1943              		.loc 1 1415 49
 1944 00c4 1343     		orrs	r3, r3, r2
1411:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        Init->RowBitsNumber      |\
 1945              		.loc 1 1411 11
 1946 00c6 BA68     		ldr	r2, [r7, #8]
 1947 00c8 1343     		orrs	r3, r3, r2
 1948 00ca BB60     		str	r3, [r7, #8]
1417:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1418:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 1949              		.loc 1 1418 35
 1950 00cc 7B68     		ldr	r3, [r7, #4]
 1951 00ce FA68     		ldr	r2, [r7, #12]
 1952 00d0 1A60     		str	r2, [r3]
1419:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 1953              		.loc 1 1419 35
 1954 00d2 7B68     		ldr	r3, [r7, #4]
 1955 00d4 BA68     		ldr	r2, [r7, #8]
 1956 00d6 5A60     		str	r2, [r3, #4]
 1957              	.L79:
1420:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }  
1421:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
ARM GAS  /tmp/cc79YIw4.s 			page 61


1422:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   return HAL_OK;
 1958              		.loc 1 1422 10
 1959 00d8 0023     		movs	r3, #0
1423:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** }
 1960              		.loc 1 1423 1
 1961 00da 1846     		mov	r0, r3
 1962 00dc 1437     		adds	r7, r7, #20
 1963              	.LCFI110:
 1964              		.cfi_def_cfa_offset 4
 1965 00de BD46     		mov	sp, r7
 1966              	.LCFI111:
 1967              		.cfi_def_cfa_register 13
 1968              		@ sp needed
 1969 00e0 5DF8047B 		ldr	r7, [sp], #4
 1970              	.LCFI112:
 1971              		.cfi_restore 7
 1972              		.cfi_def_cfa_offset 0
 1973 00e4 7047     		bx	lr
 1974              		.cfi_endproc
 1975              	.LFE144:
 1977              		.section	.text.FMC_SDRAM_Timing_Init,"ax",%progbits
 1978              		.align	1
 1979              		.global	FMC_SDRAM_Timing_Init
 1980              		.syntax unified
 1981              		.thumb
 1982              		.thumb_func
 1983              		.fpu fpv4-sp-d16
 1985              	FMC_SDRAM_Timing_Init:
 1986              	.LFB145:
1424:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1425:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
1426:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief  Initializes the FMC_SDRAM device timing according to the specified
1427:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *         parameters in the FMC_SDRAM_TimingTypeDef
1428:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Device Pointer to SDRAM device instance
1429:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Timing Pointer to SDRAM Timing structure
1430:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Bank SDRAM bank number   
1431:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @retval HAL status
1432:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
1433:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing,
1434:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** {
 1987              		.loc 1 1434 1
 1988              		.cfi_startproc
 1989              		@ args = 0, pretend = 0, frame = 24
 1990              		@ frame_needed = 1, uses_anonymous_args = 0
 1991              		@ link register save eliminated.
 1992 0000 80B4     		push	{r7}
 1993              	.LCFI113:
 1994              		.cfi_def_cfa_offset 4
 1995              		.cfi_offset 7, -4
 1996 0002 87B0     		sub	sp, sp, #28
 1997              	.LCFI114:
 1998              		.cfi_def_cfa_offset 32
 1999 0004 00AF     		add	r7, sp, #0
 2000              	.LCFI115:
 2001              		.cfi_def_cfa_register 7
 2002 0006 F860     		str	r0, [r7, #12]
 2003 0008 B960     		str	r1, [r7, #8]
ARM GAS  /tmp/cc79YIw4.s 			page 62


 2004 000a 7A60     		str	r2, [r7, #4]
1435:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   uint32_t tmpr1 = 0U;
 2005              		.loc 1 1435 12
 2006 000c 0023     		movs	r3, #0
 2007 000e 7B61     		str	r3, [r7, #20]
1436:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   uint32_t tmpr2 = 0U;
 2008              		.loc 1 1436 12
 2009 0010 0023     		movs	r3, #0
 2010 0012 3B61     		str	r3, [r7, #16]
1437:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     
1438:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Check the parameters */
1439:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
1440:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_LOADTOACTIVE_DELAY(Timing->LoadToActiveDelay));
1441:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_EXITSELFREFRESH_DELAY(Timing->ExitSelfRefreshDelay));
1442:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_SELFREFRESH_TIME(Timing->SelfRefreshTime));
1443:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_ROWCYCLE_DELAY(Timing->RowCycleDelay));
1444:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_WRITE_RECOVERY_TIME(Timing->WriteRecoveryTime));
1445:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
1446:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
1447:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_BANK(Bank));
1448:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
1449:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Set SDRAM device timing parameters */ 
1450:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   if (Bank != FMC_SDRAM_BANK2) 
 2011              		.loc 1 1450 6
 2012 0014 7B68     		ldr	r3, [r7, #4]
 2013 0016 012B     		cmp	r3, #1
 2014 0018 2ED0     		beq	.L82
1451:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   { 
1452:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 2015              		.loc 1 1452 11
 2016 001a FB68     		ldr	r3, [r7, #12]
 2017 001c 9B68     		ldr	r3, [r3, #8]
 2018 001e 7B61     		str	r3, [r7, #20]
1453:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     
1454:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
1455:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 2019              		.loc 1 1455 11
 2020 0020 7B69     		ldr	r3, [r7, #20]
 2021 0022 03F07043 		and	r3, r3, #-268435456
 2022 0026 7B61     		str	r3, [r7, #20]
1456:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                           FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
1457:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                           FMC_SDTR1_TRCD));
1458:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     
1459:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 2023              		.loc 1 1459 33
 2024 0028 BB68     		ldr	r3, [r7, #8]
 2025 002a 1B68     		ldr	r3, [r3]
 2026              		.loc 1 1459 53
 2027 002c 5A1E     		subs	r2, r3, #1
1460:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        (((Timing->ExitSelfRefreshDelay)-1U) << 4U) |\
 2028              		.loc 1 1460 33
 2029 002e BB68     		ldr	r3, [r7, #8]
 2030 0030 5B68     		ldr	r3, [r3, #4]
 2031              		.loc 1 1460 56
 2032 0032 013B     		subs	r3, r3, #1
 2033              		.loc 1 1460 61
 2034 0034 1B01     		lsls	r3, r3, #4
ARM GAS  /tmp/cc79YIw4.s 			page 63


1459:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        (((Timing->ExitSelfRefreshDelay)-1U) << 4U) |\
 2035              		.loc 1 1459 68
 2036 0036 1A43     		orrs	r2, r2, r3
1461:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        (((Timing->SelfRefreshTime)-1U) << 8U)      |\
 2037              		.loc 1 1461 33
 2038 0038 BB68     		ldr	r3, [r7, #8]
 2039 003a 9B68     		ldr	r3, [r3, #8]
 2040              		.loc 1 1461 51
 2041 003c 013B     		subs	r3, r3, #1
 2042              		.loc 1 1461 56
 2043 003e 1B02     		lsls	r3, r3, #8
1460:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        (((Timing->ExitSelfRefreshDelay)-1U) << 4U) |\
 2044              		.loc 1 1460 68
 2045 0040 1A43     		orrs	r2, r2, r3
1462:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        (((Timing->RowCycleDelay)-1U) << 12U)       |\
 2046              		.loc 1 1462 33
 2047 0042 BB68     		ldr	r3, [r7, #8]
 2048 0044 DB68     		ldr	r3, [r3, #12]
 2049              		.loc 1 1462 49
 2050 0046 013B     		subs	r3, r3, #1
 2051              		.loc 1 1462 54
 2052 0048 1B03     		lsls	r3, r3, #12
1461:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        (((Timing->SelfRefreshTime)-1U) << 8U)      |\
 2053              		.loc 1 1461 68
 2054 004a 1A43     		orrs	r2, r2, r3
1463:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        (((Timing->WriteRecoveryTime)-1U) <<16U)    |\
 2055              		.loc 1 1463 33
 2056 004c BB68     		ldr	r3, [r7, #8]
 2057 004e 1B69     		ldr	r3, [r3, #16]
 2058              		.loc 1 1463 53
 2059 0050 013B     		subs	r3, r3, #1
 2060              		.loc 1 1463 58
 2061 0052 1B04     		lsls	r3, r3, #16
1462:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        (((Timing->RowCycleDelay)-1U) << 12U)       |\
 2062              		.loc 1 1462 68
 2063 0054 1A43     		orrs	r2, r2, r3
1464:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        (((Timing->RPDelay)-1U) << 20U)             |\
 2064              		.loc 1 1464 33
 2065 0056 BB68     		ldr	r3, [r7, #8]
 2066 0058 5B69     		ldr	r3, [r3, #20]
 2067              		.loc 1 1464 43
 2068 005a 013B     		subs	r3, r3, #1
 2069              		.loc 1 1464 48
 2070 005c 1B05     		lsls	r3, r3, #20
1463:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        (((Timing->WriteRecoveryTime)-1U) <<16U)    |\
 2071              		.loc 1 1463 68
 2072 005e 1A43     		orrs	r2, r2, r3
1465:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        (((Timing->RCDDelay)-1U) << 24U));
 2073              		.loc 1 1465 33
 2074 0060 BB68     		ldr	r3, [r7, #8]
 2075 0062 9B69     		ldr	r3, [r3, #24]
 2076              		.loc 1 1465 44
 2077 0064 013B     		subs	r3, r3, #1
 2078              		.loc 1 1465 49
 2079 0066 1B06     		lsls	r3, r3, #24
1459:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        (((Timing->ExitSelfRefreshDelay)-1U) << 4U) |\
 2080              		.loc 1 1459 14
ARM GAS  /tmp/cc79YIw4.s 			page 64


 2081 0068 1343     		orrs	r3, r3, r2
1459:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        (((Timing->ExitSelfRefreshDelay)-1U) << 4U) |\
 2082              		.loc 1 1459 11
 2083 006a 7A69     		ldr	r2, [r7, #20]
 2084 006c 1343     		orrs	r3, r3, r2
 2085 006e 7B61     		str	r3, [r7, #20]
1466:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 2086              		.loc 1 1466 35
 2087 0070 FB68     		ldr	r3, [r7, #12]
 2088 0072 7A69     		ldr	r2, [r7, #20]
 2089 0074 9A60     		str	r2, [r3, #8]
 2090 0076 3BE0     		b	.L83
 2091              	.L82:
1467:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }
1468:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****    else /* FMC_Bank2_SDRAM */
1469:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
1470:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 2092              		.loc 1 1470 11
 2093 0078 FB68     		ldr	r3, [r7, #12]
 2094 007a 9B68     		ldr	r3, [r3, #8]
 2095 007c 7B61     		str	r3, [r7, #20]
1471:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     
1472:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     /* Clear TRC and TRP bits */
1473:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 2096              		.loc 1 1473 11
 2097 007e 7B69     		ldr	r3, [r7, #20]
 2098 0080 23F47003 		bic	r3, r3, #15728640
 2099 0084 23F47043 		bic	r3, r3, #61440
 2100 0088 7B61     		str	r3, [r7, #20]
1474:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     
1475:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1U) << 12U)       |\
 2101              		.loc 1 1475 34
 2102 008a BB68     		ldr	r3, [r7, #8]
 2103 008c DB68     		ldr	r3, [r3, #12]
 2104              		.loc 1 1475 50
 2105 008e 013B     		subs	r3, r3, #1
 2106              		.loc 1 1475 55
 2107 0090 1A03     		lsls	r2, r3, #12
1476:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                         (((Timing->RPDelay)-1U) << 20U)); 
 2108              		.loc 1 1476 34
 2109 0092 BB68     		ldr	r3, [r7, #8]
 2110 0094 5B69     		ldr	r3, [r3, #20]
 2111              		.loc 1 1476 44
 2112 0096 013B     		subs	r3, r3, #1
 2113              		.loc 1 1476 49
 2114 0098 1B05     		lsls	r3, r3, #20
1475:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                         (((Timing->RPDelay)-1U) << 20U)); 
 2115              		.loc 1 1475 14
 2116 009a 1343     		orrs	r3, r3, r2
1475:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                         (((Timing->RPDelay)-1U) << 20U)); 
 2117              		.loc 1 1475 11
 2118 009c 7A69     		ldr	r2, [r7, #20]
 2119 009e 1343     		orrs	r3, r3, r2
 2120 00a0 7B61     		str	r3, [r7, #20]
1477:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     
1478:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     tmpr2 = Device->SDTR[FMC_SDRAM_BANK2];
 2121              		.loc 1 1478 11
ARM GAS  /tmp/cc79YIw4.s 			page 65


 2122 00a2 FB68     		ldr	r3, [r7, #12]
 2123 00a4 DB68     		ldr	r3, [r3, #12]
 2124 00a6 3B61     		str	r3, [r7, #16]
1479:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     
1480:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
1481:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 2125              		.loc 1 1481 11
 2126 00a8 3B69     		ldr	r3, [r7, #16]
 2127 00aa 03F07043 		and	r3, r3, #-268435456
 2128 00ae 3B61     		str	r3, [r7, #16]
1482:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                           FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
1483:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                           FMC_SDTR1_TRCD));
1484:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     
1485:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 2129              		.loc 1 1485 34
 2130 00b0 BB68     		ldr	r3, [r7, #8]
 2131 00b2 1B68     		ldr	r3, [r3]
 2132              		.loc 1 1485 54
 2133 00b4 5A1E     		subs	r2, r3, #1
1486:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        (((Timing->ExitSelfRefreshDelay)-1U) << 4U)  |\
 2134              		.loc 1 1486 33
 2135 00b6 BB68     		ldr	r3, [r7, #8]
 2136 00b8 5B68     		ldr	r3, [r3, #4]
 2137              		.loc 1 1486 56
 2138 00ba 013B     		subs	r3, r3, #1
 2139              		.loc 1 1486 61
 2140 00bc 1B01     		lsls	r3, r3, #4
1485:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        (((Timing->ExitSelfRefreshDelay)-1U) << 4U)  |\
 2141              		.loc 1 1485 69
 2142 00be 1A43     		orrs	r2, r2, r3
1487:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        (((Timing->SelfRefreshTime)-1U) << 8U)       |\
 2143              		.loc 1 1487 33
 2144 00c0 BB68     		ldr	r3, [r7, #8]
 2145 00c2 9B68     		ldr	r3, [r3, #8]
 2146              		.loc 1 1487 51
 2147 00c4 013B     		subs	r3, r3, #1
 2148              		.loc 1 1487 56
 2149 00c6 1B02     		lsls	r3, r3, #8
1486:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        (((Timing->ExitSelfRefreshDelay)-1U) << 4U)  |\
 2150              		.loc 1 1486 69
 2151 00c8 1A43     		orrs	r2, r2, r3
1488:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        (((Timing->WriteRecoveryTime)-1U) <<16U)     |\
 2152              		.loc 1 1488 33
 2153 00ca BB68     		ldr	r3, [r7, #8]
 2154 00cc 1B69     		ldr	r3, [r3, #16]
 2155              		.loc 1 1488 53
 2156 00ce 013B     		subs	r3, r3, #1
 2157              		.loc 1 1488 58
 2158 00d0 1B04     		lsls	r3, r3, #16
1487:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        (((Timing->SelfRefreshTime)-1U) << 8U)       |\
 2159              		.loc 1 1487 69
 2160 00d2 1A43     		orrs	r2, r2, r3
1489:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        (((Timing->RCDDelay)-1U) << 24U)));   
 2161              		.loc 1 1489 33
 2162 00d4 BB68     		ldr	r3, [r7, #8]
 2163 00d6 9B69     		ldr	r3, [r3, #24]
 2164              		.loc 1 1489 44
ARM GAS  /tmp/cc79YIw4.s 			page 66


 2165 00d8 013B     		subs	r3, r3, #1
 2166              		.loc 1 1489 49
 2167 00da 1B06     		lsls	r3, r3, #24
1485:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        (((Timing->ExitSelfRefreshDelay)-1U) << 4U)  |\
 2168              		.loc 1 1485 14
 2169 00dc 1343     		orrs	r3, r3, r2
1485:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                        (((Timing->ExitSelfRefreshDelay)-1U) << 4U)  |\
 2170              		.loc 1 1485 11
 2171 00de 3A69     		ldr	r2, [r7, #16]
 2172 00e0 1343     		orrs	r3, r3, r2
 2173 00e2 3B61     		str	r3, [r7, #16]
1490:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1491:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 2174              		.loc 1 1491 35
 2175 00e4 FB68     		ldr	r3, [r7, #12]
 2176 00e6 7A69     		ldr	r2, [r7, #20]
 2177 00e8 9A60     		str	r2, [r3, #8]
1492:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 2178              		.loc 1 1492 35
 2179 00ea FB68     		ldr	r3, [r7, #12]
 2180 00ec 3A69     		ldr	r2, [r7, #16]
 2181 00ee DA60     		str	r2, [r3, #12]
 2182              	.L83:
1493:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }
1494:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   return HAL_OK;
 2183              		.loc 1 1494 10
 2184 00f0 0023     		movs	r3, #0
1495:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** }
 2185              		.loc 1 1495 1
 2186 00f2 1846     		mov	r0, r3
 2187 00f4 1C37     		adds	r7, r7, #28
 2188              	.LCFI116:
 2189              		.cfi_def_cfa_offset 4
 2190 00f6 BD46     		mov	sp, r7
 2191              	.LCFI117:
 2192              		.cfi_def_cfa_register 13
 2193              		@ sp needed
 2194 00f8 5DF8047B 		ldr	r7, [sp], #4
 2195              	.LCFI118:
 2196              		.cfi_restore 7
 2197              		.cfi_def_cfa_offset 0
 2198 00fc 7047     		bx	lr
 2199              		.cfi_endproc
 2200              	.LFE145:
 2202              		.section	.text.FMC_SDRAM_DeInit,"ax",%progbits
 2203              		.align	1
 2204              		.global	FMC_SDRAM_DeInit
 2205              		.syntax unified
 2206              		.thumb
 2207              		.thumb_func
 2208              		.fpu fpv4-sp-d16
 2210              	FMC_SDRAM_DeInit:
 2211              	.LFB146:
1496:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1497:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
1498:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief  DeInitializes the FMC_SDRAM peripheral 
1499:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Device Pointer to SDRAM device instance
ARM GAS  /tmp/cc79YIw4.s 			page 67


1500:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @retval HAL status
1501:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
1502:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_DeInit(FMC_SDRAM_TypeDef *Device, uint32_t Bank)
1503:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** {
 2212              		.loc 1 1503 1
 2213              		.cfi_startproc
 2214              		@ args = 0, pretend = 0, frame = 8
 2215              		@ frame_needed = 1, uses_anonymous_args = 0
 2216              		@ link register save eliminated.
 2217 0000 80B4     		push	{r7}
 2218              	.LCFI119:
 2219              		.cfi_def_cfa_offset 4
 2220              		.cfi_offset 7, -4
 2221 0002 83B0     		sub	sp, sp, #12
 2222              	.LCFI120:
 2223              		.cfi_def_cfa_offset 16
 2224 0004 00AF     		add	r7, sp, #0
 2225              	.LCFI121:
 2226              		.cfi_def_cfa_register 7
 2227 0006 7860     		str	r0, [r7, #4]
 2228 0008 3960     		str	r1, [r7]
1504:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Check the parameters */
1505:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
1506:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_BANK(Bank));
1507:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
1508:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* De-initialize the SDRAM device */
1509:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   Device->SDCR[Bank] = 0x000002D0U;
 2229              		.loc 1 1509 22
 2230 000a 7B68     		ldr	r3, [r7, #4]
 2231 000c 3A68     		ldr	r2, [r7]
 2232 000e 4FF43471 		mov	r1, #720
 2233 0012 43F82210 		str	r1, [r3, r2, lsl #2]
1510:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   Device->SDTR[Bank] = 0x0FFFFFFFU;    
 2234              		.loc 1 1510 22
 2235 0016 7B68     		ldr	r3, [r7, #4]
 2236 0018 3A68     		ldr	r2, [r7]
 2237 001a 0232     		adds	r2, r2, #2
 2238 001c 6FF07041 		mvn	r1, #-268435456
 2239 0020 43F82210 		str	r1, [r3, r2, lsl #2]
1511:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   Device->SDCMR      = 0x00000000U;
 2240              		.loc 1 1511 22
 2241 0024 7B68     		ldr	r3, [r7, #4]
 2242 0026 0022     		movs	r2, #0
 2243 0028 1A61     		str	r2, [r3, #16]
1512:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   Device->SDRTR      = 0x00000000U;
 2244              		.loc 1 1512 22
 2245 002a 7B68     		ldr	r3, [r7, #4]
 2246 002c 0022     		movs	r2, #0
 2247 002e 5A61     		str	r2, [r3, #20]
1513:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   Device->SDSR       = 0x00000000U;
 2248              		.loc 1 1513 22
 2249 0030 7B68     		ldr	r3, [r7, #4]
 2250 0032 0022     		movs	r2, #0
 2251 0034 9A61     		str	r2, [r3, #24]
1514:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1515:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   return HAL_OK;
 2252              		.loc 1 1515 10
ARM GAS  /tmp/cc79YIw4.s 			page 68


 2253 0036 0023     		movs	r3, #0
1516:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** }
 2254              		.loc 1 1516 1
 2255 0038 1846     		mov	r0, r3
 2256 003a 0C37     		adds	r7, r7, #12
 2257              	.LCFI122:
 2258              		.cfi_def_cfa_offset 4
 2259 003c BD46     		mov	sp, r7
 2260              	.LCFI123:
 2261              		.cfi_def_cfa_register 13
 2262              		@ sp needed
 2263 003e 5DF8047B 		ldr	r7, [sp], #4
 2264              	.LCFI124:
 2265              		.cfi_restore 7
 2266              		.cfi_def_cfa_offset 0
 2267 0042 7047     		bx	lr
 2268              		.cfi_endproc
 2269              	.LFE146:
 2271              		.section	.text.FMC_SDRAM_WriteProtection_Enable,"ax",%progbits
 2272              		.align	1
 2273              		.global	FMC_SDRAM_WriteProtection_Enable
 2274              		.syntax unified
 2275              		.thumb
 2276              		.thumb_func
 2277              		.fpu fpv4-sp-d16
 2279              	FMC_SDRAM_WriteProtection_Enable:
 2280              	.LFB147:
1517:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1518:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
1519:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @}
1520:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
1521:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
1522:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /** @addtogroup FMC_LL_SDRAMPrivate_Functions_Group2
1523:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *  @brief   management functions 
1524:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *
1525:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** @verbatim   
1526:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   ==============================================================================
1527:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                       ##### FMC_SDRAM Control functions #####
1528:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   ==============================================================================  
1529:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   [..]
1530:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     This subsection provides a set of functions allowing to control dynamically
1531:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     the FMC SDRAM interface.
1532:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1533:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** @endverbatim
1534:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @{
1535:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
1536:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
1537:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief  Enables dynamically FMC_SDRAM write protection.
1538:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Device Pointer to SDRAM device instance
1539:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Bank SDRAM bank number 
1540:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @retval HAL status
1541:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
1542:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_WriteProtection_Enable(FMC_SDRAM_TypeDef *Device, uint32_t Bank)
1543:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** { 
 2281              		.loc 1 1543 1
 2282              		.cfi_startproc
 2283              		@ args = 0, pretend = 0, frame = 8
ARM GAS  /tmp/cc79YIw4.s 			page 69


 2284              		@ frame_needed = 1, uses_anonymous_args = 0
 2285              		@ link register save eliminated.
 2286 0000 80B4     		push	{r7}
 2287              	.LCFI125:
 2288              		.cfi_def_cfa_offset 4
 2289              		.cfi_offset 7, -4
 2290 0002 83B0     		sub	sp, sp, #12
 2291              	.LCFI126:
 2292              		.cfi_def_cfa_offset 16
 2293 0004 00AF     		add	r7, sp, #0
 2294              	.LCFI127:
 2295              		.cfi_def_cfa_register 7
 2296 0006 7860     		str	r0, [r7, #4]
 2297 0008 3960     		str	r1, [r7]
1544:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Check the parameters */
1545:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
1546:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_BANK(Bank));
1547:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
1548:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Enable write protection */
1549:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   Device->SDCR[Bank] |= FMC_SDRAM_WRITE_PROTECTION_ENABLE;
 2298              		.loc 1 1549 22
 2299 000a 7B68     		ldr	r3, [r7, #4]
 2300 000c 3A68     		ldr	r2, [r7]
 2301 000e 53F82230 		ldr	r3, [r3, r2, lsl #2]
 2302 0012 43F40071 		orr	r1, r3, #512
 2303 0016 7B68     		ldr	r3, [r7, #4]
 2304 0018 3A68     		ldr	r2, [r7]
 2305 001a 43F82210 		str	r1, [r3, r2, lsl #2]
1550:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
1551:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   return HAL_OK;  
 2306              		.loc 1 1551 10
 2307 001e 0023     		movs	r3, #0
1552:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** }
 2308              		.loc 1 1552 1
 2309 0020 1846     		mov	r0, r3
 2310 0022 0C37     		adds	r7, r7, #12
 2311              	.LCFI128:
 2312              		.cfi_def_cfa_offset 4
 2313 0024 BD46     		mov	sp, r7
 2314              	.LCFI129:
 2315              		.cfi_def_cfa_register 13
 2316              		@ sp needed
 2317 0026 5DF8047B 		ldr	r7, [sp], #4
 2318              	.LCFI130:
 2319              		.cfi_restore 7
 2320              		.cfi_def_cfa_offset 0
 2321 002a 7047     		bx	lr
 2322              		.cfi_endproc
 2323              	.LFE147:
 2325              		.section	.text.FMC_SDRAM_WriteProtection_Disable,"ax",%progbits
 2326              		.align	1
 2327              		.global	FMC_SDRAM_WriteProtection_Disable
 2328              		.syntax unified
 2329              		.thumb
 2330              		.thumb_func
 2331              		.fpu fpv4-sp-d16
 2333              	FMC_SDRAM_WriteProtection_Disable:
ARM GAS  /tmp/cc79YIw4.s 			page 70


 2334              	.LFB148:
1553:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1554:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
1555:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief  Disables dynamically FMC_SDRAM write protection.
1556:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  hsdram FMC_SDRAM handle
1557:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @retval HAL status
1558:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
1559:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_WriteProtection_Disable(FMC_SDRAM_TypeDef *Device, uint32_t Bank)
1560:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** {
 2335              		.loc 1 1560 1
 2336              		.cfi_startproc
 2337              		@ args = 0, pretend = 0, frame = 8
 2338              		@ frame_needed = 1, uses_anonymous_args = 0
 2339              		@ link register save eliminated.
 2340 0000 80B4     		push	{r7}
 2341              	.LCFI131:
 2342              		.cfi_def_cfa_offset 4
 2343              		.cfi_offset 7, -4
 2344 0002 83B0     		sub	sp, sp, #12
 2345              	.LCFI132:
 2346              		.cfi_def_cfa_offset 16
 2347 0004 00AF     		add	r7, sp, #0
 2348              	.LCFI133:
 2349              		.cfi_def_cfa_register 7
 2350 0006 7860     		str	r0, [r7, #4]
 2351 0008 3960     		str	r1, [r7]
1561:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Check the parameters */
1562:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
1563:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_BANK(Bank));
1564:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
1565:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Disable write protection */
1566:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   Device->SDCR[Bank] &= ~FMC_SDRAM_WRITE_PROTECTION_ENABLE;
 2352              		.loc 1 1566 22
 2353 000a 7B68     		ldr	r3, [r7, #4]
 2354 000c 3A68     		ldr	r2, [r7]
 2355 000e 53F82230 		ldr	r3, [r3, r2, lsl #2]
 2356 0012 23F40071 		bic	r1, r3, #512
 2357 0016 7B68     		ldr	r3, [r7, #4]
 2358 0018 3A68     		ldr	r2, [r7]
 2359 001a 43F82210 		str	r1, [r3, r2, lsl #2]
1567:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
1568:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   return HAL_OK;
 2360              		.loc 1 1568 10
 2361 001e 0023     		movs	r3, #0
1569:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** }
 2362              		.loc 1 1569 1
 2363 0020 1846     		mov	r0, r3
 2364 0022 0C37     		adds	r7, r7, #12
 2365              	.LCFI134:
 2366              		.cfi_def_cfa_offset 4
 2367 0024 BD46     		mov	sp, r7
 2368              	.LCFI135:
 2369              		.cfi_def_cfa_register 13
 2370              		@ sp needed
 2371 0026 5DF8047B 		ldr	r7, [sp], #4
 2372              	.LCFI136:
 2373              		.cfi_restore 7
ARM GAS  /tmp/cc79YIw4.s 			page 71


 2374              		.cfi_def_cfa_offset 0
 2375 002a 7047     		bx	lr
 2376              		.cfi_endproc
 2377              	.LFE148:
 2379              		.section	.text.FMC_SDRAM_SendCommand,"ax",%progbits
 2380              		.align	1
 2381              		.global	FMC_SDRAM_SendCommand
 2382              		.syntax unified
 2383              		.thumb
 2384              		.thumb_func
 2385              		.fpu fpv4-sp-d16
 2387              	FMC_SDRAM_SendCommand:
 2388              	.LFB149:
1570:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
1571:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
1572:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief  Send Command to the FMC SDRAM bank
1573:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Device Pointer to SDRAM device instance
1574:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Command Pointer to SDRAM command structure   
1575:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Timing Pointer to SDRAM Timing structure
1576:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Timeout Timeout wait value
1577:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @retval HAL state
1578:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */  
1579:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Comman
1580:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** {
 2389              		.loc 1 1580 1
 2390              		.cfi_startproc
 2391              		@ args = 0, pretend = 0, frame = 24
 2392              		@ frame_needed = 1, uses_anonymous_args = 0
 2393 0000 80B5     		push	{r7, lr}
 2394              	.LCFI137:
 2395              		.cfi_def_cfa_offset 8
 2396              		.cfi_offset 7, -8
 2397              		.cfi_offset 14, -4
 2398 0002 86B0     		sub	sp, sp, #24
 2399              	.LCFI138:
 2400              		.cfi_def_cfa_offset 32
 2401 0004 00AF     		add	r7, sp, #0
 2402              	.LCFI139:
 2403              		.cfi_def_cfa_register 7
 2404 0006 F860     		str	r0, [r7, #12]
 2405 0008 B960     		str	r1, [r7, #8]
 2406 000a 7A60     		str	r2, [r7, #4]
1581:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   __IO uint32_t tmpr = 0U;
 2407              		.loc 1 1581 17
 2408 000c 0023     		movs	r3, #0
 2409 000e 3B61     		str	r3, [r7, #16]
1582:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   uint32_t tickstart = 0U;
 2410              		.loc 1 1582 12
 2411 0010 0023     		movs	r3, #0
 2412 0012 7B61     		str	r3, [r7, #20]
1583:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
1584:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Check the parameters */
1585:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
1586:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_COMMAND_MODE(Command->CommandMode));
1587:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
1588:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
1589:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));  
ARM GAS  /tmp/cc79YIw4.s 			page 72


1590:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1591:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Set command register */
1592:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   tmpr = (uint32_t)((Command->CommandMode)                  |\
 2413              		.loc 1 1592 29
 2414 0014 BB68     		ldr	r3, [r7, #8]
 2415 0016 1A68     		ldr	r2, [r3]
1593:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     (Command->CommandTarget)                |\
 2416              		.loc 1 1593 29
 2417 0018 BB68     		ldr	r3, [r7, #8]
 2418 001a 5B68     		ldr	r3, [r3, #4]
1592:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     (Command->CommandTarget)                |\
 2419              		.loc 1 1592 61
 2420 001c 1A43     		orrs	r2, r2, r3
1594:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     (((Command->AutoRefreshNumber)-1U) << 5U) |\
 2421              		.loc 1 1594 31
 2422 001e BB68     		ldr	r3, [r7, #8]
 2423 0020 9B68     		ldr	r3, [r3, #8]
 2424              		.loc 1 1594 51
 2425 0022 013B     		subs	r3, r3, #1
 2426              		.loc 1 1594 56
 2427 0024 5B01     		lsls	r3, r3, #5
1593:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     (Command->CommandTarget)                |\
 2428              		.loc 1 1593 61
 2429 0026 1A43     		orrs	r2, r2, r3
1595:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     ((Command->ModeRegisterDefinition) << 9U)
 2430              		.loc 1 1595 30
 2431 0028 BB68     		ldr	r3, [r7, #8]
 2432 002a DB68     		ldr	r3, [r3, #12]
 2433              		.loc 1 1595 56
 2434 002c 5B02     		lsls	r3, r3, #9
1592:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     (Command->CommandTarget)                |\
 2435              		.loc 1 1592 10
 2436 002e 1343     		orrs	r3, r3, r2
1592:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     (Command->CommandTarget)                |\
 2437              		.loc 1 1592 8
 2438 0030 3B61     		str	r3, [r7, #16]
1596:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****                     );
1597:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     
1598:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   Device->SDCMR = tmpr;
 2439              		.loc 1 1598 17
 2440 0032 3A69     		ldr	r2, [r7, #16]
 2441 0034 FB68     		ldr	r3, [r7, #12]
 2442 0036 1A61     		str	r2, [r3, #16]
1599:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1600:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Get tick */ 
1601:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   tickstart = HAL_GetTick();
 2443              		.loc 1 1601 15
 2444 0038 FFF7FEFF 		bl	HAL_GetTick
 2445 003c 7861     		str	r0, [r7, #20]
1602:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1603:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Wait until command is send */
1604:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   while(HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 2446              		.loc 1 1604 8
 2447 003e 10E0     		b	.L92
 2448              	.L95:
1605:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
1606:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     /* Check for the Timeout */
ARM GAS  /tmp/cc79YIw4.s 			page 73


1607:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     if(Timeout != HAL_MAX_DELAY)
 2449              		.loc 1 1607 7
 2450 0040 7B68     		ldr	r3, [r7, #4]
 2451 0042 B3F1FF3F 		cmp	r3, #-1
 2452 0046 0CD0     		beq	.L92
1608:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     {
1609:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****       if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 2453              		.loc 1 1609 9
 2454 0048 7B68     		ldr	r3, [r7, #4]
 2455 004a 002B     		cmp	r3, #0
 2456 004c 07D0     		beq	.L93
 2457              		.loc 1 1609 29 discriminator 1
 2458 004e FFF7FEFF 		bl	HAL_GetTick
 2459 0052 0246     		mov	r2, r0
 2460              		.loc 1 1609 43 discriminator 1
 2461 0054 7B69     		ldr	r3, [r7, #20]
 2462 0056 D31A     		subs	r3, r2, r3
 2463              		.loc 1 1609 25 discriminator 1
 2464 0058 7A68     		ldr	r2, [r7, #4]
 2465 005a 9A42     		cmp	r2, r3
 2466 005c 01D2     		bcs	.L92
 2467              	.L93:
1610:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****       {
1611:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****         return HAL_TIMEOUT;
 2468              		.loc 1 1611 16
 2469 005e 0323     		movs	r3, #3
 2470 0060 06E0     		b	.L94
 2471              	.L92:
1604:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
 2472              		.loc 1 1604 9
 2473 0062 FB68     		ldr	r3, [r7, #12]
 2474 0064 9B69     		ldr	r3, [r3, #24]
 2475 0066 03F02003 		and	r3, r3, #32
1604:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
 2476              		.loc 1 1604 8
 2477 006a 002B     		cmp	r3, #0
 2478 006c E8D1     		bne	.L95
1612:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****       }
1613:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     }
1614:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }
1615:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1616:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   return HAL_OK;
 2479              		.loc 1 1616 10
 2480 006e 0023     		movs	r3, #0
 2481              	.L94:
1617:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** }
 2482              		.loc 1 1617 1
 2483 0070 1846     		mov	r0, r3
 2484 0072 1837     		adds	r7, r7, #24
 2485              	.LCFI140:
 2486              		.cfi_def_cfa_offset 8
 2487 0074 BD46     		mov	sp, r7
 2488              	.LCFI141:
 2489              		.cfi_def_cfa_register 13
 2490              		@ sp needed
 2491 0076 80BD     		pop	{r7, pc}
 2492              		.cfi_endproc
ARM GAS  /tmp/cc79YIw4.s 			page 74


 2493              	.LFE149:
 2495              		.section	.text.FMC_SDRAM_ProgramRefreshRate,"ax",%progbits
 2496              		.align	1
 2497              		.global	FMC_SDRAM_ProgramRefreshRate
 2498              		.syntax unified
 2499              		.thumb
 2500              		.thumb_func
 2501              		.fpu fpv4-sp-d16
 2503              	FMC_SDRAM_ProgramRefreshRate:
 2504              	.LFB150:
1618:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1619:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
1620:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief  Program the SDRAM Memory Refresh rate.
1621:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Device Pointer to SDRAM device instance  
1622:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  RefreshRate The SDRAM refresh rate value.
1623:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @retval HAL state
1624:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
1625:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
1626:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** {
 2505              		.loc 1 1626 1
 2506              		.cfi_startproc
 2507              		@ args = 0, pretend = 0, frame = 8
 2508              		@ frame_needed = 1, uses_anonymous_args = 0
 2509              		@ link register save eliminated.
 2510 0000 80B4     		push	{r7}
 2511              	.LCFI142:
 2512              		.cfi_def_cfa_offset 4
 2513              		.cfi_offset 7, -4
 2514 0002 83B0     		sub	sp, sp, #12
 2515              	.LCFI143:
 2516              		.cfi_def_cfa_offset 16
 2517 0004 00AF     		add	r7, sp, #0
 2518              	.LCFI144:
 2519              		.cfi_def_cfa_register 7
 2520 0006 7860     		str	r0, [r7, #4]
 2521 0008 3960     		str	r1, [r7]
1627:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Check the parameters */
1628:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
1629:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_REFRESH_RATE(RefreshRate));
1630:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
1631:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Set the refresh rate in command register */
1632:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   Device->SDRTR |= (RefreshRate<<1U);
 2522              		.loc 1 1632 17
 2523 000a 7B68     		ldr	r3, [r7, #4]
 2524 000c 5A69     		ldr	r2, [r3, #20]
 2525              		.loc 1 1632 32
 2526 000e 3B68     		ldr	r3, [r7]
 2527 0010 5B00     		lsls	r3, r3, #1
 2528              		.loc 1 1632 17
 2529 0012 1A43     		orrs	r2, r2, r3
 2530 0014 7B68     		ldr	r3, [r7, #4]
 2531 0016 5A61     		str	r2, [r3, #20]
1633:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
1634:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   return HAL_OK;   
 2532              		.loc 1 1634 10
 2533 0018 0023     		movs	r3, #0
1635:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** }
ARM GAS  /tmp/cc79YIw4.s 			page 75


 2534              		.loc 1 1635 1
 2535 001a 1846     		mov	r0, r3
 2536 001c 0C37     		adds	r7, r7, #12
 2537              	.LCFI145:
 2538              		.cfi_def_cfa_offset 4
 2539 001e BD46     		mov	sp, r7
 2540              	.LCFI146:
 2541              		.cfi_def_cfa_register 13
 2542              		@ sp needed
 2543 0020 5DF8047B 		ldr	r7, [sp], #4
 2544              	.LCFI147:
 2545              		.cfi_restore 7
 2546              		.cfi_def_cfa_offset 0
 2547 0024 7047     		bx	lr
 2548              		.cfi_endproc
 2549              	.LFE150:
 2551              		.section	.text.FMC_SDRAM_SetAutoRefreshNumber,"ax",%progbits
 2552              		.align	1
 2553              		.global	FMC_SDRAM_SetAutoRefreshNumber
 2554              		.syntax unified
 2555              		.thumb
 2556              		.thumb_func
 2557              		.fpu fpv4-sp-d16
 2559              	FMC_SDRAM_SetAutoRefreshNumber:
 2560              	.LFB151:
1636:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1637:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
1638:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief  Set the Number of consecutive SDRAM Memory auto Refresh commands.
1639:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Device Pointer to SDRAM device instance  
1640:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  AutoRefreshNumber Specifies the auto Refresh number.       
1641:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @retval None
1642:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
1643:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** HAL_StatusTypeDef FMC_SDRAM_SetAutoRefreshNumber(FMC_SDRAM_TypeDef *Device, uint32_t AutoRefreshNum
1644:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** {
 2561              		.loc 1 1644 1
 2562              		.cfi_startproc
 2563              		@ args = 0, pretend = 0, frame = 8
 2564              		@ frame_needed = 1, uses_anonymous_args = 0
 2565              		@ link register save eliminated.
 2566 0000 80B4     		push	{r7}
 2567              	.LCFI148:
 2568              		.cfi_def_cfa_offset 4
 2569              		.cfi_offset 7, -4
 2570 0002 83B0     		sub	sp, sp, #12
 2571              	.LCFI149:
 2572              		.cfi_def_cfa_offset 16
 2573 0004 00AF     		add	r7, sp, #0
 2574              	.LCFI150:
 2575              		.cfi_def_cfa_register 7
 2576 0006 7860     		str	r0, [r7, #4]
 2577 0008 3960     		str	r1, [r7]
1645:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Check the parameters */
1646:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
1647:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_AUTOREFRESH_NUMBER(AutoRefreshNumber));
1648:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
1649:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Set the Auto-refresh number in command register */
1650:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   Device->SDCMR |= (AutoRefreshNumber << 5U); 
ARM GAS  /tmp/cc79YIw4.s 			page 76


 2578              		.loc 1 1650 17
 2579 000a 7B68     		ldr	r3, [r7, #4]
 2580 000c 1A69     		ldr	r2, [r3, #16]
 2581              		.loc 1 1650 39
 2582 000e 3B68     		ldr	r3, [r7]
 2583 0010 5B01     		lsls	r3, r3, #5
 2584              		.loc 1 1650 17
 2585 0012 1A43     		orrs	r2, r2, r3
 2586 0014 7B68     		ldr	r3, [r7, #4]
 2587 0016 1A61     		str	r2, [r3, #16]
1651:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1652:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   return HAL_OK;  
 2588              		.loc 1 1652 10
 2589 0018 0023     		movs	r3, #0
1653:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** }
 2590              		.loc 1 1653 1
 2591 001a 1846     		mov	r0, r3
 2592 001c 0C37     		adds	r7, r7, #12
 2593              	.LCFI151:
 2594              		.cfi_def_cfa_offset 4
 2595 001e BD46     		mov	sp, r7
 2596              	.LCFI152:
 2597              		.cfi_def_cfa_register 13
 2598              		@ sp needed
 2599 0020 5DF8047B 		ldr	r7, [sp], #4
 2600              	.LCFI153:
 2601              		.cfi_restore 7
 2602              		.cfi_def_cfa_offset 0
 2603 0024 7047     		bx	lr
 2604              		.cfi_endproc
 2605              	.LFE151:
 2607              		.section	.text.FMC_SDRAM_GetModeStatus,"ax",%progbits
 2608              		.align	1
 2609              		.global	FMC_SDRAM_GetModeStatus
 2610              		.syntax unified
 2611              		.thumb
 2612              		.thumb_func
 2613              		.fpu fpv4-sp-d16
 2615              	FMC_SDRAM_GetModeStatus:
 2616              	.LFB152:
1654:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1655:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** /**
1656:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @brief  Returns the indicated FMC SDRAM bank mode status.
1657:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Device Pointer to SDRAM device instance  
1658:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @param  Bank Defines the FMC SDRAM bank. This parameter can be 
1659:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *                     FMC_Bank1_SDRAM or FMC_Bank2_SDRAM. 
1660:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   * @retval The FMC SDRAM bank mode status, could be on of the following values:
1661:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *         FMC_SDRAM_NORMAL_MODE, FMC_SDRAM_SELF_REFRESH_MODE or 
1662:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   *         FMC_SDRAM_POWER_DOWN_MODE.           
1663:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   */
1664:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** uint32_t FMC_SDRAM_GetModeStatus(FMC_SDRAM_TypeDef *Device, uint32_t Bank)
1665:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** {
 2617              		.loc 1 1665 1
 2618              		.cfi_startproc
 2619              		@ args = 0, pretend = 0, frame = 16
 2620              		@ frame_needed = 1, uses_anonymous_args = 0
 2621              		@ link register save eliminated.
ARM GAS  /tmp/cc79YIw4.s 			page 77


 2622 0000 80B4     		push	{r7}
 2623              	.LCFI154:
 2624              		.cfi_def_cfa_offset 4
 2625              		.cfi_offset 7, -4
 2626 0002 85B0     		sub	sp, sp, #20
 2627              	.LCFI155:
 2628              		.cfi_def_cfa_offset 24
 2629 0004 00AF     		add	r7, sp, #0
 2630              	.LCFI156:
 2631              		.cfi_def_cfa_register 7
 2632 0006 7860     		str	r0, [r7, #4]
 2633 0008 3960     		str	r1, [r7]
1666:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   uint32_t tmpreg = 0U;
 2634              		.loc 1 1666 12
 2635 000a 0023     		movs	r3, #0
 2636 000c FB60     		str	r3, [r7, #12]
1667:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
1668:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Check the parameters */
1669:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_DEVICE(Device));
1670:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   assert_param(IS_FMC_SDRAM_BANK(Bank));
1671:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** 
1672:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Get the corresponding bank mode */
1673:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   if(Bank == FMC_SDRAM_BANK1)
 2637              		.loc 1 1673 5
 2638 000e 3B68     		ldr	r3, [r7]
 2639 0010 002B     		cmp	r3, #0
 2640 0012 05D1     		bne	.L101
1674:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
1675:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     tmpreg = (uint32_t)(Device->SDSR & FMC_SDSR_MODES1); 
 2641              		.loc 1 1675 31
 2642 0014 7B68     		ldr	r3, [r7, #4]
 2643 0016 9B69     		ldr	r3, [r3, #24]
 2644              		.loc 1 1675 12
 2645 0018 03F00603 		and	r3, r3, #6
 2646 001c FB60     		str	r3, [r7, #12]
 2647 001e 05E0     		b	.L102
 2648              	.L101:
1676:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }
1677:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   else
1678:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   {
1679:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****     tmpreg = ((uint32_t)(Device->SDSR & FMC_SDSR_MODES2) >> 2U);
 2649              		.loc 1 1679 32
 2650 0020 7B68     		ldr	r3, [r7, #4]
 2651 0022 9B69     		ldr	r3, [r3, #24]
 2652              		.loc 1 1679 58
 2653 0024 9B08     		lsrs	r3, r3, #2
 2654              		.loc 1 1679 12
 2655 0026 03F00603 		and	r3, r3, #6
 2656 002a FB60     		str	r3, [r7, #12]
 2657              	.L102:
1680:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   }
1681:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   
1682:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   /* Return the mode status */
1683:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c ****   return tmpreg;
 2658              		.loc 1 1683 10
 2659 002c FB68     		ldr	r3, [r7, #12]
1684:./Libraries/STM32F4xx_HAL_Driver/Src/stm32f4xx_ll_fmc.c **** }
ARM GAS  /tmp/cc79YIw4.s 			page 78


 2660              		.loc 1 1684 1
 2661 002e 1846     		mov	r0, r3
 2662 0030 1437     		adds	r7, r7, #20
 2663              	.LCFI157:
 2664              		.cfi_def_cfa_offset 4
 2665 0032 BD46     		mov	sp, r7
 2666              	.LCFI158:
 2667              		.cfi_def_cfa_register 13
 2668              		@ sp needed
 2669 0034 5DF8047B 		ldr	r7, [sp], #4
 2670              	.LCFI159:
 2671              		.cfi_restore 7
 2672              		.cfi_def_cfa_offset 0
 2673 0038 7047     		bx	lr
 2674              		.cfi_endproc
 2675              	.LFE152:
 2677              		.text
 2678              	.Letext0:
 2679              		.file 2 "/home/hao/Documents/gcc-arm-none-eabi/arm-none-eabi/include/machine/_default_types.h"
 2680              		.file 3 "/home/hao/Documents/gcc-arm-none-eabi/arm-none-eabi/include/sys/_stdint.h"
 2681              		.file 4 "./Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f429xx.h"
 2682              		.file 5 "./Libraries/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 2683              		.file 6 "./Libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 2684              		.file 7 "./Libraries/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_fmc.h"
ARM GAS  /tmp/cc79YIw4.s 			page 79


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_ll_fmc.c
     /tmp/cc79YIw4.s:18     .text.FMC_NORSRAM_Init:0000000000000000 $t
     /tmp/cc79YIw4.s:26     .text.FMC_NORSRAM_Init:0000000000000000 FMC_NORSRAM_Init
     /tmp/cc79YIw4.s:193    .text.FMC_NORSRAM_Init:00000000000000c4 $d
     /tmp/cc79YIw4.s:198    .text.FMC_NORSRAM_DeInit:0000000000000000 $t
     /tmp/cc79YIw4.s:205    .text.FMC_NORSRAM_DeInit:0000000000000000 FMC_NORSRAM_DeInit
     /tmp/cc79YIw4.s:282    .text.FMC_NORSRAM_Timing_Init:0000000000000000 $t
     /tmp/cc79YIw4.s:289    .text.FMC_NORSRAM_Timing_Init:0000000000000000 FMC_NORSRAM_Timing_Init
     /tmp/cc79YIw4.s:430    .text.FMC_NORSRAM_Extended_Timing_Init:0000000000000000 $t
     /tmp/cc79YIw4.s:437    .text.FMC_NORSRAM_Extended_Timing_Init:0000000000000000 FMC_NORSRAM_Extended_Timing_Init
     /tmp/cc79YIw4.s:540    .text.FMC_NORSRAM_Extended_Timing_Init:000000000000007c $d
     /tmp/cc79YIw4.s:545    .text.FMC_NORSRAM_WriteOperation_Enable:0000000000000000 $t
     /tmp/cc79YIw4.s:552    .text.FMC_NORSRAM_WriteOperation_Enable:0000000000000000 FMC_NORSRAM_WriteOperation_Enable
     /tmp/cc79YIw4.s:599    .text.FMC_NORSRAM_WriteOperation_Disable:0000000000000000 $t
     /tmp/cc79YIw4.s:606    .text.FMC_NORSRAM_WriteOperation_Disable:0000000000000000 FMC_NORSRAM_WriteOperation_Disable
     /tmp/cc79YIw4.s:653    .text.FMC_NAND_Init:0000000000000000 $t
     /tmp/cc79YIw4.s:660    .text.FMC_NAND_Init:0000000000000000 FMC_NAND_Init
     /tmp/cc79YIw4.s:777    .text.FMC_NAND_Init:0000000000000080 $d
     /tmp/cc79YIw4.s:782    .text.FMC_NAND_CommonSpace_Timing_Init:0000000000000000 $t
     /tmp/cc79YIw4.s:789    .text.FMC_NAND_CommonSpace_Timing_Init:0000000000000000 FMC_NAND_CommonSpace_Timing_Init
     /tmp/cc79YIw4.s:893    .text.FMC_NAND_AttributeSpace_Timing_Init:0000000000000000 $t
     /tmp/cc79YIw4.s:900    .text.FMC_NAND_AttributeSpace_Timing_Init:0000000000000000 FMC_NAND_AttributeSpace_Timing_Init
     /tmp/cc79YIw4.s:1004   .text.FMC_NAND_DeInit:0000000000000000 $t
     /tmp/cc79YIw4.s:1011   .text.FMC_NAND_DeInit:0000000000000000 FMC_NAND_DeInit
     /tmp/cc79YIw4.s:1108   .text.FMC_NAND_ECC_Enable:0000000000000000 $t
     /tmp/cc79YIw4.s:1115   .text.FMC_NAND_ECC_Enable:0000000000000000 FMC_NAND_ECC_Enable
     /tmp/cc79YIw4.s:1173   .text.FMC_NAND_ECC_Disable:0000000000000000 $t
     /tmp/cc79YIw4.s:1180   .text.FMC_NAND_ECC_Disable:0000000000000000 FMC_NAND_ECC_Disable
     /tmp/cc79YIw4.s:1238   .text.FMC_NAND_GetECC:0000000000000000 $t
     /tmp/cc79YIw4.s:1245   .text.FMC_NAND_GetECC:0000000000000000 FMC_NAND_GetECC
     /tmp/cc79YIw4.s:1364   .text.FMC_PCCARD_Init:0000000000000000 $t
     /tmp/cc79YIw4.s:1371   .text.FMC_PCCARD_Init:0000000000000000 FMC_PCCARD_Init
     /tmp/cc79YIw4.s:1448   .text.FMC_PCCARD_CommonSpace_Timing_Init:0000000000000000 $t
     /tmp/cc79YIw4.s:1455   .text.FMC_PCCARD_CommonSpace_Timing_Init:0000000000000000 FMC_PCCARD_CommonSpace_Timing_Init
     /tmp/cc79YIw4.s:1536   .text.FMC_PCCARD_AttributeSpace_Timing_Init:0000000000000000 $t
     /tmp/cc79YIw4.s:1543   .text.FMC_PCCARD_AttributeSpace_Timing_Init:0000000000000000 FMC_PCCARD_AttributeSpace_Timing_Init
     /tmp/cc79YIw4.s:1624   .text.FMC_PCCARD_IOSpace_Timing_Init:0000000000000000 $t
     /tmp/cc79YIw4.s:1631   .text.FMC_PCCARD_IOSpace_Timing_Init:0000000000000000 FMC_PCCARD_IOSpace_Timing_Init
     /tmp/cc79YIw4.s:1712   .text.FMC_PCCARD_DeInit:0000000000000000 $t
     /tmp/cc79YIw4.s:1719   .text.FMC_PCCARD_DeInit:0000000000000000 FMC_PCCARD_DeInit
     /tmp/cc79YIw4.s:1783   .text.FMC_SDRAM_Init:0000000000000000 $t
     /tmp/cc79YIw4.s:1790   .text.FMC_SDRAM_Init:0000000000000000 FMC_SDRAM_Init
     /tmp/cc79YIw4.s:1978   .text.FMC_SDRAM_Timing_Init:0000000000000000 $t
     /tmp/cc79YIw4.s:1985   .text.FMC_SDRAM_Timing_Init:0000000000000000 FMC_SDRAM_Timing_Init
     /tmp/cc79YIw4.s:2203   .text.FMC_SDRAM_DeInit:0000000000000000 $t
     /tmp/cc79YIw4.s:2210   .text.FMC_SDRAM_DeInit:0000000000000000 FMC_SDRAM_DeInit
     /tmp/cc79YIw4.s:2272   .text.FMC_SDRAM_WriteProtection_Enable:0000000000000000 $t
     /tmp/cc79YIw4.s:2279   .text.FMC_SDRAM_WriteProtection_Enable:0000000000000000 FMC_SDRAM_WriteProtection_Enable
     /tmp/cc79YIw4.s:2326   .text.FMC_SDRAM_WriteProtection_Disable:0000000000000000 $t
     /tmp/cc79YIw4.s:2333   .text.FMC_SDRAM_WriteProtection_Disable:0000000000000000 FMC_SDRAM_WriteProtection_Disable
     /tmp/cc79YIw4.s:2380   .text.FMC_SDRAM_SendCommand:0000000000000000 $t
     /tmp/cc79YIw4.s:2387   .text.FMC_SDRAM_SendCommand:0000000000000000 FMC_SDRAM_SendCommand
     /tmp/cc79YIw4.s:2496   .text.FMC_SDRAM_ProgramRefreshRate:0000000000000000 $t
     /tmp/cc79YIw4.s:2503   .text.FMC_SDRAM_ProgramRefreshRate:0000000000000000 FMC_SDRAM_ProgramRefreshRate
     /tmp/cc79YIw4.s:2552   .text.FMC_SDRAM_SetAutoRefreshNumber:0000000000000000 $t
     /tmp/cc79YIw4.s:2559   .text.FMC_SDRAM_SetAutoRefreshNumber:0000000000000000 FMC_SDRAM_SetAutoRefreshNumber
ARM GAS  /tmp/cc79YIw4.s 			page 80


     /tmp/cc79YIw4.s:2608   .text.FMC_SDRAM_GetModeStatus:0000000000000000 $t
     /tmp/cc79YIw4.s:2615   .text.FMC_SDRAM_GetModeStatus:0000000000000000 FMC_SDRAM_GetModeStatus

UNDEFINED SYMBOLS
HAL_GetTick
