// Seed: 3979216377
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  logic id_15;
  ;
endmodule
module module_1 #(
    parameter id_23 = 32'd55,
    parameter id_5  = 32'd60,
    parameter id_6  = 32'd42
) (
    id_1[1 : id_6],
    id_2,
    id_3,
    id_4,
    _id_5[-1 : 1],
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11[id_23 :-1'h0],
    id_12,
    id_13,
    id_14[-1 : id_5],
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20[!1 :-1],
    id_21,
    id_22,
    _id_23,
    id_24,
    id_25,
    id_26
);
  output wire id_26;
  input wire id_25;
  input wire id_24;
  input wire _id_23;
  inout wire id_22;
  inout wire id_21;
  output logic [7:0] id_20;
  input wire id_19;
  input wire id_18;
  input wire id_17;
  inout wire id_16;
  inout wire id_15;
  inout logic [7:0] id_14;
  input wire id_13;
  input wire id_12;
  output logic [7:0] id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire _id_6;
  inout logic [7:0] _id_5;
  input wire id_4;
  module_0 modCall_1 (
      id_21,
      id_22,
      id_21,
      id_21,
      id_26,
      id_15,
      id_15,
      id_18,
      id_2,
      id_9,
      id_15,
      id_8,
      id_7,
      id_15
  );
  input wire id_3;
  output wire id_2;
  inout logic [7:0] id_1;
  wire  id_27;
  logic id_28;
  ;
  assign id_6 = id_24;
endmodule
