

================================================================
== Vivado HLS Report for 'dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0'
================================================================
* Date:           Fri Oct 20 13:53:10 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.720|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.72>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_V_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %data_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 3 'read' 'data_V_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp = trunc i32 %data_V_read_2 to i16" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%r_V_cast3 = sext i16 %tmp to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5 'sext' 'r_V_cast3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%r_V_cast = sext i16 %tmp to i25" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6 'sext' 'r_V_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (3.72ns)   --->   "%r_V_s = mul i26 -289, %r_V_cast3" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 7 'mul' 'r_V_s' <Predicate = true> <Delay = 3.72> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_3 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_s, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 8 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (3.72ns)   --->   "%r_V_10_0_1 = mul i25 -249, %r_V_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 9 'mul' 'r_V_10_0_1' <Predicate = true> <Delay = 3.72> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_s = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %r_V_10_0_1, i32 10, i32 24)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 10 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (3.72ns)   --->   "%r_V_10_0_2 = mul i26 -506, %r_V_cast3" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 11 'mul' 'r_V_10_0_2' <Predicate = true> <Delay = 3.72> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_33_0_2 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_10_0_2, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 12 'partselect' 'tmp_33_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (3.72ns)   --->   "%r_V_10_0_3 = mul i26 346, %r_V_cast3" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 13 'mul' 'r_V_10_0_3' <Predicate = true> <Delay = 3.72> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_33_0_3 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_10_0_3, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 14 'partselect' 'tmp_33_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (3.72ns)   --->   "%r_V_10_0_4 = mul i26 406, %r_V_cast3" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 15 'mul' 'r_V_10_0_4' <Predicate = true> <Delay = 3.72> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_33_0_4 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_10_0_4, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 16 'partselect' 'tmp_33_0_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (3.72ns)   --->   "%r_V_10_0_6 = mul i26 869, %r_V_cast3" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 17 'mul' 'r_V_10_0_6' <Predicate = true> <Delay = 3.72> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_33_0_6 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_10_0_6, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 18 'partselect' 'tmp_33_0_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (3.72ns)   --->   "%r_V_10_0_7 = mul i26 581, %r_V_cast3" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 19 'mul' 'r_V_10_0_7' <Predicate = true> <Delay = 3.72> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_33_0_7 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_10_0_7, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 20 'partselect' 'tmp_33_0_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_2 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %data_V_read_2, i32 16, i32 31)" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 21 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%r_V_1_cast2 = sext i16 %tmp_2 to i25" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 22 'sext' 'r_V_1_cast2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%r_V_1_cast3 = sext i16 %tmp_2 to i24" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 23 'sext' 'r_V_1_cast3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%r_V_1_cast = sext i16 %tmp_2 to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 24 'sext' 'r_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (3.72ns)   --->   "%r_V_10_1 = mul i26 304, %r_V_1_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 25 'mul' 'r_V_10_1' <Predicate = true> <Delay = 3.72> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_33_1 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_10_1, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 26 'partselect' 'tmp_33_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (3.72ns)   --->   "%r_V_10_1_1 = mul i26 -494, %r_V_1_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 27 'mul' 'r_V_10_1_1' <Predicate = true> <Delay = 3.72> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_33_1_1 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_10_1_1, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 28 'partselect' 'tmp_33_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (3.72ns)   --->   "%r_V_10_1_2 = mul i26 -295, %r_V_1_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 29 'mul' 'r_V_10_1_2' <Predicate = true> <Delay = 3.72> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_33_1_2 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_10_1_2, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 30 'partselect' 'tmp_33_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (3.72ns)   --->   "%r_V_10_1_3 = mul i26 319, %r_V_1_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 31 'mul' 'r_V_10_1_3' <Predicate = true> <Delay = 3.72> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_33_1_3 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_10_1_3, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 32 'partselect' 'tmp_33_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (3.72ns)   --->   "%r_V_10_1_4 = mul i26 -660, %r_V_1_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 33 'mul' 'r_V_10_1_4' <Predicate = true> <Delay = 3.72> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_33_1_4 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_10_1_4, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 34 'partselect' 'tmp_33_1_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (3.72ns)   --->   "%r_V_10_1_5 = mul i24 125, %r_V_1_cast3" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 35 'mul' 'r_V_10_1_5' <Predicate = true> <Delay = 3.72> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_36 = call i14 @_ssdm_op_PartSelect.i14.i24.i32.i32(i24 %r_V_10_1_5, i32 10, i32 23)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 36 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (3.72ns)   --->   "%r_V_10_1_6 = mul i26 -344, %r_V_1_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 37 'mul' 'r_V_10_1_6' <Predicate = true> <Delay = 3.72> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_33_1_6 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_10_1_6, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 38 'partselect' 'tmp_33_1_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (3.72ns)   --->   "%r_V_10_1_7 = mul i25 -189, %r_V_1_cast2" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 39 'mul' 'r_V_10_1_7' <Predicate = true> <Delay = 3.72> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.72> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_29 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %r_V_10_1_7, i32 10, i32 24)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 40 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.73>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str7) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:26]   --->   Operation 41 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 16, [4 x i8]* @p_str9, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 42 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_28 = sext i15 %tmp_s to i16" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 43 'sext' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%p_shl = call i25 @_ssdm_op_BitConcatenate.i25.i16.i9(i16 %tmp, i9 0)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 44 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%p_shl_cast = sext i25 %p_shl to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 45 'sext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%p_shl1 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %tmp, i1 false)" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 46 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%p_shl1_cast = sext i17 %p_shl1 to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 47 'sext' 'p_shl1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.42ns)   --->   "%r_V_10_0_5 = sub i26 %p_shl_cast, %p_shl1_cast" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 48 'sub' 'r_V_10_0_5' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_33_0_5 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V_10_0_5, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 49 'partselect' 'tmp_33_0_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_32_cast = sext i14 %tmp_36 to i15" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 50 'sext' 'tmp_32_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_30 = sext i15 %tmp_29 to i16" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 51 'sext' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i16 157, %tmp_33_1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 52 'add' 'tmp2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 53 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%res_0_V_write_assign = add i16 %tmp_3, %tmp2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 53 'add' 'res_0_V_write_assign' <Predicate = true> <Delay = 2.04> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i16 111, %tmp_33_1_1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 54 'add' 'tmp3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 55 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%acc_1_V = add i16 %tmp_28, %tmp3" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 55 'add' 'acc_1_V' <Predicate = true> <Delay = 2.04> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i16 240, %tmp_33_1_2" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 56 'add' 'tmp4' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 57 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%acc_2_V = add i16 %tmp_33_0_2, %tmp4" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 57 'add' 'acc_2_V' <Predicate = true> <Delay = 2.04> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp5 = add i16 325, %tmp_33_1_3" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 58 'add' 'tmp5' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 59 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%acc_3_V = add i16 %tmp_33_0_3, %tmp5" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 59 'add' 'acc_3_V' <Predicate = true> <Delay = 2.04> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp6 = add i16 -166, %tmp_33_1_4" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 60 'add' 'tmp6' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 61 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%acc_4_V = add i16 %tmp_33_0_4, %tmp6" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 61 'add' 'acc_4_V' <Predicate = true> <Delay = 2.04> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 62 [1/1] (1.32ns)   --->   "%tmp7 = add i15 -49, %tmp_32_cast" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 62 'add' 'tmp7' <Predicate = true> <Delay = 1.32> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp7_cast = sext i15 %tmp7 to i16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 63 'sext' 'tmp7_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.30ns)   --->   "%acc_5_V = add i16 %tmp_33_0_5, %tmp7_cast" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 64 'add' 'acc_5_V' <Predicate = true> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp8 = add i16 38, %tmp_33_1_6" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 65 'add' 'tmp8' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 66 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%acc_6_V = add i16 %tmp_33_0_6, %tmp8" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 66 'add' 'acc_6_V' <Predicate = true> <Delay = 2.04> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp9 = add i16 -88, %tmp_30" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 67 'add' 'tmp9' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 68 [1/1] (2.04ns) (root node of TernaryAdder)   --->   "%acc_7_V = add i16 %tmp_33_0_7, %tmp9" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 68 'add' 'acc_7_V' <Predicate = true> <Delay = 2.04> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.02> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16 } undef, i16 %res_0_V_write_assign, 0" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 69 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %mrv, i16 %acc_1_V, 1" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 70 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_1, i16 %acc_2_V, 2" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 71 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_2, i16 %acc_3_V, 3" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 72 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_3, i16 %acc_4_V, 4" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 73 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_4, i16 %acc_5_V, 5" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 74 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_5, i16 %acc_6_V, 6" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 75 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_6, i16 %acc_7_V, 7" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 76 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "ret { i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_7" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 77 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_V_read_2        (read             ) [ 000]
tmp                  (trunc            ) [ 011]
r_V_cast3            (sext             ) [ 000]
r_V_cast             (sext             ) [ 000]
r_V_s                (mul              ) [ 000]
tmp_3                (partselect       ) [ 011]
r_V_10_0_1           (mul              ) [ 000]
tmp_s                (partselect       ) [ 011]
r_V_10_0_2           (mul              ) [ 000]
tmp_33_0_2           (partselect       ) [ 011]
r_V_10_0_3           (mul              ) [ 000]
tmp_33_0_3           (partselect       ) [ 011]
r_V_10_0_4           (mul              ) [ 000]
tmp_33_0_4           (partselect       ) [ 011]
r_V_10_0_6           (mul              ) [ 000]
tmp_33_0_6           (partselect       ) [ 011]
r_V_10_0_7           (mul              ) [ 000]
tmp_33_0_7           (partselect       ) [ 011]
tmp_2                (partselect       ) [ 000]
r_V_1_cast2          (sext             ) [ 000]
r_V_1_cast3          (sext             ) [ 000]
r_V_1_cast           (sext             ) [ 000]
r_V_10_1             (mul              ) [ 000]
tmp_33_1             (partselect       ) [ 011]
r_V_10_1_1           (mul              ) [ 000]
tmp_33_1_1           (partselect       ) [ 011]
r_V_10_1_2           (mul              ) [ 000]
tmp_33_1_2           (partselect       ) [ 011]
r_V_10_1_3           (mul              ) [ 000]
tmp_33_1_3           (partselect       ) [ 011]
r_V_10_1_4           (mul              ) [ 000]
tmp_33_1_4           (partselect       ) [ 011]
r_V_10_1_5           (mul              ) [ 000]
tmp_36               (partselect       ) [ 011]
r_V_10_1_6           (mul              ) [ 000]
tmp_33_1_6           (partselect       ) [ 011]
r_V_10_1_7           (mul              ) [ 000]
tmp_29               (partselect       ) [ 011]
StgValue_41          (specpipeline     ) [ 000]
StgValue_42          (specresourcelimit) [ 000]
tmp_28               (sext             ) [ 000]
p_shl                (bitconcatenate   ) [ 000]
p_shl_cast           (sext             ) [ 000]
p_shl1               (bitconcatenate   ) [ 000]
p_shl1_cast          (sext             ) [ 000]
r_V_10_0_5           (sub              ) [ 000]
tmp_33_0_5           (partselect       ) [ 000]
tmp_32_cast          (sext             ) [ 000]
tmp_30               (sext             ) [ 000]
tmp2                 (add              ) [ 000]
res_0_V_write_assign (add              ) [ 000]
tmp3                 (add              ) [ 000]
acc_1_V              (add              ) [ 000]
tmp4                 (add              ) [ 000]
acc_2_V              (add              ) [ 000]
tmp5                 (add              ) [ 000]
acc_3_V              (add              ) [ 000]
tmp6                 (add              ) [ 000]
acc_4_V              (add              ) [ 000]
tmp7                 (add              ) [ 000]
tmp7_cast            (sext             ) [ 000]
acc_5_V              (add              ) [ 000]
tmp8                 (add              ) [ 000]
acc_6_V              (add              ) [ 000]
tmp9                 (add              ) [ 000]
acc_7_V              (add              ) [ 000]
mrv                  (insertvalue      ) [ 000]
mrv_1                (insertvalue      ) [ 000]
mrv_2                (insertvalue      ) [ 000]
mrv_3                (insertvalue      ) [ 000]
mrv_4                (insertvalue      ) [ 000]
mrv_5                (insertvalue      ) [ 000]
mrv_6                (insertvalue      ) [ 000]
mrv_7                (insertvalue      ) [ 000]
StgValue_77          (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i16.i9"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i16.i1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="data_V_read_2_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_V_read_2/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="r_V_10_1_4_fu_98">
<pin_list>
<pin id="1118" dir="0" index="0" bw="11" slack="0"/>
<pin id="1119" dir="0" index="1" bw="16" slack="0"/>
<pin id="1120" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10_1_4/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="r_V_10_1_1_fu_99">
<pin_list>
<pin id="1106" dir="0" index="0" bw="10" slack="0"/>
<pin id="1107" dir="0" index="1" bw="16" slack="0"/>
<pin id="1108" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10_1_1/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="r_V_10_0_3_fu_101">
<pin_list>
<pin id="1086" dir="0" index="0" bw="10" slack="0"/>
<pin id="1087" dir="0" index="1" bw="16" slack="0"/>
<pin id="1088" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10_0_3/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="r_V_10_0_7_fu_102">
<pin_list>
<pin id="1098" dir="0" index="0" bw="11" slack="0"/>
<pin id="1099" dir="0" index="1" bw="16" slack="0"/>
<pin id="1100" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10_0_7/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="r_V_10_0_4_fu_103">
<pin_list>
<pin id="1090" dir="0" index="0" bw="10" slack="0"/>
<pin id="1091" dir="0" index="1" bw="16" slack="0"/>
<pin id="1092" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10_0_4/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="r_V_10_0_1_fu_104">
<pin_list>
<pin id="1078" dir="0" index="0" bw="9" slack="0"/>
<pin id="1079" dir="0" index="1" bw="16" slack="0"/>
<pin id="1080" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10_0_1/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="r_V_10_0_6_fu_105">
<pin_list>
<pin id="1094" dir="0" index="0" bw="11" slack="0"/>
<pin id="1095" dir="0" index="1" bw="16" slack="0"/>
<pin id="1096" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10_0_6/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="r_V_10_1_3_fu_106">
<pin_list>
<pin id="1114" dir="0" index="0" bw="10" slack="0"/>
<pin id="1115" dir="0" index="1" bw="16" slack="0"/>
<pin id="1116" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10_1_3/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="r_V_10_0_2_fu_107">
<pin_list>
<pin id="1082" dir="0" index="0" bw="10" slack="0"/>
<pin id="1083" dir="0" index="1" bw="16" slack="0"/>
<pin id="1084" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10_0_2/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="r_V_10_1_fu_108">
<pin_list>
<pin id="1102" dir="0" index="0" bw="10" slack="0"/>
<pin id="1103" dir="0" index="1" bw="16" slack="0"/>
<pin id="1104" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10_1/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="r_V_10_1_2_fu_109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="10" slack="0"/>
<pin id="1111" dir="0" index="1" bw="16" slack="0"/>
<pin id="1112" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10_1_2/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="r_V_s_fu_110">
<pin_list>
<pin id="1074" dir="0" index="0" bw="10" slack="0"/>
<pin id="1075" dir="0" index="1" bw="16" slack="0"/>
<pin id="1076" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_s/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="r_V_10_1_6_fu_111">
<pin_list>
<pin id="1126" dir="0" index="0" bw="10" slack="0"/>
<pin id="1127" dir="0" index="1" bw="16" slack="0"/>
<pin id="1128" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10_1_6/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="r_V_10_1_7_fu_112">
<pin_list>
<pin id="1130" dir="0" index="0" bw="9" slack="0"/>
<pin id="1131" dir="0" index="1" bw="16" slack="0"/>
<pin id="1132" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10_1_7/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="r_V_10_1_5_fu_113">
<pin_list>
<pin id="1122" dir="0" index="0" bw="8" slack="0"/>
<pin id="1123" dir="0" index="1" bw="16" slack="0"/>
<pin id="1124" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_10_1_5/1 "/>
</bind>
</comp>

<comp id="1180" class="1004" name="tmp_fu_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="32" slack="0"/>
<pin id="1182" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="r_V_cast3_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="16" slack="0"/>
<pin id="1186" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_cast3/1 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="r_V_cast_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="16" slack="0"/>
<pin id="1196" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_cast/1 "/>
</bind>
</comp>

<comp id="1199" class="1004" name="tmp_3_fu_1199">
<pin_list>
<pin id="1200" dir="0" index="0" bw="16" slack="0"/>
<pin id="1201" dir="0" index="1" bw="26" slack="0"/>
<pin id="1202" dir="0" index="2" bw="5" slack="0"/>
<pin id="1203" dir="0" index="3" bw="6" slack="0"/>
<pin id="1204" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="1209" class="1004" name="tmp_s_fu_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="15" slack="0"/>
<pin id="1211" dir="0" index="1" bw="25" slack="0"/>
<pin id="1212" dir="0" index="2" bw="5" slack="0"/>
<pin id="1213" dir="0" index="3" bw="6" slack="0"/>
<pin id="1214" dir="1" index="4" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="1219" class="1004" name="tmp_33_0_2_fu_1219">
<pin_list>
<pin id="1220" dir="0" index="0" bw="16" slack="0"/>
<pin id="1221" dir="0" index="1" bw="26" slack="0"/>
<pin id="1222" dir="0" index="2" bw="5" slack="0"/>
<pin id="1223" dir="0" index="3" bw="6" slack="0"/>
<pin id="1224" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33_0_2/1 "/>
</bind>
</comp>

<comp id="1229" class="1004" name="tmp_33_0_3_fu_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="16" slack="0"/>
<pin id="1231" dir="0" index="1" bw="26" slack="0"/>
<pin id="1232" dir="0" index="2" bw="5" slack="0"/>
<pin id="1233" dir="0" index="3" bw="6" slack="0"/>
<pin id="1234" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33_0_3/1 "/>
</bind>
</comp>

<comp id="1239" class="1004" name="tmp_33_0_4_fu_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="16" slack="0"/>
<pin id="1241" dir="0" index="1" bw="26" slack="0"/>
<pin id="1242" dir="0" index="2" bw="5" slack="0"/>
<pin id="1243" dir="0" index="3" bw="6" slack="0"/>
<pin id="1244" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33_0_4/1 "/>
</bind>
</comp>

<comp id="1249" class="1004" name="tmp_33_0_6_fu_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="16" slack="0"/>
<pin id="1251" dir="0" index="1" bw="26" slack="0"/>
<pin id="1252" dir="0" index="2" bw="5" slack="0"/>
<pin id="1253" dir="0" index="3" bw="6" slack="0"/>
<pin id="1254" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33_0_6/1 "/>
</bind>
</comp>

<comp id="1259" class="1004" name="tmp_33_0_7_fu_1259">
<pin_list>
<pin id="1260" dir="0" index="0" bw="16" slack="0"/>
<pin id="1261" dir="0" index="1" bw="26" slack="0"/>
<pin id="1262" dir="0" index="2" bw="5" slack="0"/>
<pin id="1263" dir="0" index="3" bw="6" slack="0"/>
<pin id="1264" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33_0_7/1 "/>
</bind>
</comp>

<comp id="1269" class="1004" name="tmp_2_fu_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="16" slack="0"/>
<pin id="1271" dir="0" index="1" bw="32" slack="0"/>
<pin id="1272" dir="0" index="2" bw="6" slack="0"/>
<pin id="1273" dir="0" index="3" bw="6" slack="0"/>
<pin id="1274" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="1279" class="1004" name="r_V_1_cast2_fu_1279">
<pin_list>
<pin id="1280" dir="0" index="0" bw="16" slack="0"/>
<pin id="1281" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_1_cast2/1 "/>
</bind>
</comp>

<comp id="1284" class="1004" name="r_V_1_cast3_fu_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="16" slack="0"/>
<pin id="1286" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_1_cast3/1 "/>
</bind>
</comp>

<comp id="1289" class="1004" name="r_V_1_cast_fu_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="16" slack="0"/>
<pin id="1291" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_1_cast/1 "/>
</bind>
</comp>

<comp id="1299" class="1004" name="tmp_33_1_fu_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="16" slack="0"/>
<pin id="1301" dir="0" index="1" bw="26" slack="0"/>
<pin id="1302" dir="0" index="2" bw="5" slack="0"/>
<pin id="1303" dir="0" index="3" bw="6" slack="0"/>
<pin id="1304" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33_1/1 "/>
</bind>
</comp>

<comp id="1309" class="1004" name="tmp_33_1_1_fu_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="16" slack="0"/>
<pin id="1311" dir="0" index="1" bw="26" slack="0"/>
<pin id="1312" dir="0" index="2" bw="5" slack="0"/>
<pin id="1313" dir="0" index="3" bw="6" slack="0"/>
<pin id="1314" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33_1_1/1 "/>
</bind>
</comp>

<comp id="1319" class="1004" name="tmp_33_1_2_fu_1319">
<pin_list>
<pin id="1320" dir="0" index="0" bw="16" slack="0"/>
<pin id="1321" dir="0" index="1" bw="26" slack="0"/>
<pin id="1322" dir="0" index="2" bw="5" slack="0"/>
<pin id="1323" dir="0" index="3" bw="6" slack="0"/>
<pin id="1324" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33_1_2/1 "/>
</bind>
</comp>

<comp id="1329" class="1004" name="tmp_33_1_3_fu_1329">
<pin_list>
<pin id="1330" dir="0" index="0" bw="16" slack="0"/>
<pin id="1331" dir="0" index="1" bw="26" slack="0"/>
<pin id="1332" dir="0" index="2" bw="5" slack="0"/>
<pin id="1333" dir="0" index="3" bw="6" slack="0"/>
<pin id="1334" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33_1_3/1 "/>
</bind>
</comp>

<comp id="1339" class="1004" name="tmp_33_1_4_fu_1339">
<pin_list>
<pin id="1340" dir="0" index="0" bw="16" slack="0"/>
<pin id="1341" dir="0" index="1" bw="26" slack="0"/>
<pin id="1342" dir="0" index="2" bw="5" slack="0"/>
<pin id="1343" dir="0" index="3" bw="6" slack="0"/>
<pin id="1344" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33_1_4/1 "/>
</bind>
</comp>

<comp id="1349" class="1004" name="tmp_36_fu_1349">
<pin_list>
<pin id="1350" dir="0" index="0" bw="14" slack="0"/>
<pin id="1351" dir="0" index="1" bw="24" slack="0"/>
<pin id="1352" dir="0" index="2" bw="5" slack="0"/>
<pin id="1353" dir="0" index="3" bw="6" slack="0"/>
<pin id="1354" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_36/1 "/>
</bind>
</comp>

<comp id="1359" class="1004" name="tmp_33_1_6_fu_1359">
<pin_list>
<pin id="1360" dir="0" index="0" bw="16" slack="0"/>
<pin id="1361" dir="0" index="1" bw="26" slack="0"/>
<pin id="1362" dir="0" index="2" bw="5" slack="0"/>
<pin id="1363" dir="0" index="3" bw="6" slack="0"/>
<pin id="1364" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33_1_6/1 "/>
</bind>
</comp>

<comp id="1369" class="1004" name="tmp_29_fu_1369">
<pin_list>
<pin id="1370" dir="0" index="0" bw="15" slack="0"/>
<pin id="1371" dir="0" index="1" bw="25" slack="0"/>
<pin id="1372" dir="0" index="2" bw="5" slack="0"/>
<pin id="1373" dir="0" index="3" bw="6" slack="0"/>
<pin id="1374" dir="1" index="4" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_29/1 "/>
</bind>
</comp>

<comp id="1379" class="1004" name="tmp_28_fu_1379">
<pin_list>
<pin id="1380" dir="0" index="0" bw="15" slack="1"/>
<pin id="1381" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_28/2 "/>
</bind>
</comp>

<comp id="1382" class="1004" name="p_shl_fu_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="25" slack="0"/>
<pin id="1384" dir="0" index="1" bw="16" slack="1"/>
<pin id="1385" dir="0" index="2" bw="1" slack="0"/>
<pin id="1386" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="1389" class="1004" name="p_shl_cast_fu_1389">
<pin_list>
<pin id="1390" dir="0" index="0" bw="25" slack="0"/>
<pin id="1391" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="1393" class="1004" name="p_shl1_fu_1393">
<pin_list>
<pin id="1394" dir="0" index="0" bw="17" slack="0"/>
<pin id="1395" dir="0" index="1" bw="16" slack="1"/>
<pin id="1396" dir="0" index="2" bw="1" slack="0"/>
<pin id="1397" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/2 "/>
</bind>
</comp>

<comp id="1400" class="1004" name="p_shl1_cast_fu_1400">
<pin_list>
<pin id="1401" dir="0" index="0" bw="17" slack="0"/>
<pin id="1402" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="1404" class="1004" name="r_V_10_0_5_fu_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="25" slack="0"/>
<pin id="1406" dir="0" index="1" bw="17" slack="0"/>
<pin id="1407" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_10_0_5/2 "/>
</bind>
</comp>

<comp id="1410" class="1004" name="tmp_33_0_5_fu_1410">
<pin_list>
<pin id="1411" dir="0" index="0" bw="16" slack="0"/>
<pin id="1412" dir="0" index="1" bw="26" slack="0"/>
<pin id="1413" dir="0" index="2" bw="5" slack="0"/>
<pin id="1414" dir="0" index="3" bw="6" slack="0"/>
<pin id="1415" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_33_0_5/2 "/>
</bind>
</comp>

<comp id="1420" class="1004" name="tmp_32_cast_fu_1420">
<pin_list>
<pin id="1421" dir="0" index="0" bw="14" slack="1"/>
<pin id="1422" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_32_cast/2 "/>
</bind>
</comp>

<comp id="1423" class="1004" name="tmp_30_fu_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="15" slack="1"/>
<pin id="1425" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_30/2 "/>
</bind>
</comp>

<comp id="1426" class="1004" name="tmp2_fu_1426">
<pin_list>
<pin id="1427" dir="0" index="0" bw="9" slack="0"/>
<pin id="1428" dir="0" index="1" bw="16" slack="1"/>
<pin id="1429" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/2 "/>
</bind>
</comp>

<comp id="1431" class="1004" name="res_0_V_write_assign_fu_1431">
<pin_list>
<pin id="1432" dir="0" index="0" bw="16" slack="1"/>
<pin id="1433" dir="0" index="1" bw="16" slack="0"/>
<pin id="1434" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="res_0_V_write_assign/2 "/>
</bind>
</comp>

<comp id="1436" class="1004" name="tmp3_fu_1436">
<pin_list>
<pin id="1437" dir="0" index="0" bw="8" slack="0"/>
<pin id="1438" dir="0" index="1" bw="16" slack="1"/>
<pin id="1439" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/2 "/>
</bind>
</comp>

<comp id="1441" class="1004" name="acc_1_V_fu_1441">
<pin_list>
<pin id="1442" dir="0" index="0" bw="15" slack="0"/>
<pin id="1443" dir="0" index="1" bw="16" slack="0"/>
<pin id="1444" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_1_V/2 "/>
</bind>
</comp>

<comp id="1447" class="1004" name="tmp4_fu_1447">
<pin_list>
<pin id="1448" dir="0" index="0" bw="9" slack="0"/>
<pin id="1449" dir="0" index="1" bw="16" slack="1"/>
<pin id="1450" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/2 "/>
</bind>
</comp>

<comp id="1452" class="1004" name="acc_2_V_fu_1452">
<pin_list>
<pin id="1453" dir="0" index="0" bw="16" slack="1"/>
<pin id="1454" dir="0" index="1" bw="16" slack="0"/>
<pin id="1455" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_2_V/2 "/>
</bind>
</comp>

<comp id="1457" class="1004" name="tmp5_fu_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="10" slack="0"/>
<pin id="1459" dir="0" index="1" bw="16" slack="1"/>
<pin id="1460" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/2 "/>
</bind>
</comp>

<comp id="1462" class="1004" name="acc_3_V_fu_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="16" slack="1"/>
<pin id="1464" dir="0" index="1" bw="16" slack="0"/>
<pin id="1465" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_3_V/2 "/>
</bind>
</comp>

<comp id="1467" class="1004" name="tmp6_fu_1467">
<pin_list>
<pin id="1468" dir="0" index="0" bw="9" slack="0"/>
<pin id="1469" dir="0" index="1" bw="16" slack="1"/>
<pin id="1470" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/2 "/>
</bind>
</comp>

<comp id="1472" class="1004" name="acc_4_V_fu_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="16" slack="1"/>
<pin id="1474" dir="0" index="1" bw="16" slack="0"/>
<pin id="1475" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_4_V/2 "/>
</bind>
</comp>

<comp id="1477" class="1004" name="tmp7_fu_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="7" slack="0"/>
<pin id="1479" dir="0" index="1" bw="14" slack="0"/>
<pin id="1480" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/2 "/>
</bind>
</comp>

<comp id="1483" class="1004" name="tmp7_cast_fu_1483">
<pin_list>
<pin id="1484" dir="0" index="0" bw="15" slack="0"/>
<pin id="1485" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp7_cast/2 "/>
</bind>
</comp>

<comp id="1487" class="1004" name="acc_5_V_fu_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="16" slack="0"/>
<pin id="1489" dir="0" index="1" bw="15" slack="0"/>
<pin id="1490" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_5_V/2 "/>
</bind>
</comp>

<comp id="1493" class="1004" name="tmp8_fu_1493">
<pin_list>
<pin id="1494" dir="0" index="0" bw="7" slack="0"/>
<pin id="1495" dir="0" index="1" bw="16" slack="1"/>
<pin id="1496" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp8/2 "/>
</bind>
</comp>

<comp id="1498" class="1004" name="acc_6_V_fu_1498">
<pin_list>
<pin id="1499" dir="0" index="0" bw="16" slack="1"/>
<pin id="1500" dir="0" index="1" bw="16" slack="0"/>
<pin id="1501" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_6_V/2 "/>
</bind>
</comp>

<comp id="1503" class="1004" name="tmp9_fu_1503">
<pin_list>
<pin id="1504" dir="0" index="0" bw="8" slack="0"/>
<pin id="1505" dir="0" index="1" bw="15" slack="0"/>
<pin id="1506" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp9/2 "/>
</bind>
</comp>

<comp id="1509" class="1004" name="acc_7_V_fu_1509">
<pin_list>
<pin id="1510" dir="0" index="0" bw="16" slack="1"/>
<pin id="1511" dir="0" index="1" bw="16" slack="0"/>
<pin id="1512" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_7_V/2 "/>
</bind>
</comp>

<comp id="1514" class="1004" name="mrv_fu_1514">
<pin_list>
<pin id="1515" dir="0" index="0" bw="128" slack="0"/>
<pin id="1516" dir="0" index="1" bw="16" slack="0"/>
<pin id="1517" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/2 "/>
</bind>
</comp>

<comp id="1520" class="1004" name="mrv_1_fu_1520">
<pin_list>
<pin id="1521" dir="0" index="0" bw="128" slack="0"/>
<pin id="1522" dir="0" index="1" bw="16" slack="0"/>
<pin id="1523" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/2 "/>
</bind>
</comp>

<comp id="1526" class="1004" name="mrv_2_fu_1526">
<pin_list>
<pin id="1527" dir="0" index="0" bw="128" slack="0"/>
<pin id="1528" dir="0" index="1" bw="16" slack="0"/>
<pin id="1529" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/2 "/>
</bind>
</comp>

<comp id="1532" class="1004" name="mrv_3_fu_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="128" slack="0"/>
<pin id="1534" dir="0" index="1" bw="16" slack="0"/>
<pin id="1535" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/2 "/>
</bind>
</comp>

<comp id="1538" class="1004" name="mrv_4_fu_1538">
<pin_list>
<pin id="1539" dir="0" index="0" bw="128" slack="0"/>
<pin id="1540" dir="0" index="1" bw="16" slack="0"/>
<pin id="1541" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/2 "/>
</bind>
</comp>

<comp id="1544" class="1004" name="mrv_5_fu_1544">
<pin_list>
<pin id="1545" dir="0" index="0" bw="128" slack="0"/>
<pin id="1546" dir="0" index="1" bw="16" slack="0"/>
<pin id="1547" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/2 "/>
</bind>
</comp>

<comp id="1550" class="1004" name="mrv_6_fu_1550">
<pin_list>
<pin id="1551" dir="0" index="0" bw="128" slack="0"/>
<pin id="1552" dir="0" index="1" bw="16" slack="0"/>
<pin id="1553" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/2 "/>
</bind>
</comp>

<comp id="1556" class="1004" name="mrv_7_fu_1556">
<pin_list>
<pin id="1557" dir="0" index="0" bw="128" slack="0"/>
<pin id="1558" dir="0" index="1" bw="16" slack="0"/>
<pin id="1559" dir="1" index="2" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/2 "/>
</bind>
</comp>

<comp id="1562" class="1005" name="tmp_reg_1562">
<pin_list>
<pin id="1563" dir="0" index="0" bw="16" slack="1"/>
<pin id="1564" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1568" class="1005" name="tmp_3_reg_1568">
<pin_list>
<pin id="1569" dir="0" index="0" bw="16" slack="1"/>
<pin id="1570" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1573" class="1005" name="tmp_s_reg_1573">
<pin_list>
<pin id="1574" dir="0" index="0" bw="15" slack="1"/>
<pin id="1575" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1578" class="1005" name="tmp_33_0_2_reg_1578">
<pin_list>
<pin id="1579" dir="0" index="0" bw="16" slack="1"/>
<pin id="1580" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33_0_2 "/>
</bind>
</comp>

<comp id="1583" class="1005" name="tmp_33_0_3_reg_1583">
<pin_list>
<pin id="1584" dir="0" index="0" bw="16" slack="1"/>
<pin id="1585" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33_0_3 "/>
</bind>
</comp>

<comp id="1588" class="1005" name="tmp_33_0_4_reg_1588">
<pin_list>
<pin id="1589" dir="0" index="0" bw="16" slack="1"/>
<pin id="1590" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33_0_4 "/>
</bind>
</comp>

<comp id="1593" class="1005" name="tmp_33_0_6_reg_1593">
<pin_list>
<pin id="1594" dir="0" index="0" bw="16" slack="1"/>
<pin id="1595" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33_0_6 "/>
</bind>
</comp>

<comp id="1598" class="1005" name="tmp_33_0_7_reg_1598">
<pin_list>
<pin id="1599" dir="0" index="0" bw="16" slack="1"/>
<pin id="1600" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33_0_7 "/>
</bind>
</comp>

<comp id="1603" class="1005" name="tmp_33_1_reg_1603">
<pin_list>
<pin id="1604" dir="0" index="0" bw="16" slack="1"/>
<pin id="1605" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33_1 "/>
</bind>
</comp>

<comp id="1608" class="1005" name="tmp_33_1_1_reg_1608">
<pin_list>
<pin id="1609" dir="0" index="0" bw="16" slack="1"/>
<pin id="1610" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33_1_1 "/>
</bind>
</comp>

<comp id="1613" class="1005" name="tmp_33_1_2_reg_1613">
<pin_list>
<pin id="1614" dir="0" index="0" bw="16" slack="1"/>
<pin id="1615" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33_1_2 "/>
</bind>
</comp>

<comp id="1618" class="1005" name="tmp_33_1_3_reg_1618">
<pin_list>
<pin id="1619" dir="0" index="0" bw="16" slack="1"/>
<pin id="1620" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33_1_3 "/>
</bind>
</comp>

<comp id="1623" class="1005" name="tmp_33_1_4_reg_1623">
<pin_list>
<pin id="1624" dir="0" index="0" bw="16" slack="1"/>
<pin id="1625" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33_1_4 "/>
</bind>
</comp>

<comp id="1628" class="1005" name="tmp_36_reg_1628">
<pin_list>
<pin id="1629" dir="0" index="0" bw="14" slack="1"/>
<pin id="1630" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_36 "/>
</bind>
</comp>

<comp id="1633" class="1005" name="tmp_33_1_6_reg_1633">
<pin_list>
<pin id="1634" dir="0" index="0" bw="16" slack="1"/>
<pin id="1635" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33_1_6 "/>
</bind>
</comp>

<comp id="1638" class="1005" name="tmp_29_reg_1638">
<pin_list>
<pin id="1639" dir="0" index="0" bw="15" slack="1"/>
<pin id="1640" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="96"><net_src comp="2" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="1077"><net_src comp="4" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="1081"><net_src comp="12" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="1085"><net_src comp="18" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="1089"><net_src comp="20" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="1093"><net_src comp="22" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="1097"><net_src comp="24" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="1101"><net_src comp="26" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="1105"><net_src comp="34" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="1109"><net_src comp="36" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="1113"><net_src comp="38" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="1117"><net_src comp="40" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="1121"><net_src comp="42" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="1125"><net_src comp="44" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="1129"><net_src comp="50" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="1133"><net_src comp="52" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="1183"><net_src comp="92" pin="2"/><net_sink comp="1180" pin=0"/></net>

<net id="1187"><net_src comp="1180" pin="1"/><net_sink comp="1184" pin=0"/></net>

<net id="1188"><net_src comp="1184" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="1189"><net_src comp="1184" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="1190"><net_src comp="1184" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="1191"><net_src comp="1184" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="1192"><net_src comp="1184" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="1193"><net_src comp="1184" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="1197"><net_src comp="1180" pin="1"/><net_sink comp="1194" pin=0"/></net>

<net id="1198"><net_src comp="1194" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="1205"><net_src comp="6" pin="0"/><net_sink comp="1199" pin=0"/></net>

<net id="1206"><net_src comp="110" pin="2"/><net_sink comp="1199" pin=1"/></net>

<net id="1207"><net_src comp="8" pin="0"/><net_sink comp="1199" pin=2"/></net>

<net id="1208"><net_src comp="10" pin="0"/><net_sink comp="1199" pin=3"/></net>

<net id="1215"><net_src comp="14" pin="0"/><net_sink comp="1209" pin=0"/></net>

<net id="1216"><net_src comp="104" pin="2"/><net_sink comp="1209" pin=1"/></net>

<net id="1217"><net_src comp="8" pin="0"/><net_sink comp="1209" pin=2"/></net>

<net id="1218"><net_src comp="16" pin="0"/><net_sink comp="1209" pin=3"/></net>

<net id="1225"><net_src comp="6" pin="0"/><net_sink comp="1219" pin=0"/></net>

<net id="1226"><net_src comp="107" pin="2"/><net_sink comp="1219" pin=1"/></net>

<net id="1227"><net_src comp="8" pin="0"/><net_sink comp="1219" pin=2"/></net>

<net id="1228"><net_src comp="10" pin="0"/><net_sink comp="1219" pin=3"/></net>

<net id="1235"><net_src comp="6" pin="0"/><net_sink comp="1229" pin=0"/></net>

<net id="1236"><net_src comp="101" pin="2"/><net_sink comp="1229" pin=1"/></net>

<net id="1237"><net_src comp="8" pin="0"/><net_sink comp="1229" pin=2"/></net>

<net id="1238"><net_src comp="10" pin="0"/><net_sink comp="1229" pin=3"/></net>

<net id="1245"><net_src comp="6" pin="0"/><net_sink comp="1239" pin=0"/></net>

<net id="1246"><net_src comp="103" pin="2"/><net_sink comp="1239" pin=1"/></net>

<net id="1247"><net_src comp="8" pin="0"/><net_sink comp="1239" pin=2"/></net>

<net id="1248"><net_src comp="10" pin="0"/><net_sink comp="1239" pin=3"/></net>

<net id="1255"><net_src comp="6" pin="0"/><net_sink comp="1249" pin=0"/></net>

<net id="1256"><net_src comp="105" pin="2"/><net_sink comp="1249" pin=1"/></net>

<net id="1257"><net_src comp="8" pin="0"/><net_sink comp="1249" pin=2"/></net>

<net id="1258"><net_src comp="10" pin="0"/><net_sink comp="1249" pin=3"/></net>

<net id="1265"><net_src comp="6" pin="0"/><net_sink comp="1259" pin=0"/></net>

<net id="1266"><net_src comp="102" pin="2"/><net_sink comp="1259" pin=1"/></net>

<net id="1267"><net_src comp="8" pin="0"/><net_sink comp="1259" pin=2"/></net>

<net id="1268"><net_src comp="10" pin="0"/><net_sink comp="1259" pin=3"/></net>

<net id="1275"><net_src comp="28" pin="0"/><net_sink comp="1269" pin=0"/></net>

<net id="1276"><net_src comp="92" pin="2"/><net_sink comp="1269" pin=1"/></net>

<net id="1277"><net_src comp="30" pin="0"/><net_sink comp="1269" pin=2"/></net>

<net id="1278"><net_src comp="32" pin="0"/><net_sink comp="1269" pin=3"/></net>

<net id="1282"><net_src comp="1269" pin="4"/><net_sink comp="1279" pin=0"/></net>

<net id="1283"><net_src comp="1279" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="1287"><net_src comp="1269" pin="4"/><net_sink comp="1284" pin=0"/></net>

<net id="1288"><net_src comp="1284" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="1292"><net_src comp="1269" pin="4"/><net_sink comp="1289" pin=0"/></net>

<net id="1293"><net_src comp="1289" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="1294"><net_src comp="1289" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="1295"><net_src comp="1289" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="1296"><net_src comp="1289" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="1297"><net_src comp="1289" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="1298"><net_src comp="1289" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="1305"><net_src comp="6" pin="0"/><net_sink comp="1299" pin=0"/></net>

<net id="1306"><net_src comp="108" pin="2"/><net_sink comp="1299" pin=1"/></net>

<net id="1307"><net_src comp="8" pin="0"/><net_sink comp="1299" pin=2"/></net>

<net id="1308"><net_src comp="10" pin="0"/><net_sink comp="1299" pin=3"/></net>

<net id="1315"><net_src comp="6" pin="0"/><net_sink comp="1309" pin=0"/></net>

<net id="1316"><net_src comp="99" pin="2"/><net_sink comp="1309" pin=1"/></net>

<net id="1317"><net_src comp="8" pin="0"/><net_sink comp="1309" pin=2"/></net>

<net id="1318"><net_src comp="10" pin="0"/><net_sink comp="1309" pin=3"/></net>

<net id="1325"><net_src comp="6" pin="0"/><net_sink comp="1319" pin=0"/></net>

<net id="1326"><net_src comp="109" pin="2"/><net_sink comp="1319" pin=1"/></net>

<net id="1327"><net_src comp="8" pin="0"/><net_sink comp="1319" pin=2"/></net>

<net id="1328"><net_src comp="10" pin="0"/><net_sink comp="1319" pin=3"/></net>

<net id="1335"><net_src comp="6" pin="0"/><net_sink comp="1329" pin=0"/></net>

<net id="1336"><net_src comp="106" pin="2"/><net_sink comp="1329" pin=1"/></net>

<net id="1337"><net_src comp="8" pin="0"/><net_sink comp="1329" pin=2"/></net>

<net id="1338"><net_src comp="10" pin="0"/><net_sink comp="1329" pin=3"/></net>

<net id="1345"><net_src comp="6" pin="0"/><net_sink comp="1339" pin=0"/></net>

<net id="1346"><net_src comp="98" pin="2"/><net_sink comp="1339" pin=1"/></net>

<net id="1347"><net_src comp="8" pin="0"/><net_sink comp="1339" pin=2"/></net>

<net id="1348"><net_src comp="10" pin="0"/><net_sink comp="1339" pin=3"/></net>

<net id="1355"><net_src comp="46" pin="0"/><net_sink comp="1349" pin=0"/></net>

<net id="1356"><net_src comp="113" pin="2"/><net_sink comp="1349" pin=1"/></net>

<net id="1357"><net_src comp="8" pin="0"/><net_sink comp="1349" pin=2"/></net>

<net id="1358"><net_src comp="48" pin="0"/><net_sink comp="1349" pin=3"/></net>

<net id="1365"><net_src comp="6" pin="0"/><net_sink comp="1359" pin=0"/></net>

<net id="1366"><net_src comp="111" pin="2"/><net_sink comp="1359" pin=1"/></net>

<net id="1367"><net_src comp="8" pin="0"/><net_sink comp="1359" pin=2"/></net>

<net id="1368"><net_src comp="10" pin="0"/><net_sink comp="1359" pin=3"/></net>

<net id="1375"><net_src comp="14" pin="0"/><net_sink comp="1369" pin=0"/></net>

<net id="1376"><net_src comp="112" pin="2"/><net_sink comp="1369" pin=1"/></net>

<net id="1377"><net_src comp="8" pin="0"/><net_sink comp="1369" pin=2"/></net>

<net id="1378"><net_src comp="16" pin="0"/><net_sink comp="1369" pin=3"/></net>

<net id="1387"><net_src comp="66" pin="0"/><net_sink comp="1382" pin=0"/></net>

<net id="1388"><net_src comp="68" pin="0"/><net_sink comp="1382" pin=2"/></net>

<net id="1392"><net_src comp="1382" pin="3"/><net_sink comp="1389" pin=0"/></net>

<net id="1398"><net_src comp="70" pin="0"/><net_sink comp="1393" pin=0"/></net>

<net id="1399"><net_src comp="72" pin="0"/><net_sink comp="1393" pin=2"/></net>

<net id="1403"><net_src comp="1393" pin="3"/><net_sink comp="1400" pin=0"/></net>

<net id="1408"><net_src comp="1389" pin="1"/><net_sink comp="1404" pin=0"/></net>

<net id="1409"><net_src comp="1400" pin="1"/><net_sink comp="1404" pin=1"/></net>

<net id="1416"><net_src comp="6" pin="0"/><net_sink comp="1410" pin=0"/></net>

<net id="1417"><net_src comp="1404" pin="2"/><net_sink comp="1410" pin=1"/></net>

<net id="1418"><net_src comp="8" pin="0"/><net_sink comp="1410" pin=2"/></net>

<net id="1419"><net_src comp="10" pin="0"/><net_sink comp="1410" pin=3"/></net>

<net id="1430"><net_src comp="74" pin="0"/><net_sink comp="1426" pin=0"/></net>

<net id="1435"><net_src comp="1426" pin="2"/><net_sink comp="1431" pin=1"/></net>

<net id="1440"><net_src comp="76" pin="0"/><net_sink comp="1436" pin=0"/></net>

<net id="1445"><net_src comp="1379" pin="1"/><net_sink comp="1441" pin=0"/></net>

<net id="1446"><net_src comp="1436" pin="2"/><net_sink comp="1441" pin=1"/></net>

<net id="1451"><net_src comp="78" pin="0"/><net_sink comp="1447" pin=0"/></net>

<net id="1456"><net_src comp="1447" pin="2"/><net_sink comp="1452" pin=1"/></net>

<net id="1461"><net_src comp="80" pin="0"/><net_sink comp="1457" pin=0"/></net>

<net id="1466"><net_src comp="1457" pin="2"/><net_sink comp="1462" pin=1"/></net>

<net id="1471"><net_src comp="82" pin="0"/><net_sink comp="1467" pin=0"/></net>

<net id="1476"><net_src comp="1467" pin="2"/><net_sink comp="1472" pin=1"/></net>

<net id="1481"><net_src comp="84" pin="0"/><net_sink comp="1477" pin=0"/></net>

<net id="1482"><net_src comp="1420" pin="1"/><net_sink comp="1477" pin=1"/></net>

<net id="1486"><net_src comp="1477" pin="2"/><net_sink comp="1483" pin=0"/></net>

<net id="1491"><net_src comp="1410" pin="4"/><net_sink comp="1487" pin=0"/></net>

<net id="1492"><net_src comp="1483" pin="1"/><net_sink comp="1487" pin=1"/></net>

<net id="1497"><net_src comp="86" pin="0"/><net_sink comp="1493" pin=0"/></net>

<net id="1502"><net_src comp="1493" pin="2"/><net_sink comp="1498" pin=1"/></net>

<net id="1507"><net_src comp="88" pin="0"/><net_sink comp="1503" pin=0"/></net>

<net id="1508"><net_src comp="1423" pin="1"/><net_sink comp="1503" pin=1"/></net>

<net id="1513"><net_src comp="1503" pin="2"/><net_sink comp="1509" pin=1"/></net>

<net id="1518"><net_src comp="90" pin="0"/><net_sink comp="1514" pin=0"/></net>

<net id="1519"><net_src comp="1431" pin="2"/><net_sink comp="1514" pin=1"/></net>

<net id="1524"><net_src comp="1514" pin="2"/><net_sink comp="1520" pin=0"/></net>

<net id="1525"><net_src comp="1441" pin="2"/><net_sink comp="1520" pin=1"/></net>

<net id="1530"><net_src comp="1520" pin="2"/><net_sink comp="1526" pin=0"/></net>

<net id="1531"><net_src comp="1452" pin="2"/><net_sink comp="1526" pin=1"/></net>

<net id="1536"><net_src comp="1526" pin="2"/><net_sink comp="1532" pin=0"/></net>

<net id="1537"><net_src comp="1462" pin="2"/><net_sink comp="1532" pin=1"/></net>

<net id="1542"><net_src comp="1532" pin="2"/><net_sink comp="1538" pin=0"/></net>

<net id="1543"><net_src comp="1472" pin="2"/><net_sink comp="1538" pin=1"/></net>

<net id="1548"><net_src comp="1538" pin="2"/><net_sink comp="1544" pin=0"/></net>

<net id="1549"><net_src comp="1487" pin="2"/><net_sink comp="1544" pin=1"/></net>

<net id="1554"><net_src comp="1544" pin="2"/><net_sink comp="1550" pin=0"/></net>

<net id="1555"><net_src comp="1498" pin="2"/><net_sink comp="1550" pin=1"/></net>

<net id="1560"><net_src comp="1550" pin="2"/><net_sink comp="1556" pin=0"/></net>

<net id="1561"><net_src comp="1509" pin="2"/><net_sink comp="1556" pin=1"/></net>

<net id="1565"><net_src comp="1180" pin="1"/><net_sink comp="1562" pin=0"/></net>

<net id="1566"><net_src comp="1562" pin="1"/><net_sink comp="1382" pin=1"/></net>

<net id="1567"><net_src comp="1562" pin="1"/><net_sink comp="1393" pin=1"/></net>

<net id="1571"><net_src comp="1199" pin="4"/><net_sink comp="1568" pin=0"/></net>

<net id="1572"><net_src comp="1568" pin="1"/><net_sink comp="1431" pin=0"/></net>

<net id="1576"><net_src comp="1209" pin="4"/><net_sink comp="1573" pin=0"/></net>

<net id="1577"><net_src comp="1573" pin="1"/><net_sink comp="1379" pin=0"/></net>

<net id="1581"><net_src comp="1219" pin="4"/><net_sink comp="1578" pin=0"/></net>

<net id="1582"><net_src comp="1578" pin="1"/><net_sink comp="1452" pin=0"/></net>

<net id="1586"><net_src comp="1229" pin="4"/><net_sink comp="1583" pin=0"/></net>

<net id="1587"><net_src comp="1583" pin="1"/><net_sink comp="1462" pin=0"/></net>

<net id="1591"><net_src comp="1239" pin="4"/><net_sink comp="1588" pin=0"/></net>

<net id="1592"><net_src comp="1588" pin="1"/><net_sink comp="1472" pin=0"/></net>

<net id="1596"><net_src comp="1249" pin="4"/><net_sink comp="1593" pin=0"/></net>

<net id="1597"><net_src comp="1593" pin="1"/><net_sink comp="1498" pin=0"/></net>

<net id="1601"><net_src comp="1259" pin="4"/><net_sink comp="1598" pin=0"/></net>

<net id="1602"><net_src comp="1598" pin="1"/><net_sink comp="1509" pin=0"/></net>

<net id="1606"><net_src comp="1299" pin="4"/><net_sink comp="1603" pin=0"/></net>

<net id="1607"><net_src comp="1603" pin="1"/><net_sink comp="1426" pin=1"/></net>

<net id="1611"><net_src comp="1309" pin="4"/><net_sink comp="1608" pin=0"/></net>

<net id="1612"><net_src comp="1608" pin="1"/><net_sink comp="1436" pin=1"/></net>

<net id="1616"><net_src comp="1319" pin="4"/><net_sink comp="1613" pin=0"/></net>

<net id="1617"><net_src comp="1613" pin="1"/><net_sink comp="1447" pin=1"/></net>

<net id="1621"><net_src comp="1329" pin="4"/><net_sink comp="1618" pin=0"/></net>

<net id="1622"><net_src comp="1618" pin="1"/><net_sink comp="1457" pin=1"/></net>

<net id="1626"><net_src comp="1339" pin="4"/><net_sink comp="1623" pin=0"/></net>

<net id="1627"><net_src comp="1623" pin="1"/><net_sink comp="1467" pin=1"/></net>

<net id="1631"><net_src comp="1349" pin="4"/><net_sink comp="1628" pin=0"/></net>

<net id="1632"><net_src comp="1628" pin="1"/><net_sink comp="1420" pin=0"/></net>

<net id="1636"><net_src comp="1359" pin="4"/><net_sink comp="1633" pin=0"/></net>

<net id="1637"><net_src comp="1633" pin="1"/><net_sink comp="1493" pin=1"/></net>

<net id="1641"><net_src comp="1369" pin="4"/><net_sink comp="1638" pin=0"/></net>

<net id="1642"><net_src comp="1638" pin="1"/><net_sink comp="1423" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config2>.0.0.0.0.0.0.0.0.0 : data_V_read | {1 }
  - Chain level:
	State 1
		r_V_cast3 : 1
		r_V_cast : 1
		r_V_s : 2
		tmp_3 : 3
		r_V_10_0_1 : 2
		tmp_s : 3
		r_V_10_0_2 : 2
		tmp_33_0_2 : 3
		r_V_10_0_3 : 2
		tmp_33_0_3 : 3
		r_V_10_0_4 : 2
		tmp_33_0_4 : 3
		r_V_10_0_6 : 2
		tmp_33_0_6 : 3
		r_V_10_0_7 : 2
		tmp_33_0_7 : 3
		r_V_1_cast2 : 1
		r_V_1_cast3 : 1
		r_V_1_cast : 1
		r_V_10_1 : 2
		tmp_33_1 : 3
		r_V_10_1_1 : 2
		tmp_33_1_1 : 3
		r_V_10_1_2 : 2
		tmp_33_1_2 : 3
		r_V_10_1_3 : 2
		tmp_33_1_3 : 3
		r_V_10_1_4 : 2
		tmp_33_1_4 : 3
		r_V_10_1_5 : 2
		tmp_36 : 3
		r_V_10_1_6 : 2
		tmp_33_1_6 : 3
		r_V_10_1_7 : 2
		tmp_29 : 3
	State 2
		p_shl_cast : 1
		p_shl1_cast : 1
		r_V_10_0_5 : 2
		tmp_33_0_5 : 3
		res_0_V_write_assign : 1
		acc_1_V : 1
		acc_2_V : 1
		acc_3_V : 1
		acc_4_V : 1
		tmp7 : 1
		tmp7_cast : 2
		acc_5_V : 4
		acc_6_V : 1
		tmp9 : 1
		acc_7_V : 2
		mrv : 2
		mrv_1 : 3
		mrv_2 : 4
		mrv_3 : 5
		mrv_4 : 6
		mrv_5 : 7
		mrv_6 : 8
		mrv_7 : 9
		StgValue_77 : 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |         tmp2_fu_1426         |    0    |    0    |    16   |
|          | res_0_V_write_assign_fu_1431 |    0    |    0    |    16   |
|          |         tmp3_fu_1436         |    0    |    0    |    16   |
|          |        acc_1_V_fu_1441       |    0    |    0    |    16   |
|          |         tmp4_fu_1447         |    0    |    0    |    16   |
|          |        acc_2_V_fu_1452       |    0    |    0    |    16   |
|          |         tmp5_fu_1457         |    0    |    0    |    16   |
|    add   |        acc_3_V_fu_1462       |    0    |    0    |    16   |
|          |         tmp6_fu_1467         |    0    |    0    |    16   |
|          |        acc_4_V_fu_1472       |    0    |    0    |    16   |
|          |         tmp7_fu_1477         |    0    |    0    |    21   |
|          |        acc_5_V_fu_1487       |    0    |    0    |    23   |
|          |         tmp8_fu_1493         |    0    |    0    |    16   |
|          |        acc_6_V_fu_1498       |    0    |    0    |    16   |
|          |         tmp9_fu_1503         |    0    |    0    |    16   |
|          |        acc_7_V_fu_1509       |    0    |    0    |    16   |
|----------|------------------------------|---------|---------|---------|
|          |       r_V_10_1_4_fu_98       |    1    |    0    |    6    |
|          |       r_V_10_1_1_fu_99       |    1    |    0    |    6    |
|          |       r_V_10_0_3_fu_101      |    1    |    0    |    6    |
|          |       r_V_10_0_7_fu_102      |    1    |    0    |    6    |
|          |       r_V_10_0_4_fu_103      |    1    |    0    |    6    |
|          |       r_V_10_0_1_fu_104      |    1    |    0    |    6    |
|          |       r_V_10_0_6_fu_105      |    1    |    0    |    6    |
|    mul   |       r_V_10_1_3_fu_106      |    1    |    0    |    6    |
|          |       r_V_10_0_2_fu_107      |    1    |    0    |    6    |
|          |        r_V_10_1_fu_108       |    1    |    0    |    6    |
|          |       r_V_10_1_2_fu_109      |    1    |    0    |    6    |
|          |         r_V_s_fu_110         |    1    |    0    |    6    |
|          |       r_V_10_1_6_fu_111      |    1    |    0    |    6    |
|          |       r_V_10_1_7_fu_112      |    1    |    0    |    6    |
|          |       r_V_10_1_5_fu_113      |    1    |    0    |    6    |
|----------|------------------------------|---------|---------|---------|
|    sub   |      r_V_10_0_5_fu_1404      |    0    |    0    |    32   |
|----------|------------------------------|---------|---------|---------|
|   read   |   data_V_read_2_read_fu_92   |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |          tmp_fu_1180         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       r_V_cast3_fu_1184      |    0    |    0    |    0    |
|          |       r_V_cast_fu_1194       |    0    |    0    |    0    |
|          |      r_V_1_cast2_fu_1279     |    0    |    0    |    0    |
|          |      r_V_1_cast3_fu_1284     |    0    |    0    |    0    |
|          |      r_V_1_cast_fu_1289      |    0    |    0    |    0    |
|   sext   |        tmp_28_fu_1379        |    0    |    0    |    0    |
|          |      p_shl_cast_fu_1389      |    0    |    0    |    0    |
|          |      p_shl1_cast_fu_1400     |    0    |    0    |    0    |
|          |      tmp_32_cast_fu_1420     |    0    |    0    |    0    |
|          |        tmp_30_fu_1423        |    0    |    0    |    0    |
|          |       tmp7_cast_fu_1483      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_3_fu_1199        |    0    |    0    |    0    |
|          |         tmp_s_fu_1209        |    0    |    0    |    0    |
|          |      tmp_33_0_2_fu_1219      |    0    |    0    |    0    |
|          |      tmp_33_0_3_fu_1229      |    0    |    0    |    0    |
|          |      tmp_33_0_4_fu_1239      |    0    |    0    |    0    |
|          |      tmp_33_0_6_fu_1249      |    0    |    0    |    0    |
|          |      tmp_33_0_7_fu_1259      |    0    |    0    |    0    |
|          |         tmp_2_fu_1269        |    0    |    0    |    0    |
|partselect|       tmp_33_1_fu_1299       |    0    |    0    |    0    |
|          |      tmp_33_1_1_fu_1309      |    0    |    0    |    0    |
|          |      tmp_33_1_2_fu_1319      |    0    |    0    |    0    |
|          |      tmp_33_1_3_fu_1329      |    0    |    0    |    0    |
|          |      tmp_33_1_4_fu_1339      |    0    |    0    |    0    |
|          |        tmp_36_fu_1349        |    0    |    0    |    0    |
|          |      tmp_33_1_6_fu_1359      |    0    |    0    |    0    |
|          |        tmp_29_fu_1369        |    0    |    0    |    0    |
|          |      tmp_33_0_5_fu_1410      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|bitconcatenate|         p_shl_fu_1382        |    0    |    0    |    0    |
|          |        p_shl1_fu_1393        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |          mrv_fu_1514         |    0    |    0    |    0    |
|          |         mrv_1_fu_1520        |    0    |    0    |    0    |
|          |         mrv_2_fu_1526        |    0    |    0    |    0    |
|insertvalue|         mrv_3_fu_1532        |    0    |    0    |    0    |
|          |         mrv_4_fu_1538        |    0    |    0    |    0    |
|          |         mrv_5_fu_1544        |    0    |    0    |    0    |
|          |         mrv_6_fu_1550        |    0    |    0    |    0    |
|          |         mrv_7_fu_1556        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    15   |    0    |   390   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  tmp_29_reg_1638  |   15   |
|tmp_33_0_2_reg_1578|   16   |
|tmp_33_0_3_reg_1583|   16   |
|tmp_33_0_4_reg_1588|   16   |
|tmp_33_0_6_reg_1593|   16   |
|tmp_33_0_7_reg_1598|   16   |
|tmp_33_1_1_reg_1608|   16   |
|tmp_33_1_2_reg_1613|   16   |
|tmp_33_1_3_reg_1618|   16   |
|tmp_33_1_4_reg_1623|   16   |
|tmp_33_1_6_reg_1633|   16   |
| tmp_33_1_reg_1603 |   16   |
|  tmp_36_reg_1628  |   14   |
|   tmp_3_reg_1568  |   16   |
|    tmp_reg_1562   |   16   |
|   tmp_s_reg_1573  |   15   |
+-------------------+--------+
|       Total       |   252  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   15   |    0   |   390  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   252  |    -   |
+-----------+--------+--------+--------+
|   Total   |   15   |   252  |   390  |
+-----------+--------+--------+--------+
