//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_per_fused__native_batch_norm_legit_cat_leaky_relu_10 // -- Begin function triton_per_fused__native_batch_norm_legit_cat_leaky_relu_10
.extern .shared .align 16 .b8 global_smem[];
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
                                        // @triton_per_fused__native_batch_norm_legit_cat_leaky_relu_10
.visible .entry triton_per_fused__native_batch_norm_legit_cat_leaky_relu_10(
	.param .u64 .ptr .global .align 1 triton_per_fused__native_batch_norm_legit_cat_leaky_relu_10_param_0,
	.param .u64 .ptr .global .align 1 triton_per_fused__native_batch_norm_legit_cat_leaky_relu_10_param_1,
	.param .u64 .ptr .global .align 1 triton_per_fused__native_batch_norm_legit_cat_leaky_relu_10_param_2,
	.param .u64 .ptr .global .align 1 triton_per_fused__native_batch_norm_legit_cat_leaky_relu_10_param_3,
	.param .u64 .ptr .global .align 1 triton_per_fused__native_batch_norm_legit_cat_leaky_relu_10_param_4,
	.param .u32 triton_per_fused__native_batch_norm_legit_cat_leaky_relu_10_param_5,
	.param .u32 triton_per_fused__native_batch_norm_legit_cat_leaky_relu_10_param_6
)
.reqntid 256, 1, 1
{
	.reg .pred 	%p<31>;
	.reg .b32 	%r<134>;
	.reg .f32 	%f<102>;
	.reg .b64 	%rd<19>;
	.loc	1 19 0                          // cesir5htylmrjcws73go3dsgbwf7d3qllm4la4zeidwjyqfa6zej.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cesir5htylmrjcws73go3dsgbwf7d3qllm4la4zeidwjyqfa6zej.py:19:0

// %bb.0:                               // %__nv_rsqrtf.exit
	ld.param.u64 	%rd9, [triton_per_fused__native_batch_norm_legit_cat_leaky_relu_10_param_0];
	ld.param.u64 	%rd10, [triton_per_fused__native_batch_norm_legit_cat_leaky_relu_10_param_1];
$L__tmp0:
	.loc	1 23 28                         // cesir5htylmrjcws73go3dsgbwf7d3qllm4la4zeidwjyqfa6zej.py:23:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 23 33                         // cesir5htylmrjcws73go3dsgbwf7d3qllm4la4zeidwjyqfa6zej.py:23:33
	shl.b32 	%r62, %r1, 5;
	ld.param.u64 	%rd11, [triton_per_fused__native_batch_norm_legit_cat_leaky_relu_10_param_2];
	ld.param.u64 	%rd12, [triton_per_fused__native_batch_norm_legit_cat_leaky_relu_10_param_3];
	.loc	1 24 44                         // cesir5htylmrjcws73go3dsgbwf7d3qllm4la4zeidwjyqfa6zej.py:24:44
	mov.u32 	%r63, %tid.x;
	ld.param.u64 	%rd13, [triton_per_fused__native_batch_norm_legit_cat_leaky_relu_10_param_4];
	bfe.u32 	%r64, %r63, 4, 4;
	and.b32  	%r65, %r63, 31;
	.loc	1 24 23                         // cesir5htylmrjcws73go3dsgbwf7d3qllm4la4zeidwjyqfa6zej.py:24:23
	or.b32  	%r66, %r62, %r64;
	or.b32  	%r67, %r66, 16;
	.loc	1 25 21                         // cesir5htylmrjcws73go3dsgbwf7d3qllm4la4zeidwjyqfa6zej.py:25:21
	setp.lt.s32 	%p1, %r66, 1024;
	setp.lt.s32 	%p6, %r67, 1024;
	.loc	1 26 34                         // cesir5htylmrjcws73go3dsgbwf7d3qllm4la4zeidwjyqfa6zej.py:26:34
	shl.b32 	%r68, %r63, 2;
	and.b32  	%r69, %r68, 60;
	.loc	1 33 38                         // cesir5htylmrjcws73go3dsgbwf7d3qllm4la4zeidwjyqfa6zej.py:33:38
	shl.b32 	%r70, %r66, 6;
	shl.b32 	%r71, %r67, 6;
	.loc	1 33 35                         // cesir5htylmrjcws73go3dsgbwf7d3qllm4la4zeidwjyqfa6zej.py:33:35
	or.b32  	%r72, %r70, %r69;
	or.b32  	%r73, %r71, %r69;
	.loc	1 33 30                         // cesir5htylmrjcws73go3dsgbwf7d3qllm4la4zeidwjyqfa6zej.py:33:30
	mul.wide.s32 	%rd14, %r72, 4;
	add.s64 	%rd1, %rd9, %rd14;
	mul.wide.s32 	%rd15, %r73, 4;
	add.s64 	%rd2, %rd9, %rd15;
	mov.b32 	%r6, 0;
	.loc	1 33 43                         // cesir5htylmrjcws73go3dsgbwf7d3qllm4la4zeidwjyqfa6zej.py:33:43
	// begin inline asm
	mov.u32 %r2, 0x0;
	mov.u32 %r3, 0x0;
	mov.u32 %r4, 0x0;
	mov.u32 %r5, 0x0;
	@%p1 ld.global.v4.b32 { %r2, %r3, %r4, %r5 }, [ %rd1 + 0 ];
	@!%p1 mov.u32 %r2, %r6;
	@!%p1 mov.u32 %r3, %r6;
	@!%p1 mov.u32 %r4, %r6;
	@!%p1 mov.u32 %r5, %r6;
	// end inline asm
	mov.b32 	%f1, %r2;
	mov.b32 	%f2, %r3;
	mov.b32 	%f3, %r4;
	mov.b32 	%f4, %r5;
	// begin inline asm
	mov.u32 %r10, 0x0;
	mov.u32 %r11, 0x0;
	mov.u32 %r12, 0x0;
	mov.u32 %r13, 0x0;
	@%p6 ld.global.v4.b32 { %r10, %r11, %r12, %r13 }, [ %rd2 + 0 ];
	@!%p6 mov.u32 %r10, %r6;
	@!%p6 mov.u32 %r11, %r6;
	@!%p6 mov.u32 %r12, %r6;
	@!%p6 mov.u32 %r13, %r6;
	// end inline asm
	mov.b32 	%f5, %r10;
	mov.b32 	%f6, %r11;
	mov.b32 	%f7, %r12;
	mov.b32 	%f8, %r13;
$L__tmp1:
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f9, %f1, %f2;
	add.f32 	%f10, %f9, %f3;
	add.f32 	%f11, %f10, %f4;
	selp.f32 	%f12, %f11, 0f00000000, %p1;
	add.f32 	%f13, %f5, %f6;
	add.f32 	%f14, %f13, %f7;
	add.f32 	%f15, %f14, %f8;
	selp.f32 	%f16, %f15, 0f00000000, %p6;
	.loc	2 267 36                        // standard.py:267:36
	mov.b32 	%r74, %f12;
	shfl.sync.bfly.b32	%r75, %r74, 8, 31, -1;
	mov.b32 	%f17, %r75;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f18, %f12, %f17;
	.loc	2 267 36                        // standard.py:267:36
	mov.b32 	%r76, %f18;
	shfl.sync.bfly.b32	%r77, %r76, 4, 31, -1;
	mov.b32 	%f19, %r77;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f20, %f18, %f19;
	.loc	2 267 36                        // standard.py:267:36
	mov.b32 	%r78, %f20;
	shfl.sync.bfly.b32	%r79, %r78, 2, 31, -1;
	mov.b32 	%f21, %r79;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f22, %f20, %f21;
	.loc	2 267 36                        // standard.py:267:36
	mov.b32 	%r80, %f22;
	shfl.sync.bfly.b32	%r81, %r80, 1, 31, -1;
	mov.b32 	%f23, %r81;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f24, %f22, %f23;
	.loc	2 267 36                        // standard.py:267:36
	mov.b32 	%r82, %f16;
	shfl.sync.bfly.b32	%r83, %r82, 8, 31, -1;
	mov.b32 	%f25, %r83;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f26, %f16, %f25;
	.loc	2 267 36                        // standard.py:267:36
	mov.b32 	%r84, %f26;
	shfl.sync.bfly.b32	%r85, %r84, 4, 31, -1;
	mov.b32 	%f27, %r85;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f28, %f26, %f27;
	.loc	2 267 36                        // standard.py:267:36
	mov.b32 	%r86, %f28;
	shfl.sync.bfly.b32	%r87, %r86, 2, 31, -1;
	mov.b32 	%f29, %r87;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f30, %f28, %f29;
	.loc	2 267 36                        // standard.py:267:36
	mov.b32 	%r88, %f30;
	shfl.sync.bfly.b32	%r89, %r88, 1, 31, -1;
	mov.b32 	%f31, %r89;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f32, %f30, %f31;
$L__tmp2:
	.loc	1 41 19                         // cesir5htylmrjcws73go3dsgbwf7d3qllm4la4zeidwjyqfa6zej.py:41:19
	shl.b32 	%r90, %r64, 2;
	mov.u32 	%r91, global_smem;
	add.s32 	%r18, %r91, %r90;
	mov.b32 	%r19, %f24;
	mov.pred 	%p11, -1;
	// begin inline asm
	@%p11 st.shared.b32 [ %r18 + 0 ], %r19;
	// end inline asm
	add.s32 	%r20, %r18, 64;
	mov.b32 	%r21, %f32;
	// begin inline asm
	@%p11 st.shared.b32 [ %r20 + 0 ], %r21;
	// end inline asm
	bar.sync 	0;
	shl.b32 	%r92, %r65, 2;
	add.s32 	%r93, %r91, %r92;
	ld.shared.u32 	%r23, [%r93];
	mov.b32 	%r24, 1115684864;
	// begin inline asm
	div.full.f32 %r61, %r23, %r24;
	// end inline asm
	// begin inline asm
	div.full.f32 %r25, %r19, %r24;
	// end inline asm
	mov.b32 	%f33, %r25;
	// begin inline asm
	div.full.f32 %r28, %r21, %r24;
	// end inline asm
	mov.b32 	%f34, %r28;
	.loc	1 42 19                         // cesir5htylmrjcws73go3dsgbwf7d3qllm4la4zeidwjyqfa6zej.py:42:19
	sub.f32 	%f35, %f1, %f33;
	sub.f32 	%f36, %f2, %f33;
	sub.f32 	%f37, %f3, %f33;
	sub.f32 	%f38, %f4, %f33;
	sub.f32 	%f39, %f5, %f34;
	sub.f32 	%f40, %f6, %f34;
	sub.f32 	%f41, %f7, %f34;
	sub.f32 	%f42, %f8, %f34;
	.loc	1 43 20                         // cesir5htylmrjcws73go3dsgbwf7d3qllm4la4zeidwjyqfa6zej.py:43:20
	mul.f32 	%f43, %f36, %f36;
	mul.f32 	%f44, %f40, %f40;
$L__tmp3:
	.loc	2 256 15                        // standard.py:256:15
	fma.rn.f32 	%f45, %f35, %f35, %f43;
	fma.rn.f32 	%f46, %f37, %f37, %f45;
	fma.rn.f32 	%f47, %f38, %f38, %f46;
	selp.f32 	%f48, %f47, 0f00000000, %p1;
	fma.rn.f32 	%f49, %f39, %f39, %f44;
	fma.rn.f32 	%f50, %f41, %f41, %f49;
	fma.rn.f32 	%f51, %f42, %f42, %f50;
	selp.f32 	%f52, %f51, 0f00000000, %p6;
	.loc	2 267 36                        // standard.py:267:36
	mov.b32 	%r94, %f48;
	shfl.sync.bfly.b32	%r95, %r94, 8, 31, -1;
	mov.b32 	%f53, %r95;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f54, %f48, %f53;
	.loc	2 267 36                        // standard.py:267:36
	mov.b32 	%r96, %f54;
	shfl.sync.bfly.b32	%r97, %r96, 4, 31, -1;
	mov.b32 	%f55, %r97;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f56, %f54, %f55;
	.loc	2 267 36                        // standard.py:267:36
	mov.b32 	%r98, %f56;
	shfl.sync.bfly.b32	%r99, %r98, 2, 31, -1;
	mov.b32 	%f57, %r99;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f58, %f56, %f57;
	.loc	2 267 36                        // standard.py:267:36
	mov.b32 	%r100, %f58;
	shfl.sync.bfly.b32	%r101, %r100, 1, 31, -1;
	mov.b32 	%f59, %r101;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f60, %f58, %f59;
	.loc	2 267 36                        // standard.py:267:36
	mov.b32 	%r102, %f52;
	shfl.sync.bfly.b32	%r103, %r102, 8, 31, -1;
	mov.b32 	%f61, %r103;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f62, %f52, %f61;
	.loc	2 267 36                        // standard.py:267:36
	mov.b32 	%r104, %f62;
	shfl.sync.bfly.b32	%r105, %r104, 4, 31, -1;
	mov.b32 	%f63, %r105;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f64, %f62, %f63;
	.loc	2 267 36                        // standard.py:267:36
	mov.b32 	%r106, %f64;
	shfl.sync.bfly.b32	%r107, %r106, 2, 31, -1;
	mov.b32 	%f65, %r107;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f66, %f64, %f65;
	.loc	2 267 36                        // standard.py:267:36
	mov.b32 	%r108, %f66;
	shfl.sync.bfly.b32	%r109, %r108, 1, 31, -1;
	mov.b32 	%f67, %r109;
	.loc	2 256 15                        // standard.py:256:15
	add.f32 	%f68, %f66, %f67;
$L__tmp4:
	.loc	1 52 28                         // cesir5htylmrjcws73go3dsgbwf7d3qllm4la4zeidwjyqfa6zej.py:52:28
	bar.sync 	0;
	mov.b32 	%r32, %f60;
	// begin inline asm
	@%p11 st.shared.b32 [ %r18 + 0 ], %r32;
	// end inline asm
	mov.b32 	%r34, %f68;
	// begin inline asm
	@%p11 st.shared.b32 [ %r20 + 0 ], %r34;
	// end inline asm
	bar.sync 	0;
	.loc	1 49 20                         // cesir5htylmrjcws73go3dsgbwf7d3qllm4la4zeidwjyqfa6zej.py:49:20
	ld.shared.u32 	%r36, [%r93];
	// begin inline asm
	div.full.f32 %r35, %r36, %r24;
	// end inline asm
	mov.b32 	%f69, %r35;
	// begin inline asm
	div.full.f32 %r38, %r32, %r24;
	// end inline asm
	mov.b32 	%f70, %r38;
	// begin inline asm
	div.full.f32 %r41, %r34, %r24;
	// end inline asm
	mov.b32 	%f71, %r41;
	.loc	1 51 20                         // cesir5htylmrjcws73go3dsgbwf7d3qllm4la4zeidwjyqfa6zej.py:51:20
	add.f32 	%f72, %f69, 0f3727C5AC;
	add.f32 	%f73, %f70, 0f3727C5AC;
	add.f32 	%f74, %f71, 0f3727C5AC;
	.loc	1 52 28                         // cesir5htylmrjcws73go3dsgbwf7d3qllm4la4zeidwjyqfa6zej.py:52:28
	rsqrt.approx.ftz.f32 	%f75, %f72;
	rsqrt.approx.ftz.f32 	%f76, %f73;
	rsqrt.approx.ftz.f32 	%f77, %f74;
	.loc	1 32 19                         // cesir5htylmrjcws73go3dsgbwf7d3qllm4la4zeidwjyqfa6zej.py:32:19
	shr.s32 	%r111, %r67, 31;
	shr.u32 	%r112, %r111, 24;
	add.s32 	%r113, %r67, %r112;
	shr.s32 	%r115, %r66, 31;
	shr.u32 	%r116, %r115, 24;
	add.s32 	%r117, %r66, %r116;
	.loc	1 31 19                         // cesir5htylmrjcws73go3dsgbwf7d3qllm4la4zeidwjyqfa6zej.py:31:19
	and.b32  	%r118, %r113, 67108608;
	sub.s32 	%r119, %r67, %r118;
	and.b32  	%r120, %r117, 67108608;
	sub.s32 	%r121, %r66, %r120;
	.loc	1 24 23                         // cesir5htylmrjcws73go3dsgbwf7d3qllm4la4zeidwjyqfa6zej.py:24:23
	or.b32  	%r122, %r62, %r65;
	.loc	1 25 21                         // cesir5htylmrjcws73go3dsgbwf7d3qllm4la4zeidwjyqfa6zej.py:25:21
	setp.lt.s32 	%p21, %r122, 1024;
	.loc	1 53 20                         // cesir5htylmrjcws73go3dsgbwf7d3qllm4la4zeidwjyqfa6zej.py:53:20
	mul.f32 	%f78, %f35, %f76;
	mul.f32 	%f79, %f36, %f76;
	mul.f32 	%f80, %f37, %f76;
	mul.f32 	%f81, %f38, %f76;
	mul.f32 	%f82, %f39, %f77;
	mul.f32 	%f83, %f40, %f77;
	mul.f32 	%f84, %f41, %f77;
	mul.f32 	%f85, %f42, %f77;
	.loc	1 55 20                         // cesir5htylmrjcws73go3dsgbwf7d3qllm4la4zeidwjyqfa6zej.py:55:20
	setp.gt.f32 	%p22, %f78, 0f00000000;
	setp.gt.f32 	%p23, %f79, 0f00000000;
	setp.gt.f32 	%p24, %f80, 0f00000000;
	setp.gt.f32 	%p25, %f81, 0f00000000;
	setp.gt.f32 	%p26, %f82, 0f00000000;
	setp.gt.f32 	%p27, %f83, 0f00000000;
	setp.gt.f32 	%p28, %f84, 0f00000000;
	setp.gt.f32 	%p29, %f85, 0f00000000;
	.loc	1 57 20                         // cesir5htylmrjcws73go3dsgbwf7d3qllm4la4zeidwjyqfa6zej.py:57:20
	mul.f32 	%f86, %f78, 0f3E4CCCCD;
	mul.f32 	%f87, %f79, 0f3E4CCCCD;
	mul.f32 	%f88, %f80, 0f3E4CCCCD;
	mul.f32 	%f89, %f81, 0f3E4CCCCD;
	mul.f32 	%f90, %f82, 0f3E4CCCCD;
	mul.f32 	%f91, %f83, 0f3E4CCCCD;
	mul.f32 	%f92, %f84, 0f3E4CCCCD;
	mul.f32 	%f93, %f85, 0f3E4CCCCD;
	.loc	1 58 35                         // cesir5htylmrjcws73go3dsgbwf7d3qllm4la4zeidwjyqfa6zej.py:58:35
	selp.f32 	%f94, %f78, %f86, %p22;
	selp.f32 	%f95, %f79, %f87, %p23;
	selp.f32 	%f96, %f80, %f88, %p24;
	selp.f32 	%f97, %f81, %f89, %p25;
	selp.f32 	%f98, %f82, %f90, %p26;
	selp.f32 	%f99, %f83, %f91, %p27;
	selp.f32 	%f100, %f84, %f92, %p28;
	selp.f32 	%f101, %f85, %f93, %p29;
	.loc	1 59 25                         // cesir5htylmrjcws73go3dsgbwf7d3qllm4la4zeidwjyqfa6zej.py:59:25
	add.s64 	%rd3, %rd11, %rd14;
	add.s64 	%rd4, %rd11, %rd15;
	.loc	1 59 45                         // cesir5htylmrjcws73go3dsgbwf7d3qllm4la4zeidwjyqfa6zej.py:59:45
	mov.b32 	%r44, %f94;
	mov.b32 	%r45, %f95;
	mov.b32 	%r46, %f96;
	mov.b32 	%r47, %f97;
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd3 + 0 ], { %r44, %r45, %r46, %r47 };
	// end inline asm
	mov.b32 	%r48, %f98;
	mov.b32 	%r49, %f99;
	mov.b32 	%r50, %f100;
	mov.b32 	%r51, %f101;
	// begin inline asm
	@%p6 st.global.v4.b32 [ %rd4 + 0 ], { %r48, %r49, %r50, %r51 };
	// end inline asm
	.loc	1 60 33                         // cesir5htylmrjcws73go3dsgbwf7d3qllm4la4zeidwjyqfa6zej.py:60:33
	shl.b32 	%r123, %r121, 6;
	shl.b32 	%r124, %r119, 6;
	.loc	1 60 30                         // cesir5htylmrjcws73go3dsgbwf7d3qllm4la4zeidwjyqfa6zej.py:60:30
	or.b32  	%r125, %r123, %r69;
	or.b32  	%r126, %r124, %r69;
	.loc	1 60 44                         // cesir5htylmrjcws73go3dsgbwf7d3qllm4la4zeidwjyqfa6zej.py:60:44
	shl.b32 	%r127, %r117, 7;
	and.b32  	%r128, %r127, -32768;
	shl.b32 	%r129, %r113, 7;
	and.b32  	%r130, %r129, -32768;
	.loc	1 60 38                         // cesir5htylmrjcws73go3dsgbwf7d3qllm4la4zeidwjyqfa6zej.py:60:38
	add.s32 	%r131, %r125, %r128;
	add.s32 	%r132, %r126, %r130;
	.loc	1 60 25                         // cesir5htylmrjcws73go3dsgbwf7d3qllm4la4zeidwjyqfa6zej.py:60:25
	mul.wide.s32 	%rd16, %r131, 4;
	add.s64 	%rd5, %rd12, %rd16;
	mul.wide.s32 	%rd17, %r132, 4;
	add.s64 	%rd6, %rd12, %rd17;
	.loc	1 60 56                         // cesir5htylmrjcws73go3dsgbwf7d3qllm4la4zeidwjyqfa6zej.py:60:56
	// begin inline asm
	@%p1 st.global.v4.b32 [ %rd5 + 0 ], { %r44, %r45, %r46, %r47 };
	// end inline asm
	// begin inline asm
	@%p6 st.global.v4.b32 [ %rd6 + 0 ], { %r48, %r49, %r50, %r51 };
	// end inline asm
	.loc	1 61 25                         // cesir5htylmrjcws73go3dsgbwf7d3qllm4la4zeidwjyqfa6zej.py:61:25
	mul.wide.s32 	%rd18, %r122, 4;
	add.s64 	%rd7, %rd13, %rd18;
	.loc	1 61 37                         // cesir5htylmrjcws73go3dsgbwf7d3qllm4la4zeidwjyqfa6zej.py:61:37
	and.b32  	%r133, %r63, 224;
	setp.eq.s32 	%p30, %r133, 0;
	mov.b32 	%r60, %f75;
	and.pred  	%p19, %p30, %p21;
	// begin inline asm
	@%p19 st.global.b32 [ %rd7 + 0 ], { %r60 };
	// end inline asm
	.loc	1 62 25                         // cesir5htylmrjcws73go3dsgbwf7d3qllm4la4zeidwjyqfa6zej.py:62:25
	add.s64 	%rd8, %rd10, %rd18;
	.loc	1 62 37                         // cesir5htylmrjcws73go3dsgbwf7d3qllm4la4zeidwjyqfa6zej.py:62:37
	// begin inline asm
	@%p19 st.global.b32 [ %rd8 + 0 ], { %r61 };
	// end inline asm
	.loc	1 62 4                          // cesir5htylmrjcws73go3dsgbwf7d3qllm4la4zeidwjyqfa6zej.py:62:4
	ret;
$L__tmp5:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/es/cesir5htylmrjcws73go3dsgbwf7d3qllm4la4zeidwjyqfa6zej.py"
	.file	2 "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/triton/language/standard.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 1                                   // DW_CHILDREN_yes
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 2                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 0                                   // DW_CHILDREN_no
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 32                                  // DW_AT_inline
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 3                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 1                                   // DW_CHILDREN_yes
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 4                                   // Abbreviation Code
.b8 29                                  // DW_TAG_inlined_subroutine
.b8 0                                   // DW_CHILDREN_no
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 88                                  // DW_AT_call_file
.b8 11                                  // DW_FORM_data1
.b8 89                                  // DW_AT_call_line
.b8 11                                  // DW_FORM_data1
.b8 87                                  // DW_AT_call_column
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 228                                // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0xdd DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 101
.b8 115
.b8 105
.b8 114
.b8 53
.b8 104
.b8 116
.b8 121
.b8 108
.b8 109
.b8 114
.b8 106
.b8 99
.b8 119
.b8 115
.b8 55
.b8 51
.b8 103
.b8 111
.b8 51
.b8 100
.b8 115
.b8 103
.b8 98
.b8 119
.b8 102
.b8 55
.b8 100
.b8 51
.b8 113
.b8 108
.b8 108
.b8 109
.b8 52
.b8 108
.b8 97
.b8 52
.b8 122
.b8 101
.b8 105
.b8 100
.b8 119
.b8 106
.b8 121
.b8 113
.b8 102
.b8 97
.b8 54
.b8 122
.b8 101
.b8 106
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 101
.b8 115
.b8 0
.b8 2                                   // Abbrev [2] 0x63:0x3e DW_TAG_subprogram
.b8 116                                 // DW_AT_name
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 95
.b8 112
.b8 101
.b8 114
.b8 95
.b8 102
.b8 117
.b8 115
.b8 101
.b8 100
.b8 95
.b8 95
.b8 110
.b8 97
.b8 116
.b8 105
.b8 118
.b8 101
.b8 95
.b8 98
.b8 97
.b8 116
.b8 99
.b8 104
.b8 95
.b8 110
.b8 111
.b8 114
.b8 109
.b8 95
.b8 108
.b8 101
.b8 103
.b8 105
.b8 116
.b8 95
.b8 99
.b8 97
.b8 116
.b8 95
.b8 108
.b8 101
.b8 97
.b8 107
.b8 121
.b8 95
.b8 114
.b8 101
.b8 108
.b8 117
.b8 95
.b8 49
.b8 48
.b8 0
.b8 1                                   // DW_AT_inline
.b8 3                                   // Abbrev [3] 0xa1:0x46 DW_TAG_subprogram
.b64 $L__func_begin0                    // DW_AT_low_pc
.b64 $L__func_end0                      // DW_AT_high_pc
.b32 99                                 // DW_AT_abstract_origin
.b8 4                                   // Abbrev [4] 0xb6:0x18 DW_TAG_inlined_subroutine
.b32 99                                 // DW_AT_abstract_origin
.b64 $L__tmp1                           // DW_AT_low_pc
.b64 $L__tmp2                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 38                                  // DW_AT_call_line
.b8 24                                  // DW_AT_call_column
.b8 4                                   // Abbrev [4] 0xce:0x18 DW_TAG_inlined_subroutine
.b32 99                                 // DW_AT_abstract_origin
.b64 $L__tmp3                           // DW_AT_low_pc
.b64 $L__tmp4                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 46                                  // DW_AT_call_line
.b8 26                                  // DW_AT_call_column
.b8 0                                   // End Of Children Mark
.b8 0                                   // End Of Children Mark
	}
	.section	.debug_macinfo	{	}
