<abstracts-retrieval-response xmlns="http://www.elsevier.com/xml/svapi/abstract/dtd" xmlns:dn="http://www.elsevier.com/xml/svapi/abstract/dtd" xmlns:ait="http://www.elsevier.com/xml/ani/ait" xmlns:ce="http://www.elsevier.com/xml/ani/common" xmlns:cto="http://www.elsevier.com/xml/cto/dtd" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:prism="http://prismstandard.org/namespaces/basic/2.0/" xmlns:xocs="http://www.elsevier.com/xml/xocs/dtd" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"><coredata><prism:url>https://api.elsevier.com/content/abstract/scopus_id/77957202736</prism:url><dc:identifier>SCOPUS_ID:77957202736</dc:identifier><eid>2-s2.0-77957202736</eid><dc:title>An iterative logarithmicmultiplier</dc:title><prism:aggregationType>Journal</prism:aggregationType><srctype>j</srctype><subtype>ar</subtype><subtypeDescription>Article</subtypeDescription><citedby-count>0</citedby-count><prism:publicationName>Elektrotehniski Vestnik/Electrotechnical Review</prism:publicationName><source-id>16651</source-id><prism:issn>00135852</prism:issn><prism:volume>77</prism:volume><prism:issueIdentifier>1</prism:issueIdentifier><prism:startingPage>25</prism:startingPage><prism:endingPage>30</prism:endingPage><prism:pageRange>25-30</prism:pageRange><prism:coverDate>2010-10-04</prism:coverDate><openaccess/><openaccessFlag/><dc:creator><author seq="1" auid="8597226400"><ce:initials>Z.</ce:initials><ce:indexed-name>Babic Z.</ce:indexed-name><ce:surname>Babić</ce:surname><ce:given-name>Zdenka</ce:given-name><preferred-name><ce:initials>Z.</ce:initials><ce:indexed-name>Babić Z.</ce:indexed-name><ce:surname>Babić</ce:surname><ce:given-name>Zdenka</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/8597226400</author-url><affiliation id="60104200" href="https://api.elsevier.com/content/affiliation/affiliation_id/60104200"/></author></dc:creator><dc:description><abstract xmlns="" original="y" xml:lang="eng"><ce:para>The paper presents a new multiplier enabling achievement of an arbitrary accuracy. It follows the same idea of number representation as the Mitchell's algorithm, but does not use logarithm approximation. The proposed iterative algorithm is simple and efficient and its error percentage is as small as required. As its hardware solution involves adders and shifters, it is not gate and power consuming. Parallel circuits are used for error correction. The error summary for operands ranging from 8-bit to 16-bit operands indicates a very low error percentage with only two parallel correction circuits.</ce:para></abstract></dc:description><link href="https://api.elsevier.com/content/abstract/scopus_id/77957202736" rel="self"/><link href="https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&amp;scp=77957202736&amp;origin=inward" rel="scopus"/><link href="https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&amp;scp=77957202736&amp;origin=inward" rel="scopus-citedby"/></coredata><affiliation id="60104200" href="https://api.elsevier.com/content/affiliation/affiliation_id/60104200"><affilname>University of Banja Luka</affilname><affiliation-city>Banja Luka</affiliation-city><affiliation-country>Bosnia and Herzegovina</affiliation-country></affiliation><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"><affilname>University of Ljubljana</affilname><affiliation-city>Ljubljana</affiliation-city><affiliation-country>Slovenia</affiliation-country></affiliation><authors><author seq="1" auid="8597226400"><ce:initials>Z.</ce:initials><ce:indexed-name>Babic Z.</ce:indexed-name><ce:surname>Babić</ce:surname><ce:given-name>Zdenka</ce:given-name><preferred-name><ce:initials>Z.</ce:initials><ce:indexed-name>Babić Z.</ce:indexed-name><ce:surname>Babić</ce:surname><ce:given-name>Zdenka</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/8597226400</author-url><affiliation id="60104200" href="https://api.elsevier.com/content/affiliation/affiliation_id/60104200"/></author><author seq="2" auid="26667589000"><ce:initials>A.</ce:initials><ce:indexed-name>Avramovic A.</ce:indexed-name><ce:surname>Avramović</ce:surname><ce:given-name>Aleksej</ce:given-name><preferred-name><ce:initials>A.</ce:initials><ce:indexed-name>Avramović A.</ce:indexed-name><ce:surname>Avramović</ce:surname><ce:given-name>Aleksej</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/26667589000</author-url><affiliation id="60104200" href="https://api.elsevier.com/content/affiliation/affiliation_id/60104200"/></author><author seq="3" auid="6603205527"><ce:initials>P.</ce:initials><ce:indexed-name>Bulic P.</ce:indexed-name><ce:surname>Bulič</ce:surname><ce:given-name>Patricio</ce:given-name><preferred-name><ce:initials>P.</ce:initials><ce:indexed-name>Bulič P.</ce:indexed-name><ce:surname>Bulič</ce:surname><ce:given-name>Patricio</ce:given-name></preferred-name><author-url>https://api.elsevier.com/content/author/author_id/6603205527</author-url><affiliation id="60031106" href="https://api.elsevier.com/content/affiliation/affiliation_id/60031106"/></author></authors><language xml:lang="eng"/><authkeywords><author-keyword>Computer arithmetic</author-keyword><author-keyword>Digital signal processing</author-keyword><author-keyword>Logarithmic number system</author-keyword><author-keyword>Multiplier</author-keyword></authkeywords><idxterms><mainterm weight="a" candidate="n">Arbitrary accuracy</mainterm><mainterm weight="a" candidate="n">Computer arithmetic</mainterm><mainterm weight="a" candidate="n">Correction circuits</mainterm><mainterm weight="a" candidate="n">Digital signals</mainterm><mainterm weight="a" candidate="n">Error percentage</mainterm><mainterm weight="a" candidate="n">Hardware solutions</mainterm><mainterm weight="a" candidate="n">Iterative algorithm</mainterm><mainterm weight="a" candidate="n">Logarithm approximation</mainterm><mainterm weight="a" candidate="n">Logarithmic number system</mainterm><mainterm weight="a" candidate="n">Multiplier</mainterm><mainterm weight="a" candidate="n">NOT gate</mainterm><mainterm weight="a" candidate="n">Number representation</mainterm><mainterm weight="a" candidate="n">Parallel circuits</mainterm><mainterm weight="a" candidate="n">Power consuming</mainterm></idxterms><subject-areas><subject-area code="2208" abbrev="ENGI">Electrical and Electronic Engineering</subject-area></subject-areas><item xmlns=""><xocs:meta><xocs:funding-list has-funding-info="1" pui-match="primary"><xocs:funding-source-document source-document-type="pii">S0141933110000438</xocs:funding-source-document><xocs:funding-addon-generated-timestamp>2019-03-20T11:25:42Z</xocs:funding-addon-generated-timestamp><xocs:funding-addon-type>http://vtw.elsevier.com/data/voc/AddOnTypes/50.7/nlp</xocs:funding-addon-type><xocs:funding><xocs:funding-agency-matched-string>Slovenian Research Agency</xocs:funding-agency-matched-string><xocs:funding-id>P2-0359</xocs:funding-id><xocs:funding-id>ARRS</xocs:funding-id><xocs:funding-id>BI-BA/10-11-026</xocs:funding-id><xocs:funding-agency-acronym>ARRS</xocs:funding-agency-acronym><xocs:funding-agency>Javna Agencija za Raziskovalno Dejavnost RS</xocs:funding-agency><xocs:funding-agency-id>http://data.elsevier.com/vocabulary/SciValFunders/501100004329</xocs:funding-agency-id><xocs:funding-agency-country>http://sws.geonames.org/3190538/</xocs:funding-agency-country></xocs:funding><xocs:funding-text>This project was funded by Slovenian Research Agency (ARRS) through Grants P2-0359 (National research program Pervasive computing) and BI-BA/10-11-026 (Bilateral Collaboration Project).  Zdenka Babic received her B.Sc., M.Sc. and Ph.D. degrees in electrical engineering from the Faculty of Electrical Engineering, University of Banja Luka, Bosnia and Herzegovina, in 1983, 1990 and 1999 respectively. She is an Associate Professor at the same faculty. Her main research interests are digital signal processing, image processing, circuits and systems. She is a member of the IEEE Signal Processing Society and IEEE Circuits and Systems Society.  Aleksej Avramovic received his B.Sc. degree in electrical engineering from the Faculty of Electrical Engineering, University of Banja Luka, Bosnia and Herzegovina, in 2007. He is a Teaching Assistant at same faculty. His research interests include digital signal processing and digital image processing. He is a student member of IEEE.  Patricio Bulic received his B.Sc. degree in electrical engineering, and M.Sc. and Ph.D. degrees in computer science from the University of Ljubljana, Slovenia, in 1998, 2001 and 2004, respectively. He is an Assistant Professor at the Faculty of Computer and Information Science, University of Ljubljana. His main research interests include computer architecture, digital design, parallel processing and vectorization techniques. He is a member of the IEEE Computer Society and ACM. </xocs:funding-text></xocs:funding-list></xocs:meta><ait:process-info><ait:date-delivered year="2018" month="11" day="05" timestamp="2018-11-05T05:23:51.000051-05:00"/><ait:date-sort year="2010" month="10" day="04"/><ait:status type="core" state="update" stage="S300"/></ait:process-info><bibrecord><item-info><copyright type="Elsevier">Copyright 2010 Elsevier B.V., All rights reserved.</copyright><itemidlist><itemid idtype="PUI">359669558</itemid><itemid idtype="CPX">20104013268903</itemid><itemid idtype="SCP">77957202736</itemid><itemid idtype="SGR">77957202736</itemid></itemidlist><history><date-created year="2010" month="10" day="04"/></history><dbcollection>CPX</dbcollection><dbcollection>Scopusbase</dbcollection></item-info><head><citation-info><citation-type code="ar"/><citation-language xml:lang="eng" language="English"/><abstract-language xml:lang="eng" language="English"/><abstract-language xml:lang="slv" language="Slovenian"/><author-keywords><author-keyword xml:lang="eng">Computer arithmetic</author-keyword><author-keyword xml:lang="eng">Digital signal processing</author-keyword><author-keyword xml:lang="eng">Logarithmic number system</author-keyword><author-keyword xml:lang="eng">Multiplier</author-keyword></author-keywords></citation-info><citation-title><titletext xml:lang="eng" original="y" language="English">An iterative logarithmicmultiplier</titletext></citation-title><author-group><author auid="8597226400" seq="1"><ce:initials>Z.</ce:initials><ce:indexed-name>Babic Z.</ce:indexed-name><ce:surname>Babić</ce:surname><ce:given-name>Zdenka</ce:given-name><preferred-name><ce:initials>Z.</ce:initials><ce:indexed-name>Babić Z.</ce:indexed-name><ce:surname>Babić</ce:surname><ce:given-name>Zdenka</ce:given-name></preferred-name></author><author auid="26667589000" seq="2"><ce:initials>A.</ce:initials><ce:indexed-name>Avramovic A.</ce:indexed-name><ce:surname>Avramović</ce:surname><ce:given-name>Aleksej</ce:given-name><preferred-name><ce:initials>A.</ce:initials><ce:indexed-name>Avramović A.</ce:indexed-name><ce:surname>Avramović</ce:surname><ce:given-name>Aleksej</ce:given-name></preferred-name></author><affiliation afid="60104200" dptid="112950726" country="bih"><organization>Faculty of Electrical Engineering</organization><organization>University of Banja Luka</organization><address-part>Patre 5</address-part><city-group>Banja Luka</city-group><affiliation-id afid="60104200" dptid="112950726"/><country>Bosnia and Herzegovina</country></affiliation></author-group><author-group><author auid="6603205527" seq="3"><ce:initials>P.</ce:initials><ce:indexed-name>Bulic P.</ce:indexed-name><ce:surname>Bulič</ce:surname><ce:given-name>Patricio</ce:given-name><preferred-name><ce:initials>P.</ce:initials><ce:indexed-name>Bulič P.</ce:indexed-name><ce:surname>Bulič</ce:surname><ce:given-name>Patricio</ce:given-name></preferred-name></author><affiliation afid="60031106" country="svn"><organization>Faculty of Computer and Information Science</organization><organization>University of Ljubljana</organization><address-part>Tržaška c. 25</address-part><city-group>Ljubljana</city-group><affiliation-id afid="60031106"/><country>Slovenia</country></affiliation></author-group><correspondence><person><ce:initials>Z.</ce:initials><ce:indexed-name>Babic Z.</ce:indexed-name><ce:surname>Babić</ce:surname></person><affiliation country="bih"><organization>Faculty of Electrical Engineering</organization><organization>University of Banja Luka</organization><address-part>Patre 5</address-part><city-group>Banja Luka</city-group><country>Bosnia and Herzegovina</country></affiliation></correspondence><abstracts><abstract original="y" xml:lang="eng"><ce:para>The paper presents a new multiplier enabling achievement of an arbitrary accuracy. It follows the same idea of number representation as the Mitchell's algorithm, but does not use logarithm approximation. The proposed iterative algorithm is simple and efficient and its error percentage is as small as required. As its hardware solution involves adders and shifters, it is not gate and power consuming. Parallel circuits are used for error correction. The error summary for operands ranging from 8-bit to 16-bit operands indicates a very low error percentage with only two parallel correction circuits.</ce:para></abstract></abstracts><source srcid="16651" type="j" country="svn"><sourcetitle>Elektrotehniski Vestnik/Electrotechnical Review</sourcetitle><sourcetitle-abbrev>Elektroteh Vestn Electrotech Rev</sourcetitle-abbrev><issn type="print">00135852</issn><codencode>ELVEA</codencode><volisspag><voliss volume="77" issue="1"/><pagerange first="25" last="30"/></volisspag><publicationyear first="2010"/><publicationdate><year>2010</year><date-text xfab-added="true">2010</date-text></publicationdate><website><ce:e-address type="url">http://ev.fe.uni-lj.si/1-2010/Babic.pdf</ce:e-address></website></source><enhancement><classificationgroup><classifications type="CPXCLASS"><classification> <classification-code>605</classification-code> <classification-description>Small Tools and Hardware</classification-description> </classification><classification> <classification-code>713.5</classification-code> <classification-description>Other Electronic Circuits</classification-description> </classification><classification> <classification-code>716.1</classification-code> <classification-description>Information and Communication Theory</classification-description> </classification><classification> <classification-code>921</classification-code> <classification-description>Applied Mathematics</classification-description> </classification><classification> <classification-code>943.3</classification-code> <classification-description>Special Purpose Instruments</classification-description> </classification></classifications><classifications type="GEOCLASS"><classification> <classification-code>Related Topics</classification-code> </classification></classifications><classifications type="ASJC"><classification>2208</classification></classifications><classifications type="SUBJABBR"><classification>ENGI</classification></classifications></classificationgroup></enhancement></head><tail><bibliography refcount="7"><reference id="1"><ref-info><ref-title><ref-titletext>Computer multiplication and division using binary logarithms</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0000980875</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>J.N.</ce:initials><ce:indexed-name>Mitchell J.N.</ce:indexed-name><ce:surname>Mitchell</ce:surname></author></ref-authors><ref-sourcetitle>IRE Transactions on Electronic Computers</ref-sourcetitle><ref-publicationyear first="1962"/><ref-volisspag><voliss volume="EC-11"/><pagerange first="512" last="517"/></ref-volisspag><ref-text>August</ref-text></ref-info><ref-fulltext>J.N. Mitchell, Computer multiplication and division using binary logarithms, IRE Transactions on Electronic Computers, vol. EC-11, pp. 512-517, August 1962.</ref-fulltext></reference><reference id="2"><ref-info><ref-title><ref-titletext>Improved Mitchell-based logarithmic multiplier for low-power DSP applications</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">67649878388</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>D.J.</ce:initials><ce:indexed-name>McLaren D.J.</ce:indexed-name><ce:surname>McLaren</ce:surname></author></ref-authors><ref-sourcetitle>Proceedings of IEEE International SOC Conference</ref-sourcetitle><ref-publicationyear first="2003"/><ref-volisspag><pagerange first="53" last="56"/></ref-volisspag><ref-text>17- 20 September 2003</ref-text></ref-info><ref-fulltext>D.J. Mclaren, Improved Mitchell-based logarithmic multiplier for low-power DSP applications, Proceedings of IEEE International SOC Conference 2003 pp. 53-56, 17- 20 September 2003.</ref-fulltext></reference><reference id="3"><ref-info><ref-title><ref-titletext>Improving accuracy in mitchells logarithmic multiplication using operand decomposition</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">33947271792</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>V.</ce:initials><ce:indexed-name>Mahalingam V.</ce:indexed-name><ce:surname>Mahalingam</ce:surname></author><author seq="2"><ce:initials>N.</ce:initials><ce:indexed-name>Rangantathan N.</ce:indexed-name><ce:surname>Rangantathan</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Transactions on Computers</ref-sourcetitle><ref-publicationyear first="2006"/><ref-volisspag><voliss volume="55" issue="2"/><pagerange first="1523" last="1535"/></ref-volisspag><ref-text>December</ref-text></ref-info><ref-fulltext>V. Mahalingam, N. Rangantathan, Improving Accuracy in Mitchells Logarithmic Multiplication Using Operand Decomposition, IEEE Transactions on Computers, Vol. 55, No. 2, pp. 1523-1535, December 2006.</ref-fulltext></reference><reference id="4"><ref-info><ref-title><ref-titletext>Generation of products and quotients using approximate binary logarithms for digital filtering applications</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0014734928</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>E.L.</ce:initials><ce:indexed-name>Hall E.L.</ce:indexed-name><ce:surname>Hall</ce:surname></author><author seq="2"><ce:initials>D.D.</ce:initials><ce:indexed-name>Lynch D.D.</ce:indexed-name><ce:surname>Lynch</ce:surname></author><author seq="3"><ce:initials>S.J.</ce:initials><ce:indexed-name>Dwyer Iii S.J.</ce:indexed-name><ce:surname>Dwyer Iii</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Transactions on Computers</ref-sourcetitle><ref-publicationyear first="1970"/><ref-volisspag><voliss volume="C-19" issue="2"/><pagerange first="97" last="105"/></ref-volisspag><ref-text>February</ref-text></ref-info><ref-fulltext>E.L. Hall, D.D. Lynch, S. J. Dwyer III, Generation of Products and Quotients Using Approximate Binary Logarithms for Digital Filtering Applications, IEEE Transactions on Computers, Vol. C-19, No. 2, pp. 97-105. February 1970.</ref-fulltext></reference><reference id="5"><ref-info><ref-title><ref-titletext>CMOS VLSI Implementation of a Low-Power Logarithmic Converter</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0242578159</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>K.H.</ce:initials><ce:indexed-name>Abed K.H.</ce:indexed-name><ce:surname>Abed</ce:surname></author><author seq="2"><ce:initials>R.E.</ce:initials><ce:indexed-name>Sifred R.E.</ce:indexed-name><ce:surname>Sifred</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Transactions on Computers</ref-sourcetitle><ref-publicationyear first="2003"/><ref-volisspag><voliss volume="52" issue="11"/><pagerange first="1421" last="1433"/></ref-volisspag><ref-text>November</ref-text></ref-info><ref-fulltext>K.H. Abed, R.E. Sifred, CMOS VLSI Implementation of a Low-Power Logarithmic Converter, IEEE Transactions on Computers, Vol. 52, No. 11, pp. 1421-1433, November 2003.</ref-fulltext></reference><reference id="6"><ref-info><ref-title><ref-titletext>VLSI Implementation of a Low- Power Antilogarithmic Converter</ref-titletext></ref-title><refd-itemidlist><itemid idtype="SGR">0141613812</itemid></refd-itemidlist><ref-authors><author seq="1"><ce:initials>K.H.</ce:initials><ce:indexed-name>Abed K.H.</ce:indexed-name><ce:surname>Abed</ce:surname></author><author seq="2"><ce:initials>R.E.</ce:initials><ce:indexed-name>Sifred R.E.</ce:indexed-name><ce:surname>Sifred</ce:surname></author></ref-authors><ref-sourcetitle>IEEE Transactions on Computers</ref-sourcetitle><ref-publicationyear first="2003"/><ref-volisspag><voliss volume="52" issue="9"/><pagerange first="1221" last="1228"/></ref-volisspag><ref-text>September</ref-text></ref-info><ref-fulltext>K.H. Abed, R.E. Sifred, VLSI Implementation of a Low- Power Antilogarithmic Converter, IEEE Transactions on Computers, Vol. 52, No. 9, pp. 1221-1228, September 2003.</ref-fulltext></reference><reference id="7"><ref-info><refd-itemidlist><itemid idtype="SGR">77957198364</itemid></refd-itemidlist><ref-publicationyear first="2008"/><ref-website><ce:e-address type="url">http://www.xilinx.com</ce:e-address></ref-website><ref-text>Xilinx Inc. Spartan-3E FPGA Family: Complete Data Sheet, DS312. April 18</ref-text></ref-info><ref-fulltext>Xilinx Inc. Spartan-3E FPGA Family: Complete Data Sheet, DS312. http://www.xilinx.com, April 18, 2008.</ref-fulltext></reference></bibliography></tail></bibrecord></item></abstracts-retrieval-response>