CONFIG_SOC_SERIES_RISCV64_SHAKTI=y
CONFIG_SOC_RISCV64_SHAKTI=y
CONFIG_BOARD_SECURE_IOT=y
CONFIG_CONSOLE=y
CONFIG_PRINTK=y
CONFIG_SERIAL=y
CONFIG_UART_MINDGROVE=y
# CONFIG_UART_INTERRUPT_DRIVEN=y
CONFIG_UART_MINDGROVE_PORT=y
# CONFIG_UART_SHAKTI_PORT_1=y
CONFIG_UART_CONSOLE=y
CONFIG_XIP=n
CONFIG_RISCV_MACHINE_TIMER=y
CONFIG_PLIC=y
CONFIG_SRAM_BASE_ADDRESS=0x80000000
CONFIG_SRAM_SIZE=256000
CONFIG_STDOUT_CONSOLE=y
CONFIG_TIMING_FUNCTIONS=y
CONFIG_FPU=y
CONFIG_MULTITHREADING=n
CONFIG_BOOT_BANNER=y
CONFIG_MINDGROVE_PLIC=y
CONFIG_RISCV_HAS_PLIC=y
# Below 2 configs for FPGA 40MHZ clk
CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC=156250
CONFIG_SYS_CLOCK_TICKS_PER_SEC=10000
CONFIG_ISR_STACK_SIZE=4096
# Below 2 configs for FPGA 700MHZ clk
# CONFIG_SYS_CLOCK_HW_CYCLES_PER_SEC=156250
# CONFIG_SYS_CLOCK_TICKS_PER_SEC=10000


# CONFIG_MINIMAL_LIBC_RAND=y
# CONFIG_POSIX_CLOCK=y
# CONFIG_MINIMAL_LIBC_RAND=y
CONFIG_POSIX_CLOCK=y
CONFIG_OUTPUT_DISASSEMBLY=y
CONFIG_OUTPUT_DISASSEMBLE_ALL=y