;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	SUB -100, -6
	DAT <552, <300
	JMP 12, <10
	JMP 12, <10
	JMP 12, <10
	SUB <125, <100
	ADD #270, <1
	JMP -12, #-10
	SUB -207, <-120
	SUB -12, <-10
	SUB @127, 106
	SUB #70, @206
	SUB @127, 106
	SUB @10, 10
	ADD 130, 9
	SUB #552, @300
	SUB #70, @206
	SUB #0, @60
	SLT 521, 0
	MOV -7, <-20
	SUB #552, @300
	JMZ 1, @-1
	JMZ 1, @-1
	ADD #270, <1
	SUB @-127, 100
	MOV -7, <-20
	JMZ 1, @-1
	DAT #-12, <-10
	DAT <0, <60
	SUB -12, <-10
	SUB -207, <-120
	SUB @127, 106
	ADD 130, 9
	SUB @127, 106
	SUB @-127, 100
	ADD #270, <1
	JMN 521, 4
	JMN 521, 4
	ADD #270, <1
	SLT 521, 0
	ADD #270, <1
	ADD #270, <1
	ADD #270, <1
	CMP -207, <-120
	SPL 0, <-2
	DJN -1, @-20
