{
  "course": "数字电路与系统设计",
  "chapters": [
    {
      "id": "ch001",
      "name": "第一章 数制与编码",
      "knowledgePoints": [
        {
          "id": "kp001",
          "name": "数字电路与系统设计",
          "pageRange": "1-1",
          "definition": "第一章 数制与编码",
          "keyPoints": [
            "宋娟",
            "软件学院",
            "jsong84@qq.com"
          ],
          "misconceptions": []
        },
        {
          "id": "kp002",
          "name": "第一章 数制与编码",
          "pageRange": "2-2",
          "definition": "三、编码",
          "keyPoints": [
            "按照一定的规律，对数据或信息进行编码为二进制代码，便于存储和传输。",
            "BCD码：用二进制代码表示十进制数字（0~9）",
            "需要4位二进制代码表示十进制数，总共有16种组合，从中选择10个表示0~9。",
            "常用的BCD码包括8421、5421、2421BCD码，每位有固定的权重，称为有权码；",
            "余3BCD码没有固定的权重，为无权码"
          ],
          "misconceptions": []
        },
        {
          "id": "kp003",
          "name": "第3页要点",
          "pageRange": "3-3",
          "definition": "几种常用的BCD代码",
          "keyPoints": [],
          "misconceptions": []
        },
        {
          "id": "kp004",
          "name": "第4页要点",
          "pageRange": "4-4",
          "definition": "对于一个多位的十进制数，需要将每位十进制数用相应的BCD代码来表示。例如：",
          "keyPoints": [
            "(4)用BCD代码表示十进制数",
            "不能省略！",
            "不能省略！"
          ],
          "misconceptions": []
        },
        {
          "id": "kp005",
          "name": "第一章 数制与编码",
          "pageRange": "5-5",
          "definition": "有权码的记忆方法",
          "keyPoints": [
            "8421BCD码取得是自然二进制码的前10位",
            "三种BCD码的前5组是相同的；",
            "只需要记5的BCD编码，后续的在5的基础上累加",
            "余3BCD码：不能按权重展开，无权码",
            "余3BCD码=8421BCD码+0011",
            "例1：（01001000.1011）余3=（？）5421BCD"
          ],
          "misconceptions": []
        },
        {
          "id": "kp006",
          "name": "第一章 数制与编码",
          "pageRange": "6-6",
          "definition": "2. 可靠性编码",
          "keyPoints": [
            "（1）格雷码：",
            "任何相邻的两个码组(包括首、 尾两个码组)中，只有一个码元不同，即单位距离特性。",
            "由于首尾两个码组也具有单位距离特性，因而格雷码也叫循环码。",
            ""
          ],
          "misconceptions": []
        },
        {
          "id": "kp007",
          "name": "第7页要点",
          "pageRange": "7-7",
          "definition": "典型的Gray码",
          "keyPoints": [
            "…一位反射对称轴",
            "…二位反射对称轴",
            "…三位反射对称轴",
            "…四位反射对称轴"
          ],
          "misconceptions": []
        },
        {
          "id": "kp008",
          "name": "第8页要点",
          "pageRange": "8-8",
          "definition": "=1",
          "keyPoints": [
            "=1",
            "可以通过异或运算将n位自然码转换为n位格雷码"
          ],
          "misconceptions": []
        },
        {
          "id": "kp009",
          "name": "第一章 数制与编码",
          "pageRange": "9-9",
          "definition": "（2）奇偶校验码",
          "keyPoints": [
            "可以检测传输中错码的编码方式",
            "奇校验码：数据位+1位校验码中“1”的个数为奇数",
            "偶校验码：数据位+1位校验码中“1”的个数为偶数",
            "例：数据位11001011",
            "那么奇校验编码结果为？",
            "偶校验编码结果为？",
            "接收端的校验方法：若采用奇校验，接收端检测“1”的个数，如果仍然为奇数，则认为无错，如果变为偶数，则认为有错"
          ],
          "misconceptions": []
        }
      ],
      "pageRange": "1-9"
    },
    {
      "id": "ch002",
      "name": "第二章 基本逻辑运算与 集成逻辑门",
      "knowledgePoints": [
        {
          "id": "kp010",
          "name": "数字电路与系统设计",
          "pageRange": "10-10",
          "definition": "第二章 基本逻辑运算与    集成逻辑门",
          "keyPoints": [
            "宋娟",
            "软件学院",
            "jsong84@qq.com"
          ],
          "misconceptions": []
        },
        {
          "id": "kp011",
          "name": "内容概要",
          "pageRange": "11-11",
          "definition": "基本逻辑运算",
          "keyPoints": [
            "基本概念",
            "与、或、非逻辑运算的表示",
            "复合逻辑运算",
            "与非、或非、与或非",
            "异或、同或运算",
            "逻辑运算的优先级与完备性",
            "集成逻辑门",
            "集成逻辑门的参数",
            "集电极开路门",
            "三态门"
          ],
          "misconceptions": []
        },
        {
          "id": "kp012",
          "name": "二、复合逻辑运算",
          "pageRange": "12-12",
          "definition": "4. 异或/同或运算",
          "keyPoints": [
            "（1）异或：当输入两变量不同为1，相同为0",
            "1）真值表                            2）逻辑表达式",
            "3）逻辑符号",
            "1",
            "1",
            "0",
            "0",
            "1",
            "1",
            "1",
            "0",
            "1",
            "0",
            "0",
            "0",
            "A",
            "B",
            "F"
          ],
          "misconceptions": []
        },
        {
          "id": "kp013",
          "name": "二、复合逻辑运算",
          "pageRange": "13-13",
          "definition": "4. 异或/同或运算",
          "keyPoints": [
            "（2）同或：当输入两变量相同为1，不同为0",
            "1）真值表                            2）逻辑表达式",
            "3）逻辑符号",
            "·",
            "1",
            "1",
            "1",
            "0",
            "1",
            "0",
            "1",
            "0",
            "0",
            "0",
            "0",
            "1",
            "A",
            "B",
            "F"
          ],
          "misconceptions": []
        },
        {
          "id": "kp014",
          "name": "二、复合逻辑运算",
          "pageRange": "14-14",
          "definition": "4. 异或/同或运算",
          "keyPoints": [
            "常用逻辑表达式",
            "例：",
            "当C=0，F=？",
            "当C=1，F=？",
            "可以作为控制电路，输出原变量或反变量！"
          ],
          "misconceptions": []
        },
        {
          "id": "kp015",
          "name": "二、复合逻辑运算",
          "pageRange": "15-15",
          "definition": "异或运算的奇偶特性",
          "keyPoints": [
            "奇数个1相异或结果为1",
            "偶数个1相异或结果为0",
            "异或运算的奇偶特性"
          ],
          "misconceptions": []
        },
        {
          "id": "kp016",
          "name": "异或运算的奇偶特性",
          "pageRange": "16-16",
          "definition": "可以利用异或电路实现奇偶校验的产生和检测",
          "keyPoints": [],
          "misconceptions": []
        },
        {
          "id": "kp017",
          "name": "二、复合逻辑运算",
          "pageRange": "17-17",
          "definition": "例2. 已知输入A、B和输出F的波形，由此判断F与A、B的逻辑关系为（）",
          "keyPoints": [],
          "misconceptions": []
        },
        {
          "id": "kp018",
          "name": "五、OC门与三态门",
          "pageRange": "18-18",
          "definition": "OC门和三态门是允许输出端直接并接在一起的两种TTL门",
          "keyPoints": [
            "集电极开路门（OC门）"
          ],
          "misconceptions": []
        },
        {
          "id": "kp019",
          "name": "第19页要点",
          "pageRange": "19-19",
          "definition": "(1) 电路结构及功能分析。OC门的电路特点是其输出管的集电极开路。使用时，必须外接“上拉电阻RC”和+UCC相连。多个OC门输出端相连时，可以共用一个上拉电阻RC， 如图2 - 19所示。",
          "keyPoints": [
            "图 2 – 19  多个OC门并联",
            "(a) 线与逻辑电路； (b) 等效逻辑图"
          ],
          "misconceptions": []
        },
        {
          "id": "kp020",
          "name": "第20页要点",
          "pageRange": "20-20",
          "definition": "OC门接入上拉电阻RC后，与图2 - 13所示的与非门的差别仅在于用外接电阻RC取代了由V3和V4构成的有源负载。",
          "keyPoints": [
            "当F1、F2输出低电平时，F为低电平；",
            "当F1、F2输出高电平时，F也为高电平；",
            "如果至少一个 OC 输出处在低电平（即逻辑 0），那么Rc会吸收电流、将输出线拉到低电平。",
            "线与",
            "因为Rc较大，无论两个OC门处于何种状态，在VCC和地之间都不会出现低阻通路，电路可以安全工作"
          ],
          "misconceptions": []
        },
        {
          "id": "kp021",
          "name": "四、集成逻辑门",
          "pageRange": "21-21",
          "definition": "应用",
          "keyPoints": [
            "实现多路信号在总线(母线)上的分时传输，",
            "实现“与或非”逻辑运算"
          ],
          "misconceptions": []
        },
        {
          "id": "kp022",
          "name": "四、集成逻辑门",
          "pageRange": "22-22",
          "definition": "三态门",
          "keyPoints": [
            "在很多系统中，采用总线结构，方便的增加或去掉某些外设，而不改变原有的结构。要求未被选中的外设接口挂在总线上的状态与总线脱钩，消除对总线的影响",
            "三态门出了有两个逻辑电平外，还有第三种状态：高阻态，相当于悬空，输出不会对其他相连的设备产生影响"
          ],
          "misconceptions": []
        },
        {
          "id": "kp023",
          "name": "第23页要点",
          "pageRange": "23-23",
          "definition": "和普通TTL不同，多了一个控制端G，",
          "keyPoints": [
            "当G=0时，          ，",
            "当G=1时，输出高阻态"
          ],
          "misconceptions": []
        },
        {
          "id": "kp024",
          "name": "第24页要点",
          "pageRange": "24-24",
          "definition": "(2)  分类。三态门可以按如下的方式分类：",
          "keyPoints": [
            "① 按逻辑功能分，如三态与非门、三态缓冲门、三态非门(三态倒相门)、三态与门。",
            "② 按控制模式分为两类，即低电平有效的三态门和高电平有效的三态门。"
          ],
          "misconceptions": []
        },
        {
          "id": "kp025",
          "name": "三态门的应用",
          "pageRange": "25-25",
          "definition": "（1）多路数据在总线上的分时传送",
          "keyPoints": [
            "（2）实现数据的可控双向传送"
          ],
          "misconceptions": []
        }
      ],
      "pageRange": "10-25"
    },
    {
      "id": "ch003",
      "name": "第三章 布尔代数与逻辑函数化简",
      "knowledgePoints": [
        {
          "id": "kp026",
          "name": "数字电路与系统设计",
          "pageRange": "26-26",
          "definition": "第三章 布尔代数与逻辑函数化简",
          "keyPoints": [
            "宋娟",
            "软件学院",
            "jsong84@qq.com"
          ],
          "misconceptions": []
        },
        {
          "id": "kp027",
          "name": "内容概要",
          "pageRange": "27-27",
          "definition": "基本公式和三大法则",
          "keyPoints": [
            "基本公式",
            "三大法则",
            "逻辑函数的代数法化简",
            "化简原则",
            "化简方法",
            "卡诺图化简",
            "最小项标准式",
            "卡诺图表示与化简",
            "各种逻辑形式的化简"
          ],
          "misconceptions": []
        },
        {
          "id": "kp028",
          "name": "3.1 基本公式和法则",
          "pageRange": "28-28",
          "definition": "基本公式",
          "keyPoints": [
            "0-1律",
            "自等律",
            "互补律",
            "等幂律",
            "交换律",
            "结合律",
            "分配律"
          ],
          "misconceptions": []
        },
        {
          "id": "kp029",
          "name": "3.1 基本公式和法则",
          "pageRange": "29-29",
          "definition": "基本公式",
          "keyPoints": [
            "吸收律1：两个逻辑相邻项可以合并为一项，保留相同的变量，消去不同的变量",
            "在逻辑函数化简中使用最为广泛",
            "吸收律2     若式中包含某单因子项，则包含该因子的其余项为多余项。",
            "当某一项完全包含了另外一项，包含的这一项就可以被消去",
            "含有相同的变量，其中只有一项取值不同"
          ],
          "misconceptions": []
        },
        {
          "id": "kp030",
          "name": "3.1 基本公式和法则",
          "pageRange": "30-30",
          "definition": "基本公式",
          "keyPoints": [
            "吸收律3：若式中包含某单因子项，其他项含有该因子的反因子，则该反因子可消去",
            "证明："
          ],
          "misconceptions": []
        },
        {
          "id": "kp031",
          "name": "3.1 基本公式和法则",
          "pageRange": "31-31",
          "definition": "多余项定律： 当一个变量分别以原变量/反变量处在别的项中，那含有该两项余下的变量构成的项为多余项，可消去",
          "keyPoints": [
            "多余项定理的证明",
            "多余项定理的推广"
          ],
          "misconceptions": []
        },
        {
          "id": "kp032",
          "name": "3.1 基本公式和法则",
          "pageRange": "32-32",
          "definition": "摩根律/反演律",
          "keyPoints": [],
          "misconceptions": []
        },
        {
          "id": "kp033",
          "name": "3.1 基本公式和三大法则",
          "pageRange": "33-33",
          "definition": "1.代入法则： 逻辑等式中的任何变量A， 都可用另一函数Z代替，等式仍然成立。",
          "keyPoints": [
            "代入法则可以扩大基本公式的应用范围。",
            "同理可将摩根定律推广到n变量",
            "例 1   证明",
            "令"
          ],
          "misconceptions": []
        },
        {
          "id": "kp034",
          "name": "3.1 基本公式和三大法则",
          "pageRange": "34-34",
          "definition": "2.对偶法则：原式F成立，则其对偶式G也一定成立。",
          "keyPoints": [
            "对偶式的求法：",
            "将其中的“+”换成“·”， “·”换成“+”， “１”换成“0”， “0”换成“1”，并保持原先的逻辑优先级， 变量不变， 两变量以上的非号不动。",
            "可以减少公式的记忆量"
          ],
          "misconceptions": []
        },
        {
          "id": "kp035",
          "name": "第35页要点",
          "pageRange": "35-35",
          "definition": "3. 反演法则",
          "keyPoints": [
            "由原函数求反函数，称为反演或求反。摩根定律是进行反演的重要工具。 多次应用摩根定律，可以求出一个函数的反函数。 例：用摩根律求                                       的反函数",
            "反演法则: 将原函数F中的“·”换成“+”, “+”换成“·”； “0”换成“1”， “1”换成“0”； 原变量换成反变量， 反变量换成原变量，长非号即两个或两个以上变量的非号不变， 即可得反函数。",
            "例"
          ],
          "misconceptions": []
        },
        {
          "id": "kp036",
          "name": "第36页要点",
          "pageRange": "36-36",
          "definition": "4.  综合例子",
          "keyPoints": [
            "例3：函数的                          最简与或式为？"
          ],
          "misconceptions": []
        },
        {
          "id": "kp037",
          "name": "3.3 卡诺图法化简",
          "pageRange": "37-37",
          "definition": "2. 最小项标准式",
          "keyPoints": [
            "最小项： 对于一个给定变量数目的逻辑函数， 所有变量参加相“与”的项叫做最小项。 在一个最小项中， 每个变量只能以原变量或反变量出现一次。",
            "两变量有4个最小项：",
            "三变量8个最小项：",
            "N变量：2n个最小项",
            "最小项标准式：全是由最小项组成的“与或”式， 便是最小项标准式(不一定由全部最小项组成)。"
          ],
          "misconceptions": []
        },
        {
          "id": "kp038",
          "name": "3. 卡诺图的结构",
          "pageRange": "38-38",
          "definition": "把图中的几何相邻和逻辑相邻关系一一对应起来",
          "keyPoints": [
            "格雷码",
            "几何相邻还包括首尾相邻"
          ],
          "misconceptions": []
        },
        {
          "id": "kp039",
          "name": "4  逻辑函数的卡诺图表示法",
          "pageRange": "39-39",
          "definition": "（1）函数是最小项标准式",
          "keyPoints": [
            "（2）不是最小项标准式，先整理成最小项标准式"
          ],
          "misconceptions": []
        },
        {
          "id": "kp040",
          "name": "利用卡诺图化简最简与或式",
          "pageRange": "40-40",
          "definition": "步骤：",
          "keyPoints": [
            "（1）用卡诺图表示原始函数",
            "（2）用卡诺图合并最小项，圈住所有的“1”；",
            "（3）将卡诺圈的结果相或，得到最终的化简函数。",
            "注意事项：",
            "（1）要圈住所有的“1”；",
            "（2）卡诺圈要尽可能的大，圈越大，输入变量越少；",
            "（3）卡诺圈要尽可能的少，圈越少，与项越少；",
            "（4）不要重复圈，若某圈中的“1”均被其余圈圈过，则是一个多余圈"
          ],
          "misconceptions": []
        },
        {
          "id": "kp041",
          "name": "其他逻辑形式的化简",
          "pageRange": "41-41",
          "definition": "（1）最简与非式：将与或式二次取反，用摩根律展开求得与非式",
          "keyPoints": [
            "例：                    化简为最简与非式",
            "例：",
            "步骤：圈“1”取反得每个与非项，将全部与非项再与非得到与非式"
          ],
          "misconceptions": []
        },
        {
          "id": "kp042",
          "name": "其他逻辑形式的化简",
          "pageRange": "42-42",
          "definition": "（2）最简与或非式：将反函数化为最简与或式，再求非一次得到F的最简与或非式",
          "keyPoints": [
            "例：                    化简为最简与或非式",
            "圈0得到反函数的最简与或式",
            "再取反得到原函数F的最简与或非式"
          ],
          "misconceptions": []
        },
        {
          "id": "kp043",
          "name": "其他逻辑形式的化简",
          "pageRange": "43-43",
          "definition": "（3）最简或与式：将最简与或非式用两次摩根律展开",
          "keyPoints": [
            "例：                    化简为最简或与式",
            "圈0得到与或非式的与项",
            "将每个与项取反",
            "在用摩根律展开得到或项",
            "最后将或项相与得到或与式",
            "取反",
            "摩根律"
          ],
          "misconceptions": []
        },
        {
          "id": "kp044",
          "name": "其他逻辑形式的化简",
          "pageRange": "44-44",
          "definition": "（4）最简或非式：将最简或与式二次取反，用摩根律展开一次",
          "keyPoints": [
            "例：                    化简为最简或非式",
            "圈0得到与或非式的与项",
            "将每个与项用摩根律展开得到或非项",
            "最后将或非项相或非得到或非式",
            "摩根律"
          ],
          "misconceptions": []
        },
        {
          "id": "kp045",
          "name": "其他逻辑形式的化简",
          "pageRange": "45-45",
          "definition": "例求                                                      的最简与或式、与非式、与或非式、或与式和或非式",
          "keyPoints": [],
          "misconceptions": []
        },
        {
          "id": "kp046",
          "name": "含有无关项逻辑函数的化简",
          "pageRange": "46-46",
          "definition": "实际的逻辑问题中，变量的某些取值组合不允许出现， 或者是变量之间具有一定的制约关系。我们将这类问题称为非完全描述",
          "keyPoints": [
            "例如：8421BCD编码",
            "例如：十字路口红绿灯",
            "无关项：在逻辑函数中不允许出现的最小项，也称为约束项"
          ],
          "misconceptions": []
        },
        {
          "id": "kp047",
          "name": "含有无关项逻辑函数的化简",
          "pageRange": "47-47",
          "definition": "化简原则：若该无关项有利于函数化简，则圈进卡诺圈，若不利于函数化简，则不圈进卡诺圈。",
          "keyPoints": [
            "原因：该无关项不可能出现，所以可以对它任意赋值，不影响函数的结果"
          ],
          "misconceptions": []
        },
        {
          "id": "kp048",
          "name": "含有无关项逻辑函数的化简",
          "pageRange": "48-48",
          "definition": "例：化简                                  ，约束条件为BD=0",
          "keyPoints": [],
          "misconceptions": []
        }
      ],
      "pageRange": "26-48"
    },
    {
      "id": "ch004",
      "name": "第四章 组合逻辑电路",
      "knowledgePoints": [
        {
          "id": "kp049",
          "name": "数字电路与系统设计",
          "pageRange": "49-49",
          "definition": "第四章 组合逻辑电路",
          "keyPoints": [
            "宋娟",
            "软件学院",
            "jsong84@qq.com"
          ],
          "misconceptions": []
        },
        {
          "id": "kp050",
          "name": "内容概要",
          "pageRange": "50-50",
          "definition": "组合逻辑电路的分析",
          "keyPoints": [
            "组合逻辑电路的设计",
            "常用中规模组合逻辑器件的原理和应用",
            "半加器和全加器",
            "编码器和译码器",
            "数据选择器",
            "数据比较器",
            "组合逻辑电路的竞争与冒险",
            "竞争与冒险",
            "判别",
            "消除"
          ],
          "misconceptions": []
        },
        {
          "id": "kp051",
          "name": "第51页要点",
          "pageRange": "51-51",
          "definition": "组合逻辑电路的分析过程如下：",
          "keyPoints": [
            "(1) 由给定的逻辑电路图， 写出输出端的逻辑表达式；",
            "(2) 列出真值表；",
            "(3) 从真值表概括出逻辑功能；",
            "(4) 对原电路进行改进设计， 寻找最佳方案(这一步不一定都要进行)。",
            "4.1  组合逻辑电路的分析"
          ],
          "misconceptions": []
        },
        {
          "id": "kp052",
          "name": "第52页要点",
          "pageRange": "52-52",
          "definition": "4.2  组合逻辑电路的设计",
          "keyPoints": [
            "电路设计的任务就是根据功能设计电路。一般按如下步骤进行：",
            "(1) 将文字描述的逻辑命题变换为真值表",
            "(2) 进行函数化简， 化简形式应依据选择什么门而定。",
            "  (3) 根据化简结果和选定的门电路， 画出逻辑电路。"
          ],
          "misconceptions": []
        },
        {
          "id": "kp053",
          "name": "4.3常用中规模组合逻辑部件原理与应用",
          "pageRange": "53-53",
          "definition": "半加器/全加器",
          "keyPoints": [
            "编/译码器",
            "数据选择器",
            "数据比较器"
          ],
          "misconceptions": []
        },
        {
          "id": "kp054",
          "name": "第54页要点",
          "pageRange": "54-54",
          "definition": "图 4 – 16  74LS283 逻辑图与                  \t   引脚图",
          "keyPoints": [
            "(a) 逻辑图； (b) 引脚图"
          ],
          "misconceptions": []
        },
        {
          "id": "kp055",
          "name": "第55页要点",
          "pageRange": "55-55",
          "definition": "4.  全加器的应用",
          "keyPoints": [
            "1）实现多位二进制加法",
            "2）利用全加器实现二进制减法",
            "利用“加补”的概念，即可将减法用加法来实现"
          ],
          "misconceptions": []
        },
        {
          "id": "kp056",
          "name": "第56页要点",
          "pageRange": "56-56",
          "definition": "例 6   试用全加器构成二进制减法器。",
          "keyPoints": [],
          "misconceptions": []
        },
        {
          "id": "kp057",
          "name": "第57页要点",
          "pageRange": "57-57",
          "definition": "例 7   利用一个4位全加器同时实现加法和减法电路：c=0时做加法，c=1时做减法",
          "keyPoints": [],
          "misconceptions": []
        },
        {
          "id": "kp058",
          "name": "第58页要点",
          "pageRange": "58-58",
          "definition": "例 8  试用四位全加器构成一位 8421 码的加法电路。",
          "keyPoints": [
            "应用3：完成十进制加法即8421BCD码的加法"
          ],
          "misconceptions": []
        },
        {
          "id": "kp059",
          "name": "第59页要点",
          "pageRange": "59-59",
          "definition": "应用5：完成码制转换",
          "keyPoints": [
            "例：利用一个4位全加器完成8421BCD码和余3BCD码的双向转换"
          ],
          "misconceptions": []
        },
        {
          "id": "kp060",
          "name": "4.3.2  编码器与译码器",
          "pageRange": "60-60",
          "definition": "编码：将特定的信息或数据用二进制代码表示",
          "keyPoints": [
            "译码：编码的逆过程，将输入的二进制代码转换成特定的信息。"
          ],
          "misconceptions": []
        },
        {
          "id": "kp061",
          "name": "第61页要点",
          "pageRange": "61-61",
          "definition": "图 4-35  集成3-8译码器(74LS138)的电路图和逻辑符号",
          "keyPoints": [],
          "misconceptions": []
        },
        {
          "id": "kp062",
          "name": "第62页要点",
          "pageRange": "62-62",
          "definition": "图4-36  3 - 8译码器扩大为 4 - 16 译码器",
          "keyPoints": [
            "利用使能端进行功能扩展"
          ],
          "misconceptions": []
        },
        {
          "id": "kp063",
          "name": "译码器应用",
          "pageRange": "63-63",
          "definition": "(1)利用译码器实现组合逻辑函数，设计组合逻辑电路",
          "keyPoints": [
            "[例1] 用译码器74LS138和若干与非门，设计实现一个代码转换器，要求将3位步进码CBA转换成二进制码F3F2F1，编码表如下。"
          ],
          "misconceptions": []
        },
        {
          "id": "kp064",
          "name": "译码器的应用",
          "pageRange": "64-64",
          "definition": "2）译码器可以在数字系统中作为其它芯片的片选信号",
          "keyPoints": [
            "译码器的输出连接到三态门的使能端，进行数据的分时传送等"
          ],
          "misconceptions": []
        },
        {
          "id": "kp065",
          "name": "第65页要点",
          "pageRange": "65-65",
          "definition": "4.3.3 数据选择器",
          "keyPoints": [
            "在地址信号的控制下，从多路输入数据中选择一路作为输出"
          ],
          "misconceptions": []
        },
        {
          "id": "kp066",
          "name": "第66页要点",
          "pageRange": "66-66",
          "definition": "功能表",
          "keyPoints": [],
          "misconceptions": []
        },
        {
          "id": "kp067",
          "name": "第67页要点",
          "pageRange": "67-67",
          "definition": "常用集成数据选择器有如下几种：",
          "keyPoints": [
            "(1) 四选一数据选择器 74LS153；",
            "(2)  八选一数据选择器 74LS151；",
            "数据选择器的功能扩展",
            "例15  将四选一数据选择器扩为八选一数据选择器。"
          ],
          "misconceptions": []
        },
        {
          "id": "kp068",
          "name": "第68页要点",
          "pageRange": "68-68",
          "definition": "例16  将四选一数据选择器扩大为十六选一数据选择器。",
          "keyPoints": [],
          "misconceptions": []
        },
        {
          "id": "kp069",
          "name": "第69页要点",
          "pageRange": "69-69",
          "definition": "不利用使能端进行扩展",
          "keyPoints": [],
          "misconceptions": []
        },
        {
          "id": "kp070",
          "name": "3.2数据选择器的应用",
          "pageRange": "70-70",
          "definition": "对于具有n个地址输入端的数据选择器，表达式为",
          "keyPoints": [
            "其中mi是由地址变量An-1、… 、A1 、 A0组成的地址最小项。",
            "将函数的输入变量加到选择器的地址输入端，并根据函数F的需要选择适当的Di值，使F=Y，就可以用选择器实现逻辑函数F。",
            "任何一个具有l个输入变量的逻辑函数F也可以用输入变量的",
            "部分最小项之和来表示：",
            "1）利用数据选择器实现组合逻辑函数"
          ],
          "misconceptions": []
        },
        {
          "id": "kp071",
          "name": "3.2数据选择器实现逻辑函数",
          "pageRange": "71-71",
          "definition": "卡诺图法",
          "keyPoints": [
            "首先在卡诺图上圈出地址变量的控制范围，在此范围内，确定相应数据输入端Di,具体过程如下：",
            "和代数法的结果一致！",
            "选A、C作为地址",
            "选A、B作为地址"
          ],
          "misconceptions": []
        },
        {
          "id": "kp072",
          "name": "3.2数据选择器实现逻辑函数",
          "pageRange": "72-72",
          "definition": "例3：请用4选1实现逻辑函数：",
          "keyPoints": [
            "解：如选择AB= A1 A0，则Di为变量C、D的函数。",
            "0",
            "1",
            "0",
            "1",
            "10",
            "1",
            "0",
            "1",
            "0",
            "11",
            "1",
            "1",
            "1",
            "0",
            "01",
            "1",
            "0",
            "0",
            "1",
            "00",
            "10",
            "11",
            "01",
            "00",
            "CD",
            "AB"
          ],
          "misconceptions": []
        },
        {
          "id": "kp073",
          "name": "第73页要点",
          "pageRange": "73-73",
          "definition": "2.   集成数字比较器",
          "keyPoints": [
            "图 4 – 61  四位比较器74LS85逻辑符号"
          ],
          "misconceptions": []
        },
        {
          "id": "kp074",
          "name": "第74页要点",
          "pageRange": "74-74",
          "definition": "集成比较器的功能扩展",
          "keyPoints": [
            "串联方式扩展"
          ],
          "misconceptions": []
        },
        {
          "id": "kp075",
          "name": "第75页要点",
          "pageRange": "75-75",
          "definition": "并联方式扩展",
          "keyPoints": [],
          "misconceptions": []
        },
        {
          "id": "kp076",
          "name": "数字电路与系统设计",
          "pageRange": "76-76",
          "definition": "总复习——时序逻辑部分",
          "keyPoints": [
            "宋娟",
            "软件学院",
            "jsong84@qq.com"
          ],
          "misconceptions": []
        }
      ],
      "pageRange": "49-76"
    },
    {
      "id": "ch005",
      "name": "第五章 触发器",
      "knowledgePoints": [
        {
          "id": "kp077",
          "name": "数字电路与系统设计",
          "pageRange": "77-77",
          "definition": "第五章 触发器",
          "keyPoints": [
            "宋娟",
            "软件学院",
            "jsong84@qq.com"
          ],
          "misconceptions": []
        },
        {
          "id": "kp078",
          "name": "内容概要",
          "pageRange": "78-78",
          "definition": "时序电路概述",
          "keyPoints": [
            "电路特点和分类",
            "分析和设计时序电路的工具",
            "基本触发器",
            "五种基本触发器",
            "基本触发器的空翻和振荡",
            "集成触发器",
            "边沿触发器",
            "逻辑符号"
          ],
          "misconceptions": []
        },
        {
          "id": "kp079",
          "name": "3.1 时序电路概述",
          "pageRange": "79-79",
          "definition": "时序电路：在任何时刻电路产生的稳定输出信号不仅与该时刻电路的输入信号有关，而且还与电路过去的状态有关。",
          "keyPoints": [
            "由于它与过去的状态有关，所以电路中必须具有“记忆”功能的器件，",
            "激励信号",
            "外部输入信号",
            "外部输出信号",
            "状态输出",
            "x0",
            "xn-1",
            "q0",
            "qj-1",
            "y0",
            "yk-1",
            "z0",
            "zm-1",
            "记忆电路",
            "组合逻辑电路"
          ],
          "misconceptions": []
        },
        {
          "id": "kp080",
          "name": "同步时序和异步时序",
          "pageRange": "80-80",
          "definition": "在同步时序电路中，电路状态的变化在同一个时钟脉冲的作用下发生，即各触发器状态的转换同时完成。",
          "keyPoints": [
            "在异步时序电路中，不使用同一个时钟脉冲，即各触发器状态的转换不是同时进行的。"
          ],
          "misconceptions": []
        },
        {
          "id": "kp081",
          "name": "应用举例",
          "pageRange": "81-81",
          "definition": "次态/输出",
          "keyPoints": [
            "x",
            "状态转移表方便我们写出状态方程和输出函数"
          ],
          "misconceptions": []
        },
        {
          "id": "kp082",
          "name": "状态转移图",
          "pageRange": "82-82",
          "definition": "X/F",
          "keyPoints": [
            "00",
            "01",
            "10",
            "11",
            "0/0",
            "0/0",
            "0/0",
            "0/1",
            "1/0",
            "1/0",
            "1/0",
            "1/1",
            "状态转移图有助于分析时序电路的功能",
            "X=0加法计数器，F是进位",
            "X=1减法计数器，F是借位",
            "可控四进制计数器",
            "时序电路的描述工具",
            "状态迁移表/真值表",
            "求方程",
            "状态/激励/输出方程",
            "画逻辑电路图",
            "状态迁移图",
            "分析电路功能"
          ],
          "misconceptions": []
        },
        {
          "id": "kp083",
          "name": "触发器的基本性质",
          "pageRange": "83-83",
          "definition": "具有两个稳定的状态，分别用二进制数码的“1”和“0”表示；",
          "keyPoints": [
            "由一个稳态到另一稳态，必须有外界信号的触发；否则它将长期稳定在某个状态，即长期保持所记忆的信息；",
            "具有两个输出端：原码输出Q和反码输出Q。一般用Q的状态表明触发器的状态。如外界信号使Q=Q，则破坏了触发器的状态，这种情况在实际运用中是不允许出现的。"
          ],
          "misconceptions": []
        },
        {
          "id": "kp084",
          "name": "第84页要点",
          "pageRange": "84-84",
          "definition": "5.2   基 本 触 发 器",
          "keyPoints": [
            "5.2.1  基本RS触发器",
            "图 5 – 7  由与非门构成的基本RS触发器"
          ],
          "misconceptions": []
        },
        {
          "id": "kp085",
          "name": "第85页要点",
          "pageRange": "85-85",
          "definition": "表 5 – 7  真  值  表",
          "keyPoints": [],
          "misconceptions": []
        },
        {
          "id": "kp086",
          "name": "第86页要点",
          "pageRange": "86-86",
          "definition": "(3)  特征方程。",
          "keyPoints": [
            "特征方程又常常称为状态方程或次态方程。由于Rd和Sd不允许同时为零，因此输入必须满足",
            "我们称该方程为约束方程，该方程规定了Rd和Sd不能同时为“0”。"
          ],
          "misconceptions": []
        },
        {
          "id": "kp087",
          "name": "第87页要点",
          "pageRange": "87-87",
          "definition": "5.2.2  时钟控制的RS触发器",
          "keyPoints": [
            "图 5 – 10  钟控RS触发器"
          ],
          "misconceptions": []
        },
        {
          "id": "kp088",
          "name": "第88页要点",
          "pageRange": "88-88",
          "definition": "表 5 – 9  钟控RS触发器真值表",
          "keyPoints": [],
          "misconceptions": []
        },
        {
          "id": "kp089",
          "name": "第89页要点",
          "pageRange": "89-89",
          "definition": "2.   状态表、状态图及特征方程",
          "keyPoints": [
            "约束条件",
            "图5-11 钟控RS触发器状态表和状态图",
            "(a) 状态表； (b) 状态图"
          ],
          "misconceptions": []
        },
        {
          "id": "kp090",
          "name": "第90页要点",
          "pageRange": "90-90",
          "definition": "5.2.3  D触发器",
          "keyPoints": [
            "图 5-13   D触发器"
          ],
          "misconceptions": []
        },
        {
          "id": "kp091",
          "name": "第91页要点",
          "pageRange": "91-91",
          "definition": "表 5 – 10  D触发器真值表",
          "keyPoints": [
            "置0态",
            "置1态"
          ],
          "misconceptions": []
        },
        {
          "id": "kp092",
          "name": "第92页要点",
          "pageRange": "92-92",
          "definition": "2.  状态表、状态图及特征方程",
          "keyPoints": [
            "Qn+1=D",
            "即触发器向何状态翻转，由当前输入控制函数D确定： D=0，则Qn+1=0; D=1，则Q n+1=1。",
            "如已知CP、D端波形，则D触发器状态波形如图 5 - 14(c)所示。"
          ],
          "misconceptions": []
        },
        {
          "id": "kp093",
          "name": "第93页要点",
          "pageRange": "93-93",
          "definition": "逻辑电路",
          "keyPoints": [
            "特征方程",
            "时钟控制的T触发器"
          ],
          "misconceptions": []
        },
        {
          "id": "kp094",
          "name": "第94页要点",
          "pageRange": "94-94",
          "definition": "1.  功能描述",
          "keyPoints": [
            "当CP=1时，功能如下：设原态Qn=0，经反馈线a使C门封闭，反馈线b使D门开启。当计数脉冲T加进来(T=1)，D门输出为0，C门输出为1，则Q由“0”态翻为“1”态，Q 翻为“0”态，翻转一次。如原态为1，情况正好相反，反馈线使C门开启，D门关闭，C门输出为 0，D门输出为1。则当T=1 时，触发器Q端由1翻为0，Q端由 0 翻为 1，翻转一次。其真值表如表 5 - 11所示。"
          ],
          "misconceptions": []
        },
        {
          "id": "kp095",
          "name": "第95页要点",
          "pageRange": "95-95",
          "definition": "表5-11  T触发器真值表",
          "keyPoints": [
            "维持态",
            "翻转态"
          ],
          "misconceptions": []
        },
        {
          "id": "kp096",
          "name": "第96页要点",
          "pageRange": "96-96",
          "definition": "状态方程",
          "keyPoints": [
            "波形图",
            "状态转移图"
          ],
          "misconceptions": []
        },
        {
          "id": "kp097",
          "name": "时钟控制的JK触发器",
          "pageRange": "97-97",
          "definition": "逻辑电路",
          "keyPoints": [
            "特征方程"
          ],
          "misconceptions": []
        },
        {
          "id": "kp098",
          "name": "第98页要点",
          "pageRange": "98-98",
          "definition": "表 5 – 12  JK触发器真值表",
          "keyPoints": [],
          "misconceptions": []
        },
        {
          "id": "kp099",
          "name": "第99页要点",
          "pageRange": "99-99",
          "definition": "2. 状态表、状态图及特征方程",
          "keyPoints": [
            "图 5 – 18  JK触发器状态表和状态图"
          ],
          "misconceptions": []
        },
        {
          "id": "kp100",
          "name": "第100页要点",
          "pageRange": "100-100",
          "definition": "基本触发器的空翻现象",
          "keyPoints": [
            "空翻现象：在一个CP的有效期内，触发器的状态随着激励信号发生多次翻转。",
            "但是在应用中希望在一个CP的有效期内，触发器的状态只翻转一次，如计数器等"
          ],
          "misconceptions": []
        },
        {
          "id": "kp101",
          "name": "第101页要点",
          "pageRange": "101-101",
          "definition": "基本触发器的振荡现象",
          "keyPoints": [
            "振荡现象：CP有效期内，Q端状态反复不停的变化，导致无法确定最终触发器停在什么状态，无法正常使用，以T触发器和JK触发器为典型。"
          ],
          "misconceptions": []
        },
        {
          "id": "kp102",
          "name": "第102页要点",
          "pageRange": "102-102",
          "definition": "解决方法",
          "keyPoints": [
            "产生原因：以上触发器都是电平触发，只要CP=1，触发均有效；",
            "解决方法：将电平触发改成边沿触发，仅仅在CP的上升沿或下降沿触发有效，其余时刻均处在维持状态"
          ],
          "misconceptions": []
        },
        {
          "id": "kp103",
          "name": "第103页要点",
          "pageRange": "103-103",
          "definition": "逻辑符号",
          "keyPoints": [
            "电平触发",
            "边沿触发（上升沿触发）",
            "电平触发",
            "边沿触发（下降沿触发）"
          ],
          "misconceptions": []
        },
        {
          "id": "kp104",
          "name": "第104页要点",
          "pageRange": "104-104",
          "definition": "例：触发器电路如图所示，求出状态方程，并画出波形，Q的初始状态为0",
          "keyPoints": [
            "CP",
            "A",
            "Q"
          ],
          "misconceptions": []
        }
      ],
      "pageRange": "77-104"
    },
    {
      "id": "ch006",
      "name": "第六章 时序逻辑电路",
      "knowledgePoints": [
        {
          "id": "kp105",
          "name": "数字电路与系统设计",
          "pageRange": "105-105",
          "definition": "第六章 时序逻辑电路",
          "keyPoints": [
            "宋娟",
            "软件学院",
            "jsong84@qq.com"
          ],
          "misconceptions": []
        },
        {
          "id": "kp106",
          "name": "内容概要",
          "pageRange": "106-106",
          "definition": "时序逻辑电路的分析",
          "keyPoints": [
            "同步时序电路分析",
            "异步时序电路分析",
            "同步时序电路设计",
            "计数器",
            "计数器的分类和组成规律",
            "异步集成计数器74LS90",
            "同步集成计数器74LS161",
            "寄存器和移位寄存器",
            "原理和组成",
            "集成移位寄存器74LS194",
            "序列信号发生器"
          ],
          "misconceptions": []
        },
        {
          "id": "kp107",
          "name": "6.1 时序电路分析",
          "pageRange": "107-107",
          "definition": "时序电路分析的步骤",
          "keyPoints": [
            "确定电路类型：同步/异步、莫尔型/米里型",
            "根据电路图写方程",
            "根据方程得到状态真值表",
            "将真值表转换为状态迁移图",
            "根据状态迁移图描述功能，画出波形",
            "激励方程",
            "状态方程 （激励方程代入触发器的状态方程）",
            "输出方程",
            "时钟方程（异步时序电路）"
          ],
          "misconceptions": []
        },
        {
          "id": "kp108",
          "name": "第108页要点",
          "pageRange": "108-108",
          "definition": "例 1    时序电路如图 6 - 1 所示，分析其功能。",
          "keyPoints": [
            "图 6 – 1  例 1 图",
            "时序分析电路举例"
          ],
          "misconceptions": []
        },
        {
          "id": "kp109",
          "name": "第109页要点",
          "pageRange": "109-109",
          "definition": "根据方程可得出状态迁移表，如表 6 - 2 所示，再由表得状态迁移图， 如图 6 -5 所示。",
          "keyPoints": [
            "表 6 – 2  例 1 状态表"
          ],
          "misconceptions": []
        },
        {
          "id": "kp110",
          "name": "第110页要点",
          "pageRange": "110-110",
          "definition": "图 6 – 5  例 1 状态迁移图",
          "keyPoints": [
            "五进制的加法计数器，而且有自启动能力"
          ],
          "misconceptions": []
        },
        {
          "id": "kp111",
          "name": "第111页要点",
          "pageRange": "111-111",
          "definition": "6.1.2  异步时序电路分析举例",
          "keyPoints": [
            "例 4  异步时序电路如图 6 - 10 所示，试分析其功能。",
            "图 6 – 10  例 4 图"
          ],
          "misconceptions": []
        },
        {
          "id": "kp112",
          "name": "第112页要点",
          "pageRange": "112-112",
          "definition": "表 6 – 4  例 4 状态真值表",
          "keyPoints": [],
          "misconceptions": []
        },
        {
          "id": "kp113",
          "name": "第113页要点",
          "pageRange": "113-113",
          "definition": "图 6 – 11  例 4 状态迁移图",
          "keyPoints": [],
          "misconceptions": []
        },
        {
          "id": "kp114",
          "name": "同步时序电路设计",
          "pageRange": "114-114",
          "definition": "一般步骤：",
          "keyPoints": [
            "1）建立原始状态图；",
            "2）状态化简；",
            "3）状态编码；",
            "4）求激励方程和输出方程；",
            "5）画逻辑电路图"
          ],
          "misconceptions": []
        },
        {
          "id": "kp115",
          "name": "第115页要点",
          "pageRange": "115-115",
          "definition": "例 ：设计一个时序电路，检测101序列信号，允许重叠。请做出原始状态图",
          "keyPoints": [
            "解   例：x：00110010101",
            "z：00000000101",
            "s0：未检测到1；s1：检测到1个“1”；",
            "s2：检测到“10”；s3：检测到“101”",
            "s0",
            "s1",
            "s2",
            "s3",
            "0/0",
            "1/0",
            "0/0",
            "1/1",
            "0/0",
            "0/0",
            "1/0",
            "1/0"
          ],
          "misconceptions": []
        },
        {
          "id": "kp116",
          "name": "第116页要点",
          "pageRange": "116-116",
          "definition": "例2：已知某同步时序电路的状态迁移图如图所示，",
          "keyPoints": [
            "用JK触发器实现",
            "00",
            "01",
            "10",
            "0/0",
            "0/0",
            "0/1",
            "1/0",
            "1/1",
            "可控双向三进制计数器",
            "X=0：加法计数",
            "X=1：减法计数",
            "1)状态迁移图——状态迁移表",
            "1/0"
          ],
          "misconceptions": []
        },
        {
          "id": "kp117",
          "name": "第117页要点",
          "pageRange": "117-117",
          "definition": "2)求激励方程和输出方程",
          "keyPoints": [
            "激励方程：",
            "输出方程："
          ],
          "misconceptions": []
        },
        {
          "id": "kp118",
          "name": "6.3 计数器",
          "pageRange": "118-118",
          "definition": "计数器：用于累计和寄存输入脉冲个数的时序逻辑器件",
          "keyPoints": [
            "用于计数、分频、产生时序等",
            "分类",
            "同步计数器",
            "异步计数器",
            "模2计数器      2n",
            "非模2计数器   十进制",
            "加法计数",
            "减法计数",
            "双向计数",
            "按模数分类",
            "按计数增减趋势"
          ],
          "misconceptions": []
        },
        {
          "id": "kp119",
          "name": "6.3.2  2n计数器组成规律",
          "pageRange": "119-119",
          "definition": "2n同步计数器",
          "keyPoints": [
            "2n异步计数器",
            "1. 2n同步计数器:所有触发器均接同一CP，在CP作用下同时翻转",
            "最低位：每个CP时钟都翻转一次",
            "其余位：在低位全部为“1”时，低位向高位进位才翻转"
          ],
          "misconceptions": []
        },
        {
          "id": "kp120",
          "name": "第120页要点",
          "pageRange": "120-120",
          "definition": "6.3.2  2n进制计数器组成规",
          "keyPoints": [
            "…"
          ],
          "misconceptions": []
        },
        {
          "id": "kp121",
          "name": "第121页要点",
          "pageRange": "121-121",
          "definition": "图 6 – 22  同步四位二进制加法计数器",
          "keyPoints": [],
          "misconceptions": []
        },
        {
          "id": "kp122",
          "name": "2.2n进制异步计数器",
          "pageRange": "122-122",
          "definition": "最低位：每个CP时钟都翻转一次",
          "keyPoints": [
            "其余位：在低位从1->0时，产生进位，将其翻转",
            "令低位的状态作为当前位的CP，将其触发"
          ],
          "misconceptions": []
        },
        {
          "id": "kp123",
          "name": "第123页要点",
          "pageRange": "123-123",
          "definition": "6.3.3  集成计数器功能分析及其应用",
          "keyPoints": [
            "表 6 – 11  常用TTL型MSI计数器"
          ],
          "misconceptions": []
        },
        {
          "id": "kp124",
          "name": "1. 异步十进制计数器74LS90",
          "pageRange": "124-124",
          "definition": "74LS90： 2-5-10异步计数器，由一个二进制和一个五进制",
          "keyPoints": [
            "计数器级联构成",
            "二进制计数器",
            "五进制计数器",
            "将二者级联构成十进制异步计数器",
            "先2后5,2*5=10，CP与CP1相连，QA与CP2相连",
            "先5后2,5*2=10，CP与CP2相连，QD与CP1相连"
          ],
          "misconceptions": []
        },
        {
          "id": "kp125",
          "name": "第125页要点",
          "pageRange": "125-125",
          "definition": "图 6 – 28  74LS90 组成十进制计数器的两种方法",
          "keyPoints": [
            "(a) 8421BCD码计数方式； (b) 5421BCD码计数方式",
            "逻辑符号"
          ],
          "misconceptions": []
        },
        {
          "id": "kp126",
          "name": "功能表",
          "pageRange": "126-126",
          "definition": "（该页无可提取文本，可能以图片/图形为主）",
          "keyPoints": [],
          "misconceptions": []
        },
        {
          "id": "kp127",
          "name": "74LS90计数器应用",
          "pageRange": "127-127",
          "definition": "1. 二进制计数：CP1=CP，CP2=0，QA",
          "keyPoints": [
            "2.五进制计数：CP1=0，CP2=CP，QDQCQB",
            "3. 8421BCD计数：CP1=CP，CP2=QA， QDQCQB QA",
            "4. 5421BCD计数：CP1=QD，CP2=CP， QAQDQCQB",
            "5.任意进制计数"
          ],
          "misconceptions": []
        },
        {
          "id": "kp128",
          "name": "任意进制计数",
          "pageRange": "128-128",
          "definition": "1. 小于十进制——反馈归零法",
          "keyPoints": [
            "当计数至所需状态时，跳过多余的状态，直接利用置零端强制归零",
            "例：利用74LS90组成七进制计数器"
          ],
          "misconceptions": []
        },
        {
          "id": "kp129",
          "name": "第129页要点",
          "pageRange": "129-129",
          "definition": "1) 8421BCD码七进制计数器",
          "keyPoints": [],
          "misconceptions": []
        },
        {
          "id": "kp130",
          "name": "第130页要点",
          "pageRange": "130-130",
          "definition": "1）连成8421BCD十进制计数器，CP=CP1，CP2=QA",
          "keyPoints": [
            "2）确定过渡态为0111，即QBQCQA=111",
            "3）将过渡态中为1的状态端相与作为异步清零信号：R01=R02=QCQBQA"
          ],
          "misconceptions": []
        },
        {
          "id": "kp131",
          "name": "第131页要点",
          "pageRange": "131-131",
          "definition": "② 分别说明(a)、(b)电路的功能",
          "keyPoints": [
            "。",
            "例4:74LS90组成电路如图所示",
            "1）列出状态迁移表",
            "2）指出其功能"
          ],
          "misconceptions": []
        },
        {
          "id": "kp132",
          "name": "第132页要点",
          "pageRange": "132-132",
          "definition": "组成24进制计数器",
          "keyPoints": [
            "基本RS触发器",
            "Rd",
            "Sd",
            "Q"
          ],
          "misconceptions": []
        },
        {
          "id": "kp133",
          "name": "第133页要点",
          "pageRange": "133-133",
          "definition": "2.  同步式集成计数器 74LS161",
          "keyPoints": [
            "功能表",
            "Cr：异步清零端，低电平有效",
            "LD：同步预置端，低电平有效",
            "PT：用于计数器级联",
            "Oc"
          ],
          "misconceptions": []
        },
        {
          "id": "kp134",
          "name": "第134页要点",
          "pageRange": "134-134",
          "definition": "应用：组成任意进制计数器",
          "keyPoints": [
            "反馈清零法：用异步清零端清零（同74LS90）",
            "反馈预置法：用同步预置端预置",
            "例 9  用74LS161 构成十进制计数器。",
            "前10个状态：0~9，0000-1001",
            "后10个状态：6~15，0110-1111",
            "中间10个状态：3~12，0011-1100"
          ],
          "misconceptions": []
        },
        {
          "id": "kp135",
          "name": "第135页要点",
          "pageRange": "135-135",
          "definition": "例：用74LS161组成起始状态为0100的八进制计数器",
          "keyPoints": [
            "1）列出状态迁移表",
            "2）画出逻辑电路图"
          ],
          "misconceptions": []
        },
        {
          "id": "kp136",
          "name": "第136页要点",
          "pageRange": "136-136",
          "definition": "74LS161功能扩展",
          "keyPoints": [
            "利用P、T端进行扩展"
          ],
          "misconceptions": []
        },
        {
          "id": "kp137",
          "name": "第137页要点",
          "pageRange": "137-137",
          "definition": "6.4寄存器与移位寄存器",
          "keyPoints": [
            "6.4.1 寄存器：暂存二进制代码，用于实现数据的清除、接收、保持、和输出。存放参与运算的数据中间结果",
            "特点：存放量少、存放时间短",
            "构成：由触发器和门电路构成",
            "CP=1：D1~D4送入触发器，输出Q1~Q4=D1~D4",
            "CP=0：状态保持不变，达到锁存数据的目的"
          ],
          "misconceptions": []
        },
        {
          "id": "kp138",
          "name": "第138页要点",
          "pageRange": "138-138",
          "definition": "移位寄存器：除了具有基本寄存器的保持、输出、清除外，还具有移位功能",
          "keyPoints": [
            "左移：数据向左移一位，如0100      1000",
            "右移：数据向右移一位，如0100      0010"
          ],
          "misconceptions": []
        },
        {
          "id": "kp139",
          "name": "第139页要点",
          "pageRange": "139-139",
          "definition": "6.4.3  集成移位寄存器功能分析及其应用",
          "keyPoints": [],
          "misconceptions": []
        },
        {
          "id": "kp140",
          "name": "第140页要点",
          "pageRange": "140-140",
          "definition": "表 6 – 22  74LS194功能表",
          "keyPoints": [],
          "misconceptions": []
        },
        {
          "id": "kp141",
          "name": "第141页要点",
          "pageRange": "141-141",
          "definition": "74LS194的应用",
          "keyPoints": [
            "1. 数学运算：完成乘除2的运算",
            "左移：数据向左移一位，如0100      1000",
            "4",
            "右移：数据向右移一位，如0100      0010",
            "8",
            "4",
            "2",
            "乘2",
            "除2"
          ],
          "misconceptions": []
        },
        {
          "id": "kp142",
          "name": "第142页要点",
          "pageRange": "142-142",
          "definition": "3. 组成移位型计数器",
          "keyPoints": [
            "通过移位构成不同的状态，形成移位型计数器",
            "图 6 – 52  移位型计数器一般结构"
          ],
          "misconceptions": []
        },
        {
          "id": "kp143",
          "name": "第143页要点",
          "pageRange": "143-143",
          "definition": "常用的移位型计数器",
          "keyPoints": [
            "环型计数器",
            "扭环形型计数器",
            "1）环型计数器",
            "进位模数=触发器级数",
            "不具有自启动能力"
          ],
          "misconceptions": []
        },
        {
          "id": "kp144",
          "name": "第144页要点",
          "pageRange": "144-144",
          "definition": "2）扭环形计数器",
          "keyPoints": [
            "进位模数=2n",
            "不具有自启动能力"
          ],
          "misconceptions": []
        },
        {
          "id": "kp145",
          "name": "第145页要点",
          "pageRange": "145-145",
          "definition": "任意进制的移位型计数器",
          "keyPoints": [
            "通过组合逻辑电路生成移位信号",
            "通过移位生成下一个状态"
          ],
          "misconceptions": []
        },
        {
          "id": "kp146",
          "name": "第146页要点",
          "pageRange": "146-146",
          "definition": "序列信号发生器是能够循环产生一组或多组序列信号的时序电路，它可以用移位寄存器或计数器构成",
          "keyPoints": [
            "6.5   序列信号发生器",
            "计数型序列信号发生器",
            "移位型序列信号发生器"
          ],
          "misconceptions": []
        },
        {
          "id": "kp147",
          "name": "第147页要点",
          "pageRange": "147-147",
          "definition": "2.  计数型序列码发生器",
          "keyPoints": [
            "图 6 – 66  计数型序列码发生器结构框图"
          ],
          "misconceptions": []
        },
        {
          "id": "kp148",
          "name": "第148页要点",
          "pageRange": "148-148",
          "definition": "例 18   设计 1101000101 序列信号发生器。",
          "keyPoints": [
            "解  由于给定序列长度P=10，故先用 74LS161 设计一个模10的计数器，我们利用74LS161 的预置端LD，用后 10 个状态，即 0110~1111。令该 10 个状态中每一个状态的输出符合给定序列的要求，列出其真值表如表 6-29所示，对应的输出卡诺图如图6-67(a)所示。采用八选一数据选择器实现，电路如图 6 - 67(b) 所示。"
          ],
          "misconceptions": []
        },
        {
          "id": "kp149",
          "name": "第149页要点",
          "pageRange": "149-149",
          "definition": "表 6 – 29  真值表",
          "keyPoints": [],
          "misconceptions": []
        },
        {
          "id": "kp150",
          "name": "第150页要点",
          "pageRange": "150-150",
          "definition": "图 6 – 67  例 18 设计过程及逻辑图",
          "keyPoints": [],
          "misconceptions": []
        },
        {
          "id": "kp151",
          "name": "第151页要点",
          "pageRange": "151-151",
          "definition": "2.  反馈移位型序列信号发生器",
          "keyPoints": [
            "图 6 – 61  反馈移位型序列信号发生器框图",
            "从移位寄存器的某一输出端得到周期性的序列，相当于是把周期序列转换为串行输出"
          ],
          "misconceptions": []
        },
        {
          "id": "kp152",
          "name": "第152页要点",
          "pageRange": "152-152",
          "definition": "其设计按以下步骤进行：",
          "keyPoints": [
            "(1) 根据给定序列信号的循环长度M，确定移存器位数n, 2n-1<M≤2n。",
            "(2) 确定移位寄存器的M个独立状态。",
            "将给定的序列码按照移位规律每n位一组，划分为M个状态。",
            "(3) 根据M个不同状态列出移存器的状态表和反馈函数表，求出反馈函数F的表达式。",
            "(4) 检查自启动性能。",
            "(5) 画逻辑图。"
          ],
          "misconceptions": []
        },
        {
          "id": "kp153",
          "name": "第153页要点",
          "pageRange": "153-153",
          "definition": "例 16  设计一个 00011101 序列发生器。",
          "keyPoints": [
            "解 (1) 确定移存器的位数n。因M=8，故n≥3，选定为三位，用74LS194 的三位。",
            "(2) 确定移存器的八个独立状态。将序列码00011101按照每三位一组，划分为八个状态，其迁移关系如下所示："
          ],
          "misconceptions": []
        },
        {
          "id": "kp154",
          "name": "第154页要点",
          "pageRange": "154-154",
          "definition": "(3) 作出反馈函数表，如表6-27 所示，由迁移关系可看出移存器只进行左移操作，因此S1=1, S0=0。将F(SL)的卡诺图填入图 6 - 62(a)中，选用四选一实现F(SL)函数，其逻辑图如图 6 - 62(b)所示。",
          "keyPoints": [
            "表 6 – 27  反馈函数表"
          ],
          "misconceptions": []
        },
        {
          "id": "kp155",
          "name": "第155页要点",
          "pageRange": "155-155",
          "definition": "图 6 – 62  00011101 序列信号发生器",
          "keyPoints": [],
          "misconceptions": []
        },
        {
          "id": "kp156",
          "name": "第156页要点",
          "pageRange": "156-156",
          "definition": "例：已知序列码发生电路如图所示，",
          "keyPoints": [
            "（1）列出状态迁移图",
            "（2）指出输出序列F"
          ],
          "misconceptions": []
        }
      ],
      "pageRange": "105-156"
    }
  ]
}