Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot PRNG_IP_tb_func_synth xil_defaultlib.PRNG_IP_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <PRNG> not found while processing module instance <PRNG_core> [/home/vinhphat-josh/Repos/Chaos_Based_Symmetric_Image_Encryption/IPs/PRNG_IP/PRNG_IP_Top.v:192]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
