{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1679606311082 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1679606311083 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "rgrewallab8verilog 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"rgrewallab8verilog\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1679606311094 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1679606311150 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1679606311150 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1679606311623 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1679606311650 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1679606311803 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1679606325104 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679606325157 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1679606325162 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1679606325162 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1679606325162 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1679606325163 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1679606325163 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1679606325163 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1679606325163 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1679606325163 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1679606325163 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679606325206 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "The Timing Analyzer is analyzing 8 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1679606336399 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "rgrewallab8verilog.sdc " "Synopsys Design Constraints File file not found: 'rgrewallab8verilog.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1679606336399 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1679606336400 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~5\|datad " "Node \"Add0~5\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606336401 ""} { "Warning" "WSTA_SCC_NODE" "Add0~5\|sumout " "Node \"Add0~5\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606336401 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1679606336401 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~1\|datad " "Node \"Add0~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606336401 ""} { "Warning" "WSTA_SCC_NODE" "Add0~1\|sumout " "Node \"Add0~1\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606336401 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1679606336401 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~29\|datad " "Node \"Add0~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606336402 ""} { "Warning" "WSTA_SCC_NODE" "Add0~29\|sumout " "Node \"Add0~29\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606336402 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1679606336402 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~25\|datad " "Node \"Add0~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606336402 ""} { "Warning" "WSTA_SCC_NODE" "Add0~25\|sumout " "Node \"Add0~25\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606336402 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1679606336402 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~21\|datad " "Node \"Add0~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606336402 ""} { "Warning" "WSTA_SCC_NODE" "Add0~21\|sumout " "Node \"Add0~21\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606336402 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1679606336402 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~17\|datad " "Node \"Add0~17\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606336402 ""} { "Warning" "WSTA_SCC_NODE" "Add0~17\|sumout " "Node \"Add0~17\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606336402 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1679606336402 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~13\|datad " "Node \"Add0~13\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606336402 ""} { "Warning" "WSTA_SCC_NODE" "Add0~13\|sumout " "Node \"Add0~13\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606336402 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1679606336402 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~9\|datad " "Node \"Add0~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606336402 ""} { "Warning" "WSTA_SCC_NODE" "Add0~9\|sumout " "Node \"Add0~9\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606336402 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1679606336402 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~53\|datad " "Node \"Add0~53\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606336402 ""} { "Warning" "WSTA_SCC_NODE" "Add0~53\|sumout " "Node \"Add0~53\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606336402 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1679606336402 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~49\|datad " "Node \"Add0~49\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606336402 ""} { "Warning" "WSTA_SCC_NODE" "Add0~49\|sumout " "Node \"Add0~49\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606336402 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1679606336402 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~45\|datad " "Node \"Add0~45\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606336403 ""} { "Warning" "WSTA_SCC_NODE" "Add0~45\|sumout " "Node \"Add0~45\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606336403 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1679606336403 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~41\|datad " "Node \"Add0~41\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606336403 ""} { "Warning" "WSTA_SCC_NODE" "Add0~41\|sumout " "Node \"Add0~41\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606336403 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1679606336403 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~37\|datad " "Node \"Add0~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606336403 ""} { "Warning" "WSTA_SCC_NODE" "Add0~37\|sumout " "Node \"Add0~37\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606336403 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1679606336403 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~33\|datad " "Node \"Add0~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606336403 ""} { "Warning" "WSTA_SCC_NODE" "Add0~33\|sumout " "Node \"Add0~33\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606336403 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1679606336403 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~77\|datad " "Node \"Add0~77\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606336403 ""} { "Warning" "WSTA_SCC_NODE" "Add0~77\|sumout " "Node \"Add0~77\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606336403 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1679606336403 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~73\|datad " "Node \"Add0~73\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606336403 ""} { "Warning" "WSTA_SCC_NODE" "Add0~73\|sumout " "Node \"Add0~73\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606336403 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1679606336403 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~69\|datad " "Node \"Add0~69\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606336403 ""} { "Warning" "WSTA_SCC_NODE" "Add0~69\|sumout " "Node \"Add0~69\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606336403 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1679606336403 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~65\|datad " "Node \"Add0~65\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606336404 ""} { "Warning" "WSTA_SCC_NODE" "Add0~65\|sumout " "Node \"Add0~65\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606336404 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1679606336404 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~61\|datad " "Node \"Add0~61\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606336404 ""} { "Warning" "WSTA_SCC_NODE" "Add0~61\|sumout " "Node \"Add0~61\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606336404 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1679606336404 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~57\|datad " "Node \"Add0~57\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606336404 ""} { "Warning" "WSTA_SCC_NODE" "Add0~57\|sumout " "Node \"Add0~57\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606336404 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1679606336404 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~121\|datad " "Node \"Add0~121\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606336404 ""} { "Warning" "WSTA_SCC_NODE" "Add0~121\|sumout " "Node \"Add0~121\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606336404 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1679606336404 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~117\|datad " "Node \"Add0~117\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606336404 ""} { "Warning" "WSTA_SCC_NODE" "Add0~117\|sumout " "Node \"Add0~117\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606336404 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1679606336404 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~113\|datad " "Node \"Add0~113\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606336404 ""} { "Warning" "WSTA_SCC_NODE" "Add0~113\|sumout " "Node \"Add0~113\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606336404 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1679606336404 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~109\|datad " "Node \"Add0~109\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606336404 ""} { "Warning" "WSTA_SCC_NODE" "Add0~109\|sumout " "Node \"Add0~109\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606336404 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1679606336404 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~105\|datad " "Node \"Add0~105\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606336404 ""} { "Warning" "WSTA_SCC_NODE" "Add0~105\|sumout " "Node \"Add0~105\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606336404 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1679606336404 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~101\|datad " "Node \"Add0~101\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606336404 ""} { "Warning" "WSTA_SCC_NODE" "Add0~101\|sumout " "Node \"Add0~101\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606336404 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1679606336404 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~97\|datad " "Node \"Add0~97\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606336404 ""} { "Warning" "WSTA_SCC_NODE" "Add0~97\|sumout " "Node \"Add0~97\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606336404 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1679606336404 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~93\|datad " "Node \"Add0~93\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606336405 ""} { "Warning" "WSTA_SCC_NODE" "Add0~93\|sumout " "Node \"Add0~93\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606336405 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1679606336405 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~89\|datad " "Node \"Add0~89\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606336405 ""} { "Warning" "WSTA_SCC_NODE" "Add0~89\|sumout " "Node \"Add0~89\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606336405 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1679606336405 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~85\|datad " "Node \"Add0~85\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606336405 ""} { "Warning" "WSTA_SCC_NODE" "Add0~85\|sumout " "Node \"Add0~85\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606336405 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1679606336405 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "Add0~81\|dataf " "Node \"Add0~81\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606336405 ""} { "Warning" "WSTA_SCC_NODE" "Add0~81\|sumout " "Node \"Add0~81\|sumout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606336405 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 14 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1679606336405 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "count\[0\]~32\|combout " "Node \"count\[0\]~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606336405 ""} { "Warning" "WSTA_SCC_NODE" "count\[0\]~32\|datab " "Node \"count\[0\]~32\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1679606336405 ""}  } { { "rgrewallab8verilog.v" "" { Text "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/rgrewallab8verilog.v" 10 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1679606336405 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~101\|cin  to: Add0~101\|datad " "From: Add0~101\|cin  to: Add0~101\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606336407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~101\|dataa  to: Add0~101\|datad " "From: Add0~101\|dataa  to: Add0~101\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606336407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~105\|cin  to: Add0~105\|datad " "From: Add0~105\|cin  to: Add0~105\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606336407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~105\|dataa  to: Add0~105\|datad " "From: Add0~105\|dataa  to: Add0~105\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606336407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~109\|cin  to: Add0~109\|datad " "From: Add0~109\|cin  to: Add0~109\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606336407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~109\|dataa  to: Add0~109\|datad " "From: Add0~109\|dataa  to: Add0~109\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606336407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~113\|cin  to: Add0~113\|datad " "From: Add0~113\|cin  to: Add0~113\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606336407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~113\|dataa  to: Add0~113\|datad " "From: Add0~113\|dataa  to: Add0~113\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606336407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~117\|cin  to: Add0~117\|datad " "From: Add0~117\|cin  to: Add0~117\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606336407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~117\|dataa  to: Add0~117\|datad " "From: Add0~117\|dataa  to: Add0~117\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606336407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~121\|cin  to: Add0~121\|datad " "From: Add0~121\|cin  to: Add0~121\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606336407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~121\|dataa  to: Add0~121\|datad " "From: Add0~121\|dataa  to: Add0~121\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606336407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~13\|cin  to: Add0~13\|datad " "From: Add0~13\|cin  to: Add0~13\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606336407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~13\|dataa  to: Add0~13\|datad " "From: Add0~13\|dataa  to: Add0~13\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606336407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~17\|cin  to: Add0~17\|datad " "From: Add0~17\|cin  to: Add0~17\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606336407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~17\|dataa  to: Add0~17\|datad " "From: Add0~17\|dataa  to: Add0~17\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606336407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~1\|cin  to: Add0~1\|datad " "From: Add0~1\|cin  to: Add0~1\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606336407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~1\|dataa  to: Add0~1\|datad " "From: Add0~1\|dataa  to: Add0~1\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606336407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~21\|cin  to: Add0~21\|datad " "From: Add0~21\|cin  to: Add0~21\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606336407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~21\|dataa  to: Add0~21\|datad " "From: Add0~21\|dataa  to: Add0~21\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606336407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~25\|cin  to: Add0~25\|datad " "From: Add0~25\|cin  to: Add0~25\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606336407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~25\|dataa  to: Add0~25\|datad " "From: Add0~25\|dataa  to: Add0~25\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606336407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~29\|cin  to: Add0~29\|datad " "From: Add0~29\|cin  to: Add0~29\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606336407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~29\|dataa  to: Add0~29\|datad " "From: Add0~29\|dataa  to: Add0~29\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606336407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~33\|cin  to: Add0~33\|datad " "From: Add0~33\|cin  to: Add0~33\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606336407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~33\|dataa  to: Add0~33\|datad " "From: Add0~33\|dataa  to: Add0~33\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606336407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~37\|cin  to: Add0~37\|datad " "From: Add0~37\|cin  to: Add0~37\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606336407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~37\|dataa  to: Add0~37\|datad " "From: Add0~37\|dataa  to: Add0~37\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606336407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~41\|cin  to: Add0~41\|datad " "From: Add0~41\|cin  to: Add0~41\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606336407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~41\|dataa  to: Add0~41\|datad " "From: Add0~41\|dataa  to: Add0~41\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606336407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~45\|cin  to: Add0~45\|datad " "From: Add0~45\|cin  to: Add0~45\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606336407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~45\|dataa  to: Add0~45\|datad " "From: Add0~45\|dataa  to: Add0~45\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606336407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~49\|cin  to: Add0~49\|datad " "From: Add0~49\|cin  to: Add0~49\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606336407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~49\|dataa  to: Add0~49\|datad " "From: Add0~49\|dataa  to: Add0~49\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606336407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~53\|cin  to: Add0~53\|datad " "From: Add0~53\|cin  to: Add0~53\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606336407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~53\|dataa  to: Add0~53\|datad " "From: Add0~53\|dataa  to: Add0~53\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606336407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~57\|cin  to: Add0~57\|datad " "From: Add0~57\|cin  to: Add0~57\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606336407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~57\|dataa  to: Add0~57\|datad " "From: Add0~57\|dataa  to: Add0~57\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606336407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~5  from: cin  to: sumout " "Cell: Add0~5  from: cin  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606336407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Add0~5  from: dataa  to: sumout " "Cell: Add0~5  from: dataa  to: sumout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606336407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~61\|cin  to: Add0~61\|datad " "From: Add0~61\|cin  to: Add0~61\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606336407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~61\|dataa  to: Add0~61\|datad " "From: Add0~61\|dataa  to: Add0~61\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606336407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~65\|cin  to: Add0~65\|datad " "From: Add0~65\|cin  to: Add0~65\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606336407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~65\|dataa  to: Add0~65\|datad " "From: Add0~65\|dataa  to: Add0~65\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606336407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~69\|cin  to: Add0~69\|datad " "From: Add0~69\|cin  to: Add0~69\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606336407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~69\|dataa  to: Add0~69\|datad " "From: Add0~69\|dataa  to: Add0~69\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606336407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~73\|cin  to: Add0~73\|datad " "From: Add0~73\|cin  to: Add0~73\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606336407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~73\|dataa  to: Add0~73\|datad " "From: Add0~73\|dataa  to: Add0~73\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606336407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~77\|cin  to: Add0~77\|datad " "From: Add0~77\|cin  to: Add0~77\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606336407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~77\|dataa  to: Add0~77\|datad " "From: Add0~77\|dataa  to: Add0~77\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606336407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~81\|datad  to: Add0~81\|dataf " "From: Add0~81\|datad  to: Add0~81\|dataf" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606336407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~85\|cin  to: Add0~85\|datad " "From: Add0~85\|cin  to: Add0~85\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606336407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~85\|dataa  to: Add0~85\|datad " "From: Add0~85\|dataa  to: Add0~85\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606336407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~89\|cin  to: Add0~89\|datad " "From: Add0~89\|cin  to: Add0~89\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606336407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~89\|dataa  to: Add0~89\|datad " "From: Add0~89\|dataa  to: Add0~89\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606336407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~93\|cin  to: Add0~93\|datad " "From: Add0~93\|cin  to: Add0~93\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606336407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~93\|dataa  to: Add0~93\|datad " "From: Add0~93\|dataa  to: Add0~93\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606336407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~97\|cin  to: Add0~97\|datad " "From: Add0~97\|cin  to: Add0~97\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606336407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~97\|dataa  to: Add0~97\|datad " "From: Add0~97\|dataa  to: Add0~97\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606336407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~9\|cin  to: Add0~9\|datad " "From: Add0~9\|cin  to: Add0~9\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606336407 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: Add0~9\|dataa  to: Add0~9\|datad " "From: Add0~9\|dataa  to: Add0~9\|datad" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1679606336407 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1679606336407 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1679606336410 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1679606336410 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1679606336411 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1679606336416 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1679606336558 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679606339092 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1679606341840 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1679606343526 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679606343526 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1679606344905 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X33_Y0 X44_Y10 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10" {  } { { "loc" "" { Generic "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10"} { { 12 { 0 ""} 33 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1679606356018 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1679606356018 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1679606379533 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1679606382032 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1679606382032 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:30 " "Fitter routing operations ending: elapsed time is 00:00:30" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679606382035 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.44 " "Total time spent on timing analysis during the Fitter is 0.44 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1679606383720 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1679606383759 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1679606384217 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1679606384217 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1679606384652 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1679606388689 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/output_files/rgrewallab8verilog.fit.smsg " "Generated suppressed messages file C:/Embedded Systems/Semester 1/Digital Design Principles/Labs/Lab 8/Verilog/output_files/rgrewallab8verilog.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1679606389108 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 101 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 101 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6156 " "Peak virtual memory: 6156 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679606389739 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 23 17:19:49 2023 " "Processing ended: Thu Mar 23 17:19:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679606389739 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:19 " "Elapsed time: 00:01:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679606389739 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:51 " "Total CPU time (on all processors): 00:01:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679606389739 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1679606389739 ""}
