// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "08/06/2018 10:17:06"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Proc (
	DIN,
	Resetn,
	Clock,
	Run,
	Done,
	BusWires,
	Tstep_Q);
input 	[8:0] DIN;
input 	Resetn;
input 	Clock;
input 	Run;
output 	Done;
output 	[8:0] BusWires;
output 	[2:0] Tstep_Q;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Done~output_o ;
wire \BusWires[0]~output_o ;
wire \BusWires[1]~output_o ;
wire \BusWires[2]~output_o ;
wire \BusWires[3]~output_o ;
wire \BusWires[4]~output_o ;
wire \BusWires[5]~output_o ;
wire \BusWires[6]~output_o ;
wire \BusWires[7]~output_o ;
wire \BusWires[8]~output_o ;
wire \Tstep_Q[0]~output_o ;
wire \Tstep_Q[1]~output_o ;
wire \Tstep_Q[2]~output_o ;
wire \Clock~input_o ;
wire \Tstep_Q~1_combout ;
wire \Resetn~input_o ;
wire \Tstep_Q[2]~reg0_q ;
wire \DIN[6]~input_o ;
wire \Run~input_o ;
wire \Mux20~0_combout ;
wire \enableIR~q ;
wire \DIN[7]~input_o ;
wire \DIN[8]~input_o ;
wire \WideOr0~0_combout ;
wire \Tstep_Q~0_combout ;
wire \Tstep_Q[1]~reg0_q ;
wire \WideOr1~0_combout ;
wire \Mux1~0_combout ;
wire \Tstep_Q[0]~reg0_q ;
wire \Mux0~0_combout ;
wire \Done~reg0_q ;
wire \DIN[2]~input_o ;
wire \DIN[5]~input_o ;
wire \Mux9~0_combout ;
wire \ctrlMux[2]~0_combout ;
wire \Mux8~0_combout ;
wire \DIN[3]~input_o ;
wire \DIN[4]~input_o ;
wire \addressRX|Decoder0~0_combout ;
wire \Mux4~0_combout ;
wire \enableDec~q ;
wire \enableR[7]~0_combout ;
wire \addressRX|Decoder0~1_combout ;
wire \addressRX|Decoder0~2_combout ;
wire \addressRX|Decoder0~3_combout ;
wire \DIN[0]~input_o ;
wire \Mux11~0_combout ;
wire \DIN[1]~input_o ;
wire \Mux10~0_combout ;
wire \multiplexer|Mux8~0_combout ;
wire \Mux7~0_combout ;
wire \Mux5~0_combout ;
wire \Mux6~0_combout ;
wire \alu|Equal0~1_combout ;
wire \multiplexer|Mux8~4_combout ;
wire \multiplexer|Mux8~5_combout ;
wire \multiplexer|Mux8~6_combout ;
wire \addressRX|Decoder0~4_combout ;
wire \addressRX|Decoder0~5_combout ;
wire \addressRX|Decoder0~6_combout ;
wire \addressRX|Decoder0~7_combout ;
wire \multiplexer|Mux8~2_combout ;
wire \Tstep_Q~2_combout ;
wire \enableA~q ;
wire \alu|Add0~38_cout ;
wire \alu|Add0~1_sumout ;
wire \alu|Equal0~0_combout ;
wire \opcodeALU[2]~0_combout ;
wire \enableG~q ;
wire \multiplexer|Mux8~1_combout ;
wire \multiplexer|Mux8~3_combout ;
wire \multiplexer|Mux7~0_combout ;
wire \multiplexer|Mux7~4_combout ;
wire \multiplexer|Mux7~2_combout ;
wire \alu|Add0~2 ;
wire \alu|Add0~5_sumout ;
wire \multiplexer|Mux7~1_combout ;
wire \multiplexer|Mux7~3_combout ;
wire \multiplexer|Mux6~0_combout ;
wire \multiplexer|Mux6~4_combout ;
wire \multiplexer|Mux6~2_combout ;
wire \alu|Add0~6 ;
wire \alu|Add0~9_sumout ;
wire \multiplexer|Mux6~1_combout ;
wire \multiplexer|Mux6~3_combout ;
wire \multiplexer|Mux5~0_combout ;
wire \multiplexer|Mux5~4_combout ;
wire \multiplexer|Mux5~2_combout ;
wire \alu|Add0~10 ;
wire \alu|Add0~13_sumout ;
wire \multiplexer|Mux5~1_combout ;
wire \multiplexer|Mux5~3_combout ;
wire \multiplexer|Mux4~0_combout ;
wire \multiplexer|Mux4~4_combout ;
wire \multiplexer|Mux4~2_combout ;
wire \alu|Add0~14 ;
wire \alu|Add0~17_sumout ;
wire \multiplexer|Mux4~1_combout ;
wire \multiplexer|Mux4~3_combout ;
wire \multiplexer|Mux3~0_combout ;
wire \multiplexer|Mux3~4_combout ;
wire \multiplexer|Mux3~2_combout ;
wire \alu|Add0~18 ;
wire \alu|Add0~21_sumout ;
wire \multiplexer|Mux3~1_combout ;
wire \multiplexer|Mux3~3_combout ;
wire \multiplexer|Mux2~0_combout ;
wire \multiplexer|Mux2~4_combout ;
wire \multiplexer|Mux2~2_combout ;
wire \alu|Add0~22 ;
wire \alu|Add0~25_sumout ;
wire \multiplexer|Mux2~1_combout ;
wire \multiplexer|Mux2~3_combout ;
wire \multiplexer|Mux1~0_combout ;
wire \multiplexer|Mux1~4_combout ;
wire \multiplexer|Mux1~2_combout ;
wire \alu|Add0~26 ;
wire \alu|Add0~29_sumout ;
wire \multiplexer|Mux1~1_combout ;
wire \multiplexer|Mux1~3_combout ;
wire \multiplexer|Mux0~0_combout ;
wire \multiplexer|Mux0~4_combout ;
wire \multiplexer|Mux0~2_combout ;
wire \alu|Add0~30 ;
wire \alu|Add0~33_sumout ;
wire \multiplexer|Mux0~1_combout ;
wire \multiplexer|Mux0~3_combout ;
wire [3:0] ctrlMux;
wire [8:0] \reg_7|Out ;
wire [8:0] \G|Out ;
wire [8:0] \reg_6|Out ;
wire [8:0] \A|Out ;
wire [7:0] enableR;
wire [8:0] \reg_0|Out ;
wire [8:0] \reg_4|Out ;
wire [8:0] \reg_1|Out ;
wire [8:0] \reg_5|Out ;
wire [8:0] \reg_2|Out ;
wire [8:0] \reg_3|Out ;
wire [8:0] \IR|Out ;
wire [2:0] opcodeALU;


cyclonev_io_obuf \Done~output (
	.i(!\Done~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Done~output_o ),
	.obar());
// synopsys translate_off
defparam \Done~output .bus_hold = "false";
defparam \Done~output .open_drain_output = "false";
defparam \Done~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BusWires[0]~output (
	.i(\multiplexer|Mux8~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[0]~output .bus_hold = "false";
defparam \BusWires[0]~output .open_drain_output = "false";
defparam \BusWires[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BusWires[1]~output (
	.i(\multiplexer|Mux7~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[1]~output .bus_hold = "false";
defparam \BusWires[1]~output .open_drain_output = "false";
defparam \BusWires[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BusWires[2]~output (
	.i(\multiplexer|Mux6~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[2]~output .bus_hold = "false";
defparam \BusWires[2]~output .open_drain_output = "false";
defparam \BusWires[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BusWires[3]~output (
	.i(\multiplexer|Mux5~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[3]~output .bus_hold = "false";
defparam \BusWires[3]~output .open_drain_output = "false";
defparam \BusWires[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BusWires[4]~output (
	.i(\multiplexer|Mux4~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[4]~output .bus_hold = "false";
defparam \BusWires[4]~output .open_drain_output = "false";
defparam \BusWires[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BusWires[5]~output (
	.i(\multiplexer|Mux3~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[5]~output .bus_hold = "false";
defparam \BusWires[5]~output .open_drain_output = "false";
defparam \BusWires[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BusWires[6]~output (
	.i(\multiplexer|Mux2~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[6]~output .bus_hold = "false";
defparam \BusWires[6]~output .open_drain_output = "false";
defparam \BusWires[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BusWires[7]~output (
	.i(\multiplexer|Mux1~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[7]~output .bus_hold = "false";
defparam \BusWires[7]~output .open_drain_output = "false";
defparam \BusWires[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \BusWires[8]~output (
	.i(\multiplexer|Mux0~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BusWires[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \BusWires[8]~output .bus_hold = "false";
defparam \BusWires[8]~output .open_drain_output = "false";
defparam \BusWires[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Tstep_Q[0]~output (
	.i(\Tstep_Q[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Tstep_Q[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \Tstep_Q[0]~output .bus_hold = "false";
defparam \Tstep_Q[0]~output .open_drain_output = "false";
defparam \Tstep_Q[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Tstep_Q[1]~output (
	.i(\Tstep_Q[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Tstep_Q[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \Tstep_Q[1]~output .bus_hold = "false";
defparam \Tstep_Q[1]~output .open_drain_output = "false";
defparam \Tstep_Q[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \Tstep_Q[2]~output (
	.i(\Tstep_Q[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\Tstep_Q[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \Tstep_Q[2]~output .bus_hold = "false";
defparam \Tstep_Q[2]~output .open_drain_output = "false";
defparam \Tstep_Q[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_ibuf \Clock~input (
	.i(Clock),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Clock~input_o ));
// synopsys translate_off
defparam \Clock~input .bus_hold = "false";
defparam \Clock~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \Tstep_Q~1 (
// Equation(s):
// \Tstep_Q~1_combout  = (!\Tstep_Q[0]~reg0_q  & (!\Tstep_Q[1]~reg0_q  & \Tstep_Q[2]~reg0_q )) # (\Tstep_Q[0]~reg0_q  & (\Tstep_Q[1]~reg0_q  & !\Tstep_Q[2]~reg0_q ))

	.dataa(!\Tstep_Q[0]~reg0_q ),
	.datab(!\Tstep_Q[1]~reg0_q ),
	.datac(!\Tstep_Q[2]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Tstep_Q~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Tstep_Q~1 .extended_lut = "off";
defparam \Tstep_Q~1 .lut_mask = 64'h1818181818181818;
defparam \Tstep_Q~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_io_ibuf \Resetn~input (
	.i(Resetn),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Resetn~input_o ));
// synopsys translate_off
defparam \Resetn~input .bus_hold = "false";
defparam \Resetn~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \Tstep_Q[2]~reg0 (
	.clk(\Clock~input_o ),
	.d(\Tstep_Q~1_combout ),
	.asdata(vcc),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tstep_Q[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Tstep_Q[2]~reg0 .is_wysiwyg = "true";
defparam \Tstep_Q[2]~reg0 .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \DIN[6]~input (
	.i(DIN[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIN[6]~input_o ));
// synopsys translate_off
defparam \DIN[6]~input .bus_hold = "false";
defparam \DIN[6]~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_io_ibuf \Run~input (
	.i(Run),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Run~input_o ));
// synopsys translate_off
defparam \Run~input .bus_hold = "false";
defparam \Run~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \Mux20~0 (
// Equation(s):
// \Mux20~0_combout  = ( \enableIR~q  & ( ((!\Tstep_Q[0]~reg0_q  & ((\Run~input_o ) # (\Tstep_Q[2]~reg0_q ))) # (\Tstep_Q[0]~reg0_q  & (!\Tstep_Q[2]~reg0_q ))) # (\Tstep_Q[1]~reg0_q ) ) ) # ( !\enableIR~q  & ( (!\Tstep_Q[0]~reg0_q  & ((!\Tstep_Q[1]~reg0_q  & 
// ((\Run~input_o ) # (\Tstep_Q[2]~reg0_q ))) # (\Tstep_Q[1]~reg0_q  & (!\Tstep_Q[2]~reg0_q )))) # (\Tstep_Q[0]~reg0_q  & (((!\Tstep_Q[2]~reg0_q )))) ) )

	.dataa(!\Tstep_Q[0]~reg0_q ),
	.datab(!\Tstep_Q[1]~reg0_q ),
	.datac(!\Tstep_Q[2]~reg0_q ),
	.datad(!\Run~input_o ),
	.datae(!\enableIR~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux20~0 .extended_lut = "off";
defparam \Mux20~0 .lut_mask = 64'h78F87BFB78F87BFB;
defparam \Mux20~0 .shared_arith = "off";
// synopsys translate_on

dffeas enableIR(
	.clk(\Clock~input_o ),
	.d(\Mux20~0_combout ),
	.asdata(vcc),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\enableIR~q ),
	.prn(vcc));
// synopsys translate_off
defparam enableIR.is_wysiwyg = "true";
defparam enableIR.power_up = "low";
// synopsys translate_on

dffeas \IR|Out[6] (
	.clk(\Clock~input_o ),
	.d(\DIN[6]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\enableIR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|Out[6] .is_wysiwyg = "true";
defparam \IR|Out[6] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \DIN[7]~input (
	.i(DIN[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIN[7]~input_o ));
// synopsys translate_off
defparam \DIN[7]~input .bus_hold = "false";
defparam \DIN[7]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \IR|Out[7] (
	.clk(\Clock~input_o ),
	.d(\DIN[7]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\enableIR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|Out[7] .is_wysiwyg = "true";
defparam \IR|Out[7] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \DIN[8]~input (
	.i(DIN[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIN[8]~input_o ));
// synopsys translate_off
defparam \DIN[8]~input .bus_hold = "false";
defparam \DIN[8]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \IR|Out[8] (
	.clk(\Clock~input_o ),
	.d(\DIN[8]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\enableIR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|Out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|Out[8] .is_wysiwyg = "true";
defparam \IR|Out[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \WideOr0~0 (
// Equation(s):
// \WideOr0~0_combout  = (!\IR|Out [8] & (\Run~input_o  & ((\IR|Out [7]) # (\IR|Out [6]))))

	.dataa(!\IR|Out [6]),
	.datab(!\IR|Out [7]),
	.datac(!\IR|Out [8]),
	.datad(!\Run~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr0~0 .extended_lut = "off";
defparam \WideOr0~0 .lut_mask = 64'h0070007000700070;
defparam \WideOr0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Tstep_Q~0 (
// Equation(s):
// \Tstep_Q~0_combout  = (!\Tstep_Q[0]~reg0_q  & (!\Tstep_Q[1]~reg0_q  & (!\Tstep_Q[2]~reg0_q  & \WideOr0~0_combout )))

	.dataa(!\Tstep_Q[0]~reg0_q ),
	.datab(!\Tstep_Q[1]~reg0_q ),
	.datac(!\Tstep_Q[2]~reg0_q ),
	.datad(!\WideOr0~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Tstep_Q~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Tstep_Q~0 .extended_lut = "off";
defparam \Tstep_Q~0 .lut_mask = 64'h0080008000800080;
defparam \Tstep_Q~0 .shared_arith = "off";
// synopsys translate_on

dffeas \Tstep_Q[1]~reg0 (
	.clk(\Clock~input_o ),
	.d(\Tstep_Q~0_combout ),
	.asdata(vcc),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tstep_Q[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Tstep_Q[1]~reg0 .is_wysiwyg = "true";
defparam \Tstep_Q[1]~reg0 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \WideOr1~0 (
// Equation(s):
// \WideOr1~0_combout  = (!\IR|Out [8] & (\Run~input_o  & ((!\IR|Out [6]) # (\IR|Out [7]))))

	.dataa(!\IR|Out [6]),
	.datab(!\IR|Out [7]),
	.datac(!\IR|Out [8]),
	.datad(!\Run~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr1~0 .extended_lut = "off";
defparam \WideOr1~0 .lut_mask = 64'h00B000B000B000B0;
defparam \WideOr1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Mux1~0 (
// Equation(s):
// \Mux1~0_combout  = (!\Tstep_Q[0]~reg0_q  & (!\Tstep_Q[1]~reg0_q  & ((\WideOr1~0_combout ) # (\Tstep_Q[2]~reg0_q ))))

	.dataa(!\Tstep_Q[0]~reg0_q ),
	.datab(!\Tstep_Q[1]~reg0_q ),
	.datac(!\Tstep_Q[2]~reg0_q ),
	.datad(!\WideOr1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux1~0 .extended_lut = "off";
defparam \Mux1~0 .lut_mask = 64'h0888088808880888;
defparam \Mux1~0 .shared_arith = "off";
// synopsys translate_on

dffeas \Tstep_Q[0]~reg0 (
	.clk(\Clock~input_o ),
	.d(\Mux1~0_combout ),
	.asdata(vcc),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Tstep_Q[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Tstep_Q[0]~reg0 .is_wysiwyg = "true";
defparam \Tstep_Q[0]~reg0 .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = (!\Tstep_Q[0]~reg0_q  & (!\Tstep_Q[1]~reg0_q  & ((\Run~input_o ) # (\Tstep_Q[2]~reg0_q )))) # (\Tstep_Q[0]~reg0_q  & (\Tstep_Q[1]~reg0_q  & (!\Tstep_Q[2]~reg0_q )))

	.dataa(!\Tstep_Q[0]~reg0_q ),
	.datab(!\Tstep_Q[1]~reg0_q ),
	.datac(!\Tstep_Q[2]~reg0_q ),
	.datad(!\Run~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux0~0 .extended_lut = "off";
defparam \Mux0~0 .lut_mask = 64'h1898189818981898;
defparam \Mux0~0 .shared_arith = "off";
// synopsys translate_on

dffeas \Done~reg0 (
	.clk(\Clock~input_o ),
	.d(\Mux0~0_combout ),
	.asdata(vcc),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Done~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Done~reg0 .is_wysiwyg = "true";
defparam \Done~reg0 .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \DIN[2]~input (
	.i(DIN[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIN[2]~input_o ));
// synopsys translate_off
defparam \DIN[2]~input .bus_hold = "false";
defparam \DIN[2]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \IR|Out[2] (
	.clk(\Clock~input_o ),
	.d(\DIN[2]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\enableIR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|Out[2] .is_wysiwyg = "true";
defparam \IR|Out[2] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \DIN[5]~input (
	.i(DIN[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIN[5]~input_o ));
// synopsys translate_off
defparam \DIN[5]~input .bus_hold = "false";
defparam \DIN[5]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \IR|Out[5] (
	.clk(\Clock~input_o ),
	.d(\DIN[5]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\enableIR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|Out[5] .is_wysiwyg = "true";
defparam \IR|Out[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \Mux9~0 (
// Equation(s):
// \Mux9~0_combout  = ( \IR|Out [5] & ( (!\Tstep_Q[0]~reg0_q  & (((\Tstep_Q[2]~reg0_q  & !\IR|Out [2])) # (\Tstep_Q[1]~reg0_q ))) # (\Tstep_Q[0]~reg0_q  & (!\Tstep_Q[1]~reg0_q  & ((!\IR|Out [2]) # (\Tstep_Q[2]~reg0_q )))) ) ) # ( !\IR|Out [5] & ( 
// ((!\Tstep_Q[0]~reg0_q  & (\Tstep_Q[2]~reg0_q  & !\IR|Out [2])) # (\Tstep_Q[0]~reg0_q  & ((!\IR|Out [2]) # (\Tstep_Q[2]~reg0_q )))) # (\Tstep_Q[1]~reg0_q ) ) )

	.dataa(!\Tstep_Q[0]~reg0_q ),
	.datab(!\Tstep_Q[1]~reg0_q ),
	.datac(!\Tstep_Q[2]~reg0_q ),
	.datad(!\IR|Out [2]),
	.datae(!\IR|Out [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux9~0 .extended_lut = "off";
defparam \Mux9~0 .lut_mask = 64'h7F376E267F376E26;
defparam \Mux9~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \ctrlMux[2]~0 (
// Equation(s):
// \ctrlMux[2]~0_combout  = (!\Tstep_Q[1]~reg0_q ) # (!\Tstep_Q[2]~reg0_q )

	.dataa(!\Tstep_Q[1]~reg0_q ),
	.datab(!\Tstep_Q[2]~reg0_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctrlMux[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctrlMux[2]~0 .extended_lut = "off";
defparam \ctrlMux[2]~0 .lut_mask = 64'hEEEEEEEEEEEEEEEE;
defparam \ctrlMux[2]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrlMux[2] (
	.clk(\Clock~input_o ),
	.d(\Mux9~0_combout ),
	.asdata(vcc),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrlMux[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ctrlMux[2]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrlMux[2] .is_wysiwyg = "true";
defparam \ctrlMux[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \Mux8~0 (
// Equation(s):
// \Mux8~0_combout  = (!\Tstep_Q[1]~reg0_q  & ((!\Tstep_Q[0]~reg0_q ))) # (\Tstep_Q[1]~reg0_q  & (ctrlMux[3]))

	.dataa(!ctrlMux[3]),
	.datab(!\Tstep_Q[0]~reg0_q ),
	.datac(!\Tstep_Q[1]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux8~0 .extended_lut = "off";
defparam \Mux8~0 .lut_mask = 64'hC5C5C5C5C5C5C5C5;
defparam \Mux8~0 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrlMux[3] (
	.clk(\Clock~input_o ),
	.d(\Mux8~0_combout ),
	.asdata(\Tstep_Q[0]~reg0_q ),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(!\Tstep_Q[2]~reg0_q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ctrlMux[3]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrlMux[3] .is_wysiwyg = "true";
defparam \ctrlMux[3] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \DIN[3]~input (
	.i(DIN[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIN[3]~input_o ));
// synopsys translate_off
defparam \DIN[3]~input .bus_hold = "false";
defparam \DIN[3]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \IR|Out[3] (
	.clk(\Clock~input_o ),
	.d(\DIN[3]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\enableIR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|Out[3] .is_wysiwyg = "true";
defparam \IR|Out[3] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \DIN[4]~input (
	.i(DIN[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIN[4]~input_o ));
// synopsys translate_off
defparam \DIN[4]~input .bus_hold = "false";
defparam \DIN[4]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \IR|Out[4] (
	.clk(\Clock~input_o ),
	.d(\DIN[4]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\enableIR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|Out[4] .is_wysiwyg = "true";
defparam \IR|Out[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \addressRX|Decoder0~0 (
// Equation(s):
// \addressRX|Decoder0~0_combout  = (\IR|Out [5] & (!\IR|Out [3] & !\IR|Out [4]))

	.dataa(!\IR|Out [5]),
	.datab(!\IR|Out [3]),
	.datac(!\IR|Out [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addressRX|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addressRX|Decoder0~0 .extended_lut = "off";
defparam \addressRX|Decoder0~0 .lut_mask = 64'h4040404040404040;
defparam \addressRX|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Mux4~0 (
// Equation(s):
// \Mux4~0_combout  = (!\Tstep_Q[0]~reg0_q ) # (!\Tstep_Q[2]~reg0_q )

	.dataa(!\Tstep_Q[0]~reg0_q ),
	.datab(!\Tstep_Q[2]~reg0_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux4~0 .extended_lut = "off";
defparam \Mux4~0 .lut_mask = 64'hEEEEEEEEEEEEEEEE;
defparam \Mux4~0 .shared_arith = "off";
// synopsys translate_on

dffeas enableDec(
	.clk(\Clock~input_o ),
	.d(\Mux4~0_combout ),
	.asdata(vcc),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrlMux[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\enableDec~q ),
	.prn(vcc));
// synopsys translate_off
defparam enableDec.is_wysiwyg = "true";
defparam enableDec.power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \enableR[7]~0 (
// Equation(s):
// \enableR[7]~0_combout  = (!\enableDec~q ) # (!\Tstep_Q[0]~reg0_q  $ (((\Tstep_Q[1]~reg0_q  & !\Tstep_Q[2]~reg0_q ))))

	.dataa(!\Tstep_Q[0]~reg0_q ),
	.datab(!\Tstep_Q[1]~reg0_q ),
	.datac(!\Tstep_Q[2]~reg0_q ),
	.datad(!\enableDec~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\enableR[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \enableR[7]~0 .extended_lut = "off";
defparam \enableR[7]~0 .lut_mask = 64'hFF9AFF9AFF9AFF9A;
defparam \enableR[7]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \enableR[4] (
	.clk(\Clock~input_o ),
	.d(\addressRX|Decoder0~0_combout ),
	.asdata(vcc),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(\enableR[7]~0_combout ),
	.sload(gnd),
	.ena(\ctrlMux[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(enableR[4]),
	.prn(vcc));
// synopsys translate_off
defparam \enableR[4] .is_wysiwyg = "true";
defparam \enableR[4] .power_up = "low";
// synopsys translate_on

dffeas \reg_4|Out[0] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux8~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Out[0] .is_wysiwyg = "true";
defparam \reg_4|Out[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \addressRX|Decoder0~1 (
// Equation(s):
// \addressRX|Decoder0~1_combout  = (\IR|Out [5] & (\IR|Out [3] & !\IR|Out [4]))

	.dataa(!\IR|Out [5]),
	.datab(!\IR|Out [3]),
	.datac(!\IR|Out [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addressRX|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addressRX|Decoder0~1 .extended_lut = "off";
defparam \addressRX|Decoder0~1 .lut_mask = 64'h1010101010101010;
defparam \addressRX|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

dffeas \enableR[5] (
	.clk(\Clock~input_o ),
	.d(\addressRX|Decoder0~1_combout ),
	.asdata(vcc),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(\enableR[7]~0_combout ),
	.sload(gnd),
	.ena(\ctrlMux[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(enableR[5]),
	.prn(vcc));
// synopsys translate_off
defparam \enableR[5] .is_wysiwyg = "true";
defparam \enableR[5] .power_up = "low";
// synopsys translate_on

dffeas \reg_5|Out[0] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux8~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Out[0] .is_wysiwyg = "true";
defparam \reg_5|Out[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \addressRX|Decoder0~2 (
// Equation(s):
// \addressRX|Decoder0~2_combout  = (\IR|Out [5] & (!\IR|Out [3] & \IR|Out [4]))

	.dataa(!\IR|Out [5]),
	.datab(!\IR|Out [3]),
	.datac(!\IR|Out [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addressRX|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addressRX|Decoder0~2 .extended_lut = "off";
defparam \addressRX|Decoder0~2 .lut_mask = 64'h0404040404040404;
defparam \addressRX|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

dffeas \enableR[6] (
	.clk(\Clock~input_o ),
	.d(\addressRX|Decoder0~2_combout ),
	.asdata(vcc),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(\enableR[7]~0_combout ),
	.sload(gnd),
	.ena(\ctrlMux[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(enableR[6]),
	.prn(vcc));
// synopsys translate_off
defparam \enableR[6] .is_wysiwyg = "true";
defparam \enableR[6] .power_up = "low";
// synopsys translate_on

dffeas \reg_6|Out[0] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux8~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Out[0] .is_wysiwyg = "true";
defparam \reg_6|Out[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \addressRX|Decoder0~3 (
// Equation(s):
// \addressRX|Decoder0~3_combout  = (\IR|Out [5] & (\IR|Out [3] & \IR|Out [4]))

	.dataa(!\IR|Out [5]),
	.datab(!\IR|Out [3]),
	.datac(!\IR|Out [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addressRX|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addressRX|Decoder0~3 .extended_lut = "off";
defparam \addressRX|Decoder0~3 .lut_mask = 64'h0101010101010101;
defparam \addressRX|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

dffeas \enableR[7] (
	.clk(\Clock~input_o ),
	.d(\addressRX|Decoder0~3_combout ),
	.asdata(vcc),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(\enableR[7]~0_combout ),
	.sload(gnd),
	.ena(\ctrlMux[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(enableR[7]),
	.prn(vcc));
// synopsys translate_off
defparam \enableR[7] .is_wysiwyg = "true";
defparam \enableR[7] .power_up = "low";
// synopsys translate_on

dffeas \reg_7|Out[0] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux8~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Out[0] .is_wysiwyg = "true";
defparam \reg_7|Out[0] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \DIN[0]~input (
	.i(DIN[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIN[0]~input_o ));
// synopsys translate_off
defparam \DIN[0]~input .bus_hold = "false";
defparam \DIN[0]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \IR|Out[0] (
	.clk(\Clock~input_o ),
	.d(\DIN[0]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\enableIR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|Out[0] .is_wysiwyg = "true";
defparam \IR|Out[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \Mux11~0 (
// Equation(s):
// \Mux11~0_combout  = ( \IR|Out [3] & ( (!\Tstep_Q[1]~reg0_q  & (!\IR|Out [0] & (!\Tstep_Q[0]~reg0_q  $ (!\Tstep_Q[2]~reg0_q )))) # (\Tstep_Q[1]~reg0_q  & (!\Tstep_Q[0]~reg0_q )) ) ) # ( !\IR|Out [3] & ( ((!\IR|Out [0] & (!\Tstep_Q[0]~reg0_q  $ 
// (!\Tstep_Q[2]~reg0_q )))) # (\Tstep_Q[1]~reg0_q ) ) )

	.dataa(!\Tstep_Q[0]~reg0_q ),
	.datab(!\Tstep_Q[1]~reg0_q ),
	.datac(!\Tstep_Q[2]~reg0_q ),
	.datad(!\IR|Out [0]),
	.datae(!\IR|Out [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux11~0 .extended_lut = "off";
defparam \Mux11~0 .lut_mask = 64'h7B336A227B336A22;
defparam \Mux11~0 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrlMux[0] (
	.clk(\Clock~input_o ),
	.d(\Mux11~0_combout ),
	.asdata(vcc),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrlMux[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ctrlMux[0]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrlMux[0] .is_wysiwyg = "true";
defparam \ctrlMux[0] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \DIN[1]~input (
	.i(DIN[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DIN[1]~input_o ));
// synopsys translate_off
defparam \DIN[1]~input .bus_hold = "false";
defparam \DIN[1]~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \IR|Out[1] (
	.clk(\Clock~input_o ),
	.d(\DIN[1]~input_o ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\enableIR~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\IR|Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \IR|Out[1] .is_wysiwyg = "true";
defparam \IR|Out[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \Mux10~0 (
// Equation(s):
// \Mux10~0_combout  = ( \IR|Out [4] & ( (!\Tstep_Q[0]~reg0_q  & (((\Tstep_Q[2]~reg0_q  & !\IR|Out [1])) # (\Tstep_Q[1]~reg0_q ))) # (\Tstep_Q[0]~reg0_q  & (!\Tstep_Q[1]~reg0_q  & ((!\IR|Out [1]) # (\Tstep_Q[2]~reg0_q )))) ) ) # ( !\IR|Out [4] & ( 
// ((!\Tstep_Q[0]~reg0_q  & (\Tstep_Q[2]~reg0_q  & !\IR|Out [1])) # (\Tstep_Q[0]~reg0_q  & ((!\IR|Out [1]) # (\Tstep_Q[2]~reg0_q )))) # (\Tstep_Q[1]~reg0_q ) ) )

	.dataa(!\Tstep_Q[0]~reg0_q ),
	.datab(!\Tstep_Q[1]~reg0_q ),
	.datac(!\Tstep_Q[2]~reg0_q ),
	.datad(!\IR|Out [1]),
	.datae(!\IR|Out [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux10~0 .extended_lut = "off";
defparam \Mux10~0 .lut_mask = 64'h7F376E267F376E26;
defparam \Mux10~0 .shared_arith = "off";
// synopsys translate_on

dffeas \ctrlMux[1] (
	.clk(\Clock~input_o ),
	.d(\Mux10~0_combout ),
	.asdata(vcc),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrlMux[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(ctrlMux[1]),
	.prn(vcc));
// synopsys translate_off
defparam \ctrlMux[1] .is_wysiwyg = "true";
defparam \ctrlMux[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux8~0 (
// Equation(s):
// \multiplexer|Mux8~0_combout  = ( ctrlMux[0] & ( ctrlMux[1] & ( \reg_4|Out [0] ) ) ) # ( !ctrlMux[0] & ( ctrlMux[1] & ( \reg_5|Out [0] ) ) ) # ( ctrlMux[0] & ( !ctrlMux[1] & ( \reg_6|Out [0] ) ) ) # ( !ctrlMux[0] & ( !ctrlMux[1] & ( \reg_7|Out [0] ) ) )

	.dataa(!\reg_4|Out [0]),
	.datab(!\reg_5|Out [0]),
	.datac(!\reg_6|Out [0]),
	.datad(!\reg_7|Out [0]),
	.datae(!ctrlMux[0]),
	.dataf(!ctrlMux[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux8~0 .extended_lut = "off";
defparam \multiplexer|Mux8~0 .lut_mask = 64'h00FF0F0F33335555;
defparam \multiplexer|Mux8~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Mux7~0 (
// Equation(s):
// \Mux7~0_combout  = (!\Tstep_Q[0]~reg0_q  & (!\Tstep_Q[1]~reg0_q  & (\Tstep_Q[2]~reg0_q  & \IR|Out [6])))

	.dataa(!\Tstep_Q[0]~reg0_q ),
	.datab(!\Tstep_Q[1]~reg0_q ),
	.datac(!\Tstep_Q[2]~reg0_q ),
	.datad(!\IR|Out [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux7~0 .extended_lut = "off";
defparam \Mux7~0 .lut_mask = 64'h0008000800080008;
defparam \Mux7~0 .shared_arith = "off";
// synopsys translate_on

dffeas \opcodeALU[0] (
	.clk(\Clock~input_o ),
	.d(\Mux7~0_combout ),
	.asdata(vcc),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrlMux[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(opcodeALU[0]),
	.prn(vcc));
// synopsys translate_off
defparam \opcodeALU[0] .is_wysiwyg = "true";
defparam \opcodeALU[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \Mux5~0 (
// Equation(s):
// \Mux5~0_combout  = (!\Tstep_Q[0]~reg0_q  & (!\Tstep_Q[1]~reg0_q  & (\Tstep_Q[2]~reg0_q  & \IR|Out [8])))

	.dataa(!\Tstep_Q[0]~reg0_q ),
	.datab(!\Tstep_Q[1]~reg0_q ),
	.datac(!\Tstep_Q[2]~reg0_q ),
	.datad(!\IR|Out [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux5~0 .extended_lut = "off";
defparam \Mux5~0 .lut_mask = 64'h0008000800080008;
defparam \Mux5~0 .shared_arith = "off";
// synopsys translate_on

dffeas \opcodeALU[2] (
	.clk(\Clock~input_o ),
	.d(\Mux5~0_combout ),
	.asdata(vcc),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrlMux[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(opcodeALU[2]),
	.prn(vcc));
// synopsys translate_off
defparam \opcodeALU[2] .is_wysiwyg = "true";
defparam \opcodeALU[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \Mux6~0 (
// Equation(s):
// \Mux6~0_combout  = (!\Tstep_Q[0]~reg0_q  & (!\Tstep_Q[1]~reg0_q  & (\Tstep_Q[2]~reg0_q  & \IR|Out [7])))

	.dataa(!\Tstep_Q[0]~reg0_q ),
	.datab(!\Tstep_Q[1]~reg0_q ),
	.datac(!\Tstep_Q[2]~reg0_q ),
	.datad(!\IR|Out [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mux6~0 .extended_lut = "off";
defparam \Mux6~0 .lut_mask = 64'h0008000800080008;
defparam \Mux6~0 .shared_arith = "off";
// synopsys translate_on

dffeas \opcodeALU[1] (
	.clk(\Clock~input_o ),
	.d(\Mux6~0_combout ),
	.asdata(vcc),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrlMux[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(opcodeALU[1]),
	.prn(vcc));
// synopsys translate_off
defparam \opcodeALU[1] .is_wysiwyg = "true";
defparam \opcodeALU[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \alu|Equal0~1 (
// Equation(s):
// \alu|Equal0~1_combout  = (!opcodeALU[0] & (!opcodeALU[2] & opcodeALU[1]))

	.dataa(!opcodeALU[0]),
	.datab(!opcodeALU[2]),
	.datac(!opcodeALU[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Equal0~1 .extended_lut = "off";
defparam \alu|Equal0~1 .lut_mask = 64'h0808080808080808;
defparam \alu|Equal0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux8~4 (
// Equation(s):
// \multiplexer|Mux8~4_combout  = (!ctrlMux[2]) # (!ctrlMux[3])

	.dataa(!ctrlMux[2]),
	.datab(!ctrlMux[3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux8~4 .extended_lut = "off";
defparam \multiplexer|Mux8~4 .lut_mask = 64'hEEEEEEEEEEEEEEEE;
defparam \multiplexer|Mux8~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux8~5 (
// Equation(s):
// \multiplexer|Mux8~5_combout  = (ctrlMux[2] & ctrlMux[1])

	.dataa(!ctrlMux[2]),
	.datab(!ctrlMux[1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux8~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux8~5 .extended_lut = "off";
defparam \multiplexer|Mux8~5 .lut_mask = 64'h1111111111111111;
defparam \multiplexer|Mux8~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux8~6 (
// Equation(s):
// \multiplexer|Mux8~6_combout  = ( \DIN[0]~input_o  & ( \multiplexer|Mux8~0_combout  & ( ((\multiplexer|Mux8~5_combout  & ((ctrlMux[0]) # (\G|Out [0])))) # (ctrlMux[3]) ) ) ) # ( !\DIN[0]~input_o  & ( \multiplexer|Mux8~0_combout  & ( ((\G|Out [0] & 
// (!ctrlMux[0] & \multiplexer|Mux8~5_combout ))) # (ctrlMux[3]) ) ) ) # ( \DIN[0]~input_o  & ( !\multiplexer|Mux8~0_combout  & ( (!ctrlMux[3] & (\multiplexer|Mux8~5_combout  & ((ctrlMux[0]) # (\G|Out [0])))) ) ) ) # ( !\DIN[0]~input_o  & ( 
// !\multiplexer|Mux8~0_combout  & ( (!ctrlMux[3] & (\G|Out [0] & (!ctrlMux[0] & \multiplexer|Mux8~5_combout ))) ) ) )

	.dataa(!ctrlMux[3]),
	.datab(!\G|Out [0]),
	.datac(!ctrlMux[0]),
	.datad(!\multiplexer|Mux8~5_combout ),
	.datae(!\DIN[0]~input_o ),
	.dataf(!\multiplexer|Mux8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux8~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux8~6 .extended_lut = "off";
defparam \multiplexer|Mux8~6 .lut_mask = 64'h0020002A5575557F;
defparam \multiplexer|Mux8~6 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \addressRX|Decoder0~4 (
// Equation(s):
// \addressRX|Decoder0~4_combout  = (!\IR|Out [5] & (!\IR|Out [3] & !\IR|Out [4]))

	.dataa(!\IR|Out [5]),
	.datab(!\IR|Out [3]),
	.datac(!\IR|Out [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addressRX|Decoder0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addressRX|Decoder0~4 .extended_lut = "off";
defparam \addressRX|Decoder0~4 .lut_mask = 64'h8080808080808080;
defparam \addressRX|Decoder0~4 .shared_arith = "off";
// synopsys translate_on

dffeas \enableR[0] (
	.clk(\Clock~input_o ),
	.d(\addressRX|Decoder0~4_combout ),
	.asdata(vcc),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(\enableR[7]~0_combout ),
	.sload(gnd),
	.ena(\ctrlMux[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(enableR[0]),
	.prn(vcc));
// synopsys translate_off
defparam \enableR[0] .is_wysiwyg = "true";
defparam \enableR[0] .power_up = "low";
// synopsys translate_on

dffeas \reg_0|Out[0] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux8~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Out[0] .is_wysiwyg = "true";
defparam \reg_0|Out[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \addressRX|Decoder0~5 (
// Equation(s):
// \addressRX|Decoder0~5_combout  = (!\IR|Out [5] & (\IR|Out [3] & !\IR|Out [4]))

	.dataa(!\IR|Out [5]),
	.datab(!\IR|Out [3]),
	.datac(!\IR|Out [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addressRX|Decoder0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addressRX|Decoder0~5 .extended_lut = "off";
defparam \addressRX|Decoder0~5 .lut_mask = 64'h2020202020202020;
defparam \addressRX|Decoder0~5 .shared_arith = "off";
// synopsys translate_on

dffeas \enableR[1] (
	.clk(\Clock~input_o ),
	.d(\addressRX|Decoder0~5_combout ),
	.asdata(vcc),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(\enableR[7]~0_combout ),
	.sload(gnd),
	.ena(\ctrlMux[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(enableR[1]),
	.prn(vcc));
// synopsys translate_off
defparam \enableR[1] .is_wysiwyg = "true";
defparam \enableR[1] .power_up = "low";
// synopsys translate_on

dffeas \reg_1|Out[0] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux8~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Out[0] .is_wysiwyg = "true";
defparam \reg_1|Out[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \addressRX|Decoder0~6 (
// Equation(s):
// \addressRX|Decoder0~6_combout  = (!\IR|Out [5] & (!\IR|Out [3] & \IR|Out [4]))

	.dataa(!\IR|Out [5]),
	.datab(!\IR|Out [3]),
	.datac(!\IR|Out [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addressRX|Decoder0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addressRX|Decoder0~6 .extended_lut = "off";
defparam \addressRX|Decoder0~6 .lut_mask = 64'h0808080808080808;
defparam \addressRX|Decoder0~6 .shared_arith = "off";
// synopsys translate_on

dffeas \enableR[2] (
	.clk(\Clock~input_o ),
	.d(\addressRX|Decoder0~6_combout ),
	.asdata(vcc),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(\enableR[7]~0_combout ),
	.sload(gnd),
	.ena(\ctrlMux[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(enableR[2]),
	.prn(vcc));
// synopsys translate_off
defparam \enableR[2] .is_wysiwyg = "true";
defparam \enableR[2] .power_up = "low";
// synopsys translate_on

dffeas \reg_2|Out[0] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux8~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Out[0] .is_wysiwyg = "true";
defparam \reg_2|Out[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \addressRX|Decoder0~7 (
// Equation(s):
// \addressRX|Decoder0~7_combout  = (!\IR|Out [5] & (\IR|Out [3] & \IR|Out [4]))

	.dataa(!\IR|Out [5]),
	.datab(!\IR|Out [3]),
	.datac(!\IR|Out [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addressRX|Decoder0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addressRX|Decoder0~7 .extended_lut = "off";
defparam \addressRX|Decoder0~7 .lut_mask = 64'h0202020202020202;
defparam \addressRX|Decoder0~7 .shared_arith = "off";
// synopsys translate_on

dffeas \enableR[3] (
	.clk(\Clock~input_o ),
	.d(\addressRX|Decoder0~7_combout ),
	.asdata(vcc),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(\enableR[7]~0_combout ),
	.sload(gnd),
	.ena(\ctrlMux[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(enableR[3]),
	.prn(vcc));
// synopsys translate_off
defparam \enableR[3] .is_wysiwyg = "true";
defparam \enableR[3] .power_up = "low";
// synopsys translate_on

dffeas \reg_3|Out[0] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux8~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Out[0] .is_wysiwyg = "true";
defparam \reg_3|Out[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux8~2 (
// Equation(s):
// \multiplexer|Mux8~2_combout  = ( ctrlMux[0] & ( ctrlMux[1] & ( \reg_0|Out [0] ) ) ) # ( !ctrlMux[0] & ( ctrlMux[1] & ( \reg_1|Out [0] ) ) ) # ( ctrlMux[0] & ( !ctrlMux[1] & ( \reg_2|Out [0] ) ) ) # ( !ctrlMux[0] & ( !ctrlMux[1] & ( \reg_3|Out [0] ) ) )

	.dataa(!\reg_0|Out [0]),
	.datab(!\reg_1|Out [0]),
	.datac(!\reg_2|Out [0]),
	.datad(!\reg_3|Out [0]),
	.datae(!ctrlMux[0]),
	.dataf(!ctrlMux[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux8~2 .extended_lut = "off";
defparam \multiplexer|Mux8~2 .lut_mask = 64'h00FF0F0F33335555;
defparam \multiplexer|Mux8~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \Tstep_Q~2 (
// Equation(s):
// \Tstep_Q~2_combout  = (\Tstep_Q[0]~reg0_q  & \Tstep_Q[1]~reg0_q )

	.dataa(!\Tstep_Q[0]~reg0_q ),
	.datab(!\Tstep_Q[1]~reg0_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Tstep_Q~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Tstep_Q~2 .extended_lut = "off";
defparam \Tstep_Q~2 .lut_mask = 64'h1111111111111111;
defparam \Tstep_Q~2 .shared_arith = "off";
// synopsys translate_on

dffeas enableA(
	.clk(\Clock~input_o ),
	.d(\Tstep_Q~2_combout ),
	.asdata(vcc),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(\Tstep_Q[2]~reg0_q ),
	.sload(gnd),
	.ena(\ctrlMux[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\enableA~q ),
	.prn(vcc));
// synopsys translate_off
defparam enableA.is_wysiwyg = "true";
defparam enableA.power_up = "low";
// synopsys translate_on

dffeas \A|Out[0] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux8~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A|Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \A|Out[0] .is_wysiwyg = "true";
defparam \A|Out[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~38 (
// Equation(s):
// \alu|Add0~38_cout  = CARRY(( !\alu|Equal0~1_combout  ) + ( VCC ) + ( !VCC ))

	.dataa(!\alu|Equal0~1_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\alu|Add0~38_cout ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~38 .extended_lut = "off";
defparam \alu|Add0~38 .lut_mask = 64'h000000000000AAAA;
defparam \alu|Add0~38 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~1 (
// Equation(s):
// \alu|Add0~1_sumout  = SUM(( !\alu|Equal0~1_combout  $ (((!\multiplexer|Mux8~4_combout  & ((\multiplexer|Mux8~2_combout ))) # (\multiplexer|Mux8~4_combout  & (\multiplexer|Mux8~6_combout )))) ) + ( \A|Out [0] ) + ( \alu|Add0~38_cout  ))
// \alu|Add0~2  = CARRY(( !\alu|Equal0~1_combout  $ (((!\multiplexer|Mux8~4_combout  & ((\multiplexer|Mux8~2_combout ))) # (\multiplexer|Mux8~4_combout  & (\multiplexer|Mux8~6_combout )))) ) + ( \A|Out [0] ) + ( \alu|Add0~38_cout  ))

	.dataa(!\alu|Equal0~1_combout ),
	.datab(!\multiplexer|Mux8~4_combout ),
	.datac(!\multiplexer|Mux8~6_combout ),
	.datad(!\multiplexer|Mux8~2_combout ),
	.datae(gnd),
	.dataf(!\A|Out [0]),
	.datag(gnd),
	.cin(\alu|Add0~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~1_sumout ),
	.cout(\alu|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~1 .extended_lut = "off";
defparam \alu|Add0~1 .lut_mask = 64'h0000FF000000A965;
defparam \alu|Add0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \alu|Equal0~0 (
// Equation(s):
// \alu|Equal0~0_combout  = (!opcodeALU[1]) # (opcodeALU[2])

	.dataa(!opcodeALU[2]),
	.datab(!opcodeALU[1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Equal0~0 .extended_lut = "off";
defparam \alu|Equal0~0 .lut_mask = 64'hDDDDDDDDDDDDDDDD;
defparam \alu|Equal0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \opcodeALU[2]~0 (
// Equation(s):
// \opcodeALU[2]~0_combout  = (!\Tstep_Q[0]~reg0_q  & \Tstep_Q[2]~reg0_q )

	.dataa(!\Tstep_Q[0]~reg0_q ),
	.datab(!\Tstep_Q[2]~reg0_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\opcodeALU[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \opcodeALU[2]~0 .extended_lut = "off";
defparam \opcodeALU[2]~0 .lut_mask = 64'h2222222222222222;
defparam \opcodeALU[2]~0 .shared_arith = "off";
// synopsys translate_on

dffeas enableG(
	.clk(\Clock~input_o ),
	.d(\opcodeALU[2]~0_combout ),
	.asdata(vcc),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ctrlMux[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\enableG~q ),
	.prn(vcc));
// synopsys translate_off
defparam enableG.is_wysiwyg = "true";
defparam enableG.power_up = "low";
// synopsys translate_on

dffeas \G|Out[0] (
	.clk(\Clock~input_o ),
	.d(\alu|Add0~1_sumout ),
	.asdata(\multiplexer|Mux8~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\alu|Equal0~0_combout ),
	.ena(\enableG~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\G|Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \G|Out[0] .is_wysiwyg = "true";
defparam \G|Out[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux8~1 (
// Equation(s):
// \multiplexer|Mux8~1_combout  = ( ctrlMux[1] & ( \DIN[0]~input_o  & ( (ctrlMux[2] & (!ctrlMux[3] & ((ctrlMux[0]) # (\G|Out [0])))) ) ) ) # ( ctrlMux[1] & ( !\DIN[0]~input_o  & ( (ctrlMux[2] & (!ctrlMux[3] & (\G|Out [0] & !ctrlMux[0]))) ) ) )

	.dataa(!ctrlMux[2]),
	.datab(!ctrlMux[3]),
	.datac(!\G|Out [0]),
	.datad(!ctrlMux[0]),
	.datae(!ctrlMux[1]),
	.dataf(!\DIN[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux8~1 .extended_lut = "off";
defparam \multiplexer|Mux8~1 .lut_mask = 64'h0000040000000444;
defparam \multiplexer|Mux8~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux8~3 (
// Equation(s):
// \multiplexer|Mux8~3_combout  = ( \multiplexer|Mux8~2_combout  & ( ((ctrlMux[3] & ((\multiplexer|Mux8~0_combout ) # (ctrlMux[2])))) # (\multiplexer|Mux8~1_combout ) ) ) # ( !\multiplexer|Mux8~2_combout  & ( (!ctrlMux[3] & (((\multiplexer|Mux8~1_combout 
// )))) # (ctrlMux[3] & (!ctrlMux[2] & ((\multiplexer|Mux8~1_combout ) # (\multiplexer|Mux8~0_combout )))) ) )

	.dataa(!ctrlMux[2]),
	.datab(!ctrlMux[3]),
	.datac(!\multiplexer|Mux8~0_combout ),
	.datad(!\multiplexer|Mux8~1_combout ),
	.datae(!\multiplexer|Mux8~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux8~3 .extended_lut = "off";
defparam \multiplexer|Mux8~3 .lut_mask = 64'h02EE13FF02EE13FF;
defparam \multiplexer|Mux8~3 .shared_arith = "off";
// synopsys translate_on

dffeas \reg_4|Out[1] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux7~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Out[1] .is_wysiwyg = "true";
defparam \reg_4|Out[1] .power_up = "low";
// synopsys translate_on

dffeas \reg_5|Out[1] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux7~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Out[1] .is_wysiwyg = "true";
defparam \reg_5|Out[1] .power_up = "low";
// synopsys translate_on

dffeas \reg_6|Out[1] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux7~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Out[1] .is_wysiwyg = "true";
defparam \reg_6|Out[1] .power_up = "low";
// synopsys translate_on

dffeas \reg_7|Out[1] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux7~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Out[1] .is_wysiwyg = "true";
defparam \reg_7|Out[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux7~0 (
// Equation(s):
// \multiplexer|Mux7~0_combout  = ( ctrlMux[0] & ( ctrlMux[1] & ( \reg_4|Out [1] ) ) ) # ( !ctrlMux[0] & ( ctrlMux[1] & ( \reg_5|Out [1] ) ) ) # ( ctrlMux[0] & ( !ctrlMux[1] & ( \reg_6|Out [1] ) ) ) # ( !ctrlMux[0] & ( !ctrlMux[1] & ( \reg_7|Out [1] ) ) )

	.dataa(!\reg_4|Out [1]),
	.datab(!\reg_5|Out [1]),
	.datac(!\reg_6|Out [1]),
	.datad(!\reg_7|Out [1]),
	.datae(!ctrlMux[0]),
	.dataf(!ctrlMux[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux7~0 .extended_lut = "off";
defparam \multiplexer|Mux7~0 .lut_mask = 64'h00FF0F0F33335555;
defparam \multiplexer|Mux7~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux7~4 (
// Equation(s):
// \multiplexer|Mux7~4_combout  = ( \DIN[1]~input_o  & ( \multiplexer|Mux7~0_combout  & ( ((\multiplexer|Mux8~5_combout  & ((\G|Out [1]) # (ctrlMux[0])))) # (ctrlMux[3]) ) ) ) # ( !\DIN[1]~input_o  & ( \multiplexer|Mux7~0_combout  & ( ((!ctrlMux[0] & 
// (\multiplexer|Mux8~5_combout  & \G|Out [1]))) # (ctrlMux[3]) ) ) ) # ( \DIN[1]~input_o  & ( !\multiplexer|Mux7~0_combout  & ( (!ctrlMux[3] & (\multiplexer|Mux8~5_combout  & ((\G|Out [1]) # (ctrlMux[0])))) ) ) ) # ( !\DIN[1]~input_o  & ( 
// !\multiplexer|Mux7~0_combout  & ( (!ctrlMux[3] & (!ctrlMux[0] & (\multiplexer|Mux8~5_combout  & \G|Out [1]))) ) ) )

	.dataa(!ctrlMux[3]),
	.datab(!ctrlMux[0]),
	.datac(!\multiplexer|Mux8~5_combout ),
	.datad(!\G|Out [1]),
	.datae(!\DIN[1]~input_o ),
	.dataf(!\multiplexer|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux7~4 .extended_lut = "off";
defparam \multiplexer|Mux7~4 .lut_mask = 64'h0008020A555D575F;
defparam \multiplexer|Mux7~4 .shared_arith = "off";
// synopsys translate_on

dffeas \reg_0|Out[1] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux7~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Out[1] .is_wysiwyg = "true";
defparam \reg_0|Out[1] .power_up = "low";
// synopsys translate_on

dffeas \reg_1|Out[1] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux7~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Out[1] .is_wysiwyg = "true";
defparam \reg_1|Out[1] .power_up = "low";
// synopsys translate_on

dffeas \reg_2|Out[1] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux7~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Out[1] .is_wysiwyg = "true";
defparam \reg_2|Out[1] .power_up = "low";
// synopsys translate_on

dffeas \reg_3|Out[1] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux7~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Out[1] .is_wysiwyg = "true";
defparam \reg_3|Out[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux7~2 (
// Equation(s):
// \multiplexer|Mux7~2_combout  = ( ctrlMux[0] & ( ctrlMux[1] & ( \reg_0|Out [1] ) ) ) # ( !ctrlMux[0] & ( ctrlMux[1] & ( \reg_1|Out [1] ) ) ) # ( ctrlMux[0] & ( !ctrlMux[1] & ( \reg_2|Out [1] ) ) ) # ( !ctrlMux[0] & ( !ctrlMux[1] & ( \reg_3|Out [1] ) ) )

	.dataa(!\reg_0|Out [1]),
	.datab(!\reg_1|Out [1]),
	.datac(!\reg_2|Out [1]),
	.datad(!\reg_3|Out [1]),
	.datae(!ctrlMux[0]),
	.dataf(!ctrlMux[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux7~2 .extended_lut = "off";
defparam \multiplexer|Mux7~2 .lut_mask = 64'h00FF0F0F33335555;
defparam \multiplexer|Mux7~2 .shared_arith = "off";
// synopsys translate_on

dffeas \A|Out[1] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux7~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A|Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \A|Out[1] .is_wysiwyg = "true";
defparam \A|Out[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~5 (
// Equation(s):
// \alu|Add0~5_sumout  = SUM(( !\alu|Equal0~1_combout  $ (((!\multiplexer|Mux8~4_combout  & ((\multiplexer|Mux7~2_combout ))) # (\multiplexer|Mux8~4_combout  & (\multiplexer|Mux7~4_combout )))) ) + ( \A|Out [1] ) + ( \alu|Add0~2  ))
// \alu|Add0~6  = CARRY(( !\alu|Equal0~1_combout  $ (((!\multiplexer|Mux8~4_combout  & ((\multiplexer|Mux7~2_combout ))) # (\multiplexer|Mux8~4_combout  & (\multiplexer|Mux7~4_combout )))) ) + ( \A|Out [1] ) + ( \alu|Add0~2  ))

	.dataa(!\alu|Equal0~1_combout ),
	.datab(!\multiplexer|Mux8~4_combout ),
	.datac(!\multiplexer|Mux7~4_combout ),
	.datad(!\multiplexer|Mux7~2_combout ),
	.datae(gnd),
	.dataf(!\A|Out [1]),
	.datag(gnd),
	.cin(\alu|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~5_sumout ),
	.cout(\alu|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~5 .extended_lut = "off";
defparam \alu|Add0~5 .lut_mask = 64'h0000FF000000A965;
defparam \alu|Add0~5 .shared_arith = "off";
// synopsys translate_on

dffeas \G|Out[1] (
	.clk(\Clock~input_o ),
	.d(\alu|Add0~5_sumout ),
	.asdata(\multiplexer|Mux7~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\alu|Equal0~0_combout ),
	.ena(\enableG~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\G|Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \G|Out[1] .is_wysiwyg = "true";
defparam \G|Out[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux7~1 (
// Equation(s):
// \multiplexer|Mux7~1_combout  = ( \G|Out [1] & ( \DIN[1]~input_o  & ( (ctrlMux[2] & (!ctrlMux[3] & ctrlMux[1])) ) ) ) # ( !\G|Out [1] & ( \DIN[1]~input_o  & ( (ctrlMux[2] & (!ctrlMux[3] & (ctrlMux[0] & ctrlMux[1]))) ) ) ) # ( \G|Out [1] & ( 
// !\DIN[1]~input_o  & ( (ctrlMux[2] & (!ctrlMux[3] & (!ctrlMux[0] & ctrlMux[1]))) ) ) )

	.dataa(!ctrlMux[2]),
	.datab(!ctrlMux[3]),
	.datac(!ctrlMux[0]),
	.datad(!ctrlMux[1]),
	.datae(!\G|Out [1]),
	.dataf(!\DIN[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux7~1 .extended_lut = "off";
defparam \multiplexer|Mux7~1 .lut_mask = 64'h0000004000040044;
defparam \multiplexer|Mux7~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux7~3 (
// Equation(s):
// \multiplexer|Mux7~3_combout  = ( \multiplexer|Mux7~2_combout  & ( ((ctrlMux[3] & ((\multiplexer|Mux7~0_combout ) # (ctrlMux[2])))) # (\multiplexer|Mux7~1_combout ) ) ) # ( !\multiplexer|Mux7~2_combout  & ( (!ctrlMux[3] & (((\multiplexer|Mux7~1_combout 
// )))) # (ctrlMux[3] & (!ctrlMux[2] & ((\multiplexer|Mux7~1_combout ) # (\multiplexer|Mux7~0_combout )))) ) )

	.dataa(!ctrlMux[2]),
	.datab(!ctrlMux[3]),
	.datac(!\multiplexer|Mux7~0_combout ),
	.datad(!\multiplexer|Mux7~1_combout ),
	.datae(!\multiplexer|Mux7~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux7~3 .extended_lut = "off";
defparam \multiplexer|Mux7~3 .lut_mask = 64'h02EE13FF02EE13FF;
defparam \multiplexer|Mux7~3 .shared_arith = "off";
// synopsys translate_on

dffeas \reg_4|Out[2] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux6~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Out[2] .is_wysiwyg = "true";
defparam \reg_4|Out[2] .power_up = "low";
// synopsys translate_on

dffeas \reg_5|Out[2] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux6~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Out[2] .is_wysiwyg = "true";
defparam \reg_5|Out[2] .power_up = "low";
// synopsys translate_on

dffeas \reg_6|Out[2] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux6~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Out[2] .is_wysiwyg = "true";
defparam \reg_6|Out[2] .power_up = "low";
// synopsys translate_on

dffeas \reg_7|Out[2] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux6~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Out[2] .is_wysiwyg = "true";
defparam \reg_7|Out[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux6~0 (
// Equation(s):
// \multiplexer|Mux6~0_combout  = ( ctrlMux[0] & ( ctrlMux[1] & ( \reg_4|Out [2] ) ) ) # ( !ctrlMux[0] & ( ctrlMux[1] & ( \reg_5|Out [2] ) ) ) # ( ctrlMux[0] & ( !ctrlMux[1] & ( \reg_6|Out [2] ) ) ) # ( !ctrlMux[0] & ( !ctrlMux[1] & ( \reg_7|Out [2] ) ) )

	.dataa(!\reg_4|Out [2]),
	.datab(!\reg_5|Out [2]),
	.datac(!\reg_6|Out [2]),
	.datad(!\reg_7|Out [2]),
	.datae(!ctrlMux[0]),
	.dataf(!ctrlMux[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux6~0 .extended_lut = "off";
defparam \multiplexer|Mux6~0 .lut_mask = 64'h00FF0F0F33335555;
defparam \multiplexer|Mux6~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux6~4 (
// Equation(s):
// \multiplexer|Mux6~4_combout  = ( \DIN[2]~input_o  & ( \multiplexer|Mux6~0_combout  & ( ((\multiplexer|Mux8~5_combout  & ((\G|Out [2]) # (ctrlMux[0])))) # (ctrlMux[3]) ) ) ) # ( !\DIN[2]~input_o  & ( \multiplexer|Mux6~0_combout  & ( ((!ctrlMux[0] & 
// (\multiplexer|Mux8~5_combout  & \G|Out [2]))) # (ctrlMux[3]) ) ) ) # ( \DIN[2]~input_o  & ( !\multiplexer|Mux6~0_combout  & ( (!ctrlMux[3] & (\multiplexer|Mux8~5_combout  & ((\G|Out [2]) # (ctrlMux[0])))) ) ) ) # ( !\DIN[2]~input_o  & ( 
// !\multiplexer|Mux6~0_combout  & ( (!ctrlMux[3] & (!ctrlMux[0] & (\multiplexer|Mux8~5_combout  & \G|Out [2]))) ) ) )

	.dataa(!ctrlMux[3]),
	.datab(!ctrlMux[0]),
	.datac(!\multiplexer|Mux8~5_combout ),
	.datad(!\G|Out [2]),
	.datae(!\DIN[2]~input_o ),
	.dataf(!\multiplexer|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux6~4 .extended_lut = "off";
defparam \multiplexer|Mux6~4 .lut_mask = 64'h0008020A555D575F;
defparam \multiplexer|Mux6~4 .shared_arith = "off";
// synopsys translate_on

dffeas \reg_0|Out[2] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux6~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Out[2] .is_wysiwyg = "true";
defparam \reg_0|Out[2] .power_up = "low";
// synopsys translate_on

dffeas \reg_1|Out[2] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux6~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Out[2] .is_wysiwyg = "true";
defparam \reg_1|Out[2] .power_up = "low";
// synopsys translate_on

dffeas \reg_2|Out[2] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux6~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Out[2] .is_wysiwyg = "true";
defparam \reg_2|Out[2] .power_up = "low";
// synopsys translate_on

dffeas \reg_3|Out[2] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux6~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Out[2] .is_wysiwyg = "true";
defparam \reg_3|Out[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux6~2 (
// Equation(s):
// \multiplexer|Mux6~2_combout  = ( ctrlMux[0] & ( ctrlMux[1] & ( \reg_0|Out [2] ) ) ) # ( !ctrlMux[0] & ( ctrlMux[1] & ( \reg_1|Out [2] ) ) ) # ( ctrlMux[0] & ( !ctrlMux[1] & ( \reg_2|Out [2] ) ) ) # ( !ctrlMux[0] & ( !ctrlMux[1] & ( \reg_3|Out [2] ) ) )

	.dataa(!\reg_0|Out [2]),
	.datab(!\reg_1|Out [2]),
	.datac(!\reg_2|Out [2]),
	.datad(!\reg_3|Out [2]),
	.datae(!ctrlMux[0]),
	.dataf(!ctrlMux[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux6~2 .extended_lut = "off";
defparam \multiplexer|Mux6~2 .lut_mask = 64'h00FF0F0F33335555;
defparam \multiplexer|Mux6~2 .shared_arith = "off";
// synopsys translate_on

dffeas \A|Out[2] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux6~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A|Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \A|Out[2] .is_wysiwyg = "true";
defparam \A|Out[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~9 (
// Equation(s):
// \alu|Add0~9_sumout  = SUM(( !\alu|Equal0~1_combout  $ (((!\multiplexer|Mux8~4_combout  & ((\multiplexer|Mux6~2_combout ))) # (\multiplexer|Mux8~4_combout  & (\multiplexer|Mux6~4_combout )))) ) + ( \A|Out [2] ) + ( \alu|Add0~6  ))
// \alu|Add0~10  = CARRY(( !\alu|Equal0~1_combout  $ (((!\multiplexer|Mux8~4_combout  & ((\multiplexer|Mux6~2_combout ))) # (\multiplexer|Mux8~4_combout  & (\multiplexer|Mux6~4_combout )))) ) + ( \A|Out [2] ) + ( \alu|Add0~6  ))

	.dataa(!\alu|Equal0~1_combout ),
	.datab(!\multiplexer|Mux8~4_combout ),
	.datac(!\multiplexer|Mux6~4_combout ),
	.datad(!\multiplexer|Mux6~2_combout ),
	.datae(gnd),
	.dataf(!\A|Out [2]),
	.datag(gnd),
	.cin(\alu|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~9_sumout ),
	.cout(\alu|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~9 .extended_lut = "off";
defparam \alu|Add0~9 .lut_mask = 64'h0000FF000000A965;
defparam \alu|Add0~9 .shared_arith = "off";
// synopsys translate_on

dffeas \G|Out[2] (
	.clk(\Clock~input_o ),
	.d(\alu|Add0~9_sumout ),
	.asdata(\multiplexer|Mux6~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\alu|Equal0~0_combout ),
	.ena(\enableG~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\G|Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \G|Out[2] .is_wysiwyg = "true";
defparam \G|Out[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux6~1 (
// Equation(s):
// \multiplexer|Mux6~1_combout  = ( \G|Out [2] & ( \DIN[2]~input_o  & ( (ctrlMux[2] & (!ctrlMux[3] & ctrlMux[1])) ) ) ) # ( !\G|Out [2] & ( \DIN[2]~input_o  & ( (ctrlMux[2] & (!ctrlMux[3] & (ctrlMux[0] & ctrlMux[1]))) ) ) ) # ( \G|Out [2] & ( 
// !\DIN[2]~input_o  & ( (ctrlMux[2] & (!ctrlMux[3] & (!ctrlMux[0] & ctrlMux[1]))) ) ) )

	.dataa(!ctrlMux[2]),
	.datab(!ctrlMux[3]),
	.datac(!ctrlMux[0]),
	.datad(!ctrlMux[1]),
	.datae(!\G|Out [2]),
	.dataf(!\DIN[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux6~1 .extended_lut = "off";
defparam \multiplexer|Mux6~1 .lut_mask = 64'h0000004000040044;
defparam \multiplexer|Mux6~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux6~3 (
// Equation(s):
// \multiplexer|Mux6~3_combout  = ( \multiplexer|Mux6~2_combout  & ( ((ctrlMux[3] & ((\multiplexer|Mux6~0_combout ) # (ctrlMux[2])))) # (\multiplexer|Mux6~1_combout ) ) ) # ( !\multiplexer|Mux6~2_combout  & ( (!ctrlMux[3] & (((\multiplexer|Mux6~1_combout 
// )))) # (ctrlMux[3] & (!ctrlMux[2] & ((\multiplexer|Mux6~1_combout ) # (\multiplexer|Mux6~0_combout )))) ) )

	.dataa(!ctrlMux[2]),
	.datab(!ctrlMux[3]),
	.datac(!\multiplexer|Mux6~0_combout ),
	.datad(!\multiplexer|Mux6~1_combout ),
	.datae(!\multiplexer|Mux6~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux6~3 .extended_lut = "off";
defparam \multiplexer|Mux6~3 .lut_mask = 64'h02EE13FF02EE13FF;
defparam \multiplexer|Mux6~3 .shared_arith = "off";
// synopsys translate_on

dffeas \reg_4|Out[3] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux5~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Out[3] .is_wysiwyg = "true";
defparam \reg_4|Out[3] .power_up = "low";
// synopsys translate_on

dffeas \reg_5|Out[3] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux5~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Out[3] .is_wysiwyg = "true";
defparam \reg_5|Out[3] .power_up = "low";
// synopsys translate_on

dffeas \reg_6|Out[3] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux5~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Out[3] .is_wysiwyg = "true";
defparam \reg_6|Out[3] .power_up = "low";
// synopsys translate_on

dffeas \reg_7|Out[3] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux5~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Out[3] .is_wysiwyg = "true";
defparam \reg_7|Out[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux5~0 (
// Equation(s):
// \multiplexer|Mux5~0_combout  = ( ctrlMux[0] & ( ctrlMux[1] & ( \reg_4|Out [3] ) ) ) # ( !ctrlMux[0] & ( ctrlMux[1] & ( \reg_5|Out [3] ) ) ) # ( ctrlMux[0] & ( !ctrlMux[1] & ( \reg_6|Out [3] ) ) ) # ( !ctrlMux[0] & ( !ctrlMux[1] & ( \reg_7|Out [3] ) ) )

	.dataa(!\reg_4|Out [3]),
	.datab(!\reg_5|Out [3]),
	.datac(!\reg_6|Out [3]),
	.datad(!\reg_7|Out [3]),
	.datae(!ctrlMux[0]),
	.dataf(!ctrlMux[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux5~0 .extended_lut = "off";
defparam \multiplexer|Mux5~0 .lut_mask = 64'h00FF0F0F33335555;
defparam \multiplexer|Mux5~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux5~4 (
// Equation(s):
// \multiplexer|Mux5~4_combout  = ( \DIN[3]~input_o  & ( \multiplexer|Mux5~0_combout  & ( ((\multiplexer|Mux8~5_combout  & ((\G|Out [3]) # (ctrlMux[0])))) # (ctrlMux[3]) ) ) ) # ( !\DIN[3]~input_o  & ( \multiplexer|Mux5~0_combout  & ( ((!ctrlMux[0] & 
// (\multiplexer|Mux8~5_combout  & \G|Out [3]))) # (ctrlMux[3]) ) ) ) # ( \DIN[3]~input_o  & ( !\multiplexer|Mux5~0_combout  & ( (!ctrlMux[3] & (\multiplexer|Mux8~5_combout  & ((\G|Out [3]) # (ctrlMux[0])))) ) ) ) # ( !\DIN[3]~input_o  & ( 
// !\multiplexer|Mux5~0_combout  & ( (!ctrlMux[3] & (!ctrlMux[0] & (\multiplexer|Mux8~5_combout  & \G|Out [3]))) ) ) )

	.dataa(!ctrlMux[3]),
	.datab(!ctrlMux[0]),
	.datac(!\multiplexer|Mux8~5_combout ),
	.datad(!\G|Out [3]),
	.datae(!\DIN[3]~input_o ),
	.dataf(!\multiplexer|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux5~4 .extended_lut = "off";
defparam \multiplexer|Mux5~4 .lut_mask = 64'h0008020A555D575F;
defparam \multiplexer|Mux5~4 .shared_arith = "off";
// synopsys translate_on

dffeas \reg_0|Out[3] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux5~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Out[3] .is_wysiwyg = "true";
defparam \reg_0|Out[3] .power_up = "low";
// synopsys translate_on

dffeas \reg_1|Out[3] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux5~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Out[3] .is_wysiwyg = "true";
defparam \reg_1|Out[3] .power_up = "low";
// synopsys translate_on

dffeas \reg_2|Out[3] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux5~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Out[3] .is_wysiwyg = "true";
defparam \reg_2|Out[3] .power_up = "low";
// synopsys translate_on

dffeas \reg_3|Out[3] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux5~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Out[3] .is_wysiwyg = "true";
defparam \reg_3|Out[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux5~2 (
// Equation(s):
// \multiplexer|Mux5~2_combout  = ( ctrlMux[0] & ( ctrlMux[1] & ( \reg_0|Out [3] ) ) ) # ( !ctrlMux[0] & ( ctrlMux[1] & ( \reg_1|Out [3] ) ) ) # ( ctrlMux[0] & ( !ctrlMux[1] & ( \reg_2|Out [3] ) ) ) # ( !ctrlMux[0] & ( !ctrlMux[1] & ( \reg_3|Out [3] ) ) )

	.dataa(!\reg_0|Out [3]),
	.datab(!\reg_1|Out [3]),
	.datac(!\reg_2|Out [3]),
	.datad(!\reg_3|Out [3]),
	.datae(!ctrlMux[0]),
	.dataf(!ctrlMux[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux5~2 .extended_lut = "off";
defparam \multiplexer|Mux5~2 .lut_mask = 64'h00FF0F0F33335555;
defparam \multiplexer|Mux5~2 .shared_arith = "off";
// synopsys translate_on

dffeas \A|Out[3] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux5~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A|Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \A|Out[3] .is_wysiwyg = "true";
defparam \A|Out[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~13 (
// Equation(s):
// \alu|Add0~13_sumout  = SUM(( !\alu|Equal0~1_combout  $ (((!\multiplexer|Mux8~4_combout  & ((\multiplexer|Mux5~2_combout ))) # (\multiplexer|Mux8~4_combout  & (\multiplexer|Mux5~4_combout )))) ) + ( \A|Out [3] ) + ( \alu|Add0~10  ))
// \alu|Add0~14  = CARRY(( !\alu|Equal0~1_combout  $ (((!\multiplexer|Mux8~4_combout  & ((\multiplexer|Mux5~2_combout ))) # (\multiplexer|Mux8~4_combout  & (\multiplexer|Mux5~4_combout )))) ) + ( \A|Out [3] ) + ( \alu|Add0~10  ))

	.dataa(!\alu|Equal0~1_combout ),
	.datab(!\multiplexer|Mux8~4_combout ),
	.datac(!\multiplexer|Mux5~4_combout ),
	.datad(!\multiplexer|Mux5~2_combout ),
	.datae(gnd),
	.dataf(!\A|Out [3]),
	.datag(gnd),
	.cin(\alu|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~13_sumout ),
	.cout(\alu|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~13 .extended_lut = "off";
defparam \alu|Add0~13 .lut_mask = 64'h0000FF000000A965;
defparam \alu|Add0~13 .shared_arith = "off";
// synopsys translate_on

dffeas \G|Out[3] (
	.clk(\Clock~input_o ),
	.d(\alu|Add0~13_sumout ),
	.asdata(\multiplexer|Mux5~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\alu|Equal0~0_combout ),
	.ena(\enableG~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\G|Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \G|Out[3] .is_wysiwyg = "true";
defparam \G|Out[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux5~1 (
// Equation(s):
// \multiplexer|Mux5~1_combout  = ( \G|Out [3] & ( \DIN[3]~input_o  & ( (ctrlMux[2] & (!ctrlMux[3] & ctrlMux[1])) ) ) ) # ( !\G|Out [3] & ( \DIN[3]~input_o  & ( (ctrlMux[2] & (!ctrlMux[3] & (ctrlMux[0] & ctrlMux[1]))) ) ) ) # ( \G|Out [3] & ( 
// !\DIN[3]~input_o  & ( (ctrlMux[2] & (!ctrlMux[3] & (!ctrlMux[0] & ctrlMux[1]))) ) ) )

	.dataa(!ctrlMux[2]),
	.datab(!ctrlMux[3]),
	.datac(!ctrlMux[0]),
	.datad(!ctrlMux[1]),
	.datae(!\G|Out [3]),
	.dataf(!\DIN[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux5~1 .extended_lut = "off";
defparam \multiplexer|Mux5~1 .lut_mask = 64'h0000004000040044;
defparam \multiplexer|Mux5~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux5~3 (
// Equation(s):
// \multiplexer|Mux5~3_combout  = ( \multiplexer|Mux5~2_combout  & ( ((ctrlMux[3] & ((\multiplexer|Mux5~0_combout ) # (ctrlMux[2])))) # (\multiplexer|Mux5~1_combout ) ) ) # ( !\multiplexer|Mux5~2_combout  & ( (!ctrlMux[3] & (((\multiplexer|Mux5~1_combout 
// )))) # (ctrlMux[3] & (!ctrlMux[2] & ((\multiplexer|Mux5~1_combout ) # (\multiplexer|Mux5~0_combout )))) ) )

	.dataa(!ctrlMux[2]),
	.datab(!ctrlMux[3]),
	.datac(!\multiplexer|Mux5~0_combout ),
	.datad(!\multiplexer|Mux5~1_combout ),
	.datae(!\multiplexer|Mux5~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux5~3 .extended_lut = "off";
defparam \multiplexer|Mux5~3 .lut_mask = 64'h02EE13FF02EE13FF;
defparam \multiplexer|Mux5~3 .shared_arith = "off";
// synopsys translate_on

dffeas \reg_4|Out[4] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux4~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Out[4] .is_wysiwyg = "true";
defparam \reg_4|Out[4] .power_up = "low";
// synopsys translate_on

dffeas \reg_5|Out[4] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux4~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Out[4] .is_wysiwyg = "true";
defparam \reg_5|Out[4] .power_up = "low";
// synopsys translate_on

dffeas \reg_6|Out[4] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux4~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Out[4] .is_wysiwyg = "true";
defparam \reg_6|Out[4] .power_up = "low";
// synopsys translate_on

dffeas \reg_7|Out[4] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux4~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Out[4] .is_wysiwyg = "true";
defparam \reg_7|Out[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux4~0 (
// Equation(s):
// \multiplexer|Mux4~0_combout  = ( ctrlMux[0] & ( ctrlMux[1] & ( \reg_4|Out [4] ) ) ) # ( !ctrlMux[0] & ( ctrlMux[1] & ( \reg_5|Out [4] ) ) ) # ( ctrlMux[0] & ( !ctrlMux[1] & ( \reg_6|Out [4] ) ) ) # ( !ctrlMux[0] & ( !ctrlMux[1] & ( \reg_7|Out [4] ) ) )

	.dataa(!\reg_4|Out [4]),
	.datab(!\reg_5|Out [4]),
	.datac(!\reg_6|Out [4]),
	.datad(!\reg_7|Out [4]),
	.datae(!ctrlMux[0]),
	.dataf(!ctrlMux[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux4~0 .extended_lut = "off";
defparam \multiplexer|Mux4~0 .lut_mask = 64'h00FF0F0F33335555;
defparam \multiplexer|Mux4~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux4~4 (
// Equation(s):
// \multiplexer|Mux4~4_combout  = ( \DIN[4]~input_o  & ( \multiplexer|Mux4~0_combout  & ( ((\multiplexer|Mux8~5_combout  & ((\G|Out [4]) # (ctrlMux[0])))) # (ctrlMux[3]) ) ) ) # ( !\DIN[4]~input_o  & ( \multiplexer|Mux4~0_combout  & ( ((!ctrlMux[0] & 
// (\multiplexer|Mux8~5_combout  & \G|Out [4]))) # (ctrlMux[3]) ) ) ) # ( \DIN[4]~input_o  & ( !\multiplexer|Mux4~0_combout  & ( (!ctrlMux[3] & (\multiplexer|Mux8~5_combout  & ((\G|Out [4]) # (ctrlMux[0])))) ) ) ) # ( !\DIN[4]~input_o  & ( 
// !\multiplexer|Mux4~0_combout  & ( (!ctrlMux[3] & (!ctrlMux[0] & (\multiplexer|Mux8~5_combout  & \G|Out [4]))) ) ) )

	.dataa(!ctrlMux[3]),
	.datab(!ctrlMux[0]),
	.datac(!\multiplexer|Mux8~5_combout ),
	.datad(!\G|Out [4]),
	.datae(!\DIN[4]~input_o ),
	.dataf(!\multiplexer|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux4~4 .extended_lut = "off";
defparam \multiplexer|Mux4~4 .lut_mask = 64'h0008020A555D575F;
defparam \multiplexer|Mux4~4 .shared_arith = "off";
// synopsys translate_on

dffeas \reg_0|Out[4] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux4~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Out[4] .is_wysiwyg = "true";
defparam \reg_0|Out[4] .power_up = "low";
// synopsys translate_on

dffeas \reg_1|Out[4] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux4~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Out[4] .is_wysiwyg = "true";
defparam \reg_1|Out[4] .power_up = "low";
// synopsys translate_on

dffeas \reg_2|Out[4] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux4~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Out[4] .is_wysiwyg = "true";
defparam \reg_2|Out[4] .power_up = "low";
// synopsys translate_on

dffeas \reg_3|Out[4] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux4~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Out[4] .is_wysiwyg = "true";
defparam \reg_3|Out[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux4~2 (
// Equation(s):
// \multiplexer|Mux4~2_combout  = ( ctrlMux[0] & ( ctrlMux[1] & ( \reg_0|Out [4] ) ) ) # ( !ctrlMux[0] & ( ctrlMux[1] & ( \reg_1|Out [4] ) ) ) # ( ctrlMux[0] & ( !ctrlMux[1] & ( \reg_2|Out [4] ) ) ) # ( !ctrlMux[0] & ( !ctrlMux[1] & ( \reg_3|Out [4] ) ) )

	.dataa(!\reg_0|Out [4]),
	.datab(!\reg_1|Out [4]),
	.datac(!\reg_2|Out [4]),
	.datad(!\reg_3|Out [4]),
	.datae(!ctrlMux[0]),
	.dataf(!ctrlMux[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux4~2 .extended_lut = "off";
defparam \multiplexer|Mux4~2 .lut_mask = 64'h00FF0F0F33335555;
defparam \multiplexer|Mux4~2 .shared_arith = "off";
// synopsys translate_on

dffeas \A|Out[4] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux4~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A|Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \A|Out[4] .is_wysiwyg = "true";
defparam \A|Out[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~17 (
// Equation(s):
// \alu|Add0~17_sumout  = SUM(( !\alu|Equal0~1_combout  $ (((!\multiplexer|Mux8~4_combout  & ((\multiplexer|Mux4~2_combout ))) # (\multiplexer|Mux8~4_combout  & (\multiplexer|Mux4~4_combout )))) ) + ( \A|Out [4] ) + ( \alu|Add0~14  ))
// \alu|Add0~18  = CARRY(( !\alu|Equal0~1_combout  $ (((!\multiplexer|Mux8~4_combout  & ((\multiplexer|Mux4~2_combout ))) # (\multiplexer|Mux8~4_combout  & (\multiplexer|Mux4~4_combout )))) ) + ( \A|Out [4] ) + ( \alu|Add0~14  ))

	.dataa(!\alu|Equal0~1_combout ),
	.datab(!\multiplexer|Mux8~4_combout ),
	.datac(!\multiplexer|Mux4~4_combout ),
	.datad(!\multiplexer|Mux4~2_combout ),
	.datae(gnd),
	.dataf(!\A|Out [4]),
	.datag(gnd),
	.cin(\alu|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~17_sumout ),
	.cout(\alu|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~17 .extended_lut = "off";
defparam \alu|Add0~17 .lut_mask = 64'h0000FF000000A965;
defparam \alu|Add0~17 .shared_arith = "off";
// synopsys translate_on

dffeas \G|Out[4] (
	.clk(\Clock~input_o ),
	.d(\alu|Add0~17_sumout ),
	.asdata(\multiplexer|Mux4~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\alu|Equal0~0_combout ),
	.ena(\enableG~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\G|Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \G|Out[4] .is_wysiwyg = "true";
defparam \G|Out[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux4~1 (
// Equation(s):
// \multiplexer|Mux4~1_combout  = ( \G|Out [4] & ( \DIN[4]~input_o  & ( (ctrlMux[2] & (!ctrlMux[3] & ctrlMux[1])) ) ) ) # ( !\G|Out [4] & ( \DIN[4]~input_o  & ( (ctrlMux[2] & (!ctrlMux[3] & (ctrlMux[0] & ctrlMux[1]))) ) ) ) # ( \G|Out [4] & ( 
// !\DIN[4]~input_o  & ( (ctrlMux[2] & (!ctrlMux[3] & (!ctrlMux[0] & ctrlMux[1]))) ) ) )

	.dataa(!ctrlMux[2]),
	.datab(!ctrlMux[3]),
	.datac(!ctrlMux[0]),
	.datad(!ctrlMux[1]),
	.datae(!\G|Out [4]),
	.dataf(!\DIN[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux4~1 .extended_lut = "off";
defparam \multiplexer|Mux4~1 .lut_mask = 64'h0000004000040044;
defparam \multiplexer|Mux4~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux4~3 (
// Equation(s):
// \multiplexer|Mux4~3_combout  = ( \multiplexer|Mux4~2_combout  & ( ((ctrlMux[3] & ((\multiplexer|Mux4~0_combout ) # (ctrlMux[2])))) # (\multiplexer|Mux4~1_combout ) ) ) # ( !\multiplexer|Mux4~2_combout  & ( (!ctrlMux[3] & (((\multiplexer|Mux4~1_combout 
// )))) # (ctrlMux[3] & (!ctrlMux[2] & ((\multiplexer|Mux4~1_combout ) # (\multiplexer|Mux4~0_combout )))) ) )

	.dataa(!ctrlMux[2]),
	.datab(!ctrlMux[3]),
	.datac(!\multiplexer|Mux4~0_combout ),
	.datad(!\multiplexer|Mux4~1_combout ),
	.datae(!\multiplexer|Mux4~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux4~3 .extended_lut = "off";
defparam \multiplexer|Mux4~3 .lut_mask = 64'h02EE13FF02EE13FF;
defparam \multiplexer|Mux4~3 .shared_arith = "off";
// synopsys translate_on

dffeas \reg_4|Out[5] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux3~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Out[5] .is_wysiwyg = "true";
defparam \reg_4|Out[5] .power_up = "low";
// synopsys translate_on

dffeas \reg_5|Out[5] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux3~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Out[5] .is_wysiwyg = "true";
defparam \reg_5|Out[5] .power_up = "low";
// synopsys translate_on

dffeas \reg_6|Out[5] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux3~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Out[5] .is_wysiwyg = "true";
defparam \reg_6|Out[5] .power_up = "low";
// synopsys translate_on

dffeas \reg_7|Out[5] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux3~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Out[5] .is_wysiwyg = "true";
defparam \reg_7|Out[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux3~0 (
// Equation(s):
// \multiplexer|Mux3~0_combout  = ( ctrlMux[0] & ( ctrlMux[1] & ( \reg_4|Out [5] ) ) ) # ( !ctrlMux[0] & ( ctrlMux[1] & ( \reg_5|Out [5] ) ) ) # ( ctrlMux[0] & ( !ctrlMux[1] & ( \reg_6|Out [5] ) ) ) # ( !ctrlMux[0] & ( !ctrlMux[1] & ( \reg_7|Out [5] ) ) )

	.dataa(!\reg_4|Out [5]),
	.datab(!\reg_5|Out [5]),
	.datac(!\reg_6|Out [5]),
	.datad(!\reg_7|Out [5]),
	.datae(!ctrlMux[0]),
	.dataf(!ctrlMux[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux3~0 .extended_lut = "off";
defparam \multiplexer|Mux3~0 .lut_mask = 64'h00FF0F0F33335555;
defparam \multiplexer|Mux3~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux3~4 (
// Equation(s):
// \multiplexer|Mux3~4_combout  = ( \DIN[5]~input_o  & ( \multiplexer|Mux3~0_combout  & ( ((\multiplexer|Mux8~5_combout  & ((\G|Out [5]) # (ctrlMux[0])))) # (ctrlMux[3]) ) ) ) # ( !\DIN[5]~input_o  & ( \multiplexer|Mux3~0_combout  & ( ((!ctrlMux[0] & 
// (\multiplexer|Mux8~5_combout  & \G|Out [5]))) # (ctrlMux[3]) ) ) ) # ( \DIN[5]~input_o  & ( !\multiplexer|Mux3~0_combout  & ( (!ctrlMux[3] & (\multiplexer|Mux8~5_combout  & ((\G|Out [5]) # (ctrlMux[0])))) ) ) ) # ( !\DIN[5]~input_o  & ( 
// !\multiplexer|Mux3~0_combout  & ( (!ctrlMux[3] & (!ctrlMux[0] & (\multiplexer|Mux8~5_combout  & \G|Out [5]))) ) ) )

	.dataa(!ctrlMux[3]),
	.datab(!ctrlMux[0]),
	.datac(!\multiplexer|Mux8~5_combout ),
	.datad(!\G|Out [5]),
	.datae(!\DIN[5]~input_o ),
	.dataf(!\multiplexer|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux3~4 .extended_lut = "off";
defparam \multiplexer|Mux3~4 .lut_mask = 64'h0008020A555D575F;
defparam \multiplexer|Mux3~4 .shared_arith = "off";
// synopsys translate_on

dffeas \reg_0|Out[5] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux3~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Out[5] .is_wysiwyg = "true";
defparam \reg_0|Out[5] .power_up = "low";
// synopsys translate_on

dffeas \reg_1|Out[5] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux3~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Out[5] .is_wysiwyg = "true";
defparam \reg_1|Out[5] .power_up = "low";
// synopsys translate_on

dffeas \reg_2|Out[5] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux3~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Out[5] .is_wysiwyg = "true";
defparam \reg_2|Out[5] .power_up = "low";
// synopsys translate_on

dffeas \reg_3|Out[5] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux3~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Out[5] .is_wysiwyg = "true";
defparam \reg_3|Out[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux3~2 (
// Equation(s):
// \multiplexer|Mux3~2_combout  = ( ctrlMux[0] & ( ctrlMux[1] & ( \reg_0|Out [5] ) ) ) # ( !ctrlMux[0] & ( ctrlMux[1] & ( \reg_1|Out [5] ) ) ) # ( ctrlMux[0] & ( !ctrlMux[1] & ( \reg_2|Out [5] ) ) ) # ( !ctrlMux[0] & ( !ctrlMux[1] & ( \reg_3|Out [5] ) ) )

	.dataa(!\reg_0|Out [5]),
	.datab(!\reg_1|Out [5]),
	.datac(!\reg_2|Out [5]),
	.datad(!\reg_3|Out [5]),
	.datae(!ctrlMux[0]),
	.dataf(!ctrlMux[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux3~2 .extended_lut = "off";
defparam \multiplexer|Mux3~2 .lut_mask = 64'h00FF0F0F33335555;
defparam \multiplexer|Mux3~2 .shared_arith = "off";
// synopsys translate_on

dffeas \A|Out[5] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux3~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A|Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \A|Out[5] .is_wysiwyg = "true";
defparam \A|Out[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~21 (
// Equation(s):
// \alu|Add0~21_sumout  = SUM(( !\alu|Equal0~1_combout  $ (((!\multiplexer|Mux8~4_combout  & ((\multiplexer|Mux3~2_combout ))) # (\multiplexer|Mux8~4_combout  & (\multiplexer|Mux3~4_combout )))) ) + ( \A|Out [5] ) + ( \alu|Add0~18  ))
// \alu|Add0~22  = CARRY(( !\alu|Equal0~1_combout  $ (((!\multiplexer|Mux8~4_combout  & ((\multiplexer|Mux3~2_combout ))) # (\multiplexer|Mux8~4_combout  & (\multiplexer|Mux3~4_combout )))) ) + ( \A|Out [5] ) + ( \alu|Add0~18  ))

	.dataa(!\alu|Equal0~1_combout ),
	.datab(!\multiplexer|Mux8~4_combout ),
	.datac(!\multiplexer|Mux3~4_combout ),
	.datad(!\multiplexer|Mux3~2_combout ),
	.datae(gnd),
	.dataf(!\A|Out [5]),
	.datag(gnd),
	.cin(\alu|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~21_sumout ),
	.cout(\alu|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~21 .extended_lut = "off";
defparam \alu|Add0~21 .lut_mask = 64'h0000FF000000A965;
defparam \alu|Add0~21 .shared_arith = "off";
// synopsys translate_on

dffeas \G|Out[5] (
	.clk(\Clock~input_o ),
	.d(\alu|Add0~21_sumout ),
	.asdata(\multiplexer|Mux3~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\alu|Equal0~0_combout ),
	.ena(\enableG~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\G|Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \G|Out[5] .is_wysiwyg = "true";
defparam \G|Out[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux3~1 (
// Equation(s):
// \multiplexer|Mux3~1_combout  = ( \G|Out [5] & ( \DIN[5]~input_o  & ( (ctrlMux[2] & (!ctrlMux[3] & ctrlMux[1])) ) ) ) # ( !\G|Out [5] & ( \DIN[5]~input_o  & ( (ctrlMux[2] & (!ctrlMux[3] & (ctrlMux[0] & ctrlMux[1]))) ) ) ) # ( \G|Out [5] & ( 
// !\DIN[5]~input_o  & ( (ctrlMux[2] & (!ctrlMux[3] & (!ctrlMux[0] & ctrlMux[1]))) ) ) )

	.dataa(!ctrlMux[2]),
	.datab(!ctrlMux[3]),
	.datac(!ctrlMux[0]),
	.datad(!ctrlMux[1]),
	.datae(!\G|Out [5]),
	.dataf(!\DIN[5]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux3~1 .extended_lut = "off";
defparam \multiplexer|Mux3~1 .lut_mask = 64'h0000004000040044;
defparam \multiplexer|Mux3~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux3~3 (
// Equation(s):
// \multiplexer|Mux3~3_combout  = ( \multiplexer|Mux3~2_combout  & ( ((ctrlMux[3] & ((\multiplexer|Mux3~0_combout ) # (ctrlMux[2])))) # (\multiplexer|Mux3~1_combout ) ) ) # ( !\multiplexer|Mux3~2_combout  & ( (!ctrlMux[3] & (((\multiplexer|Mux3~1_combout 
// )))) # (ctrlMux[3] & (!ctrlMux[2] & ((\multiplexer|Mux3~1_combout ) # (\multiplexer|Mux3~0_combout )))) ) )

	.dataa(!ctrlMux[2]),
	.datab(!ctrlMux[3]),
	.datac(!\multiplexer|Mux3~0_combout ),
	.datad(!\multiplexer|Mux3~1_combout ),
	.datae(!\multiplexer|Mux3~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux3~3 .extended_lut = "off";
defparam \multiplexer|Mux3~3 .lut_mask = 64'h02EE13FF02EE13FF;
defparam \multiplexer|Mux3~3 .shared_arith = "off";
// synopsys translate_on

dffeas \reg_4|Out[6] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Out[6] .is_wysiwyg = "true";
defparam \reg_4|Out[6] .power_up = "low";
// synopsys translate_on

dffeas \reg_5|Out[6] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Out[6] .is_wysiwyg = "true";
defparam \reg_5|Out[6] .power_up = "low";
// synopsys translate_on

dffeas \reg_6|Out[6] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Out[6] .is_wysiwyg = "true";
defparam \reg_6|Out[6] .power_up = "low";
// synopsys translate_on

dffeas \reg_7|Out[6] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Out[6] .is_wysiwyg = "true";
defparam \reg_7|Out[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux2~0 (
// Equation(s):
// \multiplexer|Mux2~0_combout  = ( ctrlMux[0] & ( ctrlMux[1] & ( \reg_4|Out [6] ) ) ) # ( !ctrlMux[0] & ( ctrlMux[1] & ( \reg_5|Out [6] ) ) ) # ( ctrlMux[0] & ( !ctrlMux[1] & ( \reg_6|Out [6] ) ) ) # ( !ctrlMux[0] & ( !ctrlMux[1] & ( \reg_7|Out [6] ) ) )

	.dataa(!\reg_4|Out [6]),
	.datab(!\reg_5|Out [6]),
	.datac(!\reg_6|Out [6]),
	.datad(!\reg_7|Out [6]),
	.datae(!ctrlMux[0]),
	.dataf(!ctrlMux[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux2~0 .extended_lut = "off";
defparam \multiplexer|Mux2~0 .lut_mask = 64'h00FF0F0F33335555;
defparam \multiplexer|Mux2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux2~4 (
// Equation(s):
// \multiplexer|Mux2~4_combout  = ( \DIN[6]~input_o  & ( \multiplexer|Mux2~0_combout  & ( ((\multiplexer|Mux8~5_combout  & ((\G|Out [6]) # (ctrlMux[0])))) # (ctrlMux[3]) ) ) ) # ( !\DIN[6]~input_o  & ( \multiplexer|Mux2~0_combout  & ( ((!ctrlMux[0] & 
// (\multiplexer|Mux8~5_combout  & \G|Out [6]))) # (ctrlMux[3]) ) ) ) # ( \DIN[6]~input_o  & ( !\multiplexer|Mux2~0_combout  & ( (!ctrlMux[3] & (\multiplexer|Mux8~5_combout  & ((\G|Out [6]) # (ctrlMux[0])))) ) ) ) # ( !\DIN[6]~input_o  & ( 
// !\multiplexer|Mux2~0_combout  & ( (!ctrlMux[3] & (!ctrlMux[0] & (\multiplexer|Mux8~5_combout  & \G|Out [6]))) ) ) )

	.dataa(!ctrlMux[3]),
	.datab(!ctrlMux[0]),
	.datac(!\multiplexer|Mux8~5_combout ),
	.datad(!\G|Out [6]),
	.datae(!\DIN[6]~input_o ),
	.dataf(!\multiplexer|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux2~4 .extended_lut = "off";
defparam \multiplexer|Mux2~4 .lut_mask = 64'h0008020A555D575F;
defparam \multiplexer|Mux2~4 .shared_arith = "off";
// synopsys translate_on

dffeas \reg_0|Out[6] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Out[6] .is_wysiwyg = "true";
defparam \reg_0|Out[6] .power_up = "low";
// synopsys translate_on

dffeas \reg_1|Out[6] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Out[6] .is_wysiwyg = "true";
defparam \reg_1|Out[6] .power_up = "low";
// synopsys translate_on

dffeas \reg_2|Out[6] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Out[6] .is_wysiwyg = "true";
defparam \reg_2|Out[6] .power_up = "low";
// synopsys translate_on

dffeas \reg_3|Out[6] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Out[6] .is_wysiwyg = "true";
defparam \reg_3|Out[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux2~2 (
// Equation(s):
// \multiplexer|Mux2~2_combout  = ( ctrlMux[0] & ( ctrlMux[1] & ( \reg_0|Out [6] ) ) ) # ( !ctrlMux[0] & ( ctrlMux[1] & ( \reg_1|Out [6] ) ) ) # ( ctrlMux[0] & ( !ctrlMux[1] & ( \reg_2|Out [6] ) ) ) # ( !ctrlMux[0] & ( !ctrlMux[1] & ( \reg_3|Out [6] ) ) )

	.dataa(!\reg_0|Out [6]),
	.datab(!\reg_1|Out [6]),
	.datac(!\reg_2|Out [6]),
	.datad(!\reg_3|Out [6]),
	.datae(!ctrlMux[0]),
	.dataf(!ctrlMux[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux2~2 .extended_lut = "off";
defparam \multiplexer|Mux2~2 .lut_mask = 64'h00FF0F0F33335555;
defparam \multiplexer|Mux2~2 .shared_arith = "off";
// synopsys translate_on

dffeas \A|Out[6] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A|Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \A|Out[6] .is_wysiwyg = "true";
defparam \A|Out[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~25 (
// Equation(s):
// \alu|Add0~25_sumout  = SUM(( !\alu|Equal0~1_combout  $ (((!\multiplexer|Mux8~4_combout  & ((\multiplexer|Mux2~2_combout ))) # (\multiplexer|Mux8~4_combout  & (\multiplexer|Mux2~4_combout )))) ) + ( \A|Out [6] ) + ( \alu|Add0~22  ))
// \alu|Add0~26  = CARRY(( !\alu|Equal0~1_combout  $ (((!\multiplexer|Mux8~4_combout  & ((\multiplexer|Mux2~2_combout ))) # (\multiplexer|Mux8~4_combout  & (\multiplexer|Mux2~4_combout )))) ) + ( \A|Out [6] ) + ( \alu|Add0~22  ))

	.dataa(!\alu|Equal0~1_combout ),
	.datab(!\multiplexer|Mux8~4_combout ),
	.datac(!\multiplexer|Mux2~4_combout ),
	.datad(!\multiplexer|Mux2~2_combout ),
	.datae(gnd),
	.dataf(!\A|Out [6]),
	.datag(gnd),
	.cin(\alu|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~25_sumout ),
	.cout(\alu|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~25 .extended_lut = "off";
defparam \alu|Add0~25 .lut_mask = 64'h0000FF000000A965;
defparam \alu|Add0~25 .shared_arith = "off";
// synopsys translate_on

dffeas \G|Out[6] (
	.clk(\Clock~input_o ),
	.d(\alu|Add0~25_sumout ),
	.asdata(\multiplexer|Mux2~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\alu|Equal0~0_combout ),
	.ena(\enableG~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\G|Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \G|Out[6] .is_wysiwyg = "true";
defparam \G|Out[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux2~1 (
// Equation(s):
// \multiplexer|Mux2~1_combout  = ( \G|Out [6] & ( \DIN[6]~input_o  & ( (ctrlMux[2] & (!ctrlMux[3] & ctrlMux[1])) ) ) ) # ( !\G|Out [6] & ( \DIN[6]~input_o  & ( (ctrlMux[2] & (!ctrlMux[3] & (ctrlMux[0] & ctrlMux[1]))) ) ) ) # ( \G|Out [6] & ( 
// !\DIN[6]~input_o  & ( (ctrlMux[2] & (!ctrlMux[3] & (!ctrlMux[0] & ctrlMux[1]))) ) ) )

	.dataa(!ctrlMux[2]),
	.datab(!ctrlMux[3]),
	.datac(!ctrlMux[0]),
	.datad(!ctrlMux[1]),
	.datae(!\G|Out [6]),
	.dataf(!\DIN[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux2~1 .extended_lut = "off";
defparam \multiplexer|Mux2~1 .lut_mask = 64'h0000004000040044;
defparam \multiplexer|Mux2~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux2~3 (
// Equation(s):
// \multiplexer|Mux2~3_combout  = ( \multiplexer|Mux2~2_combout  & ( ((ctrlMux[3] & ((\multiplexer|Mux2~0_combout ) # (ctrlMux[2])))) # (\multiplexer|Mux2~1_combout ) ) ) # ( !\multiplexer|Mux2~2_combout  & ( (!ctrlMux[3] & (((\multiplexer|Mux2~1_combout 
// )))) # (ctrlMux[3] & (!ctrlMux[2] & ((\multiplexer|Mux2~1_combout ) # (\multiplexer|Mux2~0_combout )))) ) )

	.dataa(!ctrlMux[2]),
	.datab(!ctrlMux[3]),
	.datac(!\multiplexer|Mux2~0_combout ),
	.datad(!\multiplexer|Mux2~1_combout ),
	.datae(!\multiplexer|Mux2~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux2~3 .extended_lut = "off";
defparam \multiplexer|Mux2~3 .lut_mask = 64'h02EE13FF02EE13FF;
defparam \multiplexer|Mux2~3 .shared_arith = "off";
// synopsys translate_on

dffeas \reg_4|Out[7] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Out[7] .is_wysiwyg = "true";
defparam \reg_4|Out[7] .power_up = "low";
// synopsys translate_on

dffeas \reg_5|Out[7] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Out[7] .is_wysiwyg = "true";
defparam \reg_5|Out[7] .power_up = "low";
// synopsys translate_on

dffeas \reg_6|Out[7] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Out[7] .is_wysiwyg = "true";
defparam \reg_6|Out[7] .power_up = "low";
// synopsys translate_on

dffeas \reg_7|Out[7] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Out[7] .is_wysiwyg = "true";
defparam \reg_7|Out[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux1~0 (
// Equation(s):
// \multiplexer|Mux1~0_combout  = ( ctrlMux[0] & ( ctrlMux[1] & ( \reg_4|Out [7] ) ) ) # ( !ctrlMux[0] & ( ctrlMux[1] & ( \reg_5|Out [7] ) ) ) # ( ctrlMux[0] & ( !ctrlMux[1] & ( \reg_6|Out [7] ) ) ) # ( !ctrlMux[0] & ( !ctrlMux[1] & ( \reg_7|Out [7] ) ) )

	.dataa(!\reg_4|Out [7]),
	.datab(!\reg_5|Out [7]),
	.datac(!\reg_6|Out [7]),
	.datad(!\reg_7|Out [7]),
	.datae(!ctrlMux[0]),
	.dataf(!ctrlMux[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux1~0 .extended_lut = "off";
defparam \multiplexer|Mux1~0 .lut_mask = 64'h00FF0F0F33335555;
defparam \multiplexer|Mux1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux1~4 (
// Equation(s):
// \multiplexer|Mux1~4_combout  = ( \DIN[7]~input_o  & ( \multiplexer|Mux1~0_combout  & ( ((\multiplexer|Mux8~5_combout  & ((\G|Out [7]) # (ctrlMux[0])))) # (ctrlMux[3]) ) ) ) # ( !\DIN[7]~input_o  & ( \multiplexer|Mux1~0_combout  & ( ((!ctrlMux[0] & 
// (\multiplexer|Mux8~5_combout  & \G|Out [7]))) # (ctrlMux[3]) ) ) ) # ( \DIN[7]~input_o  & ( !\multiplexer|Mux1~0_combout  & ( (!ctrlMux[3] & (\multiplexer|Mux8~5_combout  & ((\G|Out [7]) # (ctrlMux[0])))) ) ) ) # ( !\DIN[7]~input_o  & ( 
// !\multiplexer|Mux1~0_combout  & ( (!ctrlMux[3] & (!ctrlMux[0] & (\multiplexer|Mux8~5_combout  & \G|Out [7]))) ) ) )

	.dataa(!ctrlMux[3]),
	.datab(!ctrlMux[0]),
	.datac(!\multiplexer|Mux8~5_combout ),
	.datad(!\G|Out [7]),
	.datae(!\DIN[7]~input_o ),
	.dataf(!\multiplexer|Mux1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux1~4 .extended_lut = "off";
defparam \multiplexer|Mux1~4 .lut_mask = 64'h0008020A555D575F;
defparam \multiplexer|Mux1~4 .shared_arith = "off";
// synopsys translate_on

dffeas \reg_0|Out[7] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Out[7] .is_wysiwyg = "true";
defparam \reg_0|Out[7] .power_up = "low";
// synopsys translate_on

dffeas \reg_1|Out[7] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Out[7] .is_wysiwyg = "true";
defparam \reg_1|Out[7] .power_up = "low";
// synopsys translate_on

dffeas \reg_2|Out[7] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Out[7] .is_wysiwyg = "true";
defparam \reg_2|Out[7] .power_up = "low";
// synopsys translate_on

dffeas \reg_3|Out[7] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Out[7] .is_wysiwyg = "true";
defparam \reg_3|Out[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux1~2 (
// Equation(s):
// \multiplexer|Mux1~2_combout  = ( ctrlMux[0] & ( ctrlMux[1] & ( \reg_0|Out [7] ) ) ) # ( !ctrlMux[0] & ( ctrlMux[1] & ( \reg_1|Out [7] ) ) ) # ( ctrlMux[0] & ( !ctrlMux[1] & ( \reg_2|Out [7] ) ) ) # ( !ctrlMux[0] & ( !ctrlMux[1] & ( \reg_3|Out [7] ) ) )

	.dataa(!\reg_0|Out [7]),
	.datab(!\reg_1|Out [7]),
	.datac(!\reg_2|Out [7]),
	.datad(!\reg_3|Out [7]),
	.datae(!ctrlMux[0]),
	.dataf(!ctrlMux[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux1~2 .extended_lut = "off";
defparam \multiplexer|Mux1~2 .lut_mask = 64'h00FF0F0F33335555;
defparam \multiplexer|Mux1~2 .shared_arith = "off";
// synopsys translate_on

dffeas \A|Out[7] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A|Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \A|Out[7] .is_wysiwyg = "true";
defparam \A|Out[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~29 (
// Equation(s):
// \alu|Add0~29_sumout  = SUM(( !\alu|Equal0~1_combout  $ (((!\multiplexer|Mux8~4_combout  & ((\multiplexer|Mux1~2_combout ))) # (\multiplexer|Mux8~4_combout  & (\multiplexer|Mux1~4_combout )))) ) + ( \A|Out [7] ) + ( \alu|Add0~26  ))
// \alu|Add0~30  = CARRY(( !\alu|Equal0~1_combout  $ (((!\multiplexer|Mux8~4_combout  & ((\multiplexer|Mux1~2_combout ))) # (\multiplexer|Mux8~4_combout  & (\multiplexer|Mux1~4_combout )))) ) + ( \A|Out [7] ) + ( \alu|Add0~26  ))

	.dataa(!\alu|Equal0~1_combout ),
	.datab(!\multiplexer|Mux8~4_combout ),
	.datac(!\multiplexer|Mux1~4_combout ),
	.datad(!\multiplexer|Mux1~2_combout ),
	.datae(gnd),
	.dataf(!\A|Out [7]),
	.datag(gnd),
	.cin(\alu|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~29_sumout ),
	.cout(\alu|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~29 .extended_lut = "off";
defparam \alu|Add0~29 .lut_mask = 64'h0000FF000000A965;
defparam \alu|Add0~29 .shared_arith = "off";
// synopsys translate_on

dffeas \G|Out[7] (
	.clk(\Clock~input_o ),
	.d(\alu|Add0~29_sumout ),
	.asdata(\multiplexer|Mux1~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\alu|Equal0~0_combout ),
	.ena(\enableG~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\G|Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \G|Out[7] .is_wysiwyg = "true";
defparam \G|Out[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux1~1 (
// Equation(s):
// \multiplexer|Mux1~1_combout  = ( \G|Out [7] & ( \DIN[7]~input_o  & ( (ctrlMux[2] & (!ctrlMux[3] & ctrlMux[1])) ) ) ) # ( !\G|Out [7] & ( \DIN[7]~input_o  & ( (ctrlMux[2] & (!ctrlMux[3] & (ctrlMux[0] & ctrlMux[1]))) ) ) ) # ( \G|Out [7] & ( 
// !\DIN[7]~input_o  & ( (ctrlMux[2] & (!ctrlMux[3] & (!ctrlMux[0] & ctrlMux[1]))) ) ) )

	.dataa(!ctrlMux[2]),
	.datab(!ctrlMux[3]),
	.datac(!ctrlMux[0]),
	.datad(!ctrlMux[1]),
	.datae(!\G|Out [7]),
	.dataf(!\DIN[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux1~1 .extended_lut = "off";
defparam \multiplexer|Mux1~1 .lut_mask = 64'h0000004000040044;
defparam \multiplexer|Mux1~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux1~3 (
// Equation(s):
// \multiplexer|Mux1~3_combout  = ( \multiplexer|Mux1~2_combout  & ( ((ctrlMux[3] & ((\multiplexer|Mux1~0_combout ) # (ctrlMux[2])))) # (\multiplexer|Mux1~1_combout ) ) ) # ( !\multiplexer|Mux1~2_combout  & ( (!ctrlMux[3] & (((\multiplexer|Mux1~1_combout 
// )))) # (ctrlMux[3] & (!ctrlMux[2] & ((\multiplexer|Mux1~1_combout ) # (\multiplexer|Mux1~0_combout )))) ) )

	.dataa(!ctrlMux[2]),
	.datab(!ctrlMux[3]),
	.datac(!\multiplexer|Mux1~0_combout ),
	.datad(!\multiplexer|Mux1~1_combout ),
	.datae(!\multiplexer|Mux1~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux1~3 .extended_lut = "off";
defparam \multiplexer|Mux1~3 .lut_mask = 64'h02EE13FF02EE13FF;
defparam \multiplexer|Mux1~3 .shared_arith = "off";
// synopsys translate_on

dffeas \reg_4|Out[8] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_4|Out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_4|Out[8] .is_wysiwyg = "true";
defparam \reg_4|Out[8] .power_up = "low";
// synopsys translate_on

dffeas \reg_5|Out[8] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_5|Out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_5|Out[8] .is_wysiwyg = "true";
defparam \reg_5|Out[8] .power_up = "low";
// synopsys translate_on

dffeas \reg_6|Out[8] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_6|Out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_6|Out[8] .is_wysiwyg = "true";
defparam \reg_6|Out[8] .power_up = "low";
// synopsys translate_on

dffeas \reg_7|Out[8] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_7|Out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_7|Out[8] .is_wysiwyg = "true";
defparam \reg_7|Out[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux0~0 (
// Equation(s):
// \multiplexer|Mux0~0_combout  = ( ctrlMux[0] & ( ctrlMux[1] & ( \reg_4|Out [8] ) ) ) # ( !ctrlMux[0] & ( ctrlMux[1] & ( \reg_5|Out [8] ) ) ) # ( ctrlMux[0] & ( !ctrlMux[1] & ( \reg_6|Out [8] ) ) ) # ( !ctrlMux[0] & ( !ctrlMux[1] & ( \reg_7|Out [8] ) ) )

	.dataa(!\reg_4|Out [8]),
	.datab(!\reg_5|Out [8]),
	.datac(!\reg_6|Out [8]),
	.datad(!\reg_7|Out [8]),
	.datae(!ctrlMux[0]),
	.dataf(!ctrlMux[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux0~0 .extended_lut = "off";
defparam \multiplexer|Mux0~0 .lut_mask = 64'h00FF0F0F33335555;
defparam \multiplexer|Mux0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux0~4 (
// Equation(s):
// \multiplexer|Mux0~4_combout  = ( \DIN[8]~input_o  & ( \multiplexer|Mux0~0_combout  & ( ((\multiplexer|Mux8~5_combout  & ((\G|Out [8]) # (ctrlMux[0])))) # (ctrlMux[3]) ) ) ) # ( !\DIN[8]~input_o  & ( \multiplexer|Mux0~0_combout  & ( ((!ctrlMux[0] & 
// (\multiplexer|Mux8~5_combout  & \G|Out [8]))) # (ctrlMux[3]) ) ) ) # ( \DIN[8]~input_o  & ( !\multiplexer|Mux0~0_combout  & ( (!ctrlMux[3] & (\multiplexer|Mux8~5_combout  & ((\G|Out [8]) # (ctrlMux[0])))) ) ) ) # ( !\DIN[8]~input_o  & ( 
// !\multiplexer|Mux0~0_combout  & ( (!ctrlMux[3] & (!ctrlMux[0] & (\multiplexer|Mux8~5_combout  & \G|Out [8]))) ) ) )

	.dataa(!ctrlMux[3]),
	.datab(!ctrlMux[0]),
	.datac(!\multiplexer|Mux8~5_combout ),
	.datad(!\G|Out [8]),
	.datae(!\DIN[8]~input_o ),
	.dataf(!\multiplexer|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux0~4 .extended_lut = "off";
defparam \multiplexer|Mux0~4 .lut_mask = 64'h0008020A555D575F;
defparam \multiplexer|Mux0~4 .shared_arith = "off";
// synopsys translate_on

dffeas \reg_0|Out[8] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_0|Out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_0|Out[8] .is_wysiwyg = "true";
defparam \reg_0|Out[8] .power_up = "low";
// synopsys translate_on

dffeas \reg_1|Out[8] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_1|Out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_1|Out[8] .is_wysiwyg = "true";
defparam \reg_1|Out[8] .power_up = "low";
// synopsys translate_on

dffeas \reg_2|Out[8] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_2|Out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_2|Out[8] .is_wysiwyg = "true";
defparam \reg_2|Out[8] .power_up = "low";
// synopsys translate_on

dffeas \reg_3|Out[8] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(enableR[3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_3|Out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_3|Out[8] .is_wysiwyg = "true";
defparam \reg_3|Out[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux0~2 (
// Equation(s):
// \multiplexer|Mux0~2_combout  = ( ctrlMux[0] & ( ctrlMux[1] & ( \reg_0|Out [8] ) ) ) # ( !ctrlMux[0] & ( ctrlMux[1] & ( \reg_1|Out [8] ) ) ) # ( ctrlMux[0] & ( !ctrlMux[1] & ( \reg_2|Out [8] ) ) ) # ( !ctrlMux[0] & ( !ctrlMux[1] & ( \reg_3|Out [8] ) ) )

	.dataa(!\reg_0|Out [8]),
	.datab(!\reg_1|Out [8]),
	.datac(!\reg_2|Out [8]),
	.datad(!\reg_3|Out [8]),
	.datae(!ctrlMux[0]),
	.dataf(!ctrlMux[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux0~2 .extended_lut = "off";
defparam \multiplexer|Mux0~2 .lut_mask = 64'h00FF0F0F33335555;
defparam \multiplexer|Mux0~2 .shared_arith = "off";
// synopsys translate_on

dffeas \A|Out[8] (
	.clk(\Clock~input_o ),
	.d(\multiplexer|Mux0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\enableA~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\A|Out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \A|Out[8] .is_wysiwyg = "true";
defparam \A|Out[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \alu|Add0~33 (
// Equation(s):
// \alu|Add0~33_sumout  = SUM(( !\alu|Equal0~1_combout  $ (((!\multiplexer|Mux8~4_combout  & ((\multiplexer|Mux0~2_combout ))) # (\multiplexer|Mux8~4_combout  & (\multiplexer|Mux0~4_combout )))) ) + ( \A|Out [8] ) + ( \alu|Add0~30  ))

	.dataa(!\alu|Equal0~1_combout ),
	.datab(!\multiplexer|Mux8~4_combout ),
	.datac(!\multiplexer|Mux0~4_combout ),
	.datad(!\multiplexer|Mux0~2_combout ),
	.datae(gnd),
	.dataf(!\A|Out [8]),
	.datag(gnd),
	.cin(\alu|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~33 .extended_lut = "off";
defparam \alu|Add0~33 .lut_mask = 64'h0000FF000000A965;
defparam \alu|Add0~33 .shared_arith = "off";
// synopsys translate_on

dffeas \G|Out[8] (
	.clk(\Clock~input_o ),
	.d(\alu|Add0~33_sumout ),
	.asdata(\multiplexer|Mux0~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\alu|Equal0~0_combout ),
	.ena(\enableG~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\G|Out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \G|Out[8] .is_wysiwyg = "true";
defparam \G|Out[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux0~1 (
// Equation(s):
// \multiplexer|Mux0~1_combout  = ( \G|Out [8] & ( \DIN[8]~input_o  & ( (ctrlMux[2] & (!ctrlMux[3] & ctrlMux[1])) ) ) ) # ( !\G|Out [8] & ( \DIN[8]~input_o  & ( (ctrlMux[2] & (!ctrlMux[3] & (ctrlMux[0] & ctrlMux[1]))) ) ) ) # ( \G|Out [8] & ( 
// !\DIN[8]~input_o  & ( (ctrlMux[2] & (!ctrlMux[3] & (!ctrlMux[0] & ctrlMux[1]))) ) ) )

	.dataa(!ctrlMux[2]),
	.datab(!ctrlMux[3]),
	.datac(!ctrlMux[0]),
	.datad(!ctrlMux[1]),
	.datae(!\G|Out [8]),
	.dataf(!\DIN[8]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux0~1 .extended_lut = "off";
defparam \multiplexer|Mux0~1 .lut_mask = 64'h0000004000040044;
defparam \multiplexer|Mux0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \multiplexer|Mux0~3 (
// Equation(s):
// \multiplexer|Mux0~3_combout  = ( \multiplexer|Mux0~2_combout  & ( ((ctrlMux[3] & ((\multiplexer|Mux0~0_combout ) # (ctrlMux[2])))) # (\multiplexer|Mux0~1_combout ) ) ) # ( !\multiplexer|Mux0~2_combout  & ( (!ctrlMux[3] & (((\multiplexer|Mux0~1_combout 
// )))) # (ctrlMux[3] & (!ctrlMux[2] & ((\multiplexer|Mux0~1_combout ) # (\multiplexer|Mux0~0_combout )))) ) )

	.dataa(!ctrlMux[2]),
	.datab(!ctrlMux[3]),
	.datac(!\multiplexer|Mux0~0_combout ),
	.datad(!\multiplexer|Mux0~1_combout ),
	.datae(!\multiplexer|Mux0~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\multiplexer|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \multiplexer|Mux0~3 .extended_lut = "off";
defparam \multiplexer|Mux0~3 .lut_mask = 64'h02EE13FF02EE13FF;
defparam \multiplexer|Mux0~3 .shared_arith = "off";
// synopsys translate_on

assign Done = \Done~output_o ;

assign BusWires[0] = \BusWires[0]~output_o ;

assign BusWires[1] = \BusWires[1]~output_o ;

assign BusWires[2] = \BusWires[2]~output_o ;

assign BusWires[3] = \BusWires[3]~output_o ;

assign BusWires[4] = \BusWires[4]~output_o ;

assign BusWires[5] = \BusWires[5]~output_o ;

assign BusWires[6] = \BusWires[6]~output_o ;

assign BusWires[7] = \BusWires[7]~output_o ;

assign BusWires[8] = \BusWires[8]~output_o ;

assign Tstep_Q[0] = \Tstep_Q[0]~output_o ;

assign Tstep_Q[1] = \Tstep_Q[1]~output_o ;

assign Tstep_Q[2] = \Tstep_Q[2]~output_o ;

endmodule
