#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu Jun 14 02:10:14 2018
# Process ID: 14554
# Log file: /media/sf_verilog-projects/lab2-2B/lab2-2B.runs/impl_1/serdetect_disp.vdi
# Journal file: /media/sf_verilog-projects/lab2-2B/lab2-2B.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source serdetect_disp.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/media/sf_verilog-projects/lab2-2B/lab2-2B.srcs/constrs_1/imports/sf_verilog-projects/Nexys4_Master.xdc]
INFO: [Opt 31-140] Inserted 7 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1119.297 ; gain = 227.965 ; free physical = 528 ; free virtual = 1545
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1130.305 ; gain = 2.004 ; free physical = 525 ; free virtual = 1543
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 145b1b82d

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1578.742 ; gain = 0.000 ; free physical = 184 ; free virtual = 1201

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 145b1b82d

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1578.742 ; gain = 0.000 ; free physical = 184 ; free virtual = 1201

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 54 unconnected nets.
INFO: [Opt 31-140] Inserted 7 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-11] Eliminated 7 unconnected cells.
Phase 3 Sweep | Checksum: d8ed0ffd

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1578.742 ; gain = 0.000 ; free physical = 184 ; free virtual = 1201

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1578.742 ; gain = 0.000 ; free physical = 184 ; free virtual = 1201
Ending Logic Optimization Task | Checksum: d8ed0ffd

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1578.742 ; gain = 0.000 ; free physical = 184 ; free virtual = 1201
Implement Debug Cores | Checksum: 17f4e03be
Logic Optimization | Checksum: 17f4e03be

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.12 ns.
Ending Power Optimization Task | Checksum: d8ed0ffd

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1578.742 ; gain = 0.000 ; free physical = 184 ; free virtual = 1201
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 16 Warnings, 16 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1578.742 ; gain = 459.445 ; free physical = 184 ; free virtual = 1201
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1610.758 ; gain = 0.000 ; free physical = 183 ; free virtual = 1201
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/sf_verilog-projects/lab2-2B/lab2-2B.runs/impl_1/serdetect_disp_drc_opted.rpt.
INFO: [#UNDEF] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 7e54cabd

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1610.773 ; gain = 0.000 ; free physical = 156 ; free virtual = 1174

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1610.773 ; gain = 0.000 ; free physical = 156 ; free virtual = 1174
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1610.773 ; gain = 0.000 ; free physical = 156 ; free virtual = 1174

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 71dc24de

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1610.773 ; gain = 0.000 ; free physical = 156 ; free virtual = 1174
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: 71dc24de

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.85 . Memory (MB): peak = 1635.758 ; gain = 24.984 ; free physical = 155 ; free virtual = 1173

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: 71dc24de

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.86 . Memory (MB): peak = 1635.758 ; gain = 24.984 ; free physical = 155 ; free virtual = 1173

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: 2e18ddc1

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.86 . Memory (MB): peak = 1635.758 ; gain = 24.984 ; free physical = 155 ; free virtual = 1173
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1184e6758

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.87 . Memory (MB): peak = 1635.758 ; gain = 24.984 ; free physical = 155 ; free virtual = 1173

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: 11feb3849

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.92 . Memory (MB): peak = 1635.758 ; gain = 24.984 ; free physical = 155 ; free virtual = 1173
Phase 2.2.1 Place Init Design | Checksum: 152efc842

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.98 . Memory (MB): peak = 1635.758 ; gain = 24.984 ; free physical = 155 ; free virtual = 1173
Phase 2.2 Build Placer Netlist Model | Checksum: 152efc842

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.98 . Memory (MB): peak = 1635.758 ; gain = 24.984 ; free physical = 155 ; free virtual = 1173

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 152efc842

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.99 . Memory (MB): peak = 1635.758 ; gain = 24.984 ; free physical = 155 ; free virtual = 1173
Phase 2.3 Constrain Clocks/Macros | Checksum: 152efc842

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.99 . Memory (MB): peak = 1635.758 ; gain = 24.984 ; free physical = 155 ; free virtual = 1173
Phase 2 Placer Initialization | Checksum: 152efc842

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.99 . Memory (MB): peak = 1635.758 ; gain = 24.984 ; free physical = 155 ; free virtual = 1173

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 125c52a48

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1635.758 ; gain = 24.984 ; free physical = 151 ; free virtual = 1169

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 125c52a48

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1635.758 ; gain = 24.984 ; free physical = 151 ; free virtual = 1169

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 1b0501c40

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1635.758 ; gain = 24.984 ; free physical = 151 ; free virtual = 1169

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 2051e8ccf

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1635.758 ; gain = 24.984 ; free physical = 151 ; free virtual = 1169

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 2051e8ccf

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1635.758 ; gain = 24.984 ; free physical = 151 ; free virtual = 1169

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 1787d6486

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1635.758 ; gain = 24.984 ; free physical = 151 ; free virtual = 1169

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 110a76483

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1635.758 ; gain = 24.984 ; free physical = 151 ; free virtual = 1169

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 15426c13b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1635.758 ; gain = 24.984 ; free physical = 146 ; free virtual = 1164
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 15426c13b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1635.758 ; gain = 24.984 ; free physical = 146 ; free virtual = 1164

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 15426c13b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1635.758 ; gain = 24.984 ; free physical = 146 ; free virtual = 1164

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 15426c13b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1635.758 ; gain = 24.984 ; free physical = 146 ; free virtual = 1164
Phase 4.6 Small Shape Detail Placement | Checksum: 15426c13b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1635.758 ; gain = 24.984 ; free physical = 146 ; free virtual = 1164

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 15426c13b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1635.758 ; gain = 24.984 ; free physical = 146 ; free virtual = 1164
Phase 4 Detail Placement | Checksum: 15426c13b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1635.758 ; gain = 24.984 ; free physical = 146 ; free virtual = 1164

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 15426c13b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1635.758 ; gain = 24.984 ; free physical = 146 ; free virtual = 1164

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 15426c13b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1635.758 ; gain = 24.984 ; free physical = 146 ; free virtual = 1164

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.138. For the most accurate timing information please run report_timing.
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 1756a1352

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1635.758 ; gain = 24.984 ; free physical = 145 ; free virtual = 1163
Phase 5.2.2 Post Placement Optimization | Checksum: 1756a1352

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1635.758 ; gain = 24.984 ; free physical = 145 ; free virtual = 1163
Phase 5.2 Post Commit Optimization | Checksum: 1756a1352

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1635.758 ; gain = 24.984 ; free physical = 145 ; free virtual = 1163

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 1756a1352

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1635.758 ; gain = 24.984 ; free physical = 145 ; free virtual = 1163

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 1756a1352

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1635.758 ; gain = 24.984 ; free physical = 145 ; free virtual = 1163

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 1756a1352

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1635.758 ; gain = 24.984 ; free physical = 145 ; free virtual = 1163
Phase 5.5 Placer Reporting | Checksum: 1756a1352

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1635.758 ; gain = 24.984 ; free physical = 145 ; free virtual = 1163

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 12af79e8f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1635.758 ; gain = 24.984 ; free physical = 145 ; free virtual = 1163
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 12af79e8f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1635.758 ; gain = 24.984 ; free physical = 145 ; free virtual = 1163
Ending Placer Task | Checksum: f3d916c4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1635.758 ; gain = 24.984 ; free physical = 145 ; free virtual = 1163
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 16 Warnings, 16 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1643.762 ; gain = 0.000 ; free physical = 145 ; free virtual = 1163
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.28 . Memory (MB): peak = 1643.766 ; gain = 0.000 ; free physical = 144 ; free virtual = 1163
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1643.766 ; gain = 0.000 ; free physical = 144 ; free virtual = 1163
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1643.766 ; gain = 0.000 ; free physical = 144 ; free virtual = 1162
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 15b280a94

Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1719.434 ; gain = 75.656 ; free physical = 64 ; free virtual = 1041

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 15b280a94

Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1723.434 ; gain = 79.656 ; free physical = 64 ; free virtual = 1041

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 15b280a94

Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1731.434 ; gain = 87.656 ; free physical = 70 ; free virtual = 1034
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1a74eba8c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1738.699 ; gain = 94.922 ; free physical = 76 ; free virtual = 1026
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.125  | TNS=0.000  | WHS=-0.019 | THS=-0.265 |

Phase 2 Router Initialization | Checksum: 156fc65db

Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1738.699 ; gain = 94.922 ; free physical = 76 ; free virtual = 1026

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: f6072aa5

Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1738.699 ; gain = 94.922 ; free physical = 76 ; free virtual = 1026

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 8e9375c2

Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1738.699 ; gain = 94.922 ; free physical = 76 ; free virtual = 1026
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.921  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: d2b90db3

Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1738.699 ; gain = 94.922 ; free physical = 76 ; free virtual = 1026
Phase 4 Rip-up And Reroute | Checksum: d2b90db3

Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1738.699 ; gain = 94.922 ; free physical = 76 ; free virtual = 1026

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 15ba0a33f

Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1738.699 ; gain = 94.922 ; free physical = 76 ; free virtual = 1026
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.016  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 15ba0a33f

Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1738.699 ; gain = 94.922 ; free physical = 76 ; free virtual = 1026

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 15ba0a33f

Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1738.699 ; gain = 94.922 ; free physical = 76 ; free virtual = 1026
Phase 5 Delay and Skew Optimization | Checksum: 15ba0a33f

Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1738.699 ; gain = 94.922 ; free physical = 76 ; free virtual = 1026

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: bdcbef57

Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1738.699 ; gain = 94.922 ; free physical = 76 ; free virtual = 1026
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.016  | TNS=0.000  | WHS=0.244  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: bdcbef57

Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1738.699 ; gain = 94.922 ; free physical = 76 ; free virtual = 1026

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0043957 %
  Global Horizontal Routing Utilization  = 0.00554135 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: bdcbef57

Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1738.699 ; gain = 94.922 ; free physical = 76 ; free virtual = 1026

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: bdcbef57

Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1738.699 ; gain = 94.922 ; free physical = 76 ; free virtual = 1026

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: b73a1782

Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1738.699 ; gain = 94.922 ; free physical = 76 ; free virtual = 1026

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.016  | TNS=0.000  | WHS=0.244  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: b73a1782

Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1738.699 ; gain = 94.922 ; free physical = 76 ; free virtual = 1026
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1738.699 ; gain = 94.922 ; free physical = 76 ; free virtual = 1026

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 16 Warnings, 16 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1764.637 ; gain = 120.871 ; free physical = 74 ; free virtual = 1026
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1764.637 ; gain = 0.000 ; free physical = 74 ; free virtual = 1026
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/sf_verilog-projects/lab2-2B/lab2-2B.runs/impl_1/serdetect_disp_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Thu Jun 14 02:11:24 2018...
