// Seed: 3587753320
module module_0 (
    input  tri0 id_0,
    output wor  id_1,
    input  tri0 id_2,
    input  tri0 id_3
    , id_5
);
  specify
    (id_6 => id_7) = (1  : 1'b0 : (id_7), id_0);
    (id_8 => id_9) = ({
      1, 1'b0, 1, 1, id_0 == 1, 1, 1 ? 1 : 1, id_0, 1 == id_5, id_5, 1, 1, 1
    } : 1  : 1, id_3  : 'b0 : id_2);
    (id_10 => id_11) = 1;
    (posedge id_12 => (id_13 +: "" ^ id_3)) = (1'h0, id_11);
    (posedge id_14 => (id_15 +: 1)) = (id_3, 1);
    (id_16 => id_17) = (id_5  : id_16++: id_5, 1'b0);
  endspecify
endmodule
module module_1 (
    input wand id_0,
    output wire id_1,
    input wor id_2,
    output tri0 id_3,
    input wand id_4,
    output tri0 id_5,
    output uwire id_6,
    output tri id_7,
    input tri0 id_8,
    input supply1 id_9,
    input tri1 id_10,
    output uwire id_11,
    input tri id_12
);
  module_0 modCall_1 (
      id_0,
      id_5,
      id_8,
      id_4
  );
  assign modCall_1.id_6 = 0;
endmodule
