{"1.0":{"info":{"author":"Michael Buesch","author_email":"m@bues.ch","bugtrack_url":null,"classifiers":["Development Status :: 5 - Production/Stable","Environment :: Console","Intended Audience :: Developers","Intended Audience :: Education","Intended Audience :: Information Technology","Intended Audience :: Science/Research","Intended Audience :: Telecommunications Industry","License :: OSI Approved :: GNU General Public License v2 or later (GPLv2+)","Operating System :: OS Independent","Programming Language :: Python","Programming Language :: Python :: 3","Topic :: Education","Topic :: Scientific/Engineering","Topic :: Software Development","Topic :: Software Development :: Code Generators","Topic :: Utilities"],"description_content_type":"","docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://bues.ch/h/crcgen","keywords":"CRC Verilog FPGA codegenerator","license":"GNU General Public License v2 or later","maintainer":"","maintainer_email":"","name":"crcgen","package_url":"https://pypi.org/project/crcgen/","platform":"","project_url":"https://pypi.org/project/crcgen/","project_urls":{"Homepage":"https://bues.ch/h/crcgen"},"provides_extra":null,"release_url":"https://pypi.org/project/crcgen/1.0/","requires_dist":null,"requires_python":"","summary":"CRC algorithm code generator","version":"1.0","yanked":false,"yanked_reason":null},"last_serial":20166922,"urls":[{"comment_text":"","digests":{"blake2b_256":"6705fe15ee233b003ee3d1adfe33b1888bdbbba66bd83fc66d8fd3208ab074a3","md5":"944f97382ef33f4fa5e4eb6e690cf586","sha256":"a6ca1f8702ec69f47bab1a3feaad5e52acd253aa2a97fc69170e8b99f66a448e"},"downloads":-1,"filename":"crcgen-1.0.tar.gz","has_sig":false,"md5_digest":"944f97382ef33f4fa5e4eb6e690cf586","packagetype":"sdist","python_version":"source","requires_python":null,"size":18758,"upload_time":"2019-08-13T11:29:31","upload_time_iso_8601":"2019-08-13T11:29:31.100963Z","url":"https://files.pythonhosted.org/packages/67/05/fe15ee233b003ee3d1adfe33b1888bdbbba66bd83fc66d8fd3208ab074a3/crcgen-1.0.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"2.1":{"info":{"author":"Michael Buesch","author_email":"m@bues.ch","bugtrack_url":null,"classifiers":["Development Status :: 5 - Production/Stable","Environment :: Console","Intended Audience :: Developers","Intended Audience :: Education","Intended Audience :: Information Technology","Intended Audience :: Science/Research","Intended Audience :: Telecommunications Industry","License :: OSI Approved :: GNU General Public License v2 or later (GPLv2+)","License :: Public Domain","Operating System :: OS Independent","Programming Language :: Python","Programming Language :: Python :: 3","Topic :: Education","Topic :: Scientific/Engineering","Topic :: Software Development","Topic :: Software Development :: Code Generators","Topic :: Utilities"],"description_content_type":"","docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://bues.ch/h/crcgen","keywords":"CRC Verilog VHDL MyHDL FPGA codegenerator","license":"GNU General Public License v2 or later","maintainer":"","maintainer_email":"","name":"crcgen","package_url":"https://pypi.org/project/crcgen/","platform":"","project_url":"https://pypi.org/project/crcgen/","project_urls":{"Homepage":"https://bues.ch/h/crcgen"},"provides_extra":null,"release_url":"https://pypi.org/project/crcgen/2.1/","requires_dist":null,"requires_python":"","summary":"CRC algorithm code generator","version":"2.1","yanked":false,"yanked_reason":null},"last_serial":20166922,"urls":[{"comment_text":"","digests":{"blake2b_256":"6dfecde3ed8c0d08b125194ed97f38e7b0e120649bf7f4c419717c0ac8d6c750","md5":"4b03965df5c08bd5a4026d941a463a79","sha256":"20dca21247352f42571127bc44b84268dcfb24057a4c3d5dcae634cb08da7e11"},"downloads":-1,"filename":"crcgen-2.1.tar.gz","has_sig":false,"md5_digest":"4b03965df5c08bd5a4026d941a463a79","packagetype":"sdist","python_version":"source","requires_python":null,"size":21310,"upload_time":"2021-07-17T13:35:12","upload_time_iso_8601":"2021-07-17T13:35:12.030236Z","url":"https://files.pythonhosted.org/packages/6d/fe/cde3ed8c0d08b125194ed97f38e7b0e120649bf7f4c419717c0ac8d6c750/crcgen-2.1.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"2.2":{"info":{"author":"Michael Buesch","author_email":"m@bues.ch","bugtrack_url":null,"classifiers":["Development Status :: 5 - Production/Stable","Environment :: Console","Intended Audience :: Developers","Intended Audience :: Education","Intended Audience :: Information Technology","Intended Audience :: Science/Research","Intended Audience :: Telecommunications Industry","License :: OSI Approved :: GNU General Public License v2 or later (GPLv2+)","License :: Public Domain","Operating System :: OS Independent","Programming Language :: Python","Programming Language :: Python :: 3","Topic :: Education","Topic :: Scientific/Engineering","Topic :: Software Development","Topic :: Software Development :: Code Generators","Topic :: Utilities"],"description_content_type":"","docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://bues.ch/h/crcgen","keywords":"CRC Verilog VHDL MyHDL FPGA codegenerator","license":"GNU General Public License v2 or later","maintainer":"","maintainer_email":"","name":"crcgen","package_url":"https://pypi.org/project/crcgen/","platform":"","project_url":"https://pypi.org/project/crcgen/","project_urls":{"Homepage":"https://bues.ch/h/crcgen"},"provides_extra":null,"release_url":"https://pypi.org/project/crcgen/2.2/","requires_dist":null,"requires_python":"","summary":"CRC algorithm code generator","version":"2.2","yanked":false,"yanked_reason":null},"last_serial":20166922,"urls":[{"comment_text":"","digests":{"blake2b_256":"9b617e85b4beed7e97126bdfa694a1c0f4fb0ccf60c3b45739f0c608e99c6a25","md5":"ab53683b09c556c1f8b06121dbf42cc5","sha256":"49aa0cb37666cc6f513a8a9947c524ca81643c8eabc8ad3dd669372d3524c1ea"},"downloads":-1,"filename":"crcgen-2.2.tar.gz","has_sig":false,"md5_digest":"ab53683b09c556c1f8b06121dbf42cc5","packagetype":"sdist","python_version":"source","requires_python":null,"size":21360,"upload_time":"2021-11-06T18:13:20","upload_time_iso_8601":"2021-11-06T18:13:20.232103Z","url":"https://files.pythonhosted.org/packages/9b/61/7e85b4beed7e97126bdfa694a1c0f4fb0ccf60c3b45739f0c608e99c6a25/crcgen-2.2.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"2.3":{"info":{"author":"Michael Buesch","author_email":"m@bues.ch","bugtrack_url":null,"classifiers":["Development Status :: 5 - Production/Stable","Environment :: Console","Intended Audience :: Developers","Intended Audience :: Education","Intended Audience :: Information Technology","Intended Audience :: Science/Research","Intended Audience :: Telecommunications Industry","License :: OSI Approved :: GNU General Public License v2 or later (GPLv2+)","License :: Public Domain","Operating System :: OS Independent","Programming Language :: Python","Programming Language :: Python :: 3","Topic :: Education","Topic :: Scientific/Engineering","Topic :: Software Development","Topic :: Software Development :: Code Generators","Topic :: Utilities"],"description_content_type":"text/x-rst","docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://bues.ch/h/crcgen","keywords":"CRC Verilog VHDL MyHDL FPGA codegenerator","license":"GNU General Public License v2 or later","maintainer":"","maintainer_email":"","name":"crcgen","package_url":"https://pypi.org/project/crcgen/","platform":null,"project_url":"https://pypi.org/project/crcgen/","project_urls":{"Homepage":"https://bues.ch/h/crcgen"},"provides_extra":null,"release_url":"https://pypi.org/project/crcgen/2.3/","requires_dist":null,"requires_python":"","summary":"CRC algorithm code generator","version":"2.3","yanked":false,"yanked_reason":null},"last_serial":20166922,"urls":[{"comment_text":"","digests":{"blake2b_256":"3ffce1bb18149dfbde334d0126ebf634162e8c7a7932ee498a847d4fb1377946","md5":"37ef6726418a8b6590c7b4fdeccda3cb","sha256":"522b1e8c821ad017b4d012e1c810904a1c63ce1c0172863e0dbbffd5fb03e5da"},"downloads":-1,"filename":"crcgen-2.3.tar.gz","has_sig":false,"md5_digest":"37ef6726418a8b6590c7b4fdeccda3cb","packagetype":"sdist","python_version":"source","requires_python":null,"size":22905,"upload_time":"2022-11-12T19:06:56","upload_time_iso_8601":"2022-11-12T19:06:56.695329Z","url":"https://files.pythonhosted.org/packages/3f/fc/e1bb18149dfbde334d0126ebf634162e8c7a7932ee498a847d4fb1377946/crcgen-2.3.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"2.4":{"info":{"author":"Michael Buesch","author_email":"m@bues.ch","bugtrack_url":null,"classifiers":["Development Status :: 5 - Production/Stable","Environment :: Console","Intended Audience :: Developers","Intended Audience :: Education","Intended Audience :: Information Technology","Intended Audience :: Science/Research","Intended Audience :: Telecommunications Industry","License :: OSI Approved :: GNU General Public License v2 or later (GPLv2+)","License :: Public Domain","Operating System :: OS Independent","Programming Language :: Python","Programming Language :: Python :: 3","Topic :: Education","Topic :: Scientific/Engineering","Topic :: Software Development","Topic :: Software Development :: Code Generators","Topic :: Utilities"],"description_content_type":"text/x-rst","docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://bues.ch/h/crcgen","keywords":"CRC Verilog VHDL MyHDL FPGA codegenerator","license":"GNU General Public License v2 or later","maintainer":"","maintainer_email":"","name":"crcgen","package_url":"https://pypi.org/project/crcgen/","platform":null,"project_url":"https://pypi.org/project/crcgen/","project_urls":{"Homepage":"https://bues.ch/h/crcgen"},"provides_extra":null,"release_url":"https://pypi.org/project/crcgen/2.4/","requires_dist":null,"requires_python":"","summary":"CRC algorithm HDL code generator (VHDL, Verilog, MyHDL)","version":"2.4","yanked":false,"yanked_reason":null},"last_serial":20166922,"urls":[{"comment_text":"","digests":{"blake2b_256":"55e8191fe8da3644af43d4f43789e711f0fb543c3b1c6952c2e3f79905dfaa33","md5":"883ad6ab7e8ad6318f669eda8d257a3c","sha256":"6e31b05025460b852e87d350b794e44c7aa35387dd6e920c947fd8ce748500c4"},"downloads":-1,"filename":"crcgen-2.4.tar.gz","has_sig":false,"md5_digest":"883ad6ab7e8ad6318f669eda8d257a3c","packagetype":"sdist","python_version":"source","requires_python":null,"size":23013,"upload_time":"2022-11-26T19:37:29","upload_time_iso_8601":"2022-11-26T19:37:29.109980Z","url":"https://files.pythonhosted.org/packages/55/e8/191fe8da3644af43d4f43789e711f0fb543c3b1c6952c2e3f79905dfaa33/crcgen-2.4.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"2.5":{"info":{"author":"Michael Büsch","author_email":"m@bues.ch","bugtrack_url":null,"classifiers":["Development Status :: 5 - Production/Stable","Environment :: Console","Intended Audience :: Developers","Intended Audience :: Education","Intended Audience :: Information Technology","Intended Audience :: Science/Research","Intended Audience :: Telecommunications Industry","License :: OSI Approved :: GNU General Public License v2 or later (GPLv2+)","License :: Public Domain","Operating System :: OS Independent","Programming Language :: Python","Programming Language :: Python :: 3","Topic :: Education","Topic :: Scientific/Engineering","Topic :: Software Development","Topic :: Software Development :: Code Generators","Topic :: Utilities"],"description_content_type":"text/x-rst","docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://bues.ch/h/crcgen","keywords":"CRC Verilog VHDL MyHDL FPGA codegenerator","license":"GNU General Public License v2 or later","maintainer":"","maintainer_email":"","name":"crcgen","package_url":"https://pypi.org/project/crcgen/","platform":null,"project_url":"https://pypi.org/project/crcgen/","project_urls":{"Homepage":"https://bues.ch/h/crcgen"},"provides_extra":null,"release_url":"https://pypi.org/project/crcgen/2.5/","requires_dist":null,"requires_python":">=3.7","summary":"CRC algorithm HDL code generator (VHDL, Verilog, MyHDL)","version":"2.5","yanked":false,"yanked_reason":null},"last_serial":20166922,"urls":[{"comment_text":"","digests":{"blake2b_256":"72db01d4cec92a5cf78ebf561f77443565634d205ac837f3dd4a7af500848897","md5":"f5c4bf07a231be07ba5e429b1ccf1c7d","sha256":"2fb61733840af4fe9d157e52fd9b7843fe24493bc1e473da74050ce22bfcbea3"},"downloads":-1,"filename":"crcgen-2.5.tar.gz","has_sig":false,"md5_digest":"f5c4bf07a231be07ba5e429b1ccf1c7d","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":23168,"upload_time":"2023-04-15T21:49:58","upload_time_iso_8601":"2023-04-15T21:49:58.418594Z","url":"https://files.pythonhosted.org/packages/72/db/01d4cec92a5cf78ebf561f77443565634d205ac837f3dd4a7af500848897/crcgen-2.5.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]},"2.6":{"info":{"author":"Michael Büsch","author_email":"m@bues.ch","bugtrack_url":null,"classifiers":["Development Status :: 5 - Production/Stable","Environment :: Console","Intended Audience :: Developers","Intended Audience :: Education","Intended Audience :: Information Technology","Intended Audience :: Science/Research","Intended Audience :: Telecommunications Industry","License :: OSI Approved :: GNU General Public License v2 or later (GPLv2+)","License :: Public Domain","Operating System :: OS Independent","Programming Language :: Python","Programming Language :: Python :: 3","Topic :: Education","Topic :: Scientific/Engineering","Topic :: Software Development","Topic :: Software Development :: Code Generators","Topic :: Utilities"],"description_content_type":"text/x-rst","docs_url":null,"download_url":"","downloads":{"last_day":-1,"last_month":-1,"last_week":-1},"dynamic":null,"home_page":"https://bues.ch/h/crcgen","keywords":"CRC Verilog VHDL MyHDL FPGA codegenerator","license":"GNU General Public License v2 or later","maintainer":"","maintainer_email":"","name":"crcgen","package_url":"https://pypi.org/project/crcgen/","platform":null,"project_url":"https://pypi.org/project/crcgen/","project_urls":{"Homepage":"https://bues.ch/h/crcgen"},"provides_extra":null,"release_url":"https://pypi.org/project/crcgen/2.6/","requires_dist":null,"requires_python":">=3.7","summary":"CRC algorithm HDL code generator (VHDL, Verilog, MyHDL)","version":"2.6","yanked":false,"yanked_reason":null},"last_serial":20166922,"urls":[{"comment_text":"","digests":{"blake2b_256":"be30e80f8be56c378d4c9074086806152fd8ce5e477dfefe07776536cd985922","md5":"05cd3f1d3c09940e47c1f7658b4f7feb","sha256":"c1546bd8d97d50cec6755fd42deafc4d99bb869378184700b768b614bd2edc4c"},"downloads":-1,"filename":"crcgen-2.6.tar.gz","has_sig":false,"md5_digest":"05cd3f1d3c09940e47c1f7658b4f7feb","packagetype":"sdist","python_version":"source","requires_python":">=3.7","size":23172,"upload_time":"2023-10-13T20:56:15","upload_time_iso_8601":"2023-10-13T20:56:15.448434Z","url":"https://files.pythonhosted.org/packages/be/30/e80f8be56c378d4c9074086806152fd8ce5e477dfefe07776536cd985922/crcgen-2.6.tar.gz","yanked":false,"yanked_reason":null}],"vulnerabilities":[]}}