./sim_define.v

../../src/rtl/ASYNC_RAM_DP_WBE.v
../../src/rtl/reg_file_async.v
../../src/rtl/rv32i_single_cycle_cpu_protected.vp
../../src/rtl/RV32I_System.v

../../testbench/cpu_tb.v
