Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: G:/Xilinx1/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 9daad1b361aa4b8d89674a37a7916881 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Cyber_behav xil_defaultlib.tb_Cyber xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'io_jtag_tms' [F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/Cyber/Cyber.srcs/sim/tb_Cyber.v:33]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'io_jtag_tdi' [F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/Cyber/Cyber.srcs/sim/tb_Cyber.v:34]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'io_jtag_tck' [F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/Cyber/Cyber.srcs/sim/tb_Cyber.v:35]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
