
*** Running vivado
    with args -log Uart_ETH_fifo_generator_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Uart_ETH_fifo_generator_1_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source Uart_ETH_fifo_generator_1_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 391.391 ; gain = 78.383
INFO: [Synth 8-638] synthesizing module 'Uart_ETH_fifo_generator_1_0' [e:/ETH2SER/SoftwareProjects/UART2ETH970226-UART16550_FIFO_Rx_16_Tx_16_Port_IncreaseFIFO/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_1_0/synth/Uart_ETH_fifo_generator_1_0.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'Uart_ETH_fifo_generator_1_0' (27#1) [e:/ETH2SER/SoftwareProjects/UART2ETH970226-UART16550_FIFO_Rx_16_Tx_16_Port_IncreaseFIFO/UART2ETH.srcs/sources_1/bd/Uart_ETH/ip/Uart_ETH_fifo_generator_1_0/synth/Uart_ETH_fifo_generator_1_0.vhd:73]
Finished RTL Elaboration : Time (s): cpu = 00:01:19 ; elapsed = 00:01:25 . Memory (MB): peak = 609.965 ; gain = 296.957
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:20 ; elapsed = 00:01:25 . Memory (MB): peak = 609.965 ; gain = 296.957
INFO: [Device 21-403] Loading part xc7z020clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.457 . Memory (MB): peak = 725.785 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:37 ; elapsed = 00:01:51 . Memory (MB): peak = 725.785 ; gain = 412.777
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:37 ; elapsed = 00:01:51 . Memory (MB): peak = 725.785 ; gain = 412.777
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:37 ; elapsed = 00:01:51 . Memory (MB): peak = 725.785 ; gain = 412.777
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:38 ; elapsed = 00:01:52 . Memory (MB): peak = 725.785 ; gain = 412.777
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:39 ; elapsed = 00:01:53 . Memory (MB): peak = 725.785 ; gain = 412.777
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:56 ; elapsed = 00:02:10 . Memory (MB): peak = 725.785 ; gain = 412.777
Finished Timing Optimization : Time (s): cpu = 00:01:56 ; elapsed = 00:02:10 . Memory (MB): peak = 725.785 ; gain = 412.777
Finished Technology Mapping : Time (s): cpu = 00:01:56 ; elapsed = 00:02:11 . Memory (MB): peak = 739.414 ; gain = 426.406
Finished IO Insertion : Time (s): cpu = 00:01:57 ; elapsed = 00:02:12 . Memory (MB): peak = 739.414 ; gain = 426.406
Finished Renaming Generated Instances : Time (s): cpu = 00:01:57 ; elapsed = 00:02:12 . Memory (MB): peak = 739.414 ; gain = 426.406
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:57 ; elapsed = 00:02:12 . Memory (MB): peak = 739.414 ; gain = 426.406
Finished Renaming Generated Ports : Time (s): cpu = 00:01:57 ; elapsed = 00:02:12 . Memory (MB): peak = 739.414 ; gain = 426.406
Finished Handling Custom Attributes : Time (s): cpu = 00:01:57 ; elapsed = 00:02:12 . Memory (MB): peak = 739.414 ; gain = 426.406
Finished Renaming Generated Nets : Time (s): cpu = 00:01:57 ; elapsed = 00:02:12 . Memory (MB): peak = 739.414 ; gain = 426.406

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     2|
|2     |LUT1     |     5|
|3     |LUT2     |    13|
|4     |LUT3     |     7|
|5     |LUT4     |    15|
|6     |LUT5     |     6|
|7     |LUT6     |     9|
|8     |RAMB18E1 |     1|
|9     |FDRE     |    58|
|10    |FDSE     |     3|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:57 ; elapsed = 00:02:12 . Memory (MB): peak = 739.414 ; gain = 426.406
synth_design: Time (s): cpu = 00:02:00 ; elapsed = 00:02:21 . Memory (MB): peak = 744.395 ; gain = 440.754
