INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/Lab_13/Lab_13.srcs/sources_1/new/add_4bits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_4bits
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/Lab_13/Lab_13.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VivadoProjects/Lab_13/Lab_13.srcs/sim_1/new/add_4bits_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_4bits_tb
