

* https://github.com/AkeelMedina22/RISC-V-Pipelined-Processor

![](https://user-images.githubusercontent.com/56905673/117547053-f932fe00-b046-11eb-91af-9291291d4f52.png)

* https://www.researchgate.net/figure/The-RISC-V-ISA-compliant-RV32IM-5-Stage-fully-pipelined-datapath-designed-from-scratch_fig3_355051535

![](https://www.researchgate.net/profile/Sajjad-Ahmed-23/publication/355051535/figure/fig3/AS:1076240400289792@1633607115859/The-RISC-V-ISA-compliant-RV32IM-5-Stage-fully-pipelined-datapath-designed-from-scratch.ppm)