--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf elbertv2.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc3s50a,tq144,-5 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clk_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 31893 paths analyzed, 1298 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.391ns.
--------------------------------------------------------------------------------

Paths for end point caracter3<0>_1 (SLICE_X20Y6.F1), 87 paths
--------------------------------------------------------------------------------
Slack (setup path):     71.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conteo_caracteres_28 (FF)
  Destination:          caracter3<0>_1 (FF)
  Requirement:          83.333ns
  Data Path Delay:      11.339ns (Levels of Logic = 6)
  Clock Path Skew:      -0.052ns (0.324 - 0.376)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: conteo_caracteres_28 to caracter3<0>_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y30.XQ      Tcko                  0.495   conteo_caracteres<28>
                                                       conteo_caracteres_28
    SLICE_X21Y27.G1      net (fanout=3)        1.190   conteo_caracteres<28>
    SLICE_X21Y27.COUT    Topcyg                1.009   _mux000214_wg_cy<5>
                                                       _mux000214_wg_lut<5>
                                                       _mux000214_wg_cy<5>
    SLICE_X21Y28.CIN     net (fanout=1)        0.000   _mux000214_wg_cy<5>
    SLICE_X21Y28.XB      Tcinxb                0.216   _mux0002_bdd13
                                                       _mux000214_wg_cy<6>
    SLICE_X15Y20.G2      net (fanout=170)      2.865   _mux0002_bdd13
    SLICE_X15Y20.Y       Tilo                  0.561   _mux0036_bdd0
                                                       _mux0002261
    SLICE_X22Y6.G3       net (fanout=75)       2.250   _mux0002_bdd53
    SLICE_X22Y6.Y        Tilo                  0.616   _mux0006193
                                                       _mux000621
    SLICE_X22Y6.F4       net (fanout=2)        0.057   _mux0006_bdd0
    SLICE_X22Y6.X        Tilo                  0.601   _mux0006193
                                                       _mux0006193
    SLICE_X20Y6.F1       net (fanout=1)        0.823   _mux0006193
    SLICE_X20Y6.CLK      Tfck                  0.656   caracter3<0><1>
                                                       _mux00061118
                                                       caracter3<0>_1
    -------------------------------------------------  ---------------------------
    Total                                     11.339ns (4.154ns logic, 7.185ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     71.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conteo_caracteres_14 (FF)
  Destination:          caracter3<0>_1 (FF)
  Requirement:          83.333ns
  Data Path Delay:      11.342ns (Levels of Logic = 7)
  Clock Path Skew:      -0.014ns (0.324 - 0.338)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: conteo_caracteres_14 to caracter3<0>_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y23.XQ      Tcko                  0.495   conteo_caracteres<14>
                                                       conteo_caracteres_14
    SLICE_X21Y26.F4      net (fanout=3)        1.046   conteo_caracteres<14>
    SLICE_X21Y26.COUT    Topcyf                1.026   _mux000214_wg_cy<3>
                                                       _mux000214_wg_lut<2>
                                                       _mux000214_wg_cy<2>
                                                       _mux000214_wg_cy<3>
    SLICE_X21Y27.CIN     net (fanout=1)        0.000   _mux000214_wg_cy<3>
    SLICE_X21Y27.COUT    Tbyp                  0.130   _mux000214_wg_cy<5>
                                                       _mux000214_wg_cy<4>
                                                       _mux000214_wg_cy<5>
    SLICE_X21Y28.CIN     net (fanout=1)        0.000   _mux000214_wg_cy<5>
    SLICE_X21Y28.XB      Tcinxb                0.216   _mux0002_bdd13
                                                       _mux000214_wg_cy<6>
    SLICE_X15Y20.G2      net (fanout=170)      2.865   _mux0002_bdd13
    SLICE_X15Y20.Y       Tilo                  0.561   _mux0036_bdd0
                                                       _mux0002261
    SLICE_X22Y6.G3       net (fanout=75)       2.250   _mux0002_bdd53
    SLICE_X22Y6.Y        Tilo                  0.616   _mux0006193
                                                       _mux000621
    SLICE_X22Y6.F4       net (fanout=2)        0.057   _mux0006_bdd0
    SLICE_X22Y6.X        Tilo                  0.601   _mux0006193
                                                       _mux0006193
    SLICE_X20Y6.F1       net (fanout=1)        0.823   _mux0006193
    SLICE_X20Y6.CLK      Tfck                  0.656   caracter3<0><1>
                                                       _mux00061118
                                                       caracter3<0>_1
    -------------------------------------------------  ---------------------------
    Total                                     11.342ns (4.301ns logic, 7.041ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     72.000ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conteo_caracteres_6 (FF)
  Destination:          caracter3<0>_1 (FF)
  Requirement:          83.333ns
  Data Path Delay:      11.364ns (Levels of Logic = 7)
  Clock Path Skew:      0.031ns (0.324 - 0.293)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: conteo_caracteres_6 to caracter3<0>_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y19.XQ      Tcko                  0.495   conteo_caracteres<6>
                                                       conteo_caracteres_6
    SLICE_X21Y26.G3      net (fanout=3)        1.085   conteo_caracteres<6>
    SLICE_X21Y26.COUT    Topcyg                1.009   _mux000214_wg_cy<3>
                                                       _mux000214_wg_lut<3>
                                                       _mux000214_wg_cy<3>
    SLICE_X21Y27.CIN     net (fanout=1)        0.000   _mux000214_wg_cy<3>
    SLICE_X21Y27.COUT    Tbyp                  0.130   _mux000214_wg_cy<5>
                                                       _mux000214_wg_cy<4>
                                                       _mux000214_wg_cy<5>
    SLICE_X21Y28.CIN     net (fanout=1)        0.000   _mux000214_wg_cy<5>
    SLICE_X21Y28.XB      Tcinxb                0.216   _mux0002_bdd13
                                                       _mux000214_wg_cy<6>
    SLICE_X15Y20.G2      net (fanout=170)      2.865   _mux0002_bdd13
    SLICE_X15Y20.Y       Tilo                  0.561   _mux0036_bdd0
                                                       _mux0002261
    SLICE_X22Y6.G3       net (fanout=75)       2.250   _mux0002_bdd53
    SLICE_X22Y6.Y        Tilo                  0.616   _mux0006193
                                                       _mux000621
    SLICE_X22Y6.F4       net (fanout=2)        0.057   _mux0006_bdd0
    SLICE_X22Y6.X        Tilo                  0.601   _mux0006193
                                                       _mux0006193
    SLICE_X20Y6.F1       net (fanout=1)        0.823   _mux0006193
    SLICE_X20Y6.CLK      Tfck                  0.656   caracter3<0><1>
                                                       _mux00061118
                                                       caracter3<0>_1
    -------------------------------------------------  ---------------------------
    Total                                     11.364ns (4.284ns logic, 7.080ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point caracter1<2>_3 (SLICE_X14Y12.G1), 30 paths
--------------------------------------------------------------------------------
Slack (setup path):     72.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conteo_caracteres_28 (FF)
  Destination:          caracter1<2>_3 (FF)
  Requirement:          83.333ns
  Data Path Delay:      11.033ns (Levels of Logic = 5)
  Clock Path Skew:      -0.212ns (0.391 - 0.603)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: conteo_caracteres_28 to caracter1<2>_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y30.XQ      Tcko                  0.495   conteo_caracteres<28>
                                                       conteo_caracteres_28
    SLICE_X21Y27.G1      net (fanout=3)        1.190   conteo_caracteres<28>
    SLICE_X21Y27.COUT    Topcyg                1.009   _mux000214_wg_cy<5>
                                                       _mux000214_wg_lut<5>
                                                       _mux000214_wg_cy<5>
    SLICE_X21Y28.CIN     net (fanout=1)        0.000   _mux000214_wg_cy<5>
    SLICE_X21Y28.XB      Tcinxb                0.216   _mux0002_bdd13
                                                       _mux000214_wg_cy<6>
    SLICE_X15Y20.G2      net (fanout=170)      2.865   _mux0002_bdd13
    SLICE_X15Y20.Y       Tilo                  0.561   _mux0036_bdd0
                                                       _mux0002261
    SLICE_X20Y1.G1       net (fanout=75)       2.100   _mux0002_bdd53
    SLICE_X20Y1.Y        Tilo                  0.616   _mux0011136
                                                       _mux0006120
    SLICE_X14Y12.G1      net (fanout=3)        1.073   _mux0006120
    SLICE_X14Y12.CLK     Tgck                  0.908   caracter1<2><3>
                                                       _mux008812151_F
                                                       _mux008812151
                                                       caracter1<2>_3
    -------------------------------------------------  ---------------------------
    Total                                     11.033ns (3.805ns logic, 7.228ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     72.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conteo_caracteres_14 (FF)
  Destination:          caracter1<2>_3 (FF)
  Requirement:          83.333ns
  Data Path Delay:      11.036ns (Levels of Logic = 6)
  Clock Path Skew:      -0.174ns (0.391 - 0.565)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: conteo_caracteres_14 to caracter1<2>_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y23.XQ      Tcko                  0.495   conteo_caracteres<14>
                                                       conteo_caracteres_14
    SLICE_X21Y26.F4      net (fanout=3)        1.046   conteo_caracteres<14>
    SLICE_X21Y26.COUT    Topcyf                1.026   _mux000214_wg_cy<3>
                                                       _mux000214_wg_lut<2>
                                                       _mux000214_wg_cy<2>
                                                       _mux000214_wg_cy<3>
    SLICE_X21Y27.CIN     net (fanout=1)        0.000   _mux000214_wg_cy<3>
    SLICE_X21Y27.COUT    Tbyp                  0.130   _mux000214_wg_cy<5>
                                                       _mux000214_wg_cy<4>
                                                       _mux000214_wg_cy<5>
    SLICE_X21Y28.CIN     net (fanout=1)        0.000   _mux000214_wg_cy<5>
    SLICE_X21Y28.XB      Tcinxb                0.216   _mux0002_bdd13
                                                       _mux000214_wg_cy<6>
    SLICE_X15Y20.G2      net (fanout=170)      2.865   _mux0002_bdd13
    SLICE_X15Y20.Y       Tilo                  0.561   _mux0036_bdd0
                                                       _mux0002261
    SLICE_X20Y1.G1       net (fanout=75)       2.100   _mux0002_bdd53
    SLICE_X20Y1.Y        Tilo                  0.616   _mux0011136
                                                       _mux0006120
    SLICE_X14Y12.G1      net (fanout=3)        1.073   _mux0006120
    SLICE_X14Y12.CLK     Tgck                  0.908   caracter1<2><3>
                                                       _mux008812151_F
                                                       _mux008812151
                                                       caracter1<2>_3
    -------------------------------------------------  ---------------------------
    Total                                     11.036ns (3.952ns logic, 7.084ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     72.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conteo_caracteres_6 (FF)
  Destination:          caracter1<2>_3 (FF)
  Requirement:          83.333ns
  Data Path Delay:      11.058ns (Levels of Logic = 6)
  Clock Path Skew:      -0.129ns (0.391 - 0.520)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: conteo_caracteres_6 to caracter1<2>_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y19.XQ      Tcko                  0.495   conteo_caracteres<6>
                                                       conteo_caracteres_6
    SLICE_X21Y26.G3      net (fanout=3)        1.085   conteo_caracteres<6>
    SLICE_X21Y26.COUT    Topcyg                1.009   _mux000214_wg_cy<3>
                                                       _mux000214_wg_lut<3>
                                                       _mux000214_wg_cy<3>
    SLICE_X21Y27.CIN     net (fanout=1)        0.000   _mux000214_wg_cy<3>
    SLICE_X21Y27.COUT    Tbyp                  0.130   _mux000214_wg_cy<5>
                                                       _mux000214_wg_cy<4>
                                                       _mux000214_wg_cy<5>
    SLICE_X21Y28.CIN     net (fanout=1)        0.000   _mux000214_wg_cy<5>
    SLICE_X21Y28.XB      Tcinxb                0.216   _mux0002_bdd13
                                                       _mux000214_wg_cy<6>
    SLICE_X15Y20.G2      net (fanout=170)      2.865   _mux0002_bdd13
    SLICE_X15Y20.Y       Tilo                  0.561   _mux0036_bdd0
                                                       _mux0002261
    SLICE_X20Y1.G1       net (fanout=75)       2.100   _mux0002_bdd53
    SLICE_X20Y1.Y        Tilo                  0.616   _mux0011136
                                                       _mux0006120
    SLICE_X14Y12.G1      net (fanout=3)        1.073   _mux0006120
    SLICE_X14Y12.CLK     Tgck                  0.908   caracter1<2><3>
                                                       _mux008812151_F
                                                       _mux008812151
                                                       caracter1<2>_3
    -------------------------------------------------  ---------------------------
    Total                                     11.058ns (3.935ns logic, 7.123ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point caracter3<3>_1 (SLICE_X17Y15.F2), 114 paths
--------------------------------------------------------------------------------
Slack (setup path):     72.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conteo_caracteres_28 (FF)
  Destination:          caracter3<3>_1 (FF)
  Requirement:          83.333ns
  Data Path Delay:      10.964ns (Levels of Logic = 6)
  Clock Path Skew:      -0.157ns (0.219 - 0.376)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: conteo_caracteres_28 to caracter3<3>_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y30.XQ      Tcko                  0.495   conteo_caracteres<28>
                                                       conteo_caracteres_28
    SLICE_X21Y27.G1      net (fanout=3)        1.190   conteo_caracteres<28>
    SLICE_X21Y27.COUT    Topcyg                1.009   _mux000214_wg_cy<5>
                                                       _mux000214_wg_lut<5>
                                                       _mux000214_wg_cy<5>
    SLICE_X21Y28.CIN     net (fanout=1)        0.000   _mux000214_wg_cy<5>
    SLICE_X21Y28.XB      Tcinxb                0.216   _mux0002_bdd13
                                                       _mux000214_wg_cy<6>
    SLICE_X15Y20.G2      net (fanout=170)      2.865   _mux0002_bdd13
    SLICE_X15Y20.Y       Tilo                  0.561   _mux0036_bdd0
                                                       _mux0002261
    SLICE_X18Y11.G3      net (fanout=75)       1.758   _mux0002_bdd53
    SLICE_X18Y11.Y       Tilo                  0.616   _mux0025113
                                                       _mux002421
    SLICE_X18Y13.G1      net (fanout=2)        0.406   _mux0024_bdd0
    SLICE_X18Y13.Y       Tilo                  0.616   _mux0066113
                                                       _mux0024113
    SLICE_X17Y15.F2      net (fanout=1)        0.630   _mux0024113
    SLICE_X17Y15.CLK     Tfck                  0.602   caracter3<3><1>
                                                       _mux0024172
                                                       caracter3<3>_1
    -------------------------------------------------  ---------------------------
    Total                                     10.964ns (4.115ns logic, 6.849ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     72.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conteo_caracteres_14 (FF)
  Destination:          caracter3<3>_1 (FF)
  Requirement:          83.333ns
  Data Path Delay:      10.967ns (Levels of Logic = 7)
  Clock Path Skew:      -0.119ns (0.219 - 0.338)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: conteo_caracteres_14 to caracter3<3>_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y23.XQ      Tcko                  0.495   conteo_caracteres<14>
                                                       conteo_caracteres_14
    SLICE_X21Y26.F4      net (fanout=3)        1.046   conteo_caracteres<14>
    SLICE_X21Y26.COUT    Topcyf                1.026   _mux000214_wg_cy<3>
                                                       _mux000214_wg_lut<2>
                                                       _mux000214_wg_cy<2>
                                                       _mux000214_wg_cy<3>
    SLICE_X21Y27.CIN     net (fanout=1)        0.000   _mux000214_wg_cy<3>
    SLICE_X21Y27.COUT    Tbyp                  0.130   _mux000214_wg_cy<5>
                                                       _mux000214_wg_cy<4>
                                                       _mux000214_wg_cy<5>
    SLICE_X21Y28.CIN     net (fanout=1)        0.000   _mux000214_wg_cy<5>
    SLICE_X21Y28.XB      Tcinxb                0.216   _mux0002_bdd13
                                                       _mux000214_wg_cy<6>
    SLICE_X15Y20.G2      net (fanout=170)      2.865   _mux0002_bdd13
    SLICE_X15Y20.Y       Tilo                  0.561   _mux0036_bdd0
                                                       _mux0002261
    SLICE_X18Y11.G3      net (fanout=75)       1.758   _mux0002_bdd53
    SLICE_X18Y11.Y       Tilo                  0.616   _mux0025113
                                                       _mux002421
    SLICE_X18Y13.G1      net (fanout=2)        0.406   _mux0024_bdd0
    SLICE_X18Y13.Y       Tilo                  0.616   _mux0066113
                                                       _mux0024113
    SLICE_X17Y15.F2      net (fanout=1)        0.630   _mux0024113
    SLICE_X17Y15.CLK     Tfck                  0.602   caracter3<3><1>
                                                       _mux0024172
                                                       caracter3<3>_1
    -------------------------------------------------  ---------------------------
    Total                                     10.967ns (4.262ns logic, 6.705ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     72.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               conteo_caracteres_6 (FF)
  Destination:          caracter3<3>_1 (FF)
  Requirement:          83.333ns
  Data Path Delay:      10.989ns (Levels of Logic = 7)
  Clock Path Skew:      -0.074ns (0.219 - 0.293)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: conteo_caracteres_6 to caracter3<3>_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y19.XQ      Tcko                  0.495   conteo_caracteres<6>
                                                       conteo_caracteres_6
    SLICE_X21Y26.G3      net (fanout=3)        1.085   conteo_caracteres<6>
    SLICE_X21Y26.COUT    Topcyg                1.009   _mux000214_wg_cy<3>
                                                       _mux000214_wg_lut<3>
                                                       _mux000214_wg_cy<3>
    SLICE_X21Y27.CIN     net (fanout=1)        0.000   _mux000214_wg_cy<3>
    SLICE_X21Y27.COUT    Tbyp                  0.130   _mux000214_wg_cy<5>
                                                       _mux000214_wg_cy<4>
                                                       _mux000214_wg_cy<5>
    SLICE_X21Y28.CIN     net (fanout=1)        0.000   _mux000214_wg_cy<5>
    SLICE_X21Y28.XB      Tcinxb                0.216   _mux0002_bdd13
                                                       _mux000214_wg_cy<6>
    SLICE_X15Y20.G2      net (fanout=170)      2.865   _mux0002_bdd13
    SLICE_X15Y20.Y       Tilo                  0.561   _mux0036_bdd0
                                                       _mux0002261
    SLICE_X18Y11.G3      net (fanout=75)       1.758   _mux0002_bdd53
    SLICE_X18Y11.Y       Tilo                  0.616   _mux0025113
                                                       _mux002421
    SLICE_X18Y13.G1      net (fanout=2)        0.406   _mux0024_bdd0
    SLICE_X18Y13.Y       Tilo                  0.616   _mux0066113
                                                       _mux0024113
    SLICE_X17Y15.F2      net (fanout=1)        0.630   _mux0024113
    SLICE_X17Y15.CLK     Tfck                  0.602   caracter3<3><1>
                                                       _mux0024172
                                                       caracter3<3>_1
    -------------------------------------------------  ---------------------------
    Total                                     10.989ns (4.245ns logic, 6.744ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point salida_color_1 (SLICE_X3Y7.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.060ns (requirement - (clock path skew + uncertainty - data path))
  Source:               conteo_color_0 (FF)
  Destination:          salida_color_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.067ns (Levels of Logic = 1)
  Clock Path Skew:      0.007ns (0.033 - 0.026)
  Source Clock:         Clk_BUFGP rising at 83.333ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: conteo_color_0 to salida_color_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y9.XQ        Tcko                  0.396   conteo_color<0>
                                                       conteo_color_0
    SLICE_X3Y7.F3        net (fanout=3)        0.265   conteo_color<0>
    SLICE_X3Y7.CLK       Tckf        (-Th)    -0.406   salida_color_1
                                                       Mrom_salida_color_mux0000111
                                                       salida_color_1
    -------------------------------------------------  ---------------------------
    Total                                      1.067ns (0.802ns logic, 0.265ns route)
                                                       (75.2% logic, 24.8% route)

--------------------------------------------------------------------------------

Paths for end point salida_color_2 (SLICE_X0Y6.G3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.079ns (requirement - (clock path skew + uncertainty - data path))
  Source:               conteo_color_1 (FF)
  Destination:          salida_color_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.151ns (Levels of Logic = 1)
  Clock Path Skew:      0.072ns (0.325 - 0.253)
  Source Clock:         Clk_BUFGP rising at 83.333ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: conteo_color_1 to salida_color_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y9.YQ        Tcko                  0.419   conteo_color<0>
                                                       conteo_color_1
    SLICE_X0Y6.G3        net (fanout=4)        0.282   conteo_color<1>
    SLICE_X0Y6.CLK       Tckg        (-Th)    -0.450   salida_color_2
                                                       Mrom_salida_color_mux000021
                                                       salida_color_2
    -------------------------------------------------  ---------------------------
    Total                                      1.151ns (0.869ns logic, 0.282ns route)
                                                       (75.5% logic, 24.5% route)

--------------------------------------------------------------------------------

Paths for end point salida_color_2 (SLICE_X0Y6.G1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.133ns (requirement - (clock path skew + uncertainty - data path))
  Source:               conteo_color_0 (FF)
  Destination:          salida_color_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.205ns (Levels of Logic = 1)
  Clock Path Skew:      0.072ns (0.325 - 0.253)
  Source Clock:         Clk_BUFGP rising at 83.333ns
  Destination Clock:    Clk_BUFGP rising at 83.333ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: conteo_color_0 to salida_color_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y9.XQ        Tcko                  0.396   conteo_color<0>
                                                       conteo_color_0
    SLICE_X0Y6.G1        net (fanout=3)        0.359   conteo_color<0>
    SLICE_X0Y6.CLK       Tckg        (-Th)    -0.450   salida_color_2
                                                       Mrom_salida_color_mux000021
                                                       salida_color_2
    -------------------------------------------------  ---------------------------
    Total                                      1.205ns (0.846ns logic, 0.359ns route)
                                                       (70.2% logic, 29.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_BUFGP/IBUFG" PERIOD = 83.3333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: grado<0>/CLK
  Logical resource: grado_0/CK
  Location pin: SLICE_X12Y0.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min high pulse limit / (high pulse / period)))
  Period: 83.333ns
  High pulse: 41.666ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: grado<0>/CLK
  Logical resource: grado_0/CK
  Location pin: SLICE_X12Y0.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 82.005ns (period - (min low pulse limit / (low pulse / period)))
  Period: 83.333ns
  Low pulse: 41.666ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: grado<0>/CLK
  Logical resource: grado_1/CK
  Location pin: SLICE_X12Y0.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |   11.391|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 31893 paths, 0 nets, and 3136 connections

Design statistics:
   Minimum period:  11.391ns{1}   (Maximum frequency:  87.789MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Apr 15 21:49:17 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4522 MB



