// Seed: 508588800
module module_0 ();
  tri0 id_1, id_2;
  assign id_2 = id_2;
  assign id_2 = 1;
  wire [-1 : 1 'b0] id_3, id_4, id_5;
  assign module_1.id_9 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    input tri id_2,
    input uwire id_3,
    output tri1 id_4,
    input supply0 id_5,
    output tri id_6,
    input wand id_7,
    input tri1 id_8,
    input wand id_9,
    output tri1 id_10
    , id_17,
    input wor id_11,
    output wor id_12,
    output supply1 id_13,
    input tri id_14,
    input tri1 id_15
);
  logic id_18;
  ;
  logic id_19;
  ;
  module_0 modCall_1 ();
endmodule
