==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 235.191 MB.
INFO: [HLS 200-10] Analyzing design file 'src/div.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.11 seconds. CPU system time: 0.13 seconds. Elapsed time: 0.25 seconds; current allocated memory: 235.590 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 7 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/gme/guilherme.manske/ip/divisor/vitis/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/gme/guilherme.manske/ip/divisor/vitis/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/gme/guilherme.manske/ip/divisor/vitis/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/gme/guilherme.manske/ip/divisor/vitis/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/gme/guilherme.manske/ip/divisor/vitis/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/gme/guilherme.manske/ip/divisor/vitis/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/gme/guilherme.manske/ip/divisor/vitis/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/gme/guilherme.manske/ip/divisor/vitis/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/gme/guilherme.manske/ip/divisor/vitis/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/gme/guilherme.manske/ip/divisor/vitis/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/gme/guilherme.manske/ip/divisor/vitis/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/gme/guilherme.manske/ip/divisor/vitis/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/gme/guilherme.manske/ip/divisor/vitis/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 7 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /home/gme/guilherme.manske/ip/divisor/vitis/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 10 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/gme/guilherme.manske/ip/divisor/vitis/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 11 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/gme/guilherme.manske/ip/divisor/vitis/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1.15 seconds. CPU system time: 0.16 seconds. Elapsed time: 6.21 seconds; current allocated memory: 237.738 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 237.738 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 237.828 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 237.895 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 258.086 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 248.711 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'div' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 248.711 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 248.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'div' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'div/res' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'div/a' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'div/b' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'div' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Generating core module 'sdiv_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'div'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 249.633 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 253.359 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 261.508 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for div.
INFO: [VLOG 209-307] Generating Verilog RTL for div.
INFO: [HLS 200-789] **** Estimated Fmax: 752.45 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1.51 seconds. CPU system time: 0.32 seconds. Elapsed time: 6.73 seconds; current allocated memory: 26.461 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvf1517-3-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -display_name=divisor
INFO: [HLS 200-1464] Running solution command: config_export -library=Arith
INFO: [HLS 200-1464] Running solution command: config_export -vendor=GbManske
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvf1517-3-e 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: config_export -display_name divisor -library Arith -vendor GbManske 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file vitis/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 6.25 seconds. CPU system time: 0.18 seconds. Elapsed time: 15.75 seconds; current allocated memory: 6.105 MB.
