# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-MMD --build -cc -O3 --x-assign fast --x-initial fast --noassert --top-module top /home/serein/ysyx/yosys-sta/edc/cpu/vsrc/seg.v /home/serein/ysyx/yosys-sta/edc/cpu/vsrc/regfile.v /home/serein/ysyx/yosys-sta/edc/cpu/vsrc/alu.v /home/serein/ysyx/yosys-sta/edc/cpu/vsrc/datamem.v /home/serein/ysyx/yosys-sta/edc/cpu/vsrc/top.v /home/serein/ysyx/yosys-sta/edc/cpu/csrc/top.cpp /home/serein/ysyx/yosys-sta/edc/cpu/build/auto_bind.cpp /home/serein/ysyx/ysyx-workbench/nvboard/build/nvboard.a -CFLAGS -MMD -CFLAGS -O3 -CFLAGS -I/usr/include/SDL2 -CFLAGS -D_REENTRANT -CFLAGS -I/home/serein/ysyx/ysyx-workbench/nvboard/usr/include -CFLAGS -DTOP_NAME=_Vtop_ -LDFLAGS -lSDL2 -LDFLAGS -lSDL2_image -LDFLAGS -lSDL2_ttf --Mdir ./build/obj_dir --exe -o /home/serein/ysyx/yosys-sta/edc/cpu/build/top"
T      3794   544798  1708594618   675247002  1708594618   675247002 "./build/obj_dir/Vtop.cpp"
T      3325   544797  1708594618   675247002  1708594618   675247002 "./build/obj_dir/Vtop.h"
T      2398   544810  1708594618   675247002  1708594618   675247002 "./build/obj_dir/Vtop.mk"
T       738   544754  1708594618   675247002  1708594618   675247002 "./build/obj_dir/Vtop__Syms.cpp"
T       921   544792  1708594618   675247002  1708594618   675247002 "./build/obj_dir/Vtop__Syms.h"
T      2383   544801  1708594618   675247002  1708594618   675247002 "./build/obj_dir/Vtop___024root.h"
T      2504   544806  1708594618   675247002  1708594618   675247002 "./build/obj_dir/Vtop___024root__DepSet_h84412442__0.cpp"
T       833   544803  1708594618   675247002  1708594618   675247002 "./build/obj_dir/Vtop___024root__DepSet_h84412442__0__Slow.cpp"
T     60107   544808  1708594618   675247002  1708594618   675247002 "./build/obj_dir/Vtop___024root__DepSet_heccd7ead__0.cpp"
T      8269   544804  1708594618   675247002  1708594618   675247002 "./build/obj_dir/Vtop___024root__DepSet_heccd7ead__0__Slow.cpp"
T       614   544802  1708594618   675247002  1708594618   675247002 "./build/obj_dir/Vtop___024root__Slow.cpp"
T       859   544811  1708594618   675247002  1708594618   675247002 "./build/obj_dir/Vtop__ver.d"
T         0        0  1708594618   675247002  1708594618   675247002 "./build/obj_dir/Vtop__verFiles.dat"
T      1621   544809  1708594618   675247002  1708594618   675247002 "./build/obj_dir/Vtop_classes.mk"
S      1481   544455  1708594616   959287155  1708594616   959287155 "/home/serein/ysyx/yosys-sta/edc/cpu/vsrc/alu.v"
S      1093   544800  1708591064   598299862  1708591064   598299862 "/home/serein/ysyx/yosys-sta/edc/cpu/vsrc/datamem.v"
S       668   544817  1708591899   600207916  1708591226   632697789 "/home/serein/ysyx/yosys-sta/edc/cpu/vsrc/regfile.v"
S      1351   544861  1708591970   829036134  1708591970   829036134 "/home/serein/ysyx/yosys-sta/edc/cpu/vsrc/seg.v"
S      1141   544799  1708591006   432296243  1708591006   432296243 "/home/serein/ysyx/yosys-sta/edc/cpu/vsrc/top.v"
S  20938328  4095536  1697287814   541108467  1697287814   541108467 "/usr/local/bin/verilator_bin"
S      3275  4227949  1697287816   445052851  1697287816   445052851 "/usr/local/share/verilator/include/verilated_std.sv"
