{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1487827829119 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1487827829119 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 23 02:30:28 2017 " "Processing started: Thu Feb 23 02:30:28 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1487827829119 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1487827829119 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AP9 -c AP9 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off AP9 -c AP9 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1487827829119 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1487827829538 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1487827829538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_gen " "Found entity 1: clock_gen" {  } { { "clock_gen.v" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/clock_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487827846157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487827846157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_tb " "Found entity 1: ram_tb" {  } { { "ram_tb.v" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/ram_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487827846159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487827846159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_rom0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_rom0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_rom0-SYN " "Found design unit 1: lpm_rom0-SYN" {  } { { "lpm_rom0.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_rom0.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487827846722 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom0 " "Found entity 1: lpm_rom0" {  } { { "lpm_rom0.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/lpm_rom0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487827846722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487827846722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TEXT_DRAWER.vhd 2 1 " "Found 2 design units, including 1 entities, in source file TEXT_DRAWER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TEXT_DRAWER-main " "Found design unit 1: TEXT_DRAWER-main" {  } { { "TEXT_DRAWER.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/TEXT_DRAWER.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487827846723 ""} { "Info" "ISGN_ENTITY_NAME" "1 TEXT_DRAWER " "Found entity 1: TEXT_DRAWER" {  } { { "TEXT_DRAWER.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/TEXT_DRAWER.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487827846723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487827846723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_MOD.bdf 1 1 " "Found 1 design units, including 1 entities, in source file VGA_MOD.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_MOD " "Found entity 1: VGA_MOD" {  } { { "VGA_MOD.bdf" "" { Schematic "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/VGA_MOD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487827846724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487827846724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-main " "Found design unit 1: VGA_SYNC-main" {  } { { "vga_sync.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/vga_sync.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487827846724 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "vga_sync.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/vga_sync.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487827846724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487827846724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "KB_ASCII.vhd 2 1 " "Found 2 design units, including 1 entities, in source file KB_ASCII.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 KB_ASCII-main " "Found design unit 1: KB_ASCII-main" {  } { { "KB_ASCII.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/KB_ASCII.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487827846726 ""} { "Info" "ISGN_ENTITY_NAME" "1 KB_ASCII " "Found entity 1: KB_ASCII" {  } { { "KB_ASCII.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/KB_ASCII.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487827846726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487827846726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ASCII_CONV.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ASCII_CONV.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ASCII_CONV-main " "Found design unit 1: ASCII_CONV-main" {  } { { "ASCII_CONV.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/ASCII_CONV.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487827846726 ""} { "Info" "ISGN_ENTITY_NAME" "1 ASCII_CONV " "Found entity 1: ASCII_CONV" {  } { { "ASCII_CONV.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/ASCII_CONV.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487827846726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487827846726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "RAM.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/RAM.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487827846727 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/RAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487827846727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487827846727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "POS_CONV.vhd 2 1 " "Found 2 design units, including 1 entities, in source file POS_CONV.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 POS_CONV-main " "Found design unit 1: POS_CONV-main" {  } { { "POS_CONV.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/POS_CONV.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487827846728 ""} { "Info" "ISGN_ENTITY_NAME" "1 POS_CONV " "Found entity 1: POS_CONV" {  } { { "POS_CONV.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/POS_CONV.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487827846728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487827846728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file kit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kit-Behavior " "Found design unit 1: kit-Behavior" {  } { { "kit.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/kit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487827846729 ""} { "Info" "ISGN_ENTITY_NAME" "1 kit " "Found entity 1: kit" {  } { { "kit.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/kit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487827846729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487827846729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2_keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_keyboard-Behavior " "Found design unit 1: ps2_keyboard-Behavior" {  } { { "ps2_keyboard.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/ps2_keyboard.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487827846730 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_keyboard " "Found entity 1: ps2_keyboard" {  } { { "ps2_keyboard.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/ps2_keyboard.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487827846730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487827846730 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "video.vhd " "Can't analyze file -- file video.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1487827846730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga-Behavior " "Found design unit 1: vga-Behavior" {  } { { "vga.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/vga.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487827846731 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/vga.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487827846731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487827846731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_manager.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_manager.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_manager-a " "Found design unit 1: clock_manager-a" {  } { { "clock_manager.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/clock_manager.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487827846732 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_manager " "Found entity 1: clock_manager" {  } { { "clock_manager.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/clock_manager.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487827846732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487827846732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-Behavior " "Found design unit 1: cpu-Behavior" {  } { { "cpu.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487827846733 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.vhd" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/cpu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487827846733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487827846733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramWithClock.v 1 1 " "Found 1 design units, including 1 entities, in source file ramWithClock.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramWhithClock " "Found entity 1: ramWhithClock" {  } { { "ramWithClock.v" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/ramWithClock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487827846734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487827846734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramWithClock_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ramWithClock_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramWithClock_tb " "Found entity 1: ramWithClock_tb" {  } { { "ramWithClock_tb.v" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/ramWithClock_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1487827846734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1487827846734 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clock_gen " "Elaborating entity \"clock_gen\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1487827846866 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk clock_gen.v(6) " "Verilog HDL warning at clock_gen.v(6): assignments to clk create a combinational loop" {  } { { "clock_gen.v" "" { Text "/home/kite/workspace/AP9/Processor_FPGA/Processor_Template_VHDL_DE115/clock_gen.v" 6 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1487827846867 "|clock_gen"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1268 " "Peak virtual memory: 1268 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1487827847019 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 23 02:30:47 2017 " "Processing ended: Thu Feb 23 02:30:47 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1487827847019 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1487827847019 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1487827847019 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1487827847019 ""}
