Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Feb  1 16:57:55 2023
| Host         : LAPTOP-UF85CVI8 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file BlowfishOnBoard_control_sets_placed.rpt
| Design       : BlowfishOnBoard
| Device       : xc7a100t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    36 |
|    Minimum number of control sets                        |    36 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    55 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    36 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    27 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              45 |           26 |
| No           | No                    | Yes                    |               1 |            1 |
| No           | Yes                   | No                     |              87 |           29 |
| Yes          | No                    | No                     |              17 |            4 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             835 |          348 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+------------------------------------------+---------------------+------------------+----------------+--------------+
|    Clock Signal   |               Enable Signal              |   Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+------------------------------------------+---------------------+------------------+----------------+--------------+
|  CLK_IBUF_BUFG    | blow/pc/fine_i_1_n_0                     |                     |                1 |              1 |         1.00 |
|  interfaccia/rClk |                                          | flipflop/y_reg_0    |                1 |              1 |         1.00 |
|  interfaccia/rClk |                                          |                     |                1 |              2 |         2.00 |
|  interfaccia/rClk | interfaccia/dataIncr                     | interfaccia/dataRST |                1 |              4 |         4.00 |
|  interfaccia/rClk |                                          | interfaccia/ctRst   |                2 |              4 |         2.00 |
|  interfaccia/rClk | interfaccia/rdReg0                       |                     |                1 |              8 |         8.00 |
|  CLK_IBUF_BUFG    |                                          | interfaccia/clear   |                2 |              9 |         4.50 |
|  interfaccia/rClk | interfaccia/dataIncr                     |                     |                2 |              9 |         4.50 |
|  CLK_IBUF_BUFG    |                                          |                     |                4 |             10 |         2.50 |
|  CLK_IBUF_BUFG    |                                          | RST_IBUF            |                7 |             29 |         4.14 |
| ~CLK_IBUF_BUFG    | blow/pc/en_cont                          | RST_IBUF            |               11 |             31 |         2.82 |
| ~CLK_IBUF_BUFG    | blow/pc/en_first_reg_0[0]                | RST_IBUF            |                8 |             32 |         4.00 |
| ~CLK_IBUF_BUFG    | blow/pc/en_first_reg_0[1]                | RST_IBUF            |                7 |             32 |         4.57 |
| ~CLK_IBUF_BUFG    | blow/po/kw/cont_mem/E[0]                 | RST_IBUF            |               22 |             32 |         1.45 |
| ~CLK_IBUF_BUFG    | blow/po/kw/cont_mem/write_reg_1[0]       | RST_IBUF            |               11 |             32 |         2.91 |
| ~CLK_IBUF_BUFG    | blow/po/kw/cont_mem/write_reg[0]         | RST_IBUF            |               11 |             32 |         2.91 |
| ~CLK_IBUF_BUFG    | blow/po/kw/cont_mem/y_reg[1]_4[0]        | RST_IBUF            |               10 |             32 |         3.20 |
| ~CLK_IBUF_BUFG    | blow/po/kw/cont_mem/y_reg[4]_1[0]        | RST_IBUF            |               16 |             32 |         2.00 |
| ~CLK_IBUF_BUFG    | blow/po/kw/cont_mem/y_reg[3]_2[0]        | RST_IBUF            |               24 |             32 |         1.33 |
| ~CLK_IBUF_BUFG    | blow/po/kw/cont_mem/y_reg[3]_0[0]        | RST_IBUF            |               15 |             32 |         2.13 |
| ~CLK_IBUF_BUFG    | blow/po/kw/cont_mem/y_reg[3]_1[0]        | RST_IBUF            |               11 |             32 |         2.91 |
| ~CLK_IBUF_BUFG    | blow/po/kw/cont_mem/y_reg[4]_0[0]        | RST_IBUF            |               20 |             32 |         1.60 |
| ~CLK_IBUF_BUFG    | blow/po/kw/cont_mem/y_reg[3]_4[0]        | RST_IBUF            |               12 |             32 |         2.67 |
| ~CLK_IBUF_BUFG    | blow/po/kw/cont_mem/y_reg[2]_0[0]        | RST_IBUF            |               18 |             32 |         1.78 |
| ~CLK_IBUF_BUFG    | blow/po/kw/cont_mem/y_reg[2]_1[0]        | RST_IBUF            |               15 |             32 |         2.13 |
| ~CLK_IBUF_BUFG    | interfaccia/tmp_enCont                   | RST_IBUF            |               16 |             32 |         2.00 |
| ~CLK_IBUF_BUFG    | blow/po/kw/cont_mem/y_reg[1]_2[0]        | RST_IBUF            |               13 |             32 |         2.46 |
| ~CLK_IBUF_BUFG    | blow/po/kw/cont_mem/y_reg[1]_1[0]        | RST_IBUF            |               15 |             32 |         2.13 |
| ~CLK_IBUF_BUFG    | blow/po/kw/cont_mem/y_reg[1]_0[0]        | RST_IBUF            |               11 |             32 |         2.91 |
| ~CLK_IBUF_BUFG    | blow/po/kw/cont_mem/y_reg[0]_rep__0_1[0] | RST_IBUF            |               14 |             32 |         2.29 |
| ~CLK_IBUF_BUFG    | blow/po/kw/cont_mem/write_reg_0[0]       | RST_IBUF            |               12 |             32 |         2.67 |
| ~CLK_IBUF_BUFG    | blow/po/kw/cont_mem/y_reg[1]_3[0]        | RST_IBUF            |               11 |             32 |         2.91 |
| ~CLK_IBUF_BUFG    |                                          |                     |               21 |             33 |         1.57 |
| ~CLK_IBUF_BUFG    |                                          | RST_IBUF            |               18 |             45 |         2.50 |
| ~CLK_IBUF_BUFG    | blow/pc/E[0]                             | RST_IBUF            |               30 |             64 |         2.13 |
| ~CLK_IBUF_BUFG    | interfaccia/RDA                          | RST_IBUF            |               14 |             64 |         4.57 |
+-------------------+------------------------------------------+---------------------+------------------+----------------+--------------+


