Protel Design System Design Rule Check
PCB File : C:\Users\Roland\Documents\CU InSpace\avionics-hardware\2022-2023 PCBs Work in Progress\Big-MCU\MCU_REVB.PcbDoc
Date     : 2023-03-03
Time     : 3:14:37 PM

Processing Rule : Clearance Constraint (Gap=10mil) (InComponent('U4')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=10mil) (InComponent('U7')),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Arc (196.85mil,196.85mil) on Multi-Layer Dead Copper - Net Not Assigned.
   Violation between Un-Routed Net Constraint: Arc (196.85mil,3378.15mil) on Multi-Layer Dead Copper - Net Not Assigned.
   Violation between Un-Routed Net Constraint: Arc (2987.598mil,275.591mil) on Multi-Layer Dead Copper - Net Not Assigned.
   Violation between Un-Routed Net Constraint: Arc (3184.449mil,98.425mil) on Multi-Layer Dead Copper - Net Not Assigned.
   Violation between Un-Routed Net Constraint: Arc (3578.15mil,196.85mil) on Multi-Layer Dead Copper - Net Not Assigned.
   Violation between Un-Routed Net Constraint: Arc (3578.15mil,3378.15mil) on Multi-Layer Dead Copper - Net Not Assigned.
   Violation between Un-Routed Net Constraint: Arc (590.551mil,98.425mil) on Multi-Layer Dead Copper - Net Not Assigned.
   Violation between Un-Routed Net Constraint: Arc (787.402mil,275.591mil) on Multi-Layer Dead Copper - Net Not Assigned.
   Violation between Un-Routed Net Constraint: Net VCC_MCU_3V3 Between Track (2027mil,1912mil)(2047.244mil,1912mil) on Bottom Layer And Pad C100-1(2200.788mil,1742.126mil) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U4-5(2145.324mil,1791.684mil) on Top Layer And Pad C100-2(2200.788mil,1801.18mil) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net VCC_MCU_VDDCORE Between Pad U4-115(1881.89mil,1669.984mil) on Top Layer And Pad C106-1(2041.34mil,1972.44mil) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net VCC_MCU_VDDCORE Between Pad C107-1(2041.34mil,2051.18mil) on Bottom Layer And Pad L100-2(2279.528mil,2059.06mil) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net VCC_MCU_3V3 Between Pad U4-65(1539.716mil,2216.882mil) on Top Layer And Pad C115-1(1608.268mil,2200.788mil) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net VCC_MCU_ANA Between Pad FB100-2(1865.156mil,1980.314mil) on Bottom Layer And Pad U4-15(2145.324mil,1949.164mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net A6 Between Pad U4-123(2007.874mil,1669.984mil) on Top Layer And Pad Free-10(2662.48mil,3842.52mil) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net A5 Between Pad U4-124(2023.622mil,1669.984mil) on Top Layer And Pad Free-12(2612.48mil,3842.52mil) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net A4 Between Pad U4-125(2039.37mil,1669.984mil) on Top Layer And Pad Free-14(2562.48mil,3842.52mil) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net A3 Between Pad U4-126(2055.118mil,1669.984mil) on Top Layer And Pad Free-16(2512.48mil,3842.52mil) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net A2 Between Pad U4-127(2070.866mil,1669.984mil) on Top Layer And Pad Free-18(2462.48mil,3842.52mil) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net A1 Between Pad U4-4(2145.324mil,1775.936mil) on Top Layer And Pad Free-20(2412.48mil,3842.52mil) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net A0 Between Pad U4-7(2145.324mil,1823.18mil) on Top Layer And Pad Free-22(2362.48mil,3842.52mil) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net I2C1_SCL Between Pad U4-61(1645.67mil,2275.59mil) on Top Layer And Pad Free-23(2312.46mil,3842.52mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GPIO15 Between Pad U4-16(2145.324mil,1964.912mil) on Top Layer And Pad Free-26(2262.48mil,3842.52mil) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GPIO22 Between Pad U4-98(1614.174mil,1669.984mil) on Top Layer And Pad Free-27(2212.46mil,3842.52mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GPIO14 Between Pad U4-17(2145.324mil,1980.66mil) on Top Layer And Pad Free-28(2212.48mil,3842.52mil) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GPIO23 Between Pad U4-99(1629.922mil,1669.984mil) on Top Layer And Pad Free-29(2162.46mil,3842.52mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GPIO13 Between Pad U4-18(2145.324mil,1996.408mil) on Top Layer And Pad Free-30(2162.48mil,3842.52mil) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net A12 Between Pad Free-31(2062.46mil,3842.52mil) on Top Layer And Pad U4-11(2145.324mil,1886.172mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net A13 Between Pad Free-33(2012.46mil,3842.52mil) on Top Layer And Pad U4-12(2145.324mil,1901.92mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GPIO12 Between Pad Free-34(2012.48mil,3842.52mil) on Bottom Layer And Pad U4-19(2145.324mil,2012.158mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GPIO11 Between Pad Free-36(1962.48mil,3842.52mil) on Bottom Layer And Pad U4-20(2145.324mil,2027.906mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net DAC1 Between Pad Free-37(1912.46mil,3842.52mil) on Top Layer And Pad U4-9(2145.324mil,1854.676mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GPIO10 Between Pad Free-38(1912.48mil,3842.52mil) on Bottom Layer And Pad U4-21(2145.324mil,2043.654mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GPIO9 Between Pad Free-40(1862.48mil,3842.52mil) on Bottom Layer And Pad U4-23(2145.324mil,2075.15mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net DAC0 Between Pad Free-41(1812.46mil,3842.52mil) on Top Layer And Pad U4-22(2145.324mil,2059.402mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GPIO8 Between Pad Free-42(1812.48mil,3842.52mil) on Bottom Layer And Pad U4-24(2145.324mil,2090.898mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GPIO7 Between Pad U4-57(1708.662mil,2275.59mil) on Top Layer And Pad Free-44(1762.48mil,3842.52mil) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GPIO6 Between Pad Free-46(1712.48mil,3842.52mil) on Bottom Layer And Pad U4-56(1724.41mil,2275.59mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net UART3_TX Between Pad Free-47(1662.46mil,3842.52mil) on Top Layer And Pad U4-103(1692.914mil,1669.984mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GPIO5 Between Pad Free-48(1662.48mil,3842.52mil) on Bottom Layer And Pad U4-55(1740.158mil,2275.59mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net UART3_RX Between Pad Free-49(1612.46mil,3842.52mil) on Top Layer And Pad U4-102(1677.166mil,1669.984mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GPIO4 Between Pad Free-50(1612.48mil,3842.52mil) on Bottom Layer And Pad U4-52(1787.402mil,2275.59mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net UART2_TX Between Pad U4-77(1539.716mil,2027.906mil) on Top Layer And Pad Free-51(1562.46mil,3842.52mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GPIO3 Between Pad Free-52(1562.48mil,3842.52mil) on Bottom Layer And Pad U4-51(1803.15mil,2275.59mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net UART2_RX Between Pad Free-53(1512.46mil,3842.52mil) on Top Layer And Pad U4-76(1539.716mil,2043.654mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GPIO2 Between Pad Free-54(1512.48mil,3842.52mil) on Bottom Layer And Pad U4-50(1818.898mil,2275.59mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net UART1_TX Between Pad Free-55(1462.46mil,3842.52mil) on Top Layer And Pad U4-71(1539.716mil,2122.394mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GPIO1 Between Pad Free-56(1462.48mil,3842.52mil) on Bottom Layer And Pad U4-49(1834.646mil,2275.59mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net UART1_RX Between Pad Free-57(1412.46mil,3842.52mil) on Top Layer And Pad U4-70(1539.716mil,2138.142mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GPIO0 Between Pad Free-58(1412.48mil,3842.52mil) on Bottom Layer And Pad U4-42(1944.882mil,2275.59mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net UART0_TX Between Pad Free-59(1362.46mil,3842.52mil) on Top Layer And Pad U4-66(1539.716mil,2201.134mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net UART0_RX Between Pad Free-61(1312.46mil,3842.52mil) on Top Layer And Pad U4-67(1539.716mil,2185.386mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net SPI_MISO Between Pad Free-62(1312.48mil,3842.52mil) on Bottom Layer And Pad U4-29(2145.324mil,2169.638mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net A7 Between Pad U4-8(2145.324mil,1838.928mil) on Top Layer And Pad Free-8(2712.48mil,3842.52mil) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net VCC_MCU_VSW Between Pad U4-117(1913.386mil,1669.984mil) on Top Layer And Pad L100-1(2279.528mil,1940.94mil) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net SDDAT2 Between Pad MICRO_SD-1(902.362mil,3235.04mil) on Top Layer And Pad U4-36(2039.37mil,2275.59mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net SDCD Between Pad MICRO_SD-10(831.89mil,2744.292mil) on Top Layer And Pad U4-41(1960.63mil,2275.59mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net SDDAT0 Between Pad MICRO_SD-7(1162.204mil,3235.04mil) on Top Layer And Pad U4-34(2070.866mil,2275.59mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net I2C0_SCL Between Pad R13-1(633.86mil,2236.22mil) on Top Layer And Pad U4-48(1850.394mil,2275.59mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net SPI1_MOSI Between Pad U4-82(1539.716mil,1949.164mil) on Top Layer And Pad R19-2(1574.804mil,1133.858mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net SDDAT1 Between Pad R2-1(1633.86mil,3440.944mil) on Top Layer And Pad U4-35(2055.118mil,2275.59mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net SPI1_SCK Between Pad U4-83(1539.716mil,1933.416mil) on Top Layer And Pad R21-2(1551.182mil,1003.938mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net SPI1_MISO Between Pad U4-84(1539.716mil,1917.668mil) on Top Layer And Pad R22-2(1543.308mil,881.89mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VCC_MCU_3V3 Between Via (1712.598mil,3248.032mil) from Top Layer to Bottom Layer And Pad R3-1(2086.614mil,3326.772mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net SDCMD Between Pad R5-1(1641.732mil,3185.04mil) on Top Layer And Pad U4-33(2086.614mil,2275.59mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net SDDAT3 Between Pad R6-1(1625.984mil,3062.992mil) on Top Layer And Pad U4-39(1992.126mil,2275.59mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net ACCEL_CS Between Pad TP15-1(771.654mil,799.212mil) on Top Layer And Pad U7-10(1122.54mil,960.138mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VBAT Between Pad U4-128(2086.614mil,1669.984mil) on Top Layer And Pad U2-5(2332.678mil,3028.544mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net XIN32 Between Pad U4-1(2145.324mil,1728.692mil) on Top Layer And Track (2204.724mil,2404.528mil)(2207.678mil,2401.574mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VCC_MCU_ANA Between Pad U4-10(2145.324mil,1870.424mil) on Top Layer And Pad U4-15(2145.324mil,1949.164mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VCC_MCU_ANA Between Pad U4-6(2145.324mil,1807.432mil) on Top Layer And Pad U4-10(2145.324mil,1870.424mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net CAN1_STBY Between Pad U4-104(1708.662mil,1669.984mil) on Top Layer And Pad U6-8(2708.662mil,1386.024mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U4-106(1740.158mil,1669.984mil) on Top Layer And Pad U4-116(1897.638mil,1669.984mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Via (1655.512mil,1801.21mil) from Top Layer to Bottom Layer And Pad U4-106(1740.158mil,1669.984mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VCC_MCU_3V3 Between Pad U4-107(1755.906mil,1669.984mil) on Top Layer And Pad U4-118(1929.134mil,1669.984mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VCC_MCU_3V3 Between Pad U4-97(1598.426mil,1669.984mil) on Top Layer And Pad U4-107(1755.906mil,1669.984mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net MCU_RESET Between Pad U4-114(1866.142mil,1669.984mil) on Top Layer And Track (2482.284mil,2110.238mil)(2594.488mil,2110.238mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net SWDCLK Between Pad U4-119(1944.882mil,1669.984mil) on Top Layer And Via (2636.614mil,461.566mil) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net SWDIO Between Pad U4-120(1960.63mil,1669.984mil) on Top Layer And Via (2686.614mil,598.906mil) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net SWO Between Pad U4-121(1976.378mil,1669.984mil) on Top Layer And Via (2586.614mil,461.566mil) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net SD_ACTIVE_LED Between Via (478.376mil,881.89mil) from Top Layer to Bottom Layer And Pad U4-122(1992.126mil,1669.984mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net TEMP_SENSE Between Via (1651.546mil,2588.582mil) from Top Layer to Bottom Layer And Pad U4-13(2145.324mil,1917.668mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U4-5(2145.324mil,1791.684mil) on Top Layer And Pad U4-14(2145.324mil,1933.416mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VCC_MCU_ANA Between Pad U4-15(2145.324mil,1949.164mil) on Top Layer And Pad U4-26(2145.324mil,2122.394mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net XOUT32 Between Pad U4-2(2145.324mil,1744.44mil) on Top Layer And Track (2204.724mil,2500.984mil)(2215.55mil,2511.81mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U4-25(2145.324mil,2106.646mil) on Top Layer And Pad U4-31(2145.324mil,2201.134mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Track (2106.298mil,2077.904mil)(2106.298mil,2133.858mil) on Bottom Layer And Pad U4-25(2145.324mil,2106.646mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net MOSI Between Via (1181.104mil,2482.312mil) from Top Layer to Bottom Layer And Pad U4-27(2145.324mil,2138.142mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net SCK Between Via (1169.292mil,2297.272mil) from Top Layer to Bottom Layer And Pad U4-28(2145.324mil,2153.89mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net V_USB_SENSE Between Track (1677.166mil,692.914mil)(1700mil,692.914mil) on Top Layer And Pad U4-3(2145.324mil,1760.188mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net TEMP_SENSE_VDD Between Via (1651.546mil,2513.78mil) from Top Layer to Bottom Layer And Pad U4-30(2145.324mil,2185.386mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VCC_MCU_3V3 Between Pad U4-37(2023.622mil,2275.59mil) on Top Layer And Pad U4-32(2145.324mil,2216.882mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VCC_MCU_3V3 Between Pad U4-32(2145.324mil,2216.882mil) on Top Layer And Via (2531.496mil,2251.968mil) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net VCC_MCU_3V3 Between Pad U4-46(1881.89mil,2275.59mil) on Top Layer And Pad U4-37(2023.622mil,2275.59mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VCC_MCU_3V3 Between Pad U4-37(2023.622mil,2275.59mil) on Top Layer And Track (2047.244mil,2128mil)(2047.244mil,2133.858mil) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U4-45(1897.638mil,2275.59mil) on Top Layer And Pad U4-38(2007.874mil,2275.59mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net SDCK Between Via (1022mil,2633.858mil) from Top Layer to Bottom Layer And Pad U4-40(1976.378mil,2275.59mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net CAN1_TX Between Pad U4-43(1929.134mil,2275.59mil) on Top Layer And Track (2425.296mil,1385.925mil)(2495.965mil,1385.925mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net CAN1_RX Between Pad U4-44(1913.386mil,2275.59mil) on Top Layer And Pad U6-4(2496.064mil,1236.024mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U4-53(1771.654mil,2275.59mil) on Top Layer And Pad U4-45(1897.638mil,2275.59mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VCC_MCU_3V3 Between Pad U4-54(1755.906mil,2275.59mil) on Top Layer And Pad U4-46(1881.89mil,2275.59mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net I2C0_SDA Between Via (641.734mil,2487mil) from Top Layer to Bottom Layer And Pad U4-47(1866.142mil,2275.59mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U4-64(1598.426mil,2275.59mil) on Top Layer And Pad U4-53(1771.654mil,2275.59mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net I2C1_SDA Between Pad U4-60(1661.418mil,2275.59mil) on Top Layer And Track (2412.46mil,3726.46mil)(2412.46mil,3842.52mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net XIN0 Between Track (1326.772mil,1824.606mil)(1326.772mil,1836.418mil) on Top Layer And Pad U4-62(1629.922mil,2275.59mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net XOUT0 Between Pad XTAL2-1(1263.78mil,1726.576mil) on Top Layer And Pad U4-63(1614.174mil,2275.59mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Via (1564.938mil,2248.03mil) from Top Layer to Bottom Layer And Pad U4-64(1598.426mil,2275.59mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VCC_MCU_3V3 Between Pad U4-79(1539.716mil,1996.408mil) on Top Layer And Pad U4-65(1539.716mil,2216.882mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net DEBUG_0 Between Via (281.524mil,921.26mil) from Top Layer to Bottom Layer And Pad U4-68(1539.716mil,2169.638mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net DEBUG_1 Between Via (376.012mil,905.512mil) from Top Layer to Bottom Layer And Pad U4-69(1539.716mil,2153.89mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net ACCEL_INT_2 Between Pad U7-6(1102.362mil,900.59mil) on Top Layer And Pad U4-72(1539.716mil,2106.646mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net ACCEL_INT_1 Between Track (1082.44mil,877.716mil)(1082.44mil,900.352mil) on Top Layer And Pad U4-73(1539.716mil,2090.898mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U4-78(1539.716mil,2012.158mil) on Top Layer And Via (1655.512mil,1982.312mil) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net VCC_MCU_3V3 Between Pad U4-91(1539.716mil,1807.432mil) on Top Layer And Pad U4-79(1539.716mil,1996.408mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net ACCEL_TRIG Between Pad U7-4(1062.5mil,901.082mil) on Top Layer And Pad U4-80(1539.716mil,1980.66mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net ACCEL_CS Between Pad U7-10(1122.54mil,960.138mil) on Top Layer And Pad U4-81(1539.716mil,1964.912mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net STAT_B Between Pad U4-85(1539.716mil,1901.92mil) on Top Layer And Via (2935.068mil,1039.118mil) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net STAT_G Between Pad U4-86(1539.716mil,1886.172mil) on Top Layer And Via (3064.99mil,1055.118mil) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net STAT_R Between Pad U4-87(1539.716mil,1870.424mil) on Top Layer And Via (3179.162mil,1047.244mil) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U4-96(1539.716mil,1728.692mil) on Top Layer And Pad U4-90(1539.716mil,1823.18mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad U4-90(1539.716mil,1823.18mil) on Top Layer And Via (1655.512mil,1801.21mil) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net VCC_MCU_3V3 Between Pad U4-91(1539.716mil,1807.432mil) on Top Layer And Pad U4-97(1598.426mil,1669.984mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net CAN0_TX Between Pad U4-92(1539.716mil,1791.684mil) on Top Layer And Via (2436.054mil,1846.654mil) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net CAN0_RX Between Pad U4-93(1539.716mil,1775.936mil) on Top Layer And Via (2524.578mil,1696.654mil) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net USB_N Between Pad U4-94(1539.716mil,1760.188mil) on Top Layer And Via (1885.827mil,669.291mil) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net USB_P Between Pad U4-95(1539.716mil,1744.44mil) on Top Layer And Pad USB-3(1996.064mil,534.448mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net VCC_MCU_3V3 Between Via (1212.598mil,937.008mil) from Top Layer to Bottom Layer And Pad U4-97(1598.426mil,1669.984mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR22_1 Between Pad U7-1(1062.5mil,960.138mil) on Top Layer And Via (1452.756mil,933.071mil) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetR21_1 Between Pad U7-12(1082.678mil,960.63mil) on Top Layer And Via (1480.315mil,948.819mil) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetR19_1 Between Pad U7-2(1062.5mil,940.452mil) on Top Layer And Via (1503.938mil,1092.548mil) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Split Plane  (No Net) on GND Dead Copper - Net Not Assigned.
   Violation between Un-Routed Net Constraint: Track (0mil,196.85mil)(0mil,3378.15mil) on Multi-Layer Dead Copper - Net Not Assigned.
   Violation between Un-Routed Net Constraint: Track (196.85mil,0mil)(590.552mil,0mil) on Multi-Layer Dead Copper - Net Not Assigned.
   Violation between Un-Routed Net Constraint: Track (196.85mil,3575mil)(856.968mil,3575mil) on Multi-Layer Dead Copper - Net Not Assigned.
   Violation between Un-Routed Net Constraint: Track (2058.544mil,3976.968mil)(2088.07mil,3947.44mil) on Multi-Layer Dead Copper - Net Not Assigned.
   Violation between Un-Routed Net Constraint: Track (2088.07mil,3695.078mil)(2136.89mil,3695.078mil) on Multi-Layer Dead Copper - Net Not Assigned.
   Violation between Un-Routed Net Constraint: Track (2088.07mil,3947.44mil)(2088.09mil,3695.078mil) on Multi-Layer Dead Copper - Net Not Assigned.
   Violation between Un-Routed Net Constraint: Track (2136.89mil,3695.078mil)(2136.89mil,3947.44mil) on Multi-Layer Dead Copper - Net Not Assigned.
   Violation between Un-Routed Net Constraint: Track (2136.89mil,3947.44mil)(2166.418mil,3976.968mil) on Multi-Layer Dead Copper - Net Not Assigned.
   Violation between Un-Routed Net Constraint: Track (2166.418mil,3976.968mil)(2858.938mil,3976.968mil) on Multi-Layer Dead Copper - Net Not Assigned.
   Violation between Un-Routed Net Constraint: Net VCC_MCU_3V3 Between Track (2200.788mil,1742.126mil)(2201mil,1742.126mil) on Bottom Layer And Via (2616mil,1617mil) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net VCC_MCU_3V3 Between Via (2616mil,1617mil) from Top Layer to Bottom Layer And Track (2689.962mil,1236.024mil)(2708.662mil,1236.024mil) on Top Layer 
   Violation between Un-Routed Net Constraint: Track (2858.938mil,3976.968mil)(2917.992mil,3917.992mil) on Multi-Layer Dead Copper - Net Not Assigned.
   Violation between Un-Routed Net Constraint: Track (2917.992mil,3575mil)(2917.992mil,3917.992mil) on Multi-Layer Dead Copper - Net Not Assigned.
   Violation between Un-Routed Net Constraint: Track (2917.992mil,3575mil)(3578.15mil,3575mil) on Multi-Layer Dead Copper - Net Not Assigned.
   Violation between Un-Routed Net Constraint: Track (3086.024mil,98.426mil)(3086.024mil,275.59mil) on Multi-Layer Dead Copper - Net Not Assigned.
   Violation between Un-Routed Net Constraint: Track (3184.448mil,0mil)(3578.15mil,0mil) on Multi-Layer Dead Copper - Net Not Assigned.
   Violation between Un-Routed Net Constraint: Track (3775mil,196.85mil)(3775mil,3378.15mil) on Multi-Layer Dead Copper - Net Not Assigned.
   Violation between Un-Routed Net Constraint: Net VCC_MCU_3V3 Between Track (620.078mil,3222.442mil)(625.984mil,3222.442mil) on Top Layer And Via (1003.938mil,3287.402mil) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Track (688.976mil,98.426mil)(688.976mil,275.59mil) on Multi-Layer Dead Copper - Net Not Assigned.
   Violation between Un-Routed Net Constraint: Track (787.402mil,374.016mil)(2987.598mil,374.016mil) on Multi-Layer Dead Copper - Net Not Assigned.
   Violation between Un-Routed Net Constraint: Track (856.968mil,3917.992mil)(856.988mil,3575mil) on Multi-Layer Dead Copper - Net Not Assigned.
   Violation between Un-Routed Net Constraint: Track (856.968mil,3917.992mil)(916.024mil,3976.968mil) on Multi-Layer Dead Copper - Net Not Assigned.
   Violation between Un-Routed Net Constraint: Track (916.024mil,3976.968mil)(2058.544mil,3976.968mil) on Multi-Layer Dead Copper - Net Not Assigned.
   Violation between Un-Routed Net Constraint: Net 3V3 Between Track (996.365mil,3758.295mil)(1007.822mil,3758.295mil) on Bottom Layer And Via (2812.48mil,3692.41mil) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net VCC_MCU_3V3 Between Via (1003.938mil,3287.402mil) from Top Layer to Bottom Layer And Via (1712.598mil,3248.032mil) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net VCC_MCU_3V3 Between Via (1003.938mil,921.26mil) from Top Layer to Bottom Layer And Via (1212.598mil,937.008mil) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net VCC_MCU_3V3 Between Via (2257.874mil,3239.126mil) from Top Layer to Bottom Layer And Via (2531.496mil,2251.968mil) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net VCC_MCU_3V3 Between Via (2649.606mil,1173.228mil) from Top Layer to Bottom Layer And Via (2751.968mil,736.22mil) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net VCC_MCU_3V3 Between Via (2649.606mil,1173.228mil) from Top Layer to Bottom Layer And Via (3307.086mil,1039.37mil) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net VCC_MCU_3V3 Between Via (318.897mil,3228.346mil) from Top Layer to Bottom Layer And Via (385.826mil,2937.008mil) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net VCC_MCU_3V3 Between Via (385.826mil,2937.008mil) from Top Layer to Bottom Layer And Via (712.598mil,2318.898mil) from Top Layer to Bottom Layer 
   Violation between Un-Routed Net Constraint: Net VCC_MCU_3V3 Between Via (448.818mil,3145.67mil) from Top Layer to Bottom Layer And Via (602.362mil,3173.228mil) from Top Layer to Bottom Layer 
Rule Violations :163

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=5mil) (Max=98.425mil) (Preferred=11.55mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Minimum Annular Ring (Minimum=9.842mil) (All)
Rule Violations :0

Processing Rule : Minimum Annular Ring (Minimum=3.5mil) (IsVia)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=7.874mil) (Max=248.031mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=19.685mil) (All),(All)
   Violation between Hole To Hole Clearance Constraint: (Collision < 19.685mil) Between Via (1022.214mil,2633.858mil) from Top Layer to Bottom Layer And Via (1022mil,2633.858mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
   Violation between Hole To Hole Clearance Constraint: (14.955mil < 19.685mil) Between Via (474.382mil,555.118mil) from Top Layer to Bottom Layer And Via (498.062mil,562.992mil) from Top Layer to Bottom Layer 
Rule Violations :2

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (1.064mil < 10mil) Between Pad C100-2(2200.788mil,1801.18mil) on Bottom Layer And Via (2242.098mil,1801.18mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [1.064mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.064mil < 10mil) Between Pad C101-2(1655.512mil,1842.52mil) on Bottom Layer And Via (1655.512mil,1801.21mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [1.064mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.064mil < 10mil) Between Pad C10-2(2891.732mil,1775.592mil) on Top Layer And Via (2875.732mil,1816.902mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.064mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.064mil < 10mil) Between Pad C103-2(1838.584mil,1864.172mil) on Bottom Layer And Via (1879.894mil,1864.172mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [1.064mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.064mil < 10mil) Between Pad C105-2(1655.512mil,1937.008mil) on Bottom Layer And Via (1655.512mil,1895.698mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [1.064mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.058mil < 10mil) Between Pad C105-2(1655.512mil,1937.008mil) on Bottom Layer And Via (1655.512mil,1982.312mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [5.058mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.064mil < 10mil) Between Pad C108-2(1655.512mil,2023.622mil) on Bottom Layer And Via (1655.512mil,1982.312mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [1.064mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.064mil < 10mil) Between Pad C109-2(1919.29mil,2098.426mil) on Bottom Layer And Via (1919.29mil,2051.21mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [1.064mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.064mil < 10mil) Between Pad C111-2(1655.512mil,2118.11mil) on Bottom Layer And Via (1655.512mil,2076.8mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [1.064mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.122mil < 10mil) Between Pad C111-2(1655.512mil,2118.11mil) on Bottom Layer And Via (1667.322mil,2159.478mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [1.122mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.064mil < 10mil) Between Pad C115-2(1667.322mil,2200.788mil) on Bottom Layer And Via (1667.322mil,2159.478mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [1.064mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.064mil < 10mil) Between Pad C12-1(2354.33mil,1604.332mil) on Top Layer And Via (2313.02mil,1604.332mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.064mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.064mil < 10mil) Between Pad C13-1(2557.088mil,1574.804mil) on Top Layer And Via (2557.088mil,1616.114mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.064mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.95mil < 10mil) Between Pad C13-2(2616.142mil,1574.804mil) on Top Layer And Via (2616mil,1617mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.95mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.064mil < 10mil) Between Pad C14-2(2927.164mil,1401.576mil) on Top Layer And Via (2927.164mil,1442.886mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.064mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.064mil < 10mil) Between Pad C15-2(1259.842mil,1033.466mil) on Top Layer And Via (1218.532mil,1033.466mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.064mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.064mil < 10mil) Between Pad C16-1(2287.4mil,1131.89mil) on Top Layer And Via (2246.09mil,1131.89mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.064mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.064mil < 10mil) Between Pad C17-1(2389.764mil,1131.89mil) on Top Layer And Via (2348.454mil,1131.89mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.064mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.064mil < 10mil) Between Pad C18-2(940.944mil,1031.496mil) on Top Layer And Via (899.634mil,1031.496mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.064mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.064mil < 10mil) Between Pad C19-1(2517.718mil,1137.796mil) on Top Layer And Via (2533.718mil,1179.106mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.064mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.064mil < 10mil) Between Pad C21-2(1047.244mil,639.764mil) on Top Layer And Via (1094.46mil,639.764mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.064mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.064mil < 10mil) Between Pad C2-2(625.984mil,3281.496mil) on Top Layer And Via (667.294mil,3281.496mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.064mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.064mil < 10mil) Between Pad C22-2(1602.362mil,511.812mil) on Top Layer And Via (1561.052mil,511.812mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.064mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.064mil < 10mil) Between Pad C3-2(2685.04mil,3040.75mil) on Top Layer And Via (2685.04mil,2943.534mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.064mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.064mil < 10mil) Between Pad C9-1(1084.646mil,1842.52mil) on Top Layer And Via (1084.646mil,1801.21mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.064mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.064mil < 10mil) Between Pad DEBUG1-2(318.898mil,578.74mil) on Top Layer And Via (360.208mil,578.74mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.064mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.064mil < 10mil) Between Pad DEBUG2-2(433.072mil,555.118mil) on Top Layer And Via (474.382mil,555.118mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.064mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.109mil < 10mil) Between Pad Free-63(1262.46mil,3842.52mil) on Top Layer And Via (1262.48mil,3736.724mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.109mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.109mil < 10mil) Between Pad Free-64(1262.48mil,3842.52mil) on Bottom Layer And Via (1262.48mil,3736.724mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [3.109mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.109mil < 10mil) Between Pad Free-67(1162.46mil,3842.52mil) on Top Layer And Via (1162.48mil,3736.724mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.109mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.109mil < 10mil) Between Pad Free-68(1162.48mil,3842.52mil) on Bottom Layer And Via (1162.48mil,3736.724mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [3.109mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.109mil < 10mil) Between Pad Free-71(1062.46mil,3842.52mil) on Top Layer And Via (1062.48mil,3736.724mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.109mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.109mil < 10mil) Between Pad Free-72(1062.48mil,3842.52mil) on Bottom Layer And Via (1062.48mil,3736.724mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [3.109mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.021mil < 10mil) Between Pad J2-2(2686.614mil,530.236mil) on Top Layer And Via (2686.614mil,598.906mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.021mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.022mil < 10mil) Between Pad J2-3(2636.614mil,690.236mil) on Top Layer And Via (2636.614mil,621.566mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.022mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.022mil < 10mil) Between Pad J2-4(2636.614mil,530.236mil) on Top Layer And Via (2636.614mil,461.566mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.022mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.022mil < 10mil) Between Pad J2-5(2586.614mil,690.236mil) on Top Layer And Via (2586.614mil,621.566mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.022mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.022mil < 10mil) Between Pad J2-6(2586.614mil,530.236mil) on Top Layer And Via (2586.614mil,461.566mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.022mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.132mil < 10mil) Between Pad L100-2(2279.528mil,2059.06mil) on Bottom Layer And Region (0 hole(s)) Bottom Solder [Bottom Solder] Mask Sliver [0.132mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.131mil < 10mil) Between Pad L1-2(448.818mil,3263.774mil) on Top Layer And Region (0 hole(s)) Top Solder [Top Solder] Mask Sliver [0.131mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.874mil < 10mil) Between Pad MICRO_SD-11(1248.032mil,3215.354mil) on Top Layer And Pad MICRO_SD-8(1205.512mil,3235.04mil) on Top Layer [Top Solder] Mask Sliver [7.874mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.065mil < 10mil) Between Pad MICRO_SD-11(1248.032mil,3215.354mil) on Top Layer And Via (1232.032mil,3146.484mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.065mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.064mil < 10mil) Between Pad MICRO_SD-12(1251.182mil,2790.944mil) on Top Layer And Via (1251.182mil,2712.232mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.064mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.064mil < 10mil) Between Pad MICRO_SD-13(740.946mil,2790.944mil) on Top Layer And Via (740.946mil,2869.656mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.064mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.063mil < 10mil) Between Pad MICRO_SD-14(749.606mil,3234.448mil) on Top Layer And Via (749.606mil,3284.222mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.063mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.066mil < 10mil) Between Pad MICRO_SD-6(1118.898mil,3235.04mil) on Top Layer And Via (1134.898mil,3270.444mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.066mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.786mil < 10mil) Between Pad MICRO_SD-7(1162.204mil,3235.04mil) on Top Layer And Via (1134.898mil,3270.444mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [5.786mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.064mil < 10mil) Between Pad R10-1(1181.104mil,2523.622mil) on Top Layer And Via (1181.104mil,2482.312mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.064mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.064mil < 10mil) Between Pad R11-1(1169.292mil,2338.582mil) on Top Layer And Via (1169.292mil,2297.272mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.064mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.606mil < 10mil) Between Pad R11-2(1240.158mil,2338.582mil) on Top Layer And Via (1212mil,2297mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.606mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.064mil < 10mil) Between Pad R1-2(519.686mil,881.89mil) on Top Layer And Via (478.376mil,881.89mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.064mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.361mil < 10mil) Between Pad R16-2(2911.416mil,1905.512mil) on Top Layer And Via (2911.416mil,1858mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.361mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.064mil < 10mil) Between Pad R19-1(1503.938mil,1133.858mil) on Top Layer And Via (1503.938mil,1092.548mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.064mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.064mil < 10mil) Between Pad R23-1(1677.166mil,622.048mil) on Top Layer And Via (1635.856mil,622.048mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.064mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.064mil < 10mil) Between Pad R26-2(2976.378mil,1055.118mil) on Top Layer And Via (2935.068mil,1039.118mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.064mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.064mil < 10mil) Between Pad R27-2(3106.3mil,1055.118mil) on Top Layer And Via (3064.99mil,1055.118mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.064mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.064mil < 10mil) Between Pad R28-2(3220.472mil,1047.244mil) on Top Layer And Via (3179.162mil,1047.244mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.064mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.064mil < 10mil) Between Pad R29-1(3354.33mil,968.506mil) on Top Layer And Via (3313.02mil,968.506mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.064mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.998mil < 10mil) Between Pad R29-2(3354.33mil,1039.372mil) on Top Layer And Via (3307.086mil,1039.37mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.998mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.064mil < 10mil) Between Pad R31-1(1716.536mil,456.694mil) on Top Layer And Via (1757.846mil,456.694mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.064mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.064mil < 10mil) Between Pad R32-2(322.834mil,921.26mil) on Top Layer And Via (281.524mil,921.26mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.064mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.064mil < 10mil) Between Pad R33-2(417.322mil,905.512mil) on Top Layer And Via (376.012mil,905.512mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.064mil]
   Violation between Minimum Solder Mask Sliver Constraint: (6.509mil < 10mil) Between Pad R7-2(2110.236mil,3161.418mil) on Top Layer And Via (2110.236mil,3204.236mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [6.509mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.064mil < 10mil) Between Pad SD_ACTIVITY-2(539.372mil,562.992mil) on Top Layer And Via (498.062mil,562.992mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.064mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.844mil < 10mil) Between Pad STATUS-1(3177.756mil,774.41mil) on Top Layer And Pad STATUS-2(3177.756mil,744.094mil) on Top Layer [Top Solder] Mask Sliver [9.844mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.842mil < 10mil) Between Pad STATUS-2(3177.756mil,744.094mil) on Top Layer And Pad STATUS-3(3177.756mil,713.78mil) on Top Layer [Top Solder] Mask Sliver [9.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.033mil < 10mil) Between Pad STATUS-2(3177.756mil,744.094mil) on Top Layer And Via (3147.666mil,744.094mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.033mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.842mil < 10mil) Between Pad STATUS-4(3223.818mil,713.78mil) on Top Layer And Pad STATUS-5(3223.818mil,744.094mil) on Top Layer [Top Solder] Mask Sliver [9.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.844mil < 10mil) Between Pad STATUS-5(3223.818mil,744.094mil) on Top Layer And Pad STATUS-6(3223.818mil,774.41mil) on Top Layer [Top Solder] Mask Sliver [9.844mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.063mil < 10mil) Between Pad TP15-1(771.654mil,799.212mil) on Top Layer And Via (690.384mil,799.212mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.063mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.063mil < 10mil) Between Pad TP7-1(940.944mil,2633.858mil) on Top Layer And Via (1022.214mil,2633.858mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.063mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.849mil < 10mil) Between Pad TP7-1(940.944mil,2633.858mil) on Top Layer And Via (1022mil,2633.858mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.849mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.478mil < 10mil) Between Pad U1-5(544.292mil,2696.654mil) on Top Layer And Via (587mil,2696.654mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.478mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U2-1(2332.678mil,3136.812mil) on Top Layer And Pad U2-2(2295.276mil,3136.812mil) on Top Layer [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U2-2(2295.276mil,3136.812mil) on Top Layer And Pad U2-3(2257.874mil,3136.812mil) on Top Layer [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.064mil < 10mil) Between Pad U2-2(2295.276mil,3136.812mil) on Top Layer And Via (2295.276mil,3169.264mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.064mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.063mil < 10mil) Between Pad U3-1(1608.268mil,2513.78mil) on Top Layer And Via (1651.546mil,2513.78mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.063mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.063mil < 10mil) Between Pad U3-2(1608.268mil,2588.582mil) on Top Layer And Via (1651.546mil,2588.582mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.063mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.063mil < 10mil) Between Pad U3-3(1533.464mil,2551.18mil) on Top Layer And Via (1490.186mil,2551.18mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.063mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-1(2145.324mil,1728.692mil) on Top Layer And Pad U4-2(2145.324mil,1744.44mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-10(2145.324mil,1870.424mil) on Top Layer And Pad U4-11(2145.324mil,1886.172mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-10(2145.324mil,1870.424mil) on Top Layer And Pad U4-9(2145.324mil,1854.676mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-100(1645.67mil,1669.984mil) on Top Layer And Pad U4-101(1661.418mil,1669.984mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-100(1645.67mil,1669.984mil) on Top Layer And Pad U4-99(1629.922mil,1669.984mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-101(1661.418mil,1669.984mil) on Top Layer And Pad U4-102(1677.166mil,1669.984mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-102(1677.166mil,1669.984mil) on Top Layer And Pad U4-103(1692.914mil,1669.984mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-103(1692.914mil,1669.984mil) on Top Layer And Pad U4-104(1708.662mil,1669.984mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-104(1708.662mil,1669.984mil) on Top Layer And Pad U4-105(1724.41mil,1669.984mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-105(1724.41mil,1669.984mil) on Top Layer And Pad U4-106(1740.158mil,1669.984mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-106(1740.158mil,1669.984mil) on Top Layer And Pad U4-107(1755.906mil,1669.984mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-107(1755.906mil,1669.984mil) on Top Layer And Pad U4-108(1771.654mil,1669.984mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-108(1771.654mil,1669.984mil) on Top Layer And Pad U4-109(1787.402mil,1669.984mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-109(1787.402mil,1669.984mil) on Top Layer And Pad U4-110(1803.15mil,1669.984mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-11(2145.324mil,1886.172mil) on Top Layer And Pad U4-12(2145.324mil,1901.92mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-110(1803.15mil,1669.984mil) on Top Layer And Pad U4-111(1818.898mil,1669.984mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-111(1818.898mil,1669.984mil) on Top Layer And Pad U4-112(1834.646mil,1669.984mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-112(1834.646mil,1669.984mil) on Top Layer And Pad U4-113(1850.394mil,1669.984mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-113(1850.394mil,1669.984mil) on Top Layer And Pad U4-114(1866.142mil,1669.984mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-114(1866.142mil,1669.984mil) on Top Layer And Pad U4-115(1881.89mil,1669.984mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-115(1881.89mil,1669.984mil) on Top Layer And Pad U4-116(1897.638mil,1669.984mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-116(1897.638mil,1669.984mil) on Top Layer And Pad U4-117(1913.386mil,1669.984mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-117(1913.386mil,1669.984mil) on Top Layer And Pad U4-118(1929.134mil,1669.984mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-118(1929.134mil,1669.984mil) on Top Layer And Pad U4-119(1944.882mil,1669.984mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-119(1944.882mil,1669.984mil) on Top Layer And Pad U4-120(1960.63mil,1669.984mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-12(2145.324mil,1901.92mil) on Top Layer And Pad U4-13(2145.324mil,1917.668mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-120(1960.63mil,1669.984mil) on Top Layer And Pad U4-121(1976.378mil,1669.984mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-121(1976.378mil,1669.984mil) on Top Layer And Pad U4-122(1992.126mil,1669.984mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-122(1992.126mil,1669.984mil) on Top Layer And Pad U4-123(2007.874mil,1669.984mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-123(2007.874mil,1669.984mil) on Top Layer And Pad U4-124(2023.622mil,1669.984mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-124(2023.622mil,1669.984mil) on Top Layer And Pad U4-125(2039.37mil,1669.984mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-125(2039.37mil,1669.984mil) on Top Layer And Pad U4-126(2055.118mil,1669.984mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-126(2055.118mil,1669.984mil) on Top Layer And Pad U4-127(2070.866mil,1669.984mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-127(2070.866mil,1669.984mil) on Top Layer And Pad U4-128(2086.614mil,1669.984mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-13(2145.324mil,1917.668mil) on Top Layer And Pad U4-14(2145.324mil,1933.416mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-14(2145.324mil,1933.416mil) on Top Layer And Pad U4-15(2145.324mil,1949.164mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-15(2145.324mil,1949.164mil) on Top Layer And Pad U4-16(2145.324mil,1964.912mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-16(2145.324mil,1964.912mil) on Top Layer And Pad U4-17(2145.324mil,1980.66mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-17(2145.324mil,1980.66mil) on Top Layer And Pad U4-18(2145.324mil,1996.408mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.907mil < 10mil) Between Pad U4-18(2145.324mil,1996.408mil) on Top Layer And Pad U4-19(2145.324mil,2012.158mil) on Top Layer [Top Solder] Mask Sliver [5.907mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-19(2145.324mil,2012.158mil) on Top Layer And Pad U4-20(2145.324mil,2027.906mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-2(2145.324mil,1744.44mil) on Top Layer And Pad U4-3(2145.324mil,1760.188mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-20(2145.324mil,2027.906mil) on Top Layer And Pad U4-21(2145.324mil,2043.654mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-21(2145.324mil,2043.654mil) on Top Layer And Pad U4-22(2145.324mil,2059.402mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-22(2145.324mil,2059.402mil) on Top Layer And Pad U4-23(2145.324mil,2075.15mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-23(2145.324mil,2075.15mil) on Top Layer And Pad U4-24(2145.324mil,2090.898mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-24(2145.324mil,2090.898mil) on Top Layer And Pad U4-25(2145.324mil,2106.646mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-25(2145.324mil,2106.646mil) on Top Layer And Pad U4-26(2145.324mil,2122.394mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-26(2145.324mil,2122.394mil) on Top Layer And Pad U4-27(2145.324mil,2138.142mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-27(2145.324mil,2138.142mil) on Top Layer And Pad U4-28(2145.324mil,2153.89mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-28(2145.324mil,2153.89mil) on Top Layer And Pad U4-29(2145.324mil,2169.638mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-29(2145.324mil,2169.638mil) on Top Layer And Pad U4-30(2145.324mil,2185.386mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-3(2145.324mil,1760.188mil) on Top Layer And Pad U4-4(2145.324mil,1775.936mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-30(2145.324mil,2185.386mil) on Top Layer And Pad U4-31(2145.324mil,2201.134mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-31(2145.324mil,2201.134mil) on Top Layer And Pad U4-32(2145.324mil,2216.882mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-33(2086.614mil,2275.59mil) on Top Layer And Pad U4-34(2070.866mil,2275.59mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-34(2070.866mil,2275.59mil) on Top Layer And Pad U4-35(2055.118mil,2275.59mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-35(2055.118mil,2275.59mil) on Top Layer And Pad U4-36(2039.37mil,2275.59mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-36(2039.37mil,2275.59mil) on Top Layer And Pad U4-37(2023.622mil,2275.59mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-37(2023.622mil,2275.59mil) on Top Layer And Pad U4-38(2007.874mil,2275.59mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-38(2007.874mil,2275.59mil) on Top Layer And Pad U4-39(1992.126mil,2275.59mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-39(1992.126mil,2275.59mil) on Top Layer And Pad U4-40(1976.378mil,2275.59mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-4(2145.324mil,1775.936mil) on Top Layer And Pad U4-5(2145.324mil,1791.684mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-40(1976.378mil,2275.59mil) on Top Layer And Pad U4-41(1960.63mil,2275.59mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-41(1960.63mil,2275.59mil) on Top Layer And Pad U4-42(1944.882mil,2275.59mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-42(1944.882mil,2275.59mil) on Top Layer And Pad U4-43(1929.134mil,2275.59mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-43(1929.134mil,2275.59mil) on Top Layer And Pad U4-44(1913.386mil,2275.59mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-44(1913.386mil,2275.59mil) on Top Layer And Pad U4-45(1897.638mil,2275.59mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-45(1897.638mil,2275.59mil) on Top Layer And Pad U4-46(1881.89mil,2275.59mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-46(1881.89mil,2275.59mil) on Top Layer And Pad U4-47(1866.142mil,2275.59mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-47(1866.142mil,2275.59mil) on Top Layer And Pad U4-48(1850.394mil,2275.59mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-48(1850.394mil,2275.59mil) on Top Layer And Pad U4-49(1834.646mil,2275.59mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-49(1834.646mil,2275.59mil) on Top Layer And Pad U4-50(1818.898mil,2275.59mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-5(2145.324mil,1791.684mil) on Top Layer And Pad U4-6(2145.324mil,1807.432mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-50(1818.898mil,2275.59mil) on Top Layer And Pad U4-51(1803.15mil,2275.59mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-51(1803.15mil,2275.59mil) on Top Layer And Pad U4-52(1787.402mil,2275.59mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-52(1787.402mil,2275.59mil) on Top Layer And Pad U4-53(1771.654mil,2275.59mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-53(1771.654mil,2275.59mil) on Top Layer And Pad U4-54(1755.906mil,2275.59mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-54(1755.906mil,2275.59mil) on Top Layer And Pad U4-55(1740.158mil,2275.59mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-55(1740.158mil,2275.59mil) on Top Layer And Pad U4-56(1724.41mil,2275.59mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-56(1724.41mil,2275.59mil) on Top Layer And Pad U4-57(1708.662mil,2275.59mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-57(1708.662mil,2275.59mil) on Top Layer And Pad U4-58(1692.914mil,2275.59mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-58(1692.914mil,2275.59mil) on Top Layer And Pad U4-59(1677.166mil,2275.59mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-59(1677.166mil,2275.59mil) on Top Layer And Pad U4-60(1661.418mil,2275.59mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-6(2145.324mil,1807.432mil) on Top Layer And Pad U4-7(2145.324mil,1823.18mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-60(1661.418mil,2275.59mil) on Top Layer And Pad U4-61(1645.67mil,2275.59mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-61(1645.67mil,2275.59mil) on Top Layer And Pad U4-62(1629.922mil,2275.59mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-62(1629.922mil,2275.59mil) on Top Layer And Pad U4-63(1614.174mil,2275.59mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-63(1614.174mil,2275.59mil) on Top Layer And Pad U4-64(1598.426mil,2275.59mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-65(1539.716mil,2216.882mil) on Top Layer And Pad U4-66(1539.716mil,2201.134mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-66(1539.716mil,2201.134mil) on Top Layer And Pad U4-67(1539.716mil,2185.386mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-67(1539.716mil,2185.386mil) on Top Layer And Pad U4-68(1539.716mil,2169.638mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-68(1539.716mil,2169.638mil) on Top Layer And Pad U4-69(1539.716mil,2153.89mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-69(1539.716mil,2153.89mil) on Top Layer And Pad U4-70(1539.716mil,2138.142mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-7(2145.324mil,1823.18mil) on Top Layer And Pad U4-8(2145.324mil,1838.928mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-70(1539.716mil,2138.142mil) on Top Layer And Pad U4-71(1539.716mil,2122.394mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-71(1539.716mil,2122.394mil) on Top Layer And Pad U4-72(1539.716mil,2106.646mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-72(1539.716mil,2106.646mil) on Top Layer And Pad U4-73(1539.716mil,2090.898mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-73(1539.716mil,2090.898mil) on Top Layer And Pad U4-74(1539.716mil,2075.15mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-74(1539.716mil,2075.15mil) on Top Layer And Pad U4-75(1539.716mil,2059.402mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-75(1539.716mil,2059.402mil) on Top Layer And Pad U4-76(1539.716mil,2043.654mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-76(1539.716mil,2043.654mil) on Top Layer And Pad U4-77(1539.716mil,2027.906mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-77(1539.716mil,2027.906mil) on Top Layer And Pad U4-78(1539.716mil,2012.158mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.907mil < 10mil) Between Pad U4-78(1539.716mil,2012.158mil) on Top Layer And Pad U4-79(1539.716mil,1996.408mil) on Top Layer [Top Solder] Mask Sliver [5.907mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-79(1539.716mil,1996.408mil) on Top Layer And Pad U4-80(1539.716mil,1980.66mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-8(2145.324mil,1838.928mil) on Top Layer And Pad U4-9(2145.324mil,1854.676mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-80(1539.716mil,1980.66mil) on Top Layer And Pad U4-81(1539.716mil,1964.912mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-81(1539.716mil,1964.912mil) on Top Layer And Pad U4-82(1539.716mil,1949.164mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-82(1539.716mil,1949.164mil) on Top Layer And Pad U4-83(1539.716mil,1933.416mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-83(1539.716mil,1933.416mil) on Top Layer And Pad U4-84(1539.716mil,1917.668mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-84(1539.716mil,1917.668mil) on Top Layer And Pad U4-85(1539.716mil,1901.92mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-85(1539.716mil,1901.92mil) on Top Layer And Pad U4-86(1539.716mil,1886.172mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-86(1539.716mil,1886.172mil) on Top Layer And Pad U4-87(1539.716mil,1870.424mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-87(1539.716mil,1870.424mil) on Top Layer And Pad U4-88(1539.716mil,1854.676mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-88(1539.716mil,1854.676mil) on Top Layer And Pad U4-89(1539.716mil,1838.928mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-89(1539.716mil,1838.928mil) on Top Layer And Pad U4-90(1539.716mil,1823.18mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-90(1539.716mil,1823.18mil) on Top Layer And Pad U4-91(1539.716mil,1807.432mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-91(1539.716mil,1807.432mil) on Top Layer And Pad U4-92(1539.716mil,1791.684mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-92(1539.716mil,1791.684mil) on Top Layer And Pad U4-93(1539.716mil,1775.936mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-93(1539.716mil,1775.936mil) on Top Layer And Pad U4-94(1539.716mil,1760.188mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-94(1539.716mil,1760.188mil) on Top Layer And Pad U4-95(1539.716mil,1744.44mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-95(1539.716mil,1744.44mil) on Top Layer And Pad U4-96(1539.716mil,1728.692mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-97(1598.426mil,1669.984mil) on Top Layer And Pad U4-98(1614.174mil,1669.984mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.906mil < 10mil) Between Pad U4-98(1614.174mil,1669.984mil) on Top Layer And Pad U4-99(1629.922mil,1669.984mil) on Top Layer [Top Solder] Mask Sliver [5.906mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.032mil < 10mil) Between Pad U5-1(2480.316mil,1846.654mil) on Top Layer And Via (2436.054mil,1846.654mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.032mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.032mil < 10mil) Between Pad U5-2(2480.316mil,1796.654mil) on Top Layer And Via (2436.054mil,1796.654mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.032mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.032mil < 10mil) Between Pad U5-3(2480.316mil,1746.654mil) on Top Layer And Via (2436.054mil,1746.654mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.032mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.032mil < 10mil) Between Pad U5-4(2480.316mil,1696.654mil) on Top Layer And Via (2524.578mil,1696.654mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.032mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.856mil < 10mil) Between Pad U5-7(2692.914mil,1796.654mil) on Top Layer And Via (2737mil,1796.654mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.856mil]
   Violation between Minimum Solder Mask Sliver Constraint: (2.078mil < 10mil) Between Pad U5-8(2692.914mil,1846.654mil) on Top Layer And Via (2649.606mil,1846.456mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [2.078mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.032mil < 10mil) Between Pad U6-2(2496.064mil,1336.024mil) on Top Layer And Via (2451.802mil,1336.024mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.032mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U7-1(1062.5mil,960.138mil) on Top Layer And Pad U7-12(1082.678mil,960.63mil) on Top Layer [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.844mil < 10mil) Between Pad U7-1(1062.5mil,960.138mil) on Top Layer And Pad U7-2(1062.5mil,940.452mil) on Top Layer [Top Solder] Mask Sliver [9.844mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U7-10(1122.54mil,960.138mil) on Top Layer And Pad U7-11(1102.362mil,960.63mil) on Top Layer [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.844mil < 10mil) Between Pad U7-10(1122.54mil,960.138mil) on Top Layer And Pad U7-9(1122.54mil,940.452mil) on Top Layer [Top Solder] Mask Sliver [9.844mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.842mil < 10mil) Between Pad U7-11(1102.362mil,960.63mil) on Top Layer And Pad U7-12(1082.678mil,960.63mil) on Top Layer [Top Solder] Mask Sliver [9.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.842mil < 10mil) Between Pad U7-2(1062.5mil,940.452mil) on Top Layer And Pad U7-3(1062.5mil,920.768mil) on Top Layer [Top Solder] Mask Sliver [9.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.844mil < 10mil) Between Pad U7-3(1062.5mil,920.768mil) on Top Layer And Pad U7-4(1062.5mil,901.082mil) on Top Layer [Top Solder] Mask Sliver [9.844mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U7-4(1062.5mil,901.082mil) on Top Layer And Pad U7-5(1082.678mil,900.59mil) on Top Layer [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.842mil < 10mil) Between Pad U7-5(1082.678mil,900.59mil) on Top Layer And Pad U7-6(1102.362mil,900.59mil) on Top Layer [Top Solder] Mask Sliver [9.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.843mil < 10mil) Between Pad U7-6(1102.362mil,900.59mil) on Top Layer And Pad U7-7(1122.54mil,901.082mil) on Top Layer [Top Solder] Mask Sliver [9.843mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.844mil < 10mil) Between Pad U7-7(1122.54mil,901.082mil) on Top Layer And Pad U7-8(1122.54mil,920.768mil) on Top Layer [Top Solder] Mask Sliver [9.844mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.842mil < 10mil) Between Pad U7-8(1122.54mil,920.768mil) on Top Layer And Pad U7-9(1122.54mil,940.452mil) on Top Layer [Top Solder] Mask Sliver [9.842mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.032mil < 10mil) Between Pad U9-1(1423.228mil,464.566mil) on Top Layer And Via (1474.462mil,464.566mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.032mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.905mil < 10mil) Between Pad USB-1(1944.882mil,534.448mil) on Top Layer And Pad USB-2(1970.472mil,534.448mil) on Top Layer [Top Solder] Mask Sliver [5.905mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.907mil < 10mil) Between Pad USB-2(1970.472mil,534.448mil) on Top Layer And Pad USB-3(1996.064mil,534.448mil) on Top Layer [Top Solder] Mask Sliver [5.907mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.905mil < 10mil) Between Pad USB-3(1996.064mil,534.448mil) on Top Layer And Pad USB-4(2021.654mil,534.448mil) on Top Layer [Top Solder] Mask Sliver [5.905mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5.905mil < 10mil) Between Pad USB-4(2021.654mil,534.448mil) on Top Layer And Pad USB-5(2047.244mil,534.448mil) on Top Layer [Top Solder] Mask Sliver [5.905mil]
   Violation between Minimum Solder Mask Sliver Constraint: (8.949mil < 10mil) Between Pad USB-4(2021.654mil,534.448mil) on Top Layer And Via (2047.244mil,494.122mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [8.949mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.064mil < 10mil) Between Pad USB-5(2047.244mil,534.448mil) on Top Layer And Via (2047.244mil,494.122mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.064mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.281mil < 10mil) Between Pad XTAL2-1(1263.78mil,1726.576mil) on Top Layer And Via (1295.276mil,1771.654mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.281mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7.281mil < 10mil) Between Pad XTAL2-2(1326.772mil,1726.576mil) on Top Layer And Via (1295.276mil,1771.654mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [7.281mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.022mil < 10mil) Between Region (0 hole(s)) Top Solder And Via (2586.614mil,461.566mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.022mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.022mil < 10mil) Between Region (0 hole(s)) Top Solder And Via (2586.614mil,621.566mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.022mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.022mil < 10mil) Between Region (0 hole(s)) Top Solder And Via (2636.614mil,461.566mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.022mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.022mil < 10mil) Between Region (0 hole(s)) Top Solder And Via (2636.614mil,621.566mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.022mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.021mil < 10mil) Between Region (0 hole(s)) Top Solder And Via (2686.614mil,598.906mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.021mil]
   Violation between Minimum Solder Mask Sliver Constraint: (3.518mil < 10mil) Between Via (474.382mil,555.118mil) from Top Layer to Bottom Layer And Via (498.062mil,562.992mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [3.518mil] / [Bottom Solder] Mask Sliver [3.518mil]
Rule Violations :237

Processing Rule : Silk To Solder Mask (Clearance=5.906mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 5.906mil) Between Pad C100-2(2200.788mil,1801.18mil) on Bottom Layer And Text "C102" (2170.331mil,1783.142mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 5.906mil) Between Pad C10-2(2891.732mil,1775.592mil) on Top Layer And Text "C10" (2894.898mil,1755.597mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 5.906mil) Between Pad C104-1(2047.244mil,1877.952mil) on Bottom Layer And Text "C100" (2189.299mil,1869.15mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 5.906mil) Between Pad C104-2(2106.298mil,1877.952mil) on Bottom Layer And Text "C100" (2189.299mil,1869.15mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 5.906mil) Between Pad C109-2(1919.29mil,2098.426mil) on Bottom Layer And Text "FB100" (1933.08mil,2009.8mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 5.906mil) Between Pad C1-1(423.228mil,3011.812mil) on Top Layer And Text "C1" (402.476mil,3039.062mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 5.906mil) Between Pad C110-1(2047.244mil,2133.858mil) on Bottom Layer And Text "C109" (1986.639mil,2103.914mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 5.906mil) Between Pad C11-1(1100.394mil,1736.222mil) on Top Layer And Text "C11" (999.988mil,1716.227mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.108mil < 5.906mil) Between Pad C112-1(1917.324mil,2218.504mil) on Bottom Layer And Text "FB100" (1933.08mil,2009.8mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [4.108mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 5.906mil) Between Pad C114-1(2049.214mil,2212.598mil) on Bottom Layer And Text "C109" (1986.639mil,2103.914mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.838mil < 5.906mil) Between Pad C1-2(482.284mil,3011.812mil) on Top Layer And Text "C1" (402.476mil,3039.062mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.838mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 5.906mil) Between Pad C12-2(2354.33mil,1663.386mil) on Top Layer And Text "C12" (2241.355mil,1641.424mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 5.906mil) Between Pad C13-2(2616.142mil,1574.804mil) on Top Layer And Text "C13" (2627.182mil,1558.747mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 5.906mil) Between Pad C14-2(2927.164mil,1401.576mil) on Top Layer And Text "C14" (2938.205mil,1381.581mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.627mil < 5.906mil) Between Pad C15-2(1259.842mil,1033.466mil) on Top Layer And Text "C15" (1205.922mil,1058.747mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.627mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.63mil < 5.906mil) Between Pad C16-2(2287.4mil,1190.944mil) on Top Layer And Text "C16" (2237.418mil,1216.227mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.63mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 5.906mil) Between Pad C17-2(2389.764mil,1190.944mil) on Top Layer And Text "C17" (2339.78mil,1212.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.596mil < 5.906mil) Between Pad C18-1(940.944mil,972.44mil) on Top Layer And Text "TP13" (815.849mil,905.203mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.596mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 5.906mil) Between Pad C18-2(940.944mil,1031.496mil) on Top Layer And Text "C18" (894.898mil,1054.81mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 5.906mil) Between Pad C19-2(2576.772mil,1137.796mil) on Top Layer And Text "C19" (2587.811mil,1109.928mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.628mil < 5.906mil) Between Pad C20-2(1559.056mil,702.756mil) on Top Layer And Text "C20" (1505.739mil,728.038mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.628mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 5.906mil) Between Pad C21-2(1047.244mil,639.764mil) on Top Layer And Text "C21" (992.718mil,661.109mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.566mil < 5.906mil) Between Pad C2-2(625.984mil,3281.496mil) on Top Layer And Text "C2" (588.725mil,3310.715mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.566mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.596mil < 5.906mil) Between Pad C22-2(1602.362mil,511.812mil) on Top Layer And Text "C22" (1545.109mil,539.062mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.596mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.838mil < 5.906mil) Between Pad C4-2(633.858mil,3110.236mil) on Top Layer And Text "C4" (533.607mil,3042.999mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.838mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 5.906mil) Between Pad C5-1(2379.922mil,2511.81mil) on Top Layer And Text "C5" (2403.685mil,2491.818mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 5.906mil) Between Pad C6-1(2381.89mil,2401.574mil) on Top Layer And Text "C6" (2395.811mil,2377.644mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.566mil < 5.906mil) Between Pad C8-1(2468.504mil,2183.07mil) on Top Layer And Text "C8" (2435.181mil,2212.29mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.566mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 5.906mil) Between Pad C9-1(1084.646mil,1842.52mil) on Top Layer And Text "C9" (1002.111mil,1826.463mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 5.906mil) Between Pad DEBUG2-2(433.072mil,555.118mil) on Top Layer And Text "SD_ACTIVITY" (435.132mil,510.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.566mil < 5.906mil) Between Pad F1-1(765.748mil,3507.874mil) on Top Layer And Text "F1" (705.625mil,3440.636mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.566mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.566mil < 5.906mil) Between Pad F1-2(698.82mil,3507.874mil) on Top Layer And Text "F1" (705.625mil,3440.636mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.566mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 5.906mil) Between Pad FB100-1(1812.008mil,1980.314mil) on Bottom Layer And Text "C103" (1827.094mil,1932.142mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.218mil < 5.906mil) Between Pad L100-1(2279.528mil,1940.94mil) on Bottom Layer And Text "C104" (2174.268mil,1889.441mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [3.218mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.597mil < 5.906mil) Between Pad Q1-3(2303.148mil,3397.638mil) on Top Layer And Text "Q1" (2268.618mil,3420.951mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.597mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.566mil < 5.906mil) Between Pad R11-1(1169.292mil,2338.582mil) on Top Layer And Text "R11" (1157.468mil,2373.707mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.566mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.566mil < 5.906mil) Between Pad R11-2(1240.158mil,2338.582mil) on Top Layer And Text "R11" (1157.468mil,2373.707mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.566mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 5.906mil) Between Pad R12-2(712.6mil,2413.386mil) on Top Layer And Text "R12" (733.481mil,2393.392mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 5.906mil) Between Pad R13-2(704.726mil,2236.22mil) on Top Layer And Text "R13" (721.67mil,2208.353mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 5.906mil) Between Pad R16-1(2805.118mil,1905.512mil) on Top Layer And Text "R16" (2808.284mil,1940.636mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 5.906mil) Between Pad R16-2(2911.416mil,1905.512mil) on Top Layer And Text "R16" (2808.284mil,1940.636mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 5.906mil) Between Pad R17-2(2946.85mil,1641.732mil) on Top Layer And Text "R17" (2953.953mil,1621.739mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 5.906mil) Between Pad R18-2(2946.85mil,1507.874mil) on Top Layer And Text "R18" (2953.953mil,1491.818mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.629mil < 5.906mil) Between Pad R19-1(1503.938mil,1133.858mil) on Top Layer And Text "R19" (1485.449mil,1165.046mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.629mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.629mil < 5.906mil) Between Pad R19-2(1574.804mil,1133.858mil) on Top Layer And Text "R19" (1485.449mil,1165.046mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.629mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 5.906mil) Between Pad R20-2(2938.976mil,1251.968mil) on Top Layer And Text "R20" (2942.747mil,1231.975mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.588mil < 5.906mil) Between Pad R21-1(1480.316mil,1003.938mil) on Top Layer And Text "R21" (1504.53mil,1039.062mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.588mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.565mil < 5.906mil) Between Pad R21-2(1551.182mil,1003.938mil) on Top Layer And Text "R21" (1504.53mil,1039.062mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.565mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 5.906mil) Between Pad R2-2(1704.726mil,3440.944mil) on Top Layer And Text "R2" (1730.457mil,3417.014mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.565mil < 5.906mil) Between Pad R23-2(1677.166mil,692.914mil) on Top Layer And Text "R23" (1619.912mil,724.101mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.565mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.893mil < 5.906mil) Between Pad R24-2(1783.464mil,704.724mil) on Top Layer And Text "R24" (1730.148mil,734.239mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.893mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.629mil < 5.906mil) Between Pad R25-2(2822.834mil,704.724mil) on Top Layer And Text "R25" (2765.581mil,731.975mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.629mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 5.906mil) Between Pad R3-1(2086.614mil,3326.772mil) on Top Layer And Text "R3" (1990.3mil,3342.211mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 5.906mil) Between Pad R31-2(1716.536mil,527.56mil) on Top Layer And Text "R31" (1728.939mil,523.314mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 5.906mil) Between Pad R3-2(2086.614mil,3397.638mil) on Top Layer And Text "R3" (1990.3mil,3342.211mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 5.906mil) Between Pad R4-2(1712.598mil,3311.024mil) on Top Layer And Text "R4" (1738.331mil,3291.03mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 5.906mil) Between Pad R5-2(1712.598mil,3185.04mil) on Top Layer And Text "R5" (1738.331mil,3161.109mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 5.906mil) Between Pad R6-2(1696.85mil,3062.992mil) on Top Layer And Text "R6" (1722.583mil,3039.062mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 5.906mil) Between Pad R7-2(2110.236mil,3161.418mil) on Top Layer And Text "R7" (2017.859mil,3102.054mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 5.906mil) Between Pad R8-2(1720.472mil,2929.134mil) on Top Layer And Text "R8" (1746.205mil,2909.14mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.047mil < 5.906mil) Between Pad R9-2(1716.536mil,2791.338mil) on Top Layer And Text "R9" (1746.205mil,2763.471mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.047mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 5.906mil) Between Pad SD_ACTIVITY-2(539.372mil,562.992mil) on Top Layer And Text "SD_ACTIVITY" (435.132mil,510.898mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.368mil < 5.906mil) Between Pad STATUS-1(3177.756mil,774.41mil) on Top Layer And Text "STATUS" (3083.554mil,794.967mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.368mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.368mil < 5.906mil) Between Pad STATUS-6(3223.818mil,774.41mil) on Top Layer And Text "STATUS" (3083.554mil,794.967mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.368mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 5.906mil) Between Pad TP1-1(1480.316mil,3440.944mil) on Top Layer And Text "TP1" (1322.292mil,3420.95mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 5.906mil) Between Pad TP12-1(1728.346mil,1149.606mil) on Top Layer And Text "TP12" (1788.29mil,1125.676mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 5.906mil) Between Pad TP13-1(767.716mil,933.07mil) on Top Layer And Text "TP13" (815.849mil,905.203mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 5.906mil) Between Pad TP14-1(1728.346mil,1031.496mil) on Top Layer And Text "TP14" (1792.227mil,1007.566mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 5.906mil) Between Pad TP15-1(771.654mil,799.212mil) on Top Layer And Text "TP15" (819.786mil,779.219mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 5.906mil) Between Pad TP16-1(1732.284mil,921.26mil) on Top Layer And Text "TP16" (1796.164mil,893.392mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.975mil < 5.906mil) Between Pad TP20-1(2692.914mil,881.89mil) on Top Layer And Text "J2" (2600.536mil,767.408mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.975mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 5.906mil) Between Pad TP2-1(3043.308mil,3314.96mil) on Top Layer And Text "TP2" (3104.164mil,3294.967mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 5.906mil) Between Pad TP3-1(1484.252mil,3303.15mil) on Top Layer And Text "TP3" (1320.7mil,3283.156mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 5.906mil) Between Pad TP4-1(1484.252mil,3173.228mil) on Top Layer And Text "TP4" (1320.7mil,3153.235mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 5.906mil) Between Pad TP5-1(1464.568mil,3039.37mil) on Top Layer And Text "TP5" (1297.078mil,3019.377mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 5.906mil) Between Pad TP6-1(1464.568mil,2921.26mil) on Top Layer And Text "TP6" (1297.078mil,2901.266mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 5.906mil) Between Pad TP7-1(940.944mil,2633.858mil) on Top Layer And Text "TP7" (773.456mil,2613.865mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 5.906mil) Between Pad TP8-1(1456.694mil,2795.276mil) on Top Layer And Text "TP8" (1294.684mil,2775.282mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 5.906mil) Between Pad USB-9(2145.67mil,429.134mil) on Top Layer And Text "USB" (2180.794mil,537.568mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.582mil < 5.906mil) Between Pad XTAL1-2(2204.724mil,2500.984mil) on Top Layer And Text "XTAL1" (2114.149mil,2527.251mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.582mil]
Rule Violations :80

Processing Rule : Silk to Silk (Clearance=10mil) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (3172.244mil,810.039mil) on Top Overlay And Text "STATUS" (3083.554mil,794.967mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (329.724mil,2880.118mil) on Top Overlay And Text "U1" (300.114mil,2885.518mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Arc (902.362mil,3325.591mil) on Top Overlay And Text "MICRO_SD" (909.104mil,3314.047mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "2023" (305.867mil,397.638mil) on Top Overlay And Text "DEBUG2" (150.483mil,472.132mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C100" (2189.299mil,1869.15mil) on Bottom Overlay And Text "C102" (2170.331mil,1783.142mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C100" (2189.299mil,1869.15mil) on Bottom Overlay And Text "C104" (2174.268mil,1889.441mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C101" (1723.481mil,1850.676mil) on Bottom Overlay And Text "C103" (1827.094mil,1932.142mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C101" (1723.481mil,1850.676mil) on Bottom Overlay And Text "C105" (1723.481mil,1948.496mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C102" (2170.331mil,1783.142mil) on Bottom Overlay And Text "C104" (2174.268mil,1889.441mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C103" (1827.094mil,1932.142mil) on Bottom Overlay And Text "C105" (1723.481mil,1948.496mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C103" (1827.094mil,1932.142mil) on Bottom Overlay And Track (1804.134mil,1951.772mil)(1873.03mil,1951.772mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C104" (2174.268mil,1889.441mil) on Bottom Overlay And Text "C106" (2168.363mil,1983.929mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C105" (1723.481mil,1948.496mil) on Bottom Overlay And Text "C108" (1723.481mil,2035.111mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C106" (2168.363mil,1983.929mil) on Bottom Overlay And Text "C107" (2168.363mil,2062.67mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C107" (2168.363mil,2062.67mil) on Bottom Overlay And Text "C110" (2174.268mil,2143.682mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C107" (2168.363mil,2062.67mil) on Bottom Overlay And Text "L100" (2308.039mil,2198.497mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C108" (1723.481mil,2035.111mil) on Bottom Overlay And Text "C111" (1723.481mil,2124.6mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (7.596mil < 10mil) Between Text "C109" (1986.639mil,2103.914mil) on Bottom Overlay And Text "FB100" (1933.08mil,2009.8mil) on Bottom Overlay Silk Text to Silk Clearance [7.596mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C110" (2174.268mil,2143.682mil) on Bottom Overlay And Text "C114" (2176.237mil,2222.421mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C110" (2174.268mil,2143.682mil) on Bottom Overlay And Text "L100" (2308.039mil,2198.497mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C111" (1723.481mil,2124.6mil) on Bottom Overlay And Text "C115" (1735.292mil,2210.61mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C112" (1907.5mil,2345.528mil) on Bottom Overlay And Text "C113" (1805.138mil,2341.591mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C112" (1907.5mil,2345.528mil) on Bottom Overlay And Text "C115" (1735.292mil,2210.61mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C113" (1805.138mil,2341.591mil) on Bottom Overlay And Text "C115" (1735.292mil,2210.61mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C114" (2176.237mil,2222.421mil) on Bottom Overlay And Text "L100" (2308.039mil,2198.497mil) on Bottom Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C16" (2237.418mil,1216.227mil) on Top Overlay And Text "C17" (2339.78mil,1212.29mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.541mil < 10mil) Between Text "C20" (1505.739mil,728.038mil) on Top Overlay And Text "R23" (1619.912mil,724.101mil) on Top Overlay Silk Text to Silk Clearance [1.541mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "C4" (533.607mil,3042.999mil) on Top Overlay And Track (598.426mil,3050.196mil)(598.426mil,3067.914mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.566mil < 10mil) Between Text "R11" (1157.468mil,2373.707mil) on Top Overlay And Track (1204.726mil,2314.96mil)(1204.726mil,2362.204mil) on Top Overlay Silk Text to Silk Clearance [4.566mil]
   Violation between Silk To Silk Clearance Constraint: (4.269mil < 10mil) Between Text "R14" (2540.567mil,2216.227mil) on Top Overlay And Text "R15" (2650.804mil,2220.164mil) on Top Overlay Silk Text to Silk Clearance [4.269mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R16" (2808.284mil,1940.636mil) on Top Overlay And Track (2842.52mil,1935.04mil)(2874.016mil,1935.04mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (0.653mil < 10mil) Between Text "R19" (1485.449mil,1165.046mil) on Top Overlay And Track (1539.372mil,1110.236mil)(1539.372mil,1157.48mil) on Top Overlay Silk Text to Silk Clearance [0.653mil]
   Violation between Silk To Silk Clearance Constraint: (9.13mil < 10mil) Between Text "R21" (1504.53mil,1039.062mil) on Top Overlay And Track (1515.748mil,980.316mil)(1515.748mil,1027.56mil) on Top Overlay Silk Text to Silk Clearance [9.13mil]
   Violation between Silk To Silk Clearance Constraint: (9.244mil < 10mil) Between Text "R22" (1486.054mil,920.951mil) on Top Overlay And Track (1507.876mil,858.266mil)(1507.876mil,905.51mil) on Top Overlay Silk Text to Silk Clearance [9.244mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R23" (1619.912mil,724.101mil) on Top Overlay And Text "R24" (1730.148mil,734.239mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.637mil < 10mil) Between Text "R27" (3052.983mil,1090.243mil) on Top Overlay And Text "R28" (3167.156mil,1082.369mil) on Top Overlay Silk Text to Silk Clearance [1.637mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R29" (3297.078mil,1078.432mil) on Top Overlay And Text "R30" (3395.503mil,1082.369mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (2.051mil < 10mil) Between Text "R3" (1990.3mil,3342.211mil) on Top Overlay And Track (2062.992mil,3362.206mil)(2110.236mil,3362.206mil) on Top Overlay Silk Text to Silk Clearance [2.051mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "R32" (319.993mil,996.324mil) on Top Overlay And Text "R33" (414.481mil,980.576mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (1.197mil < 10mil) Between Text "R7" (2017.859mil,3102.054mil) on Top Overlay And Track (2086.614mil,3125.984mil)(2133.858mil,3125.984mil) on Top Overlay Silk Text to Silk Clearance [1.197mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "SD_ACTIVITY" (435.132mil,510.898mil) on Top Overlay And Track (753.15mil,531.692mil)(753.15mil,636.812mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "SD_ACTIVITY" (435.132mil,510.898mil) on Top Overlay And Track (753.15mil,531.692mil)(863.386mil,531.692mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (9.154mil < 10mil) Between Text "STATUS" (3083.554mil,794.967mil) on Top Overlay And Track (3145.67mil,706.692mil)(3145.67mil,781.496mil) on Top Overlay Silk Text to Silk Clearance [9.154mil]
   Violation between Silk To Silk Clearance Constraint: (6.534mil < 10mil) Between Text "STATUS" (3083.554mil,794.967mil) on Top Overlay And Track (3255.906mil,706.692mil)(3255.906mil,781.496mil) on Top Overlay Silk Text to Silk Clearance [6.534mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "TP17" (2229.235mil,968.196mil) on Top Overlay And Text "TP18" (2351.282mil,968.196mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "TP18" (2351.282mil,968.196mil) on Top Overlay And Text "TP19" (2489.078mil,964.259mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "TP19" (2489.078mil,964.259mil) on Top Overlay And Text "TP20" (2619.604mil,962.495mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U3" (1478.488mil,2586.306mil) on Top Overlay And Track (1543.306mil,2578.74mil)(1543.306mil,2612.204mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (Collision < 10mil) Between Text "U3" (1478.488mil,2586.306mil) on Top Overlay And Track (1543.306mil,2612.204mil)(1562.992mil,2612.204mil) on Top Overlay Silk Text to Silk Clearance [0mil]
   Violation between Silk To Silk Clearance Constraint: (4.564mil < 10mil) Between Text "U5" (2517.859mil,1881.581mil) on Top Overlay And Track (2525.592mil,1870.08mil)(2647.638mil,1870.08mil) on Top Overlay Silk Text to Silk Clearance [4.564mil]
   Violation between Silk To Silk Clearance Constraint: (1.262mil < 10mil) Between Text "U7" (1017.859mil,991.817mil) on Top Overlay And Track (1039.37mil,877.46mil)(1039.37mil,983.76mil) on Top Overlay Silk Text to Silk Clearance [1.262mil]
   Violation between Silk To Silk Clearance Constraint: (1.121mil < 10mil) Between Text "U7" (1017.859mil,991.817mil) on Top Overlay And Track (1039.37mil,983.76mil)(1145.67mil,983.76mil) on Top Overlay Silk Text to Silk Clearance [1.121mil]
   Violation between Silk To Silk Clearance Constraint: (2.597mil < 10mil) Between Text "U8" (1931.244mil,775.282mil) on Top Overlay And Track (1949.804mil,765.748mil)(1971.456mil,765.748mil) on Top Overlay Silk Text to Silk Clearance [2.597mil]
   Violation between Silk To Silk Clearance Constraint: (6.535mil < 10mil) Between Text "U9" (1285.575mil,696.542mil) on Top Overlay And Track (1234.252mil,683.07mil)(1372.048mil,683.07mil) on Top Overlay Silk Text to Silk Clearance [6.535mil]
Rule Violations :54

Processing Rule : Net Antennae (Tolerance=0mil) (All)
   Violation between Net Antennae: Track (2400mil,3701mil)(2421mil,3701mil) on Top Layer 
   Violation between Net Antennae: Via (1169.292mil,2297.272mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (1181.104mil,2482.312mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (1480.315mil,948.819mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (1503.938mil,1092.548mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (1651.546mil,2513.78mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (1651.546mil,2588.582mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (2436.054mil,1846.654mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (2524.578mil,1696.654mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (2586.614mil,461.566mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (2686.614mil,598.906mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (281.524mil,921.26mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (3064.99mil,1055.118mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (3179.162mil,1047.244mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (318.897mil,3228.346mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (3313.02mil,968.506mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (376.012mil,905.512mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (478.376mil,881.89mil) from Top Layer to Bottom Layer 
   Violation between Net Antennae: Via (690.384mil,799.212mil) from Top Layer to Bottom Layer 
Rule Violations :19

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 555
Waived Violations : 0
Time Elapsed        : 00:00:02