<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/X86/X86InstrInfo.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_558b7c0c66e2ff4834e628dd4b3edd32.html">X86</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#namespaces">Namespaces</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">X86InstrInfo.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="X86BaseInfo_8h_source.html">MCTargetDesc/X86BaseInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="X86InstrFMA3Info_8h_source.html">X86InstrFMA3Info.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="X86RegisterInfo_8h_source.html">X86RegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ISDOpcodes_8h_source.html">llvm/CodeGen/ISDOpcodes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetInstrInfo_8h_source.html">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</code><br />
<code>#include &lt;vector&gt;</code><br />
<code>#include &quot;X86GenInstrInfo.inc&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for X86InstrInfo.h:</div>
<div class="dyncontent">
<div class="center"><img src="X86InstrInfo_8h__incl.png" border="0" usemap="#lib_2Target_2X86_2X86InstrInfo_8h" alt=""/></div>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="X86InstrInfo_8h__dep__incl.png" border="0" usemap="#lib_2Target_2X86_2X86InstrInfo_8hdep" alt=""/></div>
</div>
</div>
<p><a href="X86InstrInfo_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1X86InstrInfo.html">llvm::X86InstrInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespacellvm"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html">llvm</a></td></tr>
<tr class="memdesc:namespacellvm"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is an optimization pass for GlobalISel generic memory operations. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1X86"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1X86.html">llvm::X86</a></td></tr>
<tr class="memdesc:namespacellvm_1_1X86"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define some predicates that are used for node matching. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ab12de263eb2ee622714701bc1946fad6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86InstrInfo_8h.html#ab12de263eb2ee622714701bc1946fad6">GET_INSTRINFO_HEADER</a></td></tr>
<tr class="separator:ab12de263eb2ee622714701bc1946fad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3a5564e9b47164e48b07656ac0e2098"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="X86InstrInfo_8h.html#ae3a5564e9b47164e48b07656ac0e2098">GET_INSTRINFO_HELPER_DECLS</a></td></tr>
<tr class="separator:ae3a5564e9b47164e48b07656ac0e2098"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ac6417d5ffb5083fa98bcae081c2c75aa"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1X86.html#ac6417d5ffb5083fa98bcae081c2c75aa">llvm::X86::AsmComments</a> { <a class="el" href="namespacellvm_1_1X86.html#ac6417d5ffb5083fa98bcae081c2c75aaa8bd2d6952c01be113164446873c84c66">llvm::X86::AC_EVEX_2_VEX</a> = MachineInstr::TAsmComments
 }</td></tr>
<tr class="separator:ac6417d5ffb5083fa98bcae081c2c75aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a973a0a53d9270a750d4c8a117fa71317"><td class="memItemLeft" align="right" valign="top">std::pair&lt; CondCode, bool &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1X86.html#a973a0a53d9270a750d4c8a117fa71317">llvm::X86::getX86ConditionCode</a> (<a class="el" href="classllvm_1_1CmpInst.html#a2be3583dac92a031fa1458d4d992c78b">CmpInst::Predicate</a> Predicate)</td></tr>
<tr class="memdesc:a973a0a53d9270a750d4c8a117fa71317"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a pair of condition code for the given predicate and whether the instruction operands should be swaped to match the condition code.  <a href="namespacellvm_1_1X86.html#a973a0a53d9270a750d4c8a117fa71317">More...</a><br /></td></tr>
<tr class="separator:a973a0a53d9270a750d4c8a117fa71317"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8a693a45afc9781cf2dcb482cba5781"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1X86.html#ac8a693a45afc9781cf2dcb482cba5781">llvm::X86::getCMovOpcode</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> RegBytes, bool HasMemoryOperand=<a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>)</td></tr>
<tr class="memdesc:ac8a693a45afc9781cf2dcb482cba5781"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return a cmov opcode for the given register size in bytes, and operand type.  <a href="namespacellvm_1_1X86.html#ac8a693a45afc9781cf2dcb482cba5781">More...</a><br /></td></tr>
<tr class="separator:ac8a693a45afc9781cf2dcb482cba5781"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae0006f60cff07edc54c729003feab6c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="lib_2Target_2ARM_2README_8txt.html#a2e877f6acf2d65a965545e1e5af5f7da">int</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1X86.html#aae0006f60cff07edc54c729003feab6c">llvm::X86::getCondSrcNoFromDesc</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;MCID)</td></tr>
<tr class="memdesc:aae0006f60cff07edc54c729003feab6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the source operand # for condition code by <code><a class="el" href="namespacellvm_1_1MCID.html">MCID</a></code>.  <a href="namespacellvm_1_1X86.html#aae0006f60cff07edc54c729003feab6c">More...</a><br /></td></tr>
<tr class="separator:aae0006f60cff07edc54c729003feab6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20086d3d5e4bf090cf298a125fab1b89"><td class="memItemLeft" align="right" valign="top">CondCode&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1X86.html#a20086d3d5e4bf090cf298a125fab1b89">llvm::X86::getCondFromMI</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="memdesc:a20086d3d5e4bf090cf298a125fab1b89"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the condition code of the instruction.  <a href="namespacellvm_1_1X86.html#a20086d3d5e4bf090cf298a125fab1b89">More...</a><br /></td></tr>
<tr class="separator:a20086d3d5e4bf090cf298a125fab1b89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f2b2ef8f4560ffd46c7966e8315142f"><td class="memItemLeft" align="right" valign="top">CondCode&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1X86.html#a0f2b2ef8f4560ffd46c7966e8315142f">llvm::X86::getCondFromBranch</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a0f2b2ef8f4560ffd46c7966e8315142f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4843a98a8b18a9d745dfe2a882ccf3b"><td class="memItemLeft" align="right" valign="top">CondCode&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1X86.html#aa4843a98a8b18a9d745dfe2a882ccf3b">llvm::X86::getCondFromSETCC</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:aa4843a98a8b18a9d745dfe2a882ccf3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff28d9a4811f627c5254a305f36b55cd"><td class="memItemLeft" align="right" valign="top">CondCode&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1X86.html#aff28d9a4811f627c5254a305f36b55cd">llvm::X86::getCondFromCMov</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:aff28d9a4811f627c5254a305f36b55cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c06f5a972e8a78052103840a8c98a3f"><td class="memItemLeft" align="right" valign="top">CondCode&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1X86.html#a5c06f5a972e8a78052103840a8c98a3f">llvm::X86::GetOppositeBranchCondition</a> (CondCode <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>)</td></tr>
<tr class="memdesc:a5c06f5a972e8a78052103840a8c98a3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">GetOppositeBranchCondition - Return the inverse of the specified cond, e.g.  <a href="namespacellvm_1_1X86.html#a5c06f5a972e8a78052103840a8c98a3f">More...</a><br /></td></tr>
<tr class="separator:a5c06f5a972e8a78052103840a8c98a3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fcee8e11458a08892fc937a9f428966"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1X86.html#a8fcee8e11458a08892fc937a9f428966">llvm::X86::getVPCMPImmForCond</a> (<a class="el" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> <a class="el" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>)</td></tr>
<tr class="memdesc:a8fcee8e11458a08892fc937a9f428966"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the VPCMP immediate for the given condition.  <a href="namespacellvm_1_1X86.html#a8fcee8e11458a08892fc937a9f428966">More...</a><br /></td></tr>
<tr class="separator:a8fcee8e11458a08892fc937a9f428966"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa640b399dea5c08e52b71c3a2736d61c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1X86.html#aa640b399dea5c08e52b71c3a2736d61c">llvm::X86::getSwappedVPCMPImm</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Imm)</td></tr>
<tr class="memdesc:aa640b399dea5c08e52b71c3a2736d61c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the VPCMP immediate if the opcodes are swapped.  <a href="namespacellvm_1_1X86.html#aa640b399dea5c08e52b71c3a2736d61c">More...</a><br /></td></tr>
<tr class="separator:aa640b399dea5c08e52b71c3a2736d61c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a654d8db751a92fed6c83508010b3de64"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1X86.html#a654d8db751a92fed6c83508010b3de64">llvm::X86::getSwappedVPCOMImm</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Imm)</td></tr>
<tr class="memdesc:a654d8db751a92fed6c83508010b3de64"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the VPCOM immediate if the opcodes are swapped.  <a href="namespacellvm_1_1X86.html#a654d8db751a92fed6c83508010b3de64">More...</a><br /></td></tr>
<tr class="separator:a654d8db751a92fed6c83508010b3de64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4da6ce26c64d4eaea82afb6f37f4125a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1X86.html#a4da6ce26c64d4eaea82afb6f37f4125a">llvm::X86::getSwappedVCMPImm</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Imm)</td></tr>
<tr class="memdesc:a4da6ce26c64d4eaea82afb6f37f4125a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the VCMP immediate if the opcodes are swapped.  <a href="namespacellvm_1_1X86.html#a4da6ce26c64d4eaea82afb6f37f4125a">More...</a><br /></td></tr>
<tr class="separator:a4da6ce26c64d4eaea82afb6f37f4125a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a740bc8dd5f4846acc274f39b05c1ac14"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1X86.html#a740bc8dd5f4846acc274f39b05c1ac14">llvm::X86::isX87Instruction</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="memdesc:a740bc8dd5f4846acc274f39b05c1ac14"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespacellvm_1_1Check.html">Check</a> if the instruction is X87 instruction.  <a href="namespacellvm_1_1X86.html#a740bc8dd5f4846acc274f39b05c1ac14">More...</a><br /></td></tr>
<tr class="separator:a740bc8dd5f4846acc274f39b05c1ac14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a029305779c4671cfa47263aae5ed18cc"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a029305779c4671cfa47263aae5ed18cc">llvm::isGlobalStubReference</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> char TargetFlag)</td></tr>
<tr class="memdesc:a029305779c4671cfa47263aae5ed18cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">isGlobalStubReference - Return true if the specified TargetFlag operand is a reference to a stub for a global, not the global itself.  <a href="namespacellvm.html#a029305779c4671cfa47263aae5ed18cc">More...</a><br /></td></tr>
<tr class="separator:a029305779c4671cfa47263aae5ed18cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a17fba293567ee7ac6bb0ff0843d9e4"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a0a17fba293567ee7ac6bb0ff0843d9e4">llvm::isGlobalRelativeToPICBase</a> (<a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> char TargetFlag)</td></tr>
<tr class="memdesc:a0a17fba293567ee7ac6bb0ff0843d9e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">isGlobalRelativeToPICBase - Return true if the specified global value reference is relative to a 32-bit PIC base (<a class="el" href="namespacellvm_1_1X86ISD.html#a9441a4f94d36d0f7c0c34aca42e3f76aa9f2e4e1e83010173fe9361ecfa60faef" title="On Darwin, this node represents the result of the popl at function entry, used for PIC code.">X86ISD::GlobalBaseReg</a>).  <a href="namespacellvm.html#a0a17fba293567ee7ac6bb0ff0843d9e4">More...</a><br /></td></tr>
<tr class="separator:a0a17fba293567ee7ac6bb0ff0843d9e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e3efa3451510c4dd3b0360251dd5128"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a8e3efa3451510c4dd3b0360251dd5128">llvm::isScale</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> MachineOperand &amp;MO)</td></tr>
<tr class="separator:a8e3efa3451510c4dd3b0360251dd5128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0a66bc2b3ab29a67123bb33aabe4d23"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#ab0a66bc2b3ab29a67123bb33aabe4d23">llvm::isLeaMem</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> MachineInstr &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Op)</td></tr>
<tr class="separator:ab0a66bc2b3ab29a67123bb33aabe4d23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1eb2e33eb1a7368945a838c85438b040"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a1eb2e33eb1a7368945a838c85438b040">llvm::isMem</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> MachineInstr &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Op)</td></tr>
<tr class="separator:a1eb2e33eb1a7368945a838c85438b040"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ab12de263eb2ee622714701bc1946fad6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab12de263eb2ee622714701bc1946fad6">&#9670;&nbsp;</a></span>GET_INSTRINFO_HEADER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_INSTRINFO_HEADER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8h_source.html#l00023">23</a> of file <a class="el" href="X86InstrInfo_8h_source.html">X86InstrInfo.h</a>.</p>

</div>
</div>
<a id="ae3a5564e9b47164e48b07656ac0e2098"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3a5564e9b47164e48b07656ac0e2098">&#9670;&nbsp;</a></span>GET_INSTRINFO_HELPER_DECLS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_INSTRINFO_HELPER_DECLS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="X86InstrInfo_8h_source.html#l00573">573</a> of file <a class="el" href="X86InstrInfo_8h_source.html">X86InstrInfo.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:40:58 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
