<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">verilator-uhdm</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 10 (means success: 0)
should_fail_because: this test was imported from ivtest and is designed to fail
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: simulation
mode: simulation
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr2728812b.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2728812b.v</a>
defines: 
time_elapsed: 2.612s
ram usage: 46276 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpm_k03tot/scr.sh --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_sum_test --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/pr2728812b.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2728812b.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr2728812b.v.html#l-28" target="file-frame">third_party/tests/ivtest/ivltests/pr2728812b.v:28</a>: Compile module &#34;work@sum&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr2728812b.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/pr2728812b.v:5</a>: Compile module &#34;work@sum_test&#34;.

[INF:EL0526] Design Elaboration...

[INF:CP0335] <a href="../../../../third_party/tests/ivtest/ivltests/pr2728812b.v.html#l-44" target="file-frame">third_party/tests/ivtest/ivltests/pr2728812b.v:44</a>: Compile generate block &#34;work@sum_test.sum.genblk1&#34;.

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/pr2728812b.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/pr2728812b.v:5</a>: Top level module &#34;work@sum_test&#34;.

[ERR:EL0507] <a href="../../../../third_party/tests/ivtest/ivltests/pr2728812b.v.html#l-47" target="file-frame">third_party/tests/ivtest/ivltests/pr2728812b.v:47</a>: Instantiation loop for &#34;work@sum&#34;,
             <a href="../../../../third_party/tests/ivtest/ivltests/pr2728812b.v.html#l-14" target="file-frame">third_party/tests/ivtest/ivltests/pr2728812b.v:14</a>: previous instantiation.

[ERR:EL0507] <a href="../../../../third_party/tests/ivtest/ivltests/pr2728812b.v.html#l-48" target="file-frame">third_party/tests/ivtest/ivltests/pr2728812b.v:48</a>: Instantiation loop for &#34;work@sum&#34;,
             <a href="../../../../third_party/tests/ivtest/ivltests/pr2728812b.v.html#l-14" target="file-frame">third_party/tests/ivtest/ivltests/pr2728812b.v:14</a>: previous instantiation.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 2
[WARNING] : 0
[   NOTE] : 5
+ verilator-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_sum_test --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
Object: work_sum of type 32 @ 28
Object:  of type 40 @ 30
Object: n of type 41 @ 30
Object:  of type 7 @ 30
Object:  of type 40 @ 31
Object: width of type 41 @ 31
Object:  of type 7 @ 31
Object:  of type 40 @ 32
Object: log_n of type 41 @ 32
Object:  of type 7 @ 32
Object: work_sum_test of type 32 @ 5
Object:  of type 24 @ 0
Object: work_sum_test of type 4 @ 9
Object:  of type 3 @ 10
Object:  of type 7 @ 10
Object: clk of type 608 @ 10
Object:  of type 17 @ 11
%Error: 	! Unhandled type: 17
Object:  of type 24 @ 0
Object: work_sum_test of type 4 @ 16
Object: $display of type 56 @ 17
Object:  of type 7 @ 17
Object:  of type 51 @ 18
%Error: 	! Unhandled type: 51
Object: $display of type 56 @ 19
Object:  of type 7 @ 19
Object: s of type 608 @ 19
Object:  of type 23 @ 20
Object:  of type 39 @ 20
%Error: 	! Encountered unhandled operation: 17
Object: $display of type 56 @ 21
Object:  of type 7 @ 21
Object: s of type 608 @ 21
Object: $display of type 56 @ 23
Object:  of type 7 @ 23
%Error: Internal Error: ../V3Ast.cpp:341: Null item passed to setOp1p
%Error: Command Failed /home/kbuilder/miniconda/envs/sv-test-env/bin/verilator_bin-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_sum_test --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ exit 10

</pre>
</body>