{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1658429147363 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1658429147363 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 21 14:45:47 2022 " "Processing started: Thu Jul 21 14:45:47 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1658429147363 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1658429147363 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1658429147363 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1658429147802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3hazard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab3hazard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Hazard-structural " "Found design unit 1: Hazard-structural" {  } { { "lab3hazard.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/lab3hazard.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148309 ""} { "Info" "ISGN_ENTITY_NAME" "1 Hazard " "Found entity 1: Hazard" {  } { { "lab3hazard.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/lab3hazard.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658429148309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3forwarding.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab3forwarding.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Forwarding-structural " "Found design unit 1: Forwarding-structural" {  } { { "lab3forwarding.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/lab3forwarding.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148313 ""} { "Info" "ISGN_ENTITY_NAME" "1 Forwarding " "Found entity 1: Forwarding" {  } { { "lab3forwarding.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/lab3forwarding.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658429148313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtend-rtl " "Found design unit 1: SignExtend-rtl" {  } { { "SignExtend.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/SignExtend.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148317 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "SignExtend.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/SignExtend.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658429148317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFile-rtl " "Found design unit 1: RegisterFile-rtl" {  } { { "RegisterFile.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/RegisterFile.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148320 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/RegisterFile.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658429148320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_32bit-rtl " "Found design unit 1: reg_32bit-rtl" {  } { { "reg_32bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/reg_32bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148324 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_32bit " "Found entity 1: reg_32bit" {  } { { "reg_32bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/reg_32bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658429148324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_8bit-rtl " "Found design unit 1: reg_8bit-rtl" {  } { { "reg_8bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/reg_8bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148328 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_8bit " "Found entity 1: reg_8bit" {  } { { "reg_8bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/reg_8bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658429148328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux32_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX32_8bit-rtl " "Found design unit 1: MUX32_8bit-rtl" {  } { { "MUX32_8bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/MUX32_8bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148332 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX32_8bit " "Found entity 1: MUX32_8bit" {  } { { "MUX32_8bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/MUX32_8bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658429148332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX8_8bit-rtl " "Found design unit 1: MUX8_8bit-rtl" {  } { { "MUX8_8bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/MUX8_8bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148335 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX8_8bit " "Found entity 1: MUX8_8bit" {  } { { "MUX8_8bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/MUX8_8bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658429148335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX8_1bit-rtl " "Found design unit 1: MUX8_1bit-rtl" {  } { { "MUX8_1bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/MUX8_1bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148338 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX8_1bit " "Found entity 1: MUX8_1bit" {  } { { "MUX8_1bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/MUX8_1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658429148338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX4_8bit-rtl " "Found design unit 1: MUX4_8bit-rtl" {  } { { "MUX4_8bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/MUX4_8bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148342 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX4_8bit " "Found entity 1: MUX4_8bit" {  } { { "MUX4_8bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/MUX4_8bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658429148342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX4_1bit-rtl " "Found design unit 1: MUX4_1bit-rtl" {  } { { "MUX4_1bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/MUX4_1bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148345 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX4_1bit " "Found entity 1: MUX4_1bit" {  } { { "MUX4_1bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/MUX4_1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658429148345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2_32bit-rtl " "Found design unit 1: MUX2_32bit-rtl" {  } { { "MUX2_32bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/MUX2_32bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148349 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_32bit " "Found entity 1: MUX2_32bit" {  } { { "MUX2_32bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/MUX2_32bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658429148349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2_8bit-rtl " "Found design unit 1: MUX2_8bit-rtl" {  } { { "MUX2_8bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/MUX2_8bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148352 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_8bit " "Found entity 1: MUX2_8bit" {  } { { "MUX2_8bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/MUX2_8bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658429148352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_5bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_5bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2_5bit-rtl " "Found design unit 1: MUX2_5bit-rtl" {  } { { "MUX2_5bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/MUX2_5bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148355 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_5bit " "Found entity 1: MUX2_5bit" {  } { { "MUX2_5bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/MUX2_5bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658429148355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2_1bit-rtl " "Found design unit 1: MUX2_1bit-rtl" {  } { { "MUX2_1bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/MUX2_1bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148360 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2_1bit " "Found entity 1: MUX2_1bit" {  } { { "MUX2_1bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/MUX2_1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658429148360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder_32bit-rtl " "Found design unit 1: fullAdder_32bit-rtl" {  } { { "fullAdder_32bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/fullAdder_32bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148363 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder_32bit " "Found entity 1: fullAdder_32bit" {  } { { "fullAdder_32bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/fullAdder_32bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658429148363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder_8bit-rtl " "Found design unit 1: fullAdder_8bit-rtl" {  } { { "fullAdder_8bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/fullAdder_8bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148367 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder_8bit " "Found entity 1: fullAdder_8bit" {  } { { "fullAdder_8bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/fullAdder_8bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658429148367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdder-rtl " "Found design unit 1: fullAdder-rtl" {  } { { "fullAdder.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/fullAdder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148371 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "fullAdder.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/fullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658429148371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enardff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enardff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_2-rtl " "Found design unit 1: enARdFF_2-rtl" {  } { { "enardFF_2.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/enardFF_2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148375 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_2 " "Found entity 1: enARdFF_2" {  } { { "enardFF_2.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/enardFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658429148375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode5x32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode5x32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decode5x32-rtl " "Found design unit 1: Decode5x32-rtl" {  } { { "Decode5x32.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/Decode5x32.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148379 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decode5x32 " "Found entity 1: Decode5x32" {  } { { "Decode5x32.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/Decode5x32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658429148379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode3x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode3x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decode3x8-rtl " "Found design unit 1: Decode3x8-rtl" {  } { { "Decode3x8.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/Decode3x8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148383 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decode3x8 " "Found entity 1: Decode3x8" {  } { { "Decode3x8.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/Decode3x8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658429148383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode2x4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decode2x4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decode2x4-rtl " "Found design unit 1: Decode2x4-rtl" {  } { { "Decode2x4.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/Decode2x4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148387 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decode2x4 " "Found entity 1: Decode2x4" {  } { { "Decode2x4.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/Decode2x4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658429148387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-rtl " "Found design unit 1: ControlUnit-rtl" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/ControlUnit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148391 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/ControlUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658429148391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator8_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator8_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator8_bit-dataflow " "Found design unit 1: comparator8_bit-dataflow" {  } { { "comparator8_bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/comparator8_bit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148396 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator8_bit " "Found entity 1: comparator8_bit" {  } { { "comparator8_bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/comparator8_bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658429148396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alucu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aluCU-rtl " "Found design unit 1: aluCU-rtl" {  } { { "aluCU.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/aluCU.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148400 ""} { "Info" "ISGN_ENTITY_NAME" "1 aluCU " "Found entity 1: aluCU" {  } { { "aluCU.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/aluCU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658429148400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-rtl " "Found design unit 1: ALU-rtl" {  } { { "ALU.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/ALU.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148404 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658429148404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addsub_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AddSub_8bit-rtl " "Found design unit 1: AddSub_8bit-rtl" {  } { { "AddSub_8bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/AddSub_8bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148407 ""} { "Info" "ISGN_ENTITY_NAME" "1 AddSub_8bit " "Found entity 1: AddSub_8bit" {  } { { "AddSub_8bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/AddSub_8bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658429148407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8bitregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 8bitregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eightBitRegister-rtl " "Found design unit 1: eightBitRegister-rtl" {  } { { "8bitregister.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/8bitregister.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148411 ""} { "Info" "ISGN_ENTITY_NAME" "1 eightBitRegister " "Found entity 1: eightBitRegister" {  } { { "8bitregister.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/8bitregister.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658429148411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "idexreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file idexreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IDEXReg-rtl " "Found design unit 1: IDEXReg-rtl" {  } { { "IDEXReg.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/IDEXReg.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148414 ""} { "Info" "ISGN_ENTITY_NAME" "1 IDEXReg " "Found entity 1: IDEXReg" {  } { { "IDEXReg.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/IDEXReg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658429148414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658429148417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifidreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ifidreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IFIDReg-rtl " "Found design unit 1: IFIDReg-rtl" {  } { { "IFIDReg.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/IFIDReg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148420 ""} { "Info" "ISGN_ENTITY_NAME" "1 IFIDReg " "Found entity 1: IFIDReg" {  } { { "IFIDReg.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/IFIDReg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658429148420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exmemreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exmemreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EXMEMReg-rtl " "Found design unit 1: EXMEMReg-rtl" {  } { { "EXMEMReg.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/EXMEMReg.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148424 ""} { "Info" "ISGN_ENTITY_NAME" "1 EXMEMReg " "Found entity 1: EXMEMReg" {  } { { "EXMEMReg.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/EXMEMReg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658429148424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memwbreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memwbreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEMWBReg-rtl " "Found design unit 1: MEMWBReg-rtl" {  } { { "MEMWBReg.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/MEMWBReg.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148427 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEMWBReg " "Found entity 1: MEMWBReg" {  } { { "MEMWBReg.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/MEMWBReg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658429148427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelineproc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pipelineproc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pipelineProc " "Found entity 1: pipelineProc" {  } { { "pipelineProc.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/pipelineProc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658429148430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX8_32bit-rtl " "Found design unit 1: MUX8_32bit-rtl" {  } { { "MUX8_32bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/MUX8_32bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148434 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX8_32bit " "Found entity 1: MUX8_32bit" {  } { { "MUX8_32bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/MUX8_32bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658429148434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxcontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxcontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUXControl-rtl " "Found design unit 1: MUXControl-rtl" {  } { { "MUXControl.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/MUXControl.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148437 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUXControl " "Found entity 1: MUXControl" {  } { { "MUXControl.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/MUXControl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658429148437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 topLevel " "Found entity 1: topLevel" {  } { { "topLevel.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/topLevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658429148440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clkdiv-rtl " "Found design unit 1: clkdiv-rtl" {  } { { "clkdiv.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/clkdiv.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148443 ""} { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "clkdiv.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/clkdiv.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429148443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658429148443 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "topLevel " "Elaborating entity \"topLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1658429148976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipelineProc pipelineProc:inst " "Elaborating entity \"pipelineProc\" for hierarchy \"pipelineProc:inst\"" {  } { { "topLevel.bdf" "inst" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/topLevel.bdf" { { 216 328 592 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658429148979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUXControl pipelineProc:inst\|MUXControl:inst8 " "Elaborating entity \"MUXControl\" for hierarchy \"pipelineProc:inst\|MUXControl:inst8\"" {  } { { "pipelineProc.bdf" "inst8" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/pipelineProc.bdf" { { 136 336 552 344 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658429149020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_1bit pipelineProc:inst\|MUXControl:inst8\|MUX2_1bit:muxRegWrite " "Elaborating entity \"MUX2_1bit\" for hierarchy \"pipelineProc:inst\|MUXControl:inst8\|MUX2_1bit:muxRegWrite\"" {  } { { "MUXControl.vhd" "muxRegWrite" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/MUXControl.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658429149023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hazard pipelineProc:inst\|Hazard:inst10 " "Elaborating entity \"Hazard\" for hierarchy \"pipelineProc:inst\|Hazard:inst10\"" {  } { { "pipelineProc.bdf" "inst10" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/pipelineProc.bdf" { { -16 360 536 96 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658429149039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IDEXReg pipelineProc:inst\|IDEXReg:inst9 " "Elaborating entity \"IDEXReg\" for hierarchy \"pipelineProc:inst\|IDEXReg:inst9\"" {  } { { "pipelineProc.bdf" "inst9" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/pipelineProc.bdf" { { 88 616 864 360 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658429149041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enARdFF_2 pipelineProc:inst\|IDEXReg:inst9\|enARdFF_2:RWff " "Elaborating entity \"enARdFF_2\" for hierarchy \"pipelineProc:inst\|IDEXReg:inst9\|enARdFF_2:RWff\"" {  } { { "IDEXReg.vhd" "RWff" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/IDEXReg.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658429149044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8bit pipelineProc:inst\|IDEXReg:inst9\|reg_8bit:RD1Reg " "Elaborating entity \"reg_8bit\" for hierarchy \"pipelineProc:inst\|IDEXReg:inst9\|reg_8bit:RD1Reg\"" {  } { { "IDEXReg.vhd" "RD1Reg" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/IDEXReg.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658429149058 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_notValue reg_8bit.vhd(15) " "Verilog HDL or VHDL warning at reg_8bit.vhd(15): object \"int_notValue\" assigned a value but never read" {  } { { "reg_8bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/reg_8bit.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1658429149060 "|topLevel|pipelineProc:inst|IFIDReg:IFID|reg_8bit:PCadd4Reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_32bit pipelineProc:inst\|IDEXReg:inst9\|reg_32bit:instReg " "Elaborating entity \"reg_32bit\" for hierarchy \"pipelineProc:inst\|IDEXReg:inst9\|reg_32bit:instReg\"" {  } { { "IDEXReg.vhd" "instReg" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/IDEXReg.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658429149088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eightBitRegister pipelineProc:inst\|IDEXReg:inst9\|reg_32bit:instReg\|eightBitRegister:reg07 " "Elaborating entity \"eightBitRegister\" for hierarchy \"pipelineProc:inst\|IDEXReg:inst9\|reg_32bit:instReg\|eightBitRegister:reg07\"" {  } { { "reg_32bit.vhd" "reg07" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/reg_32bit.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658429149091 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_notValue 8bitregister.vhd(15) " "Verilog HDL or VHDL warning at 8bitregister.vhd(15): object \"int_notValue\" assigned a value but never read" {  } { { "8bitregister.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/8bitregister.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1658429149092 "|topLevel|pipelineProc:inst|IFIDReg:IFID|reg_32bit:instReg|eightBitRegister:reg07"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IFIDReg pipelineProc:inst\|IFIDReg:IFID " "Elaborating entity \"IFIDReg\" for hierarchy \"pipelineProc:inst\|IFIDReg:IFID\"" {  } { { "pipelineProc.bdf" "IFID" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/pipelineProc.bdf" { { 184 -376 -136 328 "IFID" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658429149151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator8_bit pipelineProc:inst\|comparator8_bit:BranchChkComp " "Elaborating entity \"comparator8_bit\" for hierarchy \"pipelineProc:inst\|comparator8_bit:BranchChkComp\"" {  } { { "pipelineProc.bdf" "BranchChkComp" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/pipelineProc.bdf" { { 400 296 448 512 "BranchChkComp" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658429149235 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outs comparator8_bit.vhd(22) " "VHDL Process Statement warning at comparator8_bit.vhd(22): signal \"outs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparator8_bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/comparator8_bit.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1658429149236 "|topLevel|pipelineProc:inst|comparator8_bit:BranchChkComp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outs comparator8_bit.vhd(23) " "VHDL Process Statement warning at comparator8_bit.vhd(23): signal \"outs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparator8_bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/comparator8_bit.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1658429149236 "|topLevel|pipelineProc:inst|comparator8_bit:BranchChkComp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "outs comparator8_bit.vhd(24) " "VHDL Process Statement warning at comparator8_bit.vhd(24): signal \"outs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "comparator8_bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/comparator8_bit.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1658429149236 "|topLevel|pipelineProc:inst|comparator8_bit:BranchChkComp"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "outs comparator8_bit.vhd(13) " "VHDL Process Statement warning at comparator8_bit.vhd(13): inferring latch(es) for signal or variable \"outs\", which holds its previous value in one or more paths through the process" {  } { { "comparator8_bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/comparator8_bit.vhd" 13 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1658429149236 "|topLevel|pipelineProc:inst|comparator8_bit:BranchChkComp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outs\[0\] comparator8_bit.vhd(13) " "Inferred latch for \"outs\[0\]\" at comparator8_bit.vhd(13)" {  } { { "comparator8_bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/comparator8_bit.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1658429149237 "|topLevel|pipelineProc:inst|comparator8_bit:BranchChkComp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outs\[1\] comparator8_bit.vhd(13) " "Inferred latch for \"outs\[1\]\" at comparator8_bit.vhd(13)" {  } { { "comparator8_bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/comparator8_bit.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1658429149237 "|topLevel|pipelineProc:inst|comparator8_bit:BranchChkComp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "outs\[2\] comparator8_bit.vhd(13) " "Inferred latch for \"outs\[2\]\" at comparator8_bit.vhd(13)" {  } { { "comparator8_bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/comparator8_bit.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1658429149237 "|topLevel|pipelineProc:inst|comparator8_bit:BranchChkComp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile pipelineProc:inst\|RegisterFile:RegFile " "Elaborating entity \"RegisterFile\" for hierarchy \"pipelineProc:inst\|RegisterFile:RegFile\"" {  } { { "pipelineProc.bdf" "RegFile" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/pipelineProc.bdf" { { 360 24 256 536 "RegFile" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658429149239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode5x32 pipelineProc:inst\|RegisterFile:RegFile\|Decode5x32:decodeTop " "Elaborating entity \"Decode5x32\" for hierarchy \"pipelineProc:inst\|RegisterFile:RegFile\|Decode5x32:decodeTop\"" {  } { { "RegisterFile.vhd" "decodeTop" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/RegisterFile.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658429149243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode2x4 pipelineProc:inst\|RegisterFile:RegFile\|Decode5x32:decodeTop\|Decode2x4:dec04 " "Elaborating entity \"Decode2x4\" for hierarchy \"pipelineProc:inst\|RegisterFile:RegFile\|Decode5x32:decodeTop\|Decode2x4:dec04\"" {  } { { "Decode5x32.vhd" "dec04" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/Decode5x32.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658429149246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decode3x8 pipelineProc:inst\|RegisterFile:RegFile\|Decode5x32:decodeTop\|Decode3x8:dec07 " "Elaborating entity \"Decode3x8\" for hierarchy \"pipelineProc:inst\|RegisterFile:RegFile\|Decode5x32:decodeTop\|Decode3x8:dec07\"" {  } { { "Decode5x32.vhd" "dec07" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/Decode5x32.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658429149248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX32_8bit pipelineProc:inst\|RegisterFile:RegFile\|MUX32_8bit:Mux1 " "Elaborating entity \"MUX32_8bit\" for hierarchy \"pipelineProc:inst\|RegisterFile:RegFile\|MUX32_8bit:Mux1\"" {  } { { "RegisterFile.vhd" "Mux1" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/RegisterFile.vhd" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658429149738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4_8bit pipelineProc:inst\|RegisterFile:RegFile\|MUX32_8bit:Mux1\|MUX4_8bit:MUXTop " "Elaborating entity \"MUX4_8bit\" for hierarchy \"pipelineProc:inst\|RegisterFile:RegFile\|MUX32_8bit:Mux1\|MUX4_8bit:MUXTop\"" {  } { { "MUX32_8bit.vhd" "MUXTop" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/MUX32_8bit.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658429149741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4_1bit pipelineProc:inst\|RegisterFile:RegFile\|MUX32_8bit:Mux1\|MUX4_8bit:MUXTop\|MUX4_1bit:m0 " "Elaborating entity \"MUX4_1bit\" for hierarchy \"pipelineProc:inst\|RegisterFile:RegFile\|MUX32_8bit:Mux1\|MUX4_8bit:MUXTop\|MUX4_1bit:m0\"" {  } { { "MUX4_8bit.vhd" "m0" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/MUX4_8bit.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658429149744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX8_8bit pipelineProc:inst\|RegisterFile:RegFile\|MUX32_8bit:Mux1\|MUX8_8bit:MUX07 " "Elaborating entity \"MUX8_8bit\" for hierarchy \"pipelineProc:inst\|RegisterFile:RegFile\|MUX32_8bit:Mux1\|MUX8_8bit:MUX07\"" {  } { { "MUX32_8bit.vhd" "MUX07" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/MUX32_8bit.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658429149760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX8_1bit pipelineProc:inst\|RegisterFile:RegFile\|MUX32_8bit:Mux1\|MUX8_8bit:MUX07\|MUX8_1bit:m0 " "Elaborating entity \"MUX8_1bit\" for hierarchy \"pipelineProc:inst\|RegisterFile:RegFile\|MUX32_8bit:Mux1\|MUX8_8bit:MUX07\|MUX8_1bit:m0\"" {  } { { "MUX8_8bit.vhd" "m0" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/MUX8_8bit.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658429149763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMWBReg pipelineProc:inst\|MEMWBReg:MEMWB " "Elaborating entity \"MEMWBReg\" for hierarchy \"pipelineProc:inst\|MEMWBReg:MEMWB\"" {  } { { "pipelineProc.bdf" "MEMWB" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/pipelineProc.bdf" { { 104 1680 1928 312 "MEMWB" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658429150279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXMEMReg pipelineProc:inst\|EXMEMReg:EXMEM " "Elaborating entity \"EXMEMReg\" for hierarchy \"pipelineProc:inst\|EXMEMReg:EXMEM\"" {  } { { "pipelineProc.bdf" "EXMEM" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/pipelineProc.bdf" { { 80 1120 1368 320 "EXMEM" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658429150397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU pipelineProc:inst\|ALU:inst21 " "Elaborating entity \"ALU\" for hierarchy \"pipelineProc:inst\|ALU:inst21\"" {  } { { "pipelineProc.bdf" "inst21" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/pipelineProc.bdf" { { 344 1152 1376 456 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658429150519 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AddSubCout ALU.vhd(15) " "Verilog HDL or VHDL warning at ALU.vhd(15): object \"AddSubCout\" assigned a value but never read" {  } { { "ALU.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/ALU.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1658429150520 "|topLevel|pipelineProc:inst|ALU:inst21"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AddSub_8bit pipelineProc:inst\|ALU:inst21\|AddSub_8bit:fa " "Elaborating entity \"AddSub_8bit\" for hierarchy \"pipelineProc:inst\|ALU:inst21\|AddSub_8bit:fa\"" {  } { { "ALU.vhd" "fa" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/ALU.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658429150524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder pipelineProc:inst\|ALU:inst21\|AddSub_8bit:fa\|fullAdder:fa0 " "Elaborating entity \"fullAdder\" for hierarchy \"pipelineProc:inst\|ALU:inst21\|AddSub_8bit:fa\|fullAdder:fa0\"" {  } { { "AddSub_8bit.vhd" "fa0" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/AddSub_8bit.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658429150527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4_8bit pipelineProc:inst\|MUX4_8bit:inst25 " "Elaborating entity \"MUX4_8bit\" for hierarchy \"pipelineProc:inst\|MUX4_8bit:inst25\"" {  } { { "pipelineProc.bdf" "inst25" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/pipelineProc.bdf" { { 376 560 720 520 "inst25" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658429150601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_8bit pipelineProc:inst\|MUX2_8bit:inst27 " "Elaborating entity \"MUX2_8bit\" for hierarchy \"pipelineProc:inst\|MUX2_8bit:inst27\"" {  } { { "pipelineProc.bdf" "inst27" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/pipelineProc.bdf" { { 120 2008 2168 232 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658429150616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Forwarding pipelineProc:inst\|Forwarding:inst24 " "Elaborating entity \"Forwarding\" for hierarchy \"pipelineProc:inst\|Forwarding:inst24\"" {  } { { "pipelineProc.bdf" "inst24" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/pipelineProc.bdf" { { 328 1528 1752 472 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658429150633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aluCU pipelineProc:inst\|aluCU:inst22 " "Elaborating entity \"aluCU\" for hierarchy \"pipelineProc:inst\|aluCU:inst22\"" {  } { { "pipelineProc.bdf" "inst22" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/pipelineProc.bdf" { { 408 912 1120 488 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658429150666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_5bit pipelineProc:inst\|MUX2_5bit:inst2 " "Elaborating entity \"MUX2_5bit\" for hierarchy \"pipelineProc:inst\|MUX2_5bit:inst2\"" {  } { { "pipelineProc.bdf" "inst2" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/pipelineProc.bdf" { { 576 216 376 688 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658429150669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_DQ pipelineProc:inst\|LPM_RAM_DQ:DataMemory " "Elaborating entity \"LPM_RAM_DQ\" for hierarchy \"pipelineProc:inst\|LPM_RAM_DQ:DataMemory\"" {  } { { "pipelineProc.bdf" "DataMemory" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/pipelineProc.bdf" { { 88 1448 1568 200 "DataMemory" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658429150717 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pipelineProc:inst\|LPM_RAM_DQ:DataMemory " "Elaborated megafunction instantiation \"pipelineProc:inst\|LPM_RAM_DQ:DataMemory\"" {  } { { "pipelineProc.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/pipelineProc.bdf" { { 88 1448 1568 200 "DataMemory" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1658429150718 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipelineProc:inst\|LPM_RAM_DQ:DataMemory " "Instantiated megafunction \"pipelineProc:inst\|LPM_RAM_DQ:DataMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658429150718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE dataMem.mif " "Parameter \"LPM_FILE\" = \"dataMem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658429150718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658429150718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658429150718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658429150718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658429150718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658429150718 ""}  } { { "pipelineProc.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/pipelineProc.bdf" { { 88 1448 1568 200 "DataMemory" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1658429150718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram pipelineProc:inst\|LPM_RAM_DQ:DataMemory\|altram:sram " "Elaborating entity \"altram\" for hierarchy \"pipelineProc:inst\|LPM_RAM_DQ:DataMemory\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658429150747 ""}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone IV E device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV E devices " "Assertion warning: altram does not support Cyclone IV E device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone IV E devices" {  } { { "altram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.tdf" 211 2 0 } } { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "pipelineProc.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/pipelineProc.bdf" { { 88 1448 1568 200 "DataMemory" "" } } } } { "topLevel.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/topLevel.bdf" { { 216 328 592 376 "inst" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1658429150748 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pipelineProc:inst\|LPM_RAM_DQ:DataMemory\|altram:sram pipelineProc:inst\|LPM_RAM_DQ:DataMemory " "Elaborated megafunction instantiation \"pipelineProc:inst\|LPM_RAM_DQ:DataMemory\|altram:sram\", which is child of megafunction instantiation \"pipelineProc:inst\|LPM_RAM_DQ:DataMemory\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 101 6 0 } } { "pipelineProc.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/pipelineProc.bdf" { { 88 1448 1568 200 "DataMemory" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658429150750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pipelineProc:inst\|LPM_RAM_DQ:DataMemory\|altram:sram\|altsyncram:ram_block " "Elaborating entity \"altsyncram\" for hierarchy \"pipelineProc:inst\|LPM_RAM_DQ:DataMemory\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658429150798 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pipelineProc:inst\|LPM_RAM_DQ:DataMemory\|altram:sram\|altsyncram:ram_block pipelineProc:inst\|LPM_RAM_DQ:DataMemory " "Elaborated megafunction instantiation \"pipelineProc:inst\|LPM_RAM_DQ:DataMemory\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"pipelineProc:inst\|LPM_RAM_DQ:DataMemory\"" {  } { { "altram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.tdf" 102 5 0 } } { "pipelineProc.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/pipelineProc.bdf" { { 88 1448 1568 200 "DataMemory" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658429150826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1u91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1u91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1u91 " "Found entity 1: altsyncram_1u91" {  } { { "db/altsyncram_1u91.tdf" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/db/altsyncram_1u91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429150898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658429150898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1u91 pipelineProc:inst\|LPM_RAM_DQ:DataMemory\|altram:sram\|altsyncram:ram_block\|altsyncram_1u91:auto_generated " "Elaborating entity \"altsyncram_1u91\" for hierarchy \"pipelineProc:inst\|LPM_RAM_DQ:DataMemory\|altram:sram\|altsyncram:ram_block\|altsyncram_1u91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658429150899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit pipelineProc:inst\|ControlUnit:inst17 " "Elaborating entity \"ControlUnit\" for hierarchy \"pipelineProc:inst\|ControlUnit:inst17\"" {  } { { "pipelineProc.bdf" "inst17" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/pipelineProc.bdf" { { 120 56 264 328 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658429150906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM pipelineProc:inst\|LPM_ROM:InstructionMemory " "Elaborating entity \"LPM_ROM\" for hierarchy \"pipelineProc:inst\|LPM_ROM:InstructionMemory\"" {  } { { "pipelineProc.bdf" "InstructionMemory" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/pipelineProc.bdf" { { 360 -624 -512 456 "InstructionMemory" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658429150932 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pipelineProc:inst\|LPM_ROM:InstructionMemory " "Elaborated megafunction instantiation \"pipelineProc:inst\|LPM_ROM:InstructionMemory\"" {  } { { "pipelineProc.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/pipelineProc.bdf" { { 360 -624 -512 456 "InstructionMemory" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1658429150933 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipelineProc:inst\|LPM_ROM:InstructionMemory " "Instantiated megafunction \"pipelineProc:inst\|LPM_ROM:InstructionMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658429150933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE InstMem.mif " "Parameter \"LPM_FILE\" = \"InstMem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658429150933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658429150933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658429150933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658429150933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658429150933 ""}  } { { "pipelineProc.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/pipelineProc.bdf" { { 360 -624 -512 456 "InstructionMemory" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1658429150933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom pipelineProc:inst\|LPM_ROM:InstructionMemory\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"pipelineProc:inst\|LPM_ROM:InstructionMemory\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658429150967 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pipelineProc:inst\|LPM_ROM:InstructionMemory\|altrom:srom pipelineProc:inst\|LPM_ROM:InstructionMemory " "Elaborated megafunction instantiation \"pipelineProc:inst\|LPM_ROM:InstructionMemory\|altrom:srom\", which is child of megafunction instantiation \"pipelineProc:inst\|LPM_ROM:InstructionMemory\"" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "pipelineProc.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/pipelineProc.bdf" { { 360 -624 -512 456 "InstructionMemory" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658429150969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pipelineProc:inst\|LPM_ROM:InstructionMemory\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"pipelineProc:inst\|LPM_ROM:InstructionMemory\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658429150981 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pipelineProc:inst\|LPM_ROM:InstructionMemory\|altrom:srom\|altsyncram:rom_block pipelineProc:inst\|LPM_ROM:InstructionMemory " "Elaborated megafunction instantiation \"pipelineProc:inst\|LPM_ROM:InstructionMemory\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"pipelineProc:inst\|LPM_ROM:InstructionMemory\"" {  } { { "altrom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "pipelineProc.bdf" "" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/pipelineProc.bdf" { { 360 -624 -512 456 "InstructionMemory" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658429151011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qd01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qd01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qd01 " "Found entity 1: altsyncram_qd01" {  } { { "db/altsyncram_qd01.tdf" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/db/altsyncram_qd01.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1658429151085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1658429151085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qd01 pipelineProc:inst\|LPM_ROM:InstructionMemory\|altrom:srom\|altsyncram:rom_block\|altsyncram_qd01:auto_generated " "Elaborating entity \"altsyncram_qd01\" for hierarchy \"pipelineProc:inst\|LPM_ROM:InstructionMemory\|altrom:srom\|altsyncram:rom_block\|altsyncram_qd01:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658429151087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8bit pipelineProc:inst\|reg_8bit:PC " "Elaborating entity \"reg_8bit\" for hierarchy \"pipelineProc:inst\|reg_8bit:PC\"" {  } { { "pipelineProc.bdf" "PC" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/pipelineProc.bdf" { { 240 -848 -640 352 "PC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658429151093 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "int_notValue reg_8bit.vhd(15) " "Verilog HDL or VHDL warning at reg_8bit.vhd(15): object \"int_notValue\" assigned a value but never read" {  } { { "reg_8bit.vhd" "" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/reg_8bit.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1658429151094 "|topLevel|pipelineProc:inst|reg_8bit:PC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder_8bit pipelineProc:inst\|fullAdder_8bit:PCADD4 " "Elaborating entity \"fullAdder_8bit\" for hierarchy \"pipelineProc:inst\|fullAdder_8bit:PCADD4\"" {  } { { "pipelineProc.bdf" "PCADD4" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/pipelineProc.bdf" { { 240 -576 -408 352 "PCADD4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658429151136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX8_32bit pipelineProc:inst\|MUX8_32bit:InstOutMUX " "Elaborating entity \"MUX8_32bit\" for hierarchy \"pipelineProc:inst\|MUX8_32bit:InstOutMUX\"" {  } { { "pipelineProc.bdf" "InstOutMUX" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/pipelineProc.bdf" { { 496 848 1016 704 "InstOutMUX" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658429151169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_32bit pipelineProc:inst\|MUX8_32bit:InstOutMUX\|MUX2_32bit:mux01 " "Elaborating entity \"MUX2_32bit\" for hierarchy \"pipelineProc:inst\|MUX8_32bit:InstOutMUX\|MUX2_32bit:mux01\"" {  } { { "MUX8_32bit.vhd" "mux01" { Text "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/MUX8_32bit.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658429151172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX8_8bit pipelineProc:inst\|MUX8_8bit:OutMux " "Elaborating entity \"MUX8_8bit\" for hierarchy \"pipelineProc:inst\|MUX8_8bit:OutMux\"" {  } { { "pipelineProc.bdf" "OutMux" { Schematic "C:/Users/Zander9909/OneDrive - University of Ottawa/Courses/3rd Year/Semester 2 - Summer 2022/CEG3156 - Computer Systems Design/Labs/Lab 3/pipelineProc.bdf" { { 560 1192 1352 768 "OutMux" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1658429151577 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[31\] " "Converted tri-state buffer \"pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[31\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1658429152547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[30\] " "Converted tri-state buffer \"pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[30\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1658429152547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[29\] " "Converted tri-state buffer \"pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[29\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1658429152547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[28\] " "Converted tri-state buffer \"pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[28\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1658429152547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[27\] " "Converted tri-state buffer \"pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[27\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1658429152547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[26\] " "Converted tri-state buffer \"pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[26\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1658429152547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[25\] " "Converted tri-state buffer \"pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[25\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1658429152547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[24\] " "Converted tri-state buffer \"pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[24\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1658429152547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[23\] " "Converted tri-state buffer \"pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[23\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1658429152547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[22\] " "Converted tri-state buffer \"pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[22\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1658429152547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[21\] " "Converted tri-state buffer \"pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[21\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1658429152547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[20\] " "Converted tri-state buffer \"pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[20\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1658429152547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[19\] " "Converted tri-state buffer \"pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[19\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1658429152547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[18\] " "Converted tri-state buffer \"pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[18\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1658429152547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[17\] " "Converted tri-state buffer \"pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[17\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1658429152547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[16\] " "Converted tri-state buffer \"pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[16\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1658429152547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[15\] " "Converted tri-state buffer \"pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[15\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1658429152547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[14\] " "Converted tri-state buffer \"pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[14\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1658429152547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[13\] " "Converted tri-state buffer \"pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[13\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1658429152547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[12\] " "Converted tri-state buffer \"pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[12\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1658429152547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[11\] " "Converted tri-state buffer \"pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[11\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1658429152547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[10\] " "Converted tri-state buffer \"pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[10\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1658429152547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[9\] " "Converted tri-state buffer \"pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[9\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1658429152547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[8\] " "Converted tri-state buffer \"pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[8\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1658429152547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[7\] " "Converted tri-state buffer \"pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[7\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1658429152547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[6\] " "Converted tri-state buffer \"pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[6\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1658429152547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[5\] " "Converted tri-state buffer \"pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[5\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1658429152547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[4\] " "Converted tri-state buffer \"pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[4\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1658429152547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[3\] " "Converted tri-state buffer \"pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[3\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1658429152547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[2\] " "Converted tri-state buffer \"pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[2\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1658429152547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[1\] " "Converted tri-state buffer \"pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[1\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1658429152547 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[0\] " "Converted tri-state buffer \"pipelineProc:inst\|lpm_rom:InstructionMemory\|otri\[0\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1658429152547 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1658429152547 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1658429154134 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1658429159595 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1658429161623 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1658429161623 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1376 " "Implemented 1376 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1658429161816 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1658429161816 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1284 " "Implemented 1284 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1658429161816 ""} { "Info" "ICUT_CUT_TM_RAMS" "40 " "Implemented 40 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1658429161816 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1658429161816 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4687 " "Peak virtual memory: 4687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1658429161879 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 21 14:46:01 2022 " "Processing ended: Thu Jul 21 14:46:01 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1658429161879 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1658429161879 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1658429161879 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1658429161879 ""}
