Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Fri May 10 08:45:20 2019
| Host             : DESKTOP-2U2CESD running 64-bit major release  (build 9200)
| Command          : report_power -file test_env_power_routed.rpt -pb test_env_power_summary_routed.pb -rpx test_env_power_routed.rpx
| Design           : test_env
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.086        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.014        |
| Device Static (W)        | 0.072        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 84.6         |
| Junction Temperature (C) | 25.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.001 |        3 |       --- |             --- |
| Slice Logic              |    <0.001 |      525 |       --- |             --- |
|   LUT as Logic           |    <0.001 |      202 |     20800 |            0.97 |
|   CARRY4                 |    <0.001 |       20 |      8150 |            0.25 |
|   Register               |    <0.001 |       94 |     41600 |            0.23 |
|   F7/F8 Muxes            |    <0.001 |       65 |     32600 |            0.20 |
|   LUT as Distributed RAM |    <0.001 |       88 |      9600 |            0.92 |
|   Others                 |     0.000 |       11 |       --- |             --- |
| Signals                  |     0.001 |      376 |       --- |             --- |
| I/O                      |     0.011 |       29 |       106 |           27.36 |
| Static Power             |     0.072 |          |           |                 |
| Total                    |     0.086 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.013 |       0.003 |      0.010 |
| Vccaux    |       1.800 |     0.013 |       0.000 |      0.013 |
| Vcco33    |       3.300 |     0.004 |       0.003 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clk    |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------+-----------+
| Name                            | Power (W) |
+---------------------------------+-----------+
| test_env                        |     0.014 |
|   C2                            |    <0.001 |
|   C3                            |    <0.001 |
|   C4                            |     0.001 |
|   C5                            |    <0.001 |
|     C3                          |    <0.001 |
|       reg_file_reg_r1_0_7_0_5   |    <0.001 |
|       reg_file_reg_r1_0_7_12_15 |    <0.001 |
|       reg_file_reg_r1_0_7_6_11  |    <0.001 |
|       reg_file_reg_r2_0_7_0_5   |    <0.001 |
|       reg_file_reg_r2_0_7_12_15 |    <0.001 |
|       reg_file_reg_r2_0_7_6_11  |    <0.001 |
|   C7                            |    <0.001 |
|   C8                            |    <0.001 |
|     RAM_reg_0_255_0_0           |    <0.001 |
|     RAM_reg_0_255_10_10         |    <0.001 |
|     RAM_reg_0_255_11_11         |    <0.001 |
|     RAM_reg_0_255_12_12         |    <0.001 |
|     RAM_reg_0_255_13_13         |    <0.001 |
|     RAM_reg_0_255_14_14         |    <0.001 |
|     RAM_reg_0_255_15_15         |    <0.001 |
|     RAM_reg_0_255_1_1           |    <0.001 |
|     RAM_reg_0_255_2_2           |    <0.001 |
|     RAM_reg_0_255_3_3           |    <0.001 |
|     RAM_reg_0_255_4_4           |    <0.001 |
|     RAM_reg_0_255_5_5           |    <0.001 |
|     RAM_reg_0_255_6_6           |    <0.001 |
|     RAM_reg_0_255_7_7           |    <0.001 |
|     RAM_reg_0_255_8_8           |    <0.001 |
|     RAM_reg_0_255_9_9           |    <0.001 |
+---------------------------------+-----------+


