$date
	Thu Nov 12 19:19:28 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module top_tb $end
$var wire 1 ! done $end
$var wire 16 " GCD [15:0] $end
$var reg 1 # clk $end
$var reg 16 $ data_in [15:0] $end
$var reg 1 % start $end
$scope module t0 $end
$var wire 16 & GCD [15:0] $end
$var wire 1 # clk $end
$var wire 16 ' data_in [15:0] $end
$var wire 1 % start $end
$var wire 1 ( sel_in $end
$var wire 1 ) sel2 $end
$var wire 1 * sel1 $end
$var wire 1 + lt $end
$var wire 1 , gt $end
$var wire 1 - eq $end
$var wire 1 ! done $end
$var wire 1 . LdB $end
$var wire 1 / LdA $end
$var wire 16 0 BUS [15:0] $end
$scope module CTRL $end
$var wire 1 # clk $end
$var wire 1 % start $end
$var wire 1 + lt $end
$var wire 1 , gt $end
$var wire 1 - eq $end
$var reg 1 / LdA $end
$var reg 1 . LdB $end
$var reg 1 ! done $end
$var reg 1 * sel1 $end
$var reg 1 ) sel2 $end
$var reg 1 ( sel_in $end
$var reg 3 1 state [2:0] $end
$upscope $end
$scope module DAT $end
$var wire 16 2 GCD [15:0] $end
$var wire 1 / LdA $end
$var wire 1 . LdB $end
$var wire 1 # clk $end
$var wire 16 3 data_in [15:0] $end
$var wire 1 * sel1 $end
$var wire 1 ) sel2 $end
$var wire 1 ( sel_in $end
$var wire 1 + lt $end
$var wire 1 , gt $end
$var wire 1 - eq $end
$var wire 16 4 Y [15:0] $end
$var wire 16 5 X [15:0] $end
$var wire 16 6 SubOut [15:0] $end
$var wire 16 7 Bus [15:0] $end
$var wire 16 8 Bout [15:0] $end
$var wire 16 9 Aout [15:0] $end
$scope module A $end
$var wire 1 # clk $end
$var wire 1 / load $end
$var wire 16 : data_in [15:0] $end
$var reg 16 ; data_out [15:0] $end
$upscope $end
$scope module B $end
$var wire 1 # clk $end
$var wire 1 . load $end
$var wire 16 < data_in [15:0] $end
$var reg 16 = data_out [15:0] $end
$upscope $end
$scope module COMP $end
$var wire 16 > data1 [15:0] $end
$var wire 16 ? data2 [15:0] $end
$var wire 1 + lt $end
$var wire 1 , gt $end
$var wire 1 - eq $end
$upscope $end
$scope module MUX_in1 $end
$var wire 16 @ in0 [15:0] $end
$var wire 16 A in1 [15:0] $end
$var wire 1 * sel $end
$var wire 16 B out [15:0] $end
$upscope $end
$scope module MUX_in2 $end
$var wire 16 C in0 [15:0] $end
$var wire 16 D in1 [15:0] $end
$var wire 1 ) sel $end
$var wire 16 E out [15:0] $end
$upscope $end
$scope module MUX_load $end
$var wire 16 F in1 [15:0] $end
$var wire 1 ( sel $end
$var wire 16 G out [15:0] $end
$var wire 16 H in0 [15:0] $end
$upscope $end
$scope module SB $end
$var wire 16 I in1 [15:0] $end
$var wire 16 J in2 [15:0] $end
$var reg 16 K out [15:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx K
bx J
bx I
bx H
bx G
bx F
bx E
bx D
bx C
bx B
bx A
bx @
bx ?
bx >
bx =
bx <
bx ;
bx :
bx 9
bx 8
bx 7
bx 6
bx 5
bx 4
bx 3
bx 2
bx 1
bx 0
x/
x.
x-
x,
x+
x*
x)
x(
bx '
bx &
1%
bx $
0#
bx "
x!
$end
#5000
1/
0.
0*
0)
1(
0!
b0 1
1#
#10000
0#
#12000
b10001111 "
b10001111 &
b10001111 0
b10001111 2
b10001111 7
b10001111 :
b10001111 <
b10001111 G
b10001111 $
b10001111 '
b10001111 3
b10001111 F
#15000
b0 6
b0 H
b0 K
0/
1.
b10001111 5
b10001111 B
b10001111 I
b10001111 4
b10001111 E
b10001111 J
b1 1
b10001111 9
b10001111 ;
b10001111 >
b10001111 @
b10001111 C
1#
#20000
0#
#22000
b1001110 "
b1001110 &
b1001110 0
b1001110 2
b1001110 7
b1001110 :
b1001110 <
b1001110 G
b1001110 $
b1001110 '
b1001110 3
b1001110 F
#25000
b1000001 6
b1000001 H
b1000001 K
b1001110 4
b1001110 E
b1001110 J
b1000001 "
b1000001 &
b1000001 0
b1000001 2
b1000001 7
b1000001 :
b1000001 <
b1000001 G
1/
0.
1)
0(
0+
1,
0-
b1001110 8
b1001110 =
b1001110 ?
b1001110 A
b1001110 D
b10 1
1#
#30000
0#
#35000
b1101 "
b1101 &
b1101 0
b1101 2
b1101 7
b1101 :
b1101 <
b1101 G
b1000001 4
b1000001 E
b1000001 J
b1101 6
b1101 H
b1101 K
0/
1.
1*
0)
b1001110 5
b1001110 B
b1001110 I
b100 1
1+
0,
b1000001 9
b1000001 ;
b1000001 >
b1000001 @
b1000001 C
1#
#40000
0#
#45000
b110100 "
b110100 &
b110100 0
b110100 2
b110100 7
b110100 :
b110100 <
b110100 G
b110100 6
b110100 H
b110100 K
b1101 4
b1101 E
b1101 J
b1000001 5
b1000001 B
b1000001 I
1/
0.
0*
1)
0+
1,
b1101 8
b1101 =
b1101 ?
b1101 A
b1101 D
b11 1
1#
#50000
0#
#55000
b100111 "
b100111 &
b100111 0
b100111 2
b100111 7
b100111 :
b100111 <
b100111 G
b100111 6
b100111 H
b100111 K
b110100 5
b110100 B
b110100 I
b100 1
b110100 9
b110100 ;
b110100 >
b110100 @
b110100 C
1#
#60000
0#
#65000
b11010 "
b11010 &
b11010 0
b11010 2
b11010 7
b11010 :
b11010 <
b11010 G
b11010 6
b11010 H
b11010 K
b100111 5
b100111 B
b100111 I
b100111 9
b100111 ;
b100111 >
b100111 @
b100111 C
1#
#70000
0#
#75000
b1101 "
b1101 &
b1101 0
b1101 2
b1101 7
b1101 :
b1101 <
b1101 G
b1101 6
b1101 H
b1101 K
b11010 5
b11010 B
b11010 I
b11010 9
b11010 ;
b11010 >
b11010 @
b11010 C
1#
#80000
0#
#85000
b0 "
b0 &
b0 0
b0 2
b0 7
b0 :
b0 <
b0 G
b0 6
b0 H
b0 K
b1101 5
b1101 B
b1101 I
0,
1-
b1101 9
b1101 ;
b1101 >
b1101 @
b1101 C
1#
#90000
0#
#95000
b0 "
b0 &
b0 0
b0 2
b0 7
b0 :
b0 <
b0 G
b0 4
b0 E
b0 J
b0 6
b0 H
b0 K
0/
0)
1!
b0 5
b0 B
b0 I
b101 1
1+
0-
b0 9
b0 ;
b0 >
b0 @
b0 C
1#
#100000
0#
#105000
1#
#110000
0#
#115000
1#
#120000
0#
#125000
1#
#130000
0#
#135000
1#
#140000
0#
#145000
1#
#150000
0#
#155000
1#
#160000
0#
#165000
1#
#170000
0#
#175000
1#
#180000
0#
#185000
1#
#190000
0#
#195000
1#
#200000
0#
#205000
1#
#210000
0#
#215000
1#
#220000
0#
#225000
1#
#230000
0#
#235000
1#
#240000
0#
#245000
1#
#250000
0#
#255000
1#
#260000
0#
#265000
1#
#270000
0#
#275000
1#
#280000
0#
#285000
1#
#290000
0#
#295000
1#
#300000
0#
#305000
1#
#310000
0#
#315000
1#
#320000
0#
#325000
1#
#330000
0#
#335000
1#
#340000
0#
#345000
1#
#350000
0#
#355000
1#
#360000
0#
#365000
1#
#370000
0#
#375000
1#
#380000
0#
#385000
1#
#390000
0#
#395000
1#
#400000
0#
#405000
1#
#410000
0#
#415000
1#
#420000
0#
#425000
1#
#430000
0#
#435000
1#
#440000
0#
#445000
1#
#450000
0#
#455000
1#
#460000
0#
#465000
1#
#470000
0#
#475000
1#
#480000
0#
#485000
1#
#490000
0#
#495000
1#
#500000
0#
#505000
1#
#510000
0#
#515000
1#
#520000
0#
#525000
1#
#530000
0#
#535000
1#
#540000
0#
#545000
1#
#550000
0#
#555000
1#
#560000
0#
#565000
1#
#570000
0#
#575000
1#
#580000
0#
#585000
1#
#590000
0#
#595000
1#
#600000
0#
#605000
1#
#610000
0#
#615000
1#
#620000
0#
#625000
1#
#630000
0#
#635000
1#
#640000
0#
#645000
1#
#650000
0#
#655000
1#
#660000
0#
#665000
1#
#670000
0#
#675000
1#
#680000
0#
#685000
1#
#690000
0#
#695000
1#
#700000
0#
#705000
1#
#710000
0#
#715000
1#
#720000
0#
#725000
1#
#730000
0#
#735000
1#
#740000
0#
#745000
1#
#750000
0#
#755000
1#
#760000
0#
#765000
1#
#770000
0#
#775000
1#
#780000
0#
#785000
1#
#790000
0#
#795000
1#
#800000
0#
#805000
1#
#810000
0#
#815000
1#
#820000
0#
#825000
1#
#830000
0#
#835000
1#
#840000
0#
#845000
1#
#850000
0#
#855000
1#
#860000
0#
#865000
1#
#870000
0#
#875000
1#
#880000
0#
#885000
1#
#890000
0#
#895000
1#
#900000
0#
#905000
1#
#910000
0#
#915000
1#
#920000
0#
#925000
1#
#930000
0#
#935000
1#
#940000
0#
#945000
1#
#950000
0#
#955000
1#
#960000
0#
#965000
1#
#970000
0#
#975000
1#
#980000
0#
#985000
1#
#990000
0#
#995000
1#
#1000000
0#
#1005000
1#
#1010000
0#
#1015000
1#
#1020000
0#
#1022000
