{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79966,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79985,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000335295,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000258907,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 6.95346e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000258907,
	"finish__design__instance__count__class:antenna_cell": 16,
	"finish__design__instance__area__class:antenna_cell": 40.0384,
	"finish__design__instance__count__class:buffer": 20,
	"finish__design__instance__area__class:buffer": 143.888,
	"finish__design__instance__count__class:clock_buffer": 18,
	"finish__design__instance__area__class:clock_buffer": 417.901,
	"finish__design__instance__count__class:timing_repair_buffer": 412,
	"finish__design__instance__area__class:timing_repair_buffer": 2419.82,
	"finish__design__instance__count__class:inverter": 6,
	"finish__design__instance__area__class:inverter": 22.5216,
	"finish__design__instance__count__class:clock_inverter": 12,
	"finish__design__instance__area__class:clock_inverter": 185.178,
	"finish__design__instance__count__class:sequential_cell": 142,
	"finish__design__instance__area__class:sequential_cell": 3554.66,
	"finish__design__instance__count__class:multi_input_combinational_cell": 181,
	"finish__design__instance__area__class:multi_input_combinational_cell": 1802.98,
	"finish__design__instance__count": 807,
	"finish__design__instance__area": 8586.99,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 3.0586,
	"finish__clock__skew__setup": 0.0132513,
	"finish__clock__skew__hold": 0.0132513,
	"finish__timing__drv__max_slew_limit": 0.488973,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.841257,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00205947,
	"finish__power__switching__total": 0.000574705,
	"finish__power__leakage__total": 4.29507e-09,
	"finish__power__total": 0.00263418,
	"finish__design__io": 284,
	"finish__design__die__area": 10566.8,
	"finish__design__core__area": 9819.42,
	"finish__design__instance__count": 940,
	"finish__design__instance__area": 8753.4,
	"finish__design__instance__count__stdcell": 940,
	"finish__design__instance__area__stdcell": 8753.4,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.891437,
	"finish__design__instance__utilization__stdcell": 0.891437,
	"finish__design__rows": 36,
	"finish__design__rows:unithd": 36,
	"finish__design__sites": 7848,
	"finish__design__sites:unithd": 7848,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}