instruction,srl,lbu,andi,ori,jr
REgWrite,1,1,1,1,1
RegDST,0,0,0,0,0
ALUSrc,11,01,01,11,xx
Branch,0,0,0,0,0
MemWrite,0,0,0,0,0
MemtoReg,0,0,0,0,0
Jump,0,0,0,0,0
aluop,100,000,100,011,xx
ne,0,0,0,0,0
half,0,0,0,0,0
b,0,0,0,0,0
lbu,0,1,0,0,0
oneZero,1,1,0,1,1
jr,0,0,0,0,0,0,1
