INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ketted/Desktop/cs2022_2/alu/rv32icpu.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ketted/Desktop/cs2022_2/alu/rv32icpu.srcs/sources_1/new/top_alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ketted/Desktop/cs2022_2/alu/rv32icpu.srcs/sources_1/new/multipler32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multipler32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ketted/Desktop/cs2022_2/alu/rv32icpu.srcs/sources_1/new/adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ketted/Desktop/cs2022_2/alu/rv32icpu.srcs/sim_1/new/tb_alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ketted/Desktop/cs2022_2/alu/rv32icpu.srcs/sim_1/new/tb_multipler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_multipler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ketted/Desktop/cs2022_2/alu/rv32icpu.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
