# SingleCycleMIPS
An implementation of the MIPS Single Cycle Processor using VHDL.
![Single Cycle Datapath](https://www.cise.ufl.edu/~mssz/CompOrg/Figure4.11-MIPSdatapathR-lod-beq.gif "Single Cycle Datapath")

### Supported instructions:
* Load word _(lw)_
* Store word _(sw)_
* Branch on equal _(beq)_
* R-type instructions _(add, sub, and etc.)_
* Add immediate _(addi)_
