---
layout: archive
title: "Publications"
permalink: /publications/
author_profile: true
---

{% if author.googlescholar %}
You can also find my articles on <u><a href="{{author.googlescholar}}">my Google Scholar profile</a>.</u>
{% endif %}

{% include base_path %}

## Works done during my Ph.D.
<!-- 1. **Yi-Chien Lin**, Haoyang Fan, Viktor Prasanna. "_Accelerating GNN Inference via Automated Parallel Execution on Edge Heterogeneous Platforms_", International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD), 2025 -->

<!-- 2. Rakshith Jayanth, **Yi-Chien Lin**, Souvik Kundu, Deepak A. Mathaikutty, and Viktor Prasanna. "_ACCLAIM: Accelerating Long Context LLM Inference on Heterogeneous Edge Platforms_", The Latin America High Performance Computing (CARLA), 2025 -->

1. Haoyang Fan, **Yi-Chien Lin**, Viktor Prasanna. ["_ELLIE: Energy-Efficient LLM Inference at the Edge Via Prefill-Decode Splitting_,"](https://ieeexplore.ieee.org/document/11113611) International Conference on Application Specific Systems, Architectures and Processors (ASAP), 2025.

2. Sachini Wickramasinghe, **Yi-Chien Lin**, Cauligi Raghavendra, Viktor Prasanna. ["_SMART: High-Performance SAR ATR Through Model-Architecture Co-Design on FPGA_,"](https://ieeexplore.ieee.org/abstract/document/11008988) IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM), 2025.

3. **Yi-Chien Lin**, Woosuk Kwon, Ronald Pineda, and Fanny Nina Paravecino. ["_Toward High-Performance LLM Serving: A
Simulation-Based Approach for Identifying Optimal Parallelism_",](https://arxiv.org/abs/2411.17651) arXiv preprint arXiv:2411.17651, 2024.

4. **Yi-Chien Lin**, Zhijie Xu, Viktor Prasanna, ["_xBS-GNN: Accelerating Billion-Scale GNN Training on FPGA_,"](https://dl.acm.org/doi/10.1109/SCW63240.2024.00091) Workshops of
The International Conference on High Performance Computing, Network, Storage, and Analysis (SC-W), 2024.

5. **Yi-Chien Lin**, Gangda Deng, Viktor Prasanna, ["_A Unified CPU-GPU Protocol for GNN Training_,"](https://arxiv.org/abs/2403.17092) 21st ACM International Conference on Computing Frontiers (CF), 2024

6. **Yi-Chien Lin**, Yuyang Chen, Sameh Gobriel, Nilesh Jain, Gopi Krishna Jha, Viktor Prasanna, ["_ARGO: An Auto-Tuning Runtime System for Scalable GNN Training on Multi-Core Processor_,"](https://arxiv.org/abs/2402.03671) IEEE International Parallel & Distributed Processing Symposium (IPDPS), 2024 **[Best Paper Nominee]**

7. **Yi-Chien Lin**, Bingyi Zhang, Viktor Prasanna, ["_HitGNN: High-throughput GNN Training Framework on CPU+Multi-FPGA Heterogeneous Platform_,"](https://arxiv.org/abs/2303.01568) IEEE Transactions on Parallel and Distributed Systems (TPDS), 2024

8. **Yi-Chien Lin**, Viktor Prasanna, ["_HyScale-GNN: A Scalable Hybrid GNN Training System on Single-Node Heterogeneous Architecture_,"](https://arxiv.org/abs/2303.00158) IEEE International Parallel & Distributed Processing Symposium (IPDPS), 2023

9. **Yi-Chien Lin**, Bingyi Zhang, Viktor Prasanna, ["_Accelerating GNN Training on CPU+Multi-FPGA Heterogeneous Platform_,"](https://link.springer.com/chapter/10.1007/978-3-031-23821-5_2) The Latin America High Performance Computing (CARLA), 2022

10. **Yi-Chien Lin**, Bingyi Zhang, Viktor Prasanna, ["_HP-GNN: Generating High Throughput GNN Training Implementation on CPU-FPGA Heterogeneous Platform_,"](https://dl.acm.org/doi/10.1145/3490422.3502359) International Symposium on Field-Programmable Gate Arrays (FPGA), 2022

11. **Yi-Chien Lin**, Bingyi Zhang, Viktor Prasanna, ["_GCN Inference Acceleration using High-Level Synthesis_,"](https://ieeexplore.ieee.org/document/9622801) IEEE High Performance Extreme Computing Conference (HPEC), 2021

## Works done during my undergrad

1. **Yi-Chien Lin**, Chih-Hung Lin, Ling-Yu Wu, Chih-Shiuan Lee, ["_Face Orientation-Based Cursor Positioning on Display Screens_,"](https://patentscope.wipo.int/search/en/detail.jsf?docId=WO2021145855) WIPO Patent No. WO/2021/145855, 2021

2. Jing-Ping Wu, **Yi-Chien Lin**, Ying-Wei Wu, Shih-Wei Hsieh, Ching-Hsuan Tai, and Yi-Chang Lu., ["_A Memory-Efficient Accelerator for DNA Sequence Alignment with Two-Piece Affine Gap Tracebacks_,"](https://ieeexplore.ieee.org/abstract/document/9401771/) IEEE International Symposium on Circuits and Systems (ISCAS), 2021
