// Seed: 3009488629
module module_0;
  assign id_1 = 1;
  assign (strong1, highz0) id_1 = id_1 - id_1;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    output supply0 id_2,
    input tri id_3,
    output tri id_4,
    input supply1 id_5,
    output wire id_6,
    input uwire id_7,
    input wor id_8,
    input wor id_9,
    output uwire id_10,
    output uwire id_11,
    output tri id_12,
    output wand id_13,
    output wire id_14,
    output wor id_15
);
  wire id_17;
  for (id_18 = 1; 1; id_12 = 1) assign id_4 = id_7;
  module_0();
endmodule
