# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: /home/gme/guilherme.manske/logic-gates-hls/vivado/logic_gates/logic_gates.srcs/sources_1/bd/D_and_gate/ip/D_and_gate_and_gate_0_2/D_and_gate_and_gate_0_2.xci
# IP: The module: 'D_and_gate_and_gate_0_2' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: /home/gme/guilherme.manske/logic-gates-hls/vivado/logic_gates/logic_gates.gen/sources_1/bd/D_and_gate/ip/D_and_gate_and_gate_0_2/constraints/and_gate_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'D_and_gate_and_gate_0_2'. Do not add the DONT_TOUCH constraint.
set_property KEEP_HIERARCHY SOFT [get_cells inst -quiet] -quiet

# IP: /home/gme/guilherme.manske/logic-gates-hls/vivado/logic_gates/logic_gates.srcs/sources_1/bd/D_and_gate/ip/D_and_gate_and_gate_0_2/D_and_gate_and_gate_0_2.xci
# IP: The module: 'D_and_gate_and_gate_0_2' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: /home/gme/guilherme.manske/logic-gates-hls/vivado/logic_gates/logic_gates.gen/sources_1/bd/D_and_gate/ip/D_and_gate_and_gate_0_2/constraints/and_gate_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'D_and_gate_and_gate_0_2'. Do not add the DONT_TOUCH constraint.
#dup# set_property KEEP_HIERARCHY SOFT [get_cells inst -quiet] -quiet
