Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Apr 12 02:00:05 2025
| Host         : TON running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_imu_processor_timing_summary_routed.rpt -pb uart_imu_processor_timing_summary_routed.pb -rpx uart_imu_processor_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_imu_processor
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  92          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (92)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (157)
5. checking no_input_delay (1)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (92)
-------------------------
 There are 92 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (157)
--------------------------------------------------
 There are 157 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  162          inf        0.000                      0                  162           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           162 Endpoints
Min Delay           162 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx_data_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.508ns  (logic 4.266ns (56.811%)  route 3.243ns (43.189%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE                         0.000     0.000 r  tx_data_reg[3]/C
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  tx_data_reg[3]/Q
                         net (fo=5, routed)           0.815     1.234    tx_data_reg_n_0_[3]
    SLICE_X0Y104         LUT2 (Prop_lut2_I0_O)        0.296     1.530 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.428     3.958    led_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551     7.508 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.508    led[3]
    N14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_data_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.310ns  (logic 4.268ns (58.383%)  route 3.042ns (41.617%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE                         0.000     0.000 r  tx_data_reg[3]/C
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  tx_data_reg[3]/Q
                         net (fo=5, routed)           0.994     1.413    tx_data_reg_n_0_[3]
    SLICE_X0Y104         LUT2 (Prop_lut2_I1_O)        0.296     1.709 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.048     3.757    led_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553     7.310 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.310    led[2]
    J13                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_data_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.287ns  (logic 4.480ns (61.485%)  route 2.806ns (38.515%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE                         0.000     0.000 r  tx_data_reg[3]/C
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  tx_data_reg[3]/Q
                         net (fo=5, routed)           0.994     1.413    tx_data_reg_n_0_[3]
    SLICE_X0Y104         LUT2 (Prop_lut2_I0_O)        0.324     1.737 r  led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.812     3.549    led_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.737     7.287 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.287    led[1]
    K15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_rx_inst/tick_count_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.255ns  (logic 1.882ns (30.093%)  route 4.372ns (69.907%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 f  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    C17                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  uart_rx_IBUF_inst/O
                         net (fo=12, routed)          1.931     3.441    uart_rx_inst/uart_rx_IBUF
    SLICE_X2Y113         LUT4 (Prop_lut4_I1_O)        0.124     3.565 r  uart_rx_inst/tick_count[9]_i_7/O
                         net (fo=1, routed)           0.780     4.346    uart_rx_inst/tick_count[9]_i_7_n_0
    SLICE_X2Y113         LUT6 (Prop_lut6_I3_O)        0.124     4.470 r  uart_rx_inst/tick_count[9]_i_2/O
                         net (fo=11, routed)          0.913     5.383    uart_rx_inst/tick_count
    SLICE_X2Y114         LUT2 (Prop_lut2_I0_O)        0.124     5.507 r  uart_rx_inst/tick_count[9]_i_1/O
                         net (fo=4, routed)           0.748     6.255    uart_rx_inst/tick_count[9]_i_1_n_0
    SLICE_X3Y115         FDRE                                         r  uart_rx_inst/tick_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_rx_inst/tick_count_reg[8]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.255ns  (logic 1.882ns (30.093%)  route 4.372ns (69.907%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 f  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    C17                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  uart_rx_IBUF_inst/O
                         net (fo=12, routed)          1.931     3.441    uart_rx_inst/uart_rx_IBUF
    SLICE_X2Y113         LUT4 (Prop_lut4_I1_O)        0.124     3.565 r  uart_rx_inst/tick_count[9]_i_7/O
                         net (fo=1, routed)           0.780     4.346    uart_rx_inst/tick_count[9]_i_7_n_0
    SLICE_X2Y113         LUT6 (Prop_lut6_I3_O)        0.124     4.470 r  uart_rx_inst/tick_count[9]_i_2/O
                         net (fo=11, routed)          0.913     5.383    uart_rx_inst/tick_count
    SLICE_X2Y114         LUT2 (Prop_lut2_I0_O)        0.124     5.507 r  uart_rx_inst/tick_count[9]_i_1/O
                         net (fo=4, routed)           0.748     6.255    uart_rx_inst/tick_count[9]_i_1_n_0
    SLICE_X3Y115         FDRE                                         r  uart_rx_inst/tick_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_rx_inst/tick_count_reg[9]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.255ns  (logic 1.882ns (30.093%)  route 4.372ns (69.907%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 f  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    C17                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  uart_rx_IBUF_inst/O
                         net (fo=12, routed)          1.931     3.441    uart_rx_inst/uart_rx_IBUF
    SLICE_X2Y113         LUT4 (Prop_lut4_I1_O)        0.124     3.565 r  uart_rx_inst/tick_count[9]_i_7/O
                         net (fo=1, routed)           0.780     4.346    uart_rx_inst/tick_count[9]_i_7_n_0
    SLICE_X2Y113         LUT6 (Prop_lut6_I3_O)        0.124     4.470 r  uart_rx_inst/tick_count[9]_i_2/O
                         net (fo=11, routed)          0.913     5.383    uart_rx_inst/tick_count
    SLICE_X2Y114         LUT2 (Prop_lut2_I0_O)        0.124     5.507 r  uart_rx_inst/tick_count[9]_i_1/O
                         net (fo=4, routed)           0.748     6.255    uart_rx_inst/tick_count[9]_i_1_n_0
    SLICE_X2Y115         FDRE                                         r  uart_rx_inst/tick_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx
                            (input port)
  Destination:            uart_rx_inst/tick_count_reg[7]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.213ns  (logic 1.882ns (30.294%)  route 4.331ns (69.706%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 f  uart_rx (IN)
                         net (fo=0)                   0.000     0.000    uart_rx
    C17                  IBUF (Prop_ibuf_I_O)         1.510     1.510 f  uart_rx_IBUF_inst/O
                         net (fo=12, routed)          1.931     3.441    uart_rx_inst/uart_rx_IBUF
    SLICE_X2Y113         LUT4 (Prop_lut4_I1_O)        0.124     3.565 r  uart_rx_inst/tick_count[9]_i_7/O
                         net (fo=1, routed)           0.780     4.346    uart_rx_inst/tick_count[9]_i_7_n_0
    SLICE_X2Y113         LUT6 (Prop_lut6_I3_O)        0.124     4.470 r  uart_rx_inst/tick_count[9]_i_2/O
                         net (fo=11, routed)          0.913     5.383    uart_rx_inst/tick_count
    SLICE_X2Y114         LUT2 (Prop_lut2_I0_O)        0.124     5.507 r  uart_rx_inst/tick_count[9]_i_1/O
                         net (fo=4, routed)           0.706     6.213    uart_rx_inst/tick_count[9]_i_1_n_0
    SLICE_X3Y113         FDRE                                         r  uart_rx_inst/tick_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number_valid_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.062ns  (logic 4.038ns (66.615%)  route 2.024ns (33.385%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE                         0.000     0.000 r  number_valid_reg/C
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  number_valid_reg/Q
                         net (fo=4, routed)           2.024     2.542    led_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520     6.062 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.062    led[0]
    H17                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 imu_value_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lr_unit/z_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.853ns  (logic 2.015ns (34.424%)  route 3.838ns (65.576%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT2=1 LUT3=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE                         0.000     0.000 r  imu_value_reg[2]/C
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  imu_value_reg[2]/Q
                         net (fo=9, routed)           1.125     1.581    lr_unit/z_reg[4]_0[2]
    SLICE_X4Y106         LUT6 (Prop_lut6_I4_O)        0.124     1.705 r  lr_unit/z[7]_i_2/O
                         net (fo=7, routed)           1.017     2.722    lr_unit/z[7]_i_2_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I0_O)        0.124     2.846 r  lr_unit/z[31]_i_3/O
                         net (fo=18, routed)          0.895     3.741    lr_unit/z[31]_i_3_n_0
    SLICE_X5Y106         LUT3 (Prop_lut3_I1_O)        0.124     3.865 r  lr_unit/z[8]_i_6/O
                         net (fo=1, routed)           0.000     3.865    lr_unit/z[8]_i_6_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.415 r  lr_unit/z_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.415    lr_unit/z_reg[8]_i_3_n_0
    SLICE_X5Y107         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.749 r  lr_unit/z_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.802     5.550    lr_unit/z1[10]
    SLICE_X4Y107         LUT2 (Prop_lut2_I0_O)        0.303     5.853 r  lr_unit/z[10]_i_1/O
                         net (fo=1, routed)           0.000     5.853    lr_unit/z[10]_i_1_n_0
    SLICE_X4Y107         FDRE                                         r  lr_unit/z_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 imu_value_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            lr_unit/z_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.792ns  (logic 1.927ns (33.273%)  route 3.865ns (66.727%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT3=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y109         FDRE                         0.000     0.000 r  imu_value_reg[2]/C
    SLICE_X7Y109         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  imu_value_reg[2]/Q
                         net (fo=9, routed)           1.125     1.581    lr_unit/z_reg[4]_0[2]
    SLICE_X4Y106         LUT6 (Prop_lut6_I4_O)        0.124     1.705 r  lr_unit/z[7]_i_2/O
                         net (fo=7, routed)           1.017     2.722    lr_unit/z[7]_i_2_n_0
    SLICE_X3Y107         LUT6 (Prop_lut6_I0_O)        0.124     2.846 r  lr_unit/z[31]_i_3/O
                         net (fo=18, routed)          0.895     3.741    lr_unit/z[31]_i_3_n_0
    SLICE_X5Y106         LUT3 (Prop_lut3_I1_O)        0.124     3.865 r  lr_unit/z[8]_i_6/O
                         net (fo=1, routed)           0.000     3.865    lr_unit/z[8]_i_6_n_0
    SLICE_X5Y106         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.415 r  lr_unit/z_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.415    lr_unit/z_reg[8]_i_3_n_0
    SLICE_X5Y107         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.637 r  lr_unit/z_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.828     5.465    lr_unit/z1[9]
    SLICE_X4Y106         LUT3 (Prop_lut3_I2_O)        0.327     5.792 r  lr_unit/z[9]_i_1/O
                         net (fo=1, routed)           0.000     5.792    lr_unit/z[9]_i_1_n_0
    SLICE_X4Y106         FDRE                                         r  lr_unit/z_reg[9]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx_inst/shift_reg_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_rx_inst/data_buf_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.141ns (58.505%)  route 0.100ns (41.495%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE                         0.000     0.000 r  uart_rx_inst/shift_reg_reg[7]/C
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_rx_inst/shift_reg_reg[7]/Q
                         net (fo=1, routed)           0.100     0.241    uart_rx_inst/shift_reg_reg_n_0_[7]
    SLICE_X1Y111         FDRE                                         r  uart_rx_inst/data_buf_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_inst/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_rx_inst/data_buf_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE                         0.000     0.000 r  uart_rx_inst/shift_reg_reg[5]/C
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_rx_inst/shift_reg_reg[5]/Q
                         net (fo=1, routed)           0.112     0.253    uart_rx_inst/shift_reg_reg_n_0_[5]
    SLICE_X1Y111         FDRE                                         r  uart_rx_inst/data_buf_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_inst/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_rx_inst/data_buf_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE                         0.000     0.000 r  uart_rx_inst/shift_reg_reg[0]/C
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_rx_inst/shift_reg_reg[0]/Q
                         net (fo=1, routed)           0.119     0.260    uart_rx_inst/shift_reg_reg_n_0_[0]
    SLICE_X0Y111         FDRE                                         r  uart_rx_inst/data_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 temp_value_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            imu_value_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.186ns (65.164%)  route 0.099ns (34.836%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y109         FDRE                         0.000     0.000 r  temp_value_reg[4]/C
    SLICE_X4Y109         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  temp_value_reg[4]/Q
                         net (fo=10, routed)          0.099     0.240    temp_value[4]
    SLICE_X5Y109         LUT6 (Prop_lut6_I5_O)        0.045     0.285 r  imu_value[4]_i_1/O
                         net (fo=1, routed)           0.000     0.285    imu_value[4]_i_1_n_0
    SLICE_X5Y109         FDRE                                         r  imu_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            digit_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.751%)  route 0.120ns (39.249%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE                         0.000     0.000 r  FSM_onehot_state_reg[2]/C
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[2]/Q
                         net (fo=6, routed)           0.120     0.261    uart_rx_inst/Q[2]
    SLICE_X0Y109         LUT6 (Prop_lut6_I0_O)        0.045     0.306 r  uart_rx_inst/digit_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.306    uart_rx_inst_n_1
    SLICE_X0Y109         FDRE                                         r  digit_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            digit_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.553%)  route 0.121ns (39.447%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE                         0.000     0.000 r  FSM_onehot_state_reg[2]/C
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[2]/Q
                         net (fo=6, routed)           0.121     0.262    uart_rx_inst/Q[2]
    SLICE_X0Y109         LUT6 (Prop_lut6_I0_O)        0.045     0.307 r  uart_rx_inst/digit_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.307    uart_rx_inst_n_0
    SLICE_X0Y109         FDRE                                         r  digit_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_inst/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_rx_inst/data_buf_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.322%)  route 0.170ns (54.678%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE                         0.000     0.000 r  uart_rx_inst/shift_reg_reg[2]/C
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_rx_inst/shift_reg_reg[2]/Q
                         net (fo=1, routed)           0.170     0.311    uart_rx_inst/shift_reg_reg_n_0_[2]
    SLICE_X1Y111         FDRE                                         r  uart_rx_inst/data_buf_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_rx_inst/tick_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_rx_inst/tick_count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.186ns (59.390%)  route 0.127ns (40.610%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y114         FDRE                         0.000     0.000 r  uart_rx_inst/tick_count_reg[6]/C
    SLICE_X3Y114         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart_rx_inst/tick_count_reg[6]/Q
                         net (fo=8, routed)           0.127     0.268    uart_rx_inst/tick_count_reg_n_0_[6]
    SLICE_X3Y114         LUT6 (Prop_lut6_I5_O)        0.045     0.313 r  uart_rx_inst/tick_count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.313    uart_rx_inst/tick_count[6]_i_1_n_0
    SLICE_X3Y114         FDRE                                         r  uart_rx_inst/tick_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx_inst/shreg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_tx_inst/tx_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.209ns (66.502%)  route 0.105ns (33.498%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y104         FDRE                         0.000     0.000 r  uart_tx_inst/shreg_reg[3]/C
    SLICE_X2Y104         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart_tx_inst/shreg_reg[3]/Q
                         net (fo=2, routed)           0.105     0.269    uart_tx_inst/shreg[3]
    SLICE_X1Y104         LUT6 (Prop_lut6_I4_O)        0.045     0.314 r  uart_tx_inst/tx_i_1/O
                         net (fo=1, routed)           0.000     0.314    uart_tx_inst/tx_i_1_n_0
    SLICE_X1Y104         FDRE                                         r  uart_tx_inst/tx_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tx_start_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart_tx_inst/busy_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.186ns (58.273%)  route 0.133ns (41.727%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y104         FDRE                         0.000     0.000 r  tx_start_reg/C
    SLICE_X0Y104         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tx_start_reg/Q
                         net (fo=10, routed)          0.133     0.274    uart_tx_inst/FSM_sequential_state_reg[0]_0
    SLICE_X1Y104         LUT4 (Prop_lut4_I3_O)        0.045     0.319 r  uart_tx_inst/busy_i_1/O
                         net (fo=1, routed)           0.000     0.319    uart_tx_inst/busy_i_1_n_0
    SLICE_X1Y104         FDRE                                         r  uart_tx_inst/busy_reg/D
  -------------------------------------------------------------------    -------------------





