

================================================================
== Vivado HLS Report for 'SHA1ProcessMessageBlock'
================================================================
* Date:           Fri Aug 26 17:27:39 2016

* Version:        2016.1 (Build 1538259 on Fri Apr 08 16:12:49 MDT 2016)
* Project:        sha1
* Solution:       solution4
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.97|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |  390|  390|  391|  391| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------+-----------------------------------------------+-----+-----+-----+-----+---------+
        |                                                         |                                               |  Latency  |  Interval | Pipeline|
        |                         Instance                        |                     Module                    | min | max | min | max |   Type  |
        +---------------------------------------------------------+-----------------------------------------------+-----+-----+-----+-----+---------+
        |grp_SHA1ProcessMessageBlock_Block_codeRepl62_proc_fu_16  |SHA1ProcessMessageBlock_Block_codeRepl62_proc  |  390|  390|  390|  390|   none  |
        +---------------------------------------------------------+-----------------------------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        2|      -|    1760|  20702|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      0|    1760|  20702|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|       1|     38|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------------------------+-----------------------------------------------+---------+-------+------+-------+
    |                     Instance                     |                     Module                    | BRAM_18K| DSP48E|  FF  |  LUT  |
    +--------------------------------------------------+-----------------------------------------------+---------+-------+------+-------+
    |SHA1ProcessMessageBlock_Block_codeRepl62_proc_U0  |SHA1ProcessMessageBlock_Block_codeRepl62_proc  |        2|      0|  1760|  20702|
    +--------------------------------------------------+-----------------------------------------------+---------+-------+------+-------+
    |Total                                             |                                               |        2|      0|  1760|  20702|
    +--------------------------------------------------+-----------------------------------------------+---------+-------+------+-------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+------------------+-----+-----+------------+-------------------------+--------------+
|context_i         |  in |  688|   ap_ovld  |         context         |    pointer   |
|context_o         | out |  688|   ap_ovld  |         context         |    pointer   |
|context_o_ap_vld  | out |    1|   ap_ovld  |         context         |    pointer   |
|ap_clk            |  in |    1| ap_ctrl_hs | SHA1ProcessMessageBlock | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | SHA1ProcessMessageBlock | return value |
|ap_start          |  in |    1| ap_ctrl_hs | SHA1ProcessMessageBlock | return value |
|ap_ready          | out |    1| ap_ctrl_hs | SHA1ProcessMessageBlock | return value |
|ap_done           | out |    1| ap_ctrl_hs | SHA1ProcessMessageBlock | return value |
|ap_idle           | out |    1| ap_ctrl_hs | SHA1ProcessMessageBlock | return value |
+------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 1 2 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: stg_3 [2/2] 0.00ns
codeRepl:3  call fastcc void @SHA1ProcessMessageBlock_Block_codeRepl62_proc(i688* %context)


 <State 2>: 2.44ns
ST_2: stg_4 [1/1] 0.00ns
codeRepl:0  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str) nounwind

ST_2: stg_5 [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(i688* %context), !map !7

ST_2: stg_6 [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecTopModule([24 x i8]* @SHA1ProcessMessageBlock_str) nounwind

ST_2: stg_7 [1/2] 2.44ns
codeRepl:3  call fastcc void @SHA1ProcessMessageBlock_Block_codeRepl62_proc(i688* %context)

ST_2: stg_8 [1/1] 0.00ns
codeRepl:4  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ context]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_4 (specdataflowpipeline) [ 000]
stg_5 (specbitsmap         ) [ 000]
stg_6 (spectopmodule       ) [ 000]
stg_7 (call                ) [ 000]
stg_8 (ret                 ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="context">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="context"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SHA1ProcessMessageBlock_Block_codeRepl62_proc"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="SHA1ProcessMessageBlock_str"/></StgValue>
</bind>
</comp>

<comp id="16" class="1004" name="grp_SHA1ProcessMessageBlock_Block_codeRepl62_proc_fu_16">
<pin_list>
<pin id="17" dir="0" index="0" bw="0" slack="0"/>
<pin id="18" dir="0" index="1" bw="688" slack="0"/>
<pin id="19" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_3/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="20"><net_src comp="2" pin="0"/><net_sink comp="16" pin=0"/></net>

<net id="21"><net_src comp="0" pin="0"/><net_sink comp="16" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: context | {1 2 }
 - Input state : 
	Port: SHA1ProcessMessageBlock : context | {1 2 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------|---------|---------|---------|---------|
| Operation|                     Functional Unit                     |   BRAM  |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_SHA1ProcessMessageBlock_Block_codeRepl62_proc_fu_16 |    2    |  7.612  |   2032  |  13392  |
|----------|---------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                         |    2    |  7.612  |   2032  |  13392  |
|----------|---------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    7   |  2032  |  13392 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    7   |  2032  |  13392 |
+-----------+--------+--------+--------+--------+
