
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000594                       # Number of seconds simulated
sim_ticks                                   594400000                       # Number of ticks simulated
final_tick                                  594400000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 129176                       # Simulator instruction rate (inst/s)
host_op_rate                                   251220                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               42506193                       # Simulator tick rate (ticks/s)
host_mem_usage                                 448780                       # Number of bytes of host memory used
host_seconds                                    13.98                       # Real time elapsed on the host
sim_insts                                     1806380                       # Number of instructions simulated
sim_ops                                       3513017                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    594400000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          95424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         284864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             380288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        95424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         95424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        73472                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           73472                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1491                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4451                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5942                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         1148                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1148                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         160538358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         479246299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             639784657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    160538358                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        160538358                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      123606999                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            123606999                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      123606999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        160538358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        479246299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            763391655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      2114.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1450.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4412.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000216591250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          127                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          127                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               13482                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1973                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5943                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2127                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5943                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2127                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 375168                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5184                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  134144                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  380352                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               136128                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     81                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    13                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               608                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              388                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                85                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                95                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               97                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               42                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               75                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               62                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               38                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     594398000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5943                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2127                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3359                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     622                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     260                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1418                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    358.183357                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   218.531728                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   344.399950                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          400     28.21%     28.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          369     26.02%     54.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          147     10.37%     64.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          108      7.62%     72.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           72      5.08%     77.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           44      3.10%     80.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           43      3.03%     83.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           29      2.05%     85.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          206     14.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1418                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          127                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      46.141732                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     33.375677                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     64.482891                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             73     57.48%     57.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            36     28.35%     85.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             9      7.09%     92.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            4      3.15%     96.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      0.79%     96.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            1      0.79%     97.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      0.79%     98.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.79%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.79%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           127                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          127                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.503937                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.476680                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.982982                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               98     77.17%     77.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      1.57%     78.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               21     16.54%     95.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      3.15%     98.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      1.57%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           127                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        92800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       282368                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       134144                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 156123822.341857314110                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 475047106.325706601143                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 225679676.985195130110                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1492                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4451                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         2127                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     54893750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    160052500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  13878826250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     36792.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35958.77                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6525071.11                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    105033750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               214946250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   29310000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17917.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36667.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       631.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       225.68                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    639.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    229.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.69                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.93                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.76                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.36                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.25                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4854                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1676                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.28                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      73655.27                       # Average gap between requests
system.mem_ctrls.pageHitRate                    81.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  6954360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3681150                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                24811500                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                7908300                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         38722320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             65953560                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1366080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       134380350                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        21556800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         25651500                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              330985920                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            556.840377                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            446212000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1693000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      16380000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF     95377250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     56134000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     130115000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    294700750                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3241560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1700160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                17036040                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                3032820                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         38722320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             51994830                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2496480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       127503870                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        36313920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         28344420                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              310493730                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            522.364956                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            473662250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      4479500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      16380000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF     99457000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     94568500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      99878250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    279636750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    594400000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  188687                       # Number of BP lookups
system.cpu.branchPred.condPredicted            188687                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              8437                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                99333                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   25449                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                356                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           99333                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              86634                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            12699                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1729                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    594400000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      686392                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      120815                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           627                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           135                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    594400000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    594400000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      214781                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           391                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       594400000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1188801                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             256512                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2042351                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      188687                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             112083                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        841553                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   17322                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  197                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1828                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          114                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          115                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    214501                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2866                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1108980                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.580920                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.658468                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   510664     46.05%     46.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     6305      0.57%     46.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    44961      4.05%     50.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    42612      3.84%     54.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    11883      1.07%     55.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    61313      5.53%     61.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    12628      1.14%     62.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    31671      2.86%     65.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   386943     34.89%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1108980                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.158720                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.717992                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   235158                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                292419                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    556778                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 15964                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   8661                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                3894919                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   8661                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   244966                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  152583                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5812                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    561175                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                135783                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                3854894                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3028                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  14273                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  39517                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  78774                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             4441723                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               8546209                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          3797800                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           2796931                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4018241                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   423482                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                160                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            121                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     72699                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               688619                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              125080                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             37272                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            10572                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    3795015                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 261                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   3704311                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              3702                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          282258                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       436697                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            197                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1108980                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.340287                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.829479                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              328327     29.61%     29.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               57118      5.15%     34.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               93586      8.44%     43.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               91187      8.22%     51.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              122591     11.05%     62.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              116556     10.51%     72.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              101545      9.16%     82.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               80514      7.26%     89.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              117556     10.60%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1108980                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   13620     10.77%     10.77% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     10.77% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     10.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   337      0.27%     11.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     11.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     11.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     11.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     11.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     11.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     11.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     11.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     11.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     11.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     14      0.01%     11.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     11.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     16      0.01%     11.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    88      0.07%     11.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     11.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     11.13% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    2      0.00%     11.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     11.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     11.14% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             58484     46.26%     57.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     57.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     57.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     57.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     57.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     57.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            48105     38.05%     95.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     95.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     95.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     95.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     95.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     95.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     95.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     95.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     95.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     95.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     95.45% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    870      0.69%     96.14% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   689      0.55%     96.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              4146      3.28%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               48      0.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              5967      0.16%      0.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1684223     45.47%     45.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 9072      0.24%     45.87% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1927      0.05%     45.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              429527     11.60%     57.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     57.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     57.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     57.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     57.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     57.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     57.52% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     57.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  622      0.02%     57.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     57.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                19355      0.52%     58.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     58.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1557      0.04%     58.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              296886      8.01%     66.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     66.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                672      0.02%     66.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          236002      6.37%     72.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            8006      0.22%     72.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     72.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         208000      5.62%     78.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.34% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               235896      6.37%     84.71% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               95940      2.59%     87.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          444899     12.01%     99.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          25696      0.69%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                3704311                       # Type of FU issued
system.cpu.iq.rate                           3.116006                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      126419                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.034128                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            4425510                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2002599                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1624765                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             4222213                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2075008                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2042247                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1658159                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2166604                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           107864                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        46807                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           59                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           77                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         8310                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1011                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          1677                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   8661                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   96360                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  9089                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             3795276                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               963                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                688619                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               125080                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                160                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    829                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  7738                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             77                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           3417                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         6793                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                10210                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               3685195                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                673770                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             19116                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       794578                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   150802                       # Number of branches executed
system.cpu.iew.exec_stores                     120808                       # Number of stores executed
system.cpu.iew.exec_rate                     3.099926                       # Inst execution rate
system.cpu.iew.wb_sent                        3670706                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       3667012                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2432934                       # num instructions producing a value
system.cpu.iew.wb_consumers                   3830340                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.084631                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.635174                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          282299                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              8601                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1065363                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.297484                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.188101                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       354711     33.29%     33.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       104961      9.85%     43.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        88048      8.26%     51.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        48026      4.51%     55.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        93302      8.76%     64.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        45838      4.30%     68.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        54363      5.10%     74.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        49606      4.66%     78.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       226508     21.26%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1065363                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1806380                       # Number of instructions committed
system.cpu.commit.committedOps                3513017                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         758582                       # Number of memory references committed
system.cpu.commit.loads                        641812                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     139851                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2038362                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1930695                       # Number of committed integer instructions.
system.cpu.commit.function_calls                24884                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         3161      0.09%      0.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1543247     43.93%     44.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            9049      0.26%     44.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.04%     44.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         428154     12.19%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     56.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     56.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           18745      0.53%     57.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     57.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.03%     57.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         296724      8.45%     65.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     65.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     65.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           294      0.01%     65.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     65.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     65.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       236000      6.72%     72.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         8000      0.23%     72.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     72.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       208000      5.92%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          208574      5.94%     84.34% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          91288      2.60%     86.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       433238     12.33%     99.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        25482      0.73%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3513017                       # Class of committed instruction
system.cpu.commit.bw_lim_events                226508                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      4634171                       # The number of ROB reads
system.cpu.rob.rob_writes                     7634698                       # The number of ROB writes
system.cpu.timesIdled                             804                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           79821                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1806380                       # Number of Instructions Simulated
system.cpu.committedOps                       3513017                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.658112                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.658112                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.519497                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.519497                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3488813                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1390628                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   2777598                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2016155                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    641093                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   792087                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1102867                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    594400000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           937.712653                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              343367                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3427                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            100.194631                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   937.712653                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.915735                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.915735                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          943                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1388603                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1388603                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    594400000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       557970                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          557970                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       115675                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         115675                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       673645                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           673645                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       673645                       # number of overall hits
system.cpu.dcache.overall_hits::total          673645                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        17333                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         17333                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1098                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1098                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        18431                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          18431                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        18431                       # number of overall misses
system.cpu.dcache.overall_misses::total         18431                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1001475500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1001475500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     72202499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     72202499                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1073677999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1073677999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1073677999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1073677999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       575303                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       575303                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       116773                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       116773                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       692076                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       692076                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       692076                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       692076                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.030128                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.030128                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009403                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009403                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.026631                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.026631                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.026631                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.026631                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 57778.543818                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57778.543818                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 65758.195811                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65758.195811                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58253.919972                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58253.919972                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 58253.919972                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 58253.919972                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        20991                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          109                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               347                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    60.492795                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    21.800000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1148                       # number of writebacks
system.cpu.dcache.writebacks::total              1148                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        13975                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        13975                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        13980                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        13980                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        13980                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        13980                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3358                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3358                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1093                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1093                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         4451                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4451                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4451                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4451                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    230057000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    230057000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     70857499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     70857499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    300914499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    300914499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    300914499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    300914499                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005837                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005837                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009360                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009360                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006431                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006431                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006431                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006431                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 68510.125074                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68510.125074                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64828.452882                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64828.452882                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67606.043361                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67606.043361                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67606.043361                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67606.043361                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3427                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    594400000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           491.979916                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               97763                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               979                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             99.860061                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   491.979916                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.960898                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.960898                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          404                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            430487                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           430487                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    594400000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       212415                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          212415                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       212415                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           212415                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       212415                       # number of overall hits
system.cpu.icache.overall_hits::total          212415                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2083                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2083                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2083                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2083                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2083                       # number of overall misses
system.cpu.icache.overall_misses::total          2083                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    131491999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    131491999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    131491999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    131491999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    131491999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    131491999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       214498                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       214498                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       214498                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       214498                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       214498                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       214498                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009711                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009711                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009711                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009711                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009711                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009711                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 63126.259722                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 63126.259722                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 63126.259722                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 63126.259722                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 63126.259722                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 63126.259722                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1733                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                25                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    69.320000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          979                       # number of writebacks
system.cpu.icache.writebacks::total               979                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          591                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          591                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          591                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          591                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          591                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          591                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1492                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1492                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1492                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1492                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1492                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1492                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    102783999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    102783999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    102783999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    102783999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    102783999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    102783999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006956                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006956                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006956                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006956                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006956                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006956                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 68890.079759                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68890.079759                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 68890.079759                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68890.079759                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 68890.079759                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68890.079759                       # average overall mshr miss latency
system.cpu.icache.replacements                    979                       # number of replacements
system.membus.snoop_filter.tot_requests         10349                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         4406                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    594400000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4849                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1148                       # Transaction distribution
system.membus.trans_dist::WritebackClean          979                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2279                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1093                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1093                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1492                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3358                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3962                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3962                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        12329                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        12329                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  16291                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       158080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       158080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       358336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       358336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  516416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5943                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001514                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.038889                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5934     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                       9      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                5943                       # Request fanout histogram
system.membus.reqLayer2.occupancy            19924000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7906246                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy           23445000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
