m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/Lab1
vbcitid
Z0 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z1 !s110 1737135668
!i10b 1
!s100 QV14[gi:;bzWX1Z]9KPlL3
I4]CGSIZhjlB93?Z?0_C^S0
Z2 VDg1SIo80bB@j0V0VzS_@n1
!s105 bcitid_sv_unit
S1
Z3 dC:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab1
Z4 w1737094901
8C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab1/Modules/bcitid.sv
FC:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab1/Modules/bcitid.sv
L0 4
Z5 OV;L;10.5b;63
r1
!s85 0
31
Z6 !s108 1737135668.000000
!s107 C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab1/Modules/bcitid.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab1/Modules/bcitid.sv|
!i113 1
Z7 o-work work -sv
Z8 tCvgOpt 0
vbcitid_tb
R0
R1
!i10b 1
!s100 M4;8zWKRUjmf?Q0k]k07z1
II;OlmGI_VPoi;_]J2KeLO1
R2
!s105 bcitid_tb_sv_unit
S1
R3
R4
8C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab1/Test_Benches/bcitid_tb.sv
FC:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab1/Test_Benches/bcitid_tb.sv
L0 4
R5
r1
!s85 0
31
R6
!s107 C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab1/Test_Benches/bcitid_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab1/Test_Benches/bcitid_tb.sv|
!i113 1
R7
R8
vdecode2
R0
R1
!i10b 1
!s100 MeI;a:EBTRUBf7V]ETEVi0
Ico7hFH26Z9CgdRQbQZZCc2
R2
!s105 decode2_sv_unit
S1
R3
R4
8C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab1/Modules/decode2.sv
FC:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab1/Modules/decode2.sv
L0 4
R5
r1
!s85 0
31
R6
!s107 C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab1/Modules/decode2.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab1/Modules/decode2.sv|
!i113 1
R7
R8
vdecode2_tb
R0
R1
!i10b 1
!s100 A;F[ab`>@D^]:Ybo1VA<^0
IS[LcJfJ1S8PT`P[lDZ04D3
R2
!s105 decode2_tb_sv_unit
S1
R3
R4
8C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab1/Test_Benches/decode2_tb.sv
FC:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab1/Test_Benches/decode2_tb.sv
L0 4
R5
r1
!s85 0
31
R6
!s107 C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab1/Test_Benches/decode2_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab1/Test_Benches/decode2_tb.sv|
!i113 1
R7
R8
vdecode7
R0
R1
!i10b 1
!s100 E70b:7LB?X5HK7R`e:0173
I8i6LdJLL5@M0h3I;43[<70
R2
!s105 decode7_sv_unit
S1
R3
w1737135665
8C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab1/Modules/decode7.sv
FC:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab1/Modules/decode7.sv
L0 4
R5
r1
!s85 0
31
R6
!s107 C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab1/Modules/decode7.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab1/Modules/decode7.sv|
!i113 1
R7
R8
vdecode7_tb
R0
R1
!i10b 1
!s100 lcJ<51i1GJ;iWz8Nf9LA20
ISKEVU<aLnmA@80lEmcTFh2
R2
!s105 decode7_tb_sv_unit
S1
R3
R4
8C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab1/Test_Benches/decode7_tb.sv
FC:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab1/Test_Benches/decode7_tb.sv
L0 4
R5
r1
!s85 0
31
R6
!s107 C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab1/Test_Benches/decode7_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab1/Test_Benches/decode7_tb.sv|
!i113 1
R7
R8
vlab1
R0
R1
!i10b 1
!s100 9o7ZH3b<0AZE5Wo@LRiO32
IG^bDZQPRY@2H1YNdI1jjj2
R2
Z9 !s105 lab1_sv_unit
S1
R3
R4
Z10 8C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab1/lab1.sv
Z11 FC:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab1/lab1.sv
L0 4
R5
r1
!s85 0
31
R6
Z12 !s107 C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab1/lab1.sv|
Z13 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/teylo/Documents/GitHub/ELEX7660-Digital_System_Design/lab1/lab1.sv|
!i113 1
R7
R8
vlab1clk
R0
R1
!i10b 1
!s100 kA9cmCjo;O118zKa3;nC82
Ifn2VBOB^LfOlG;4WaJ:B20
R2
R9
S1
R3
R4
R10
R11
L0 28
R5
r1
!s85 0
31
R6
R12
R13
!i113 1
R7
R8
