{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1591274833437 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1591274833437 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 05 00:47:13 2020 " "Processing started: Fri Jun 05 00:47:13 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1591274833437 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1591274833437 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FlappyBird-FlappyCompsys -c FlappyBird-FlappyCompsys " "Command: quartus_map --read_settings_files=on --write_settings_files=off FlappyBird-FlappyCompsys -c FlappyBird-FlappyCompsys" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1591274833437 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "altpll0.qip " "Tcl Script File altpll0.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE altpll0.qip " "set_global_assignment -name QIP_FILE altpll0.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1591274833575 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1591274833575 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1591274833716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "text_display_main_menu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file text_display_main_menu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 text_display_main_menu-arch " "Found design unit 1: text_display_main_menu-arch" {  } { { "text_display_main_menu.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/text_display_main_menu.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591274834210 ""} { "Info" "ISGN_ENTITY_NAME" "1 text_display_main_menu " "Found entity 1: text_display_main_menu" {  } { { "text_display_main_menu.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/text_display_main_menu.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591274834210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591274834210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "text_display_general.vhd 2 1 " "Found 2 design units, including 1 entities, in source file text_display_general.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 text_display_general-arch " "Found design unit 1: text_display_general-arch" {  } { { "text_display_general.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/text_display_general.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591274834214 ""} { "Info" "ISGN_ENTITY_NAME" "1 text_display_general " "Found entity 1: text_display_general" {  } { { "text_display_general.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/text_display_general.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591274834214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591274834214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "1bit_sev_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 1bit_sev_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 one_bit_seg7-behaviour " "Found design unit 1: one_bit_seg7-behaviour" {  } { { "1bit_sev_seg.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/1bit_sev_seg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591274834218 ""} { "Info" "ISGN_ENTITY_NAME" "1 one_bit_seg7 " "Found entity 1: one_bit_seg7" {  } { { "1bit_sev_seg.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/1bit_sev_seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591274834218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591274834218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bird.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bird.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bird-behavior " "Found design unit 1: bird-behavior" {  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591274834222 ""} { "Info" "ISGN_ENTITY_NAME" "1 bird " "Found entity 1: bird" {  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591274834222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591274834222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score_sev_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file score_sev_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 score_seg7-behaviour " "Found design unit 1: score_seg7-behaviour" {  } { { "score_sev_seg.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/score_sev_seg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591274834225 ""} { "Info" "ISGN_ENTITY_NAME" "1 score_seg7 " "Found entity 1: score_seg7" {  } { { "score_sev_seg.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/score_sev_seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591274834225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591274834225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "massive_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file massive_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Massive_Counter-structural " "Found design unit 1: Massive_Counter-structural" {  } { { "Massive_Counter.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/Massive_Counter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591274834227 ""} { "Info" "ISGN_ENTITY_NAME" "1 Massive_Counter " "Found entity 1: Massive_Counter" {  } { { "Massive_Counter.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/Massive_Counter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591274834227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591274834227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-behaviour " "Found design unit 1: clk_div-behaviour" {  } { { "clock_divider.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/clock_divider.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591274834230 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clock_divider.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/clock_divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591274834230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591274834230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file char_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_rom-SYN " "Found design unit 1: char_rom-SYN" {  } { { "char_rom.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/char_rom.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591274834233 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_rom " "Found entity 1: char_rom" {  } { { "char_rom.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/char_rom.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591274834233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591274834233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_counter-behaviour " "Found design unit 1: BCD_counter-behaviour" {  } { { "BCD_Counter.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/BCD_Counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591274834235 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_counter " "Found entity 1: BCD_counter" {  } { { "BCD_Counter.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/BCD_Counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591274834235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591274834235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Found design unit 1: VGA_SYNC-a" {  } { { "vga_sync.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/vga_sync.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591274834238 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "vga_sync.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591274834238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591274834238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mouse_new_ver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mouse_new_ver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOUSE-behavior " "Found design unit 1: MOUSE-behavior" {  } { { "mouse_new_ver.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/mouse_new_ver.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591274834241 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOUSE " "Found entity 1: MOUSE" {  } { { "mouse_new_ver.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/mouse_new_ver.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591274834241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591274834241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flappybird-flappycompsys.bdf 1 1 " "Found 1 design units, including 1 entities, in source file flappybird-flappycompsys.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FlappyBird-FlappyCompsys " "Found entity 1: FlappyBird-FlappyCompsys" {  } { { "FlappyBird-FlappyCompsys.bdf" "" { Schematic "D:/Docs/GitHub/flappy-bird-VHDL/FlappyBird-FlappyCompsys.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591274834244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591274834244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipes-behavior " "Found design unit 1: pipes-behavior" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591274834247 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipes " "Found entity 1: pipes" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591274834247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591274834247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file final_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 final_display-behavior " "Found design unit 1: final_display-behavior" {  } { { "final_display.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/final_display.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591274834250 ""} { "Info" "ISGN_ENTITY_NAME" "1 final_display " "Found entity 1: final_display" {  } { { "final_display.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/final_display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591274834250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591274834250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/altpll0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/altpll0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll0-SYN " "Found design unit 1: altpll0-SYN" {  } { { "output_files/altpll0.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/output_files/altpll0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591274834254 ""} { "Info" "ISGN_ENTITY_NAME" "1 altpll0 " "Found entity 1: altpll0" {  } { { "output_files/altpll0.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/output_files/altpll0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591274834254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591274834254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/altpll1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/altpll1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll1-SYN " "Found design unit 1: altpll1-SYN" {  } { { "output_files/altpll1.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/output_files/altpll1.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591274834257 ""} { "Info" "ISGN_ENTITY_NAME" "1 altpll1 " "Found entity 1: altpll1" {  } { { "output_files/altpll1.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/output_files/altpll1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591274834257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591274834257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR-behavioral " "Found design unit 1: LFSR-behavioral" {  } { { "LFSR.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/LFSR.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591274834260 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "LFSR.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/LFSR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591274834260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591274834260 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FlappyBird-FlappyCompsys " "Elaborating entity \"FlappyBird-FlappyCompsys\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1591274834313 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q_Out1\[3..0\] Q_Out " "Bus \"Q_Out1\[3..0\]\" found using same base name as \"Q_Out\", which might lead to a name conflict." {  } { { "FlappyBird-FlappyCompsys.bdf" "" { Schematic "D:/Docs/GitHub/flappy-bird-VHDL/FlappyBird-FlappyCompsys.bdf" { { 280 264 440 392 "inst9" "" } { 280 264 440 392 "inst9" "" } { 280 264 440 392 "inst9" "" } { 280 264 440 392 "inst9" "" } { 280 264 440 392 "inst9" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1591274834314 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Q_Out " "Converted elements in bus name \"Q_Out\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q_Out\[3..0\] Q_Out3..0 " "Converted element name(s) from \"Q_Out\[3..0\]\" to \"Q_Out3..0\"" {  } { { "FlappyBird-FlappyCompsys.bdf" "" { Schematic "D:/Docs/GitHub/flappy-bird-VHDL/FlappyBird-FlappyCompsys.bdf" { { 280 264 440 392 "inst9" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834314 ""}  } { { "FlappyBird-FlappyCompsys.bdf" "" { Schematic "D:/Docs/GitHub/flappy-bird-VHDL/FlappyBird-FlappyCompsys.bdf" { { 280 264 440 392 "inst9" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1591274834314 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Q_Out1 " "Converted elements in bus name \"Q_Out1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q_Out1\[3..0\] Q_Out13..0 " "Converted element name(s) from \"Q_Out1\[3..0\]\" to \"Q_Out13..0\"" {  } { { "FlappyBird-FlappyCompsys.bdf" "" { Schematic "D:/Docs/GitHub/flappy-bird-VHDL/FlappyBird-FlappyCompsys.bdf" { { 280 264 440 392 "inst9" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834314 ""}  } { { "FlappyBird-FlappyCompsys.bdf" "" { Schematic "D:/Docs/GitHub/flappy-bird-VHDL/FlappyBird-FlappyCompsys.bdf" { { 280 264 440 392 "inst9" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1591274834314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_SYNC:inst1 " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_SYNC:inst1\"" {  } { { "FlappyBird-FlappyCompsys.bdf" "inst1" { Schematic "D:/Docs/GitHub/flappy-bird-VHDL/FlappyBird-FlappyCompsys.bdf" { { 240 768 992 416 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll1 altpll1:inst " "Elaborating entity \"altpll1\" for hierarchy \"altpll1:inst\"" {  } { { "FlappyBird-FlappyCompsys.bdf" "inst" { Schematic "D:/Docs/GitHub/flappy-bird-VHDL/FlappyBird-FlappyCompsys.bdf" { { 88 232 496 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll1:inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"altpll1:inst\|altpll:altpll_component\"" {  } { { "output_files/altpll1.vhd" "altpll_component" { Text "D:/Docs/GitHub/flappy-bird-VHDL/output_files/altpll1.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834355 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll1:inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"altpll1:inst\|altpll:altpll_component\"" {  } { { "output_files/altpll1.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/output_files/altpll1.vhd" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274834359 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll1:inst\|altpll:altpll_component " "Instantiated megafunction \"altpll1:inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altpll1 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altpll1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834360 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834360 ""}  } { { "output_files/altpll1.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/output_files/altpll1.vhd" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1591274834360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll1_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll1_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll1_altpll " "Found entity 1: altpll1_altpll" {  } { { "db/altpll1_altpll.v" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/db/altpll1_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591274834433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591274834433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll1_altpll altpll1:inst\|altpll:altpll_component\|altpll1_altpll:auto_generated " "Elaborating entity \"altpll1_altpll\" for hierarchy \"altpll1:inst\|altpll:altpll_component\|altpll1_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "final_display final_display:inst7 " "Elaborating entity \"final_display\" for hierarchy \"final_display:inst7\"" {  } { { "FlappyBird-FlappyCompsys.bdf" "inst7" { Schematic "D:/Docs/GitHub/flappy-bird-VHDL/FlappyBird-FlappyCompsys.bdf" { { 520 1160 1328 664 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bird bird:inst5 " "Elaborating entity \"bird\" for hierarchy \"bird:inst5\"" {  } { { "FlappyBird-FlappyCompsys.bdf" "inst5" { Schematic "D:/Docs/GitHub/flappy-bird-VHDL/FlappyBird-FlappyCompsys.bdf" { { 432 768 1024 864 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834440 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw0 bird.vhd(47) " "VHDL Process Statement warning at bird.vhd(47): signal \"sw0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274834441 "|FlappyBird-FlappyCompsys|bird:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_bird_dead bird.vhd(47) " "VHDL Process Statement warning at bird.vhd(47): signal \"temp_bird_dead\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274834441 "|FlappyBird-FlappyCompsys|bird:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw2 bird.vhd(47) " "VHDL Process Statement warning at bird.vhd(47): signal \"sw2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274834441 "|FlappyBird-FlappyCompsys|bird:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bird_y_pos bird.vhd(64) " "VHDL Process Statement warning at bird.vhd(64): signal \"bird_y_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274834441 "|FlappyBird-FlappyCompsys|bird:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bird_size bird.vhd(64) " "VHDL Process Statement warning at bird.vhd(64): signal \"bird_size\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274834441 "|FlappyBird-FlappyCompsys|bird:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp_bird_dead bird.vhd(72) " "VHDL Process Statement warning at bird.vhd(72): signal \"temp_bird_dead\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274834441 "|FlappyBird-FlappyCompsys|bird:inst5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw2 bird.vhd(72) " "VHDL Process Statement warning at bird.vhd(72): signal \"sw2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274834441 "|FlappyBird-FlappyCompsys|bird:inst5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reset_score bird.vhd(44) " "VHDL Process Statement warning at bird.vhd(44): inferring latch(es) for signal or variable \"reset_score\", which holds its previous value in one or more paths through the process" {  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1591274834441 "|FlappyBird-FlappyCompsys|bird:inst5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bird_dead bird.vhd(44) " "VHDL Process Statement warning at bird.vhd(44): inferring latch(es) for signal or variable \"bird_dead\", which holds its previous value in one or more paths through the process" {  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1591274834441 "|FlappyBird-FlappyCompsys|bird:inst5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp_bird_dead bird.vhd(44) " "VHDL Process Statement warning at bird.vhd(44): inferring latch(es) for signal or variable \"temp_bird_dead\", which holds its previous value in one or more paths through the process" {  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1591274834441 "|FlappyBird-FlappyCompsys|bird:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp_bird_dead bird.vhd(44) " "Inferred latch for \"temp_bird_dead\" at bird.vhd(44)" {  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591274834442 "|FlappyBird-FlappyCompsys|bird:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bird_dead bird.vhd(44) " "Inferred latch for \"bird_dead\" at bird.vhd(44)" {  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591274834442 "|FlappyBird-FlappyCompsys|bird:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reset_score bird.vhd(44) " "Inferred latch for \"reset_score\" at bird.vhd(44)" {  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591274834442 "|FlappyBird-FlappyCompsys|bird:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOUSE MOUSE:inst2 " "Elaborating entity \"MOUSE\" for hierarchy \"MOUSE:inst2\"" {  } { { "FlappyBird-FlappyCompsys.bdf" "inst2" { Schematic "D:/Docs/GitHub/flappy-bird-VHDL/FlappyBird-FlappyCompsys.bdf" { { 80 768 1032 224 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834443 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CHARIN mouse_new_ver.vhd(25) " "Verilog HDL or VHDL warning at mouse_new_ver.vhd(25): object \"CHARIN\" assigned a value but never read" {  } { { "mouse_new_ver.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/mouse_new_ver.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1591274834445 "|FlappyBird-FlappyCompsys|MOUSE:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse_new_ver.vhd(151) " "VHDL Process Statement warning at mouse_new_ver.vhd(151): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse_new_ver.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/mouse_new_ver.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274834446 "|FlappyBird-FlappyCompsys|MOUSE:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse_new_ver.vhd(155) " "VHDL Process Statement warning at mouse_new_ver.vhd(155): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse_new_ver.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/mouse_new_ver.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274834446 "|FlappyBird-FlappyCompsys|MOUSE:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse_new_ver.vhd(156) " "VHDL Process Statement warning at mouse_new_ver.vhd(156): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse_new_ver.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/mouse_new_ver.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274834446 "|FlappyBird-FlappyCompsys|MOUSE:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse_new_ver.vhd(157) " "VHDL Process Statement warning at mouse_new_ver.vhd(157): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse_new_ver.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/mouse_new_ver.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274834446 "|FlappyBird-FlappyCompsys|MOUSE:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipes pipes:inst6 " "Elaborating entity \"pipes\" for hierarchy \"pipes:inst6\"" {  } { { "FlappyBird-FlappyCompsys.bdf" "inst6" { Schematic "D:/Docs/GitHub/flappy-bird-VHDL/FlappyBird-FlappyCompsys.bdf" { { 544 336 624 912 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834447 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "pipe_size pipes.vhd(28) " "VHDL Signal Declaration warning at pipes.vhd(28): used explicit default value for signal \"pipe_size\" because signal was never assigned a value" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1591274834450 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw0 pipes.vhd(62) " "VHDL Process Statement warning at pipes.vhd(62): signal \"sw0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274834451 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bird_dead pipes.vhd(62) " "VHDL Process Statement warning at pipes.vhd(62): signal \"bird_dead\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274834451 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw2 pipes.vhd(62) " "VHDL Process Statement warning at pipes.vhd(62): signal \"sw2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274834451 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw1 pipes.vhd(145) " "VHDL Process Statement warning at pipes.vhd(145): signal \"sw1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274834455 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Qtens pipes.vhd(148) " "VHDL Process Statement warning at pipes.vhd(148): signal \"Qtens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274834455 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Qones pipes.vhd(148) " "VHDL Process Statement warning at pipes.vhd(148): signal \"Qones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274834455 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Qtens pipes.vhd(150) " "VHDL Process Statement warning at pipes.vhd(150): signal \"Qtens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274834455 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Qones pipes.vhd(150) " "VHDL Process Statement warning at pipes.vhd(150): signal \"Qones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274834455 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Qtens pipes.vhd(152) " "VHDL Process Statement warning at pipes.vhd(152): signal \"Qtens\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274834456 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Qones pipes.vhd(152) " "VHDL Process Statement warning at pipes.vhd(152): signal \"Qones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1591274834456 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "pipe_speed pipes.vhd(54) " "VHDL Process Statement warning at pipes.vhd(54): inferring latch(es) for signal or variable \"pipe_speed\", which holds its previous value in one or more paths through the process" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1591274834459 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_speed\[0\] pipes.vhd(54) " "Inferred latch for \"pipe_speed\[0\]\" at pipes.vhd(54)" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591274834472 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_speed\[1\] pipes.vhd(54) " "Inferred latch for \"pipe_speed\[1\]\" at pipes.vhd(54)" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591274834472 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_speed\[2\] pipes.vhd(54) " "Inferred latch for \"pipe_speed\[2\]\" at pipes.vhd(54)" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591274834472 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_speed\[3\] pipes.vhd(54) " "Inferred latch for \"pipe_speed\[3\]\" at pipes.vhd(54)" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591274834472 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_speed\[4\] pipes.vhd(54) " "Inferred latch for \"pipe_speed\[4\]\" at pipes.vhd(54)" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591274834472 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_speed\[5\] pipes.vhd(54) " "Inferred latch for \"pipe_speed\[5\]\" at pipes.vhd(54)" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591274834472 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_speed\[6\] pipes.vhd(54) " "Inferred latch for \"pipe_speed\[6\]\" at pipes.vhd(54)" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591274834472 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_speed\[7\] pipes.vhd(54) " "Inferred latch for \"pipe_speed\[7\]\" at pipes.vhd(54)" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591274834472 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_speed\[8\] pipes.vhd(54) " "Inferred latch for \"pipe_speed\[8\]\" at pipes.vhd(54)" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591274834473 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_speed\[9\] pipes.vhd(54) " "Inferred latch for \"pipe_speed\[9\]\" at pipes.vhd(54)" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591274834473 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_speed\[10\] pipes.vhd(54) " "Inferred latch for \"pipe_speed\[10\]\" at pipes.vhd(54)" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591274834473 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_speed\[11\] pipes.vhd(54) " "Inferred latch for \"pipe_speed\[11\]\" at pipes.vhd(54)" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591274834473 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_speed\[12\] pipes.vhd(54) " "Inferred latch for \"pipe_speed\[12\]\" at pipes.vhd(54)" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591274834473 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_speed\[13\] pipes.vhd(54) " "Inferred latch for \"pipe_speed\[13\]\" at pipes.vhd(54)" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591274834473 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_speed\[14\] pipes.vhd(54) " "Inferred latch for \"pipe_speed\[14\]\" at pipes.vhd(54)" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591274834473 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_speed\[15\] pipes.vhd(54) " "Inferred latch for \"pipe_speed\[15\]\" at pipes.vhd(54)" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591274834473 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_speed\[16\] pipes.vhd(54) " "Inferred latch for \"pipe_speed\[16\]\" at pipes.vhd(54)" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591274834473 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_speed\[17\] pipes.vhd(54) " "Inferred latch for \"pipe_speed\[17\]\" at pipes.vhd(54)" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591274834473 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_speed\[18\] pipes.vhd(54) " "Inferred latch for \"pipe_speed\[18\]\" at pipes.vhd(54)" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591274834474 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_speed\[19\] pipes.vhd(54) " "Inferred latch for \"pipe_speed\[19\]\" at pipes.vhd(54)" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591274834474 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_speed\[20\] pipes.vhd(54) " "Inferred latch for \"pipe_speed\[20\]\" at pipes.vhd(54)" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591274834474 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_speed\[21\] pipes.vhd(54) " "Inferred latch for \"pipe_speed\[21\]\" at pipes.vhd(54)" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591274834474 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_speed\[22\] pipes.vhd(54) " "Inferred latch for \"pipe_speed\[22\]\" at pipes.vhd(54)" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591274834474 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_speed\[23\] pipes.vhd(54) " "Inferred latch for \"pipe_speed\[23\]\" at pipes.vhd(54)" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591274834474 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_speed\[24\] pipes.vhd(54) " "Inferred latch for \"pipe_speed\[24\]\" at pipes.vhd(54)" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591274834474 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_speed\[25\] pipes.vhd(54) " "Inferred latch for \"pipe_speed\[25\]\" at pipes.vhd(54)" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591274834474 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_speed\[26\] pipes.vhd(54) " "Inferred latch for \"pipe_speed\[26\]\" at pipes.vhd(54)" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591274834474 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_speed\[27\] pipes.vhd(54) " "Inferred latch for \"pipe_speed\[27\]\" at pipes.vhd(54)" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591274834474 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_speed\[28\] pipes.vhd(54) " "Inferred latch for \"pipe_speed\[28\]\" at pipes.vhd(54)" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591274834475 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_speed\[29\] pipes.vhd(54) " "Inferred latch for \"pipe_speed\[29\]\" at pipes.vhd(54)" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591274834475 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_speed\[30\] pipes.vhd(54) " "Inferred latch for \"pipe_speed\[30\]\" at pipes.vhd(54)" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591274834475 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pipe_speed\[31\] pipes.vhd(54) " "Inferred latch for \"pipe_speed\[31\]\" at pipes.vhd(54)" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1591274834475 "|FlappyBird-FlappyCompsys|pipes:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Massive_Counter Massive_Counter:inst9 " "Elaborating entity \"Massive_Counter\" for hierarchy \"Massive_Counter:inst9\"" {  } { { "FlappyBird-FlappyCompsys.bdf" "inst9" { Schematic "D:/Docs/GitHub/flappy-bird-VHDL/FlappyBird-FlappyCompsys.bdf" { { 280 264 440 392 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_counter Massive_Counter:inst9\|BCD_counter:BCD_ones " "Elaborating entity \"BCD_counter\" for hierarchy \"Massive_Counter:inst9\|BCD_counter:BCD_ones\"" {  } { { "Massive_Counter.vhd" "BCD_ones" { Text "D:/Docs/GitHub/flappy-bird-VHDL/Massive_Counter.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div clk_div:inst14 " "Elaborating entity \"clk_div\" for hierarchy \"clk_div:inst14\"" {  } { { "FlappyBird-FlappyCompsys.bdf" "inst14" { Schematic "D:/Docs/GitHub/flappy-bird-VHDL/FlappyBird-FlappyCompsys.bdf" { { 208 -56 88 288 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR LFSR:inst8 " "Elaborating entity \"LFSR\" for hierarchy \"LFSR:inst8\"" {  } { { "FlappyBird-FlappyCompsys.bdf" "inst8" { Schematic "D:/Docs/GitHub/flappy-bird-VHDL/FlappyBird-FlappyCompsys.bdf" { { 416 280 488 496 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "text_display_general text_display_general:inst11 " "Elaborating entity \"text_display_general\" for hierarchy \"text_display_general:inst11\"" {  } { { "FlappyBird-FlappyCompsys.bdf" "inst11" { Schematic "D:/Docs/GitHub/flappy-bird-VHDL/FlappyBird-FlappyCompsys.bdf" { { 360 -96 128 536 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_rom text_display_general:inst11\|char_rom:display " "Elaborating entity \"char_rom\" for hierarchy \"text_display_general:inst11\|char_rom:display\"" {  } { { "text_display_general.vhd" "display" { Text "D:/Docs/GitHub/flappy-bird-VHDL/text_display_general.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram text_display_general:inst11\|char_rom:display\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"text_display_general:inst11\|char_rom:display\|altsyncram:altsyncram_component\"" {  } { { "char_rom.vhd" "altsyncram_component" { Text "D:/Docs/GitHub/flappy-bird-VHDL/char_rom.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834564 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "text_display_general:inst11\|char_rom:display\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"text_display_general:inst11\|char_rom:display\|altsyncram:altsyncram_component\"" {  } { { "char_rom.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/char_rom.vhd" 51 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274834566 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "text_display_general:inst11\|char_rom:display\|altsyncram:altsyncram_component " "Instantiated megafunction \"text_display_general:inst11\|char_rom:display\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file TCGROM.mif " "Parameter \"init_file\" = \"TCGROM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834566 ""}  } { { "char_rom.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/char_rom.vhd" 51 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1591274834566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kt91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kt91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kt91 " "Found entity 1: altsyncram_kt91" {  } { { "db/altsyncram_kt91.tdf" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/db/altsyncram_kt91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1591274834630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1591274834630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kt91 text_display_general:inst11\|char_rom:display\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated " "Elaborating entity \"altsyncram_kt91\" for hierarchy \"text_display_general:inst11\|char_rom:display\|altsyncram:altsyncram_component\|altsyncram_kt91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "f:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "text_display_main_menu text_display_main_menu:inst15 " "Elaborating entity \"text_display_main_menu\" for hierarchy \"text_display_main_menu:inst15\"" {  } { { "FlappyBird-FlappyCompsys.bdf" "inst15" { Schematic "D:/Docs/GitHub/flappy-bird-VHDL/FlappyBird-FlappyCompsys.bdf" { { 552 -88 128 664 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274834636 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "bird:inst5\|bird_dead bird:inst5\|temp_bird_dead " "Duplicate LATCH primitive \"bird:inst5\|bird_dead\" merged with LATCH primitive \"bird:inst5\|temp_bird_dead\"" {  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 22 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274836183 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "pipes:inst6\|pipe_speed\[15\] pipes:inst6\|pipe_speed\[5\] " "Duplicate LATCH primitive \"pipes:inst6\|pipe_speed\[15\]\" merged with LATCH primitive \"pipes:inst6\|pipe_speed\[5\]\"" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274836183 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "pipes:inst6\|pipe_speed\[8\] pipes:inst6\|pipe_speed\[5\] " "Duplicate LATCH primitive \"pipes:inst6\|pipe_speed\[8\]\" merged with LATCH primitive \"pipes:inst6\|pipe_speed\[5\]\"" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274836183 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "pipes:inst6\|pipe_speed\[12\] pipes:inst6\|pipe_speed\[7\] " "Duplicate LATCH primitive \"pipes:inst6\|pipe_speed\[12\]\" merged with LATCH primitive \"pipes:inst6\|pipe_speed\[7\]\"" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274836183 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "pipes:inst6\|pipe_speed\[9\] pipes:inst6\|pipe_speed\[7\] " "Duplicate LATCH primitive \"pipes:inst6\|pipe_speed\[9\]\" merged with LATCH primitive \"pipes:inst6\|pipe_speed\[7\]\"" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274836183 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "pipes:inst6\|pipe_speed\[16\] pipes:inst6\|pipe_speed\[13\] " "Duplicate LATCH primitive \"pipes:inst6\|pipe_speed\[16\]\" merged with LATCH primitive \"pipes:inst6\|pipe_speed\[13\]\"" {  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1591274836183 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1591274836183 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "bird:inst5\|temp_bird_dead " "Latch bird:inst5\|temp_bird_dead has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw2 " "Ports D and ENA on the latch are fed by the same signal sw2" {  } { { "FlappyBird-FlappyCompsys.bdf" "" { Schematic "D:/Docs/GitHub/flappy-bird-VHDL/FlappyBird-FlappyCompsys.bdf" { { 72 -136 40 88 "sw2" "" } { 520 714 768 532 "sw2" "" } { 72 40 100 84 "sw2" "" } { 672 -200 -140 684 "sw2" "" } { 624 1088 1160 636 "sw2" "" } { 616 274 336 628 "sw2" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591274836184 ""}  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 31 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591274836184 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipes:inst6\|pipe_speed\[5\] " "Latch pipes:inst6\|pipe_speed\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Massive_Counter:inst9\|BCD_counter:BCD_ones\|Q_Out\[0\] " "Ports D and ENA on the latch are fed by the same signal Massive_Counter:inst9\|BCD_counter:BCD_ones\|Q_Out\[0\]" {  } { { "BCD_Counter.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/BCD_Counter.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591274836185 ""}  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591274836185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipes:inst6\|pipe_speed\[6\] " "Latch pipes:inst6\|pipe_speed\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Massive_Counter:inst9\|BCD_counter:BCD_tens\|Q_Out\[0\] " "Ports D and ENA on the latch are fed by the same signal Massive_Counter:inst9\|BCD_counter:BCD_tens\|Q_Out\[0\]" {  } { { "BCD_Counter.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/BCD_Counter.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591274836185 ""}  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591274836185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipes:inst6\|pipe_speed\[7\] " "Latch pipes:inst6\|pipe_speed\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Massive_Counter:inst9\|BCD_counter:BCD_tens\|Q_Out\[0\] " "Ports D and ENA on the latch are fed by the same signal Massive_Counter:inst9\|BCD_counter:BCD_tens\|Q_Out\[0\]" {  } { { "BCD_Counter.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/BCD_Counter.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591274836185 ""}  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591274836185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipes:inst6\|pipe_speed\[11\] " "Latch pipes:inst6\|pipe_speed\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Massive_Counter:inst9\|BCD_counter:BCD_ones\|Q_Out\[0\] " "Ports D and ENA on the latch are fed by the same signal Massive_Counter:inst9\|BCD_counter:BCD_ones\|Q_Out\[0\]" {  } { { "BCD_Counter.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/BCD_Counter.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591274836185 ""}  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591274836185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipes:inst6\|pipe_speed\[13\] " "Latch pipes:inst6\|pipe_speed\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Massive_Counter:inst9\|BCD_counter:BCD_tens\|Q_Out\[0\] " "Ports D and ENA on the latch are fed by the same signal Massive_Counter:inst9\|BCD_counter:BCD_tens\|Q_Out\[0\]" {  } { { "BCD_Counter.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/BCD_Counter.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591274836185 ""}  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591274836185 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "pipes:inst6\|pipe_speed\[17\] " "Latch pipes:inst6\|pipe_speed\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Massive_Counter:inst9\|BCD_counter:BCD_tens\|Q_Out\[0\] " "Ports D and ENA on the latch are fed by the same signal Massive_Counter:inst9\|BCD_counter:BCD_tens\|Q_Out\[0\]" {  } { { "BCD_Counter.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/BCD_Counter.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1591274836185 ""}  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1591274836185 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "mouse_new_ver.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/mouse_new_ver.vhd" 37 -1 0 } } { "mouse_new_ver.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/mouse_new_ver.vhd" 146 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1591274836190 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1591274836190 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bird:inst5\|bird_y_pos\[9\] bird:inst5\|bird_y_pos\[9\]~_emulated bird:inst5\|bird_y_pos\[9\]~1 " "Register \"bird:inst5\|bird_y_pos\[9\]\" is converted into an equivalent circuit using register \"bird:inst5\|bird_y_pos\[9\]~_emulated\" and latch \"bird:inst5\|bird_y_pos\[9\]~1\"" {  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1591274836191 "|FlappyBird-FlappyCompsys|bird:inst5|bird_y_pos[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bird:inst5\|bird_y_pos\[8\] bird:inst5\|bird_y_pos\[8\]~_emulated bird:inst5\|bird_y_pos\[8\]~5 " "Register \"bird:inst5\|bird_y_pos\[8\]\" is converted into an equivalent circuit using register \"bird:inst5\|bird_y_pos\[8\]~_emulated\" and latch \"bird:inst5\|bird_y_pos\[8\]~5\"" {  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1591274836191 "|FlappyBird-FlappyCompsys|bird:inst5|bird_y_pos[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bird:inst5\|bird_y_pos\[7\] bird:inst5\|bird_y_pos\[7\]~_emulated bird:inst5\|bird_y_pos\[7\]~9 " "Register \"bird:inst5\|bird_y_pos\[7\]\" is converted into an equivalent circuit using register \"bird:inst5\|bird_y_pos\[7\]~_emulated\" and latch \"bird:inst5\|bird_y_pos\[7\]~9\"" {  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1591274836191 "|FlappyBird-FlappyCompsys|bird:inst5|bird_y_pos[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bird:inst5\|bird_y_pos\[6\] bird:inst5\|bird_y_pos\[6\]~_emulated bird:inst5\|bird_y_pos\[6\]~13 " "Register \"bird:inst5\|bird_y_pos\[6\]\" is converted into an equivalent circuit using register \"bird:inst5\|bird_y_pos\[6\]~_emulated\" and latch \"bird:inst5\|bird_y_pos\[6\]~13\"" {  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1591274836191 "|FlappyBird-FlappyCompsys|bird:inst5|bird_y_pos[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bird:inst5\|bird_y_pos\[5\] bird:inst5\|bird_y_pos\[5\]~_emulated bird:inst5\|bird_y_pos\[5\]~17 " "Register \"bird:inst5\|bird_y_pos\[5\]\" is converted into an equivalent circuit using register \"bird:inst5\|bird_y_pos\[5\]~_emulated\" and latch \"bird:inst5\|bird_y_pos\[5\]~17\"" {  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1591274836191 "|FlappyBird-FlappyCompsys|bird:inst5|bird_y_pos[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bird:inst5\|bird_y_pos\[4\] bird:inst5\|bird_y_pos\[4\]~_emulated bird:inst5\|bird_y_pos\[4\]~21 " "Register \"bird:inst5\|bird_y_pos\[4\]\" is converted into an equivalent circuit using register \"bird:inst5\|bird_y_pos\[4\]~_emulated\" and latch \"bird:inst5\|bird_y_pos\[4\]~21\"" {  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1591274836191 "|FlappyBird-FlappyCompsys|bird:inst5|bird_y_pos[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bird:inst5\|bird_y_pos\[3\] bird:inst5\|bird_y_pos\[3\]~_emulated bird:inst5\|bird_y_pos\[3\]~25 " "Register \"bird:inst5\|bird_y_pos\[3\]\" is converted into an equivalent circuit using register \"bird:inst5\|bird_y_pos\[3\]~_emulated\" and latch \"bird:inst5\|bird_y_pos\[3\]~25\"" {  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1591274836191 "|FlappyBird-FlappyCompsys|bird:inst5|bird_y_pos[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bird:inst5\|bird_y_pos\[2\] bird:inst5\|bird_y_pos\[2\]~_emulated bird:inst5\|bird_y_pos\[2\]~29 " "Register \"bird:inst5\|bird_y_pos\[2\]\" is converted into an equivalent circuit using register \"bird:inst5\|bird_y_pos\[2\]~_emulated\" and latch \"bird:inst5\|bird_y_pos\[2\]~29\"" {  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1591274836191 "|FlappyBird-FlappyCompsys|bird:inst5|bird_y_pos[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bird:inst5\|bird_y_pos\[1\] bird:inst5\|bird_y_pos\[1\]~_emulated bird:inst5\|bird_y_pos\[1\]~33 " "Register \"bird:inst5\|bird_y_pos\[1\]\" is converted into an equivalent circuit using register \"bird:inst5\|bird_y_pos\[1\]~_emulated\" and latch \"bird:inst5\|bird_y_pos\[1\]~33\"" {  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1591274836191 "|FlappyBird-FlappyCompsys|bird:inst5|bird_y_pos[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bird:inst5\|bird_y_pos\[0\] bird:inst5\|bird_y_pos\[0\]~_emulated bird:inst5\|bird_y_pos\[0\]~37 " "Register \"bird:inst5\|bird_y_pos\[0\]\" is converted into an equivalent circuit using register \"bird:inst5\|bird_y_pos\[0\]~_emulated\" and latch \"bird:inst5\|bird_y_pos\[0\]~37\"" {  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 50 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1591274836191 "|FlappyBird-FlappyCompsys|bird:inst5|bird_y_pos[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1591274836191 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1591274836964 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1591274838018 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274838018 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1276 " "Implemented 1276 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1591274838166 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1591274838166 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1591274838166 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1248 " "Implemented 1248 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1591274838166 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1591274838166 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1591274838166 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1591274838166 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4658 " "Peak virtual memory: 4658 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1591274838228 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 05 00:47:18 2020 " "Processing ended: Fri Jun 05 00:47:18 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1591274838228 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1591274838228 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1591274838228 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1591274838228 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "altpll0.qip " "Tcl Script File altpll0.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE altpll0.qip " "set_global_assignment -name QIP_FILE altpll0.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1591274839244 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1591274839244 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1591274839245 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1591274839246 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 05 00:47:18 2020 " "Processing started: Fri Jun 05 00:47:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1591274839246 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1591274839246 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FlappyBird-FlappyCompsys -c FlappyBird-FlappyCompsys " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FlappyBird-FlappyCompsys -c FlappyBird-FlappyCompsys" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1591274839246 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1591274839315 ""}
{ "Info" "0" "" "Project  = FlappyBird-FlappyCompsys" {  } {  } 0 0 "Project  = FlappyBird-FlappyCompsys" 0 0 "Fitter" 0 0 1591274839315 ""}
{ "Info" "0" "" "Revision = FlappyBird-FlappyCompsys" {  } {  } 0 0 "Revision = FlappyBird-FlappyCompsys" 0 0 "Fitter" 0 0 1591274839315 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1591274839385 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FlappyBird-FlappyCompsys EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"FlappyBird-FlappyCompsys\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1591274839399 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1591274839441 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1591274839442 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll1:inst\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"altpll1:inst\|altpll:altpll_component\|altpll1_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll1:inst\|altpll:altpll_component\|altpll1_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for altpll1:inst\|altpll:altpll_component\|altpll1_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/altpll1_altpll.v" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/db/altpll1_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/Docs/GitHub/flappy-bird-VHDL/" { { 0 { 0 ""} 0 520 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1591274839495 ""}  } { { "db/altpll1_altpll.v" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/db/altpll1_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/Docs/GitHub/flappy-bird-VHDL/" { { 0 { 0 ""} 0 520 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1591274839495 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1591274839532 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1591274839540 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1591274839728 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1591274839728 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1591274839728 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1591274839728 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/GitHub/flappy-bird-VHDL/" { { 0 { 0 ""} 0 2451 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1591274839731 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/GitHub/flappy-bird-VHDL/" { { 0 { 0 ""} 0 2453 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1591274839731 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/GitHub/flappy-bird-VHDL/" { { 0 { 0 ""} 0 2455 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1591274839731 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/GitHub/flappy-bird-VHDL/" { { 0 { 0 ""} 0 2457 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1591274839731 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/GitHub/flappy-bird-VHDL/" { { 0 { 0 ""} 0 2459 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1591274839731 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1591274839731 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1591274839733 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1591274839735 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "18 " "TimeQuest Timing Analyzer is analyzing 18 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1591274840758 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FlappyBird-FlappyCompsys.sdc " "Synopsys Design Constraints File file not found: 'FlappyBird-FlappyCompsys.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1591274840760 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1591274840760 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1591274840763 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos\[9\]~2\|combout " "Node \"inst5\|bird_y_pos\[9\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274840766 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos~61\|dataa " "Node \"inst5\|bird_y_pos~61\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274840766 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos~61\|combout " "Node \"inst5\|bird_y_pos~61\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274840766 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos\[9\]~2\|datad " "Node \"inst5\|bird_y_pos\[9\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274840766 ""}  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 50 -1 0 } } { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 29 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1591274840766 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos\[8\]~6\|combout " "Node \"inst5\|bird_y_pos\[8\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274840766 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos~62\|dataa " "Node \"inst5\|bird_y_pos~62\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274840766 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos~62\|combout " "Node \"inst5\|bird_y_pos~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274840766 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos\[8\]~6\|datad " "Node \"inst5\|bird_y_pos\[8\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274840766 ""}  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 50 -1 0 } } { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 29 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1591274840766 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos\[7\]~10\|combout " "Node \"inst5\|bird_y_pos\[7\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274840766 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos~63\|dataa " "Node \"inst5\|bird_y_pos~63\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274840766 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos~63\|combout " "Node \"inst5\|bird_y_pos~63\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274840766 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos\[7\]~10\|datad " "Node \"inst5\|bird_y_pos\[7\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274840766 ""}  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 50 -1 0 } } { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 29 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1591274840766 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos\[6\]~14\|combout " "Node \"inst5\|bird_y_pos\[6\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274840766 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos~64\|dataa " "Node \"inst5\|bird_y_pos~64\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274840766 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos~64\|combout " "Node \"inst5\|bird_y_pos~64\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274840766 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos\[6\]~14\|datad " "Node \"inst5\|bird_y_pos\[6\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274840766 ""}  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 50 -1 0 } } { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 29 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1591274840766 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos\[2\]~30\|combout " "Node \"inst5\|bird_y_pos\[2\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274840767 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos~68\|dataa " "Node \"inst5\|bird_y_pos~68\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274840767 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos~68\|combout " "Node \"inst5\|bird_y_pos~68\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274840767 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos\[2\]~30\|datad " "Node \"inst5\|bird_y_pos\[2\]~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274840767 ""}  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 50 -1 0 } } { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 29 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1591274840767 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos\[1\]~34\|combout " "Node \"inst5\|bird_y_pos\[1\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274840767 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos~69\|dataa " "Node \"inst5\|bird_y_pos~69\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274840767 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos~69\|combout " "Node \"inst5\|bird_y_pos~69\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274840767 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos\[1\]~34\|datad " "Node \"inst5\|bird_y_pos\[1\]~34\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274840767 ""}  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 50 -1 0 } } { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 29 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1591274840767 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos\[0\]~38\|combout " "Node \"inst5\|bird_y_pos\[0\]~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274840767 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos~70\|dataa " "Node \"inst5\|bird_y_pos~70\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274840767 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos~70\|combout " "Node \"inst5\|bird_y_pos~70\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274840767 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos\[0\]~38\|datad " "Node \"inst5\|bird_y_pos\[0\]~38\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274840767 ""}  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 50 -1 0 } } { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 29 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1591274840767 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos\[3\]~26\|combout " "Node \"inst5\|bird_y_pos\[3\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274840767 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos~66\|dataa " "Node \"inst5\|bird_y_pos~66\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274840767 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos~66\|combout " "Node \"inst5\|bird_y_pos~66\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274840767 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos\[3\]~26\|datad " "Node \"inst5\|bird_y_pos\[3\]~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274840767 ""}  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 50 -1 0 } } { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 29 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1591274840767 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos\[4\]~22\|combout " "Node \"inst5\|bird_y_pos\[4\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274840768 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos~67\|dataa " "Node \"inst5\|bird_y_pos~67\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274840768 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos~67\|combout " "Node \"inst5\|bird_y_pos~67\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274840768 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos\[4\]~22\|datad " "Node \"inst5\|bird_y_pos\[4\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274840768 ""}  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 50 -1 0 } } { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 29 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1591274840768 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos\[5\]~18\|combout " "Node \"inst5\|bird_y_pos\[5\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274840768 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos~65\|dataa " "Node \"inst5\|bird_y_pos~65\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274840768 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos~65\|combout " "Node \"inst5\|bird_y_pos~65\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274840768 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos\[5\]~18\|datad " "Node \"inst5\|bird_y_pos\[5\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274840768 ""}  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 50 -1 0 } } { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 29 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1591274840768 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1591274840774 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1591274840775 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1591274840776 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altpll1:inst\|altpll:altpll_component\|altpll1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Automatically promoted node altpll1:inst\|altpll:altpll_component\|altpll1_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1591274840830 ""}  } { { "db/altpll1_altpll.v" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/db/altpll1_altpll.v" 92 -1 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll1:inst|altpll:altpll_component|altpll1_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/GitHub/flappy-bird-VHDL/" { { 0 { 0 ""} 0 520 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1591274840830 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MOUSE:inst2\|MOUSE_CLK_FILTER  " "Automatically promoted node MOUSE:inst2\|MOUSE_CLK_FILTER " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1591274840830 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOUSE:inst2\|MOUSE_CLK_FILTER~1 " "Destination node MOUSE:inst2\|MOUSE_CLK_FILTER~1" {  } { { "mouse_new_ver.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/mouse_new_ver.vhd" 40 -1 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:inst2|MOUSE_CLK_FILTER~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/GitHub/flappy-bird-VHDL/" { { 0 { 0 ""} 0 2071 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1591274840830 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOUSE:inst2\|MOUSE_CLK_FILTER~2 " "Destination node MOUSE:inst2\|MOUSE_CLK_FILTER~2" {  } { { "mouse_new_ver.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/mouse_new_ver.vhd" 40 -1 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:inst2|MOUSE_CLK_FILTER~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/GitHub/flappy-bird-VHDL/" { { 0 { 0 ""} 0 2072 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1591274840830 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MOUSE:inst2\|MOUSE_CLK_FILTER~3 " "Destination node MOUSE:inst2\|MOUSE_CLK_FILTER~3" {  } { { "mouse_new_ver.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/mouse_new_ver.vhd" 40 -1 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:inst2|MOUSE_CLK_FILTER~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/GitHub/flappy-bird-VHDL/" { { 0 { 0 ""} 0 2073 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1591274840830 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1591274840830 ""}  } { { "mouse_new_ver.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/mouse_new_ver.vhd" 40 -1 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MOUSE:inst2|MOUSE_CLK_FILTER } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/GitHub/flappy-bird-VHDL/" { { 0 { 0 ""} 0 482 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1591274840830 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_SYNC:inst1\|vert_sync_out  " "Automatically promoted node VGA_SYNC:inst1\|vert_sync_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1591274840831 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vert_sync_out~output " "Destination node vert_sync_out~output" {  } { { "FlappyBird-FlappyCompsys.bdf" "" { Schematic "D:/Docs/GitHub/flappy-bird-VHDL/FlappyBird-FlappyCompsys.bdf" { { 328 1184 1360 344 "vert_sync_out" "" } } } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vert_sync_out~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/GitHub/flappy-bird-VHDL/" { { 0 { 0 ""} 0 2435 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1591274840831 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1591274840831 ""}  } { { "vga_sync.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/vga_sync.vhd" 9 -1 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_SYNC:inst1|vert_sync_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/GitHub/flappy-bird-VHDL/" { { 0 { 0 ""} 0 591 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1591274840831 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "bird:inst5\|Move_Bird~0  " "Automatically promoted node bird:inst5\|Move_Bird~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1591274840831 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipes:inst6\|\\pipe_move:clk_cnt\[5\] " "Destination node pipes:inst6\|\\pipe_move:clk_cnt\[5\]" {  } { { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipes:inst6|\pipe_move:clk_cnt[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/GitHub/flappy-bird-VHDL/" { { 0 { 0 ""} 0 239 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1591274840831 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipes:inst6\|\\pipe_move:clk_cnt\[4\] " "Destination node pipes:inst6\|\\pipe_move:clk_cnt\[4\]" {  } { { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipes:inst6|\pipe_move:clk_cnt[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/GitHub/flappy-bird-VHDL/" { { 0 { 0 ""} 0 240 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1591274840831 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipes:inst6\|\\pipe_move:clk_cnt\[3\] " "Destination node pipes:inst6\|\\pipe_move:clk_cnt\[3\]" {  } { { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipes:inst6|\pipe_move:clk_cnt[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/GitHub/flappy-bird-VHDL/" { { 0 { 0 ""} 0 241 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1591274840831 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipes:inst6\|\\pipe_move:clk_cnt\[2\] " "Destination node pipes:inst6\|\\pipe_move:clk_cnt\[2\]" {  } { { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipes:inst6|\pipe_move:clk_cnt[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/GitHub/flappy-bird-VHDL/" { { 0 { 0 ""} 0 242 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1591274840831 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipes:inst6\|\\pipe_move:clk_cnt\[1\] " "Destination node pipes:inst6\|\\pipe_move:clk_cnt\[1\]" {  } { { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipes:inst6|\pipe_move:clk_cnt[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/GitHub/flappy-bird-VHDL/" { { 0 { 0 ""} 0 243 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1591274840831 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipes:inst6\|\\pipe_move:clk_cnt\[0\] " "Destination node pipes:inst6\|\\pipe_move:clk_cnt\[0\]" {  } { { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipes:inst6|\pipe_move:clk_cnt[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/GitHub/flappy-bird-VHDL/" { { 0 { 0 ""} 0 251 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1591274840831 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipes:inst6\|\\pipe_move:clk_cnt\[6\] " "Destination node pipes:inst6\|\\pipe_move:clk_cnt\[6\]" {  } { { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipes:inst6|\pipe_move:clk_cnt[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/GitHub/flappy-bird-VHDL/" { { 0 { 0 ""} 0 238 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1591274840831 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipes:inst6\|\\pipe_move:clk_cnt\[7\] " "Destination node pipes:inst6\|\\pipe_move:clk_cnt\[7\]" {  } { { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipes:inst6|\pipe_move:clk_cnt[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/GitHub/flappy-bird-VHDL/" { { 0 { 0 ""} 0 237 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1591274840831 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipes:inst6\|\\pipe_move:clk_cnt\[8\] " "Destination node pipes:inst6\|\\pipe_move:clk_cnt\[8\]" {  } { { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipes:inst6|\pipe_move:clk_cnt[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/GitHub/flappy-bird-VHDL/" { { 0 { 0 ""} 0 236 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1591274840831 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pipes:inst6\|\\pipe_move:clk_cnt\[9\] " "Destination node pipes:inst6\|\\pipe_move:clk_cnt\[9\]" {  } { { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipes:inst6|\pipe_move:clk_cnt[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/GitHub/flappy-bird-VHDL/" { { 0 { 0 ""} 0 235 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1591274840831 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1591274840831 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1591274840831 ""}  } { { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bird:inst5|Move_Bird~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/GitHub/flappy-bird-VHDL/" { { 0 { 0 ""} 0 1747 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1591274840831 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_div:inst14\|Clk1hz_temp  " "Automatically promoted node clk_div:inst14\|Clk1hz_temp " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1591274840832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Massive_Counter:inst9\|BCD_counter:BCD_ones\|Q_Out\[0\] " "Destination node Massive_Counter:inst9\|BCD_counter:BCD_ones\|Q_Out\[0\]" {  } { { "BCD_Counter.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/BCD_Counter.vhd" 27 -1 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Massive_Counter:inst9|BCD_counter:BCD_ones|Q_Out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/GitHub/flappy-bird-VHDL/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1591274840832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Massive_Counter:inst9\|BCD_counter:BCD_ones\|Q_Out\[1\] " "Destination node Massive_Counter:inst9\|BCD_counter:BCD_ones\|Q_Out\[1\]" {  } { { "BCD_Counter.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/BCD_Counter.vhd" 27 -1 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Massive_Counter:inst9|BCD_counter:BCD_ones|Q_Out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/GitHub/flappy-bird-VHDL/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1591274840832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Massive_Counter:inst9\|BCD_counter:BCD_ones\|Q_Out\[2\] " "Destination node Massive_Counter:inst9\|BCD_counter:BCD_ones\|Q_Out\[2\]" {  } { { "BCD_Counter.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/BCD_Counter.vhd" 27 -1 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Massive_Counter:inst9|BCD_counter:BCD_ones|Q_Out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/GitHub/flappy-bird-VHDL/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1591274840832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Massive_Counter:inst9\|BCD_counter:BCD_ones\|Q_Out\[3\] " "Destination node Massive_Counter:inst9\|BCD_counter:BCD_ones\|Q_Out\[3\]" {  } { { "BCD_Counter.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/BCD_Counter.vhd" 27 -1 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Massive_Counter:inst9|BCD_counter:BCD_ones|Q_Out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/GitHub/flappy-bird-VHDL/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1591274840832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Massive_Counter:inst9\|BCD_counter:BCD_tens\|Q_Out\[0\] " "Destination node Massive_Counter:inst9\|BCD_counter:BCD_tens\|Q_Out\[0\]" {  } { { "BCD_Counter.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/BCD_Counter.vhd" 27 -1 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Massive_Counter:inst9|BCD_counter:BCD_tens|Q_Out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/GitHub/flappy-bird-VHDL/" { { 0 { 0 ""} 0 623 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1591274840832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Massive_Counter:inst9\|BCD_counter:BCD_tens\|Q_Out\[1\] " "Destination node Massive_Counter:inst9\|BCD_counter:BCD_tens\|Q_Out\[1\]" {  } { { "BCD_Counter.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/BCD_Counter.vhd" 27 -1 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Massive_Counter:inst9|BCD_counter:BCD_tens|Q_Out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/GitHub/flappy-bird-VHDL/" { { 0 { 0 ""} 0 624 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1591274840832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Massive_Counter:inst9\|BCD_counter:BCD_tens\|Q_Out\[2\] " "Destination node Massive_Counter:inst9\|BCD_counter:BCD_tens\|Q_Out\[2\]" {  } { { "BCD_Counter.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/BCD_Counter.vhd" 27 -1 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Massive_Counter:inst9|BCD_counter:BCD_tens|Q_Out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/GitHub/flappy-bird-VHDL/" { { 0 { 0 ""} 0 625 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1591274840832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Massive_Counter:inst9\|BCD_counter:BCD_tens\|Q_Out\[3\] " "Destination node Massive_Counter:inst9\|BCD_counter:BCD_tens\|Q_Out\[3\]" {  } { { "BCD_Counter.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/BCD_Counter.vhd" 27 -1 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Massive_Counter:inst9|BCD_counter:BCD_tens|Q_Out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/GitHub/flappy-bird-VHDL/" { { 0 { 0 ""} 0 626 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1591274840832 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_div:inst14\|Clk1hz_temp~0 " "Destination node clk_div:inst14\|Clk1hz_temp~0" {  } { { "clock_divider.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/clock_divider.vhd" 17 -1 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:inst14|Clk1hz_temp~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/GitHub/flappy-bird-VHDL/" { { 0 { 0 ""} 0 2047 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1591274840832 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1591274840832 ""}  } { { "clock_divider.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/clock_divider.vhd" 17 -1 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_div:inst14|Clk1hz_temp } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/GitHub/flappy-bird-VHDL/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1591274840832 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pipes:inst6\|pipe_speed\[30\]~1  " "Automatically promoted node pipes:inst6\|pipe_speed\[30\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1591274840833 ""}  } { { "pipes.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/pipes.vhd" 54 -1 0 } } { "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pipes:inst6|pipe_speed[30]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/GitHub/flappy-bird-VHDL/" { { 0 { 0 ""} 0 2007 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1591274840833 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1591274841121 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1591274841123 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1591274841123 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1591274841125 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1591274841127 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1591274841129 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1591274841129 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1591274841130 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1591274841178 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1591274841180 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1591274841180 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pb0 " "Node \"pb0\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591274841213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pb1 " "Node \"pb1\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591274841213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pb2 " "Node \"pb2\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pb2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591274841213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg0\[0\] " "Node \"seg0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591274841213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg0\[1\] " "Node \"seg0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591274841213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg0\[2\] " "Node \"seg0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591274841213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg0\[3\] " "Node \"seg0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591274841213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg0\[4\] " "Node \"seg0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591274841213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg0\[5\] " "Node \"seg0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591274841213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg0\[6\] " "Node \"seg0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591274841213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg0_dec " "Node \"seg0_dec\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg0_dec" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591274841213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg1\[0\] " "Node \"seg1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591274841213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg1\[1\] " "Node \"seg1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591274841213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg1\[2\] " "Node \"seg1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591274841213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg1\[3\] " "Node \"seg1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591274841213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg1\[4\] " "Node \"seg1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591274841213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg1\[5\] " "Node \"seg1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591274841213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg1\[6\] " "Node \"seg1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591274841213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "seg1_dec " "Node \"seg1_dec\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "seg1_dec" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591274841213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw3 " "Node \"sw3\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591274841213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw4 " "Node \"sw4\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591274841213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw5 " "Node \"sw5\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591274841213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw6 " "Node \"sw6\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591274841213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw7 " "Node \"sw7\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591274841213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw8 " "Node \"sw8\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591274841213 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw9 " "Node \"sw9\" is assigned to location or region, but does not exist in design" {  } { { "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1591274841213 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1591274841213 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1591274841215 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1591274842195 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1591274842654 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1591274842667 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1591274843998 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1591274843999 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1591274844369 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X10_Y20 X20_Y29 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X10_Y20 to location X20_Y29" {  } { { "loc" "" { Generic "D:/Docs/GitHub/flappy-bird-VHDL/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X10_Y20 to location X20_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X10_Y20 to location X20_Y29"} 10 20 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1591274845788 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1591274845788 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1591274848039 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1591274848042 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1591274848042 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.11 " "Total time spent on timing analysis during the Fitter is 1.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1591274848074 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1591274848113 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1591274848514 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1591274848549 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1591274848772 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1591274849464 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1591274850194 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Docs/GitHub/flappy-bird-VHDL/output_files/FlappyBird-FlappyCompsys.fit.smsg " "Generated suppressed messages file D:/Docs/GitHub/flappy-bird-VHDL/output_files/FlappyBird-FlappyCompsys.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1591274850352 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 84 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 84 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4929 " "Peak virtual memory: 4929 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1591274850850 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 05 00:47:30 2020 " "Processing ended: Fri Jun 05 00:47:30 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1591274850850 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1591274850850 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1591274850850 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1591274850850 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1591274851738 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1591274851738 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 05 00:47:31 2020 " "Processing started: Fri Jun 05 00:47:31 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1591274851738 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1591274851738 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FlappyBird-FlappyCompsys -c FlappyBird-FlappyCompsys " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FlappyBird-FlappyCompsys -c FlappyBird-FlappyCompsys" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1591274851738 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1591274852487 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1591274852517 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4548 " "Peak virtual memory: 4548 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1591274852827 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 05 00:47:32 2020 " "Processing ended: Fri Jun 05 00:47:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1591274852827 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1591274852827 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1591274852827 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1591274852827 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1591274853433 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "altpll0.qip " "Tcl Script File altpll0.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE altpll0.qip " "set_global_assignment -name QIP_FILE altpll0.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1591274853839 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1591274853839 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1591274853839 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1591274853840 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 05 00:47:33 2020 " "Processing started: Fri Jun 05 00:47:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1591274853840 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1591274853840 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FlappyBird-FlappyCompsys -c FlappyBird-FlappyCompsys " "Command: quartus_sta FlappyBird-FlappyCompsys -c FlappyBird-FlappyCompsys" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1591274853840 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1591274853912 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1591274854049 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1591274854091 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1591274854091 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "18 " "TimeQuest Timing Analyzer is analyzing 18 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1591274854256 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FlappyBird-FlappyCompsys.sdc " "Synopsys Design Constraints File file not found: 'FlappyBird-FlappyCompsys.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1591274854314 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1591274854315 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1591274854318 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1591274854318 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1591274854318 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1591274854318 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_div:inst14\|Clk1hz_temp clk_div:inst14\|Clk1hz_temp " "create_clock -period 1.000 -name clk_div:inst14\|Clk1hz_temp clk_div:inst14\|Clk1hz_temp" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1591274854319 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sw0 sw0 " "create_clock -period 1.000 -name sw0 sw0" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1591274854319 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_SYNC:inst1\|vert_sync_out VGA_SYNC:inst1\|vert_sync_out " "create_clock -period 1.000 -name VGA_SYNC:inst1\|vert_sync_out VGA_SYNC:inst1\|vert_sync_out" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1591274854319 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MOUSE:inst2\|MOUSE_CLK_FILTER MOUSE:inst2\|MOUSE_CLK_FILTER " "create_clock -period 1.000 -name MOUSE:inst2\|MOUSE_CLK_FILTER MOUSE:inst2\|MOUSE_CLK_FILTER" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1591274854319 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1591274854319 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos\[9\]~2\|combout " "Node \"inst5\|bird_y_pos\[9\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274854321 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos~61\|datac " "Node \"inst5\|bird_y_pos~61\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274854321 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos~61\|combout " "Node \"inst5\|bird_y_pos~61\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274854321 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos\[9\]~2\|dataa " "Node \"inst5\|bird_y_pos\[9\]~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274854321 ""}  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 50 -1 0 } } { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 29 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1591274854321 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos\[5\]~18\|combout " "Node \"inst5\|bird_y_pos\[5\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274854321 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos~65\|dataa " "Node \"inst5\|bird_y_pos~65\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274854321 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos~65\|combout " "Node \"inst5\|bird_y_pos~65\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274854321 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos\[5\]~18\|datab " "Node \"inst5\|bird_y_pos\[5\]~18\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274854321 ""}  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 50 -1 0 } } { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 29 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1591274854321 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos\[4\]~22\|combout " "Node \"inst5\|bird_y_pos\[4\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274854321 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos~67\|datac " "Node \"inst5\|bird_y_pos~67\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274854321 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos~67\|combout " "Node \"inst5\|bird_y_pos~67\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274854321 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos\[4\]~22\|dataa " "Node \"inst5\|bird_y_pos\[4\]~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274854321 ""}  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 50 -1 0 } } { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 29 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1591274854321 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos\[7\]~10\|combout " "Node \"inst5\|bird_y_pos\[7\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274854322 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos~63\|datab " "Node \"inst5\|bird_y_pos~63\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274854322 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos~63\|combout " "Node \"inst5\|bird_y_pos~63\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274854322 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos\[7\]~10\|datab " "Node \"inst5\|bird_y_pos\[7\]~10\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274854322 ""}  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 50 -1 0 } } { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 29 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1591274854322 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos\[8\]~6\|combout " "Node \"inst5\|bird_y_pos\[8\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274854322 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos~62\|dataa " "Node \"inst5\|bird_y_pos~62\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274854322 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos~62\|combout " "Node \"inst5\|bird_y_pos~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274854322 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos\[8\]~6\|dataa " "Node \"inst5\|bird_y_pos\[8\]~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274854322 ""}  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 50 -1 0 } } { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 29 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1591274854322 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos\[6\]~14\|combout " "Node \"inst5\|bird_y_pos\[6\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274854322 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos~64\|datab " "Node \"inst5\|bird_y_pos~64\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274854322 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos~64\|combout " "Node \"inst5\|bird_y_pos~64\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274854322 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos\[6\]~14\|dataa " "Node \"inst5\|bird_y_pos\[6\]~14\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274854322 ""}  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 50 -1 0 } } { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 29 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1591274854322 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos\[0\]~38\|combout " "Node \"inst5\|bird_y_pos\[0\]~38\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274854322 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos~70\|dataa " "Node \"inst5\|bird_y_pos~70\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274854322 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos~70\|combout " "Node \"inst5\|bird_y_pos~70\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274854322 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos\[0\]~38\|dataa " "Node \"inst5\|bird_y_pos\[0\]~38\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274854322 ""}  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 50 -1 0 } } { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 29 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1591274854322 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos\[2\]~30\|combout " "Node \"inst5\|bird_y_pos\[2\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274854323 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos~68\|datac " "Node \"inst5\|bird_y_pos~68\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274854323 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos~68\|combout " "Node \"inst5\|bird_y_pos~68\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274854323 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos\[2\]~30\|dataa " "Node \"inst5\|bird_y_pos\[2\]~30\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274854323 ""}  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 50 -1 0 } } { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 29 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1591274854323 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos\[1\]~34\|combout " "Node \"inst5\|bird_y_pos\[1\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274854324 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos~69\|datac " "Node \"inst5\|bird_y_pos~69\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274854324 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos~69\|combout " "Node \"inst5\|bird_y_pos~69\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274854324 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos\[1\]~34\|dataa " "Node \"inst5\|bird_y_pos\[1\]~34\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274854324 ""}  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 50 -1 0 } } { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 29 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1591274854324 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos\[3\]~26\|combout " "Node \"inst5\|bird_y_pos\[3\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274854324 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos~66\|datab " "Node \"inst5\|bird_y_pos~66\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274854324 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos~66\|combout " "Node \"inst5\|bird_y_pos~66\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274854324 ""} { "Warning" "WSTA_SCC_NODE" "inst5\|bird_y_pos\[3\]~26\|dataa " "Node \"inst5\|bird_y_pos\[3\]~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1591274854324 ""}  } { { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 50 -1 0 } } { "bird.vhd" "" { Text "D:/Docs/GitHub/flappy-bird-VHDL/bird.vhd" 29 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1591274854324 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1591274854443 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1591274854445 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1591274854446 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1591274854456 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1591274854518 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1591274854518 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.844 " "Worst-case setup slack is -8.844" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274854526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274854526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.844     -1072.237 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -8.844     -1072.237 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274854526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.185       -23.953 sw0  " "   -5.185       -23.953 sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274854526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.812       -57.397 VGA_SYNC:inst1\|vert_sync_out  " "   -4.812       -57.397 VGA_SYNC:inst1\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274854526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.264       -23.951 clk_div:inst14\|Clk1hz_temp  " "   -2.264       -23.951 clk_div:inst14\|Clk1hz_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274854526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.256       -36.848 MOUSE:inst2\|MOUSE_CLK_FILTER  " "   -1.256       -36.848 MOUSE:inst2\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274854526 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1591274854526 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.015 " "Worst-case hold slack is -1.015" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274854541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274854541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.015       -11.667 sw0  " "   -1.015       -11.667 sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274854541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.191        -0.375 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.191        -0.375 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274854541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.052        -0.052 MOUSE:inst2\|MOUSE_CLK_FILTER  " "   -0.052        -0.052 MOUSE:inst2\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274854541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.020         0.000 clk_div:inst14\|Clk1hz_temp  " "    0.020         0.000 clk_div:inst14\|Clk1hz_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274854541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.805         0.000 VGA_SYNC:inst1\|vert_sync_out  " "    0.805         0.000 VGA_SYNC:inst1\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274854541 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1591274854541 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.864 " "Worst-case recovery slack is -2.864" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274854549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274854549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.864       -28.640 VGA_SYNC:inst1\|vert_sync_out  " "   -2.864       -28.640 VGA_SYNC:inst1\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274854549 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.126        -1.307 MOUSE:inst2\|MOUSE_CLK_FILTER  " "   -0.126        -1.307 MOUSE:inst2\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274854549 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1591274854549 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.005 " "Worst-case removal slack is -0.005" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274854558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274854558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.005        -0.005 MOUSE:inst2\|MOUSE_CLK_FILTER  " "   -0.005        -0.005 MOUSE:inst2\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274854558 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.992         0.000 VGA_SYNC:inst1\|vert_sync_out  " "    1.992         0.000 VGA_SYNC:inst1\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274854558 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1591274854558 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274854569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274854569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 sw0  " "   -3.000        -3.000 sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274854569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -35.000 MOUSE:inst2\|MOUSE_CLK_FILTER  " "   -1.000       -35.000 MOUSE:inst2\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274854569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -16.000 clk_div:inst14\|Clk1hz_temp  " "   -1.000       -16.000 clk_div:inst14\|Clk1hz_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274854569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -13.000 VGA_SYNC:inst1\|vert_sync_out  " "   -1.000       -13.000 VGA_SYNC:inst1\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274854569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.825         0.000 clk  " "    9.825         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274854569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.734         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.734         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274854569 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1591274854569 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1591274854946 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1591274854975 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1591274855480 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1591274855577 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1591274855602 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1591274855602 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.785 " "Worst-case setup slack is -7.785" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274855614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274855614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.785      -941.702 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -7.785      -941.702 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274855614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.597       -19.844 sw0  " "   -4.597       -19.844 sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274855614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.335       -51.843 VGA_SYNC:inst1\|vert_sync_out  " "   -4.335       -51.843 VGA_SYNC:inst1\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274855614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.987       -20.247 clk_div:inst14\|Clk1hz_temp  " "   -1.987       -20.247 clk_div:inst14\|Clk1hz_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274855614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.041       -29.809 MOUSE:inst2\|MOUSE_CLK_FILTER  " "   -1.041       -29.809 MOUSE:inst2\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274855614 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1591274855614 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.884 " "Worst-case hold slack is -0.884" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274855631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274855631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.884        -9.976 sw0  " "   -0.884        -9.976 sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274855631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.296        -0.585 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.296        -0.585 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274855631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.127         0.000 clk_div:inst14\|Clk1hz_temp  " "    0.127         0.000 clk_div:inst14\|Clk1hz_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274855631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187         0.000 MOUSE:inst2\|MOUSE_CLK_FILTER  " "    0.187         0.000 MOUSE:inst2\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274855631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.822         0.000 VGA_SYNC:inst1\|vert_sync_out  " "    0.822         0.000 VGA_SYNC:inst1\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274855631 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1591274855631 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.564 " "Worst-case recovery slack is -2.564" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274855643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274855643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.564       -25.634 VGA_SYNC:inst1\|vert_sync_out  " "   -2.564       -25.634 VGA_SYNC:inst1\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274855643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.201        -2.539 MOUSE:inst2\|MOUSE_CLK_FILTER  " "   -0.201        -2.539 MOUSE:inst2\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274855643 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1591274855643 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.207 " "Worst-case removal slack is 0.207" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274855654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274855654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.207         0.000 MOUSE:inst2\|MOUSE_CLK_FILTER  " "    0.207         0.000 MOUSE:inst2\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274855654 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.848         0.000 VGA_SYNC:inst1\|vert_sync_out  " "    1.848         0.000 VGA_SYNC:inst1\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274855654 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1591274855654 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274855742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274855742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 sw0  " "   -3.000        -3.000 sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274855742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -35.000 MOUSE:inst2\|MOUSE_CLK_FILTER  " "   -1.000       -35.000 MOUSE:inst2\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274855742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -16.000 clk_div:inst14\|Clk1hz_temp  " "   -1.000       -16.000 clk_div:inst14\|Clk1hz_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274855742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -13.000 VGA_SYNC:inst1\|vert_sync_out  " "   -1.000       -13.000 VGA_SYNC:inst1\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274855742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.785         0.000 clk  " "    9.785         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274855742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.741         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.741         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274855742 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1591274855742 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1591274856163 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1591274856279 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1591274856287 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1591274856287 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.876 " "Worst-case setup slack is -4.876" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274856305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274856305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.876      -571.885 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.876      -571.885 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274856305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.042        -8.125 sw0  " "   -3.042        -8.125 sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274856305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.834       -33.676 VGA_SYNC:inst1\|vert_sync_out  " "   -2.834       -33.676 VGA_SYNC:inst1\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274856305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.841        -7.125 clk_div:inst14\|Clk1hz_temp  " "   -0.841        -7.125 clk_div:inst14\|Clk1hz_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274856305 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.251        -5.281 MOUSE:inst2\|MOUSE_CLK_FILTER  " "   -0.251        -5.281 MOUSE:inst2\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274856305 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1591274856305 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.675 " "Worst-case hold slack is -0.675" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274856331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274856331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.675        -8.592 sw0  " "   -0.675        -8.592 sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274856331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.151        -0.852 clk_div:inst14\|Clk1hz_temp  " "   -0.151        -0.852 clk_div:inst14\|Clk1hz_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274856331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.136        -0.271 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.136        -0.271 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274856331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.027         0.000 MOUSE:inst2\|MOUSE_CLK_FILTER  " "    0.027         0.000 MOUSE:inst2\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274856331 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.379         0.000 VGA_SYNC:inst1\|vert_sync_out  " "    0.379         0.000 VGA_SYNC:inst1\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274856331 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1591274856331 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.343 " "Worst-case recovery slack is -1.343" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274856362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274856362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.343       -13.430 VGA_SYNC:inst1\|vert_sync_out  " "   -1.343       -13.430 VGA_SYNC:inst1\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274856362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.124         0.000 MOUSE:inst2\|MOUSE_CLK_FILTER  " "    0.124         0.000 MOUSE:inst2\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274856362 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1591274856362 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.099 " "Worst-case removal slack is 0.099" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274856378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274856378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.099         0.000 MOUSE:inst2\|MOUSE_CLK_FILTER  " "    0.099         0.000 MOUSE:inst2\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274856378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.121         0.000 VGA_SYNC:inst1\|vert_sync_out  " "    1.121         0.000 VGA_SYNC:inst1\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274856378 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1591274856378 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274856392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274856392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 sw0  " "   -3.000        -3.000 sw0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274856392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -35.000 MOUSE:inst2\|MOUSE_CLK_FILTER  " "   -1.000       -35.000 MOUSE:inst2\|MOUSE_CLK_FILTER " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274856392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -16.000 clk_div:inst14\|Clk1hz_temp  " "   -1.000       -16.000 clk_div:inst14\|Clk1hz_temp " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274856392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -13.000 VGA_SYNC:inst1\|vert_sync_out  " "   -1.000       -13.000 VGA_SYNC:inst1\|vert_sync_out " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274856392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.585         0.000 clk  " "    9.585         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274856392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.746         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.746         0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1591274856392 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1591274856392 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1591274857074 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1591274857074 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 57 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4614 " "Peak virtual memory: 4614 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1591274857284 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 05 00:47:37 2020 " "Processing ended: Fri Jun 05 00:47:37 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1591274857284 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1591274857284 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1591274857284 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1591274857284 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1591274858320 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1591274858321 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 05 00:47:38 2020 " "Processing started: Fri Jun 05 00:47:38 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1591274858321 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1591274858321 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FlappyBird-FlappyCompsys -c FlappyBird-FlappyCompsys " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FlappyBird-FlappyCompsys -c FlappyBird-FlappyCompsys" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1591274858321 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FlappyBird-FlappyCompsys_6_1200mv_85c_slow.vho D:/Docs/GitHub/flappy-bird-VHDL/simulation/modelsim/ simulation " "Generated file FlappyBird-FlappyCompsys_6_1200mv_85c_slow.vho in folder \"D:/Docs/GitHub/flappy-bird-VHDL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1591274858891 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FlappyBird-FlappyCompsys_6_1200mv_0c_slow.vho D:/Docs/GitHub/flappy-bird-VHDL/simulation/modelsim/ simulation " "Generated file FlappyBird-FlappyCompsys_6_1200mv_0c_slow.vho in folder \"D:/Docs/GitHub/flappy-bird-VHDL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1591274859066 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FlappyBird-FlappyCompsys_min_1200mv_0c_fast.vho D:/Docs/GitHub/flappy-bird-VHDL/simulation/modelsim/ simulation " "Generated file FlappyBird-FlappyCompsys_min_1200mv_0c_fast.vho in folder \"D:/Docs/GitHub/flappy-bird-VHDL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1591274859247 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FlappyBird-FlappyCompsys.vho D:/Docs/GitHub/flappy-bird-VHDL/simulation/modelsim/ simulation " "Generated file FlappyBird-FlappyCompsys.vho in folder \"D:/Docs/GitHub/flappy-bird-VHDL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1591274859421 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FlappyBird-FlappyCompsys_6_1200mv_85c_vhd_slow.sdo D:/Docs/GitHub/flappy-bird-VHDL/simulation/modelsim/ simulation " "Generated file FlappyBird-FlappyCompsys_6_1200mv_85c_vhd_slow.sdo in folder \"D:/Docs/GitHub/flappy-bird-VHDL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1591274859607 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FlappyBird-FlappyCompsys_6_1200mv_0c_vhd_slow.sdo D:/Docs/GitHub/flappy-bird-VHDL/simulation/modelsim/ simulation " "Generated file FlappyBird-FlappyCompsys_6_1200mv_0c_vhd_slow.sdo in folder \"D:/Docs/GitHub/flappy-bird-VHDL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1591274859793 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FlappyBird-FlappyCompsys_min_1200mv_0c_vhd_fast.sdo D:/Docs/GitHub/flappy-bird-VHDL/simulation/modelsim/ simulation " "Generated file FlappyBird-FlappyCompsys_min_1200mv_0c_vhd_fast.sdo in folder \"D:/Docs/GitHub/flappy-bird-VHDL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1591274859975 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FlappyBird-FlappyCompsys_vhd.sdo D:/Docs/GitHub/flappy-bird-VHDL/simulation/modelsim/ simulation " "Generated file FlappyBird-FlappyCompsys_vhd.sdo in folder \"D:/Docs/GitHub/flappy-bird-VHDL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1591274860161 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4550 " "Peak virtual memory: 4550 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1591274860239 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 05 00:47:40 2020 " "Processing ended: Fri Jun 05 00:47:40 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1591274860239 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1591274860239 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1591274860239 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1591274860239 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 200 s " "Quartus II Full Compilation was successful. 0 errors, 200 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1591274860858 ""}
