Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon May  2 13:41:02 2022
| Host         : LAPTOP-9IM6L6CH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   385         
LUTAR-1    Warning           LUT drives async reset alert  96          
TIMING-20  Warning           Non-clocked latch             48          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (545)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (934)
5. checking no_input_delay (8)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (545)
--------------------------
 There are 314 register/latch pins with no clock driven by root clock pin: CLK100MHZ (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: SW[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock/clock_hours_lsb_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock/clock_hours_lsb_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock/clock_hours_lsb_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock/clock_hours_lsb_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock/clock_hours_lsb_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock/clock_hours_lsb_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock/clock_hours_lsb_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock/clock_hours_lsb_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock/clock_hours_msb_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock/clock_hours_msb_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock/clock_hours_msb_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock/clock_hours_msb_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock/clock_hours_msb_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock/clock_hours_msb_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock/clock_hours_msb_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock/clock_hours_msb_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock/clock_mins_lsb_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock/clock_mins_lsb_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock/clock_mins_lsb_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock/clock_mins_lsb_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock/clock_mins_lsb_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock/clock_mins_lsb_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock/clock_mins_lsb_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock/clock_mins_lsb_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock/clock_mins_msb_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock/clock_mins_msb_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock/clock_mins_msb_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock/clock_mins_msb_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock/clock_mins_msb_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock/clock_mins_msb_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock/clock_mins_msb_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock/clock_mins_msb_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock/clock_sec_lsb_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock/clock_sec_lsb_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock/clock_sec_lsb_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock/clock_sec_lsb_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock/clock_sec_lsb_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock/clock_sec_lsb_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock/clock_sec_lsb_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock/clock_sec_lsb_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock/clock_sec_msb_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock/clock_sec_msb_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock/clock_sec_msb_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock/clock_sec_msb_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock/clock_sec_msb_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock/clock_sec_msb_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock/clock_sec_msb_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock/clock_sec_msb_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock_setter/clock_hours_lsb_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock_setter/clock_hours_lsb_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock_setter/clock_hours_lsb_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock_setter/clock_hours_lsb_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock_setter/clock_hours_lsb_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock_setter/clock_hours_lsb_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock_setter/clock_hours_lsb_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock_setter/clock_hours_lsb_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock_setter/clock_hours_lsb_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock_setter/clock_hours_lsb_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock_setter/clock_hours_lsb_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock_setter/clock_hours_lsb_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock_setter/clock_hours_msb_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock_setter/clock_hours_msb_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock_setter/clock_hours_msb_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock_setter/clock_hours_msb_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock_setter/clock_hours_msb_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock_setter/clock_hours_msb_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock_setter/clock_hours_msb_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock_setter/clock_hours_msb_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock_setter/clock_hours_msb_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock_setter/clock_hours_msb_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock_setter/clock_hours_msb_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock_setter/clock_hours_msb_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock_setter/clock_mins_lsb_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock_setter/clock_mins_lsb_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock_setter/clock_mins_lsb_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock_setter/clock_mins_lsb_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock_setter/clock_mins_lsb_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock_setter/clock_mins_lsb_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock_setter/clock_mins_lsb_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock_setter/clock_mins_lsb_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock_setter/clock_mins_lsb_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock_setter/clock_mins_lsb_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock_setter/clock_mins_lsb_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock_setter/clock_mins_lsb_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock_setter/clock_mins_msb_reg[0]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock_setter/clock_mins_msb_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock_setter/clock_mins_msb_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock_setter/clock_mins_msb_reg[1]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock_setter/clock_mins_msb_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock_setter/clock_mins_msb_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock_setter/clock_mins_msb_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock_setter/clock_mins_msb_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock_setter/clock_mins_msb_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock_setter/clock_mins_msb_reg[3]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock_setter/clock_mins_msb_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock_setter/clock_mins_msb_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock_setter/clock_sec_lsb_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock_setter/clock_sec_lsb_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock_setter/clock_sec_lsb_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock_setter/clock_sec_lsb_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock_setter/clock_sec_lsb_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock_setter/clock_sec_lsb_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock_setter/clock_sec_lsb_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock_setter/clock_sec_lsb_reg[3]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock_setter/clock_sec_msb_reg[0]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock_setter/clock_sec_msb_reg[0]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock_setter/clock_sec_msb_reg[1]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock_setter/clock_sec_msb_reg[1]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock_setter/clock_sec_msb_reg[2]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock_setter/clock_sec_msb_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock_setter/clock_sec_msb_reg[3]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: driver_seg_4/clock_setter/clock_sec_msb_reg[3]_P/Q (HIGH)

 There are 58 register/latch pins with no clock driven by root clock pin: driver_seg_4/divider/temp_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: driver_seg_4/segDriver/uut2/count_reg[15]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (934)
--------------------------------------------------
 There are 934 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  960          inf        0.000                      0                  960           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           960 Endpoints
Min Delay           960 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 driver_seg_4/segDriver/sel_hours_lsb_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.686ns  (logic 3.980ns (45.820%)  route 4.706ns (54.180%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDSE                         0.000     0.000 r  driver_seg_4/segDriver/sel_hours_lsb_reg/C
    SLICE_X1Y19          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  driver_seg_4/segDriver/sel_hours_lsb_reg/Q
                         net (fo=1, routed)           4.706     5.162    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.524     8.686 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.686    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/segDriver/temp_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.459ns  (logic 4.116ns (48.656%)  route 4.343ns (51.344%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE                         0.000     0.000 r  driver_seg_4/segDriver/temp_reg[3]/C
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  driver_seg_4/segDriver/temp_reg[3]/Q
                         net (fo=7, routed)           0.882     1.338    driver_seg_4/segDriver/uut1/Q[3]
    SLICE_X0Y14          LUT4 (Prop_lut4_I0_O)        0.124     1.462 r  driver_seg_4/segDriver/uut1/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.461     4.923    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.536     8.459 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000     8.459    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/ALARM_SOUNDING_PROCESS.flash_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            LEDs[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.393ns  (logic 4.346ns (51.786%)  route 4.047ns (48.214%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE                         0.000     0.000 r  driver_seg_4/ALARM_SOUNDING_PROCESS.flash_reg/C
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  driver_seg_4/ALARM_SOUNDING_PROCESS.flash_reg/Q
                         net (fo=21, routed)          1.971     2.427    driver_seg_4/flash
    SLICE_X0Y15          LUT2 (Prop_lut2_I0_O)        0.153     2.580 r  driver_seg_4/LEDs_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.075     4.656    LEDs_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.737     8.393 r  LEDs_OBUF[13]_inst/O
                         net (fo=0)                   0.000     8.393    LEDs[13]
    V14                                                               r  LEDs[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/segDriver/temp_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.095ns  (logic 4.316ns (53.308%)  route 3.780ns (46.692%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE                         0.000     0.000 r  driver_seg_4/segDriver/temp_reg[3]/C
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  driver_seg_4/segDriver/temp_reg[3]/Q
                         net (fo=7, routed)           0.879     1.335    driver_seg_4/segDriver/uut1/Q[3]
    SLICE_X0Y14          LUT4 (Prop_lut4_I0_O)        0.152     1.487 r  driver_seg_4/segDriver/uut1/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.901     4.388    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.708     8.095 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     8.095    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/ALARM_SOUNDING_PROCESS.flash_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            LEDs[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.060ns  (logic 4.350ns (53.976%)  route 3.710ns (46.024%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE                         0.000     0.000 r  driver_seg_4/ALARM_SOUNDING_PROCESS.flash_reg/C
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  driver_seg_4/ALARM_SOUNDING_PROCESS.flash_reg/Q
                         net (fo=21, routed)          2.015     2.471    driver_seg_4/flash
    SLICE_X0Y15          LUT2 (Prop_lut2_I0_O)        0.149     2.620 r  driver_seg_4/LEDs_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.694     4.315    LEDs_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.745     8.060 r  LEDs_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.060    LEDs[7]
    U16                                                               r  LEDs[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/clock/clock_sec_lsb_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            driver_seg_4/clock/clock_hours_lsb_reg[2]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.902ns  (logic 1.182ns (14.958%)  route 6.720ns (85.042%))
  Logic Levels:           5  (FDPE=1 LUT3=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDPE                         0.000     0.000 r  driver_seg_4/clock/clock_sec_lsb_reg[0]_P/C
    SLICE_X0Y7           FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  driver_seg_4/clock/clock_sec_lsb_reg[0]_P/Q
                         net (fo=5, routed)           0.980     1.436    driver_seg_4/clock/clock_sec_lsb_reg[0]_P_1
    SLICE_X1Y8           LUT3 (Prop_lut3_I0_O)        0.152     1.588 r  driver_seg_4/clock/eqOp_carry_i_8/O
                         net (fo=5, routed)           1.254     2.842    driver_seg_4/clock/R[0]
    SLICE_X3Y11          LUT6 (Prop_lut6_I4_O)        0.326     3.168 r  driver_seg_4/clock/clock_mins_msb[3]_P_i_3/O
                         net (fo=11, routed)          1.128     4.295    driver_seg_4/clock/eqOp
    SLICE_X7Y9           LUT3 (Prop_lut3_I0_O)        0.124     4.419 r  driver_seg_4/clock/clock_mins_msb[3]_P_i_1/O
                         net (fo=18, routed)          2.099     6.518    driver_seg_4/clock/clock_mins_msb
    SLICE_X11Y15         LUT6 (Prop_lut6_I0_O)        0.124     6.642 r  driver_seg_4/clock/clock_hours_lsb[3]_P_i_1/O
                         net (fo=4, routed)           1.260     7.902    driver_seg_4/clock/clock_hours_lsb[3]_P_i_1_n_0
    SLICE_X8Y19          FDPE                                         r  driver_seg_4/clock/clock_hours_lsb_reg[2]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/clock/clock_sec_lsb_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            driver_seg_4/clock/clock_hours_lsb_reg[0]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.869ns  (logic 1.182ns (15.021%)  route 6.687ns (84.979%))
  Logic Levels:           5  (FDPE=1 LUT3=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDPE                         0.000     0.000 r  driver_seg_4/clock/clock_sec_lsb_reg[0]_P/C
    SLICE_X0Y7           FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  driver_seg_4/clock/clock_sec_lsb_reg[0]_P/Q
                         net (fo=5, routed)           0.980     1.436    driver_seg_4/clock/clock_sec_lsb_reg[0]_P_1
    SLICE_X1Y8           LUT3 (Prop_lut3_I0_O)        0.152     1.588 r  driver_seg_4/clock/eqOp_carry_i_8/O
                         net (fo=5, routed)           1.254     2.842    driver_seg_4/clock/R[0]
    SLICE_X3Y11          LUT6 (Prop_lut6_I4_O)        0.326     3.168 r  driver_seg_4/clock/clock_mins_msb[3]_P_i_3/O
                         net (fo=11, routed)          1.128     4.295    driver_seg_4/clock/eqOp
    SLICE_X7Y9           LUT3 (Prop_lut3_I0_O)        0.124     4.419 r  driver_seg_4/clock/clock_mins_msb[3]_P_i_1/O
                         net (fo=18, routed)          2.099     6.518    driver_seg_4/clock/clock_mins_msb
    SLICE_X11Y15         LUT6 (Prop_lut6_I0_O)        0.124     6.642 r  driver_seg_4/clock/clock_hours_lsb[3]_P_i_1/O
                         net (fo=4, routed)           1.227     7.869    driver_seg_4/clock/clock_hours_lsb[3]_P_i_1_n_0
    SLICE_X10Y19         FDPE                                         r  driver_seg_4/clock/clock_hours_lsb_reg[0]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            driver_seg_4/disp_sec_msb_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.835ns  (logic 1.615ns (20.610%)  route 6.220ns (79.390%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  SW_IBUF[0]_inst/O
                         net (fo=122, routed)         4.904     6.395    driver_seg_4/LED_OBUF[0]
    SLICE_X1Y11          LUT2 (Prop_lut2_I1_O)        0.124     6.519 r  driver_seg_4/disp_sec_msb[3]_i_1/O
                         net (fo=8, routed)           1.316     7.835    driver_seg_4/disp_sec_msb[3]_i_1_n_0
    SLICE_X4Y9           FDRE                                         r  driver_seg_4/disp_sec_msb_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            driver_seg_4/disp_sec_msb_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.835ns  (logic 1.615ns (20.610%)  route 6.220ns (79.390%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 f  SW_IBUF[0]_inst/O
                         net (fo=122, routed)         4.904     6.395    driver_seg_4/LED_OBUF[0]
    SLICE_X1Y11          LUT2 (Prop_lut2_I1_O)        0.124     6.519 r  driver_seg_4/disp_sec_msb[3]_i_1/O
                         net (fo=8, routed)           1.316     7.835    driver_seg_4/disp_sec_msb[3]_i_1_n_0
    SLICE_X4Y9           FDRE                                         r  driver_seg_4/disp_sec_msb_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/ALARM_SOUNDING_PROCESS.flash_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            LEDs[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.835ns  (logic 4.115ns (52.518%)  route 3.720ns (47.482%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE                         0.000     0.000 r  driver_seg_4/ALARM_SOUNDING_PROCESS.flash_reg/C
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  driver_seg_4/ALARM_SOUNDING_PROCESS.flash_reg/Q
                         net (fo=21, routed)          1.647     2.103    driver_seg_4/flash
    SLICE_X1Y17          LUT2 (Prop_lut2_I0_O)        0.124     2.227 r  driver_seg_4/LEDs_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.073     4.300    LEDs_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         3.535     7.835 r  LEDs_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.835    LEDs[10]
    U14                                                               r  LEDs[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 driver_seg_4/ALARM_SOUNDING_PROCESS.flash_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            driver_seg_4/ALARM_SOUNDING_PROCESS.green_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.141ns (49.396%)  route 0.144ns (50.604%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE                         0.000     0.000 r  driver_seg_4/ALARM_SOUNDING_PROCESS.flash_reg/C
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  driver_seg_4/ALARM_SOUNDING_PROCESS.flash_reg/Q
                         net (fo=21, routed)          0.144     0.285    driver_seg_4/flash
    SLICE_X1Y28          FDRE                                         r  driver_seg_4/ALARM_SOUNDING_PROCESS.green_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/ALARM_SOUNDING_PROCESS.flash_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            driver_seg_4/ALARM_SOUNDING_PROCESS.red_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.141ns (49.396%)  route 0.144ns (50.604%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y29          FDCE                         0.000     0.000 r  driver_seg_4/ALARM_SOUNDING_PROCESS.flash_reg/C
    SLICE_X1Y29          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  driver_seg_4/ALARM_SOUNDING_PROCESS.flash_reg/Q
                         net (fo=21, routed)          0.144     0.285    driver_seg_4/flash
    SLICE_X1Y28          FDRE                                         r  driver_seg_4/ALARM_SOUNDING_PROCESS.red_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/clock_setter/clock_hours_lsb_reg[0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            driver_seg_4/clock_setter/clock_hours_lsb_reg[0]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDPE                         0.000     0.000 r  driver_seg_4/clock_setter/clock_hours_lsb_reg[0]_P/C
    SLICE_X9Y20          FDPE (Prop_fdpe_C_Q)         0.141     0.141 f  driver_seg_4/clock_setter/clock_hours_lsb_reg[0]_P/Q
                         net (fo=7, routed)           0.114     0.255    driver_seg_4/clock_setter/clock_hours_lsb_reg[0]_P_1
    SLICE_X8Y20          LUT6 (Prop_lut6_I1_O)        0.045     0.300 r  driver_seg_4/clock_setter/clock_hours_lsb[0]_C_i_1__0/O
                         net (fo=1, routed)           0.000     0.300    driver_seg_4/clock_setter/clock_hours_lsb[0]_C_i_1__0_n_0
    SLICE_X8Y20          FDCE                                         r  driver_seg_4/clock_setter/clock_hours_lsb_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/clock/clock_hours_msb_reg[2]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            driver_seg_4/clock/clock_hours_msb_reg[2]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y15         FDCE                         0.000     0.000 r  driver_seg_4/clock/clock_hours_msb_reg[2]_C/C
    SLICE_X12Y15         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  driver_seg_4/clock/clock_hours_msb_reg[2]_C/Q
                         net (fo=5, routed)           0.094     0.258    driver_seg_4/clock/clock_hours_msb_reg[2]_C_0
    SLICE_X13Y15         LUT5 (Prop_lut5_I4_O)        0.045     0.303 r  driver_seg_4/clock/clock_hours_msb[2]_P_i_1__0/O
                         net (fo=2, routed)           0.000     0.303    driver_seg_4/clock/clock_hours_msb[2]_P_i_1__0_n_0
    SLICE_X13Y15         FDPE                                         r  driver_seg_4/clock/clock_hours_msb_reg[2]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/clock_setter/m_dwn_mem_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            driver_seg_4/clock_setter/clock_mins_lsb_reg[3]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE                         0.000     0.000 r  driver_seg_4/clock_setter/m_dwn_mem_reg/C
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  driver_seg_4/clock_setter/m_dwn_mem_reg/Q
                         net (fo=5, routed)           0.094     0.258    driver_seg_4/clock_setter/m_dwn_mem
    SLICE_X9Y10          LUT6 (Prop_lut6_I1_O)        0.045     0.303 r  driver_seg_4/clock_setter/clock_mins_lsb[3]_C_i_1__0/O
                         net (fo=1, routed)           0.000     0.303    driver_seg_4/clock_setter/clock_mins_lsb[3]_C_i_1__0_n_0
    SLICE_X9Y10          FDCE                                         r  driver_seg_4/clock_setter/clock_mins_lsb_reg[3]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/clock_setter/clock_sec_lsb_reg[3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            driver_seg_4/disp_sec_lsb_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.203ns (66.288%)  route 0.103ns (33.712%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          LDCE                         0.000     0.000 r  driver_seg_4/clock_setter/clock_sec_lsb_reg[3]_LDC/G
    SLICE_X3Y11          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  driver_seg_4/clock_setter/clock_sec_lsb_reg[3]_LDC/Q
                         net (fo=3, routed)           0.103     0.261    driver_seg_4/clock/clock_sec_lsb_reg[3]_P_3
    SLICE_X2Y11          LUT6 (Prop_lut6_I0_O)        0.045     0.306 r  driver_seg_4/clock/disp_sec_lsb[3]_i_1/O
                         net (fo=1, routed)           0.000     0.306    driver_seg_4/clock_n_123
    SLICE_X2Y11          FDRE                                         r  driver_seg_4/disp_sec_lsb_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/clock/clock_sec_msb_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            driver_seg_4/clock/clock_sec_msb_reg[0]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.203ns (64.867%)  route 0.110ns (35.133%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          LDCE                         0.000     0.000 r  driver_seg_4/clock/clock_sec_msb_reg[0]_LDC/G
    SLICE_X0Y12          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  driver_seg_4/clock/clock_sec_msb_reg[0]_LDC/Q
                         net (fo=7, routed)           0.110     0.268    driver_seg_4/clock/clock_sec_msb_reg[0]_P_0
    SLICE_X1Y12          LUT4 (Prop_lut4_I1_O)        0.045     0.313 r  driver_seg_4/clock/clock_sec_msb[0]_C_i_1/O
                         net (fo=1, routed)           0.000     0.313    driver_seg_4/clock/clock_sec_msb[0]_C_i_1_n_0
    SLICE_X1Y12          FDCE                                         r  driver_seg_4/clock/clock_sec_msb_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/clock/clock_mins_lsb_reg[1]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            driver_seg_4/clock/clock_mins_lsb_reg[1]_C/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.209ns (66.707%)  route 0.104ns (33.293%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDPE                         0.000     0.000 r  driver_seg_4/clock/clock_mins_lsb_reg[1]_P/C
    SLICE_X8Y7           FDPE (Prop_fdpe_C_Q)         0.164     0.164 r  driver_seg_4/clock/clock_mins_lsb_reg[1]_P/Q
                         net (fo=4, routed)           0.104     0.268    driver_seg_4/clock/clock_mins_lsb_reg[1]_P_1
    SLICE_X9Y7           LUT6 (Prop_lut6_I2_O)        0.045     0.313 r  driver_seg_4/clock/clock_mins_lsb[1]_C_i_1/O
                         net (fo=1, routed)           0.000     0.313    driver_seg_4/clock/clock_mins_lsb[1]_C_i_1_n_0
    SLICE_X9Y7           FDCE                                         r  driver_seg_4/clock/clock_mins_lsb_reg[1]_C/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/clock/clock_sec_msb_reg[3]_LDC/G
                            (positive level-sensitive latch)
  Destination:            driver_seg_4/clock/clock_sec_msb_reg[3]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.203ns (64.573%)  route 0.111ns (35.427%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           LDCE                         0.000     0.000 r  driver_seg_4/clock/clock_sec_msb_reg[3]_LDC/G
    SLICE_X7Y8           LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  driver_seg_4/clock/clock_sec_msb_reg[3]_LDC/Q
                         net (fo=9, routed)           0.111     0.269    driver_seg_4/clock/clock_sec_msb_reg[3]_P_0
    SLICE_X6Y8           LUT6 (Prop_lut6_I1_O)        0.045     0.314 r  driver_seg_4/clock/clock_sec_msb[3]_P_i_2/O
                         net (fo=1, routed)           0.000     0.314    driver_seg_4/clock/clock_sec_msb[3]_P_i_2_n_0
    SLICE_X6Y8           FDPE                                         r  driver_seg_4/clock/clock_sec_msb_reg[3]_P/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/BTNR_debouncer/btn_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            driver_seg_4/alarm_setter/m_up_mem_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.141ns (44.497%)  route 0.176ns (55.503%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE                         0.000     0.000 r  driver_seg_4/BTNR_debouncer/btn_out_reg/C
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  driver_seg_4/BTNR_debouncer/btn_out_reg/Q
                         net (fo=20, routed)          0.176     0.317    driver_seg_4/alarm_setter/mins_up
    SLICE_X7Y13          FDRE                                         r  driver_seg_4/alarm_setter/m_up_mem_reg/D
  -------------------------------------------------------------------    -------------------





