Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc3s50a-5-tq144

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/David/Desktop/MaquinaDeEstados/MaquinaDeEstados/displays.vhd" in Library work.
Architecture behavioral of Entity displays is up to date.
Compiling vhdl file "C:/Users/David/Desktop/MaquinaDeEstados/MaquinaDeEstados/main.vhd" in Library work.
Entity <main> compiled.
Entity <main> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <main> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <displays> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <main> in library <work> (Architecture <behavioral>).
INFO:Xst:2679 - Register <led<1>> in unit <main> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <main> analyzed. Unit <main> generated.

Analyzing Entity <displays> in library <work> (Architecture <behavioral>).
Entity <displays> analyzed. Unit <displays> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <displays>.
    Related source file is "C:/Users/David/Desktop/MaquinaDeEstados/MaquinaDeEstados/displays.vhd".
    Found finite state machine <FSM_0> for signal <estado_enable>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 0                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | estado_enable$cmp_eq0000  (positive)           |
    | Reset              | reset                     (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 111                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16x8-bit ROM for signal <Display$mux0001> created at line 83.
    Found 8-bit register for signal <Display>.
    Found 24-bit up counter for signal <cont_multiplexacion>.
    Found 4-bit register for signal <estado_display>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  12 D-type flip-flop(s).
Unit <displays> synthesized.


Synthesizing Unit <main>.
    Related source file is "C:/Users/David/Desktop/MaquinaDeEstados/MaquinaDeEstados/main.vhd".
WARNING:Xst:653 - Signal <centenas> is used but never assigned. This sourceless signal will be automatically connected to value 0000.
    Found finite state machine <FSM_1> for signal <State>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | reset                     (negative)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | a                                              |
    | Power Up State     | a                                              |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <led<2>>.
    Found 1-bit register for signal <led<0>>.
    Found 1-bit register for signal <amarillo>.
    Found 24-bit register for signal <conta_retraso>.
    Found 24-bit adder for signal <conta_retraso$addsub0000> created at line 106.
    Found 28-bit up counter for signal <cuenta>.
    Found 22-bit up counter for signal <cuentaamarillo>.
    Found 28-bit comparator lessequal for signal <cuentaamarillo$cmp_le0000> created at line 138.
    Found 4-bit register for signal <decenas>.
    Found 4-bit subtractor for signal <decenas$addsub0000> created at line 112.
    Found 28-bit comparator greater for signal <led_0$cmp_gt0000> created at line 138.
    Found 4-bit register for signal <unidades>.
    Found 4-bit subtractor for signal <unidades$addsub0000> created at line 109.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  27 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <main> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 3
 24-bit adder                                          : 1
 4-bit subtractor                                      : 2
# Counters                                             : 3
 22-bit up counter                                     : 1
 24-bit up counter                                     : 1
 28-bit up counter                                     : 1
# Registers                                            : 8
 1-bit register                                        : 3
 24-bit register                                       : 1
 4-bit register                                        : 3
 8-bit register                                        : 1
# Comparators                                          : 2
 28-bit comparator greater                             : 1
 28-bit comparator lessequal                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <State/FSM> on signal <State[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 a     | 00
 b     | 01
 c     | 10
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <Inst_Displays/estado_enable/FSM> on signal <estado_enable[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 111   | 0001
 010   | 0010
 001   | 0100
 100   | 1000
-------------------

Synthesizing (advanced) Unit <displays>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_Display_mux0001> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <displays> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 3
 24-bit adder                                          : 1
 4-bit subtractor                                      : 2
# Counters                                             : 3
 22-bit up counter                                     : 1
 24-bit up counter                                     : 1
 28-bit up counter                                     : 1
# Registers                                            : 47
 Flip-Flops                                            : 47
# Comparators                                          : 2
 28-bit comparator greater                             : 1
 28-bit comparator lessequal                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <Display_7> (without init value) has a constant value of 0 in block <displays>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <main> ...
WARNING:Xst:1293 - FF/Latch <decenas_3> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <decenas_2> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <decenas_1> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <decenas_3> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <decenas_2> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <decenas_1> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <displays> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 20.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 123
 Flip-Flops                                            : 123

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : main.ngr
Top Level Output File Name         : main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 16

Cell Usage :
# BELS                             : 507
#      GND                         : 1
#      INV                         : 8
#      LUT1                        : 99
#      LUT2                        : 84
#      LUT2_L                      : 2
#      LUT3                        : 7
#      LUT3_L                      : 2
#      LUT4                        : 62
#      LUT4_D                      : 4
#      LUT4_L                      : 9
#      MUXCY                       : 126
#      MUXF5                       : 4
#      VCC                         : 1
#      XORCY                       : 98
# FlipFlops/Latches                : 123
#      FDC                         : 53
#      FDCE                        : 3
#      FDE                         : 36
#      FDP                         : 2
#      FDPE                        : 1
#      FDR                         : 28
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 15
#      IBUF                        : 1
#      OBUF                        : 14
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50atq144-5 

 Number of Slices:                      145  out of    704    20%  
 Number of Slice Flip Flops:            123  out of   1408     8%  
 Number of 4 input LUTs:                277  out of   1408    19%  
 Number of IOs:                          16
 Number of bonded IOBs:                  16  out of    108    14%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 123   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------------------------------------------------+------------------------------------------+-------+
Control Signal                                                               | Buffer(FF name)                          | Load  |
-----------------------------------------------------------------------------+------------------------------------------+-------+
Inst_Displays/estado_enable_FSM_Acst_FSM_inv(State_FSM_Acst_FSM_inv1_INV_0:O)| NONE(Inst_Displays/cont_multiplexacion_0)| 59    |
-----------------------------------------------------------------------------+------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.922ns (Maximum Frequency: 168.852MHz)
   Minimum input arrival time before clock: 3.850ns
   Maximum output required time after clock: 6.637ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.922ns (frequency: 168.852MHz)
  Total number of paths / destination ports: 5389 / 181
-------------------------------------------------------------------------
Delay:               5.922ns (Levels of Logic = 5)
  Source:            cuenta_5 (FF)
  Destination:       unidades_3 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: cuenta_5 to unidades_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.495   0.607  cuenta_5 (cuenta_5)
     LUT3:I0->O            1   0.561   0.423  State_cmp_eq00001211 (State_cmp_eq00001211)
     LUT3:I1->O            3   0.562   0.453  State_cmp_eq0000146 (N12)
     LUT4_D:I3->O          5   0.561   0.561  State_cmp_eq000028 (State_cmp_eq0000)
     LUT4:I2->O            1   0.561   0.380  unidades_mux0001<0>_SW0 (N46)
     LUT4:I2->O            1   0.561   0.000  unidades_mux0001<0> (unidades_mux0001<0>)
     FDC:D                     0.197          unidades_3
    ----------------------------------------
    Total                      5.922ns (3.498ns logic, 2.424ns route)
                                       (59.1% logic, 40.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              3.850ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       cuenta_0 (FF)
  Destination Clock: clk rising

  Data Path: reset to cuenta_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            14   0.824   0.958  reset_IBUF (reset_IBUF)
     LUT4:I0->O           28   0.561   1.072  cuenta_or000085 (cuenta_or0000)
     FDR:R                     0.435          cuenta_0
    ----------------------------------------
    Total                      3.850ns (1.820ns logic, 2.030ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 15 / 12
-------------------------------------------------------------------------
Offset:              6.637ns (Levels of Logic = 2)
  Source:            Inst_Displays/estado_enable_FSM_FFd1 (FF)
  Destination:       Enable<2> (PAD)
  Source Clock:      clk rising

  Data Path: Inst_Displays/estado_enable_FSM_FFd1 to Enable<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             9   0.495   0.805  Inst_Displays/estado_enable_FSM_FFd1 (Inst_Displays/estado_enable_FSM_FFd1)
     LUT2:I0->O            2   0.561   0.380  Inst_Displays/enable<2>1 (Enable_2_OBUF)
     OBUF:I->O                 4.396          Enable_2_OBUF (Enable<2>)
    ----------------------------------------
    Total                      6.637ns (5.452ns logic, 1.185ns route)
                                       (82.1% logic, 17.9% route)

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 10.55 secs
 
--> 

Total memory usage is 4550136 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    2 (   0 filtered)

