{
    "files.trimTrailingWhitespace": true,
    "editor.detectIndentation": false,
    "systemverilogFormatter.veribleBuild": "none",
    "systemverilog.formatCommand": "verible-verilog-format"
}