# do ex5.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:17:00 on Jul 28,2021
# vcom -work work ex5.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package fiftyfivenm_atom_pack
# -- Loading package fiftyfivenm_components
# -- Compiling entity hard_block
# -- Compiling architecture structure of hard_block
# -- Loading package std_logic_arith
# -- Compiling entity ex5
# -- Compiling architecture structure of ex5
# End time: 23:17:00 on Jul 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:17:00 on Jul 28,2021
# vcom -work work Waveform.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ex5_vhd_vec_tst
# -- Compiling architecture ex5_arch of ex5_vhd_vec_tst
# End time: 23:17:00 on Jul 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L fiftyfivenm -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.ex5_vhd_vec_tst 
# Start time: 23:17:00 on Jul 28,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.ex5_vhd_vec_tst(ex5_arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading fiftyfivenm.fiftyfivenm_atom_pack(body)
# Loading fiftyfivenm.fiftyfivenm_components
# Loading ieee.std_logic_arith(body)
# Loading work.ex5(structure)
# ** Fatal: (vsim-3807) Types do not match between component and entity for port "ct".
#    Time: 0 ps  Iteration: 0  Instance: /ex5_vhd_vec_tst/i1 File: ex5.vho Line: 95
# FATAL ERROR while loading design
# Error loading design
# End time: 23:17:01 on Jul 28,2021, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
