Classic Timing Analyzer report for cpu
Wed May 16 18:29:36 2018
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                    ; To                                                                                                               ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 20.162 ns                        ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[5] ; data[5]                                                                                                          ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 38.36 MHz ( period = 26.072 ns ) ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[2] ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[0]               ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[0]                                          ; clk        ; clk      ; 6116         ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                                         ;                                                                                                                  ;            ;          ; 6116         ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                ; To                                                                                                               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 38.36 MHz ( period = 26.072 ns )                    ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[2]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 3.162 ns                ;
; N/A                                     ; 38.57 MHz ( period = 25.930 ns )                    ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[1]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 3.103 ns                ;
; N/A                                     ; 38.65 MHz ( period = 25.876 ns )                    ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[5]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 38.88 MHz ( period = 25.722 ns )                    ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[2]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 3.283 ns                ;
; N/A                                     ; 38.97 MHz ( period = 25.664 ns )                    ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[6]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 2.981 ns                ;
; N/A                                     ; 39.00 MHz ( period = 25.644 ns )                    ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[5]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 3.168 ns                ;
; N/A                                     ; 39.01 MHz ( period = 25.634 ns )                    ; STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[3]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 3.630 ns                ;
; N/A                                     ; 39.14 MHz ( period = 25.552 ns )                    ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[2]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 2.945 ns                ;
; N/A                                     ; 39.19 MHz ( period = 25.518 ns )                    ; STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[6]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 3.571 ns                ;
; N/A                                     ; 39.33 MHz ( period = 25.426 ns )                    ; STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[2]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 3.683 ns                ;
; N/A                                     ; 39.35 MHz ( period = 25.410 ns )                    ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[1]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 3.181 ns                ;
; N/A                                     ; 39.43 MHz ( period = 25.364 ns )                    ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[7]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 2.816 ns                ;
; N/A                                     ; 39.57 MHz ( period = 25.270 ns )                    ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[6]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 2.981 ns                ;
; N/A                                     ; 39.59 MHz ( period = 25.260 ns )                    ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[5]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 3.274 ns                ;
; N/A                                     ; 39.64 MHz ( period = 25.226 ns )                    ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[1]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 2.950 ns                ;
; N/A                                     ; 39.64 MHz ( period = 25.224 ns )                    ; STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[5]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 3.199 ns                ;
; N/A                                     ; 39.74 MHz ( period = 25.162 ns )                    ; STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[5]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 3.544 ns                ;
; N/A                                     ; 39.75 MHz ( period = 25.160 ns )                    ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[3]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 2.704 ns                ;
; N/A                                     ; 39.84 MHz ( period = 25.098 ns )                    ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[1]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 3.069 ns                ;
; N/A                                     ; 39.88 MHz ( period = 25.078 ns )                    ; STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[1]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 3.474 ns                ;
; N/A                                     ; 39.89 MHz ( period = 25.072 ns )                    ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[6]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 3.197 ns                ;
; N/A                                     ; 39.89 MHz ( period = 25.068 ns )                    ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[2]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 3.259 ns                ;
; N/A                                     ; 39.93 MHz ( period = 25.046 ns )                    ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[6]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 3.098 ns                ;
; N/A                                     ; 39.94 MHz ( period = 25.038 ns )                    ; STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[2]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 3.881 ns                ;
; N/A                                     ; 40.01 MHz ( period = 24.994 ns )                    ; STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[5]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 3.246 ns                ;
; N/A                                     ; 40.08 MHz ( period = 24.950 ns )                    ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[4]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 2.612 ns                ;
; N/A                                     ; 40.08 MHz ( period = 24.948 ns )                    ; STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[7]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 40.14 MHz ( period = 24.914 ns )                    ; STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[6]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 3.687 ns                ;
; N/A                                     ; 40.18 MHz ( period = 24.890 ns )                    ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[7]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 2.568 ns                ;
; N/A                                     ; 40.27 MHz ( period = 24.830 ns )                    ; STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[5]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 3.666 ns                ;
; N/A                                     ; 40.33 MHz ( period = 24.794 ns )                    ; STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[2]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 3.434 ns                ;
; N/A                                     ; 40.34 MHz ( period = 24.790 ns )                    ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[0]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 2.572 ns                ;
; N/A                                     ; 40.34 MHz ( period = 24.790 ns )                    ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[3]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 2.526 ns                ;
; N/A                                     ; 40.35 MHz ( period = 24.782 ns )                    ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[2]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 3.159 ns                ;
; N/A                                     ; 40.36 MHz ( period = 24.780 ns )                    ; STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[0]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 3.222 ns                ;
; N/A                                     ; 40.38 MHz ( period = 24.766 ns )                    ; STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[2]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 3.192 ns                ;
; N/A                                     ; 40.38 MHz ( period = 24.766 ns )                    ; STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[5]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 3.380 ns                ;
; N/A                                     ; 40.43 MHz ( period = 24.736 ns )                    ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[5]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 3.096 ns                ;
; N/A                                     ; 40.44 MHz ( period = 24.728 ns )                    ; STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[3]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 3.723 ns                ;
; N/A                                     ; 40.55 MHz ( period = 24.660 ns )                    ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[0]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 2.473 ns                ;
; N/A                                     ; 40.63 MHz ( period = 24.612 ns )                    ; STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[4]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 3.059 ns                ;
; N/A                                     ; 40.67 MHz ( period = 24.586 ns )                    ; STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[2]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 3.078 ns                ;
; N/A                                     ; 40.67 MHz ( period = 24.586 ns )                    ; STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[3]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 3.295 ns                ;
; N/A                                     ; 40.74 MHz ( period = 24.548 ns )                    ; STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[6]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 3.062 ns                ;
; N/A                                     ; 40.80 MHz ( period = 24.510 ns )                    ; STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[7]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 3.250 ns                ;
; N/A                                     ; 40.81 MHz ( period = 24.502 ns )                    ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[5]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 2.996 ns                ;
; N/A                                     ; 40.82 MHz ( period = 24.498 ns )                    ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[6]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 2.989 ns                ;
; N/A                                     ; 40.83 MHz ( period = 24.492 ns )                    ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[4]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 2.893 ns                ;
; N/A                                     ; 40.89 MHz ( period = 24.458 ns )                    ; STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[1]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 3.006 ns                ;
; N/A                                     ; 40.89 MHz ( period = 24.458 ns )                    ; STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[7]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 3.423 ns                ;
; N/A                                     ; 40.90 MHz ( period = 24.452 ns )                    ; STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[1]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 3.585 ns                ;
; N/A                                     ; 40.90 MHz ( period = 24.448 ns )                    ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[3]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 2.646 ns                ;
; N/A                                     ; 40.91 MHz ( period = 24.444 ns )                    ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[1]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 2.969 ns                ;
; N/A                                     ; 40.93 MHz ( period = 24.430 ns )                    ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[5]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 3.347 ns                ;
; N/A                                     ; 40.95 MHz ( period = 24.422 ns )                    ; STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[0]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 2.967 ns                ;
; N/A                                     ; 41.00 MHz ( period = 24.392 ns )                    ; STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[3]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 2.949 ns                ;
; N/A                                     ; 41.08 MHz ( period = 24.344 ns )                    ; STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[1]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 3.189 ns                ;
; N/A                                     ; 41.09 MHz ( period = 24.336 ns )                    ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[4]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 2.299 ns                ;
; N/A                                     ; 41.18 MHz ( period = 24.286 ns )                    ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[0]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 2.579 ns                ;
; N/A                                     ; 41.25 MHz ( period = 24.240 ns )                    ; STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[4]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 3.132 ns                ;
; N/A                                     ; 41.25 MHz ( period = 24.240 ns )                    ; STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[6]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 2.887 ns                ;
; N/A                                     ; 41.27 MHz ( period = 24.230 ns )                    ; STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[3]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 2.892 ns                ;
; N/A                                     ; 41.33 MHz ( period = 24.194 ns )                    ; RON:inst20|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[0]                                ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 2.952 ns                ;
; N/A                                     ; 41.38 MHz ( period = 24.166 ns )                    ; RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0]                                ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 2.706 ns                ;
; N/A                                     ; 41.39 MHz ( period = 24.162 ns )                    ; STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[4]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 3.177 ns                ;
; N/A                                     ; 41.43 MHz ( period = 24.136 ns )                    ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[3]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 2.794 ns                ;
; N/A                                     ; 41.47 MHz ( period = 24.112 ns )                    ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[6]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 3.182 ns                ;
; N/A                                     ; 41.49 MHz ( period = 24.100 ns )                    ; STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[1]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 2.807 ns                ;
; N/A                                     ; 41.66 MHz ( period = 24.002 ns )                    ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[4]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 2.746 ns                ;
; N/A                                     ; 41.67 MHz ( period = 23.996 ns )                    ; STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[4]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 2.774 ns                ;
; N/A                                     ; 41.68 MHz ( period = 23.992 ns )                    ; STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[6]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 3.004 ns                ;
; N/A                                     ; 41.72 MHz ( period = 23.972 ns )                    ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[2]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 3.134 ns                ;
; N/A                                     ; 41.84 MHz ( period = 23.902 ns )                    ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[7]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 2.599 ns                ;
; N/A                                     ; 41.84 MHz ( period = 23.900 ns )                    ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[3]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 2.695 ns                ;
; N/A                                     ; 41.84 MHz ( period = 23.898 ns )                    ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[7]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 2.691 ns                ;
; N/A                                     ; 42.02 MHz ( period = 23.798 ns )                    ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[3]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 3.024 ns                ;
; N/A                                     ; 42.04 MHz ( period = 23.786 ns )                    ; STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[5]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 3.647 ns                ;
; N/A                                     ; 42.06 MHz ( period = 23.776 ns )                    ; STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[4]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 2.509 ns                ;
; N/A                                     ; 42.12 MHz ( period = 23.744 ns )                    ; STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[0]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 2.642 ns                ;
; N/A                                     ; 42.13 MHz ( period = 23.738 ns )                    ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[7]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 2.589 ns                ;
; N/A                                     ; 42.19 MHz ( period = 23.702 ns )                    ; STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[7]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 2.613 ns                ;
; N/A                                     ; 42.25 MHz ( period = 23.668 ns )                    ; STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[0]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 2.630 ns                ;
; N/A                                     ; 42.33 MHz ( period = 23.622 ns )                    ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[1]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 2.932 ns                ;
; N/A                                     ; 42.44 MHz ( period = 23.562 ns )                    ; STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[7]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 2.562 ns                ;
; N/A                                     ; 42.45 MHz ( period = 23.556 ns )                    ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[0]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 2.549 ns                ;
; N/A                                     ; 42.77 MHz ( period = 23.380 ns )                    ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[4]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 2.642 ns                ;
; N/A                                     ; 43.06 MHz ( period = 23.222 ns )                    ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[4]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 2.750 ns                ;
; N/A                                     ; 43.18 MHz ( period = 23.158 ns )                    ; STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[0]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 2.755 ns                ;
; N/A                                     ; 43.19 MHz ( period = 23.154 ns )                    ; STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[3]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 3.342 ns                ;
; N/A                                     ; 43.22 MHz ( period = 23.140 ns )                    ; STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[2]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 3.450 ns                ;
; N/A                                     ; 43.26 MHz ( period = 23.116 ns )                    ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[0]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 2.675 ns                ;
; N/A                                     ; 43.28 MHz ( period = 23.108 ns )                    ; RON:inst20|lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[0]                               ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 2.807 ns                ;
; N/A                                     ; 43.37 MHz ( period = 23.058 ns )                    ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[0]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 2.474 ns                ;
; N/A                                     ; 43.58 MHz ( period = 22.944 ns )                    ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[7]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 2.590 ns                ;
; N/A                                     ; 44.37 MHz ( period = 22.538 ns )                    ; RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[6]                                ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 1.847 ns                ;
; N/A                                     ; 44.43 MHz ( period = 22.508 ns )                    ; STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[1]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 3.264 ns                ;
; N/A                                     ; 44.44 MHz ( period = 22.500 ns )                    ; RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[5]                                ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 1.836 ns                ;
; N/A                                     ; 44.64 MHz ( period = 22.402 ns )                    ; STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[7]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 2.815 ns                ;
; N/A                                     ; 44.68 MHz ( period = 22.380 ns )                    ; STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[6]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 2.957 ns                ;
; N/A                                     ; 44.73 MHz ( period = 22.358 ns )                    ; RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[7]                                ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 1.998 ns                ;
; N/A                                     ; 44.75 MHz ( period = 22.344 ns )                    ; RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1]                                ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 1.789 ns                ;
; N/A                                     ; 44.81 MHz ( period = 22.314 ns )                    ; STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[4]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 2.867 ns                ;
; N/A                                     ; 45.11 MHz ( period = 22.166 ns )                    ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[1]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 5.204 ns                ;
; N/A                                     ; 45.28 MHz ( period = 22.086 ns )                    ; RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2]                                ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 1.668 ns                ;
; N/A                                     ; 45.47 MHz ( period = 21.994 ns )                    ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[0]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 4.946 ns                ;
; N/A                                     ; 45.69 MHz ( period = 21.888 ns )                    ; RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3]                                ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 1.763 ns                ;
; N/A                                     ; 45.72 MHz ( period = 21.870 ns )                    ; RON:inst20|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[3]                                ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 1.977 ns                ;
; N/A                                     ; 45.75 MHz ( period = 21.856 ns )                    ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[2]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 5.047 ns                ;
; N/A                                     ; 45.85 MHz ( period = 21.808 ns )                    ; RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[4]                                ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 1.525 ns                ;
; N/A                                     ; 45.94 MHz ( period = 21.768 ns )                    ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[1]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 5.005 ns                ;
; N/A                                     ; 45.96 MHz ( period = 21.760 ns )                    ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[4]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 4.987 ns                ;
; N/A                                     ; 46.14 MHz ( period = 21.672 ns )                    ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[3]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 4.941 ns                ;
; N/A                                     ; 46.19 MHz ( period = 21.652 ns )                    ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[5]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 4.935 ns                ;
; N/A                                     ; 46.30 MHz ( period = 21.596 ns )                    ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[0]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 4.747 ns                ;
; N/A                                     ; 46.31 MHz ( period = 21.594 ns )                    ; STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[0]                             ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 2.724 ns                ;
; N/A                                     ; 46.35 MHz ( period = 21.574 ns )                    ; RON:inst20|lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[6]                               ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 1.868 ns                ;
; N/A                                     ; 46.47 MHz ( period = 21.518 ns )                    ; RON:inst20|lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[3]                               ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 1.837 ns                ;
; N/A                                     ; 46.48 MHz ( period = 21.514 ns )                    ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[2]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 4.876 ns                ;
; N/A                                     ; 46.57 MHz ( period = 21.472 ns )                    ; RON:inst20|lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[3]                               ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 2.017 ns                ;
; N/A                                     ; 46.62 MHz ( period = 21.452 ns )                    ; RON:inst20|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[1]                                ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 1.949 ns                ;
; N/A                                     ; 46.62 MHz ( period = 21.450 ns )                    ; RON:inst20|lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[0]                               ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.799 ns                ;
; N/A                                     ; 46.82 MHz ( period = 21.358 ns )                    ; lpm_latch7:inst68|lpm_latch:lpm_latch_component|latches[2]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 4.430 ns                ;
; N/A                                     ; 46.86 MHz ( period = 21.340 ns )                    ; RON:inst20|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[7]                                ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 1.747 ns                ;
; N/A                                     ; 46.98 MHz ( period = 21.284 ns )                    ; lpm_latch7:inst68|lpm_latch:lpm_latch_component|latches[5]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 4.392 ns                ;
; N/A                                     ; 47.01 MHz ( period = 21.274 ns )                    ; RON:inst20|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[6]                                ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 1.697 ns                ;
; N/A                                     ; 47.24 MHz ( period = 21.168 ns )                    ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[1]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 4.705 ns                ;
; N/A                                     ; 47.29 MHz ( period = 21.146 ns )                    ; RON:inst20|lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[2]                               ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 1.832 ns                ;
; N/A                                     ; 47.35 MHz ( period = 21.120 ns )                    ; RON:inst20|lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[7]                               ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 1.839 ns                ;
; N/A                                     ; 47.41 MHz ( period = 21.092 ns )                    ; RON:inst20|lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[7]                               ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 1.627 ns                ;
; N/A                                     ; 47.50 MHz ( period = 21.054 ns )                    ; RON:inst20|lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[5]                               ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 1.600 ns                ;
; N/A                                     ; 47.55 MHz ( period = 21.032 ns )                    ; RON:inst20|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[2]                                ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 1.573 ns                ;
; N/A                                     ; 47.61 MHz ( period = 21.002 ns )                    ; RON:inst20|lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[4]                               ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 1.577 ns                ;
; N/A                                     ; 47.69 MHz ( period = 20.970 ns )                    ; RON:inst20|lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[6]                               ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 1.751 ns                ;
; N/A                                     ; 47.69 MHz ( period = 20.968 ns )                    ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[0]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 4.433 ns                ;
; N/A                                     ; 47.89 MHz ( period = 20.880 ns )                    ; RON:inst20|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[5]                                ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 1.488 ns                ;
; N/A                                     ; 47.92 MHz ( period = 20.866 ns )                    ; RON:inst20|lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[1]                               ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 1.695 ns                ;
; N/A                                     ; 47.94 MHz ( period = 20.860 ns )                    ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[1]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 4.551 ns                ;
; N/A                                     ; 48.01 MHz ( period = 20.830 ns )                    ; RON:inst20|lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[1]                               ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 1.486 ns                ;
; N/A                                     ; 48.22 MHz ( period = 20.738 ns )                    ; RON:inst20|lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[2]                               ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 1.449 ns                ;
; N/A                                     ; 48.27 MHz ( period = 20.718 ns )                    ; RON:inst20|lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[4]                               ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 1.432 ns                ;
; N/A                                     ; 48.29 MHz ( period = 20.708 ns )                    ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[3]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 4.459 ns                ;
; N/A                                     ; 48.34 MHz ( period = 20.688 ns )                    ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[0]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 4.293 ns                ;
; N/A                                     ; 48.42 MHz ( period = 20.654 ns )                    ; RON:inst20|lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[5]                               ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 1.588 ns                ;
; N/A                                     ; 48.50 MHz ( period = 20.618 ns )                    ; lpm_latch7:inst68|lpm_latch:lpm_latch_component|latches[6]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 4.058 ns                ;
; N/A                                     ; 48.53 MHz ( period = 20.606 ns )                    ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[2]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 4.422 ns                ;
; N/A                                     ; 48.74 MHz ( period = 20.518 ns )                    ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[1]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 4.380 ns                ;
; N/A                                     ; 48.76 MHz ( period = 20.510 ns )                    ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[4]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 4.362 ns                ;
; N/A                                     ; 48.91 MHz ( period = 20.446 ns )                    ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[5]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 4.332 ns                ;
; N/A                                     ; 48.97 MHz ( period = 20.422 ns )                    ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[3]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 4.316 ns                ;
; N/A                                     ; 49.12 MHz ( period = 20.360 ns )                    ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[6]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 4.288 ns                ;
; N/A                                     ; 49.15 MHz ( period = 20.346 ns )                    ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[0]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 4.122 ns                ;
; N/A                                     ; 49.23 MHz ( period = 20.312 ns )                    ; lpm_latch7:inst68|lpm_latch:lpm_latch_component|latches[3]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 3.923 ns                ;
; N/A                                     ; 49.30 MHz ( period = 20.284 ns )                    ; RON:inst20|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[4]                                ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 1.383 ns                ;
; N/A                                     ; 49.35 MHz ( period = 20.264 ns )                    ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[2]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 4.251 ns                ;
; N/A                                     ; 49.38 MHz ( period = 20.252 ns )                    ; lpm_latch7:inst68|lpm_latch:lpm_latch_component|latches[1]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 3.879 ns                ;
; N/A                                     ; 49.73 MHz ( period = 20.110 ns )                    ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[1]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 4.176 ns                ;
; N/A                                     ; 49.78 MHz ( period = 20.088 ns )                    ; lpm_latch7:inst68|lpm_latch:lpm_latch_component|latches[7]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 3.793 ns                ;
; N/A                                     ; 49.86 MHz ( period = 20.058 ns )                    ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[4]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 4.136 ns                ;
; N/A                                     ; 49.97 MHz ( period = 20.014 ns )                    ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[3]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 4.112 ns                ;
; N/A                                     ; 50.13 MHz ( period = 19.950 ns )                    ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[1]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 4.096 ns                ;
; N/A                                     ; 50.15 MHz ( period = 19.942 ns )                    ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[4]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 4.078 ns                ;
; N/A                                     ; 50.16 MHz ( period = 19.938 ns )                    ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[0]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 3.918 ns                ;
; N/A                                     ; 50.31 MHz ( period = 19.878 ns )                    ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[5]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 4.048 ns                ;
; N/A                                     ; 50.36 MHz ( period = 19.856 ns )                    ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[2]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 4.047 ns                ;
; N/A                                     ; 50.37 MHz ( period = 19.854 ns )                    ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[3]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 4.032 ns                ;
; N/A                                     ; 50.41 MHz ( period = 19.836 ns )                    ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[6]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 4.026 ns                ;
; N/A                                     ; 50.56 MHz ( period = 19.778 ns )                    ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[0]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 3.838 ns                ;
; N/A                                     ; 50.77 MHz ( period = 19.696 ns )                    ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[2]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 3.967 ns                ;
; N/A                                     ; 51.00 MHz ( period = 19.606 ns )                    ; lpm_latch7:inst68|lpm_latch:lpm_latch_component|latches[4]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 3.553 ns                ;
; N/A                                     ; 51.18 MHz ( period = 19.538 ns )                    ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[7]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 3.877 ns                ;
; N/A                                     ; 51.32 MHz ( period = 19.486 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[7]                                           ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 7.524 ns                ;
; N/A                                     ; 51.39 MHz ( period = 19.458 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[4]                                           ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 7.504 ns                ;
; N/A                                     ; 51.71 MHz ( period = 19.338 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                                           ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 7.461 ns                ;
; N/A                                     ; 51.85 MHz ( period = 19.288 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[1]                                           ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 7.420 ns                ;
; N/A                                     ; 52.09 MHz ( period = 19.198 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[6]                                           ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 7.375 ns                ;
; N/A                                     ; 52.14 MHz ( period = 19.180 ns )                    ; lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[5]                                           ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg5 ; clk        ; clk      ; None                        ; None                      ; 4.963 ns                ;
; N/A                                     ; 52.21 MHz ( period = 19.154 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5]                                           ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 7.352 ns                ;
; N/A                                     ; 53.37 MHz ( period = 18.736 ns )                    ; lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[3]                                           ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg3 ; clk        ; clk      ; None                        ; None                      ; 4.567 ns                ;
; N/A                                     ; 53.43 MHz ( period = 18.716 ns )                    ; lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[2]                                           ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 4.530 ns                ;
; N/A                                     ; 53.45 MHz ( period = 18.708 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[0]                                           ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 7.148 ns                ;
; N/A                                     ; 54.32 MHz ( period = 18.410 ns )                    ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[0]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 3.154 ns                ;
; N/A                                     ; 54.92 MHz ( period = 18.208 ns )                    ; lpm_latch7:inst68|lpm_latch:lpm_latch_component|latches[0]                                          ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg0 ; clk        ; clk      ; None                        ; None                      ; 2.854 ns                ;
; N/A                                     ; 55.54 MHz ( period = 18.004 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[7]                                           ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 6.783 ns                ;
; N/A                                     ; 55.63 MHz ( period = 17.976 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[4]                                           ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 6.763 ns                ;
; N/A                                     ; 56.00 MHz ( period = 17.856 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                                           ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 6.720 ns                ;
; N/A                                     ; 56.16 MHz ( period = 17.806 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[1]                                           ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 6.679 ns                ;
; N/A                                     ; 56.45 MHz ( period = 17.716 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[6]                                           ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 6.634 ns                ;
; N/A                                     ; 56.48 MHz ( period = 17.704 ns )                    ; lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[6]                                           ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg6 ; clk        ; clk      ; None                        ; None                      ; 3.559 ns                ;
; N/A                                     ; 56.59 MHz ( period = 17.672 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5]                                           ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg1 ; clk        ; clk      ; None                        ; None                      ; 6.611 ns                ;
; N/A                                     ; 56.74 MHz ( period = 17.624 ns )                    ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5]                                                        ; clk        ; clk      ; None                        ; None                      ; 4.879 ns                ;
; N/A                                     ; 56.89 MHz ( period = 17.578 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[7]                                           ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 6.570 ns                ;
; N/A                                     ; 56.97 MHz ( period = 17.552 ns )                    ; lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[7]                                           ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 3.643 ns                ;
; N/A                                     ; 56.98 MHz ( period = 17.550 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[4]                                           ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 6.550 ns                ;
; N/A                                     ; 57.01 MHz ( period = 17.540 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[7]                                           ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 6.551 ns                ;
; N/A                                     ; 57.03 MHz ( period = 17.536 ns )                    ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5]                                                        ; clk        ; clk      ; None                        ; None                      ; 4.835 ns                ;
; N/A                                     ; 57.10 MHz ( period = 17.512 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[4]                                           ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg4 ; clk        ; clk      ; None                        ; None                      ; 6.531 ns                ;
; N/A                                     ; 57.16 MHz ( period = 17.494 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[7]                                           ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 6.528 ns                ;
; N/A                                     ; 57.25 MHz ( period = 17.466 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[4]                                           ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg2 ; clk        ; clk      ; None                        ; None                      ; 6.508 ns                ;
; N/A                                     ; 57.28 MHz ( period = 17.458 ns )                    ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5]                                                        ; clk        ; clk      ; None                        ; None                      ; 4.796 ns                ;
; N/A                                     ; 57.37 MHz ( period = 17.430 ns )                    ; lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]                                           ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg7 ; clk        ; clk      ; None                        ; None                      ; 6.507 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                     ;                                                                                                                  ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                                                ; To                                                                      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[0]                                           ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 1.740 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[0]               ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.370 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[0]                                           ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 1.892 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[0]               ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.522 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.885 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[5] ; clk        ; clk      ; None                       ; None                       ; 2.984 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.467 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[2] ; clk        ; clk      ; None                       ; None                       ; 2.961 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.032 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[0]                                           ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 1.901 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.037 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.075 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[0]               ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.531 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]              ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.090 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.605 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|q_a[0]            ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.871 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.630 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[5] ; clk        ; clk      ; None                       ; None                       ; 3.162 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[0]                                           ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 1.506 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.619 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[2] ; clk        ; clk      ; None                       ; None                       ; 3.139 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[5] ; clk        ; clk      ; None                       ; None                       ; 3.185 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[2] ; clk        ; clk      ; None                       ; None                       ; 3.162 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[2] ; clk        ; clk      ; None                       ; None                       ; 2.913 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.693 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[0]               ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.136 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[0]                                           ; STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 1.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.184 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[5] ; clk        ; clk      ; None                       ; None                       ; 2.773 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.227 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[0]               ; STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.380 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[2] ; clk        ; clk      ; None                       ; None                       ; 3.290 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]              ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.242 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]              ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[5] ; clk        ; clk      ; None                       ; None                       ; 3.310 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.757 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|q_a[0]            ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 4.023 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[0]                                           ; STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 1.818 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]              ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[2] ; clk        ; clk      ; None                       ; None                       ; 3.287 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.782 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2]    ; clk        ; clk      ; None                       ; None                       ; 2.849 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; RON:inst20|lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[7]   ; clk        ; clk      ; None                       ; None                       ; 2.399 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.046 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; RON:inst20|lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[3]   ; clk        ; clk      ; None                       ; None                       ; 2.405 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[5] ; clk        ; clk      ; None                       ; None                       ; 2.858 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[0]               ; STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.448 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[2] ; clk        ; clk      ; None                       ; None                       ; 3.091 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 3.390 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.845 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|q_a[4]            ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[4] ; clk        ; clk      ; None                       ; None                       ; 4.140 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[0]                                           ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 1.918 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[3] ; clk        ; clk      ; None                       ; None                       ; 3.401 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[2]               ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[2] ; clk        ; clk      ; None                       ; None                       ; 4.106 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[2] ; clk        ; clk      ; None                       ; None                       ; 3.114 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[7]    ; clk        ; clk      ; None                       ; None                       ; 2.737 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[0]                                           ; STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 1.539 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[5] ; clk        ; clk      ; None                       ; None                       ; 2.939 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.628 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1]    ; clk        ; clk      ; None                       ; None                       ; 2.956 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[0]               ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.548 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[5] ; clk        ; clk      ; None                       ; None                       ; 2.965 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|q_a[4]            ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[4] ; clk        ; clk      ; None                       ; None                       ; 4.206 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[2] ; clk        ; clk      ; None                       ; None                       ; 3.468 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.651 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[0]               ; STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.169 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[4] ; clk        ; clk      ; None                       ; None                       ; 3.470 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[2] ; clk        ; clk      ; None                       ; None                       ; 3.491 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[4]               ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[4] ; clk        ; clk      ; None                       ; None                       ; 4.223 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 3.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[4]    ; clk        ; clk      ; None                       ; None                       ; 3.001 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|q_a[7]            ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 4.246 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.193 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[5] ; clk        ; clk      ; None                       ; None                       ; 3.304 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2]    ; clk        ; clk      ; None                       ; None                       ; 3.027 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; RON:inst20|lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[7]   ; clk        ; clk      ; None                       ; None                       ; 2.577 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]              ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[2] ; clk        ; clk      ; None                       ; None                       ; 3.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; RON:inst20|lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[3]   ; clk        ; clk      ; None                       ; None                       ; 2.583 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.895 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[4] ; clk        ; clk      ; None                       ; None                       ; 3.536 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[1]                                           ; RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[4]    ; clk        ; clk      ; None                       ; None                       ; 2.090 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.236 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2]    ; clk        ; clk      ; None                       ; None                       ; 3.050 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[0]                                           ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[4] ; clk        ; clk      ; None                       ; None                       ; 2.842 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.233 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[4]               ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[4] ; clk        ; clk      ; None                       ; None                       ; 4.289 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[5] ; clk        ; clk      ; None                       ; None                       ; 3.036 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; RON:inst20|lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[7]   ; clk        ; clk      ; None                       ; None                       ; 2.600 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; RON:inst20|lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[3]   ; clk        ; clk      ; None                       ; None                       ; 2.606 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]              ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.251 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 3.568 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[7]               ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 4.317 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[5] ; clk        ; clk      ; None                       ; None                       ; 3.059 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[3] ; clk        ; clk      ; None                       ; None                       ; 3.579 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 3.591 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|q_a[0]            ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 4.032 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[5] ; clk        ; clk      ; None                       ; None                       ; 3.098 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.791 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|q_a[7]            ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 4.341 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[3] ; clk        ; clk      ; None                       ; None                       ; 3.602 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[7]    ; clk        ; clk      ; None                       ; None                       ; 2.915 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[1]                                           ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[4] ; clk        ; clk      ; None                       ; None                       ; 2.639 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[0]                                           ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[4] ; clk        ; clk      ; None                       ; None                       ; 2.908 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[4]    ; clk        ; clk      ; None                       ; None                       ; 3.116 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[3] ; clk        ; clk      ; None                       ; None                       ; 3.613 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[2]               ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[2] ; clk        ; clk      ; None                       ; None                       ; 4.058 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[6] ; clk        ; clk      ; None                       ; None                       ; 3.591 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]              ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[2] ; clk        ; clk      ; None                       ; None                       ; 3.616 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.798 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.477 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1]    ; clk        ; clk      ; None                       ; None                       ; 3.134 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[0]                                           ; STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.081 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[7]    ; clk        ; clk      ; None                       ; None                       ; 2.938 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.963 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[5] ; clk        ; clk      ; None                       ; None                       ; 3.020 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1]    ; clk        ; clk      ; None                       ; None                       ; 3.157 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[6] ; clk        ; clk      ; None                       ; None                       ; 3.438 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[4] ; clk        ; clk      ; None                       ; None                       ; 3.648 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.841 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]              ; RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[4]    ; clk        ; clk      ; None                       ; None                       ; 3.166 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.854 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[5] ; clk        ; clk      ; None                       ; None                       ; 2.647 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[1]                                           ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[4] ; clk        ; clk      ; None                       ; None                       ; 2.705 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[1] ; clk        ; clk      ; None                       ; None                       ; 3.459 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 3.663 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]              ; RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2]    ; clk        ; clk      ; None                       ; None                       ; 3.175 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]              ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.856 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[0]               ; STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.711 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[4] ; clk        ; clk      ; None                       ; None                       ; 3.665 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[7]               ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 4.412 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]              ; RON:inst20|lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[7]   ; clk        ; clk      ; None                       ; None                       ; 2.725 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]              ; RON:inst20|lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[3]   ; clk        ; clk      ; None                       ; None                       ; 2.731 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.042 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[4]    ; clk        ; clk      ; None                       ; None                       ; 3.192 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.371 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 3.195 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[5] ; clk        ; clk      ; None                       ; None                       ; 2.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[2]               ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[2] ; clk        ; clk      ; None                       ; None                       ; 4.435 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 3.686 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[0]                                           ; STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.229 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]              ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[5] ; clk        ; clk      ; None                       ; None                       ; 3.184 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[5] ; clk        ; clk      ; None                       ; None                       ; 3.482 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.063 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|q_a[0]            ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.637 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]              ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 3.716 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.545 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[0]                                           ; RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[4]    ; clk        ; clk      ; None                       ; None                       ; 2.527 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[4] ; clk        ; clk      ; None                       ; None                       ; 3.714 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[6]               ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[6] ; clk        ; clk      ; None                       ; None                       ; 4.441 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[0]                                           ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 1.891 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[5] ; clk        ; clk      ; None                       ; None                       ; 3.505 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]              ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[4] ; clk        ; clk      ; None                       ; None                       ; 3.715 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[2] ; clk        ; clk      ; None                       ; None                       ; 3.184 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.085 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[0]                                           ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.017 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]              ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[3] ; clk        ; clk      ; None                       ; None                       ; 3.727 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|q_a[6]            ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[6] ; clk        ; clk      ; None                       ; None                       ; 4.458 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.684 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[4] ; clk        ; clk      ; None                       ; None                       ; 3.731 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]              ; STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.100 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3]    ; clk        ; clk      ; None                       ; None                       ; 3.052 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[0]               ; STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.859 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[5] ; clk        ; clk      ; None                       ; None                       ; 3.290 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]              ; RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[7]    ; clk        ; clk      ; None                       ; None                       ; 3.063 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; RON:inst20|lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[2]   ; clk        ; clk      ; None                       ; None                       ; 2.803 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[5]    ; clk        ; clk      ; None                       ; None                       ; 3.299 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1] ; STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.615 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[6]               ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[6] ; clk        ; clk      ; None                       ; None                       ; 4.288 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[0]               ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.521 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]              ; RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1]    ; clk        ; clk      ; None                       ; None                       ; 3.282 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[3] ; clk        ; clk      ; None                       ; None                       ; 3.268 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 3.312 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; RON:inst20|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[3]    ; clk        ; clk      ; None                       ; None                       ; 2.859 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|q_a[0]            ; STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.881 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0] ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.459 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|q_a[6]            ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[6] ; clk        ; clk      ; None                       ; None                       ; 4.305 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; RON:inst20|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[2]    ; clk        ; clk      ; None                       ; None                       ; 2.849 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.110 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.640 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[6] ; clk        ; clk      ; None                       ; None                       ; 3.143 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[0]                                           ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[4] ; clk        ; clk      ; None                       ; None                       ; 2.933 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]              ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[4] ; clk        ; clk      ; None                       ; None                       ; 3.781 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[3] ; clk        ; clk      ; None                       ; None                       ; 3.791 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.645 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[6] ; clk        ; clk      ; None                       ; None                       ; 3.769 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[1]                                           ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[5] ; clk        ; clk      ; None                       ; None                       ; 2.840 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3] ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 3.290 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[1] ; clk        ; clk      ; None                       ; None                       ; 3.788 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[0]                                           ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[2] ; clk        ; clk      ; None                       ; None                       ; 3.065 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom2:inst15|altsyncram:altsyncram_component|altsyncram_jp61:auto_generated|q_a[1]               ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[1] ; clk        ; clk      ; None                       ; None                       ; 4.341 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[3] ; clk        ; clk      ; None                       ; None                       ; 3.814 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[5] ; clk        ; clk      ; None                       ; None                       ; 3.093 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]              ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[6] ; clk        ; clk      ; None                       ; None                       ; 3.792 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 2.266 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[6] ; clk        ; clk      ; None                       ; None                       ; 3.367 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]              ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[7] ; clk        ; clk      ; None                       ; None                       ; 3.811 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[5] ; clk        ; clk      ; None                       ; None                       ; 3.198 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]              ; STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[0] ; clk        ; clk      ; None                       ; None                       ; 3.153 ns                 ;
; Not operational: Clock Skew > Data Delay ; STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2] ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[4] ; clk        ; clk      ; None                       ; None                       ; 3.316 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]              ; RON:inst20|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[7]    ; clk        ; clk      ; None                       ; None                       ; 2.877 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu)                                                 ;                                                                         ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------------------------------+---------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                    ; To      ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------------------------------+---------+------------+
; N/A                                     ; None                                                ; 20.162 ns  ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[5] ; data[5] ; clk        ;
; N/A                                     ; None                                                ; 20.159 ns  ; STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[3] ; data[3] ; clk        ;
; N/A                                     ; None                                                ; 20.056 ns  ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[1] ; ron[1]  ; clk        ;
; N/A                                     ; None                                                ; 20.046 ns  ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[5] ; data[5] ; clk        ;
; N/A                                     ; None                                                ; 19.922 ns  ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[3] ; data[3] ; clk        ;
; N/A                                     ; None                                                ; 19.854 ns  ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[5] ; data[5] ; clk        ;
; N/A                                     ; None                                                ; 19.836 ns  ; STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[5] ; data[5] ; clk        ;
; N/A                                     ; None                                                ; 19.805 ns  ; STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[5] ; data[5] ; clk        ;
; N/A                                     ; None                                                ; 19.796 ns  ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[1] ; ron[1]  ; clk        ;
; N/A                                     ; None                                                ; 19.737 ns  ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[3] ; data[3] ; clk        ;
; N/A                                     ; None                                                ; 19.723 ns  ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[7] ; data[7] ; clk        ;
; N/A                                     ; None                                                ; 19.721 ns  ; STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[5] ; data[5] ; clk        ;
; N/A                                     ; None                                                ; 19.706 ns  ; STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[3] ; data[3] ; clk        ;
; N/A                                     ; None                                                ; 19.705 ns  ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[1] ; data[1] ; clk        ;
; N/A                                     ; None                                                ; 19.704 ns  ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[1] ; ron[1]  ; clk        ;
; N/A                                     ; None                                                ; 19.640 ns  ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[1] ; ron[1]  ; clk        ;
; N/A                                     ; None                                                ; 19.639 ns  ; STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[5] ; data[5] ; clk        ;
; N/A                                     ; None                                                ; 19.635 ns  ; STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[3] ; data[3] ; clk        ;
; N/A                                     ; None                                                ; 19.630 ns  ; STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[1] ; ron[1]  ; clk        ;
; N/A                                     ; None                                                ; 19.607 ns  ; STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[5] ; data[5] ; clk        ;
; N/A                                     ; None                                                ; 19.592 ns  ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[5] ; data[5] ; clk        ;
; N/A                                     ; None                                                ; 19.566 ns  ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[3] ; data[3] ; clk        ;
; N/A                                     ; None                                                ; 19.538 ns  ; STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[3] ; data[3] ; clk        ;
; N/A                                     ; None                                                ; 19.515 ns  ; STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[7] ; data[7] ; clk        ;
; N/A                                     ; None                                                ; 19.486 ns  ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[7] ; data[7] ; clk        ;
; N/A                                     ; None                                                ; 19.475 ns  ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[5] ; data[5] ; clk        ;
; N/A                                     ; None                                                ; 19.457 ns  ; STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[3] ; data[3] ; clk        ;
; N/A                                     ; None                                                ; 19.447 ns  ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[2] ; data[2] ; clk        ;
; N/A                                     ; None                                                ; 19.445 ns  ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[1] ; data[1] ; clk        ;
; N/A                                     ; None                                                ; 19.439 ns  ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[5] ; data[5] ; clk        ;
; N/A                                     ; None                                                ; 19.410 ns  ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[3] ; data[3] ; clk        ;
; N/A                                     ; None                                                ; 19.353 ns  ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[1] ; data[1] ; clk        ;
; N/A                                     ; None                                                ; 19.321 ns  ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[6] ; ron[6]  ; clk        ;
; N/A                                     ; None                                                ; 19.320 ns  ; STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[1] ; ron[1]  ; clk        ;
; N/A                                     ; None                                                ; 19.317 ns  ; STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[1] ; ron[1]  ; clk        ;
; N/A                                     ; None                                                ; 19.313 ns  ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[1] ; ron[1]  ; clk        ;
; N/A                                     ; None                                                ; 19.296 ns  ; STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[7] ; data[7] ; clk        ;
; N/A                                     ; None                                                ; 19.292 ns  ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[3] ; data[3] ; clk        ;
; N/A                                     ; None                                                ; 19.289 ns  ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[1] ; data[1] ; clk        ;
; N/A                                     ; None                                                ; 19.279 ns  ; STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[1] ; data[1] ; clk        ;
; N/A                                     ; None                                                ; 19.272 ns  ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[2] ; data[2] ; clk        ;
; N/A                                     ; None                                                ; 19.270 ns  ; STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[7] ; data[7] ; clk        ;
; N/A                                     ; None                                                ; 19.263 ns  ; STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[1] ; ron[1]  ; clk        ;
; N/A                                     ; None                                                ; 19.248 ns  ; STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[6] ; ron[6]  ; clk        ;
; N/A                                     ; None                                                ; 19.241 ns  ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[3] ; data[3] ; clk        ;
; N/A                                     ; None                                                ; 19.187 ns  ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[2] ; data[2] ; clk        ;
; N/A                                     ; None                                                ; 19.141 ns  ; STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[1] ; ron[1]  ; clk        ;
; N/A                                     ; None                                                ; 19.124 ns  ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[6] ; ron[6]  ; clk        ;
; N/A                                     ; None                                                ; 19.124 ns  ; STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[2] ; data[2] ; clk        ;
; N/A                                     ; None                                                ; 19.117 ns  ; STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[5] ; data[5] ; clk        ;
; N/A                                     ; None                                                ; 19.101 ns  ; STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[3] ; ron[3]  ; clk        ;
; N/A                                     ; None                                                ; 19.025 ns  ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[6] ; ron[6]  ; clk        ;
; N/A                                     ; None                                                ; 19.012 ns  ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[6] ; ron[6]  ; clk        ;
; N/A                                     ; None                                                ; 18.992 ns  ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[7] ; data[7] ; clk        ;
; N/A                                     ; None                                                ; 18.990 ns  ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[7] ; data[7] ; clk        ;
; N/A                                     ; None                                                ; 18.969 ns  ; STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[1] ; data[1] ; clk        ;
; N/A                                     ; None                                                ; 18.966 ns  ; STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[1] ; data[1] ; clk        ;
; N/A                                     ; None                                                ; 18.962 ns  ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[1] ; data[1] ; clk        ;
; N/A                                     ; None                                                ; 18.946 ns  ; STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[6] ; ron[6]  ; clk        ;
; N/A                                     ; None                                                ; 18.945 ns  ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[2] ; data[2] ; clk        ;
; N/A                                     ; None                                                ; 18.936 ns  ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[5] ; ron[5]  ; clk        ;
; N/A                                     ; None                                                ; 18.930 ns  ; STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[2] ; data[2] ; clk        ;
; N/A                                     ; None                                                ; 18.919 ns  ; STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[3] ; data[3] ; clk        ;
; N/A                                     ; None                                                ; 18.912 ns  ; STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[1] ; data[1] ; clk        ;
; N/A                                     ; None                                                ; 18.910 ns  ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[7] ; data[7] ; clk        ;
; N/A                                     ; None                                                ; 18.902 ns  ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[1] ; ron[1]  ; clk        ;
; N/A                                     ; None                                                ; 18.892 ns  ; STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[7] ; data[7] ; clk        ;
; N/A                                     ; None                                                ; 18.864 ns  ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[3] ; ron[3]  ; clk        ;
; N/A                                     ; None                                                ; 18.822 ns  ; STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[7] ; data[7] ; clk        ;
; N/A                                     ; None                                                ; 18.820 ns  ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[5] ; ron[5]  ; clk        ;
; N/A                                     ; None                                                ; 18.808 ns  ; STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[2] ; data[2] ; clk        ;
; N/A                                     ; None                                                ; 18.802 ns  ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[0] ; ron[0]  ; clk        ;
; N/A                                     ; None                                                ; 18.802 ns  ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[2] ; data[2] ; clk        ;
; N/A                                     ; None                                                ; 18.797 ns  ; STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[0] ; ron[0]  ; clk        ;
; N/A                                     ; None                                                ; 18.794 ns  ; STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[2] ; data[2] ; clk        ;
; N/A                                     ; None                                                ; 18.790 ns  ; STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[1] ; data[1] ; clk        ;
; N/A                                     ; None                                                ; 18.773 ns  ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[4] ; data[4] ; clk        ;
; N/A                                     ; None                                                ; 18.763 ns  ; STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[6] ; ron[6]  ; clk        ;
; N/A                                     ; None                                                ; 18.762 ns  ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[2] ; ron[2]  ; clk        ;
; N/A                                     ; None                                                ; 18.738 ns  ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[6] ; ron[6]  ; clk        ;
; N/A                                     ; None                                                ; 18.737 ns  ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[0] ; ron[0]  ; clk        ;
; N/A                                     ; None                                                ; 18.731 ns  ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[6] ; data[6] ; clk        ;
; N/A                                     ; None                                                ; 18.704 ns  ; STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[2] ; data[2] ; clk        ;
; N/A                                     ; None                                                ; 18.679 ns  ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[3] ; ron[3]  ; clk        ;
; N/A                                     ; None                                                ; 18.658 ns  ; STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[6] ; data[6] ; clk        ;
; N/A                                     ; None                                                ; 18.648 ns  ; STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[3] ; ron[3]  ; clk        ;
; N/A                                     ; None                                                ; 18.628 ns  ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[5] ; ron[5]  ; clk        ;
; N/A                                     ; None                                                ; 18.618 ns  ; STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[0] ; ron[0]  ; clk        ;
; N/A                                     ; None                                                ; 18.610 ns  ; STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[5] ; ron[5]  ; clk        ;
; N/A                                     ; None                                                ; 18.609 ns  ; STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[6] ; ron[6]  ; clk        ;
; N/A                                     ; None                                                ; 18.604 ns  ; STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[4] ; data[4] ; clk        ;
; N/A                                     ; None                                                ; 18.587 ns  ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[2] ; ron[2]  ; clk        ;
; N/A                                     ; None                                                ; 18.580 ns  ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[7] ; ron[7]  ; clk        ;
; N/A                                     ; None                                                ; 18.579 ns  ; STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[5] ; ron[5]  ; clk        ;
; N/A                                     ; None                                                ; 18.577 ns  ; STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[3] ; ron[3]  ; clk        ;
; N/A                                     ; None                                                ; 18.551 ns  ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[1] ; data[1] ; clk        ;
; N/A                                     ; None                                                ; 18.550 ns  ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[0] ; ron[0]  ; clk        ;
; N/A                                     ; None                                                ; 18.545 ns  ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[6] ; ron[6]  ; clk        ;
; N/A                                     ; None                                                ; 18.544 ns  ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[4] ; data[4] ; clk        ;
; N/A                                     ; None                                                ; 18.534 ns  ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[6] ; data[6] ; clk        ;
; N/A                                     ; None                                                ; 18.513 ns  ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[7] ; data[7] ; clk        ;
; N/A                                     ; None                                                ; 18.508 ns  ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[3] ; ron[3]  ; clk        ;
; N/A                                     ; None                                                ; 18.504 ns  ; RON:inst20|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[0]    ; ron[0]  ; clk        ;
; N/A                                     ; None                                                ; 18.502 ns  ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[2] ; ron[2]  ; clk        ;
; N/A                                     ; None                                                ; 18.495 ns  ; STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[5] ; ron[5]  ; clk        ;
; N/A                                     ; None                                                ; 18.490 ns  ; RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0]    ; ron[0]  ; clk        ;
; N/A                                     ; None                                                ; 18.489 ns  ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[4] ; ron[4]  ; clk        ;
; N/A                                     ; None                                                ; 18.485 ns  ; STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[6] ; ron[6]  ; clk        ;
; N/A                                     ; None                                                ; 18.480 ns  ; STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[3] ; ron[3]  ; clk        ;
; N/A                                     ; None                                                ; 18.474 ns  ; RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[5]    ; data[5] ; clk        ;
; N/A                                     ; None                                                ; 18.466 ns  ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[4] ; data[4] ; clk        ;
; N/A                                     ; None                                                ; 18.439 ns  ; STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[2] ; ron[2]  ; clk        ;
; N/A                                     ; None                                                ; 18.435 ns  ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[6] ; data[6] ; clk        ;
; N/A                                     ; None                                                ; 18.422 ns  ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[6] ; data[6] ; clk        ;
; N/A                                     ; None                                                ; 18.418 ns  ; STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[4] ; data[4] ; clk        ;
; N/A                                     ; None                                                ; 18.413 ns  ; STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[5] ; ron[5]  ; clk        ;
; N/A                                     ; None                                                ; 18.399 ns  ; STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[3] ; ron[3]  ; clk        ;
; N/A                                     ; None                                                ; 18.397 ns  ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[2] ; data[2] ; clk        ;
; N/A                                     ; None                                                ; 18.381 ns  ; STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[5] ; ron[5]  ; clk        ;
; N/A                                     ; None                                                ; 18.379 ns  ; STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[4] ; data[4] ; clk        ;
; N/A                                     ; None                                                ; 18.372 ns  ; STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[7] ; ron[7]  ; clk        ;
; N/A                                     ; None                                                ; 18.366 ns  ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[5] ; ron[5]  ; clk        ;
; N/A                                     ; None                                                ; 18.356 ns  ; STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[6] ; data[6] ; clk        ;
; N/A                                     ; None                                                ; 18.352 ns  ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[3] ; ron[3]  ; clk        ;
; N/A                                     ; None                                                ; 18.345 ns  ; STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[1] ; ron[1]  ; clk        ;
; N/A                                     ; None                                                ; 18.343 ns  ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[7] ; ron[7]  ; clk        ;
; N/A                                     ; None                                                ; 18.320 ns  ; STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[4] ; ron[4]  ; clk        ;
; N/A                                     ; None                                                ; 18.299 ns  ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[4] ; data[4] ; clk        ;
; N/A                                     ; None                                                ; 18.296 ns  ; STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[4] ; data[4] ; clk        ;
; N/A                                     ; None                                                ; 18.286 ns  ; RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3]    ; data[3] ; clk        ;
; N/A                                     ; None                                                ; 18.279 ns  ; STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[0] ; ron[0]  ; clk        ;
; N/A                                     ; None                                                ; 18.277 ns  ; RON:inst20|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[3]    ; data[3] ; clk        ;
; N/A                                     ; None                                                ; 18.263 ns  ; RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1]    ; ron[1]  ; clk        ;
; N/A                                     ; None                                                ; 18.260 ns  ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[2] ; ron[2]  ; clk        ;
; N/A                                     ; None                                                ; 18.260 ns  ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[4] ; ron[4]  ; clk        ;
; N/A                                     ; None                                                ; 18.249 ns  ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[5] ; ron[5]  ; clk        ;
; N/A                                     ; None                                                ; 18.245 ns  ; STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[2] ; ron[2]  ; clk        ;
; N/A                                     ; None                                                ; 18.242 ns  ; STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[7] ; data[7] ; clk        ;
; N/A                                     ; None                                                ; 18.241 ns  ; STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[0] ; ron[0]  ; clk        ;
; N/A                                     ; None                                                ; 18.234 ns  ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[3] ; ron[3]  ; clk        ;
; N/A                                     ; None                                                ; 18.220 ns  ; RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[7]    ; data[7] ; clk        ;
; N/A                                     ; None                                                ; 18.213 ns  ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[5] ; ron[5]  ; clk        ;
; N/A                                     ; None                                                ; 18.186 ns  ; STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[4] ; data[4] ; clk        ;
; N/A                                     ; None                                                ; 18.185 ns  ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[0] ; ron[0]  ; clk        ;
; N/A                                     ; None                                                ; 18.183 ns  ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[3] ; ron[3]  ; clk        ;
; N/A                                     ; None                                                ; 18.182 ns  ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[4] ; ron[4]  ; clk        ;
; N/A                                     ; None                                                ; 18.173 ns  ; STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[6] ; data[6] ; clk        ;
; N/A                                     ; None                                                ; 18.158 ns  ; STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[0] ; data[0] ; clk        ;
; N/A                                     ; None                                                ; 18.153 ns  ; STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[7] ; ron[7]  ; clk        ;
; N/A                                     ; None                                                ; 18.153 ns  ; STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[0] ; data[0] ; clk        ;
; N/A                                     ; None                                                ; 18.148 ns  ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[6] ; data[6] ; clk        ;
; N/A                                     ; None                                                ; 18.134 ns  ; STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[4] ; ron[4]  ; clk        ;
; N/A                                     ; None                                                ; 18.127 ns  ; STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[7] ; ron[7]  ; clk        ;
; N/A                                     ; None                                                ; 18.123 ns  ; STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[2] ; ron[2]  ; clk        ;
; N/A                                     ; None                                                ; 18.117 ns  ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[2] ; ron[2]  ; clk        ;
; N/A                                     ; None                                                ; 18.109 ns  ; STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[2] ; ron[2]  ; clk        ;
; N/A                                     ; None                                                ; 18.108 ns  ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[1]              ; data[5] ; clk        ;
; N/A                                     ; None                                                ; 18.104 ns  ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[4]              ; data[5] ; clk        ;
; N/A                                     ; None                                                ; 18.095 ns  ; STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[4] ; ron[4]  ; clk        ;
; N/A                                     ; None                                                ; 18.093 ns  ; STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[0] ; data[0] ; clk        ;
; N/A                                     ; None                                                ; 18.078 ns  ; RON:inst20|lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[3]   ; data[3] ; clk        ;
; N/A                                     ; None                                                ; 18.060 ns  ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[3]              ; data[5] ; clk        ;
; N/A                                     ; None                                                ; 18.050 ns  ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[5]              ; data[5] ; clk        ;
; N/A                                     ; None                                                ; 18.022 ns  ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[0]              ; data[5] ; clk        ;
; N/A                                     ; None                                                ; 18.019 ns  ; STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[2] ; ron[2]  ; clk        ;
; N/A                                     ; None                                                ; 18.019 ns  ; STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[6] ; data[6] ; clk        ;
; N/A                                     ; None                                                ; 18.015 ns  ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[4] ; ron[4]  ; clk        ;
; N/A                                     ; None                                                ; 18.012 ns  ; STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[4] ; ron[4]  ; clk        ;
; N/A                                     ; None                                                ; 17.994 ns  ; STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[1] ; data[1] ; clk        ;
; N/A                                     ; None                                                ; 17.988 ns  ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[4] ; data[4] ; clk        ;
; N/A                                     ; None                                                ; 17.986 ns  ; STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[0] ; ron[0]  ; clk        ;
; N/A                                     ; None                                                ; 17.981 ns  ; STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[2] ; data[2] ; clk        ;
; N/A                                     ; None                                                ; 17.981 ns  ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[2]              ; data[5] ; clk        ;
; N/A                                     ; None                                                ; 17.974 ns  ; STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[0] ; data[0] ; clk        ;
; N/A                                     ; None                                                ; 17.965 ns  ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[0] ; ron[0]  ; clk        ;
; N/A                                     ; None                                                ; 17.961 ns  ; RON:inst20|lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[0]   ; ron[0]  ; clk        ;
; N/A                                     ; None                                                ; 17.955 ns  ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[6] ; data[6] ; clk        ;
; N/A                                     ; None                                                ; 17.936 ns  ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[0] ; ron[0]  ; clk        ;
; N/A                                     ; None                                                ; 17.912 ns  ; RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1]    ; data[1] ; clk        ;
; N/A                                     ; None                                                ; 17.909 ns  ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[4] ; data[4] ; clk        ;
; N/A                                     ; None                                                ; 17.906 ns  ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[0] ; data[0] ; clk        ;
; N/A                                     ; None                                                ; 17.902 ns  ; STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[4] ; ron[4]  ; clk        ;
; N/A                                     ; None                                                ; 17.895 ns  ; STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[6] ; data[6] ; clk        ;
; N/A                                     ; None                                                ; 17.891 ns  ; STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[5] ; ron[5]  ; clk        ;
; N/A                                     ; None                                                ; 17.866 ns  ; lpm_latch7:inst68|lpm_latch:lpm_latch_component|latches[5]              ; data[5] ; clk        ;
; N/A                                     ; None                                                ; 17.861 ns  ; STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[3] ; ron[3]  ; clk        ;
; N/A                                     ; None                                                ; 17.860 ns  ; RON:inst20|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[0]    ; data[0] ; clk        ;
; N/A                                     ; None                                                ; 17.849 ns  ; STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[7] ; ron[7]  ; clk        ;
; N/A                                     ; None                                                ; 17.847 ns  ; STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[7] ; ron[7]  ; clk        ;
; N/A                                     ; None                                                ; 17.846 ns  ; RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0]    ; data[0] ; clk        ;
; N/A                                     ; None                                                ; 17.817 ns  ; RON:inst20|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[1]    ; ron[1]  ; clk        ;
; N/A                                     ; None                                                ; 17.772 ns  ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[1]              ; data[3] ; clk        ;
; N/A                                     ; None                                                ; 17.767 ns  ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[7] ; ron[7]  ; clk        ;
; N/A                                     ; None                                                ; 17.758 ns  ; RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[6]    ; ron[6]  ; clk        ;
; N/A                                     ; None                                                ; 17.749 ns  ; STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[7] ; ron[7]  ; clk        ;
; N/A                                     ; None                                                ; 17.712 ns  ; STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[2] ; ron[2]  ; clk        ;
; N/A                                     ; None                                                ; 17.711 ns  ; RON:inst20|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[7]    ; data[7] ; clk        ;
; N/A                                     ; None                                                ; 17.704 ns  ; STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[4] ; ron[4]  ; clk        ;
; N/A                                     ; None                                                ; 17.696 ns  ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[3]              ; data[3] ; clk        ;
; N/A                                     ; None                                                ; 17.686 ns  ; lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[0]              ; data[3] ; clk        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                         ;         ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------------------------------+---------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Wed May 16 18:29:35 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cpu -c cpu --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "RON:inst20|lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "RON:inst20|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "RON:inst20|lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "RON:inst20|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "RON:inst20|lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "RON:inst20|lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "RON:inst20|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "RON:inst20|lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "RON:inst20|lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "ALU:inst12|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "RON:inst20|lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "RON:inst20|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "RON:inst20|lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "RON:inst20|lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "RON:inst20|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "RON:inst20|lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "RON:inst20|lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "RON:inst20|lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "RON:inst20|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "RON:inst20|lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "RON:inst20|lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "RON:inst20|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "RON:inst20|lpm_latch0:inst12|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "RON:inst20|lpm_latch0:inst8|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "RON:inst20|lpm_latch0:inst4|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "RON:inst20|lpm_latch0:inst16|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "lpm_latch7:inst68|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "lpm_latch7:inst68|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst20|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[0]" is a latch
    Warning: Node "lpm_latch7:inst68|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[1]" is a latch
    Warning: Node "lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[2]" is a latch
    Warning: Node "lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "lpm_latch7:inst68|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[7]" is a latch
    Warning: Node "lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "lpm_latch7:inst68|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[4]" is a latch
    Warning: Node "lpm_latch7:inst68|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "lpm_latch7:inst69|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[6]" is a latch
    Warning: Node "lpm_latch7:inst68|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[5]" is a latch
    Warning: Node "lpm_latch7:inst68|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst35|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst33|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst15|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst17|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst37|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst39|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst29|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst31|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst19|lpm_latch:lpm_latch_component|latches[3]" is a latch
    Warning: Node "STACK:inst17|lpm_latch4:inst21|lpm_latch:lpm_latch_component|latches[3]" is a latch
Warning: Found combinational loop of 2 nodes
    Warning: Node "RON:inst20|inst[3]~10"
    Warning: Node "inst29[3]~46"
Warning: Found combinational loop of 2 nodes
    Warning: Node "RON:inst20|inst[5]~6"
    Warning: Node "inst29[5]~44"
Warning: Found combinational loop of 2 nodes
    Warning: Node "RON:inst20|inst[6]~4"
    Warning: Node "inst29[6]~43"
Warning: Found combinational loop of 2 nodes
    Warning: Node "RON:inst20|inst[4]~8"
    Warning: Node "inst29[4]~45"
Warning: Found combinational loop of 2 nodes
    Warning: Node "RON:inst20|inst[7]~2"
    Warning: Node "inst29[7]~42"
Warning: Found combinational loop of 2 nodes
    Warning: Node "RON:inst20|inst[1]~14"
    Warning: Node "inst29[1]~48"
Warning: Found combinational loop of 2 nodes
    Warning: Node "RON:inst20|inst[0]~16"
    Warning: Node "inst29[0]~49"
Warning: Found combinational loop of 2 nodes
    Warning: Node "RON:inst20|inst[2]~12"
    Warning: Node "inst29[2]~47"
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 63 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[1]" as buffer
    Info: Detected ripple clock "lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[1]" as buffer
    Info: Detected ripple clock "lpm_latch6:inst2|lpm_latch:lpm_latch_component|latches[0]" as buffer
    Info: Detected ripple clock "ALU:inst12|lpm_latch1:inst|lpm_latch:lpm_latch_component|latches[0]" as buffer
    Info: Detected ripple clock "lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[0]" as buffer
    Info: Detected ripple clock "lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[3]" as buffer
    Info: Detected ripple clock "lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[5]" as buffer
    Info: Detected ripple clock "lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[6]" as buffer
    Info: Detected ripple clock "lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[4]" as buffer
    Info: Detected ripple clock "lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[7]" as buffer
    Info: Detected ripple clock "lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[1]" as buffer
    Info: Detected ripple clock "lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[0]" as buffer
    Info: Detected ripple clock "lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[2]" as buffer
    Info: Detected gated clock "STACK:inst17|inst25" as buffer
    Info: Detected gated clock "STACK:inst17|inst27" as buffer
    Info: Detected gated clock "STACK:inst17|inst24" as buffer
    Info: Detected gated clock "STACK:inst17|inst23" as buffer
    Info: Detected gated clock "STACK:inst17|inst30" as buffer
    Info: Detected gated clock "STACK:inst17|inst32" as buffer
    Info: Detected gated clock "STACK:inst17|inst34" as buffer
    Info: Detected gated clock "STACK:inst17|lpm_decode2:inst18|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode112w[3]~0" as buffer
    Info: Detected gated clock "STACK:inst17|lpm_decode2:inst18|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[3]~0" as buffer
    Info: Detected gated clock "inst53~0" as buffer
    Info: Detected gated clock "inst75~0" as buffer
    Info: Detected gated clock "STACK:inst17|inst40" as buffer
    Info: Detected gated clock "STACK:inst17|inst38" as buffer
    Info: Detected gated clock "STACK:inst17|inst36" as buffer
    Info: Detected gated clock "STACK:inst17|inst28" as buffer
    Info: Detected gated clock "STACK:inst17|inst26" as buffer
    Info: Detected gated clock "inst23~0" as buffer
    Info: Detected gated clock "RON:inst20|inst15~0" as buffer
    Info: Detected gated clock "RON:inst20|inst7~0" as buffer
    Info: Detected gated clock "RON:inst20|inst3~1" as buffer
    Info: Detected gated clock "ALU:inst12|inst24" as buffer
    Info: Detected gated clock "STACK:inst17|inst12" as buffer
    Info: Detected gated clock "16dmux:inst1|33~11" as buffer
    Info: Detected gated clock "inst74~0" as buffer
    Info: Detected gated clock "STACK:inst17|inst55~0" as buffer
    Info: Detected gated clock "lpm_decode4:inst41|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode218w[3]~0" as buffer
    Info: Detected gated clock "16dmux:inst1|33~9" as buffer
    Info: Detected gated clock "lpm_decode4:inst41|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode125w[3]~0" as buffer
    Info: Detected gated clock "inst93~0" as buffer
    Info: Detected gated clock "16dmux:inst1|33~8" as buffer
    Info: Detected ripple clock "STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[0]" as buffer
    Info: Detected ripple clock "STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3]" as buffer
    Info: Detected gated clock "inst89~0" as buffer
    Info: Detected gated clock "16dmux:inst1|33~10" as buffer
    Info: Detected gated clock "inst63~0" as buffer
    Info: Detected gated clock "RON:inst20|inst3~0" as buffer
    Info: Detected gated clock "inst57[0]~3" as buffer
    Info: Detected gated clock "inst63~1" as buffer
    Info: Detected gated clock "inst57[0]~0" as buffer
    Info: Detected gated clock "inst26~0" as buffer
    Info: Detected gated clock "16dmux:inst1|33~13" as buffer
    Info: Detected gated clock "16dmux:inst1|33~12" as buffer
    Info: Detected gated clock "lpm_decode4:inst41|lpm_decode:lpm_decode_component|decode_8bf:auto_generated|w_anode19w[3]" as buffer
    Info: Detected gated clock "inst95~0" as buffer
    Info: Detected ripple clock "lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[3]" as buffer
    Info: Detected ripple clock "lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[2]" as buffer
    Info: Detected ripple clock "lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]" as buffer
    Info: Detected ripple clock "lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]" as buffer
Info: Clock "clk" has Internal fmax of 38.36 MHz between source register "STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[2]" and destination memory "lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg2" (period= 26.072 ns)
    Info: + Longest register to memory delay is 3.162 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X25_Y18_N10; Fanout = 1; REG Node = 'STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[2]'
        Info: 2: + IC(0.207 ns) + CELL(0.053 ns) = 0.260 ns; Loc. = LCCOMB_X25_Y18_N2; Fanout = 1; COMB Node = 'STACK:inst17|inst41[2]~35'
        Info: 3: + IC(0.704 ns) + CELL(0.154 ns) = 1.118 ns; Loc. = LCCOMB_X18_Y18_N4; Fanout = 4; COMB Node = 'inst29[2]~34'
        Info: 4: + IC(0.000 ns) + CELL(1.131 ns) = 2.249 ns; Loc. = LCCOMB_X21_Y17_N24; Fanout = 20; COMB LOOP Node = 'inst29[2]~47'
            Info: Loc. = LCCOMB_X21_Y17_N24; Node "inst29[2]~47"
            Info: Loc. = LCCOMB_X21_Y17_N16; Node "RON:inst20|inst[2]~12"
        Info: 5: + IC(0.817 ns) + CELL(0.096 ns) = 3.162 ns; Loc. = M4K_X20_Y19; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg2'
        Info: Total cell delay = 1.434 ns ( 45.35 % )
        Info: Total interconnect delay = 1.728 ns ( 54.65 % )
    Info: - Smallest clock skew is -9.852 ns
        Info: + Shortest clock path from clock "clk" to destination memory is 2.329 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 57; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.651 ns) + CELL(0.481 ns) = 2.329 ns; Loc. = M4K_X20_Y19; Fanout = 1; MEM Node = 'lpm_ram_dq0:inst19|altsyncram:altsyncram_component|altsyncram_4ub1:auto_generated|ram_block1a0~porta_datain_reg2'
            Info: Total cell delay = 1.335 ns ( 57.32 % )
            Info: Total interconnect delay = 0.994 ns ( 42.68 % )
        Info: - Longest clock path from clock "clk" to source register is 12.181 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'
            Info: 2: + IC(1.637 ns) + CELL(0.712 ns) = 3.203 ns; Loc. = LCFF_X22_Y18_N19; Fanout = 20; REG Node = 'lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]'
            Info: 3: + IC(0.313 ns) + CELL(0.346 ns) = 3.862 ns; Loc. = LCCOMB_X22_Y18_N28; Fanout = 9; COMB Node = '16dmux:inst1|33~13'
            Info: 4: + IC(0.591 ns) + CELL(0.225 ns) = 4.678 ns; Loc. = LCCOMB_X21_Y17_N6; Fanout = 15; REG Node = 'lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[2]'
            Info: 5: + IC(0.857 ns) + CELL(0.346 ns) = 5.881 ns; Loc. = LCCOMB_X22_Y19_N0; Fanout = 9; COMB Node = 'inst26~0'
            Info: 6: + IC(0.574 ns) + CELL(0.154 ns) = 6.609 ns; Loc. = LCCOMB_X21_Y18_N8; Fanout = 16; COMB Node = 'STACK:inst17|inst12'
            Info: 7: + IC(0.247 ns) + CELL(0.712 ns) = 7.568 ns; Loc. = LCFF_X21_Y18_N23; Fanout = 58; REG Node = 'STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3]'
            Info: 8: + IC(0.289 ns) + CELL(0.228 ns) = 8.085 ns; Loc. = LCCOMB_X21_Y18_N6; Fanout = 4; COMB Node = 'STACK:inst17|lpm_decode2:inst18|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[3]~0'
            Info: 9: + IC(1.286 ns) + CELL(0.228 ns) = 9.599 ns; Loc. = LCCOMB_X19_Y15_N12; Fanout = 1; COMB Node = 'STACK:inst17|inst28'
            Info: 10: + IC(1.629 ns) + CELL(0.000 ns) = 11.228 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'STACK:inst17|inst28~clkctrl'
            Info: 11: + IC(0.900 ns) + CELL(0.053 ns) = 12.181 ns; Loc. = LCCOMB_X25_Y18_N10; Fanout = 1; REG Node = 'STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[2]'
            Info: Total cell delay = 3.858 ns ( 31.67 % )
            Info: Total interconnect delay = 8.323 ns ( 68.33 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.022 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[0]" and destination pin or register "STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[0]" for clock "clk" (Hold time is 6.38 ns)
    Info: + Largest clock skew is 8.120 ns
        Info: + Longest clock path from clock "clk" to destination register is 12.164 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'
            Info: 2: + IC(1.637 ns) + CELL(0.712 ns) = 3.203 ns; Loc. = LCFF_X22_Y18_N19; Fanout = 20; REG Node = 'lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]'
            Info: 3: + IC(0.313 ns) + CELL(0.346 ns) = 3.862 ns; Loc. = LCCOMB_X22_Y18_N28; Fanout = 9; COMB Node = '16dmux:inst1|33~13'
            Info: 4: + IC(0.591 ns) + CELL(0.225 ns) = 4.678 ns; Loc. = LCCOMB_X21_Y17_N6; Fanout = 15; REG Node = 'lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[2]'
            Info: 5: + IC(0.857 ns) + CELL(0.346 ns) = 5.881 ns; Loc. = LCCOMB_X22_Y19_N0; Fanout = 9; COMB Node = 'inst26~0'
            Info: 6: + IC(0.574 ns) + CELL(0.154 ns) = 6.609 ns; Loc. = LCCOMB_X21_Y18_N8; Fanout = 16; COMB Node = 'STACK:inst17|inst12'
            Info: 7: + IC(0.247 ns) + CELL(0.712 ns) = 7.568 ns; Loc. = LCFF_X21_Y18_N23; Fanout = 58; REG Node = 'STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3]'
            Info: 8: + IC(0.289 ns) + CELL(0.228 ns) = 8.085 ns; Loc. = LCCOMB_X21_Y18_N6; Fanout = 4; COMB Node = 'STACK:inst17|lpm_decode2:inst18|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[3]~0'
            Info: 9: + IC(1.286 ns) + CELL(0.228 ns) = 9.599 ns; Loc. = LCCOMB_X19_Y15_N12; Fanout = 1; COMB Node = 'STACK:inst17|inst28'
            Info: 10: + IC(1.629 ns) + CELL(0.000 ns) = 11.228 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'STACK:inst17|inst28~clkctrl'
            Info: 11: + IC(0.883 ns) + CELL(0.053 ns) = 12.164 ns; Loc. = LCCOMB_X26_Y18_N4; Fanout = 1; REG Node = 'STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[0]'
            Info: Total cell delay = 3.858 ns ( 31.72 % )
            Info: Total interconnect delay = 8.306 ns ( 68.28 % )
        Info: - Shortest clock path from clock "clk" to source register is 4.044 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'
            Info: 2: + IC(1.637 ns) + CELL(0.712 ns) = 3.203 ns; Loc. = LCFF_X22_Y18_N17; Fanout = 20; REG Node = 'lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[0]'
            Info: 3: + IC(0.263 ns) + CELL(0.053 ns) = 3.519 ns; Loc. = LCCOMB_X22_Y18_N24; Fanout = 10; COMB Node = '16dmux:inst1|33~11'
            Info: 4: + IC(0.472 ns) + CELL(0.053 ns) = 4.044 ns; Loc. = LCCOMB_X23_Y18_N26; Fanout = 5; REG Node = 'lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[0]'
            Info: Total cell delay = 1.672 ns ( 41.35 % )
            Info: Total interconnect delay = 2.372 ns ( 58.65 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 1.740 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X23_Y18_N26; Fanout = 5; REG Node = 'lpm_latch6:inst6|lpm_latch:lpm_latch_component|latches[0]'
        Info: 2: + IC(0.361 ns) + CELL(0.272 ns) = 0.633 ns; Loc. = LCCOMB_X23_Y18_N0; Fanout = 4; COMB Node = 'inst29[0]~40'
        Info: 3: + IC(0.000 ns) + CELL(0.265 ns) = 0.898 ns; Loc. = LCCOMB_X23_Y18_N16; Fanout = 20; COMB LOOP Node = 'inst29[0]~49'
            Info: Loc. = LCCOMB_X23_Y18_N16; Node "inst29[0]~49"
            Info: Loc. = LCCOMB_X23_Y18_N12; Node "RON:inst20|inst[0]~16"
        Info: 4: + IC(0.617 ns) + CELL(0.225 ns) = 1.740 ns; Loc. = LCCOMB_X26_Y18_N4; Fanout = 1; REG Node = 'STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[0]'
        Info: Total cell delay = 0.762 ns ( 43.79 % )
        Info: Total interconnect delay = 0.978 ns ( 56.21 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tco from clock "clk" to destination pin "data[5]" through register "STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[5]" is 20.162 ns
    Info: + Longest clock path from clock "clk" to source register is 12.183 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 6; CLK Node = 'clk'
        Info: 2: + IC(1.637 ns) + CELL(0.712 ns) = 3.203 ns; Loc. = LCFF_X22_Y18_N19; Fanout = 20; REG Node = 'lpm_counter4:inst5|lpm_counter:lpm_counter_component|cntr_qoi:auto_generated|safe_q[1]'
        Info: 3: + IC(0.313 ns) + CELL(0.346 ns) = 3.862 ns; Loc. = LCCOMB_X22_Y18_N28; Fanout = 9; COMB Node = '16dmux:inst1|33~13'
        Info: 4: + IC(0.591 ns) + CELL(0.225 ns) = 4.678 ns; Loc. = LCCOMB_X21_Y17_N6; Fanout = 15; REG Node = 'lpm_latch5:inst4|lpm_latch:lpm_latch_component|latches[2]'
        Info: 5: + IC(0.857 ns) + CELL(0.346 ns) = 5.881 ns; Loc. = LCCOMB_X22_Y19_N0; Fanout = 9; COMB Node = 'inst26~0'
        Info: 6: + IC(0.574 ns) + CELL(0.154 ns) = 6.609 ns; Loc. = LCCOMB_X21_Y18_N8; Fanout = 16; COMB Node = 'STACK:inst17|inst12'
        Info: 7: + IC(0.247 ns) + CELL(0.712 ns) = 7.568 ns; Loc. = LCFF_X21_Y18_N23; Fanout = 58; REG Node = 'STACK:inst17|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_5dg:auto_generated|safe_q[3]'
        Info: 8: + IC(0.289 ns) + CELL(0.228 ns) = 8.085 ns; Loc. = LCCOMB_X21_Y18_N6; Fanout = 4; COMB Node = 'STACK:inst17|lpm_decode2:inst18|lpm_decode:lpm_decode_component|decode_e9f:auto_generated|w_anode51w[3]~0'
        Info: 9: + IC(1.286 ns) + CELL(0.228 ns) = 9.599 ns; Loc. = LCCOMB_X19_Y15_N12; Fanout = 1; COMB Node = 'STACK:inst17|inst28'
        Info: 10: + IC(1.629 ns) + CELL(0.000 ns) = 11.228 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'STACK:inst17|inst28~clkctrl'
        Info: 11: + IC(0.902 ns) + CELL(0.053 ns) = 12.183 ns; Loc. = LCCOMB_X26_Y17_N16; Fanout = 1; REG Node = 'STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[5]'
        Info: Total cell delay = 3.858 ns ( 31.67 % )
        Info: Total interconnect delay = 8.325 ns ( 68.33 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 7.979 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X26_Y17_N16; Fanout = 1; REG Node = 'STACK:inst17|lpm_latch4:inst22|lpm_latch:lpm_latch_component|latches[5]'
        Info: 2: + IC(0.207 ns) + CELL(0.053 ns) = 0.260 ns; Loc. = LCCOMB_X26_Y17_N22; Fanout = 1; COMB Node = 'STACK:inst17|inst41[5]~14'
        Info: 3: + IC(0.594 ns) + CELL(0.154 ns) = 1.008 ns; Loc. = LCCOMB_X27_Y15_N4; Fanout = 4; COMB Node = 'inst29[5]~25'
        Info: 4: + IC(0.000 ns) + CELL(1.634 ns) = 2.642 ns; Loc. = LCCOMB_X23_Y17_N8; Fanout = 4; COMB LOOP Node = 'RON:inst20|inst[5]~6'
            Info: Loc. = LCCOMB_X23_Y17_N16; Node "inst29[5]~44"
            Info: Loc. = LCCOMB_X23_Y17_N8; Node "RON:inst20|inst[5]~6"
        Info: 5: + IC(0.765 ns) + CELL(0.366 ns) = 3.773 ns; Loc. = LCCOMB_X23_Y17_N12; Fanout = 1; COMB Node = 'inst29[5]~26'
        Info: 6: + IC(2.224 ns) + CELL(1.982 ns) = 7.979 ns; Loc. = PIN_D20; Fanout = 0; PIN Node = 'data[5]'
        Info: Total cell delay = 4.189 ns ( 52.50 % )
        Info: Total interconnect delay = 3.790 ns ( 47.50 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 197 warnings
    Info: Peak virtual memory: 200 megabytes
    Info: Processing ended: Wed May 16 18:29:36 2018
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


