
---------- Begin Simulation Statistics ----------
final_tick                               1147234420000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 761523                       # Simulator instruction rate (inst/s)
host_mem_usage                                4562440                       # Number of bytes of host memory used
host_op_rate                                  1158360                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1707.11                       # Real time elapsed on the host
host_tick_rate                               49928078                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1300000002                       # Number of instructions simulated
sim_ops                                    1977442352                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.085233                       # Number of seconds simulated
sim_ticks                                 85232513500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        90100                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        180893                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect        69032                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     12494239                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits      8193077                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups      8223651                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses        30574                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      12652823                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS         82520                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted         6722                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       402615212                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      200087351                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts        69063                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         12093471                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     27174979                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts      3615630                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250000000                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    378875931                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    169950037                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     2.229337                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.945868                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0     70659325     41.58%     41.58% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     42189984     24.82%     66.40% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2      2446486      1.44%     67.84% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     11773360      6.93%     74.77% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      8501239      5.00%     79.77% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      1523812      0.90%     80.67% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      2316917      1.36%     82.03% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      3363935      1.98%     84.01% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     27174979     15.99%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    169950037                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts           936085                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls        63846                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       378159233                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           107274542                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass        75958      0.02%      0.02% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    232487732     61.36%     61.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       101440      0.03%     61.41% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     61.41% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd        38646      0.01%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu        50612      0.01%     61.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     61.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt        58968      0.02%     61.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc       173446      0.05%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd       129236      0.03%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp           37      0.00%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt       193257      0.05%     61.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv        25397      0.01%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult        13100      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    107077157     28.26%     89.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     38252946     10.10%     99.95% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead       197385      0.05%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite          614      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    378875931                       # Class of committed instruction
system.switch_cpus_1.commit.refs            145528102                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           378875931                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.681860                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.681860                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    110096186                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts    383523651                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       10375723                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        32564760                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles        72352                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     17354976                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         107800155                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses                1424                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          38316645                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses               11495                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          12652823                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        19544244                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           150813416                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         9568                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles            8                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            253560350                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles          189                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles          186                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles        144704                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.074225                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     19577857                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches      8275597                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.487463                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    170464008                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.259491                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.312770                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      108149247     63.44%     63.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1        4238282      2.49%     65.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        2372001      1.39%     67.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        4914179      2.88%     70.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        7924465      4.65%     74.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        1192120      0.70%     75.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        1759074      1.03%     76.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        6092910      3.57%     80.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       33821730     19.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    170464008                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads         1890951                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes         947630                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                  1019                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts        88773                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       12196848                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.235650                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          146160516                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         38316625                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles        814034                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    107924779                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts          424                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts          691                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     38394131                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    382491426                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    107843891                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       137639                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    381100219                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        20897                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     16746330                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles        72352                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     16786573                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked        11045                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      7022948                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses         1578                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation         3588                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads           24                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads       650212                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores       140562                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         3588                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect        57366                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        31407                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       640223505                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           380911870                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.497820                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       318716024                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.234546                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            380959293                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      774000002                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     329387004                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.466576                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.466576                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass        90275      0.02%      0.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    233978460     61.37%     61.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       103484      0.03%     61.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     61.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd        49884      0.01%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          144      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu        66450      0.02%     61.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     61.45% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt        61719      0.02%     61.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       183190      0.05%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd       199156      0.05%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp           40      0.00%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt       227432      0.06%     61.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv        32917      0.01%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult        15528      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    107606865     28.23%     89.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     38319088     10.05%     99.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead       302236      0.08%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite          991      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    381237859                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses       1206815                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads      2404334                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses      1170080                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes      1780755                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           1949146                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.005113                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu        204264     10.48%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            4      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     10.48% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd         2819      0.14%     10.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     10.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     10.62% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt         6620      0.34%     10.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     10.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      1733673     88.95%     99.91% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite         1685      0.09%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead           65      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite           16      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    381889915                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads    932557550                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    379741790                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    384329585                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        382490171                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       381237859                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded         1255                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined      3615414                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        73013                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved         1255                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined      5941352                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    170464008                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.236471                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.170381                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0     58640320     34.40%     34.40% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     15294101      8.97%     43.37% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     26309115     15.43%     58.81% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     22212191     13.03%     71.84% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     19193664     11.26%     83.10% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     12355511      7.25%     90.34% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6      9419894      5.53%     95.87% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7      4696316      2.76%     98.63% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      2342896      1.37%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    170464008                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.236458                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          19544276                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                  48                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads      5224415                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      6484173                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    107924779                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     38394131                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     170754878                       # number of misc regfile reads
system.switch_cpus_1.numCycles              170465027                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      19368788                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    527844130                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      2078527                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       17737493                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     32030949                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      1619378                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   1356278024                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    383054760                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    533373563                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        42500602                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     50721458                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles        72352                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     90784763                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps        5529309                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups      2313719                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups    777251464                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       101289444                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads          525266619                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes         765501615                       # The number of ROB writes
system.switch_cpus_1.timesIdled                    26                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests           20                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1500537                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4954                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2997224                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           4954                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      1326548                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops        34524                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      2651807                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops          34524                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1155                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        89088                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1010                       # Transaction distribution
system.membus.trans_dist::ReadExReq             89640                       # Transaction distribution
system.membus.trans_dist::ReadExResp            89640                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1155                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       271688                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       271688                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 271688                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     11512512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     11512512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                11512512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             90795                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   90795    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               90795                       # Request fanout histogram
system.membus.reqLayer2.occupancy           564314500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          491735000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1147234420000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1147234420000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1147234420000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1147234420000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1147234420000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1147234420000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1147234420000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            774185                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1448545                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           93                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          804797                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            3850                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3850                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           722502                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          722502                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        774185                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          279                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4497482                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4497761                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        11904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    142270016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              142281920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          756748                       # Total snoops (count)
system.tol2bus.snoopTraffic                  46218880                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2257285                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002204                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.046890                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2252311     99.78%     99.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4974      0.22%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2257285                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2225080000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2246816000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            139999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1147234420000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst           15                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data       171393                       # number of demand (read+write) hits
system.l2.demand_hits::total                   171408                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst           15                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data       171393                       # number of overall hits
system.l2.overall_hits::total                  171408                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst           78                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      1325201                       # number of demand (read+write) misses
system.l2.demand_misses::total                1325279                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst           78                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      1325201                       # number of overall misses
system.l2.overall_misses::total               1325279                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst      7987500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  44752920000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      44760907500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst      7987500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  44752920000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     44760907500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst           93                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      1496594                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1496687                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst           93                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      1496594                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1496687                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.838710                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.885478                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.885475                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.838710                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.885478                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.885475                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 102403.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 33770.665733                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 33774.705175                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 102403.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 33770.665733                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 33774.705175                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              722147                       # number of writebacks
system.l2.writebacks::total                    722147                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst           78                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      1325201                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1325279                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst           78                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      1325201                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1325279                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst      7207500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  31500910000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  31508117500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst      7207500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  31500910000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  31508117500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.838710                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.885478                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.885475                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.838710                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.885478                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.885475                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 92403.846154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 23770.665733                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 23774.705175                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 92403.846154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 23770.665733                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 23774.705175                       # average overall mshr miss latency
system.l2.replacements                         722225                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       726375                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           726375                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       726375                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       726375                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           93                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               93                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           93                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           93                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       603048                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        603048                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data         2594                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2594                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data         1256                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1256                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data         3850                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3850                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.326234                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.326234                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data         1256                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1256                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data     20863500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     20863500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.326234                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.326234                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16611.066879                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16611.066879                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data         1635                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1635                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       720867                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              720867                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  27427741500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   27427741500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       722502                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            722502                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.997737                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.997737                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 38048.268959                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 38048.268959                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       720867                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         720867                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  20219071500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  20219071500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.997737                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.997737                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 28048.268959                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 28048.268959                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst           15                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data       169758                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             169773                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst           78                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data       604334                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           604412                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst      7987500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data  17325178500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  17333166000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst           93                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data       774092                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         774185                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.838710                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.780700                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.780707                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 102403.846154                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 28668.217410                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 28677.733069                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           78                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data       604334                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       604412                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      7207500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  11281838500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  11289046000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.838710                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.780700                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.780707                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 92403.846154                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 18668.217410                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 18677.733069                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1147234420000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4095.352497                       # Cycle average of tags in use
system.l2.tags.total_refs                     1777190                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    730563                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.432631                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4095.352497                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.999842                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999842                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4094                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          525                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3482                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           34                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999512                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  24704100                       # Number of tag accesses
system.l2.tags.data_accesses                 24704100                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1147234420000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.inst            5                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_1.data      1234479                       # number of demand (read+write) hits
system.l3.demand_hits::total                  1234484                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.inst            5                       # number of overall hits
system.l3.overall_hits::.switch_cpus_1.data      1234479                       # number of overall hits
system.l3.overall_hits::total                 1234484                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst           73                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data        90722                       # number of demand (read+write) misses
system.l3.demand_misses::total                  90795                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst           73                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data        90722                       # number of overall misses
system.l3.overall_misses::total                 90795                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst      6670500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data   7979774500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       7986445000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst      6670500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data   7979774500                       # number of overall miss cycles
system.l3.overall_miss_latency::total      7986445000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst           78                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      1325201                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1325279                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst           78                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      1325201                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1325279                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst     0.935897                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.068459                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.068510                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst     0.935897                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.068459                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.068510                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 91376.712329                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 87958.538172                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 87961.286414                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 91376.712329                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 87958.538172                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 87961.286414                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks               89088                       # number of writebacks
system.l3.writebacks::total                     89088                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst           73                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data        90722                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             90795                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst           73                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data        90722                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            90795                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst      5794500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data   6891110500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   6896905000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst      5794500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data   6891110500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   6896905000                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst     0.935897                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.068459                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.068510                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst     0.935897                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.068459                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.068510                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 79376.712329                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 75958.538172                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 75961.286414                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 79376.712329                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 75958.538172                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 75961.286414                       # average overall mshr miss latency
system.l3.replacements                         124480                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks       722146                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           722146                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks       722146                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       722146                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks          119                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           119                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data         1256                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                 1256                       # number of UpgradeReq hits
system.l3.UpgradeReq_accesses::.switch_cpus_1.data         1256                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total             1256                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_hits::.switch_cpus_1.data       631227                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                631227                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data        89640                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               89640                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data   7878899500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    7878899500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       720867                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            720867                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.124350                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.124350                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 87894.907407                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 87894.907407                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data        89640                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          89640                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   6803219500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   6803219500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.124350                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.124350                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 75894.907407                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 75894.907407                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.inst            5                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::.switch_cpus_1.data       603252                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total             603257                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst           73                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data         1082                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total             1155                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst      6670500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data    100875000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total    107545500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst           78                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data       604334                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total         604412                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.935897                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.001790                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.001911                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 91376.712329                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 93230.129390                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 93112.987013                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           73                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data         1082                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total         1155                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      5794500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data     87891000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total     93685500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.935897                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.001790                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.001911                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 79376.712329                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 81230.129390                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 81112.987013                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1147234420000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                     8400038                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    157248                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     53.419045                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks    3490.413723                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data     13112.933526                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data  4063.174727                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst    11.211181                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data 12090.266843                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.106519                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.400175                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.123998                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000342                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.368966                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          795                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         4290                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3         5580                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        22009                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  42553392                       # Number of tag accesses
system.l3.tags.data_accesses                 42553392                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1147234420000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp            604412                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       811234                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict          638518                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq            1256                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp           1256                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           720867                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          720867                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq        604412                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      3978342                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    131035200                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          124480                       # Total snoops (count)
system.tol3bus.snoopTraffic                   5701632                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          1451015                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.023793                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.152404                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                1416491     97.62%     97.62% # Request fanout histogram
system.tol3bus.snoop_fanout::1                  34524      2.38%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            1451015                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         2048049500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        1988546500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             2.3                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1147234420000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst         4672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data      5806208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5810880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst         4672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          4672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5701632                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5701632                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst           73                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data        90722                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               90795                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        89088                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              89088                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst        54815                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data     68121985                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              68176800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst        54815                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            54815                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       66895035                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             66895035                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       66895035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst        54815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data     68121985                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            135071835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     89077.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples        73.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples     88168.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.021608509500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5172                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5172                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              284031                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              84047                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       90795                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      89088                       # Number of write requests accepted
system.mem_ctrls.readBursts                     90795                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    89088                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2554                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    11                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              4776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              3869                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              3997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              3574                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             6720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             5468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              6247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7063                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4959                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6123                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6635                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5821                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5014                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.23                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1528862000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  441205000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3183380750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17325.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36075.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    48748                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   65052                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 55.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.03                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 90795                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                89088                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   87828                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     382                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        63486                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    178.717324                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   119.617563                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   194.290949                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        36331     57.23%     57.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10774     16.97%     74.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         7211     11.36%     85.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3918      6.17%     91.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2003      3.16%     94.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1287      2.03%     96.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          857      1.35%     98.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          577      0.91%     99.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          528      0.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        63486                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5172                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.060131                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.526913                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3             248      4.80%      4.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7             114      2.20%      7.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11            435      8.41%     15.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15          1041     20.13%     35.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19          2208     42.69%     78.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23           538     10.40%     88.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27           267      5.16%     93.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31           120      2.32%     96.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            76      1.47%     97.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            31      0.60%     98.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43            21      0.41%     98.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47            14      0.27%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51            11      0.21%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52-55            10      0.19%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             7      0.14%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             6      0.12%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             5      0.10%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::68-71             2      0.04%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             3      0.06%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             4      0.08%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-83             3      0.06%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::84-87             3      0.06%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-91             1      0.02%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::92-95             2      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::100-103            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-123            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5172                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5172                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.218291                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.182677                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.108724                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2211     42.75%     42.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               60      1.16%     43.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2522     48.76%     92.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              336      6.50%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               32      0.62%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                8      0.15%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5172                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                5647424                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  163456                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5699392                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5810880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5701632                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        66.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        66.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     68.18                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     66.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.52                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   85246067000                       # Total gap between requests
system.mem_ctrls.avgGap                     473897.29                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst         4672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data      5642752                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5699392                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 54814.762678563973                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 66204219.121145598590                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 66868754.257728189230                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst           73                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data        90722                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        89088                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      2780000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data   3180600750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2053967901500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     38082.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     35058.76                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  23055494.58                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            223246380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            118643085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           293232660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          218248200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6727849440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      10208575740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      24132589440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        41922384945                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        491.859071                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  62514823750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2845960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  19871729750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            230100780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            122286285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           336808080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          246608460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6727849440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      10391428890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      23978607840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        42033689775                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        493.164968                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  62110278250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2845960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  20276275250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1147234420000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1382793970                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     69165822                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     19544118                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1471503910                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1382793970                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     69165822                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     19544118                       # number of overall hits
system.cpu.icache.overall_hits::total      1471503910                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1944                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst          125                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2069                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1944                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst          125                       # number of overall misses
system.cpu.icache.overall_misses::total          2069                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst     10667000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10667000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst     10667000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10667000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1382795914                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     69165822                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     19544243                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1471505979                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1382795914                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     69165822                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     19544243                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1471505979                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst        85336                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5155.630739                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst        85336                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5155.630739                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          170                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          170                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1525                       # number of writebacks
system.cpu.icache.writebacks::total              1525                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst           32                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           32                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst           32                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           32                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst           93                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           93                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst           93                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           93                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst      8286500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      8286500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst      8286500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      8286500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 89102.150538                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 89102.150538                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 89102.150538                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 89102.150538                       # average overall mshr miss latency
system.cpu.icache.replacements                   1525                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1382793970                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     69165822                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     19544118                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1471503910                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1944                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst          125                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2069                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst     10667000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10667000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1382795914                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     69165822                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     19544243                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1471505979                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst        85336                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5155.630739                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst           32                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           32                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst           93                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           93                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst      8286500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      8286500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 89102.150538                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 89102.150538                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1147234420000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.980847                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1471505947                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2037                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          722388.781051                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.682809                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     4.298038                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991568                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.008395                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999963                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          511                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5886025953                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5886025953                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1147234420000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1147234420000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1147234420000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1147234420000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1147234420000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1147234420000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1147234420000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    572830860                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     28810504                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    136594026                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        738235390                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    572830860                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     28810504                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    136594026                       # number of overall hits
system.cpu.dcache.overall_hits::total       738235390                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6158969                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       314528                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      2435610                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8909107                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6158969                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       314528                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      2435610                       # number of overall misses
system.cpu.dcache.overall_misses::total       8909107                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  11199572000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data  65370535893                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  76570107893                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  11199572000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data  65370535893                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  76570107893                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    578989829                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     29125032                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    139029636                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    747144497                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    578989829                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     29125032                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    139029636                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    747144497                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010637                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.010799                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.017519                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011924                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010637                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.010799                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.017519                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011924                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 35607.551633                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 26839.492321                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  8594.588424                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 35607.551633                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 26839.492321                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  8594.588424                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       225078                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             12864                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.496735                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            3                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      3765210                       # number of writebacks
system.cpu.dcache.writebacks::total           3765210                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data       935979                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       935979                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data       935979                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       935979                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       314528                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      1499631                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1814159                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       314528                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      1499631                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1814159                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  10885044000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data  48893954393                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  59778998393                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  10885044000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data  48893954393                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  59778998393                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010799                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.010786                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002428                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010799                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.010786                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002428                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 34607.551633                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 32603.990177                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 32951.355638                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 34607.551633                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 32603.990177                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32951.355638                       # average overall mshr miss latency
system.cpu.dcache.replacements                7949710                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    423154037                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     21302592                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     99066820                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       543523449                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3266661                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       167807                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      1709258                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       5143726                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   4465620500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data  36036466500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  40502087000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    426420698                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     21470399                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    100776078                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    548667175                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007661                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.007816                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.016961                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009375                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 26611.646117                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 21083.105359                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  7874.075524                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data       935166                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       935166                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       167807                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data       774092                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       941899                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   4297813500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  20286237000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  24584050500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.007816                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.007681                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001717                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 25611.646117                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 26206.493543                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26100.516616                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    149676823                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      7507912                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     37527206                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      194711941                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2892308                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       146721                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       726352                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3765381                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   6733951500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data  29334069393                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  36068020893                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    152569131                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      7654633                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     38253558                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    198477322                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.018957                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.019168                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.018988                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.018971                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 45896.303188                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 40385.473425                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  9578.850292                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data          813                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          813                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       146721                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       725539                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       872260                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   6587230500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  28607717393                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  35194947893                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.019168                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.018967                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004395                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 44896.303188                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 39429.606669                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 40349.148067                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1147234420000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.993592                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           746209814                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7950222                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             93.860249                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   425.884302                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    48.100991                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    38.008300                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.831805                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.093947                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.074235                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999987                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          396                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2996528210                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2996528210                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1147234420000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 952815049000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 194419371000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
