<profile>

<section name = "Vitis HLS Report for 'axil_conv2D'" level="0">
<item name = "Date">Wed May 21 15:43:59 2025
</item>
<item name = "Version">2024.1.2 (Build 5096458 on Sep  5 2024)</item>
<item name = "Project">axil_conv2D</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.769 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">179529, 179529, 1.795 ms, 1.795 ms, 179530, 179530, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_axil_conv2D_Pipeline_loop_m_fu_143">axil_conv2D_Pipeline_loop_m, 1851, 1851, 18.510 us, 18.510 us, 1850, 1850, loop auto-rewind stp(delay=0 clock cycles(s))</column>
<column name="grp_axil_conv2D_Pipeline_loop_k_fu_149">axil_conv2D_Pipeline_loop_k, 19, 19, 0.190 us, 0.190 us, 12, 12, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_i">177676, 177676, 2066, -, -, 86, no</column>
<column name=" + loop_j">2064, 2064, 24, -, -, 86, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 270, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">8, 3, 535, 980, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 125, -</column>
<column name="Register">-, -, 150, -, -</column>
<specialColumn name="Available">120, 80, 35200, 17600, 0</specialColumn>
<specialColumn name="Utilization (%)">6, 3, 1, 7, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="BUS1_s_axi_U">BUS1_s_axi, 8, 0, 314, 316, 0</column>
<column name="grp_axil_conv2D_Pipeline_loop_k_fu_149">axil_conv2D_Pipeline_loop_k, 0, 3, 207, 602, 0</column>
<column name="grp_axil_conv2D_Pipeline_loop_m_fu_143">axil_conv2D_Pipeline_loop_m, 0, 0, 14, 62, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln28_fu_182_p2">+, 0, 0, 14, 13, 7</column>
<column name="add_ln56_1_fu_229_p2">+, 0, 0, 14, 13, 13</column>
<column name="add_ln56_fu_224_p2">+, 0, 0, 10, 2, 2</column>
<column name="i_2_fu_194_p2">+, 0, 0, 14, 7, 1</column>
<column name="j_1_fu_210_p2">+, 0, 0, 14, 7, 1</column>
<column name="icmp_ln28_fu_188_p2">icmp, 0, 0, 14, 7, 7</column>
<column name="icmp_ln30_fu_204_p2">icmp, 0, 0, 14, 7, 7</column>
<column name="icmp_ln49_fu_269_p2">icmp, 0, 0, 14, 13, 1</column>
<column name="empty_fu_295_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln56_fu_330_p2">or, 0, 0, 32, 32, 32</column>
<column name="acc_sat_2_cast_cast_fu_287_p3">select, 0, 0, 8, 1, 8</column>
<column name="acc_sat_fu_301_p3">select, 0, 0, 20, 1, 20</column>
<column name="shl_ln56_fu_324_p2">shl, 0, 0, 100, 32, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">48, 9, 1, 9</column>
<column name="i_fu_104">9, 2, 7, 14</column>
<column name="image_out_address0">9, 2, 11, 22</column>
<column name="image_out_address0_local">14, 3, 11, 33</column>
<column name="image_out_ce0">9, 2, 1, 2</column>
<column name="image_out_d0">9, 2, 32, 64</column>
<column name="image_out_we0">9, 2, 1, 2</column>
<column name="j_reg_131">9, 2, 7, 14</column>
<column name="phi_mul_fu_100">9, 2, 13, 26</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="acc_reg_356">21, 0, 21, 0</column>
<column name="add_ln28_reg_369">13, 0, 13, 0</column>
<column name="add_ln56_reg_395">2, 0, 2, 0</column>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="grp_axil_conv2D_Pipeline_loop_k_fu_149_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_axil_conv2D_Pipeline_loop_m_fu_143_ap_start_reg">1, 0, 1, 0</column>
<column name="i_1_reg_364">7, 0, 7, 0</column>
<column name="i_2_reg_377">7, 0, 7, 0</column>
<column name="i_fu_104">7, 0, 7, 0</column>
<column name="image_out_addr_reg_405">11, 0, 11, 0</column>
<column name="j_1_reg_390">7, 0, 7, 0</column>
<column name="j_reg_131">7, 0, 7, 0</column>
<column name="lshr_ln_reg_400">11, 0, 11, 0</column>
<column name="or_ln56_reg_410">32, 0, 32, 0</column>
<column name="phi_mul_fu_100">13, 0, 13, 0</column>
<column name="trunc_ln56_reg_382">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_BUS1_AWVALID">in, 1, s_axi, BUS1, array</column>
<column name="s_axi_BUS1_AWREADY">out, 1, s_axi, BUS1, array</column>
<column name="s_axi_BUS1_AWADDR">in, 15, s_axi, BUS1, array</column>
<column name="s_axi_BUS1_WVALID">in, 1, s_axi, BUS1, array</column>
<column name="s_axi_BUS1_WREADY">out, 1, s_axi, BUS1, array</column>
<column name="s_axi_BUS1_WDATA">in, 32, s_axi, BUS1, array</column>
<column name="s_axi_BUS1_WSTRB">in, 4, s_axi, BUS1, array</column>
<column name="s_axi_BUS1_ARVALID">in, 1, s_axi, BUS1, array</column>
<column name="s_axi_BUS1_ARREADY">out, 1, s_axi, BUS1, array</column>
<column name="s_axi_BUS1_ARADDR">in, 15, s_axi, BUS1, array</column>
<column name="s_axi_BUS1_RVALID">out, 1, s_axi, BUS1, array</column>
<column name="s_axi_BUS1_RREADY">in, 1, s_axi, BUS1, array</column>
<column name="s_axi_BUS1_RDATA">out, 32, s_axi, BUS1, array</column>
<column name="s_axi_BUS1_RRESP">out, 2, s_axi, BUS1, array</column>
<column name="s_axi_BUS1_BVALID">out, 1, s_axi, BUS1, array</column>
<column name="s_axi_BUS1_BREADY">in, 1, s_axi, BUS1, array</column>
<column name="s_axi_BUS1_BRESP">out, 2, s_axi, BUS1, array</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, axil_conv2D, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, axil_conv2D, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, axil_conv2D, return value</column>
</table>
</item>
</section>
</profile>
