INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.ip_user_files/bd/design_1/ipshared/af7a/src/Combinatorial_Dispatcher.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Combinatorial_Dispatcher
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.ip_user_files/bd/design_1/ipshared/af7a/src/ConfigurationPort.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ConfigurationPort
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.ip_user_files/bd/design_1/ipshared/af7a/src/Dispatcher.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dispatcher
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.ip_user_files/bd/design_1/ipshared/af7a/src/EDF.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EDF
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.ip_user_files/bd/design_1/ipshared/af7a/src/FP.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FP
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.ip_user_files/bd/design_1/ipshared/af7a/src/MaxSelector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MaxSelector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.ip_user_files/bd/design_1/ipshared/af7a/src/MemGuard.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemGuard
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.ip_user_files/bd/design_1/ipshared/af7a/src/NonAXIDomain.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NonAXIDomain
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.ip_user_files/bd/design_1/ipshared/af7a/src/Packetizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Packetizer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.ip_user_files/bd/design_1/ipshared/af7a/src/Queue.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Queue
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.ip_user_files/bd/design_1/ipshared/af7a/src/Scheduler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Scheduler
INFO: [VRFC 10-2458] undeclared symbol budgets, assumed default net type wire [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.ip_user_files/bd/design_1/ipshared/af7a/src/Scheduler.sv:508]
INFO: [VRFC 10-2458] undeclared symbol hyper_period, assumed default net type wire [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.ip_user_files/bd/design_1/ipshared/af7a/src/Scheduler.sv:509]
INFO: [VRFC 10-2458] undeclared symbol valid, assumed default net type wire [/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.ip_user_files/bd/design_1/ipshared/af7a/src/Scheduler.sv:511]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.ip_user_files/bd/design_1/ipshared/af7a/src/Selector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.ip_user_files/bd/design_1/ipshared/af7a/src/Seralizer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serializer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.ip_user_files/bd/design_1/ipshared/af7a/src/TDMA.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TDMA
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.ip_user_files/bd/design_1/ipshared/af7a/src/MemorEDF.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemorEDF
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.ip_user_files/bd/design_1/ip/design_1_MemorEDF_0_0/sim/design_1_MemorEDF_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_MemorEDF_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/duck/Github/MemorEDF/rtl/MemorEDF/MemorEDF.srcs/sim_1/new/TB_MemorEDF.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_MemorEDF
