#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x12c1041e0 .scope module, "top_level_baud_rate_generator_tb" "top_level_baud_rate_generator_tb" 2 1;
 .timescale 0 0;
S_0x12af04310 .scope module, "tb" "testbench_baud_rate_generator" 2 4, 3 2 0, S_0x12c1041e0;
 .timescale 0 0;
v0x12ae06e70_0 .net "baud_clk", 0 0, L_0x12ae07260;  1 drivers
v0x12ae06f30_0 .var "clk", 0 0;
v0x12ae06fe0_0 .var "rst", 0 0;
E_0x12af04110 .event posedge, v0x12ae06c60_0;
S_0x12af044e0 .scope module, "DUT" "baud_rate_generator" 3 9, 4 1 0, S_0x12af04310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "baud_clk";
P_0x12af046b0 .param/l "BAUD_RATE" 0 4 7, +C4<00000000000000000010010110000000>;
v0x12af04890_0 .net *"_ivl_0", 31 0, L_0x12ae070b0;  1 drivers
L_0x110008010 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12ae068d0_0 .net *"_ivl_3", 15 0, L_0x110008010;  1 drivers
L_0x110008058 .functor BUFT 1, C4<00000000000000000001001010111111>, C4<0>, C4<0>, C4<0>;
v0x12ae06960_0 .net/2u *"_ivl_4", 31 0, L_0x110008058;  1 drivers
v0x12ae069f0_0 .net "baud_clk", 0 0, L_0x12ae07260;  alias, 1 drivers
v0x12ae06c60_0 .net "clk", 0 0, v0x12ae06f30_0;  1 drivers
v0x12ae06cf0_0 .var "counter", 15 0;
v0x12ae06da0_0 .net "rst", 0 0, v0x12ae06fe0_0;  1 drivers
E_0x12af04840 .event posedge, v0x12ae06da0_0, v0x12ae06c60_0;
L_0x12ae070b0 .concat [ 16 16 0 0], v0x12ae06cf0_0, L_0x110008010;
L_0x12ae07260 .cmp/eq 32, L_0x12ae070b0, L_0x110008058;
    .scope S_0x12af044e0;
T_0 ;
    %wait E_0x12af04840;
    %load/vec4 v0x12ae06da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12ae06cf0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x12ae06cf0_0;
    %pad/u 32;
    %cmpi/e 4799, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x12ae06cf0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x12ae06cf0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x12ae06cf0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x12af04310;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ae06f30_0, 0, 1;
T_1.0 ;
    %delay 5, 0;
    %load/vec4 v0x12ae06f30_0;
    %inv;
    %store/vec4 v0x12ae06f30_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_0x12af04310;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ae06fe0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ae06fe0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ae06fe0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 3 26 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x12af04310;
T_3 ;
    %wait E_0x12af04110;
    %load/vec4 v0x12ae06e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %vpi_call 3 32 "$display", "Baud Clock: %t", $time {0 0 0};
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x12af04310;
T_4 ;
    %vpi_call 3 36 "$dumpfile", "baud.vcd" {0 0 0};
    %vpi_call 3 37 "$dumpvars" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "top_test_bench.v";
    "testbench_baud_rate_generator.v";
    "/Users/monk/Desktop/Darpan/Development_training/Digital-Design-Development-Training/designs_n_tb/18_baud_rate_generator/source_files/baud_rate_generator.v";
