// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="KAN_KAN,hls_ip_2024_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flgb2104-2-i,HLS_INPUT_CLOCK=3.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=2.189250,HLS_SYN_LAT=8,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1449,HLS_SYN_LUT=3288,HLS_VERSION=2024_1}" *)

module KAN (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_0,
        input_1,
        input_2,
        input_3,
        input_4,
        input_5,
        input_6,
        input_7,
        input_8,
        input_9,
        input_10,
        input_11,
        input_12,
        input_13,
        input_14,
        input_15,
        output_0,
        output_1,
        output_2,
        output_3,
        output_4
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [5:0] input_0;
input  [5:0] input_1;
input  [5:0] input_2;
input  [5:0] input_3;
input  [5:0] input_4;
input  [5:0] input_5;
input  [5:0] input_6;
input  [5:0] input_7;
input  [5:0] input_8;
input  [5:0] input_9;
input  [5:0] input_10;
input  [5:0] input_11;
input  [5:0] input_12;
input  [5:0] input_13;
input  [5:0] input_14;
input  [5:0] input_15;
output  [7:0] output_0;
output  [7:0] output_1;
output  [7:0] output_2;
output  [7:0] output_3;
output  [7:0] output_4;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [5:0] lut_0_0_0_address0;
wire   [4:0] lut_0_0_0_q0;
wire   [5:0] lut_0_1_0_address0;
wire   [5:0] lut_0_1_0_q0;
wire   [5:0] lut_0_2_0_address0;
wire   [6:0] lut_0_2_0_q0;
wire   [5:0] lut_0_3_0_address0;
wire   [6:0] lut_0_3_0_q0;
wire   [5:0] lut_0_4_0_address0;
wire   [6:0] lut_0_4_0_q0;
wire   [5:0] lut_0_5_0_address0;
wire   [6:0] lut_0_5_0_q0;
wire   [5:0] lut_0_6_0_address0;
wire   [5:0] lut_0_6_0_q0;
wire   [5:0] lut_0_7_0_address0;
wire   [2:0] lut_0_7_0_q0;
wire   [5:0] lut_0_8_0_address0;
wire   [5:0] lut_0_8_0_q0;
wire   [5:0] lut_0_9_0_address0;
wire   [5:0] lut_0_9_0_q0;
wire   [5:0] lut_0_10_0_address0;
wire   [5:0] lut_0_10_0_q0;
wire   [5:0] lut_0_11_0_address0;
wire   [6:0] lut_0_11_0_q0;
wire   [5:0] lut_0_12_0_address0;
wire   [7:0] lut_0_12_0_q0;
wire   [5:0] lut_0_13_0_address0;
wire   [4:0] lut_0_13_0_q0;
wire   [5:0] lut_0_14_0_address0;
wire   [7:0] lut_0_14_0_q0;
wire   [5:0] lut_0_15_0_address0;
wire   [7:0] lut_0_15_0_q0;
wire   [5:0] lut_0_0_1_address0;
wire   [6:0] lut_0_0_1_q0;
wire   [5:0] lut_0_1_1_address0;
wire   [5:0] lut_0_1_1_q0;
wire   [5:0] lut_0_2_1_address0;
wire   [7:0] lut_0_2_1_q0;
wire   [5:0] lut_0_3_1_address0;
wire   [7:0] lut_0_3_1_q0;
wire   [5:0] lut_0_4_1_address0;
wire   [4:0] lut_0_4_1_q0;
wire   [5:0] lut_0_5_1_address0;
wire   [3:0] lut_0_5_1_q0;
wire   [5:0] lut_0_6_1_address0;
wire   [3:0] lut_0_6_1_q0;
wire   [5:0] lut_0_7_1_address0;
wire   [4:0] lut_0_7_1_q0;
wire   [5:0] lut_0_8_1_address0;
wire   [3:0] lut_0_8_1_q0;
wire   [5:0] lut_0_9_1_address0;
wire   [2:0] lut_0_9_1_q0;
wire   [5:0] lut_0_10_1_address0;
wire   [6:0] lut_0_10_1_q0;
wire   [5:0] lut_0_11_1_address0;
wire   [5:0] lut_0_11_1_q0;
wire   [5:0] lut_0_12_1_address0;
wire   [4:0] lut_0_12_1_q0;
wire   [5:0] lut_0_13_1_address0;
wire   [4:0] lut_0_13_1_q0;
wire   [5:0] lut_0_14_1_address0;
wire   [7:0] lut_0_14_1_q0;
wire   [5:0] lut_0_15_1_address0;
wire   [5:0] lut_0_15_1_q0;
wire   [5:0] lut_0_0_2_address0;
wire   [4:0] lut_0_0_2_q0;
wire   [5:0] lut_0_1_2_address0;
wire   [5:0] lut_0_1_2_q0;
wire   [5:0] lut_0_2_2_address0;
wire   [5:0] lut_0_2_2_q0;
wire   [5:0] lut_0_3_2_address0;
wire   [7:0] lut_0_3_2_q0;
wire   [5:0] lut_0_4_2_address0;
wire   [7:0] lut_0_4_2_q0;
wire   [5:0] lut_0_5_2_address0;
wire   [4:0] lut_0_5_2_q0;
wire   [5:0] lut_0_6_2_address0;
wire   [5:0] lut_0_6_2_q0;
wire   [5:0] lut_0_7_2_address0;
wire   [5:0] lut_0_7_2_q0;
wire   [5:0] lut_0_8_2_address0;
wire   [0:0] lut_0_8_2_q0;
wire   [5:0] lut_0_9_2_address0;
wire   [4:0] lut_0_9_2_q0;
wire   [5:0] lut_0_10_2_address0;
wire   [6:0] lut_0_10_2_q0;
wire   [5:0] lut_0_11_2_address0;
wire   [5:0] lut_0_11_2_q0;
wire   [5:0] lut_0_12_2_address0;
wire   [3:0] lut_0_12_2_q0;
wire   [5:0] lut_0_13_2_address0;
wire   [2:0] lut_0_13_2_q0;
wire   [5:0] lut_0_14_2_address0;
wire   [5:0] lut_0_14_2_q0;
wire   [5:0] lut_0_15_2_address0;
wire   [7:0] lut_0_15_2_q0;
wire   [5:0] lut_0_0_3_address0;
wire   [6:0] lut_0_0_3_q0;
wire   [5:0] lut_0_1_3_address0;
wire   [6:0] lut_0_1_3_q0;
wire   [5:0] lut_0_2_3_address0;
wire   [7:0] lut_0_2_3_q0;
wire   [5:0] lut_0_3_3_address0;
wire   [5:0] lut_0_3_3_q0;
wire   [5:0] lut_0_4_3_address0;
wire   [6:0] lut_0_4_3_q0;
wire   [5:0] lut_0_5_3_address0;
wire   [6:0] lut_0_5_3_q0;
wire   [5:0] lut_0_6_3_address0;
wire   [5:0] lut_0_6_3_q0;
wire   [5:0] lut_0_7_3_address0;
wire   [5:0] lut_0_7_3_q0;
wire   [5:0] lut_0_8_3_address0;
wire   [2:0] lut_0_8_3_q0;
wire   [5:0] lut_0_9_3_address0;
wire   [5:0] lut_0_9_3_q0;
wire   [5:0] lut_0_10_3_address0;
wire   [6:0] lut_0_10_3_q0;
wire   [5:0] lut_0_11_3_address0;
wire   [4:0] lut_0_11_3_q0;
wire   [5:0] lut_0_12_3_address0;
wire   [4:0] lut_0_12_3_q0;
wire   [5:0] lut_0_13_3_address0;
wire   [5:0] lut_0_13_3_q0;
wire   [5:0] lut_0_14_3_address0;
wire   [7:0] lut_0_14_3_q0;
wire   [5:0] lut_0_15_3_address0;
wire   [7:0] lut_0_15_3_q0;
wire   [7:0] lut_1_0_0_address0;
wire   [7:0] lut_1_0_0_q0;
wire   [7:0] lut_1_1_0_address0;
wire   [7:0] lut_1_1_0_q0;
wire   [7:0] lut_1_2_0_address0;
wire   [7:0] lut_1_2_0_q0;
wire   [7:0] lut_1_3_0_address0;
wire   [7:0] lut_1_3_0_q0;
wire   [7:0] lut_1_0_1_address0;
wire   [7:0] lut_1_0_1_q0;
wire   [7:0] lut_1_1_1_address0;
wire   [6:0] lut_1_1_1_q0;
wire   [7:0] lut_1_2_1_address0;
wire   [6:0] lut_1_2_1_q0;
wire   [7:0] lut_1_3_1_address0;
wire   [6:0] lut_1_3_1_q0;
wire   [7:0] lut_1_0_2_address0;
wire   [6:0] lut_1_0_2_q0;
wire   [7:0] lut_1_1_2_address0;
wire   [7:0] lut_1_1_2_q0;
wire   [7:0] lut_1_2_2_address0;
wire   [7:0] lut_1_2_2_q0;
wire   [7:0] lut_1_3_2_address0;
wire   [5:0] lut_1_3_2_q0;
wire   [7:0] lut_1_0_3_address0;
wire   [3:0] lut_1_0_3_q0;
wire   [7:0] lut_1_1_3_address0;
wire   [7:0] lut_1_1_3_q0;
wire   [7:0] lut_1_2_3_address0;
wire   [7:0] lut_1_2_3_q0;
wire   [7:0] lut_1_3_3_address0;
wire   [7:0] lut_1_3_3_q0;
wire   [7:0] lut_1_0_4_address0;
wire   [7:0] lut_1_0_4_q0;
wire   [7:0] lut_1_1_4_address0;
wire   [7:0] lut_1_1_4_q0;
wire   [7:0] lut_1_2_4_address0;
wire   [7:0] lut_1_2_4_q0;
wire   [7:0] lut_1_3_4_address0;
wire   [6:0] lut_1_3_4_q0;
wire    ap_block_pp0_stage0_11001;
reg   [5:0] input_5_read_reg_3444;
reg   [5:0] input_6_read_reg_3449;
reg   [5:0] input_7_read_reg_3454;
reg   [5:0] input_8_read_reg_3459;
reg   [5:0] input_9_read_reg_3464;
reg   [5:0] input_9_read_reg_3464_pp0_iter1_reg;
reg   [5:0] input_10_read_reg_3469;
reg   [5:0] input_10_read_reg_3469_pp0_iter1_reg;
reg   [5:0] input_11_read_reg_3474;
reg   [5:0] input_11_read_reg_3474_pp0_iter1_reg;
reg   [5:0] input_11_read_reg_3474_pp0_iter2_reg;
reg   [5:0] input_12_read_reg_3479;
reg   [5:0] input_12_read_reg_3479_pp0_iter1_reg;
reg   [5:0] input_12_read_reg_3479_pp0_iter2_reg;
reg   [5:0] input_13_read_reg_3484;
reg   [5:0] input_13_read_reg_3484_pp0_iter1_reg;
reg   [5:0] input_13_read_reg_3484_pp0_iter2_reg;
reg   [5:0] input_13_read_reg_3484_pp0_iter3_reg;
reg   [5:0] input_14_read_reg_3489;
reg   [5:0] input_14_read_reg_3489_pp0_iter1_reg;
reg   [5:0] input_14_read_reg_3489_pp0_iter2_reg;
reg   [5:0] input_14_read_reg_3489_pp0_iter3_reg;
reg   [5:0] input_15_read_reg_3494;
reg   [5:0] input_15_read_reg_3494_pp0_iter1_reg;
reg   [5:0] input_15_read_reg_3494_pp0_iter2_reg;
reg   [5:0] input_15_read_reg_3494_pp0_iter3_reg;
reg   [6:0] act_0_2_0_reg_3574;
reg   [6:0] act_0_3_0_reg_3579;
reg   [6:0] act_0_4_0_reg_3584;
wire   [6:0] add_ln30_fu_1581_p2;
reg   [6:0] add_ln30_reg_3609;
reg   [7:0] act_0_3_1_reg_3614;
reg   [4:0] act_0_4_1_reg_3619;
wire   [8:0] add_ln49_1_fu_1605_p2;
reg   [8:0] add_ln49_1_reg_3644;
reg   [7:0] act_0_3_2_reg_3649;
reg   [7:0] act_0_4_2_reg_3654;
wire   [6:0] add_ln68_1_fu_1629_p2;
reg   [6:0] add_ln68_1_reg_3679;
reg   [5:0] act_0_3_3_reg_3684;
reg   [6:0] act_0_4_3_reg_3689;
wire   [7:0] add_ln87_1_fu_1649_p2;
reg   [7:0] add_ln87_1_reg_3714;
reg   [6:0] act_0_5_0_reg_3719;
reg   [5:0] act_0_6_0_reg_3724;
reg   [2:0] act_0_7_0_reg_3729;
reg   [5:0] act_0_8_0_reg_3734;
wire   [8:0] add_ln30_3_fu_1697_p2;
reg   [8:0] add_ln30_3_reg_3749;
reg   [4:0] act_0_7_1_reg_3754;
reg   [3:0] act_0_8_1_reg_3759;
wire   [9:0] add_ln49_5_fu_1738_p2;
reg   [9:0] add_ln49_5_reg_3774;
reg   [5:0] act_0_6_2_reg_3779;
reg   [5:0] act_0_7_2_reg_3784;
reg   [0:0] act_0_8_2_reg_3789;
wire   [8:0] add_ln68_4_fu_1769_p2;
reg   [8:0] add_ln68_4_reg_3804;
reg   [5:0] act_0_7_3_reg_3809;
reg   [2:0] act_0_8_3_reg_3814;
wire   [8:0] add_ln87_5_fu_1810_p2;
reg   [8:0] add_ln87_5_reg_3829;
reg   [5:0] act_0_9_0_reg_3834;
reg   [5:0] act_0_10_0_reg_3839;
wire   [8:0] add_ln30_7_fu_1859_p2;
reg   [8:0] add_ln30_7_reg_3854;
wire   [9:0] add_ln49_9_fu_1896_p2;
reg   [9:0] add_ln49_9_reg_3869;
reg   [6:0] act_0_10_2_reg_3874;
wire   [8:0] add_ln68_8_fu_1932_p2;
reg   [8:0] add_ln68_8_reg_3889;
wire   [9:0] add_ln87_9_fu_1973_p2;
reg   [9:0] add_ln87_9_reg_3904;
wire   [9:0] add_ln30_11_fu_2035_p2;
reg   [9:0] add_ln30_11_reg_3924;
wire   [9:0] add_ln49_11_fu_2054_p2;
reg   [9:0] add_ln49_11_reg_3944;
wire   [9:0] add_ln68_11_fu_2086_p2;
reg   [9:0] add_ln68_11_reg_3964;
wire   [9:0] add_ln87_11_fu_2105_p2;
reg   [9:0] add_ln87_11_reg_3984;
reg   [0:0] tmp_reg_3989;
wire   [7:0] out_0_0_fu_2152_p2;
reg   [7:0] out_0_0_reg_3995;
reg   [0:0] tmp_1_reg_4000;
reg   [1:0] tmp_2_reg_4006;
reg   [0:0] tmp_3_reg_4012;
wire   [7:0] out_0_1_fu_2221_p2;
reg   [7:0] out_0_1_reg_4018;
reg   [0:0] tmp_4_reg_4023;
reg   [1:0] tmp_5_reg_4029;
reg   [0:0] tmp_6_reg_4035;
wire   [7:0] out_0_2_fu_2286_p2;
reg   [7:0] out_0_2_reg_4041;
reg   [0:0] tmp_7_reg_4046;
reg   [1:0] tmp_8_reg_4052;
reg   [0:0] tmp_9_reg_4058;
wire   [7:0] out_0_3_fu_2355_p2;
reg   [7:0] out_0_3_reg_4064;
reg   [0:0] tmp_11_reg_4069;
reg   [2:0] tmp_s_reg_4075;
reg  signed [7:0] act_1_3_0_reg_4181;
wire   [8:0] add_ln94_1_fu_2823_p2;
reg   [8:0] add_ln94_1_reg_4186;
wire   [7:0] add_ln94_3_fu_2829_p2;
reg   [7:0] add_ln94_3_reg_4191;
reg   [0:0] tmp_15_reg_4196;
wire   [7:0] add_ln101_3_fu_2885_p2;
reg   [7:0] add_ln101_3_reg_4202;
reg   [0:0] tmp_16_reg_4207;
reg   [0:0] tmp_17_reg_4213;
wire   [7:0] add_ln108_3_fu_2951_p2;
reg   [7:0] add_ln108_3_reg_4219;
reg   [0:0] tmp_18_reg_4224;
reg  signed [7:0] act_1_3_3_reg_4230;
wire   [8:0] add_ln115_1_fu_2989_p2;
reg   [8:0] add_ln115_1_reg_4235;
wire   [7:0] add_ln115_3_fu_2995_p2;
reg   [7:0] add_ln115_3_reg_4240;
reg   [0:0] tmp_22_reg_4245;
wire   [7:0] add_ln122_3_fu_3055_p2;
reg   [7:0] add_ln122_3_reg_4251;
reg   [0:0] tmp_24_reg_4256;
reg   [1:0] tmp_20_reg_4262;
wire   [63:0] zext_ln5_fu_1505_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln25_fu_1513_p1;
wire   [63:0] zext_ln45_fu_1521_p1;
wire   [63:0] zext_ln65_fu_1529_p1;
wire   [63:0] zext_ln85_fu_1537_p1;
wire   [63:0] zext_ln105_fu_1545_p1;
wire   [63:0] zext_ln125_fu_1552_p1;
wire   [63:0] zext_ln145_fu_1559_p1;
wire   [63:0] zext_ln165_fu_1566_p1;
wire   [63:0] zext_ln185_fu_1655_p1;
wire   [63:0] zext_ln205_fu_1662_p1;
wire   [63:0] zext_ln225_fu_1816_p1;
wire   [63:0] zext_ln245_fu_1823_p1;
wire   [63:0] zext_ln265_fu_1979_p1;
wire   [63:0] zext_ln285_fu_1986_p1;
wire   [63:0] zext_ln305_fu_1993_p1;
wire  signed [63:0] sext_ln6_fu_2665_p1;
wire  signed [63:0] sext_ln36_fu_2708_p1;
wire  signed [63:0] sext_ln66_fu_2751_p1;
wire  signed [63:0] sext_ln96_fu_2794_p1;
wire    ap_block_pp0_stage0_01001;
reg    lut_0_0_0_ce0_local;
reg    lut_0_1_0_ce0_local;
reg    lut_0_2_0_ce0_local;
reg    lut_0_3_0_ce0_local;
reg    lut_0_4_0_ce0_local;
reg    lut_0_0_1_ce0_local;
reg    lut_0_1_1_ce0_local;
reg    lut_0_2_1_ce0_local;
reg    lut_0_3_1_ce0_local;
reg    lut_0_4_1_ce0_local;
reg    lut_0_0_2_ce0_local;
reg    lut_0_1_2_ce0_local;
reg    lut_0_2_2_ce0_local;
reg    lut_0_3_2_ce0_local;
reg    lut_0_4_2_ce0_local;
reg    lut_0_0_3_ce0_local;
reg    lut_0_1_3_ce0_local;
reg    lut_0_2_3_ce0_local;
reg    lut_0_3_3_ce0_local;
reg    lut_0_4_3_ce0_local;
reg    lut_0_5_0_ce0_local;
reg    lut_0_6_0_ce0_local;
reg    lut_0_7_0_ce0_local;
reg    lut_0_8_0_ce0_local;
reg    lut_0_5_1_ce0_local;
reg    lut_0_6_1_ce0_local;
reg    lut_0_7_1_ce0_local;
reg    lut_0_8_1_ce0_local;
reg    lut_0_5_2_ce0_local;
reg    lut_0_6_2_ce0_local;
reg    lut_0_7_2_ce0_local;
reg    lut_0_8_2_ce0_local;
reg    lut_0_5_3_ce0_local;
reg    lut_0_6_3_ce0_local;
reg    lut_0_7_3_ce0_local;
reg    lut_0_8_3_ce0_local;
reg    lut_0_9_0_ce0_local;
reg    lut_0_10_0_ce0_local;
reg    lut_0_9_1_ce0_local;
reg    lut_0_10_1_ce0_local;
reg    lut_0_9_2_ce0_local;
reg    lut_0_10_2_ce0_local;
reg    lut_0_9_3_ce0_local;
reg    lut_0_10_3_ce0_local;
reg    lut_0_11_0_ce0_local;
reg    lut_0_12_0_ce0_local;
reg    lut_0_11_1_ce0_local;
reg    lut_0_12_1_ce0_local;
reg    lut_0_11_2_ce0_local;
reg    lut_0_12_2_ce0_local;
reg    lut_0_11_3_ce0_local;
reg    lut_0_12_3_ce0_local;
reg    lut_0_13_0_ce0_local;
reg    lut_0_14_0_ce0_local;
reg    lut_0_15_0_ce0_local;
reg    lut_0_13_1_ce0_local;
reg    lut_0_14_1_ce0_local;
reg    lut_0_15_1_ce0_local;
reg    lut_0_13_2_ce0_local;
reg    lut_0_14_2_ce0_local;
reg    lut_0_15_2_ce0_local;
reg    lut_0_13_3_ce0_local;
reg    lut_0_14_3_ce0_local;
reg    lut_0_15_3_ce0_local;
reg    lut_1_0_0_ce0_local;
reg    lut_1_1_0_ce0_local;
reg    lut_1_2_0_ce0_local;
reg    lut_1_3_0_ce0_local;
reg    lut_1_0_1_ce0_local;
reg    lut_1_1_1_ce0_local;
reg    lut_1_2_1_ce0_local;
reg    lut_1_3_1_ce0_local;
reg    lut_1_0_2_ce0_local;
reg    lut_1_1_2_ce0_local;
reg    lut_1_2_2_ce0_local;
reg    lut_1_3_2_ce0_local;
reg    lut_1_0_3_ce0_local;
reg    lut_1_1_3_ce0_local;
reg    lut_1_2_3_ce0_local;
reg    lut_1_3_3_ce0_local;
reg    lut_1_0_4_ce0_local;
reg    lut_1_1_4_ce0_local;
reg    lut_1_2_4_ce0_local;
reg    lut_1_3_4_ce0_local;
wire  signed [6:0] sext_ln30_1_fu_1577_p1;
wire  signed [6:0] sext_ln30_fu_1573_p1;
wire  signed [6:0] sext_ln49_fu_1587_p1;
wire   [6:0] add_ln49_fu_1591_p2;
wire  signed [8:0] sext_ln49_1_fu_1597_p1;
wire  signed [8:0] sext_ln49_2_fu_1601_p1;
wire  signed [5:0] sext_ln68_fu_1611_p1;
wire   [5:0] add_ln68_fu_1615_p2;
wire  signed [6:0] sext_ln68_1_fu_1621_p1;
wire  signed [6:0] sext_ln68_2_fu_1625_p1;
wire  signed [7:0] sext_ln87_1_fu_1639_p1;
wire  signed [7:0] sext_ln87_fu_1635_p1;
wire   [7:0] add_ln87_fu_1643_p2;
wire  signed [7:0] sext_ln30_2_fu_1669_p1;
wire  signed [7:0] sext_ln30_3_fu_1672_p1;
wire   [7:0] add_ln30_1_fu_1675_p2;
wire  signed [7:0] sext_ln30_4_fu_1681_p1;
wire   [7:0] add_ln30_2_fu_1684_p2;
wire  signed [8:0] sext_ln30_5_fu_1690_p1;
wire  signed [8:0] sext_ln30_6_fu_1694_p1;
wire  signed [9:0] sext_ln49_3_fu_1703_p1;
wire  signed [9:0] sext_ln49_4_fu_1706_p1;
wire   [9:0] add_ln49_2_fu_1709_p2;
wire  signed [9:0] sext_ln49_5_fu_1715_p1;
wire   [9:0] add_ln49_3_fu_1718_p2;
wire  signed [9:0] sext_ln49_6_fu_1724_p1;
wire   [9:0] add_ln49_4_fu_1728_p2;
wire  signed [9:0] sext_ln49_7_fu_1734_p1;
wire  signed [8:0] sext_ln68_3_fu_1744_p1;
wire  signed [8:0] sext_ln68_4_fu_1747_p1;
wire   [8:0] add_ln68_2_fu_1750_p2;
wire  signed [8:0] sext_ln68_5_fu_1756_p1;
wire   [8:0] add_ln68_3_fu_1759_p2;
wire  signed [8:0] sext_ln68_6_fu_1765_p1;
wire  signed [8:0] sext_ln87_2_fu_1775_p1;
wire  signed [8:0] sext_ln87_3_fu_1778_p1;
wire   [8:0] add_ln87_2_fu_1781_p2;
wire  signed [8:0] sext_ln87_4_fu_1787_p1;
wire   [8:0] add_ln87_3_fu_1790_p2;
wire  signed [8:0] sext_ln87_5_fu_1796_p1;
wire   [8:0] add_ln87_4_fu_1800_p2;
wire  signed [8:0] sext_ln87_6_fu_1806_p1;
wire  signed [8:0] sext_ln30_7_fu_1830_p1;
wire   [8:0] add_ln30_4_fu_1833_p2;
wire  signed [8:0] sext_ln30_8_fu_1838_p1;
wire   [8:0] add_ln30_5_fu_1841_p2;
wire  signed [8:0] sext_ln30_9_fu_1847_p1;
wire   [8:0] add_ln30_6_fu_1850_p2;
wire  signed [8:0] sext_ln30_10_fu_1856_p1;
wire  signed [9:0] sext_ln49_8_fu_1865_p1;
wire   [9:0] add_ln49_6_fu_1868_p2;
wire  signed [9:0] sext_ln49_9_fu_1873_p1;
wire   [9:0] add_ln49_7_fu_1876_p2;
wire  signed [9:0] sext_ln49_10_fu_1882_p1;
wire   [9:0] add_ln49_8_fu_1886_p2;
wire  signed [9:0] sext_ln49_11_fu_1892_p1;
wire  signed [8:0] sext_ln68_7_fu_1902_p1;
wire   [8:0] add_ln68_5_fu_1905_p2;
wire  signed [8:0] sext_ln68_8_fu_1910_p1;
wire   [8:0] add_ln68_6_fu_1913_p2;
wire   [8:0] zext_ln68_fu_1919_p1;
wire   [8:0] add_ln68_7_fu_1922_p2;
wire  signed [8:0] sext_ln68_9_fu_1928_p1;
wire  signed [8:0] sext_ln87_7_fu_1938_p1;
wire   [8:0] add_ln87_6_fu_1941_p2;
wire  signed [8:0] sext_ln87_8_fu_1946_p1;
wire   [8:0] add_ln87_7_fu_1949_p2;
wire  signed [9:0] sext_ln87_9_fu_1955_p1;
wire  signed [9:0] sext_ln87_10_fu_1959_p1;
wire   [9:0] add_ln87_8_fu_1963_p2;
wire  signed [9:0] sext_ln87_11_fu_1969_p1;
wire  signed [8:0] sext_ln30_11_fu_2000_p1;
wire   [8:0] add_ln30_8_fu_2003_p2;
wire  signed [8:0] sext_ln30_12_fu_2008_p1;
wire   [8:0] add_ln30_9_fu_2011_p2;
wire  signed [9:0] sext_ln30_13_fu_2017_p1;
wire  signed [9:0] sext_ln30_14_fu_2021_p1;
wire   [9:0] add_ln30_10_fu_2025_p2;
wire  signed [9:0] sext_ln30_15_fu_2031_p1;
wire  signed [9:0] sext_ln49_12_fu_2041_p1;
wire   [9:0] add_ln49_10_fu_2045_p2;
wire  signed [9:0] sext_ln49_13_fu_2050_p1;
wire  signed [9:0] sext_ln68_10_fu_2060_p1;
wire  signed [9:0] sext_ln68_11_fu_2063_p1;
wire   [9:0] add_ln68_9_fu_2066_p2;
wire  signed [9:0] sext_ln68_12_fu_2072_p1;
wire   [9:0] add_ln68_10_fu_2076_p2;
wire  signed [9:0] sext_ln68_13_fu_2082_p1;
wire  signed [9:0] sext_ln87_12_fu_2092_p1;
wire   [9:0] add_ln87_10_fu_2096_p2;
wire  signed [9:0] sext_ln87_13_fu_2101_p1;
wire  signed [9:0] sext_ln30_16_fu_2111_p1;
wire   [9:0] add_ln30_12_fu_2115_p2;
wire  signed [9:0] sext_ln30_17_fu_2120_p1;
wire  signed [7:0] sext_ln30_18_fu_2130_p0;
wire   [9:0] add_ln30_13_fu_2124_p2;
wire  signed [9:0] sext_ln30_18_fu_2130_p1;
wire   [9:0] add_ln30_14_fu_2134_p2;
wire  signed [7:0] out_0_0_fu_2152_p0;
wire   [7:0] trunc_ln30_fu_2140_p1;
wire  signed [5:0] sext_ln48_fu_2176_p0;
wire  signed [9:0] sext_ln49_14_fu_2180_p1;
wire   [9:0] add_ln49_12_fu_2184_p2;
wire  signed [9:0] sext_ln49_15_fu_2189_p1;
wire  signed [5:0] sext_ln49_16_fu_2199_p0;
wire   [9:0] add_ln49_13_fu_2193_p2;
wire  signed [9:0] sext_ln49_16_fu_2199_p1;
wire   [9:0] add_ln49_14_fu_2203_p2;
wire  signed [7:0] sext_ln48_fu_2176_p1;
wire   [7:0] trunc_ln49_fu_2209_p1;
wire  signed [9:0] sext_ln68_14_fu_2245_p1;
wire   [9:0] add_ln68_12_fu_2249_p2;
wire  signed [9:0] sext_ln68_15_fu_2254_p1;
wire  signed [7:0] sext_ln68_16_fu_2264_p0;
wire   [9:0] add_ln68_13_fu_2258_p2;
wire  signed [9:0] sext_ln68_16_fu_2264_p1;
wire   [9:0] add_ln68_14_fu_2268_p2;
wire  signed [7:0] out_0_2_fu_2286_p0;
wire   [7:0] trunc_ln68_fu_2274_p1;
wire  signed [9:0] sext_ln87_14_fu_2310_p1;
wire   [9:0] add_ln87_12_fu_2314_p2;
wire  signed [9:0] sext_ln87_15_fu_2319_p1;
wire  signed [9:0] add_ln87_13_fu_2323_p2;
wire  signed [7:0] sext_ln87_17_fu_2333_p0;
wire  signed [10:0] sext_ln87_16_fu_2329_p1;
wire  signed [10:0] sext_ln87_17_fu_2333_p1;
wire   [10:0] add_ln87_14_fu_2337_p2;
wire  signed [7:0] out_0_3_fu_2355_p0;
wire   [7:0] trunc_ln87_fu_2343_p1;
wire   [0:0] icmp_ln30_fu_2379_p2;
wire   [0:0] or_ln30_fu_2384_p2;
wire   [0:0] xor_ln30_fu_2389_p2;
wire   [0:0] icmp_ln30_1_fu_2405_p2;
wire   [0:0] xor_ln30_1_fu_2400_p2;
wire   [0:0] or_ln30_1_fu_2410_p2;
wire   [0:0] and_ln30_fu_2394_p2;
wire   [0:0] and_ln30_1_fu_2416_p2;
wire   [0:0] or_ln30_2_fu_2429_p2;
wire   [7:0] select_ln30_fu_2421_p3;
wire   [0:0] icmp_ln49_fu_2442_p2;
wire   [0:0] or_ln49_fu_2447_p2;
wire   [0:0] xor_ln49_fu_2452_p2;
wire   [0:0] icmp_ln49_1_fu_2468_p2;
wire   [0:0] xor_ln49_1_fu_2463_p2;
wire   [0:0] or_ln49_1_fu_2473_p2;
wire   [0:0] and_ln49_fu_2457_p2;
wire   [0:0] and_ln49_1_fu_2479_p2;
wire   [0:0] or_ln49_2_fu_2492_p2;
wire   [7:0] select_ln49_fu_2484_p3;
wire   [0:0] icmp_ln68_fu_2505_p2;
wire   [0:0] or_ln68_fu_2510_p2;
wire   [0:0] xor_ln68_fu_2515_p2;
wire   [0:0] icmp_ln68_1_fu_2531_p2;
wire   [0:0] xor_ln68_1_fu_2526_p2;
wire   [0:0] or_ln68_1_fu_2536_p2;
wire   [0:0] and_ln68_fu_2520_p2;
wire   [0:0] and_ln68_1_fu_2542_p2;
wire   [0:0] or_ln68_2_fu_2555_p2;
wire   [7:0] select_ln68_fu_2547_p3;
wire   [0:0] icmp_ln87_fu_2568_p2;
wire   [0:0] or_ln87_fu_2573_p2;
wire   [0:0] xor_ln87_fu_2578_p2;
wire   [0:0] icmp_ln87_1_fu_2594_p2;
wire   [0:0] xor_ln87_1_fu_2589_p2;
wire   [0:0] or_ln87_1_fu_2599_p2;
wire   [0:0] and_ln87_fu_2583_p2;
wire   [0:0] and_ln87_1_fu_2605_p2;
wire   [0:0] or_ln87_2_fu_2618_p2;
wire   [7:0] select_ln87_fu_2610_p3;
wire   [7:0] out_0_0_1_fu_2435_p3;
wire   [0:0] bit_sel7_fu_2631_p3;
wire   [0:0] xor_ln5_fu_2639_p2;
wire   [6:0] trunc_ln5_fu_2645_p1;
wire   [7:0] idx_fu_2649_p3;
wire   [7:0] idx_1_fu_2657_p3;
wire   [7:0] out_0_1_1_fu_2498_p3;
wire   [0:0] bit_sel4_fu_2674_p3;
wire   [0:0] xor_ln35_fu_2682_p2;
wire   [6:0] trunc_ln35_fu_2688_p1;
wire   [7:0] idx_2_fu_2692_p3;
wire   [7:0] idx_3_fu_2700_p3;
wire   [7:0] out_0_2_1_fu_2561_p3;
wire   [0:0] bit_sel1_fu_2717_p3;
wire   [0:0] xor_ln65_fu_2725_p2;
wire   [6:0] trunc_ln65_fu_2731_p1;
wire   [7:0] idx_4_fu_2735_p3;
wire   [7:0] idx_5_fu_2743_p3;
wire   [7:0] out_0_3_1_fu_2624_p3;
wire   [0:0] bit_sel_fu_2760_p3;
wire   [0:0] xor_ln95_fu_2768_p2;
wire   [6:0] trunc_ln95_fu_2774_p1;
wire   [7:0] idx_6_fu_2778_p3;
wire   [7:0] idx_7_fu_2786_p3;
wire  signed [7:0] add_ln94_fu_2803_p2;
wire  signed [7:0] sext_ln94_1_fu_2813_p0;
wire  signed [7:0] add_ln94_4_fu_2817_p1;
wire  signed [8:0] sext_ln94_fu_2809_p1;
wire  signed [8:0] sext_ln94_1_fu_2813_p1;
wire  signed [7:0] add_ln94_3_fu_2829_p0;
wire   [7:0] add_ln94_4_fu_2817_p2;
wire  signed [6:0] sext_ln100_fu_2835_p0;
wire  signed [8:0] sext_ln101_1_fu_2843_p1;
wire  signed [8:0] sext_ln101_fu_2839_p1;
wire   [8:0] add_ln101_fu_2847_p2;
wire  signed [8:0] sext_ln101_2_fu_2853_p1;
wire  signed [6:0] sext_ln101_3_fu_2863_p0;
wire   [8:0] add_ln101_1_fu_2857_p2;
wire  signed [8:0] sext_ln101_3_fu_2863_p1;
wire   [8:0] add_ln101_2_fu_2867_p2;
wire  signed [7:0] sext_ln100_fu_2835_p1;
wire   [7:0] trunc_ln101_fu_2873_p1;
wire  signed [5:0] sext_ln107_fu_2899_p0;
wire  signed [7:0] sext_ln108_fu_2903_p1;
wire  signed [7:0] add_ln108_fu_2907_p2;
wire  signed [7:0] sext_ln108_2_fu_2917_p0;
wire  signed [7:0] add_ln108_4_fu_2921_p1;
wire  signed [8:0] sext_ln108_1_fu_2913_p1;
wire  signed [8:0] sext_ln108_2_fu_2917_p1;
wire  signed [5:0] sext_ln108_3_fu_2933_p0;
wire   [8:0] add_ln108_1_fu_2927_p2;
wire  signed [8:0] sext_ln108_3_fu_2933_p1;
wire   [8:0] add_ln108_2_fu_2937_p2;
wire  signed [7:0] sext_ln107_fu_2899_p1;
wire   [7:0] add_ln108_4_fu_2921_p2;
wire  signed [7:0] sext_ln115_fu_2965_p1;
wire  signed [7:0] add_ln115_fu_2969_p2;
wire  signed [7:0] sext_ln115_2_fu_2979_p0;
wire  signed [7:0] add_ln115_4_fu_2983_p1;
wire  signed [8:0] sext_ln115_1_fu_2975_p1;
wire  signed [8:0] sext_ln115_2_fu_2979_p1;
wire  signed [7:0] add_ln115_3_fu_2995_p0;
wire   [7:0] add_ln115_4_fu_2983_p2;
wire  signed [6:0] sext_ln121_fu_3001_p0;
wire  signed [8:0] sext_ln122_1_fu_3009_p1;
wire  signed [8:0] sext_ln122_fu_3005_p1;
wire   [8:0] add_ln122_fu_3013_p2;
wire  signed [8:0] sext_ln122_2_fu_3019_p1;
wire  signed [8:0] add_ln122_1_fu_3023_p2;
wire  signed [6:0] sext_ln122_4_fu_3033_p0;
wire  signed [9:0] sext_ln122_3_fu_3029_p1;
wire  signed [9:0] sext_ln122_4_fu_3033_p1;
wire   [9:0] add_ln122_2_fu_3037_p2;
wire  signed [7:0] sext_ln121_fu_3001_p1;
wire   [7:0] trunc_ln122_fu_3043_p1;
wire  signed [9:0] sext_ln94_2_fu_3079_p1;
wire  signed [9:0] sext_ln94_3_fu_3082_p1;
wire   [9:0] add_ln94_2_fu_3085_p2;
wire   [1:0] tmp_10_fu_3107_p4;
wire   [0:0] tmp_14_fu_3099_p3;
wire   [0:0] icmp_ln94_fu_3117_p2;
wire   [0:0] tmp_12_fu_3091_p3;
wire   [0:0] or_ln94_fu_3123_p2;
wire   [0:0] xor_ln94_fu_3129_p2;
wire   [0:0] icmp_ln94_1_fu_3147_p2;
wire   [0:0] xor_ln94_1_fu_3141_p2;
wire   [0:0] or_ln94_1_fu_3153_p2;
wire   [0:0] and_ln94_fu_3135_p2;
wire   [0:0] and_ln94_1_fu_3159_p2;
wire   [0:0] or_ln94_2_fu_3173_p2;
wire   [7:0] select_ln94_fu_3165_p3;
wire   [0:0] xor_ln101_fu_3187_p2;
wire   [0:0] and_ln101_fu_3192_p2;
wire   [0:0] xor_ln101_1_fu_3205_p2;
wire   [7:0] select_ln101_fu_3197_p3;
wire   [0:0] xor_ln108_fu_3217_p2;
wire   [0:0] and_ln108_fu_3222_p2;
wire   [0:0] xor_ln108_1_fu_3235_p2;
wire   [7:0] select_ln108_fu_3227_p3;
wire  signed [9:0] sext_ln115_3_fu_3247_p1;
wire  signed [9:0] sext_ln115_4_fu_3250_p1;
wire   [9:0] add_ln115_2_fu_3253_p2;
wire   [1:0] tmp_13_fu_3275_p4;
wire   [0:0] tmp_21_fu_3267_p3;
wire   [0:0] icmp_ln115_fu_3285_p2;
wire   [0:0] tmp_19_fu_3259_p3;
wire   [0:0] or_ln115_fu_3291_p2;
wire   [0:0] xor_ln115_fu_3297_p2;
wire   [0:0] icmp_ln115_1_fu_3315_p2;
wire   [0:0] xor_ln115_1_fu_3309_p2;
wire   [0:0] or_ln115_1_fu_3321_p2;
wire   [0:0] and_ln115_fu_3303_p2;
wire   [0:0] and_ln115_1_fu_3327_p2;
wire   [0:0] or_ln115_2_fu_3341_p2;
wire   [7:0] select_ln115_fu_3333_p3;
wire   [0:0] icmp_ln122_fu_3355_p2;
wire   [0:0] or_ln122_fu_3360_p2;
wire   [0:0] xor_ln122_fu_3365_p2;
wire   [0:0] icmp_ln122_1_fu_3381_p2;
wire   [0:0] xor_ln122_1_fu_3376_p2;
wire   [0:0] or_ln122_1_fu_3386_p2;
wire   [0:0] and_ln122_fu_3370_p2;
wire   [0:0] and_ln122_1_fu_3392_p2;
wire   [0:0] or_ln122_2_fu_3405_p2;
wire   [7:0] select_ln122_fu_3397_p3;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to7;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
end

KAN_lut_0_0_0_ROM_1P_LUTRAM_1R #(
    .DataWidth( 5 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
lut_0_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_0_0_address0),
    .ce0(lut_0_0_0_ce0_local),
    .q0(lut_0_0_0_q0)
);

KAN_lut_0_1_0_ROM_1P_LUTRAM_1R #(
    .DataWidth( 6 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
lut_0_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_1_0_address0),
    .ce0(lut_0_1_0_ce0_local),
    .q0(lut_0_1_0_q0)
);

KAN_lut_0_2_0_ROM_1P_LUTRAM_1R #(
    .DataWidth( 7 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
lut_0_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_2_0_address0),
    .ce0(lut_0_2_0_ce0_local),
    .q0(lut_0_2_0_q0)
);

KAN_lut_0_3_0_ROM_1P_LUTRAM_1R #(
    .DataWidth( 7 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
lut_0_3_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_3_0_address0),
    .ce0(lut_0_3_0_ce0_local),
    .q0(lut_0_3_0_q0)
);

KAN_lut_0_4_0_ROM_1P_LUTRAM_1R #(
    .DataWidth( 7 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
lut_0_4_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_4_0_address0),
    .ce0(lut_0_4_0_ce0_local),
    .q0(lut_0_4_0_q0)
);

KAN_lut_0_5_0_ROM_1P_LUTRAM_1R #(
    .DataWidth( 7 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
lut_0_5_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_5_0_address0),
    .ce0(lut_0_5_0_ce0_local),
    .q0(lut_0_5_0_q0)
);

KAN_lut_0_6_0_ROM_1P_LUTRAM_1R #(
    .DataWidth( 6 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
lut_0_6_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_6_0_address0),
    .ce0(lut_0_6_0_ce0_local),
    .q0(lut_0_6_0_q0)
);

KAN_lut_0_7_0_ROM_1P_LUTRAM_1R #(
    .DataWidth( 3 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
lut_0_7_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_7_0_address0),
    .ce0(lut_0_7_0_ce0_local),
    .q0(lut_0_7_0_q0)
);

KAN_lut_0_8_0_ROM_1P_LUTRAM_1R #(
    .DataWidth( 6 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
lut_0_8_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_8_0_address0),
    .ce0(lut_0_8_0_ce0_local),
    .q0(lut_0_8_0_q0)
);

KAN_lut_0_9_0_ROM_1P_LUTRAM_1R #(
    .DataWidth( 6 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
lut_0_9_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_9_0_address0),
    .ce0(lut_0_9_0_ce0_local),
    .q0(lut_0_9_0_q0)
);

KAN_lut_0_10_0_ROM_1P_LUTRAM_1R #(
    .DataWidth( 6 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
lut_0_10_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_10_0_address0),
    .ce0(lut_0_10_0_ce0_local),
    .q0(lut_0_10_0_q0)
);

KAN_lut_0_11_0_ROM_1P_LUTRAM_1R #(
    .DataWidth( 7 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
lut_0_11_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_11_0_address0),
    .ce0(lut_0_11_0_ce0_local),
    .q0(lut_0_11_0_q0)
);

KAN_lut_0_12_0_ROM_1P_LUTRAM_1R #(
    .DataWidth( 8 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
lut_0_12_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_12_0_address0),
    .ce0(lut_0_12_0_ce0_local),
    .q0(lut_0_12_0_q0)
);

KAN_lut_0_13_0_ROM_1P_LUTRAM_1R #(
    .DataWidth( 5 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
lut_0_13_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_13_0_address0),
    .ce0(lut_0_13_0_ce0_local),
    .q0(lut_0_13_0_q0)
);

KAN_lut_0_14_0_ROM_1P_LUTRAM_1R #(
    .DataWidth( 8 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
lut_0_14_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_14_0_address0),
    .ce0(lut_0_14_0_ce0_local),
    .q0(lut_0_14_0_q0)
);

KAN_lut_0_15_0_ROM_1P_LUTRAM_1R #(
    .DataWidth( 8 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
lut_0_15_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_15_0_address0),
    .ce0(lut_0_15_0_ce0_local),
    .q0(lut_0_15_0_q0)
);

KAN_lut_0_0_1_ROM_1P_LUTRAM_1R #(
    .DataWidth( 7 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
lut_0_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_0_1_address0),
    .ce0(lut_0_0_1_ce0_local),
    .q0(lut_0_0_1_q0)
);

KAN_lut_0_1_1_ROM_1P_LUTRAM_1R #(
    .DataWidth( 6 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
lut_0_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_1_1_address0),
    .ce0(lut_0_1_1_ce0_local),
    .q0(lut_0_1_1_q0)
);

KAN_lut_0_2_1_ROM_1P_LUTRAM_1R #(
    .DataWidth( 8 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
lut_0_2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_2_1_address0),
    .ce0(lut_0_2_1_ce0_local),
    .q0(lut_0_2_1_q0)
);

KAN_lut_0_3_1_ROM_1P_LUTRAM_1R #(
    .DataWidth( 8 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
lut_0_3_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_3_1_address0),
    .ce0(lut_0_3_1_ce0_local),
    .q0(lut_0_3_1_q0)
);

KAN_lut_0_4_1_ROM_1P_LUTRAM_1R #(
    .DataWidth( 5 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
lut_0_4_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_4_1_address0),
    .ce0(lut_0_4_1_ce0_local),
    .q0(lut_0_4_1_q0)
);

KAN_lut_0_5_1_ROM_1P_LUTRAM_1R #(
    .DataWidth( 4 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
lut_0_5_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_5_1_address0),
    .ce0(lut_0_5_1_ce0_local),
    .q0(lut_0_5_1_q0)
);

KAN_lut_0_6_1_ROM_1P_LUTRAM_1R #(
    .DataWidth( 4 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
lut_0_6_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_6_1_address0),
    .ce0(lut_0_6_1_ce0_local),
    .q0(lut_0_6_1_q0)
);

KAN_lut_0_7_1_ROM_1P_LUTRAM_1R #(
    .DataWidth( 5 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
lut_0_7_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_7_1_address0),
    .ce0(lut_0_7_1_ce0_local),
    .q0(lut_0_7_1_q0)
);

KAN_lut_0_8_1_ROM_1P_LUTRAM_1R #(
    .DataWidth( 4 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
lut_0_8_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_8_1_address0),
    .ce0(lut_0_8_1_ce0_local),
    .q0(lut_0_8_1_q0)
);

KAN_lut_0_9_1_ROM_1P_LUTRAM_1R #(
    .DataWidth( 3 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
lut_0_9_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_9_1_address0),
    .ce0(lut_0_9_1_ce0_local),
    .q0(lut_0_9_1_q0)
);

KAN_lut_0_10_1_ROM_1P_LUTRAM_1R #(
    .DataWidth( 7 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
lut_0_10_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_10_1_address0),
    .ce0(lut_0_10_1_ce0_local),
    .q0(lut_0_10_1_q0)
);

KAN_lut_0_11_1_ROM_1P_LUTRAM_1R #(
    .DataWidth( 6 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
lut_0_11_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_11_1_address0),
    .ce0(lut_0_11_1_ce0_local),
    .q0(lut_0_11_1_q0)
);

KAN_lut_0_12_1_ROM_1P_LUTRAM_1R #(
    .DataWidth( 5 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
lut_0_12_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_12_1_address0),
    .ce0(lut_0_12_1_ce0_local),
    .q0(lut_0_12_1_q0)
);

KAN_lut_0_13_1_ROM_1P_LUTRAM_1R #(
    .DataWidth( 5 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
lut_0_13_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_13_1_address0),
    .ce0(lut_0_13_1_ce0_local),
    .q0(lut_0_13_1_q0)
);

KAN_lut_0_14_1_ROM_1P_LUTRAM_1R #(
    .DataWidth( 8 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
lut_0_14_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_14_1_address0),
    .ce0(lut_0_14_1_ce0_local),
    .q0(lut_0_14_1_q0)
);

KAN_lut_0_15_1_ROM_1P_LUTRAM_1R #(
    .DataWidth( 6 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
lut_0_15_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_15_1_address0),
    .ce0(lut_0_15_1_ce0_local),
    .q0(lut_0_15_1_q0)
);

KAN_lut_0_0_2_ROM_1P_LUTRAM_1R #(
    .DataWidth( 5 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
lut_0_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_0_2_address0),
    .ce0(lut_0_0_2_ce0_local),
    .q0(lut_0_0_2_q0)
);

KAN_lut_0_1_2_ROM_1P_LUTRAM_1R #(
    .DataWidth( 6 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
lut_0_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_1_2_address0),
    .ce0(lut_0_1_2_ce0_local),
    .q0(lut_0_1_2_q0)
);

KAN_lut_0_2_2_ROM_1P_LUTRAM_1R #(
    .DataWidth( 6 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
lut_0_2_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_2_2_address0),
    .ce0(lut_0_2_2_ce0_local),
    .q0(lut_0_2_2_q0)
);

KAN_lut_0_3_2_ROM_1P_LUTRAM_1R #(
    .DataWidth( 8 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
lut_0_3_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_3_2_address0),
    .ce0(lut_0_3_2_ce0_local),
    .q0(lut_0_3_2_q0)
);

KAN_lut_0_4_2_ROM_1P_LUTRAM_1R #(
    .DataWidth( 8 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
lut_0_4_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_4_2_address0),
    .ce0(lut_0_4_2_ce0_local),
    .q0(lut_0_4_2_q0)
);

KAN_lut_0_5_2_ROM_1P_LUTRAM_1R #(
    .DataWidth( 5 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
lut_0_5_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_5_2_address0),
    .ce0(lut_0_5_2_ce0_local),
    .q0(lut_0_5_2_q0)
);

KAN_lut_0_6_2_ROM_1P_LUTRAM_1R #(
    .DataWidth( 6 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
lut_0_6_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_6_2_address0),
    .ce0(lut_0_6_2_ce0_local),
    .q0(lut_0_6_2_q0)
);

KAN_lut_0_7_2_ROM_1P_LUTRAM_1R #(
    .DataWidth( 6 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
lut_0_7_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_7_2_address0),
    .ce0(lut_0_7_2_ce0_local),
    .q0(lut_0_7_2_q0)
);

KAN_lut_0_8_2_ROM_1P_LUTRAM_1R #(
    .DataWidth( 1 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
lut_0_8_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_8_2_address0),
    .ce0(lut_0_8_2_ce0_local),
    .q0(lut_0_8_2_q0)
);

KAN_lut_0_9_2_ROM_1P_LUTRAM_1R #(
    .DataWidth( 5 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
lut_0_9_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_9_2_address0),
    .ce0(lut_0_9_2_ce0_local),
    .q0(lut_0_9_2_q0)
);

KAN_lut_0_10_2_ROM_1P_LUTRAM_1R #(
    .DataWidth( 7 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
lut_0_10_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_10_2_address0),
    .ce0(lut_0_10_2_ce0_local),
    .q0(lut_0_10_2_q0)
);

KAN_lut_0_11_2_ROM_1P_LUTRAM_1R #(
    .DataWidth( 6 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
lut_0_11_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_11_2_address0),
    .ce0(lut_0_11_2_ce0_local),
    .q0(lut_0_11_2_q0)
);

KAN_lut_0_12_2_ROM_1P_LUTRAM_1R #(
    .DataWidth( 4 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
lut_0_12_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_12_2_address0),
    .ce0(lut_0_12_2_ce0_local),
    .q0(lut_0_12_2_q0)
);

KAN_lut_0_13_2_ROM_1P_LUTRAM_1R #(
    .DataWidth( 3 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
lut_0_13_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_13_2_address0),
    .ce0(lut_0_13_2_ce0_local),
    .q0(lut_0_13_2_q0)
);

KAN_lut_0_14_2_ROM_1P_LUTRAM_1R #(
    .DataWidth( 6 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
lut_0_14_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_14_2_address0),
    .ce0(lut_0_14_2_ce0_local),
    .q0(lut_0_14_2_q0)
);

KAN_lut_0_15_2_ROM_1P_LUTRAM_1R #(
    .DataWidth( 8 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
lut_0_15_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_15_2_address0),
    .ce0(lut_0_15_2_ce0_local),
    .q0(lut_0_15_2_q0)
);

KAN_lut_0_0_3_ROM_1P_LUTRAM_1R #(
    .DataWidth( 7 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
lut_0_0_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_0_3_address0),
    .ce0(lut_0_0_3_ce0_local),
    .q0(lut_0_0_3_q0)
);

KAN_lut_0_1_3_ROM_1P_LUTRAM_1R #(
    .DataWidth( 7 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
lut_0_1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_1_3_address0),
    .ce0(lut_0_1_3_ce0_local),
    .q0(lut_0_1_3_q0)
);

KAN_lut_0_2_3_ROM_1P_LUTRAM_1R #(
    .DataWidth( 8 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
lut_0_2_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_2_3_address0),
    .ce0(lut_0_2_3_ce0_local),
    .q0(lut_0_2_3_q0)
);

KAN_lut_0_3_3_ROM_1P_LUTRAM_1R #(
    .DataWidth( 6 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
lut_0_3_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_3_3_address0),
    .ce0(lut_0_3_3_ce0_local),
    .q0(lut_0_3_3_q0)
);

KAN_lut_0_4_3_ROM_1P_LUTRAM_1R #(
    .DataWidth( 7 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
lut_0_4_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_4_3_address0),
    .ce0(lut_0_4_3_ce0_local),
    .q0(lut_0_4_3_q0)
);

KAN_lut_0_5_3_ROM_1P_LUTRAM_1R #(
    .DataWidth( 7 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
lut_0_5_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_5_3_address0),
    .ce0(lut_0_5_3_ce0_local),
    .q0(lut_0_5_3_q0)
);

KAN_lut_0_6_3_ROM_1P_LUTRAM_1R #(
    .DataWidth( 6 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
lut_0_6_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_6_3_address0),
    .ce0(lut_0_6_3_ce0_local),
    .q0(lut_0_6_3_q0)
);

KAN_lut_0_7_3_ROM_1P_LUTRAM_1R #(
    .DataWidth( 6 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
lut_0_7_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_7_3_address0),
    .ce0(lut_0_7_3_ce0_local),
    .q0(lut_0_7_3_q0)
);

KAN_lut_0_8_3_ROM_1P_LUTRAM_1R #(
    .DataWidth( 3 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
lut_0_8_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_8_3_address0),
    .ce0(lut_0_8_3_ce0_local),
    .q0(lut_0_8_3_q0)
);

KAN_lut_0_9_3_ROM_1P_LUTRAM_1R #(
    .DataWidth( 6 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
lut_0_9_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_9_3_address0),
    .ce0(lut_0_9_3_ce0_local),
    .q0(lut_0_9_3_q0)
);

KAN_lut_0_10_3_ROM_1P_LUTRAM_1R #(
    .DataWidth( 7 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
lut_0_10_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_10_3_address0),
    .ce0(lut_0_10_3_ce0_local),
    .q0(lut_0_10_3_q0)
);

KAN_lut_0_11_3_ROM_1P_LUTRAM_1R #(
    .DataWidth( 5 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
lut_0_11_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_11_3_address0),
    .ce0(lut_0_11_3_ce0_local),
    .q0(lut_0_11_3_q0)
);

KAN_lut_0_12_3_ROM_1P_LUTRAM_1R #(
    .DataWidth( 5 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
lut_0_12_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_12_3_address0),
    .ce0(lut_0_12_3_ce0_local),
    .q0(lut_0_12_3_q0)
);

KAN_lut_0_13_3_ROM_1P_LUTRAM_1R #(
    .DataWidth( 6 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
lut_0_13_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_13_3_address0),
    .ce0(lut_0_13_3_ce0_local),
    .q0(lut_0_13_3_q0)
);

KAN_lut_0_14_3_ROM_1P_LUTRAM_1R #(
    .DataWidth( 8 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
lut_0_14_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_14_3_address0),
    .ce0(lut_0_14_3_ce0_local),
    .q0(lut_0_14_3_q0)
);

KAN_lut_0_15_3_ROM_1P_LUTRAM_1R #(
    .DataWidth( 8 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
lut_0_15_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_0_15_3_address0),
    .ce0(lut_0_15_3_ce0_local),
    .q0(lut_0_15_3_q0)
);

KAN_lut_1_0_0_ROM_1P_LUTRAM_1R #(
    .DataWidth( 8 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_1_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_1_0_0_address0),
    .ce0(lut_1_0_0_ce0_local),
    .q0(lut_1_0_0_q0)
);

KAN_lut_1_1_0_ROM_1P_LUTRAM_1R #(
    .DataWidth( 8 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_1_1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_1_1_0_address0),
    .ce0(lut_1_1_0_ce0_local),
    .q0(lut_1_1_0_q0)
);

KAN_lut_1_2_0_ROM_1P_LUTRAM_1R #(
    .DataWidth( 8 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_1_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_1_2_0_address0),
    .ce0(lut_1_2_0_ce0_local),
    .q0(lut_1_2_0_q0)
);

KAN_lut_1_3_0_ROM_1P_LUTRAM_1R #(
    .DataWidth( 8 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_1_3_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_1_3_0_address0),
    .ce0(lut_1_3_0_ce0_local),
    .q0(lut_1_3_0_q0)
);

KAN_lut_1_0_1_ROM_1P_LUTRAM_1R #(
    .DataWidth( 8 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_1_0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_1_0_1_address0),
    .ce0(lut_1_0_1_ce0_local),
    .q0(lut_1_0_1_q0)
);

KAN_lut_1_1_1_ROM_1P_LUTRAM_1R #(
    .DataWidth( 7 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_1_1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_1_1_1_address0),
    .ce0(lut_1_1_1_ce0_local),
    .q0(lut_1_1_1_q0)
);

KAN_lut_1_2_1_ROM_1P_LUTRAM_1R #(
    .DataWidth( 7 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_1_2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_1_2_1_address0),
    .ce0(lut_1_2_1_ce0_local),
    .q0(lut_1_2_1_q0)
);

KAN_lut_1_3_1_ROM_1P_LUTRAM_1R #(
    .DataWidth( 7 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_1_3_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_1_3_1_address0),
    .ce0(lut_1_3_1_ce0_local),
    .q0(lut_1_3_1_q0)
);

KAN_lut_1_0_2_ROM_1P_LUTRAM_1R #(
    .DataWidth( 7 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_1_0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_1_0_2_address0),
    .ce0(lut_1_0_2_ce0_local),
    .q0(lut_1_0_2_q0)
);

KAN_lut_1_1_2_ROM_1P_LUTRAM_1R #(
    .DataWidth( 8 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_1_1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_1_1_2_address0),
    .ce0(lut_1_1_2_ce0_local),
    .q0(lut_1_1_2_q0)
);

KAN_lut_1_2_2_ROM_1P_LUTRAM_1R #(
    .DataWidth( 8 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_1_2_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_1_2_2_address0),
    .ce0(lut_1_2_2_ce0_local),
    .q0(lut_1_2_2_q0)
);

KAN_lut_1_3_2_ROM_1P_LUTRAM_1R #(
    .DataWidth( 6 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_1_3_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_1_3_2_address0),
    .ce0(lut_1_3_2_ce0_local),
    .q0(lut_1_3_2_q0)
);

KAN_lut_1_0_3_ROM_1P_LUTRAM_1R #(
    .DataWidth( 4 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_1_0_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_1_0_3_address0),
    .ce0(lut_1_0_3_ce0_local),
    .q0(lut_1_0_3_q0)
);

KAN_lut_1_1_3_ROM_1P_LUTRAM_1R #(
    .DataWidth( 8 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_1_1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_1_1_3_address0),
    .ce0(lut_1_1_3_ce0_local),
    .q0(lut_1_1_3_q0)
);

KAN_lut_1_2_3_ROM_1P_LUTRAM_1R #(
    .DataWidth( 8 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_1_2_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_1_2_3_address0),
    .ce0(lut_1_2_3_ce0_local),
    .q0(lut_1_2_3_q0)
);

KAN_lut_1_3_3_ROM_1P_LUTRAM_1R #(
    .DataWidth( 8 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_1_3_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_1_3_3_address0),
    .ce0(lut_1_3_3_ce0_local),
    .q0(lut_1_3_3_q0)
);

KAN_lut_1_0_4_ROM_1P_LUTRAM_1R #(
    .DataWidth( 8 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_1_0_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_1_0_4_address0),
    .ce0(lut_1_0_4_ce0_local),
    .q0(lut_1_0_4_q0)
);

KAN_lut_1_1_4_ROM_1P_LUTRAM_1R #(
    .DataWidth( 8 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_1_1_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_1_1_4_address0),
    .ce0(lut_1_1_4_ce0_local),
    .q0(lut_1_1_4_q0)
);

KAN_lut_1_2_4_ROM_1P_LUTRAM_1R #(
    .DataWidth( 8 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_1_2_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_1_2_4_address0),
    .ce0(lut_1_2_4_ce0_local),
    .q0(lut_1_2_4_q0)
);

KAN_lut_1_3_4_ROM_1P_LUTRAM_1R #(
    .DataWidth( 7 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
lut_1_3_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lut_1_3_4_address0),
    .ce0(lut_1_3_4_ce0_local),
    .q0(lut_1_3_4_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        act_0_10_0_reg_3839 <= lut_0_10_0_q0;
        act_0_10_2_reg_3874 <= lut_0_10_2_q0;
        act_0_5_0_reg_3719 <= lut_0_5_0_q0;
        act_0_6_0_reg_3724 <= lut_0_6_0_q0;
        act_0_6_2_reg_3779 <= lut_0_6_2_q0;
        act_0_7_0_reg_3729 <= lut_0_7_0_q0;
        act_0_7_1_reg_3754 <= lut_0_7_1_q0;
        act_0_7_2_reg_3784 <= lut_0_7_2_q0;
        act_0_7_3_reg_3809 <= lut_0_7_3_q0;
        act_0_8_0_reg_3734 <= lut_0_8_0_q0;
        act_0_8_1_reg_3759 <= lut_0_8_1_q0;
        act_0_8_2_reg_3789 <= lut_0_8_2_q0;
        act_0_8_3_reg_3814 <= lut_0_8_3_q0;
        act_0_9_0_reg_3834 <= lut_0_9_0_q0;
        act_1_3_0_reg_4181 <= lut_1_3_0_q0;
        act_1_3_3_reg_4230 <= lut_1_3_3_q0;
        add_ln101_3_reg_4202 <= add_ln101_3_fu_2885_p2;
        add_ln108_3_reg_4219 <= add_ln108_3_fu_2951_p2;
        add_ln115_1_reg_4235 <= add_ln115_1_fu_2989_p2;
        add_ln115_3_reg_4240 <= add_ln115_3_fu_2995_p2;
        add_ln122_3_reg_4251 <= add_ln122_3_fu_3055_p2;
        add_ln30_11_reg_3924 <= add_ln30_11_fu_2035_p2;
        add_ln30_3_reg_3749 <= add_ln30_3_fu_1697_p2;
        add_ln30_7_reg_3854 <= add_ln30_7_fu_1859_p2;
        add_ln49_11_reg_3944 <= add_ln49_11_fu_2054_p2;
        add_ln49_5_reg_3774 <= add_ln49_5_fu_1738_p2;
        add_ln49_9_reg_3869 <= add_ln49_9_fu_1896_p2;
        add_ln68_11_reg_3964 <= add_ln68_11_fu_2086_p2;
        add_ln68_4_reg_3804 <= add_ln68_4_fu_1769_p2;
        add_ln68_8_reg_3889 <= add_ln68_8_fu_1932_p2;
        add_ln87_11_reg_3984 <= add_ln87_11_fu_2105_p2;
        add_ln87_5_reg_3829 <= add_ln87_5_fu_1810_p2;
        add_ln87_9_reg_3904 <= add_ln87_9_fu_1973_p2;
        add_ln94_1_reg_4186 <= add_ln94_1_fu_2823_p2;
        add_ln94_3_reg_4191 <= add_ln94_3_fu_2829_p2;
        input_11_read_reg_3474_pp0_iter2_reg <= input_11_read_reg_3474_pp0_iter1_reg;
        input_12_read_reg_3479_pp0_iter2_reg <= input_12_read_reg_3479_pp0_iter1_reg;
        input_13_read_reg_3484_pp0_iter2_reg <= input_13_read_reg_3484_pp0_iter1_reg;
        input_13_read_reg_3484_pp0_iter3_reg <= input_13_read_reg_3484_pp0_iter2_reg;
        input_14_read_reg_3489_pp0_iter2_reg <= input_14_read_reg_3489_pp0_iter1_reg;
        input_14_read_reg_3489_pp0_iter3_reg <= input_14_read_reg_3489_pp0_iter2_reg;
        input_15_read_reg_3494_pp0_iter2_reg <= input_15_read_reg_3494_pp0_iter1_reg;
        input_15_read_reg_3494_pp0_iter3_reg <= input_15_read_reg_3494_pp0_iter2_reg;
        out_0_0_reg_3995 <= out_0_0_fu_2152_p2;
        out_0_1_reg_4018 <= out_0_1_fu_2221_p2;
        out_0_2_reg_4041 <= out_0_2_fu_2286_p2;
        out_0_3_reg_4064 <= out_0_3_fu_2355_p2;
        tmp_11_reg_4069 <= add_ln87_14_fu_2337_p2[32'd7];
        tmp_15_reg_4196 <= add_ln101_2_fu_2867_p2[32'd8];
        tmp_16_reg_4207 <= add_ln101_2_fu_2867_p2[32'd7];
        tmp_17_reg_4213 <= add_ln108_2_fu_2937_p2[32'd8];
        tmp_18_reg_4224 <= add_ln108_2_fu_2937_p2[32'd7];
        tmp_1_reg_4000 <= add_ln30_14_fu_2134_p2[32'd7];
        tmp_20_reg_4262 <= {{add_ln122_2_fu_3037_p2[9:8]}};
        tmp_22_reg_4245 <= add_ln122_2_fu_3037_p2[32'd9];
        tmp_24_reg_4256 <= add_ln122_2_fu_3037_p2[32'd7];
        tmp_2_reg_4006 <= {{add_ln30_14_fu_2134_p2[9:8]}};
        tmp_3_reg_4012 <= add_ln49_14_fu_2203_p2[32'd9];
        tmp_4_reg_4023 <= add_ln49_14_fu_2203_p2[32'd7];
        tmp_5_reg_4029 <= {{add_ln49_14_fu_2203_p2[9:8]}};
        tmp_6_reg_4035 <= add_ln68_14_fu_2268_p2[32'd9];
        tmp_7_reg_4046 <= add_ln68_14_fu_2268_p2[32'd7];
        tmp_8_reg_4052 <= {{add_ln68_14_fu_2268_p2[9:8]}};
        tmp_9_reg_4058 <= add_ln87_14_fu_2337_p2[32'd10];
        tmp_reg_3989 <= add_ln30_14_fu_2134_p2[32'd9];
        tmp_s_reg_4075 <= {{add_ln87_14_fu_2337_p2[10:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        act_0_2_0_reg_3574 <= lut_0_2_0_q0;
        act_0_3_0_reg_3579 <= lut_0_3_0_q0;
        act_0_3_1_reg_3614 <= lut_0_3_1_q0;
        act_0_3_2_reg_3649 <= lut_0_3_2_q0;
        act_0_3_3_reg_3684 <= lut_0_3_3_q0;
        act_0_4_0_reg_3584 <= lut_0_4_0_q0;
        act_0_4_1_reg_3619 <= lut_0_4_1_q0;
        act_0_4_2_reg_3654 <= lut_0_4_2_q0;
        act_0_4_3_reg_3689 <= lut_0_4_3_q0;
        add_ln30_reg_3609 <= add_ln30_fu_1581_p2;
        add_ln49_1_reg_3644 <= add_ln49_1_fu_1605_p2;
        add_ln68_1_reg_3679 <= add_ln68_1_fu_1629_p2;
        add_ln87_1_reg_3714 <= add_ln87_1_fu_1649_p2;
        input_10_read_reg_3469 <= input_10;
        input_10_read_reg_3469_pp0_iter1_reg <= input_10_read_reg_3469;
        input_11_read_reg_3474 <= input_11;
        input_11_read_reg_3474_pp0_iter1_reg <= input_11_read_reg_3474;
        input_12_read_reg_3479 <= input_12;
        input_12_read_reg_3479_pp0_iter1_reg <= input_12_read_reg_3479;
        input_13_read_reg_3484 <= input_13;
        input_13_read_reg_3484_pp0_iter1_reg <= input_13_read_reg_3484;
        input_14_read_reg_3489 <= input_14;
        input_14_read_reg_3489_pp0_iter1_reg <= input_14_read_reg_3489;
        input_15_read_reg_3494 <= input_15;
        input_15_read_reg_3494_pp0_iter1_reg <= input_15_read_reg_3494;
        input_5_read_reg_3444 <= input_5;
        input_6_read_reg_3449 <= input_6;
        input_7_read_reg_3454 <= input_7;
        input_8_read_reg_3459 <= input_8;
        input_9_read_reg_3464 <= input_9;
        input_9_read_reg_3464_pp0_iter1_reg <= input_9_read_reg_3464;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to7 = 1'b1;
    end else begin
        ap_idle_pp0_0to7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to7 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_0_0_ce0_local = 1'b1;
    end else begin
        lut_0_0_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_0_1_ce0_local = 1'b1;
    end else begin
        lut_0_0_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_0_2_ce0_local = 1'b1;
    end else begin
        lut_0_0_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_0_3_ce0_local = 1'b1;
    end else begin
        lut_0_0_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        lut_0_10_0_ce0_local = 1'b1;
    end else begin
        lut_0_10_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        lut_0_10_1_ce0_local = 1'b1;
    end else begin
        lut_0_10_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        lut_0_10_2_ce0_local = 1'b1;
    end else begin
        lut_0_10_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        lut_0_10_3_ce0_local = 1'b1;
    end else begin
        lut_0_10_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        lut_0_11_0_ce0_local = 1'b1;
    end else begin
        lut_0_11_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        lut_0_11_1_ce0_local = 1'b1;
    end else begin
        lut_0_11_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        lut_0_11_2_ce0_local = 1'b1;
    end else begin
        lut_0_11_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        lut_0_11_3_ce0_local = 1'b1;
    end else begin
        lut_0_11_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        lut_0_12_0_ce0_local = 1'b1;
    end else begin
        lut_0_12_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        lut_0_12_1_ce0_local = 1'b1;
    end else begin
        lut_0_12_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        lut_0_12_2_ce0_local = 1'b1;
    end else begin
        lut_0_12_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        lut_0_12_3_ce0_local = 1'b1;
    end else begin
        lut_0_12_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        lut_0_13_0_ce0_local = 1'b1;
    end else begin
        lut_0_13_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        lut_0_13_1_ce0_local = 1'b1;
    end else begin
        lut_0_13_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        lut_0_13_2_ce0_local = 1'b1;
    end else begin
        lut_0_13_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        lut_0_13_3_ce0_local = 1'b1;
    end else begin
        lut_0_13_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        lut_0_14_0_ce0_local = 1'b1;
    end else begin
        lut_0_14_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        lut_0_14_1_ce0_local = 1'b1;
    end else begin
        lut_0_14_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        lut_0_14_2_ce0_local = 1'b1;
    end else begin
        lut_0_14_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        lut_0_14_3_ce0_local = 1'b1;
    end else begin
        lut_0_14_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        lut_0_15_0_ce0_local = 1'b1;
    end else begin
        lut_0_15_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        lut_0_15_1_ce0_local = 1'b1;
    end else begin
        lut_0_15_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        lut_0_15_2_ce0_local = 1'b1;
    end else begin
        lut_0_15_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        lut_0_15_3_ce0_local = 1'b1;
    end else begin
        lut_0_15_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_1_0_ce0_local = 1'b1;
    end else begin
        lut_0_1_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_1_1_ce0_local = 1'b1;
    end else begin
        lut_0_1_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_1_2_ce0_local = 1'b1;
    end else begin
        lut_0_1_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_1_3_ce0_local = 1'b1;
    end else begin
        lut_0_1_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_2_0_ce0_local = 1'b1;
    end else begin
        lut_0_2_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_2_1_ce0_local = 1'b1;
    end else begin
        lut_0_2_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_2_2_ce0_local = 1'b1;
    end else begin
        lut_0_2_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_2_3_ce0_local = 1'b1;
    end else begin
        lut_0_2_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_3_0_ce0_local = 1'b1;
    end else begin
        lut_0_3_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_3_1_ce0_local = 1'b1;
    end else begin
        lut_0_3_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_3_2_ce0_local = 1'b1;
    end else begin
        lut_0_3_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_3_3_ce0_local = 1'b1;
    end else begin
        lut_0_3_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_4_0_ce0_local = 1'b1;
    end else begin
        lut_0_4_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_4_1_ce0_local = 1'b1;
    end else begin
        lut_0_4_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_4_2_ce0_local = 1'b1;
    end else begin
        lut_0_4_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_4_3_ce0_local = 1'b1;
    end else begin
        lut_0_4_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_5_0_ce0_local = 1'b1;
    end else begin
        lut_0_5_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_5_1_ce0_local = 1'b1;
    end else begin
        lut_0_5_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_5_2_ce0_local = 1'b1;
    end else begin
        lut_0_5_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_5_3_ce0_local = 1'b1;
    end else begin
        lut_0_5_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_6_0_ce0_local = 1'b1;
    end else begin
        lut_0_6_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_6_1_ce0_local = 1'b1;
    end else begin
        lut_0_6_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_6_2_ce0_local = 1'b1;
    end else begin
        lut_0_6_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_6_3_ce0_local = 1'b1;
    end else begin
        lut_0_6_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_7_0_ce0_local = 1'b1;
    end else begin
        lut_0_7_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_7_1_ce0_local = 1'b1;
    end else begin
        lut_0_7_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_7_2_ce0_local = 1'b1;
    end else begin
        lut_0_7_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_7_3_ce0_local = 1'b1;
    end else begin
        lut_0_7_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_8_0_ce0_local = 1'b1;
    end else begin
        lut_0_8_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_8_1_ce0_local = 1'b1;
    end else begin
        lut_0_8_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_8_2_ce0_local = 1'b1;
    end else begin
        lut_0_8_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lut_0_8_3_ce0_local = 1'b1;
    end else begin
        lut_0_8_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        lut_0_9_0_ce0_local = 1'b1;
    end else begin
        lut_0_9_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        lut_0_9_1_ce0_local = 1'b1;
    end else begin
        lut_0_9_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        lut_0_9_2_ce0_local = 1'b1;
    end else begin
        lut_0_9_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        lut_0_9_3_ce0_local = 1'b1;
    end else begin
        lut_0_9_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        lut_1_0_0_ce0_local = 1'b1;
    end else begin
        lut_1_0_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        lut_1_0_1_ce0_local = 1'b1;
    end else begin
        lut_1_0_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        lut_1_0_2_ce0_local = 1'b1;
    end else begin
        lut_1_0_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        lut_1_0_3_ce0_local = 1'b1;
    end else begin
        lut_1_0_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        lut_1_0_4_ce0_local = 1'b1;
    end else begin
        lut_1_0_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        lut_1_1_0_ce0_local = 1'b1;
    end else begin
        lut_1_1_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        lut_1_1_1_ce0_local = 1'b1;
    end else begin
        lut_1_1_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        lut_1_1_2_ce0_local = 1'b1;
    end else begin
        lut_1_1_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        lut_1_1_3_ce0_local = 1'b1;
    end else begin
        lut_1_1_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        lut_1_1_4_ce0_local = 1'b1;
    end else begin
        lut_1_1_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        lut_1_2_0_ce0_local = 1'b1;
    end else begin
        lut_1_2_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        lut_1_2_1_ce0_local = 1'b1;
    end else begin
        lut_1_2_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        lut_1_2_2_ce0_local = 1'b1;
    end else begin
        lut_1_2_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        lut_1_2_3_ce0_local = 1'b1;
    end else begin
        lut_1_2_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        lut_1_2_4_ce0_local = 1'b1;
    end else begin
        lut_1_2_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        lut_1_3_0_ce0_local = 1'b1;
    end else begin
        lut_1_3_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        lut_1_3_1_ce0_local = 1'b1;
    end else begin
        lut_1_3_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        lut_1_3_2_ce0_local = 1'b1;
    end else begin
        lut_1_3_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        lut_1_3_3_ce0_local = 1'b1;
    end else begin
        lut_1_3_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        lut_1_3_4_ce0_local = 1'b1;
    end else begin
        lut_1_3_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln101_1_fu_2857_p2 = ($signed(add_ln101_fu_2847_p2) + $signed(sext_ln101_2_fu_2853_p1));

assign add_ln101_2_fu_2867_p2 = ($signed(add_ln101_1_fu_2857_p2) + $signed(sext_ln101_3_fu_2863_p1));

assign add_ln101_3_fu_2885_p2 = ($signed(sext_ln100_fu_2835_p1) + $signed(trunc_ln101_fu_2873_p1));

assign add_ln101_fu_2847_p2 = ($signed(sext_ln101_1_fu_2843_p1) + $signed(sext_ln101_fu_2839_p1));

assign add_ln108_1_fu_2927_p2 = ($signed(sext_ln108_1_fu_2913_p1) + $signed(sext_ln108_2_fu_2917_p1));

assign add_ln108_2_fu_2937_p2 = ($signed(add_ln108_1_fu_2927_p2) + $signed(sext_ln108_3_fu_2933_p1));

assign add_ln108_3_fu_2951_p2 = ($signed(sext_ln107_fu_2899_p1) + $signed(add_ln108_4_fu_2921_p2));

assign add_ln108_4_fu_2921_p1 = lut_1_2_2_q0;

assign add_ln108_4_fu_2921_p2 = ($signed(add_ln108_fu_2907_p2) + $signed(add_ln108_4_fu_2921_p1));

assign add_ln108_fu_2907_p2 = ($signed(lut_1_1_2_q0) + $signed(sext_ln108_fu_2903_p1));

assign add_ln115_1_fu_2989_p2 = ($signed(sext_ln115_1_fu_2975_p1) + $signed(sext_ln115_2_fu_2979_p1));

assign add_ln115_2_fu_3253_p2 = ($signed(sext_ln115_3_fu_3247_p1) + $signed(sext_ln115_4_fu_3250_p1));

assign add_ln115_3_fu_2995_p0 = lut_1_3_3_q0;

assign add_ln115_3_fu_2995_p2 = ($signed(add_ln115_3_fu_2995_p0) + $signed(add_ln115_4_fu_2983_p2));

assign add_ln115_4_fu_2983_p1 = lut_1_2_3_q0;

assign add_ln115_4_fu_2983_p2 = ($signed(add_ln115_fu_2969_p2) + $signed(add_ln115_4_fu_2983_p1));

assign add_ln115_fu_2969_p2 = ($signed(lut_1_1_3_q0) + $signed(sext_ln115_fu_2965_p1));

assign add_ln122_1_fu_3023_p2 = ($signed(add_ln122_fu_3013_p2) + $signed(sext_ln122_2_fu_3019_p1));

assign add_ln122_2_fu_3037_p2 = ($signed(sext_ln122_3_fu_3029_p1) + $signed(sext_ln122_4_fu_3033_p1));

assign add_ln122_3_fu_3055_p2 = ($signed(sext_ln121_fu_3001_p1) + $signed(trunc_ln122_fu_3043_p1));

assign add_ln122_fu_3013_p2 = ($signed(sext_ln122_1_fu_3009_p1) + $signed(sext_ln122_fu_3005_p1));

assign add_ln30_10_fu_2025_p2 = ($signed(sext_ln30_13_fu_2017_p1) + $signed(sext_ln30_14_fu_2021_p1));

assign add_ln30_11_fu_2035_p2 = ($signed(add_ln30_10_fu_2025_p2) + $signed(sext_ln30_15_fu_2031_p1));

assign add_ln30_12_fu_2115_p2 = ($signed(add_ln30_11_reg_3924) + $signed(sext_ln30_16_fu_2111_p1));

assign add_ln30_13_fu_2124_p2 = ($signed(add_ln30_12_fu_2115_p2) + $signed(sext_ln30_17_fu_2120_p1));

assign add_ln30_14_fu_2134_p2 = ($signed(add_ln30_13_fu_2124_p2) + $signed(sext_ln30_18_fu_2130_p1));

assign add_ln30_1_fu_1675_p2 = ($signed(sext_ln30_2_fu_1669_p1) + $signed(sext_ln30_3_fu_1672_p1));

assign add_ln30_2_fu_1684_p2 = ($signed(add_ln30_1_fu_1675_p2) + $signed(sext_ln30_4_fu_1681_p1));

assign add_ln30_3_fu_1697_p2 = ($signed(sext_ln30_5_fu_1690_p1) + $signed(sext_ln30_6_fu_1694_p1));

assign add_ln30_4_fu_1833_p2 = ($signed(add_ln30_3_reg_3749) + $signed(sext_ln30_7_fu_1830_p1));

assign add_ln30_5_fu_1841_p2 = ($signed(add_ln30_4_fu_1833_p2) + $signed(sext_ln30_8_fu_1838_p1));

assign add_ln30_6_fu_1850_p2 = ($signed(add_ln30_5_fu_1841_p2) + $signed(sext_ln30_9_fu_1847_p1));

assign add_ln30_7_fu_1859_p2 = ($signed(add_ln30_6_fu_1850_p2) + $signed(sext_ln30_10_fu_1856_p1));

assign add_ln30_8_fu_2003_p2 = ($signed(add_ln30_7_reg_3854) + $signed(sext_ln30_11_fu_2000_p1));

assign add_ln30_9_fu_2011_p2 = ($signed(add_ln30_8_fu_2003_p2) + $signed(sext_ln30_12_fu_2008_p1));

assign add_ln30_fu_1581_p2 = ($signed(sext_ln30_1_fu_1577_p1) + $signed(sext_ln30_fu_1573_p1));

assign add_ln49_10_fu_2045_p2 = ($signed(add_ln49_9_reg_3869) + $signed(sext_ln49_12_fu_2041_p1));

assign add_ln49_11_fu_2054_p2 = ($signed(add_ln49_10_fu_2045_p2) + $signed(sext_ln49_13_fu_2050_p1));

assign add_ln49_12_fu_2184_p2 = ($signed(add_ln49_11_reg_3944) + $signed(sext_ln49_14_fu_2180_p1));

assign add_ln49_13_fu_2193_p2 = ($signed(add_ln49_12_fu_2184_p2) + $signed(sext_ln49_15_fu_2189_p1));

assign add_ln49_14_fu_2203_p2 = ($signed(add_ln49_13_fu_2193_p2) + $signed(sext_ln49_16_fu_2199_p1));

assign add_ln49_1_fu_1605_p2 = ($signed(sext_ln49_1_fu_1597_p1) + $signed(sext_ln49_2_fu_1601_p1));

assign add_ln49_2_fu_1709_p2 = ($signed(sext_ln49_3_fu_1703_p1) + $signed(sext_ln49_4_fu_1706_p1));

assign add_ln49_3_fu_1718_p2 = ($signed(add_ln49_2_fu_1709_p2) + $signed(sext_ln49_5_fu_1715_p1));

assign add_ln49_4_fu_1728_p2 = ($signed(add_ln49_3_fu_1718_p2) + $signed(sext_ln49_6_fu_1724_p1));

assign add_ln49_5_fu_1738_p2 = ($signed(add_ln49_4_fu_1728_p2) + $signed(sext_ln49_7_fu_1734_p1));

assign add_ln49_6_fu_1868_p2 = ($signed(add_ln49_5_reg_3774) + $signed(sext_ln49_8_fu_1865_p1));

assign add_ln49_7_fu_1876_p2 = ($signed(add_ln49_6_fu_1868_p2) + $signed(sext_ln49_9_fu_1873_p1));

assign add_ln49_8_fu_1886_p2 = ($signed(add_ln49_7_fu_1876_p2) + $signed(sext_ln49_10_fu_1882_p1));

assign add_ln49_9_fu_1896_p2 = ($signed(add_ln49_8_fu_1886_p2) + $signed(sext_ln49_11_fu_1892_p1));

assign add_ln49_fu_1591_p2 = ($signed(sext_ln49_fu_1587_p1) + $signed(lut_0_0_1_q0));

assign add_ln68_10_fu_2076_p2 = ($signed(add_ln68_9_fu_2066_p2) + $signed(sext_ln68_12_fu_2072_p1));

assign add_ln68_11_fu_2086_p2 = ($signed(add_ln68_10_fu_2076_p2) + $signed(sext_ln68_13_fu_2082_p1));

assign add_ln68_12_fu_2249_p2 = ($signed(add_ln68_11_reg_3964) + $signed(sext_ln68_14_fu_2245_p1));

assign add_ln68_13_fu_2258_p2 = ($signed(add_ln68_12_fu_2249_p2) + $signed(sext_ln68_15_fu_2254_p1));

assign add_ln68_14_fu_2268_p2 = ($signed(add_ln68_13_fu_2258_p2) + $signed(sext_ln68_16_fu_2264_p1));

assign add_ln68_1_fu_1629_p2 = ($signed(sext_ln68_1_fu_1621_p1) + $signed(sext_ln68_2_fu_1625_p1));

assign add_ln68_2_fu_1750_p2 = ($signed(sext_ln68_3_fu_1744_p1) + $signed(sext_ln68_4_fu_1747_p1));

assign add_ln68_3_fu_1759_p2 = ($signed(add_ln68_2_fu_1750_p2) + $signed(sext_ln68_5_fu_1756_p1));

assign add_ln68_4_fu_1769_p2 = ($signed(add_ln68_3_fu_1759_p2) + $signed(sext_ln68_6_fu_1765_p1));

assign add_ln68_5_fu_1905_p2 = ($signed(add_ln68_4_reg_3804) + $signed(sext_ln68_7_fu_1902_p1));

assign add_ln68_6_fu_1913_p2 = ($signed(add_ln68_5_fu_1905_p2) + $signed(sext_ln68_8_fu_1910_p1));

assign add_ln68_7_fu_1922_p2 = (add_ln68_6_fu_1913_p2 + zext_ln68_fu_1919_p1);

assign add_ln68_8_fu_1932_p2 = ($signed(add_ln68_7_fu_1922_p2) + $signed(sext_ln68_9_fu_1928_p1));

assign add_ln68_9_fu_2066_p2 = ($signed(sext_ln68_10_fu_2060_p1) + $signed(sext_ln68_11_fu_2063_p1));

assign add_ln68_fu_1615_p2 = ($signed(lut_0_1_2_q0) + $signed(sext_ln68_fu_1611_p1));

assign add_ln87_10_fu_2096_p2 = ($signed(add_ln87_9_reg_3904) + $signed(sext_ln87_12_fu_2092_p1));

assign add_ln87_11_fu_2105_p2 = ($signed(add_ln87_10_fu_2096_p2) + $signed(sext_ln87_13_fu_2101_p1));

assign add_ln87_12_fu_2314_p2 = ($signed(add_ln87_11_reg_3984) + $signed(sext_ln87_14_fu_2310_p1));

assign add_ln87_13_fu_2323_p2 = ($signed(add_ln87_12_fu_2314_p2) + $signed(sext_ln87_15_fu_2319_p1));

assign add_ln87_14_fu_2337_p2 = ($signed(sext_ln87_16_fu_2329_p1) + $signed(sext_ln87_17_fu_2333_p1));

assign add_ln87_1_fu_1649_p2 = (add_ln87_fu_1643_p2 + lut_0_2_3_q0);

assign add_ln87_2_fu_1781_p2 = ($signed(sext_ln87_2_fu_1775_p1) + $signed(sext_ln87_3_fu_1778_p1));

assign add_ln87_3_fu_1790_p2 = ($signed(add_ln87_2_fu_1781_p2) + $signed(sext_ln87_4_fu_1787_p1));

assign add_ln87_4_fu_1800_p2 = ($signed(add_ln87_3_fu_1790_p2) + $signed(sext_ln87_5_fu_1796_p1));

assign add_ln87_5_fu_1810_p2 = ($signed(add_ln87_4_fu_1800_p2) + $signed(sext_ln87_6_fu_1806_p1));

assign add_ln87_6_fu_1941_p2 = ($signed(add_ln87_5_reg_3829) + $signed(sext_ln87_7_fu_1938_p1));

assign add_ln87_7_fu_1949_p2 = ($signed(add_ln87_6_fu_1941_p2) + $signed(sext_ln87_8_fu_1946_p1));

assign add_ln87_8_fu_1963_p2 = ($signed(sext_ln87_9_fu_1955_p1) + $signed(sext_ln87_10_fu_1959_p1));

assign add_ln87_9_fu_1973_p2 = ($signed(add_ln87_8_fu_1963_p2) + $signed(sext_ln87_11_fu_1969_p1));

assign add_ln87_fu_1643_p2 = ($signed(sext_ln87_1_fu_1639_p1) + $signed(sext_ln87_fu_1635_p1));

assign add_ln94_1_fu_2823_p2 = ($signed(sext_ln94_fu_2809_p1) + $signed(sext_ln94_1_fu_2813_p1));

assign add_ln94_2_fu_3085_p2 = ($signed(sext_ln94_2_fu_3079_p1) + $signed(sext_ln94_3_fu_3082_p1));

assign add_ln94_3_fu_2829_p0 = lut_1_3_0_q0;

assign add_ln94_3_fu_2829_p2 = ($signed(add_ln94_3_fu_2829_p0) + $signed(add_ln94_4_fu_2817_p2));

assign add_ln94_4_fu_2817_p1 = lut_1_2_0_q0;

assign add_ln94_4_fu_2817_p2 = ($signed(add_ln94_fu_2803_p2) + $signed(add_ln94_4_fu_2817_p1));

assign add_ln94_fu_2803_p2 = (lut_1_1_0_q0 + lut_1_0_0_q0);

assign and_ln101_fu_3192_p2 = (xor_ln101_fu_3187_p2 & tmp_16_reg_4207);

assign and_ln108_fu_3222_p2 = (xor_ln108_fu_3217_p2 & tmp_18_reg_4224);

assign and_ln115_1_fu_3327_p2 = (tmp_19_fu_3259_p3 & or_ln115_1_fu_3321_p2);

assign and_ln115_fu_3303_p2 = (xor_ln115_fu_3297_p2 & or_ln115_fu_3291_p2);

assign and_ln122_1_fu_3392_p2 = (tmp_22_reg_4245 & or_ln122_1_fu_3386_p2);

assign and_ln122_fu_3370_p2 = (xor_ln122_fu_3365_p2 & or_ln122_fu_3360_p2);

assign and_ln30_1_fu_2416_p2 = (tmp_reg_3989 & or_ln30_1_fu_2410_p2);

assign and_ln30_fu_2394_p2 = (xor_ln30_fu_2389_p2 & or_ln30_fu_2384_p2);

assign and_ln49_1_fu_2479_p2 = (tmp_3_reg_4012 & or_ln49_1_fu_2473_p2);

assign and_ln49_fu_2457_p2 = (xor_ln49_fu_2452_p2 & or_ln49_fu_2447_p2);

assign and_ln68_1_fu_2542_p2 = (tmp_6_reg_4035 & or_ln68_1_fu_2536_p2);

assign and_ln68_fu_2520_p2 = (xor_ln68_fu_2515_p2 & or_ln68_fu_2510_p2);

assign and_ln87_1_fu_2605_p2 = (tmp_9_reg_4058 & or_ln87_1_fu_2599_p2);

assign and_ln87_fu_2583_p2 = (xor_ln87_fu_2578_p2 & or_ln87_fu_2573_p2);

assign and_ln94_1_fu_3159_p2 = (tmp_12_fu_3091_p3 & or_ln94_1_fu_3153_p2);

assign and_ln94_fu_3135_p2 = (xor_ln94_fu_3129_p2 & or_ln94_fu_3123_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign bit_sel1_fu_2717_p3 = out_0_2_1_fu_2561_p3[8'd7];

assign bit_sel4_fu_2674_p3 = out_0_1_1_fu_2498_p3[8'd7];

assign bit_sel7_fu_2631_p3 = out_0_0_1_fu_2435_p3[8'd7];

assign bit_sel_fu_2760_p3 = out_0_3_1_fu_2624_p3[8'd7];

assign icmp_ln115_1_fu_3315_p2 = ((tmp_13_fu_3275_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln115_fu_3285_p2 = ((tmp_13_fu_3275_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln122_1_fu_3381_p2 = ((tmp_20_reg_4262 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln122_fu_3355_p2 = ((tmp_20_reg_4262 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln30_1_fu_2405_p2 = ((tmp_2_reg_4006 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln30_fu_2379_p2 = ((tmp_2_reg_4006 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln49_1_fu_2468_p2 = ((tmp_5_reg_4029 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln49_fu_2442_p2 = ((tmp_5_reg_4029 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln68_1_fu_2531_p2 = ((tmp_8_reg_4052 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln68_fu_2505_p2 = ((tmp_8_reg_4052 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln87_1_fu_2594_p2 = ((tmp_s_reg_4075 != 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln87_fu_2568_p2 = ((tmp_s_reg_4075 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln94_1_fu_3147_p2 = ((tmp_10_fu_3107_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln94_fu_3117_p2 = ((tmp_10_fu_3107_p4 != 2'd0) ? 1'b1 : 1'b0);

assign idx_1_fu_2657_p3 = ((bit_sel7_fu_2631_p3[0:0] == 1'b1) ? idx_fu_2649_p3 : 8'd127);

assign idx_2_fu_2692_p3 = {{xor_ln35_fu_2682_p2}, {trunc_ln35_fu_2688_p1}};

assign idx_3_fu_2700_p3 = ((bit_sel4_fu_2674_p3[0:0] == 1'b1) ? idx_2_fu_2692_p3 : 8'd127);

assign idx_4_fu_2735_p3 = {{xor_ln65_fu_2725_p2}, {trunc_ln65_fu_2731_p1}};

assign idx_5_fu_2743_p3 = ((bit_sel1_fu_2717_p3[0:0] == 1'b1) ? idx_4_fu_2735_p3 : 8'd127);

assign idx_6_fu_2778_p3 = {{xor_ln95_fu_2768_p2}, {trunc_ln95_fu_2774_p1}};

assign idx_7_fu_2786_p3 = ((bit_sel_fu_2760_p3[0:0] == 1'b1) ? idx_6_fu_2778_p3 : 8'd127);

assign idx_fu_2649_p3 = {{xor_ln5_fu_2639_p2}, {trunc_ln5_fu_2645_p1}};

assign lut_0_0_0_address0 = zext_ln5_fu_1505_p1;

assign lut_0_0_1_address0 = zext_ln5_fu_1505_p1;

assign lut_0_0_2_address0 = zext_ln5_fu_1505_p1;

assign lut_0_0_3_address0 = zext_ln5_fu_1505_p1;

assign lut_0_10_0_address0 = zext_ln205_fu_1662_p1;

assign lut_0_10_1_address0 = zext_ln205_fu_1662_p1;

assign lut_0_10_2_address0 = zext_ln205_fu_1662_p1;

assign lut_0_10_3_address0 = zext_ln205_fu_1662_p1;

assign lut_0_11_0_address0 = zext_ln225_fu_1816_p1;

assign lut_0_11_1_address0 = zext_ln225_fu_1816_p1;

assign lut_0_11_2_address0 = zext_ln225_fu_1816_p1;

assign lut_0_11_3_address0 = zext_ln225_fu_1816_p1;

assign lut_0_12_0_address0 = zext_ln245_fu_1823_p1;

assign lut_0_12_1_address0 = zext_ln245_fu_1823_p1;

assign lut_0_12_2_address0 = zext_ln245_fu_1823_p1;

assign lut_0_12_3_address0 = zext_ln245_fu_1823_p1;

assign lut_0_13_0_address0 = zext_ln265_fu_1979_p1;

assign lut_0_13_1_address0 = zext_ln265_fu_1979_p1;

assign lut_0_13_2_address0 = zext_ln265_fu_1979_p1;

assign lut_0_13_3_address0 = zext_ln265_fu_1979_p1;

assign lut_0_14_0_address0 = zext_ln285_fu_1986_p1;

assign lut_0_14_1_address0 = zext_ln285_fu_1986_p1;

assign lut_0_14_2_address0 = zext_ln285_fu_1986_p1;

assign lut_0_14_3_address0 = zext_ln285_fu_1986_p1;

assign lut_0_15_0_address0 = zext_ln305_fu_1993_p1;

assign lut_0_15_1_address0 = zext_ln305_fu_1993_p1;

assign lut_0_15_2_address0 = zext_ln305_fu_1993_p1;

assign lut_0_15_3_address0 = zext_ln305_fu_1993_p1;

assign lut_0_1_0_address0 = zext_ln25_fu_1513_p1;

assign lut_0_1_1_address0 = zext_ln25_fu_1513_p1;

assign lut_0_1_2_address0 = zext_ln25_fu_1513_p1;

assign lut_0_1_3_address0 = zext_ln25_fu_1513_p1;

assign lut_0_2_0_address0 = zext_ln45_fu_1521_p1;

assign lut_0_2_1_address0 = zext_ln45_fu_1521_p1;

assign lut_0_2_2_address0 = zext_ln45_fu_1521_p1;

assign lut_0_2_3_address0 = zext_ln45_fu_1521_p1;

assign lut_0_3_0_address0 = zext_ln65_fu_1529_p1;

assign lut_0_3_1_address0 = zext_ln65_fu_1529_p1;

assign lut_0_3_2_address0 = zext_ln65_fu_1529_p1;

assign lut_0_3_3_address0 = zext_ln65_fu_1529_p1;

assign lut_0_4_0_address0 = zext_ln85_fu_1537_p1;

assign lut_0_4_1_address0 = zext_ln85_fu_1537_p1;

assign lut_0_4_2_address0 = zext_ln85_fu_1537_p1;

assign lut_0_4_3_address0 = zext_ln85_fu_1537_p1;

assign lut_0_5_0_address0 = zext_ln105_fu_1545_p1;

assign lut_0_5_1_address0 = zext_ln105_fu_1545_p1;

assign lut_0_5_2_address0 = zext_ln105_fu_1545_p1;

assign lut_0_5_3_address0 = zext_ln105_fu_1545_p1;

assign lut_0_6_0_address0 = zext_ln125_fu_1552_p1;

assign lut_0_6_1_address0 = zext_ln125_fu_1552_p1;

assign lut_0_6_2_address0 = zext_ln125_fu_1552_p1;

assign lut_0_6_3_address0 = zext_ln125_fu_1552_p1;

assign lut_0_7_0_address0 = zext_ln145_fu_1559_p1;

assign lut_0_7_1_address0 = zext_ln145_fu_1559_p1;

assign lut_0_7_2_address0 = zext_ln145_fu_1559_p1;

assign lut_0_7_3_address0 = zext_ln145_fu_1559_p1;

assign lut_0_8_0_address0 = zext_ln165_fu_1566_p1;

assign lut_0_8_1_address0 = zext_ln165_fu_1566_p1;

assign lut_0_8_2_address0 = zext_ln165_fu_1566_p1;

assign lut_0_8_3_address0 = zext_ln165_fu_1566_p1;

assign lut_0_9_0_address0 = zext_ln185_fu_1655_p1;

assign lut_0_9_1_address0 = zext_ln185_fu_1655_p1;

assign lut_0_9_2_address0 = zext_ln185_fu_1655_p1;

assign lut_0_9_3_address0 = zext_ln185_fu_1655_p1;

assign lut_1_0_0_address0 = sext_ln6_fu_2665_p1;

assign lut_1_0_1_address0 = sext_ln6_fu_2665_p1;

assign lut_1_0_2_address0 = sext_ln6_fu_2665_p1;

assign lut_1_0_3_address0 = sext_ln6_fu_2665_p1;

assign lut_1_0_4_address0 = sext_ln6_fu_2665_p1;

assign lut_1_1_0_address0 = sext_ln36_fu_2708_p1;

assign lut_1_1_1_address0 = sext_ln36_fu_2708_p1;

assign lut_1_1_2_address0 = sext_ln36_fu_2708_p1;

assign lut_1_1_3_address0 = sext_ln36_fu_2708_p1;

assign lut_1_1_4_address0 = sext_ln36_fu_2708_p1;

assign lut_1_2_0_address0 = sext_ln66_fu_2751_p1;

assign lut_1_2_1_address0 = sext_ln66_fu_2751_p1;

assign lut_1_2_2_address0 = sext_ln66_fu_2751_p1;

assign lut_1_2_3_address0 = sext_ln66_fu_2751_p1;

assign lut_1_2_4_address0 = sext_ln66_fu_2751_p1;

assign lut_1_3_0_address0 = sext_ln96_fu_2794_p1;

assign lut_1_3_1_address0 = sext_ln96_fu_2794_p1;

assign lut_1_3_2_address0 = sext_ln96_fu_2794_p1;

assign lut_1_3_3_address0 = sext_ln96_fu_2794_p1;

assign lut_1_3_4_address0 = sext_ln96_fu_2794_p1;

assign or_ln115_1_fu_3321_p2 = (xor_ln115_1_fu_3309_p2 | icmp_ln115_1_fu_3315_p2);

assign or_ln115_2_fu_3341_p2 = (and_ln115_fu_3303_p2 | and_ln115_1_fu_3327_p2);

assign or_ln115_fu_3291_p2 = (tmp_21_fu_3267_p3 | icmp_ln115_fu_3285_p2);

assign or_ln122_1_fu_3386_p2 = (xor_ln122_1_fu_3376_p2 | icmp_ln122_1_fu_3381_p2);

assign or_ln122_2_fu_3405_p2 = (and_ln122_fu_3370_p2 | and_ln122_1_fu_3392_p2);

assign or_ln122_fu_3360_p2 = (tmp_24_reg_4256 | icmp_ln122_fu_3355_p2);

assign or_ln30_1_fu_2410_p2 = (xor_ln30_1_fu_2400_p2 | icmp_ln30_1_fu_2405_p2);

assign or_ln30_2_fu_2429_p2 = (and_ln30_fu_2394_p2 | and_ln30_1_fu_2416_p2);

assign or_ln30_fu_2384_p2 = (tmp_1_reg_4000 | icmp_ln30_fu_2379_p2);

assign or_ln49_1_fu_2473_p2 = (xor_ln49_1_fu_2463_p2 | icmp_ln49_1_fu_2468_p2);

assign or_ln49_2_fu_2492_p2 = (and_ln49_fu_2457_p2 | and_ln49_1_fu_2479_p2);

assign or_ln49_fu_2447_p2 = (tmp_4_reg_4023 | icmp_ln49_fu_2442_p2);

assign or_ln68_1_fu_2536_p2 = (xor_ln68_1_fu_2526_p2 | icmp_ln68_1_fu_2531_p2);

assign or_ln68_2_fu_2555_p2 = (and_ln68_fu_2520_p2 | and_ln68_1_fu_2542_p2);

assign or_ln68_fu_2510_p2 = (tmp_7_reg_4046 | icmp_ln68_fu_2505_p2);

assign or_ln87_1_fu_2599_p2 = (xor_ln87_1_fu_2589_p2 | icmp_ln87_1_fu_2594_p2);

assign or_ln87_2_fu_2618_p2 = (and_ln87_fu_2583_p2 | and_ln87_1_fu_2605_p2);

assign or_ln87_fu_2573_p2 = (tmp_11_reg_4069 | icmp_ln87_fu_2568_p2);

assign or_ln94_1_fu_3153_p2 = (xor_ln94_1_fu_3141_p2 | icmp_ln94_1_fu_3147_p2);

assign or_ln94_2_fu_3173_p2 = (and_ln94_fu_3135_p2 | and_ln94_1_fu_3159_p2);

assign or_ln94_fu_3123_p2 = (tmp_14_fu_3099_p3 | icmp_ln94_fu_3117_p2);

assign out_0_0_1_fu_2435_p3 = ((or_ln30_2_fu_2429_p2[0:0] == 1'b1) ? select_ln30_fu_2421_p3 : out_0_0_reg_3995);

assign out_0_0_fu_2152_p0 = lut_0_15_0_q0;

assign out_0_0_fu_2152_p2 = ($signed(out_0_0_fu_2152_p0) + $signed(trunc_ln30_fu_2140_p1));

assign out_0_1_1_fu_2498_p3 = ((or_ln49_2_fu_2492_p2[0:0] == 1'b1) ? select_ln49_fu_2484_p3 : out_0_1_reg_4018);

assign out_0_1_fu_2221_p2 = ($signed(sext_ln48_fu_2176_p1) + $signed(trunc_ln49_fu_2209_p1));

assign out_0_2_1_fu_2561_p3 = ((or_ln68_2_fu_2555_p2[0:0] == 1'b1) ? select_ln68_fu_2547_p3 : out_0_2_reg_4041);

assign out_0_2_fu_2286_p0 = lut_0_15_2_q0;

assign out_0_2_fu_2286_p2 = ($signed(out_0_2_fu_2286_p0) + $signed(trunc_ln68_fu_2274_p1));

assign out_0_3_1_fu_2624_p3 = ((or_ln87_2_fu_2618_p2[0:0] == 1'b1) ? select_ln87_fu_2610_p3 : out_0_3_reg_4064);

assign out_0_3_fu_2355_p0 = lut_0_15_3_q0;

assign out_0_3_fu_2355_p2 = ($signed(out_0_3_fu_2355_p0) + $signed(trunc_ln87_fu_2343_p1));

assign output_0 = ((or_ln94_2_fu_3173_p2[0:0] == 1'b1) ? select_ln94_fu_3165_p3 : add_ln94_3_reg_4191);

assign output_1 = ((xor_ln101_1_fu_3205_p2[0:0] == 1'b1) ? select_ln101_fu_3197_p3 : add_ln101_3_reg_4202);

assign output_2 = ((xor_ln108_1_fu_3235_p2[0:0] == 1'b1) ? select_ln108_fu_3227_p3 : add_ln108_3_reg_4219);

assign output_3 = ((or_ln115_2_fu_3341_p2[0:0] == 1'b1) ? select_ln115_fu_3333_p3 : add_ln115_3_reg_4240);

assign output_4 = ((or_ln122_2_fu_3405_p2[0:0] == 1'b1) ? select_ln122_fu_3397_p3 : add_ln122_3_reg_4251);

assign select_ln101_fu_3197_p3 = ((and_ln101_fu_3192_p2[0:0] == 1'b1) ? 8'd127 : 8'd128);

assign select_ln108_fu_3227_p3 = ((and_ln108_fu_3222_p2[0:0] == 1'b1) ? 8'd127 : 8'd128);

assign select_ln115_fu_3333_p3 = ((and_ln115_fu_3303_p2[0:0] == 1'b1) ? 8'd127 : 8'd128);

assign select_ln122_fu_3397_p3 = ((and_ln122_fu_3370_p2[0:0] == 1'b1) ? 8'd127 : 8'd128);

assign select_ln30_fu_2421_p3 = ((and_ln30_fu_2394_p2[0:0] == 1'b1) ? 8'd127 : 8'd128);

assign select_ln49_fu_2484_p3 = ((and_ln49_fu_2457_p2[0:0] == 1'b1) ? 8'd127 : 8'd128);

assign select_ln68_fu_2547_p3 = ((and_ln68_fu_2520_p2[0:0] == 1'b1) ? 8'd127 : 8'd128);

assign select_ln87_fu_2610_p3 = ((and_ln87_fu_2583_p2[0:0] == 1'b1) ? 8'd127 : 8'd128);

assign select_ln94_fu_3165_p3 = ((and_ln94_fu_3135_p2[0:0] == 1'b1) ? 8'd127 : 8'd128);

assign sext_ln100_fu_2835_p0 = lut_1_3_1_q0;

assign sext_ln100_fu_2835_p1 = sext_ln100_fu_2835_p0;

assign sext_ln101_1_fu_2843_p1 = $signed(lut_1_1_1_q0);

assign sext_ln101_2_fu_2853_p1 = $signed(lut_1_2_1_q0);

assign sext_ln101_3_fu_2863_p0 = lut_1_3_1_q0;

assign sext_ln101_3_fu_2863_p1 = sext_ln101_3_fu_2863_p0;

assign sext_ln101_fu_2839_p1 = $signed(lut_1_0_1_q0);

assign sext_ln107_fu_2899_p0 = lut_1_3_2_q0;

assign sext_ln107_fu_2899_p1 = sext_ln107_fu_2899_p0;

assign sext_ln108_1_fu_2913_p1 = add_ln108_fu_2907_p2;

assign sext_ln108_2_fu_2917_p0 = lut_1_2_2_q0;

assign sext_ln108_2_fu_2917_p1 = sext_ln108_2_fu_2917_p0;

assign sext_ln108_3_fu_2933_p0 = lut_1_3_2_q0;

assign sext_ln108_3_fu_2933_p1 = sext_ln108_3_fu_2933_p0;

assign sext_ln108_fu_2903_p1 = $signed(lut_1_0_2_q0);

assign sext_ln115_1_fu_2975_p1 = add_ln115_fu_2969_p2;

assign sext_ln115_2_fu_2979_p0 = lut_1_2_3_q0;

assign sext_ln115_2_fu_2979_p1 = sext_ln115_2_fu_2979_p0;

assign sext_ln115_3_fu_3247_p1 = $signed(add_ln115_1_reg_4235);

assign sext_ln115_4_fu_3250_p1 = act_1_3_3_reg_4230;

assign sext_ln115_fu_2965_p1 = $signed(lut_1_0_3_q0);

assign sext_ln121_fu_3001_p0 = lut_1_3_4_q0;

assign sext_ln121_fu_3001_p1 = sext_ln121_fu_3001_p0;

assign sext_ln122_1_fu_3009_p1 = $signed(lut_1_1_4_q0);

assign sext_ln122_2_fu_3019_p1 = $signed(lut_1_2_4_q0);

assign sext_ln122_3_fu_3029_p1 = add_ln122_1_fu_3023_p2;

assign sext_ln122_4_fu_3033_p0 = lut_1_3_4_q0;

assign sext_ln122_4_fu_3033_p1 = sext_ln122_4_fu_3033_p0;

assign sext_ln122_fu_3005_p1 = $signed(lut_1_0_4_q0);

assign sext_ln30_10_fu_1856_p1 = $signed(act_0_8_0_reg_3734);

assign sext_ln30_11_fu_2000_p1 = $signed(act_0_9_0_reg_3834);

assign sext_ln30_12_fu_2008_p1 = $signed(act_0_10_0_reg_3839);

assign sext_ln30_13_fu_2017_p1 = $signed(add_ln30_9_fu_2011_p2);

assign sext_ln30_14_fu_2021_p1 = $signed(lut_0_11_0_q0);

assign sext_ln30_15_fu_2031_p1 = $signed(lut_0_12_0_q0);

assign sext_ln30_16_fu_2111_p1 = $signed(lut_0_13_0_q0);

assign sext_ln30_17_fu_2120_p1 = $signed(lut_0_14_0_q0);

assign sext_ln30_18_fu_2130_p0 = lut_0_15_0_q0;

assign sext_ln30_18_fu_2130_p1 = sext_ln30_18_fu_2130_p0;

assign sext_ln30_1_fu_1577_p1 = $signed(lut_0_1_0_q0);

assign sext_ln30_2_fu_1669_p1 = $signed(add_ln30_reg_3609);

assign sext_ln30_3_fu_1672_p1 = $signed(act_0_2_0_reg_3574);

assign sext_ln30_4_fu_1681_p1 = $signed(act_0_3_0_reg_3579);

assign sext_ln30_5_fu_1690_p1 = $signed(add_ln30_2_fu_1684_p2);

assign sext_ln30_6_fu_1694_p1 = $signed(act_0_4_0_reg_3584);

assign sext_ln30_7_fu_1830_p1 = $signed(act_0_5_0_reg_3719);

assign sext_ln30_8_fu_1838_p1 = $signed(act_0_6_0_reg_3724);

assign sext_ln30_9_fu_1847_p1 = $signed(act_0_7_0_reg_3729);

assign sext_ln30_fu_1573_p1 = $signed(lut_0_0_0_q0);

assign sext_ln36_fu_2708_p1 = $signed(idx_3_fu_2700_p3);

assign sext_ln48_fu_2176_p0 = lut_0_15_1_q0;

assign sext_ln48_fu_2176_p1 = sext_ln48_fu_2176_p0;

assign sext_ln49_10_fu_1882_p1 = $signed(lut_0_9_1_q0);

assign sext_ln49_11_fu_1892_p1 = $signed(lut_0_10_1_q0);

assign sext_ln49_12_fu_2041_p1 = $signed(lut_0_11_1_q0);

assign sext_ln49_13_fu_2050_p1 = $signed(lut_0_12_1_q0);

assign sext_ln49_14_fu_2180_p1 = $signed(lut_0_13_1_q0);

assign sext_ln49_15_fu_2189_p1 = $signed(lut_0_14_1_q0);

assign sext_ln49_16_fu_2199_p0 = lut_0_15_1_q0;

assign sext_ln49_16_fu_2199_p1 = sext_ln49_16_fu_2199_p0;

assign sext_ln49_1_fu_1597_p1 = $signed(add_ln49_fu_1591_p2);

assign sext_ln49_2_fu_1601_p1 = $signed(lut_0_2_1_q0);

assign sext_ln49_3_fu_1703_p1 = $signed(add_ln49_1_reg_3644);

assign sext_ln49_4_fu_1706_p1 = $signed(act_0_3_1_reg_3614);

assign sext_ln49_5_fu_1715_p1 = $signed(act_0_4_1_reg_3619);

assign sext_ln49_6_fu_1724_p1 = $signed(lut_0_5_1_q0);

assign sext_ln49_7_fu_1734_p1 = $signed(lut_0_6_1_q0);

assign sext_ln49_8_fu_1865_p1 = $signed(act_0_7_1_reg_3754);

assign sext_ln49_9_fu_1873_p1 = $signed(act_0_8_1_reg_3759);

assign sext_ln49_fu_1587_p1 = $signed(lut_0_1_1_q0);

assign sext_ln66_fu_2751_p1 = $signed(idx_5_fu_2743_p3);

assign sext_ln68_10_fu_2060_p1 = $signed(add_ln68_8_reg_3889);

assign sext_ln68_11_fu_2063_p1 = $signed(act_0_10_2_reg_3874);

assign sext_ln68_12_fu_2072_p1 = $signed(lut_0_11_2_q0);

assign sext_ln68_13_fu_2082_p1 = $signed(lut_0_12_2_q0);

assign sext_ln68_14_fu_2245_p1 = $signed(lut_0_13_2_q0);

assign sext_ln68_15_fu_2254_p1 = $signed(lut_0_14_2_q0);

assign sext_ln68_16_fu_2264_p0 = lut_0_15_2_q0;

assign sext_ln68_16_fu_2264_p1 = sext_ln68_16_fu_2264_p0;

assign sext_ln68_1_fu_1621_p1 = $signed(add_ln68_fu_1615_p2);

assign sext_ln68_2_fu_1625_p1 = $signed(lut_0_2_2_q0);

assign sext_ln68_3_fu_1744_p1 = $signed(add_ln68_1_reg_3679);

assign sext_ln68_4_fu_1747_p1 = $signed(act_0_3_2_reg_3649);

assign sext_ln68_5_fu_1756_p1 = $signed(act_0_4_2_reg_3654);

assign sext_ln68_6_fu_1765_p1 = $signed(lut_0_5_2_q0);

assign sext_ln68_7_fu_1902_p1 = $signed(act_0_6_2_reg_3779);

assign sext_ln68_8_fu_1910_p1 = $signed(act_0_7_2_reg_3784);

assign sext_ln68_9_fu_1928_p1 = $signed(lut_0_9_2_q0);

assign sext_ln68_fu_1611_p1 = $signed(lut_0_0_2_q0);

assign sext_ln6_fu_2665_p1 = $signed(idx_1_fu_2657_p3);

assign sext_ln87_10_fu_1959_p1 = $signed(lut_0_9_3_q0);

assign sext_ln87_11_fu_1969_p1 = $signed(lut_0_10_3_q0);

assign sext_ln87_12_fu_2092_p1 = $signed(lut_0_11_3_q0);

assign sext_ln87_13_fu_2101_p1 = $signed(lut_0_12_3_q0);

assign sext_ln87_14_fu_2310_p1 = $signed(lut_0_13_3_q0);

assign sext_ln87_15_fu_2319_p1 = $signed(lut_0_14_3_q0);

assign sext_ln87_16_fu_2329_p1 = add_ln87_13_fu_2323_p2;

assign sext_ln87_17_fu_2333_p0 = lut_0_15_3_q0;

assign sext_ln87_17_fu_2333_p1 = sext_ln87_17_fu_2333_p0;

assign sext_ln87_1_fu_1639_p1 = $signed(lut_0_1_3_q0);

assign sext_ln87_2_fu_1775_p1 = $signed(add_ln87_1_reg_3714);

assign sext_ln87_3_fu_1778_p1 = $signed(act_0_3_3_reg_3684);

assign sext_ln87_4_fu_1787_p1 = $signed(act_0_4_3_reg_3689);

assign sext_ln87_5_fu_1796_p1 = $signed(lut_0_5_3_q0);

assign sext_ln87_6_fu_1806_p1 = $signed(lut_0_6_3_q0);

assign sext_ln87_7_fu_1938_p1 = $signed(act_0_7_3_reg_3809);

assign sext_ln87_8_fu_1946_p1 = $signed(act_0_8_3_reg_3814);

assign sext_ln87_9_fu_1955_p1 = $signed(add_ln87_7_fu_1949_p2);

assign sext_ln87_fu_1635_p1 = $signed(lut_0_0_3_q0);

assign sext_ln94_1_fu_2813_p0 = lut_1_2_0_q0;

assign sext_ln94_1_fu_2813_p1 = sext_ln94_1_fu_2813_p0;

assign sext_ln94_2_fu_3079_p1 = $signed(add_ln94_1_reg_4186);

assign sext_ln94_3_fu_3082_p1 = act_1_3_0_reg_4181;

assign sext_ln94_fu_2809_p1 = add_ln94_fu_2803_p2;

assign sext_ln96_fu_2794_p1 = $signed(idx_7_fu_2786_p3);

assign tmp_10_fu_3107_p4 = {{add_ln94_2_fu_3085_p2[9:8]}};

assign tmp_12_fu_3091_p3 = add_ln94_2_fu_3085_p2[32'd9];

assign tmp_13_fu_3275_p4 = {{add_ln115_2_fu_3253_p2[9:8]}};

assign tmp_14_fu_3099_p3 = add_ln94_2_fu_3085_p2[32'd7];

assign tmp_19_fu_3259_p3 = add_ln115_2_fu_3253_p2[32'd9];

assign tmp_21_fu_3267_p3 = add_ln115_2_fu_3253_p2[32'd7];

assign trunc_ln101_fu_2873_p1 = add_ln101_1_fu_2857_p2[7:0];

assign trunc_ln122_fu_3043_p1 = add_ln122_1_fu_3023_p2[7:0];

assign trunc_ln30_fu_2140_p1 = add_ln30_13_fu_2124_p2[7:0];

assign trunc_ln35_fu_2688_p1 = out_0_1_1_fu_2498_p3[6:0];

assign trunc_ln49_fu_2209_p1 = add_ln49_13_fu_2193_p2[7:0];

assign trunc_ln5_fu_2645_p1 = out_0_0_1_fu_2435_p3[6:0];

assign trunc_ln65_fu_2731_p1 = out_0_2_1_fu_2561_p3[6:0];

assign trunc_ln68_fu_2274_p1 = add_ln68_13_fu_2258_p2[7:0];

assign trunc_ln87_fu_2343_p1 = add_ln87_13_fu_2323_p2[7:0];

assign trunc_ln95_fu_2774_p1 = out_0_3_1_fu_2624_p3[6:0];

assign xor_ln101_1_fu_3205_p2 = (tmp_16_reg_4207 ^ tmp_15_reg_4196);

assign xor_ln101_fu_3187_p2 = (tmp_15_reg_4196 ^ 1'd1);

assign xor_ln108_1_fu_3235_p2 = (tmp_18_reg_4224 ^ tmp_17_reg_4213);

assign xor_ln108_fu_3217_p2 = (tmp_17_reg_4213 ^ 1'd1);

assign xor_ln115_1_fu_3309_p2 = (tmp_21_fu_3267_p3 ^ 1'd1);

assign xor_ln115_fu_3297_p2 = (tmp_19_fu_3259_p3 ^ 1'd1);

assign xor_ln122_1_fu_3376_p2 = (tmp_24_reg_4256 ^ 1'd1);

assign xor_ln122_fu_3365_p2 = (tmp_22_reg_4245 ^ 1'd1);

assign xor_ln30_1_fu_2400_p2 = (tmp_1_reg_4000 ^ 1'd1);

assign xor_ln30_fu_2389_p2 = (tmp_reg_3989 ^ 1'd1);

assign xor_ln35_fu_2682_p2 = (bit_sel4_fu_2674_p3 ^ 1'd1);

assign xor_ln49_1_fu_2463_p2 = (tmp_4_reg_4023 ^ 1'd1);

assign xor_ln49_fu_2452_p2 = (tmp_3_reg_4012 ^ 1'd1);

assign xor_ln5_fu_2639_p2 = (bit_sel7_fu_2631_p3 ^ 1'd1);

assign xor_ln65_fu_2725_p2 = (bit_sel1_fu_2717_p3 ^ 1'd1);

assign xor_ln68_1_fu_2526_p2 = (tmp_7_reg_4046 ^ 1'd1);

assign xor_ln68_fu_2515_p2 = (tmp_6_reg_4035 ^ 1'd1);

assign xor_ln87_1_fu_2589_p2 = (tmp_11_reg_4069 ^ 1'd1);

assign xor_ln87_fu_2578_p2 = (tmp_9_reg_4058 ^ 1'd1);

assign xor_ln94_1_fu_3141_p2 = (tmp_14_fu_3099_p3 ^ 1'd1);

assign xor_ln94_fu_3129_p2 = (tmp_12_fu_3091_p3 ^ 1'd1);

assign xor_ln95_fu_2768_p2 = (bit_sel_fu_2760_p3 ^ 1'd1);

assign zext_ln105_fu_1545_p1 = input_5_read_reg_3444;

assign zext_ln125_fu_1552_p1 = input_6_read_reg_3449;

assign zext_ln145_fu_1559_p1 = input_7_read_reg_3454;

assign zext_ln165_fu_1566_p1 = input_8_read_reg_3459;

assign zext_ln185_fu_1655_p1 = input_9_read_reg_3464_pp0_iter1_reg;

assign zext_ln205_fu_1662_p1 = input_10_read_reg_3469_pp0_iter1_reg;

assign zext_ln225_fu_1816_p1 = input_11_read_reg_3474_pp0_iter2_reg;

assign zext_ln245_fu_1823_p1 = input_12_read_reg_3479_pp0_iter2_reg;

assign zext_ln25_fu_1513_p1 = input_1;

assign zext_ln265_fu_1979_p1 = input_13_read_reg_3484_pp0_iter3_reg;

assign zext_ln285_fu_1986_p1 = input_14_read_reg_3489_pp0_iter3_reg;

assign zext_ln305_fu_1993_p1 = input_15_read_reg_3494_pp0_iter3_reg;

assign zext_ln45_fu_1521_p1 = input_2;

assign zext_ln5_fu_1505_p1 = input_0;

assign zext_ln65_fu_1529_p1 = input_3;

assign zext_ln68_fu_1919_p1 = act_0_8_2_reg_3789;

assign zext_ln85_fu_1537_p1 = input_4;

endmodule //KAN
