0.7
2020.2
Nov 18 2020
09:20:35
/home/master/FPGA_proj/canda_vhdl/canda_vhdl.gen/sources_1/ip/fifo_1k/fifo_1k_sim_netlist.vhdl,1620638717,vhdl,,,,\fifo_1k_xpm_cdc_gray__2\;fifo_1k;fifo_1k_blk_mem_gen_generic_cstr;fifo_1k_blk_mem_gen_prim_width;fifo_1k_blk_mem_gen_prim_wrapper;fifo_1k_blk_mem_gen_top;fifo_1k_blk_mem_gen_v8_4_4;fifo_1k_blk_mem_gen_v8_4_4_synth;fifo_1k_clk_x_pntrs;fifo_1k_compare;fifo_1k_compare_0;fifo_1k_compare_1;fifo_1k_compare_2;fifo_1k_fifo_generator_ramfifo;fifo_1k_fifo_generator_top;fifo_1k_fifo_generator_v13_2_5;fifo_1k_fifo_generator_v13_2_5_synth;fifo_1k_memory;fifo_1k_rd_bin_cntr;fifo_1k_rd_logic;fifo_1k_rd_pe_as;fifo_1k_rd_status_flags_as;fifo_1k_reset_blk_ramfifo;fifo_1k_wr_bin_cntr;fifo_1k_wr_logic;fifo_1k_wr_pf_as;fifo_1k_wr_status_flags_as;fifo_1k_xpm_cdc_gray,,,,,,,,
/home/master/FPGA_proj/canda_vhdl/canda_vhdl.gen/sources_1/ip/fifo_4k/fifo_4k_sim_netlist.vhdl,1621058921,vhdl,,,,\fifo_4k_blk_mem_gen_mux__parameterized0\;\fifo_4k_blk_mem_gen_prim_width__parameterized0\;\fifo_4k_blk_mem_gen_prim_width__parameterized1\;\fifo_4k_blk_mem_gen_prim_wrapper__parameterized0\;\fifo_4k_blk_mem_gen_prim_wrapper__parameterized1\;\fifo_4k_xpm_cdc_gray__2\;fifo_4k;fifo_4k_bindec;fifo_4k_bindec_0;fifo_4k_blk_mem_gen_generic_cstr;fifo_4k_blk_mem_gen_prim_width;fifo_4k_blk_mem_gen_prim_wrapper;fifo_4k_blk_mem_gen_top;fifo_4k_blk_mem_gen_v8_4_4;fifo_4k_blk_mem_gen_v8_4_4_synth;fifo_4k_clk_x_pntrs;fifo_4k_compare;fifo_4k_compare_1;fifo_4k_compare_2;fifo_4k_compare_3;fifo_4k_fifo_generator_ramfifo;fifo_4k_fifo_generator_top;fifo_4k_fifo_generator_v13_2_5;fifo_4k_fifo_generator_v13_2_5_synth;fifo_4k_memory;fifo_4k_rd_bin_cntr;fifo_4k_rd_dc_as;fifo_4k_rd_logic;fifo_4k_rd_status_flags_as;fifo_4k_reset_blk_ramfifo;fifo_4k_wr_bin_cntr;fifo_4k_wr_dc_as;fifo_4k_wr_logic;fifo_4k_wr_status_flags_as;fifo_4k_xpm_cdc_gray,,,,,,,,
/home/master/FPGA_proj/canda_vhdl/canda_vhdl.gen/sources_1/ip/ila_0/sim/ila_0.vhd,1632029304,vhdl,,,,ila_0,,,,,,,,
/home/master/FPGA_proj/canda_vhdl/canda_vhdl.gen/sources_1/ip/ila_1/sim/ila_1.vhd,1632123040,vhdl,,,,ila_1,,,,,,,,
/home/master/FPGA_proj/canda_vhdl/canda_vhdl.gen/sources_1/ip/pll/pll_sim_netlist.vhdl,1632145108,vhdl,,,,pll;pll_pll_clk_wiz,,,,,,,,
/home/master/FPGA_proj/canda_vhdl/canda_vhdl.gen/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_sim_netlist.vhdl,1631942418,vhdl,,,,\tri_mode_ethernet_mac_0_CRC32_8__1\;\tri_mode_ethernet_mac_0_tri_mode_ethernet_mac_v9_0_17_sync_reset__parameterized0\;\tri_mode_ethernet_mac_0_tri_mode_ethernet_mac_v9_0_17_sync_reset__parameterized0_0\;\tri_mode_ethernet_mac_0_tri_mode_ethernet_mac_v9_0_17_sync_reset__parameterized0_1\;\tri_mode_ethernet_mac_0_tri_mode_ethernet_mac_v9_0_17_sync_reset__parameterized0_4\;tri_mode_ethernet_mac_0;tri_mode_ethernet_mac_0_crc32_8;tri_mode_ethernet_mac_0_decode_frame;tri_mode_ethernet_mac_0_param_check;tri_mode_ethernet_mac_0_state_machines;tri_mode_ethernet_mac_0_tri_mode_ethernet_mac_0_block;tri_mode_ethernet_mac_0_tri_mode_ethernet_mac_0_mii_if;tri_mode_ethernet_mac_0_tri_mode_ethernet_mac_v9_0_17;tri_mode_ethernet_mac_0_tri_mode_ethernet_mac_v9_0_17_addr_filter;tri_mode_ethernet_mac_0_tri_mode_ethernet_mac_v9_0_17_addr_filter_wrap;tri_mode_ethernet_mac_0_tri_mode_ethernet_mac_v9_0_17_control;tri_mode_ethernet_mac_0_tri_mode_ethernet_mac_v9_0_17_gmii_mii_rx;tri_mode_ethernet_mac_0_tri_mode_ethernet_mac_v9_0_17_gmii_mii_tx;tri_mode_ethernet_mac_0_tri_mode_ethernet_mac_v9_0_17_pfc_tx_cntl;tri_mode_ethernet_mac_0_tri_mode_ethernet_mac_v9_0_17_rx;tri_mode_ethernet_mac_0_tri_mode_ethernet_mac_v9_0_17_rx_axi_intf;tri_mode_ethernet_mac_0_tri_mode_ethernet_mac_v9_0_17_rx_cntl;tri_mode_ethernet_mac_0_tri_mode_ethernet_mac_v9_0_17_rx_sync_req;tri_mode_ethernet_mac_0_tri_mode_ethernet_mac_v9_0_17_sync_block;tri_mode_ethernet_mac_0_tri_mode_ethernet_mac_v9_0_17_sync_block_5;tri_mode_ethernet_mac_0_tri_mode_ethernet_mac_v9_0_17_sync_block_6;tri_mode_ethernet_mac_0_tri_mode_ethernet_mac_v9_0_17_sync_block_7;tri_mode_ethernet_mac_0_tri_mode_ethernet_mac_v9_0_17_sync_block_8;tri_mode_ethernet_mac_0_tri_mode_ethernet_mac_v9_0_17_sync_block_9;tri_mode_ethernet_mac_0_tri_mode_ethernet_mac_v9_0_17_sync_reset;tri_mode_ethernet_mac_0_tri_mode_ethernet_mac_v9_0_17_sync_reset_2;tri_mode_ethernet_mac_0_tri_mode_ethernet_mac_v9_0_17_sync_reset_3;tri_mode_ethernet_mac_0_tri_mode_ethernet_mac_v9_0_17_tx;tri_mode_ethernet_mac_0_tri_mode_ethernet_mac_v9_0_17_tx_axi_intf;tri_mode_ethernet_mac_0_tri_mode_ethernet_mac_v9_0_17_tx_cntl;tri_mode_ethernet_mac_0_tri_mode_ethernet_mac_v9_0_17_tx_pause;tri_mode_ethernet_mac_0_tx_state_mach,,,,,,,,
/home/master/FPGA_proj/canda_vhdl/canda_vhdl.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
/home/master/FPGA_proj/canda_vhdl/canda_vhdl.srcs/sim_1/new/MII_TX_PKT_tb.vhd,1632028756,vhdl,,,,mii_tx_pkt_tb,,,,,,,,
/home/master/FPGA_proj/canda_vhdl/canda_vhdl.srcs/sim_1/new/tx_25701_tb.vhd,1620974213,vhdl,,,,tx_25701_tb,,,,,,,,
/home/master/FPGA_proj/canda_vhdl/canda_vhdl.srcs/sources_1/new/MII_TX_PKT.vhd,1632031337,vhdl,,,,mii_tx_pkt,,,,,,,,
/home/master/FPGA_proj/canda_vhdl/canda_vhdl.srcs/sources_1/new/ad7606.vhd,1621158917,vhdl,,,,ad7606,,,,,,,,
/home/master/FPGA_proj/canda_vhdl/canda_vhdl.srcs/sources_1/new/arbiter.vhd,1632143229,vhdl,,,,arbiter,,,,,,,,
/home/master/FPGA_proj/canda_vhdl/canda_vhdl.srcs/sources_1/new/canda.vhd,1632145225,vhdl,,,,canda,,,,,,,,
/home/master/FPGA_proj/canda_vhdl/canda_vhdl.srcs/sources_1/new/crc.vhd,1620646887,vhdl,,,,crc,,,,,,,,
/home/master/FPGA_proj/canda_vhdl/canda_vhdl.srcs/sources_1/new/imitator_16ch.vhd,1621158279,vhdl,,,,imitator_16ch,,,,,,,,
/home/master/FPGA_proj/canda_vhdl/canda_vhdl.srcs/sources_1/new/mdio_cfg.vhd,1632141300,vhdl,,,,mdio_cfg,,,,,,,,
/home/master/FPGA_proj/canda_vhdl/canda_vhdl.srcs/sources_1/new/rx_packets.vhd,1632043711,vhdl,,,,rx_packets,,,,,,,,
/home/master/FPGA_proj/canda_vhdl/canda_vhdl.srcs/sources_1/new/single_port_ram.vhd,1620908956,vhdl,,,,single_port_ram,,,,,,,,
/home/master/FPGA_proj/canda_vhdl/canda_vhdl.srcs/sources_1/new/tx_pkt_25701.vhd,1621158544,vhdl,,,,tx_pkt_25701,,,,,,,,
/home/master/FPGA_proj/canda_vhdl/canda_vhdl.srcs/sources_1/new/tx_pkt_arp.vhd,1632132341,vhdl,,,,tx_pkt_arp,,,,,,,,
/home/master/FPGA_proj/canda_vhdl/canda_vhdl.srcs/sources_1/new/tx_pkt_icmp.vhd,1620907659,vhdl,,,,tx_pkt_icmp,,,,,,,,
