<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-bcmring › include › csp › dmacHw.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>dmacHw.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*****************************************************************************</span>
<span class="cm">* Copyright 2004 - 2008 Broadcom Corporation.  All rights reserved.</span>
<span class="cm">*</span>
<span class="cm">* Unless you and Broadcom execute a separate written software license</span>
<span class="cm">* agreement governing use of this software, this software is licensed to you</span>
<span class="cm">* under the terms of the GNU General Public License version 2, available at</span>
<span class="cm">* http://www.broadcom.com/licenses/GPLv2.php (the &quot;GPL&quot;).</span>
<span class="cm">*</span>
<span class="cm">* Notwithstanding the above, under no circumstances may you combine this</span>
<span class="cm">* software in any way with any other Broadcom software provided under a</span>
<span class="cm">* license other than the GPL, without Broadcom&#39;s express prior written</span>
<span class="cm">* consent.</span>
<span class="cm">*****************************************************************************/</span>

<span class="cm">/****************************************************************************/</span>
<span class="cm">/**</span>
<span class="cm">*  @file    dmacHw.h</span>
<span class="cm">*</span>
<span class="cm">*  @brief   API definitions for low level DMA controller driver</span>
<span class="cm">*</span>
<span class="cm">*/</span>
<span class="cm">/****************************************************************************/</span>
<span class="cp">#ifndef _DMACHW_H</span>
<span class="cp">#define _DMACHW_H</span>

<span class="cp">#include &lt;stddef.h&gt;</span>

<span class="cp">#include &lt;csp/stdint.h&gt;</span>
<span class="cp">#include &lt;mach/csp/dmacHw_reg.h&gt;</span>

<span class="cm">/* Define DMA Channel ID using DMA controller number (m) and channel number (c).</span>

<span class="cm">   System specific channel ID should be defined as follows</span>

<span class="cm">   For example:</span>

<span class="cm">   #include &lt;dmacHw.h&gt;</span>
<span class="cm">   ...</span>
<span class="cm">   #define systemHw_LCD_CHANNEL_ID                dmacHw_MAKE_CHANNEL_ID(0,5)</span>
<span class="cm">   #define systemHw_SWITCH_RX_CHANNEL_ID          dmacHw_MAKE_CHANNEL_ID(0,0)</span>
<span class="cm">   #define systemHw_SWITCH_TX_CHANNEL_ID          dmacHw_MAKE_CHANNEL_ID(0,1)</span>
<span class="cm">   #define systemHw_APM_RX_CHANNEL_ID             dmacHw_MAKE_CHANNEL_ID(0,3)</span>
<span class="cm">   #define systemHw_APM_TX_CHANNEL_ID             dmacHw_MAKE_CHANNEL_ID(0,4)</span>
<span class="cm">   ...</span>
<span class="cm">   #define systemHw_SHARED1_CHANNEL_ID            dmacHw_MAKE_CHANNEL_ID(1,4)</span>
<span class="cm">   #define systemHw_SHARED2_CHANNEL_ID            dmacHw_MAKE_CHANNEL_ID(1,5)</span>
<span class="cm">   #define systemHw_SHARED3_CHANNEL_ID            dmacHw_MAKE_CHANNEL_ID(0,6)</span>
<span class="cm">   ...</span>
<span class="cm">*/</span>
<span class="cp">#define dmacHw_MAKE_CHANNEL_ID(m, c)         (m &lt;&lt; 8 | c)</span>

<span class="k">typedef</span> <span class="k">enum</span> <span class="p">{</span>
	<span class="n">dmacHw_CHANNEL_PRIORITY_0</span> <span class="o">=</span> <span class="n">dmacHw_REG_CFG_LO_CH_PRIORITY_0</span><span class="p">,</span>	<span class="cm">/* Channel priority 0. Lowest priority DMA channel */</span>
	<span class="n">dmacHw_CHANNEL_PRIORITY_1</span> <span class="o">=</span> <span class="n">dmacHw_REG_CFG_LO_CH_PRIORITY_1</span><span class="p">,</span>	<span class="cm">/* Channel priority 1 */</span>
	<span class="n">dmacHw_CHANNEL_PRIORITY_2</span> <span class="o">=</span> <span class="n">dmacHw_REG_CFG_LO_CH_PRIORITY_2</span><span class="p">,</span>	<span class="cm">/* Channel priority 2 */</span>
	<span class="n">dmacHw_CHANNEL_PRIORITY_3</span> <span class="o">=</span> <span class="n">dmacHw_REG_CFG_LO_CH_PRIORITY_3</span><span class="p">,</span>	<span class="cm">/* Channel priority 3 */</span>
	<span class="n">dmacHw_CHANNEL_PRIORITY_4</span> <span class="o">=</span> <span class="n">dmacHw_REG_CFG_LO_CH_PRIORITY_4</span><span class="p">,</span>	<span class="cm">/* Channel priority 4 */</span>
	<span class="n">dmacHw_CHANNEL_PRIORITY_5</span> <span class="o">=</span> <span class="n">dmacHw_REG_CFG_LO_CH_PRIORITY_5</span><span class="p">,</span>	<span class="cm">/* Channel priority 5 */</span>
	<span class="n">dmacHw_CHANNEL_PRIORITY_6</span> <span class="o">=</span> <span class="n">dmacHw_REG_CFG_LO_CH_PRIORITY_6</span><span class="p">,</span>	<span class="cm">/* Channel priority 6 */</span>
	<span class="n">dmacHw_CHANNEL_PRIORITY_7</span> <span class="o">=</span> <span class="n">dmacHw_REG_CFG_LO_CH_PRIORITY_7</span>	<span class="cm">/* Channel priority 7. Highest priority DMA channel */</span>
<span class="p">}</span> <span class="n">dmacHw_CHANNEL_PRIORITY_e</span><span class="p">;</span>

<span class="cm">/* Source destination master interface */</span>
<span class="k">typedef</span> <span class="k">enum</span> <span class="p">{</span>
	<span class="n">dmacHw_SRC_MASTER_INTERFACE_1</span> <span class="o">=</span> <span class="n">dmacHw_REG_CTL_SMS_1</span><span class="p">,</span>	<span class="cm">/* Source DMA master interface 1 */</span>
	<span class="n">dmacHw_SRC_MASTER_INTERFACE_2</span> <span class="o">=</span> <span class="n">dmacHw_REG_CTL_SMS_2</span><span class="p">,</span>	<span class="cm">/* Source DMA master interface 2 */</span>
	<span class="n">dmacHw_DST_MASTER_INTERFACE_1</span> <span class="o">=</span> <span class="n">dmacHw_REG_CTL_DMS_1</span><span class="p">,</span>	<span class="cm">/* Destination DMA master interface 1 */</span>
	<span class="n">dmacHw_DST_MASTER_INTERFACE_2</span> <span class="o">=</span> <span class="n">dmacHw_REG_CTL_DMS_2</span>	<span class="cm">/* Destination DMA master interface 2 */</span>
<span class="p">}</span> <span class="n">dmacHw_MASTER_INTERFACE_e</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">enum</span> <span class="p">{</span>
	<span class="n">dmacHw_SRC_TRANSACTION_WIDTH_8</span> <span class="o">=</span> <span class="n">dmacHw_REG_CTL_SRC_TR_WIDTH_8</span><span class="p">,</span>	<span class="cm">/* Source 8 bit  (1 byte) per transaction */</span>
	<span class="n">dmacHw_SRC_TRANSACTION_WIDTH_16</span> <span class="o">=</span> <span class="n">dmacHw_REG_CTL_SRC_TR_WIDTH_16</span><span class="p">,</span>	<span class="cm">/* Source 16 bit (2 byte) per transaction */</span>
	<span class="n">dmacHw_SRC_TRANSACTION_WIDTH_32</span> <span class="o">=</span> <span class="n">dmacHw_REG_CTL_SRC_TR_WIDTH_32</span><span class="p">,</span>	<span class="cm">/* Source 32 bit (4 byte) per transaction */</span>
	<span class="n">dmacHw_SRC_TRANSACTION_WIDTH_64</span> <span class="o">=</span> <span class="n">dmacHw_REG_CTL_SRC_TR_WIDTH_64</span><span class="p">,</span>	<span class="cm">/* Source 64 bit (8 byte) per transaction */</span>
	<span class="n">dmacHw_DST_TRANSACTION_WIDTH_8</span> <span class="o">=</span> <span class="n">dmacHw_REG_CTL_DST_TR_WIDTH_8</span><span class="p">,</span>	<span class="cm">/* Destination 8 bit  (1 byte) per transaction */</span>
	<span class="n">dmacHw_DST_TRANSACTION_WIDTH_16</span> <span class="o">=</span> <span class="n">dmacHw_REG_CTL_DST_TR_WIDTH_16</span><span class="p">,</span>	<span class="cm">/* Destination 16 bit (2 byte) per transaction */</span>
	<span class="n">dmacHw_DST_TRANSACTION_WIDTH_32</span> <span class="o">=</span> <span class="n">dmacHw_REG_CTL_DST_TR_WIDTH_32</span><span class="p">,</span>	<span class="cm">/* Destination 32 bit (4 byte) per transaction */</span>
	<span class="n">dmacHw_DST_TRANSACTION_WIDTH_64</span> <span class="o">=</span> <span class="n">dmacHw_REG_CTL_DST_TR_WIDTH_64</span>	<span class="cm">/* Destination 64 bit (8 byte) per transaction */</span>
<span class="p">}</span> <span class="n">dmacHw_TRANSACTION_WIDTH_e</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">enum</span> <span class="p">{</span>
	<span class="n">dmacHw_SRC_BURST_WIDTH_0</span> <span class="o">=</span> <span class="n">dmacHw_REG_CTL_SRC_MSIZE_0</span><span class="p">,</span>	<span class="cm">/* Source No burst */</span>
	<span class="n">dmacHw_SRC_BURST_WIDTH_4</span> <span class="o">=</span> <span class="n">dmacHw_REG_CTL_SRC_MSIZE_4</span><span class="p">,</span>	<span class="cm">/* Source 4  X dmacHw_TRANSACTION_WIDTH_xxx bytes per burst */</span>
	<span class="n">dmacHw_SRC_BURST_WIDTH_8</span> <span class="o">=</span> <span class="n">dmacHw_REG_CTL_SRC_MSIZE_8</span><span class="p">,</span>	<span class="cm">/* Source 8  X dmacHw_TRANSACTION_WIDTH_xxx bytes per burst */</span>
	<span class="n">dmacHw_SRC_BURST_WIDTH_16</span> <span class="o">=</span> <span class="n">dmacHw_REG_CTL_SRC_MSIZE_16</span><span class="p">,</span>	<span class="cm">/* Source 16 X dmacHw_TRANSACTION_WIDTH_xxx bytes per burst */</span>
	<span class="n">dmacHw_DST_BURST_WIDTH_0</span> <span class="o">=</span> <span class="n">dmacHw_REG_CTL_DST_MSIZE_0</span><span class="p">,</span>	<span class="cm">/* Destination No burst */</span>
	<span class="n">dmacHw_DST_BURST_WIDTH_4</span> <span class="o">=</span> <span class="n">dmacHw_REG_CTL_DST_MSIZE_4</span><span class="p">,</span>	<span class="cm">/* Destination 4  X dmacHw_TRANSACTION_WIDTH_xxx bytes per burst */</span>
	<span class="n">dmacHw_DST_BURST_WIDTH_8</span> <span class="o">=</span> <span class="n">dmacHw_REG_CTL_DST_MSIZE_8</span><span class="p">,</span>	<span class="cm">/* Destination 8  X dmacHw_TRANSACTION_WIDTH_xxx bytes per burst */</span>
	<span class="n">dmacHw_DST_BURST_WIDTH_16</span> <span class="o">=</span> <span class="n">dmacHw_REG_CTL_DST_MSIZE_16</span>	<span class="cm">/* Destination 16 X dmacHw_TRANSACTION_WIDTH_xxx bytes per burst */</span>
<span class="p">}</span> <span class="n">dmacHw_BURST_WIDTH_e</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">enum</span> <span class="p">{</span>
	<span class="n">dmacHw_TRANSFER_TYPE_MEM_TO_MEM</span> <span class="o">=</span> <span class="n">dmacHw_REG_CTL_TTFC_MM_DMAC</span><span class="p">,</span>	<span class="cm">/* Memory to memory transfer */</span>
	<span class="n">dmacHw_TRANSFER_TYPE_PERIPHERAL_TO_MEM</span> <span class="o">=</span> <span class="n">dmacHw_REG_CTL_TTFC_PM_DMAC</span><span class="p">,</span>	<span class="cm">/* Peripheral to memory transfer */</span>
	<span class="n">dmacHw_TRANSFER_TYPE_MEM_TO_PERIPHERAL</span> <span class="o">=</span> <span class="n">dmacHw_REG_CTL_TTFC_MP_DMAC</span><span class="p">,</span>	<span class="cm">/* Memory to peripheral transfer */</span>
	<span class="n">dmacHw_TRANSFER_TYPE_PERIPHERAL_TO_PERIPHERAL</span> <span class="o">=</span> <span class="n">dmacHw_REG_CTL_TTFC_PP_DMAC</span>	<span class="cm">/* Peripheral to peripheral transfer */</span>
<span class="p">}</span> <span class="n">dmacHw_TRANSFER_TYPE_e</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">enum</span> <span class="p">{</span>
	<span class="n">dmacHw_TRANSFER_MODE_PERREQUEST</span><span class="p">,</span>	<span class="cm">/* Block transfer per DMA request */</span>
	<span class="n">dmacHw_TRANSFER_MODE_CONTINUOUS</span><span class="p">,</span>	<span class="cm">/* Continuous transfer of streaming data */</span>
	<span class="n">dmacHw_TRANSFER_MODE_PERIODIC</span>	<span class="cm">/* Periodic transfer of streaming data */</span>
<span class="p">}</span> <span class="n">dmacHw_TRANSFER_MODE_e</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">enum</span> <span class="p">{</span>
	<span class="n">dmacHw_SRC_ADDRESS_UPDATE_MODE_INC</span> <span class="o">=</span> <span class="n">dmacHw_REG_CTL_SINC_INC</span><span class="p">,</span>	<span class="cm">/* Increment source address after every transaction */</span>
	<span class="n">dmacHw_SRC_ADDRESS_UPDATE_MODE_DEC</span> <span class="o">=</span> <span class="n">dmacHw_REG_CTL_SINC_DEC</span><span class="p">,</span>	<span class="cm">/* Decrement source address after every transaction */</span>
	<span class="n">dmacHw_DST_ADDRESS_UPDATE_MODE_INC</span> <span class="o">=</span> <span class="n">dmacHw_REG_CTL_DINC_INC</span><span class="p">,</span>	<span class="cm">/* Increment destination address after every transaction */</span>
	<span class="n">dmacHw_DST_ADDRESS_UPDATE_MODE_DEC</span> <span class="o">=</span> <span class="n">dmacHw_REG_CTL_DINC_DEC</span><span class="p">,</span>	<span class="cm">/* Decrement destination address after every transaction */</span>
	<span class="n">dmacHw_SRC_ADDRESS_UPDATE_MODE_NC</span> <span class="o">=</span> <span class="n">dmacHw_REG_CTL_SINC_NC</span><span class="p">,</span>	<span class="cm">/* No change in source address after every transaction */</span>
	<span class="n">dmacHw_DST_ADDRESS_UPDATE_MODE_NC</span> <span class="o">=</span> <span class="n">dmacHw_REG_CTL_DINC_NC</span>	<span class="cm">/* No change in destination address after every transaction */</span>
<span class="p">}</span> <span class="n">dmacHw_ADDRESS_UPDATE_MODE_e</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">enum</span> <span class="p">{</span>
	<span class="n">dmacHw_FLOW_CONTROL_DMA</span><span class="p">,</span>	<span class="cm">/* DMA working as flow controller (default) */</span>
	<span class="n">dmacHw_FLOW_CONTROL_PERIPHERAL</span>	<span class="cm">/* Peripheral working as flow controller */</span>
<span class="p">}</span> <span class="n">dmacHw_FLOW_CONTROL_e</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">enum</span> <span class="p">{</span>
	<span class="n">dmacHw_TRANSFER_STATUS_BUSY</span><span class="p">,</span>	<span class="cm">/* DMA Transfer ongoing */</span>
	<span class="n">dmacHw_TRANSFER_STATUS_DONE</span><span class="p">,</span>	<span class="cm">/* DMA Transfer completed */</span>
	<span class="n">dmacHw_TRANSFER_STATUS_ERROR</span>	<span class="cm">/* DMA Transfer error */</span>
<span class="p">}</span> <span class="n">dmacHw_TRANSFER_STATUS_e</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">enum</span> <span class="p">{</span>
	<span class="n">dmacHw_INTERRUPT_DISABLE</span><span class="p">,</span>	<span class="cm">/* Interrupt disable  */</span>
	<span class="n">dmacHw_INTERRUPT_ENABLE</span>	<span class="cm">/* Interrupt enable */</span>
<span class="p">}</span> <span class="n">dmacHw_INTERRUPT_e</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">enum</span> <span class="p">{</span>
	<span class="n">dmacHw_INTERRUPT_STATUS_NONE</span> <span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>	<span class="cm">/* No DMA interrupt */</span>
	<span class="n">dmacHw_INTERRUPT_STATUS_TRANS</span> <span class="o">=</span> <span class="mh">0x1</span><span class="p">,</span>	<span class="cm">/* End of DMA transfer interrupt */</span>
	<span class="n">dmacHw_INTERRUPT_STATUS_BLOCK</span> <span class="o">=</span> <span class="mh">0x2</span><span class="p">,</span>	<span class="cm">/* End of block transfer interrupt */</span>
	<span class="n">dmacHw_INTERRUPT_STATUS_ERROR</span> <span class="o">=</span> <span class="mh">0x4</span>	<span class="cm">/* Error interrupt */</span>
<span class="p">}</span> <span class="n">dmacHw_INTERRUPT_STATUS_e</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">enum</span> <span class="p">{</span>
	<span class="n">dmacHw_CONTROLLER_ATTRIB_CHANNEL_NUM</span><span class="p">,</span>	<span class="cm">/* Number of DMA channel */</span>
	<span class="n">dmacHw_CONTROLLER_ATTRIB_CHANNEL_MAX_BLOCK_SIZE</span><span class="p">,</span>	<span class="cm">/* Maximum channel burst size */</span>
	<span class="n">dmacHw_CONTROLLER_ATTRIB_MASTER_INTF_NUM</span><span class="p">,</span>	<span class="cm">/* Number of DMA master interface */</span>
	<span class="n">dmacHw_CONTROLLER_ATTRIB_CHANNEL_BUS_WIDTH</span><span class="p">,</span>	<span class="cm">/* Channel Data bus width */</span>
	<span class="n">dmacHw_CONTROLLER_ATTRIB_CHANNEL_FIFO_SIZE</span>	<span class="cm">/* Channel FIFO size */</span>
<span class="p">}</span> <span class="n">dmacHw_CONTROLLER_ATTRIB_e</span><span class="p">;</span>

<span class="k">typedef</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">dmacHw_HANDLE_t</span><span class="p">;</span>	<span class="cm">/* DMA channel handle */</span>
<span class="k">typedef</span> <span class="kt">uint32_t</span> <span class="n">dmacHw_ID_t</span><span class="p">;</span>	<span class="cm">/* DMA channel Id.  Must be created using</span>
<span class="cm">				   &quot;dmacHw_MAKE_CHANNEL_ID&quot; macro</span>
<span class="cm">				 */</span>
<span class="cm">/* DMA channel configuration parameters */</span>
<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">srcPeripheralPort</span><span class="p">;</span>	<span class="cm">/* Source peripheral port */</span>
	<span class="kt">uint32_t</span> <span class="n">dstPeripheralPort</span><span class="p">;</span>	<span class="cm">/* Destination peripheral port */</span>
	<span class="kt">uint32_t</span> <span class="n">srcStatusRegisterAddress</span><span class="p">;</span>	<span class="cm">/* Source status register address */</span>
	<span class="kt">uint32_t</span> <span class="n">dstStatusRegisterAddress</span><span class="p">;</span>	<span class="cm">/* Destination status register address of type  */</span>

	<span class="kt">uint32_t</span> <span class="n">srcGatherWidth</span><span class="p">;</span>	<span class="cm">/* Number of bytes gathered before successive gather opearation */</span>
	<span class="kt">uint32_t</span> <span class="n">srcGatherJump</span><span class="p">;</span>	<span class="cm">/* Number of bytes jumpped before successive gather opearation */</span>
	<span class="kt">uint32_t</span> <span class="n">dstScatterWidth</span><span class="p">;</span>	<span class="cm">/* Number of bytes sacattered before successive scatter opearation */</span>
	<span class="kt">uint32_t</span> <span class="n">dstScatterJump</span><span class="p">;</span>	<span class="cm">/* Number of bytes jumpped  before successive scatter opearation */</span>
	<span class="kt">uint32_t</span> <span class="n">maxDataPerBlock</span><span class="p">;</span>	<span class="cm">/* Maximum number of bytes to be transferred per block/descrptor.</span>
<span class="cm">					   0 = Maximum possible.</span>
<span class="cm">					 */</span>

	<span class="n">dmacHw_ADDRESS_UPDATE_MODE_e</span> <span class="n">srcUpdate</span><span class="p">;</span>	<span class="cm">/* Source address update mode */</span>
	<span class="n">dmacHw_ADDRESS_UPDATE_MODE_e</span> <span class="n">dstUpdate</span><span class="p">;</span>	<span class="cm">/* Destination address update mode */</span>
	<span class="n">dmacHw_TRANSFER_TYPE_e</span> <span class="n">transferType</span><span class="p">;</span>	<span class="cm">/* DMA transfer type  */</span>
	<span class="n">dmacHw_TRANSFER_MODE_e</span> <span class="n">transferMode</span><span class="p">;</span>	<span class="cm">/* DMA transfer mode */</span>
	<span class="n">dmacHw_MASTER_INTERFACE_e</span> <span class="n">srcMasterInterface</span><span class="p">;</span>	<span class="cm">/* DMA source interface  */</span>
	<span class="n">dmacHw_MASTER_INTERFACE_e</span> <span class="n">dstMasterInterface</span><span class="p">;</span>	<span class="cm">/* DMA destination interface */</span>
	<span class="n">dmacHw_TRANSACTION_WIDTH_e</span> <span class="n">srcMaxTransactionWidth</span><span class="p">;</span>	<span class="cm">/* Source transaction width   */</span>
	<span class="n">dmacHw_TRANSACTION_WIDTH_e</span> <span class="n">dstMaxTransactionWidth</span><span class="p">;</span>	<span class="cm">/* Destination transaction width */</span>
	<span class="n">dmacHw_BURST_WIDTH_e</span> <span class="n">srcMaxBurstWidth</span><span class="p">;</span>	<span class="cm">/* Source burst width */</span>
	<span class="n">dmacHw_BURST_WIDTH_e</span> <span class="n">dstMaxBurstWidth</span><span class="p">;</span>	<span class="cm">/* Destination burst width */</span>
	<span class="n">dmacHw_INTERRUPT_e</span> <span class="n">blockTransferInterrupt</span><span class="p">;</span>	<span class="cm">/* Block trsnafer interrupt */</span>
	<span class="n">dmacHw_INTERRUPT_e</span> <span class="n">completeTransferInterrupt</span><span class="p">;</span>	<span class="cm">/* Complete DMA trsnafer interrupt */</span>
	<span class="n">dmacHw_INTERRUPT_e</span> <span class="n">errorInterrupt</span><span class="p">;</span>	<span class="cm">/* Error interrupt */</span>
	<span class="n">dmacHw_CHANNEL_PRIORITY_e</span> <span class="n">channelPriority</span><span class="p">;</span>	<span class="cm">/* Channel priority */</span>
	<span class="n">dmacHw_FLOW_CONTROL_e</span> <span class="n">flowControler</span><span class="p">;</span>	<span class="cm">/* Data flow controller */</span>
<span class="p">}</span> <span class="n">dmacHw_CONFIG_t</span><span class="p">;</span>

<span class="cm">/****************************************************************************/</span>
<span class="cm">/**</span>
<span class="cm">*  @brief   Initializes DMA</span>
<span class="cm">*</span>
<span class="cm">*  This function initializes DMA CSP driver</span>
<span class="cm">*</span>
<span class="cm">*  @note</span>
<span class="cm">*     Must be called before using any DMA channel</span>
<span class="cm">*/</span>
<span class="cm">/****************************************************************************/</span>
<span class="kt">void</span> <span class="n">dmacHw_initDma</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="cm">/****************************************************************************/</span>
<span class="cm">/**</span>
<span class="cm">*  @brief   Exit function for  DMA</span>
<span class="cm">*</span>
<span class="cm">*  This function isolates DMA from the system</span>
<span class="cm">*</span>
<span class="cm">*/</span>
<span class="cm">/****************************************************************************/</span>
<span class="kt">void</span> <span class="n">dmacHw_exitDma</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="cm">/****************************************************************************/</span>
<span class="cm">/**</span>
<span class="cm">*  @brief   Gets a handle to a DMA channel</span>
<span class="cm">*</span>
<span class="cm">*  This function returns a handle, representing a control block of a particular DMA channel</span>
<span class="cm">*</span>
<span class="cm">*  @return  -1       - On Failure</span>
<span class="cm">*            handle  - On Success, representing a channel control block</span>
<span class="cm">*</span>
<span class="cm">*  @note</span>
<span class="cm">*     None  Channel ID must be created using &quot;dmacHw_MAKE_CHANNEL_ID&quot; macro</span>
<span class="cm">*/</span>
<span class="cm">/****************************************************************************/</span>
<span class="n">dmacHw_HANDLE_t</span> <span class="n">dmacHw_getChannelHandle</span><span class="p">(</span><span class="n">dmacHw_ID_t</span> <span class="n">channelId</span>	<span class="cm">/* [ IN ] DMA Channel Id */</span>
    <span class="p">);</span>

<span class="cm">/****************************************************************************/</span>
<span class="cm">/**</span>
<span class="cm">*  @brief   Initializes a DMA channel for use</span>
<span class="cm">*</span>
<span class="cm">*  This function initializes and resets a DMA channel for use</span>
<span class="cm">*</span>
<span class="cm">*  @return  -1     - On Failure</span>
<span class="cm">*            0     - On Success</span>
<span class="cm">*</span>
<span class="cm">*  @note</span>
<span class="cm">*     None</span>
<span class="cm">*/</span>
<span class="cm">/****************************************************************************/</span>
<span class="kt">int</span> <span class="n">dmacHw_initChannel</span><span class="p">(</span><span class="n">dmacHw_HANDLE_t</span> <span class="n">handle</span>	<span class="cm">/*  [ IN ] DMA Channel handle  */</span>
    <span class="p">);</span>

<span class="cm">/****************************************************************************/</span>
<span class="cm">/**</span>
<span class="cm">*  @brief  Estimates number of descriptor needed to perform certain DMA transfer</span>
<span class="cm">*</span>
<span class="cm">*</span>
<span class="cm">*  @return  On failure : -1</span>
<span class="cm">*           On success : Number of descriptor count</span>
<span class="cm">*</span>
<span class="cm">*</span>
<span class="cm">*/</span>
<span class="cm">/****************************************************************************/</span>
<span class="kt">int</span> <span class="n">dmacHw_calculateDescriptorCount</span><span class="p">(</span><span class="n">dmacHw_CONFIG_t</span> <span class="o">*</span><span class="n">pConfig</span><span class="p">,</span>	<span class="cm">/*   [ IN ] Configuration settings */</span>
				    <span class="kt">void</span> <span class="o">*</span><span class="n">pSrcAddr</span><span class="p">,</span>	<span class="cm">/*   [ IN ] Source (Peripheral/Memory) address */</span>
				    <span class="kt">void</span> <span class="o">*</span><span class="n">pDstAddr</span><span class="p">,</span>	<span class="cm">/*   [ IN ] Destination (Peripheral/Memory) address */</span>
				    <span class="kt">size_t</span> <span class="n">dataLen</span>	<span class="cm">/*   [ IN ] Data length in bytes */</span>
    <span class="p">);</span>

<span class="cm">/****************************************************************************/</span>
<span class="cm">/**</span>
<span class="cm">*  @brief   Initializes descriptor ring</span>
<span class="cm">*</span>
<span class="cm">*  This function will initializes the descriptor ring of a DMA channel</span>
<span class="cm">*</span>
<span class="cm">*</span>
<span class="cm">*  @return   -1 - On failure</span>
<span class="cm">*             0 - On success</span>
<span class="cm">*  @note</span>
<span class="cm">*     - &quot;len&quot; parameter should be obtained from &quot;dmacHw_descriptorLen&quot;</span>
<span class="cm">*     - Descriptor buffer MUST be 32 bit aligned and uncached as it</span>
<span class="cm">*       is accessed by ARM and DMA</span>
<span class="cm">*/</span>
<span class="cm">/****************************************************************************/</span>
<span class="kt">int</span> <span class="n">dmacHw_initDescriptor</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">pDescriptorVirt</span><span class="p">,</span>	<span class="cm">/*  [ IN ] Virtual address of uncahced buffer allocated to form descriptor ring */</span>
			  <span class="kt">uint32_t</span> <span class="n">descriptorPhyAddr</span><span class="p">,</span>	<span class="cm">/*  [ IN ] Physical address of pDescriptorVirt (descriptor buffer) */</span>
			  <span class="kt">uint32_t</span> <span class="n">len</span><span class="p">,</span>	<span class="cm">/*  [ IN ] Size of the pBuf */</span>
			  <span class="kt">uint32_t</span> <span class="n">num</span>	<span class="cm">/*  [ IN ] Number of descriptor in the ring */</span>
    <span class="p">);</span>

<span class="cm">/****************************************************************************/</span>
<span class="cm">/**</span>
<span class="cm">*  @brief  Finds amount of memory required to form a descriptor ring</span>
<span class="cm">*</span>
<span class="cm">*</span>
<span class="cm">*  @return   Number of bytes required to form a descriptor ring</span>
<span class="cm">*</span>
<span class="cm">*</span>
<span class="cm">*  @note</span>
<span class="cm">*     None</span>
<span class="cm">*/</span>
<span class="cm">/****************************************************************************/</span>
<span class="kt">uint32_t</span> <span class="n">dmacHw_descriptorLen</span><span class="p">(</span><span class="kt">uint32_t</span> <span class="n">descCnt</span>	<span class="cm">/*  [ IN ] Number of descriptor in the ring */</span>
    <span class="p">);</span>

<span class="cm">/****************************************************************************/</span>
<span class="cm">/**</span>
<span class="cm">*  @brief   Configure DMA channel</span>
<span class="cm">*</span>
<span class="cm">*  @return  0  : On success</span>
<span class="cm">*           -1 : On failure</span>
<span class="cm">*/</span>
<span class="cm">/****************************************************************************/</span>
<span class="kt">int</span> <span class="n">dmacHw_configChannel</span><span class="p">(</span><span class="n">dmacHw_HANDLE_t</span> <span class="n">handle</span><span class="p">,</span>	<span class="cm">/*  [ IN ] DMA Channel handle  */</span>
			 <span class="n">dmacHw_CONFIG_t</span> <span class="o">*</span><span class="n">pConfig</span>	<span class="cm">/*   [ IN ] Configuration settings */</span>
    <span class="p">);</span>

<span class="cm">/****************************************************************************/</span>
<span class="cm">/**</span>
<span class="cm">*  @brief   Set descriptors for known data length</span>
<span class="cm">*</span>
<span class="cm">*  When DMA has to work as a flow controller, this function prepares the</span>
<span class="cm">*  descriptor chain to transfer data</span>
<span class="cm">*</span>
<span class="cm">*  from:</span>
<span class="cm">*          - Memory to memory</span>
<span class="cm">*          - Peripheral to memory</span>
<span class="cm">*          - Memory to Peripheral</span>
<span class="cm">*          - Peripheral to Peripheral</span>
<span class="cm">*</span>
<span class="cm">*  @return   -1 - On failure</span>
<span class="cm">*             0 - On success</span>
<span class="cm">*</span>
<span class="cm">*/</span>
<span class="cm">/****************************************************************************/</span>
<span class="kt">int</span> <span class="n">dmacHw_setDataDescriptor</span><span class="p">(</span><span class="n">dmacHw_CONFIG_t</span> <span class="o">*</span><span class="n">pConfig</span><span class="p">,</span>	<span class="cm">/*  [ IN ] Configuration settings */</span>
			     <span class="kt">void</span> <span class="o">*</span><span class="n">pDescriptor</span><span class="p">,</span>	<span class="cm">/*  [ IN ] Descriptor buffer  */</span>
			     <span class="kt">void</span> <span class="o">*</span><span class="n">pSrcAddr</span><span class="p">,</span>	<span class="cm">/*  [ IN ] Source (Peripheral/Memory) address */</span>
			     <span class="kt">void</span> <span class="o">*</span><span class="n">pDstAddr</span><span class="p">,</span>	<span class="cm">/*  [ IN ] Destination (Peripheral/Memory) address */</span>
			     <span class="kt">size_t</span> <span class="n">dataLen</span>	<span class="cm">/*  [ IN ] Length in bytes   */</span>
    <span class="p">);</span>

<span class="cm">/****************************************************************************/</span>
<span class="cm">/**</span>
<span class="cm">*  @brief   Indicates whether DMA transfer is in progress or completed</span>
<span class="cm">*</span>
<span class="cm">*  @return   DMA transfer status</span>
<span class="cm">*          dmacHw_TRANSFER_STATUS_BUSY:         DMA Transfer ongoing</span>
<span class="cm">*          dmacHw_TRANSFER_STATUS_DONE:         DMA Transfer completed</span>
<span class="cm">*          dmacHw_TRANSFER_STATUS_ERROR:        DMA Transfer error</span>
<span class="cm">*</span>
<span class="cm">*/</span>
<span class="cm">/****************************************************************************/</span>
<span class="n">dmacHw_TRANSFER_STATUS_e</span> <span class="n">dmacHw_transferCompleted</span><span class="p">(</span><span class="n">dmacHw_HANDLE_t</span> <span class="n">handle</span>	<span class="cm">/*   [ IN ] DMA Channel handle  */</span>
    <span class="p">);</span>

<span class="cm">/****************************************************************************/</span>
<span class="cm">/**</span>
<span class="cm">*  @brief   Set descriptor carrying control information</span>
<span class="cm">*</span>
<span class="cm">*  This function will be used to send specific control information to the device</span>
<span class="cm">*  using the DMA channel</span>
<span class="cm">*</span>
<span class="cm">*</span>
<span class="cm">*  @return  -1 - On failure</span>
<span class="cm">*            0 - On success</span>
<span class="cm">*</span>
<span class="cm">*  @note</span>
<span class="cm">*     None</span>
<span class="cm">*/</span>
<span class="cm">/****************************************************************************/</span>
<span class="kt">int</span> <span class="n">dmacHw_setControlDescriptor</span><span class="p">(</span><span class="n">dmacHw_CONFIG_t</span> <span class="o">*</span><span class="n">pConfig</span><span class="p">,</span>	<span class="cm">/*  [ IN ] Configuration settings */</span>
				<span class="kt">void</span> <span class="o">*</span><span class="n">pDescriptor</span><span class="p">,</span>	<span class="cm">/*  [ IN ] Descriptor buffer  */</span>
				<span class="kt">uint32_t</span> <span class="n">ctlAddress</span><span class="p">,</span>	<span class="cm">/*  [ IN ] Address of the device control register  */</span>
				<span class="kt">uint32_t</span> <span class="n">control</span>	<span class="cm">/*  [ IN ] Device control information */</span>
    <span class="p">);</span>

<span class="cm">/****************************************************************************/</span>
<span class="cm">/**</span>
<span class="cm">*  @brief   Read data DMA transferred to memory</span>
<span class="cm">*</span>
<span class="cm">*  This function will read data that has been DMAed to memory while transferring from:</span>
<span class="cm">*          - Memory to memory</span>
<span class="cm">*          - Peripheral to memory</span>
<span class="cm">*</span>
<span class="cm">*  @return  0 - No more data is available to read</span>
<span class="cm">*           1 - More data might be available to read</span>
<span class="cm">*</span>
<span class="cm">*/</span>
<span class="cm">/****************************************************************************/</span>
<span class="kt">int</span> <span class="n">dmacHw_readTransferredData</span><span class="p">(</span><span class="n">dmacHw_HANDLE_t</span> <span class="n">handle</span><span class="p">,</span>	<span class="cm">/*  [ IN ] DMA Channel handle    */</span>
			       <span class="n">dmacHw_CONFIG_t</span> <span class="o">*</span><span class="n">pConfig</span><span class="p">,</span>	<span class="cm">/*  [ IN ]  Configuration settings */</span>
			       <span class="kt">void</span> <span class="o">*</span><span class="n">pDescriptor</span><span class="p">,</span>	<span class="cm">/*  [ IN ] Descriptor buffer  */</span>
			       <span class="kt">void</span> <span class="o">**</span><span class="n">ppBbuf</span><span class="p">,</span>	<span class="cm">/*  [ OUT ] Data received */</span>
			       <span class="kt">size_t</span> <span class="o">*</span><span class="n">pLlen</span>	<span class="cm">/*  [ OUT ] Length of the data received */</span>
    <span class="p">);</span>

<span class="cm">/****************************************************************************/</span>
<span class="cm">/**</span>
<span class="cm">*  @brief   Prepares descriptor ring, when source peripheral working as a flow controller</span>
<span class="cm">*</span>
<span class="cm">*  This function will form the descriptor ring by allocating buffers, when source peripheral</span>
<span class="cm">*  has to work as a flow controller to transfer data from:</span>
<span class="cm">*           - Peripheral to memory.</span>
<span class="cm">*</span>
<span class="cm">*  @return  -1 - On failure</span>
<span class="cm">*            0 - On success</span>
<span class="cm">*</span>
<span class="cm">*</span>
<span class="cm">*  @note</span>
<span class="cm">*     None</span>
<span class="cm">*/</span>
<span class="cm">/****************************************************************************/</span>
<span class="kt">int</span> <span class="n">dmacHw_setVariableDataDescriptor</span><span class="p">(</span><span class="n">dmacHw_HANDLE_t</span> <span class="n">handle</span><span class="p">,</span>	<span class="cm">/*  [ IN ] DMA Channel handle   */</span>
				     <span class="n">dmacHw_CONFIG_t</span> <span class="o">*</span><span class="n">pConfig</span><span class="p">,</span>	<span class="cm">/*  [ IN ] Configuration settings */</span>
				     <span class="kt">void</span> <span class="o">*</span><span class="n">pDescriptor</span><span class="p">,</span>	<span class="cm">/*  [ IN ] Descriptor buffer  */</span>
				     <span class="kt">uint32_t</span> <span class="n">srcAddr</span><span class="p">,</span>	<span class="cm">/*  [ IN ] Source peripheral address */</span>
				     <span class="kt">void</span> <span class="o">*</span><span class="p">(</span><span class="o">*</span><span class="n">fpAlloc</span><span class="p">)</span> <span class="p">(</span><span class="kt">int</span> <span class="n">len</span><span class="p">),</span>	<span class="cm">/*  [ IN ] Function pointer  that provides destination memory */</span>
				     <span class="kt">int</span> <span class="n">len</span><span class="p">,</span>	<span class="cm">/*  [ IN ] Number of bytes &quot;fpAlloc&quot; will allocate for destination */</span>
				     <span class="kt">int</span> <span class="n">num</span>	<span class="cm">/*  [ IN ] Number of descriptor to set */</span>
    <span class="p">);</span>

<span class="cm">/****************************************************************************/</span>
<span class="cm">/**</span>
<span class="cm">*  @brief   Program channel register to initiate transfer</span>
<span class="cm">*</span>
<span class="cm">*  @return  void</span>
<span class="cm">*</span>
<span class="cm">*</span>
<span class="cm">*  @note</span>
<span class="cm">*     - Descriptor buffer MUST ALWAYS be flushed before calling this function</span>
<span class="cm">*     - This function should also be called from ISR to program the channel with</span>
<span class="cm">*       pending descriptors</span>
<span class="cm">*/</span>
<span class="cm">/****************************************************************************/</span>
<span class="kt">void</span> <span class="n">dmacHw_initiateTransfer</span><span class="p">(</span><span class="n">dmacHw_HANDLE_t</span> <span class="n">handle</span><span class="p">,</span>	<span class="cm">/*   [ IN ] DMA Channel handle */</span>
			     <span class="n">dmacHw_CONFIG_t</span> <span class="o">*</span><span class="n">pConfig</span><span class="p">,</span>	<span class="cm">/*   [ IN ] Configuration settings */</span>
			     <span class="kt">void</span> <span class="o">*</span><span class="n">pDescriptor</span>	<span class="cm">/*   [ IN ] Descriptor buffer  */</span>
    <span class="p">);</span>

<span class="cm">/****************************************************************************/</span>
<span class="cm">/**</span>
<span class="cm">*  @brief   Resets descriptor control information</span>
<span class="cm">*</span>
<span class="cm">*  @return  void</span>
<span class="cm">*/</span>
<span class="cm">/****************************************************************************/</span>
<span class="kt">void</span> <span class="n">dmacHw_resetDescriptorControl</span><span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">pDescriptor</span>	<span class="cm">/*   [ IN ] Descriptor buffer  */</span>
    <span class="p">);</span>

<span class="cm">/****************************************************************************/</span>
<span class="cm">/**</span>
<span class="cm">*  @brief   Program channel register to stop transfer</span>
<span class="cm">*</span>
<span class="cm">*  Ensures the channel is not doing any transfer after calling this function</span>
<span class="cm">*</span>
<span class="cm">*  @return  void</span>
<span class="cm">*</span>
<span class="cm">*/</span>
<span class="cm">/****************************************************************************/</span>
<span class="kt">void</span> <span class="n">dmacHw_stopTransfer</span><span class="p">(</span><span class="n">dmacHw_HANDLE_t</span> <span class="n">handle</span>	<span class="cm">/*   [ IN ] DMA Channel handle */</span>
    <span class="p">);</span>

<span class="cm">/****************************************************************************/</span>
<span class="cm">/**</span>
<span class="cm">*  @brief   Check the existence of pending descriptor</span>
<span class="cm">*</span>
<span class="cm">*  This function confirmes if there is any pending descriptor in the chain</span>
<span class="cm">*  to program the channel</span>
<span class="cm">*</span>
<span class="cm">*  @return  1 : Channel need to be programmed with pending descriptor</span>
<span class="cm">*           0 : No more pending descriptor to programe the channel</span>
<span class="cm">*</span>
<span class="cm">*  @note</span>
<span class="cm">*     - This function should be called from ISR in case there are pending</span>
<span class="cm">*       descriptor to program the channel.</span>
<span class="cm">*</span>
<span class="cm">*     Example:</span>
<span class="cm">*</span>
<span class="cm">*     dmac_isr ()</span>
<span class="cm">*     {</span>
<span class="cm">*         ...</span>
<span class="cm">*         if (dmacHw_descriptorPending (handle))</span>
<span class="cm">*         {</span>
<span class="cm">*            dmacHw_initiateTransfer (handle);</span>
<span class="cm">*         }</span>
<span class="cm">*     }</span>
<span class="cm">*</span>
<span class="cm">*/</span>
<span class="cm">/****************************************************************************/</span>
<span class="kt">uint32_t</span> <span class="n">dmacHw_descriptorPending</span><span class="p">(</span><span class="n">dmacHw_HANDLE_t</span> <span class="n">handle</span><span class="p">,</span>	<span class="cm">/*   [ IN ] DMA Channel handle */</span>
				  <span class="kt">void</span> <span class="o">*</span><span class="n">pDescriptor</span>	<span class="cm">/*   [ IN ] Descriptor buffer */</span>
    <span class="p">);</span>

<span class="cm">/****************************************************************************/</span>
<span class="cm">/**</span>
<span class="cm">*  @brief   Deallocates source or destination memory, allocated</span>
<span class="cm">*</span>
<span class="cm">*  This function can be called to deallocate data memory that was DMAed successfully</span>
<span class="cm">*</span>
<span class="cm">*  @return  -1  - On failure</span>
<span class="cm">*            0  - On success</span>
<span class="cm">*</span>
<span class="cm">*  @note</span>
<span class="cm">*     This function will be called ONLY, when source OR destination address is pointing</span>
<span class="cm">*     to dynamic memory</span>
<span class="cm">*/</span>
<span class="cm">/****************************************************************************/</span>
<span class="kt">int</span> <span class="n">dmacHw_freeMem</span><span class="p">(</span><span class="n">dmacHw_CONFIG_t</span> <span class="o">*</span><span class="n">pConfig</span><span class="p">,</span>	<span class="cm">/*  [ IN ] Configuration settings */</span>
		   <span class="kt">void</span> <span class="o">*</span><span class="n">pDescriptor</span><span class="p">,</span>	<span class="cm">/*  [ IN ] Descriptor buffer  */</span>
		   <span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">fpFree</span><span class="p">)</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="p">)</span>	<span class="cm">/*  [ IN ] Function pointer to free data memory */</span>
    <span class="p">);</span>

<span class="cm">/****************************************************************************/</span>
<span class="cm">/**</span>
<span class="cm">*  @brief   Clears the interrupt</span>
<span class="cm">*</span>
<span class="cm">*  This function clears the DMA channel specific interrupt</span>
<span class="cm">*</span>
<span class="cm">*  @return   N/A</span>
<span class="cm">*</span>
<span class="cm">*  @note</span>
<span class="cm">*     Must be called under the context of ISR</span>
<span class="cm">*/</span>
<span class="cm">/****************************************************************************/</span>
<span class="kt">void</span> <span class="n">dmacHw_clearInterrupt</span><span class="p">(</span><span class="n">dmacHw_HANDLE_t</span> <span class="n">handle</span>	<span class="cm">/*  [ IN ] DMA Channel handle  */</span>
    <span class="p">);</span>

<span class="cm">/****************************************************************************/</span>
<span class="cm">/**</span>
<span class="cm">*  @brief   Returns the cause of channel specific DMA interrupt</span>
<span class="cm">*</span>
<span class="cm">*  This function returns the cause of interrupt</span>
<span class="cm">*</span>
<span class="cm">*  @return  Interrupt status, each bit representing a specific type of interrupt</span>
<span class="cm">*           of type dmacHw_INTERRUPT_STATUS_e</span>
<span class="cm">*  @note</span>
<span class="cm">*           This function should be called under the context of ISR</span>
<span class="cm">*/</span>
<span class="cm">/****************************************************************************/</span>
<span class="n">dmacHw_INTERRUPT_STATUS_e</span> <span class="n">dmacHw_getInterruptStatus</span><span class="p">(</span><span class="n">dmacHw_HANDLE_t</span> <span class="n">handle</span>	<span class="cm">/*  [ IN ] DMA Channel handle  */</span>
    <span class="p">);</span>

<span class="cm">/****************************************************************************/</span>
<span class="cm">/**</span>
<span class="cm">*  @brief   Indentifies a DMA channel causing interrupt</span>
<span class="cm">*</span>
<span class="cm">*  This functions returns a channel causing interrupt of type dmacHw_INTERRUPT_STATUS_e</span>
<span class="cm">*</span>
<span class="cm">*  @return  NULL   : No channel causing DMA interrupt</span>
<span class="cm">*           ! NULL : Handle to a channel causing DMA interrupt</span>
<span class="cm">*  @note</span>
<span class="cm">*     dmacHw_clearInterrupt() must be called with a valid handle after calling this function</span>
<span class="cm">*/</span>
<span class="cm">/****************************************************************************/</span>
<span class="n">dmacHw_HANDLE_t</span> <span class="n">dmacHw_getInterruptSource</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="cm">/****************************************************************************/</span>
<span class="cm">/**</span>
<span class="cm">*  @brief   Sets channel specific user data</span>
<span class="cm">*</span>
<span class="cm">*  This function associates user data to a specific DMA channel</span>
<span class="cm">*</span>
<span class="cm">*/</span>
<span class="cm">/****************************************************************************/</span>
<span class="kt">void</span> <span class="n">dmacHw_setChannelUserData</span><span class="p">(</span><span class="n">dmacHw_HANDLE_t</span> <span class="n">handle</span><span class="p">,</span>	<span class="cm">/*  [ IN ] DMA Channel handle  */</span>
			       <span class="kt">void</span> <span class="o">*</span><span class="n">userData</span>	<span class="cm">/*  [ IN ] User data  */</span>
    <span class="p">);</span>

<span class="cm">/****************************************************************************/</span>
<span class="cm">/**</span>
<span class="cm">*  @brief   Gets channel specific user data</span>
<span class="cm">*</span>
<span class="cm">*  This function returns user data specific to a DMA channel</span>
<span class="cm">*</span>
<span class="cm">*  @return   user data</span>
<span class="cm">*/</span>
<span class="cm">/****************************************************************************/</span>
<span class="kt">void</span> <span class="o">*</span><span class="n">dmacHw_getChannelUserData</span><span class="p">(</span><span class="n">dmacHw_HANDLE_t</span> <span class="n">handle</span>	<span class="cm">/*  [ IN ] DMA Channel handle  */</span>
    <span class="p">);</span>

<span class="cm">/****************************************************************************/</span>
<span class="cm">/**</span>
<span class="cm">*  @brief   Displays channel specific registers and other control parameters</span>
<span class="cm">*</span>
<span class="cm">*</span>
<span class="cm">*  @return  void</span>
<span class="cm">*</span>
<span class="cm">*  @note</span>
<span class="cm">*     None</span>
<span class="cm">*/</span>
<span class="cm">/****************************************************************************/</span>
<span class="kt">void</span> <span class="n">dmacHw_printDebugInfo</span><span class="p">(</span><span class="n">dmacHw_HANDLE_t</span> <span class="n">handle</span><span class="p">,</span>	<span class="cm">/*  [ IN ] DMA Channel handle  */</span>
			   <span class="kt">void</span> <span class="o">*</span><span class="n">pDescriptor</span><span class="p">,</span>	<span class="cm">/*  [ IN ] Descriptor buffer  */</span>
			   <span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">fpPrint</span><span class="p">)</span> <span class="p">(</span><span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="p">,</span> <span class="p">...)</span>	<span class="cm">/*  [ IN ] Print callback function */</span>
    <span class="p">);</span>

<span class="cm">/****************************************************************************/</span>
<span class="cm">/**</span>
<span class="cm">*  @brief   Provides DMA controller attributes</span>
<span class="cm">*</span>
<span class="cm">*</span>
<span class="cm">*  @return  DMA controller attributes</span>
<span class="cm">*</span>
<span class="cm">*  @note</span>
<span class="cm">*     None</span>
<span class="cm">*/</span>
<span class="cm">/****************************************************************************/</span>
<span class="kt">uint32_t</span> <span class="n">dmacHw_getDmaControllerAttribute</span><span class="p">(</span><span class="n">dmacHw_HANDLE_t</span> <span class="n">handle</span><span class="p">,</span>	<span class="cm">/*  [ IN ]  DMA Channel handle  */</span>
					  <span class="n">dmacHw_CONTROLLER_ATTRIB_e</span> <span class="n">attr</span>	<span class="cm">/*  [ IN ]  DMA Controller attribute of type  dmacHw_CONTROLLER_ATTRIB_e */</span>
    <span class="p">);</span>

<span class="cp">#endif </span><span class="cm">/* _DMACHW_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
