<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1034" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1034{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_1034{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_1034{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_1034{left:95px;bottom:886px;}
#t5_1034{left:121px;bottom:886px;letter-spacing:-0.38px;word-spacing:-0.23px;}
#t6_1034{left:121px;bottom:869px;letter-spacing:-0.19px;word-spacing:-0.87px;}
#t7_1034{left:121px;bottom:852px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t8_1034{left:121px;bottom:836px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t9_1034{left:121px;bottom:819px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#ta_1034{left:120px;bottom:794px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tb_1034{left:121px;bottom:778px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tc_1034{left:121px;bottom:761px;letter-spacing:-0.14px;word-spacing:0.03px;}
#td_1034{left:121px;bottom:744px;letter-spacing:-0.14px;word-spacing:0.02px;}
#te_1034{left:120px;bottom:719px;letter-spacing:-0.14px;word-spacing:0.03px;}
#tf_1034{left:121px;bottom:703px;letter-spacing:-0.13px;}
#tg_1034{left:121px;bottom:686px;letter-spacing:-0.13px;word-spacing:-0.56px;}
#th_1034{left:251px;bottom:686px;}
#ti_1034{left:260px;bottom:686px;letter-spacing:-0.13px;word-spacing:-0.57px;}
#tj_1034{left:473px;bottom:686px;}
#tk_1034{left:486px;bottom:686px;letter-spacing:-0.13px;word-spacing:0.02px;}
#tl_1034{left:545px;bottom:686px;}
#tm_1034{left:558px;bottom:686px;letter-spacing:-0.13px;word-spacing:-0.54px;}
#tn_1034{left:121px;bottom:669px;letter-spacing:-0.14px;word-spacing:-0.01px;}
#to_1034{left:95px;bottom:645px;}
#tp_1034{left:121px;bottom:645px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tq_1034{left:121px;bottom:628px;letter-spacing:-0.22px;word-spacing:-0.28px;}
#tr_1034{left:95px;bottom:603px;}
#ts_1034{left:121px;bottom:603px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tt_1034{left:121px;bottom:587px;letter-spacing:-0.35px;word-spacing:0.43px;}
#tu_1034{left:95px;bottom:562px;}
#tv_1034{left:121px;bottom:562px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tw_1034{left:121px;bottom:545px;letter-spacing:-0.26px;word-spacing:-0.14px;}
#tx_1034{left:95px;bottom:521px;}
#ty_1034{left:121px;bottom:521px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tz_1034{left:121px;bottom:504px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t10_1034{left:121px;bottom:487px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t11_1034{left:95px;bottom:463px;}
#t12_1034{left:121px;bottom:463px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t13_1034{left:121px;bottom:446px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t14_1034{left:95px;bottom:422px;}
#t15_1034{left:121px;bottom:422px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#t16_1034{left:121px;bottom:405px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t17_1034{left:121px;bottom:388px;letter-spacing:-0.26px;word-spacing:-0.14px;}
#t18_1034{left:257px;bottom:395px;}
#t19_1034{left:121px;bottom:364px;letter-spacing:-0.15px;word-spacing:-0.93px;}
#t1a_1034{left:121px;bottom:347px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1b_1034{left:121px;bottom:322px;letter-spacing:-0.15px;word-spacing:-1.25px;}
#t1c_1034{left:196px;bottom:322px;letter-spacing:-0.13px;word-spacing:-1.24px;}
#t1d_1034{left:310px;bottom:322px;letter-spacing:-0.14px;word-spacing:-1.27px;}
#t1e_1034{left:121px;bottom:305px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1f_1034{left:121px;bottom:289px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1g_1034{left:121px;bottom:272px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t1h_1034{left:121px;bottom:245px;}
#t1i_1034{left:147px;bottom:247px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1j_1034{left:147px;bottom:231px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1k_1034{left:121px;bottom:204px;}
#t1l_1034{left:147px;bottom:206px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1m_1034{left:147px;bottom:189px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t1n_1034{left:81px;bottom:1025px;letter-spacing:-0.15px;}
#t1o_1034{left:232px;bottom:1025px;letter-spacing:-0.1px;}
#t1p_1034{left:244px;bottom:1004px;letter-spacing:-0.11px;}
#t1q_1034{left:244px;bottom:987px;letter-spacing:-0.1px;}
#t1r_1034{left:244px;bottom:970px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t1s_1034{left:244px;bottom:953px;letter-spacing:-0.11px;}
#t1t_1034{left:81px;bottom:924px;letter-spacing:-0.14px;}
#t1u_1034{left:232px;bottom:924px;letter-spacing:-0.11px;}
#t1v_1034{left:69px;bottom:149px;letter-spacing:-0.13px;}
#t1w_1034{left:91px;bottom:149px;letter-spacing:-0.11px;}
#t1x_1034{left:91px;bottom:133px;letter-spacing:-0.11px;}
#t1y_1034{left:91px;bottom:116px;letter-spacing:-0.12px;}
#t1z_1034{left:266px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.08px;}
#t20_1034{left:352px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.02px;}
#t21_1034{left:81px;bottom:1054px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t22_1034{left:232px;bottom:1054px;letter-spacing:-0.14px;}

.s1_1034{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1034{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1034{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_1034{font-size:14px;font-family:Verdana-Italic_3eb;color:#000;}
.s5_1034{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s6_1034{font-size:18px;font-family:TimesNewRoman_3ec;color:#000;}
.s7_1034{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s8_1034{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s9_1034{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1034" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_3eb;
	src: url("fonts/Verdana-Italic_3eb.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1034Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1034" style="-webkit-user-select: none;"><object width="935" height="1210" data="1034/1034.svg" type="image/svg+xml" id="pdf1034" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1034" class="t s1_1034">28-6 </span><span id="t2_1034" class="t s1_1034">Vol. 3C </span>
<span id="t3_1034" class="t s2_1034">VM EXITS </span>
<span id="t4_1034" class="t s3_1034">— </span><span id="t5_1034" class="t s3_1034">For INVEPT, INVPCID, INVVPID, LGDT, LIDT, LLDT, LTR, SGDT, SIDT, SLDT, STR, VMCLEAR, VMPTRLD, </span>
<span id="t6_1034" class="t s3_1034">VMPTRST, VMREAD, VMWRITE, VMXON, XRSTORS, and XSAVES, the exit qualification receives the value of </span>
<span id="t7_1034" class="t s3_1034">the instruction’s displacement field, which is sign-extended to 64 bits if necessary (32 bits on processors </span>
<span id="t8_1034" class="t s3_1034">that do not support Intel 64 architecture). If the instruction has no displacement (for example, has a </span>
<span id="t9_1034" class="t s3_1034">register operand), zero is stored into the exit qualification. </span>
<span id="ta_1034" class="t s3_1034">On processors that support Intel 64 architecture, an exception is made for RIP-relative addressing (used </span>
<span id="tb_1034" class="t s3_1034">only in 64-bit mode). Such addressing causes an instruction to use an address that is the sum of the </span>
<span id="tc_1034" class="t s3_1034">displacement field and the value of RIP that references the following instruction. In this case, the exit </span>
<span id="td_1034" class="t s3_1034">qualification is loaded with the sum of the displacement field and the appropriate RIP value. </span>
<span id="te_1034" class="t s3_1034">In all cases, bits of this field beyond the instruction’s address size are undefined. For example, suppose </span>
<span id="tf_1034" class="t s3_1034">that the address-size field in the VM-exit instruction-information field (see Section 25.9.4 and Section </span>
<span id="tg_1034" class="t s3_1034">28.2.5) reports an </span><span id="th_1034" class="t s4_1034">n</span><span id="ti_1034" class="t s3_1034">-bit address size. Then bits 63:</span><span id="tj_1034" class="t s4_1034">n </span><span id="tk_1034" class="t s3_1034">(bits 31:</span><span id="tl_1034" class="t s4_1034">n </span><span id="tm_1034" class="t s3_1034">on processors that do not support Intel 64 </span>
<span id="tn_1034" class="t s3_1034">architecture) of the instruction displacement are undefined. </span>
<span id="to_1034" class="t s3_1034">— </span><span id="tp_1034" class="t s3_1034">For a control-register access, the exit qualification contains information about the access and has the </span>
<span id="tq_1034" class="t s3_1034">format given in Table 28-3. </span>
<span id="tr_1034" class="t s3_1034">— </span><span id="ts_1034" class="t s3_1034">For MOV DR, the exit qualification contains information about the instruction and has the format given in </span>
<span id="tt_1034" class="t s3_1034">Table 28-4. </span>
<span id="tu_1034" class="t s3_1034">— </span><span id="tv_1034" class="t s3_1034">For an I/O instruction, the exit qualification contains information about the instruction and has the format </span>
<span id="tw_1034" class="t s3_1034">given in Table 28-5. </span>
<span id="tx_1034" class="t s3_1034">— </span><span id="ty_1034" class="t s3_1034">For MWAIT, the exit qualification contains a value that indicates whether address-range monitoring </span>
<span id="tz_1034" class="t s3_1034">hardware was armed. The exit qualification is set either to 0 (if address-range monitoring hardware is not </span>
<span id="t10_1034" class="t s3_1034">armed) or to 1 (if address-range monitoring hardware is armed). </span>
<span id="t11_1034" class="t s3_1034">— </span><span id="t12_1034" class="t s3_1034">WBINVD and WBNOINVD use the same basic exit reason (see Appendix C). For WBINVD, the exit qualifi- </span>
<span id="t13_1034" class="t s3_1034">cation is 0, while for WBNOINVD it is 1. </span>
<span id="t14_1034" class="t s3_1034">— </span><span id="t15_1034" class="t s3_1034">For an APIC-access VM exit resulting from a linear access or a guest-physical access to the APIC-access </span>
<span id="t16_1034" class="t s3_1034">page (see Section 30.4), the exit qualification contains information about the access and has the format </span>
<span id="t17_1034" class="t s3_1034">given in Table 28-6. </span>
<span id="t18_1034" class="t s5_1034">1 </span>
<span id="t19_1034" class="t s3_1034">If the access to the APIC-access page occurred during execution of an instruction in enclave mode (and not </span>
<span id="t1a_1034" class="t s3_1034">during delivery of an event incident to enclave mode), bits 11:0 of the exit qualification are cleared. </span>
<span id="t1b_1034" class="t s3_1034">Such a VM </span><span id="t1c_1034" class="t s3_1034">exit that set bits </span><span id="t1d_1034" class="t s3_1034">15:12 of the exit qualification to 0000b (data read during instruction execution) </span>
<span id="t1e_1034" class="t s3_1034">or 0001b (data write during instruction execution) set bit 12—which distinguishes data read from data </span>
<span id="t1f_1034" class="t s3_1034">write—to that which would have been stored in bit 1—W/R—of the page-fault error code had the access </span>
<span id="t1g_1034" class="t s3_1034">caused a page fault instead of an APIC-access VM exit. This implies the following: </span>
<span id="t1h_1034" class="t s6_1034">• </span><span id="t1i_1034" class="t s3_1034">For an APIC-access VM exit caused by the CLFLUSH and CLFLUSHOPT instructions, the access type is </span>
<span id="t1j_1034" class="t s3_1034">“data read during instruction execution.” </span>
<span id="t1k_1034" class="t s6_1034">• </span><span id="t1l_1034" class="t s3_1034">For an APIC-access VM exit caused by the ENTER instruction, the access type is “data write during </span>
<span id="t1m_1034" class="t s3_1034">instruction execution.” </span>
<span id="t1n_1034" class="t s7_1034">31:30 </span><span id="t1o_1034" class="t s7_1034">Source of task switch initiation: </span>
<span id="t1p_1034" class="t s7_1034">0: CALL instruction </span>
<span id="t1q_1034" class="t s7_1034">1: IRET instruction </span>
<span id="t1r_1034" class="t s7_1034">2: JMP instruction </span>
<span id="t1s_1034" class="t s7_1034">3: Task gate in IDT </span>
<span id="t1t_1034" class="t s7_1034">63:32 </span><span id="t1u_1034" class="t s7_1034">Not currently defined. These bits exist only on processors that support Intel 64 architecture. </span>
<span id="t1v_1034" class="t s7_1034">1. </span><span id="t1w_1034" class="t s7_1034">The exit qualification is undefined if the access was part of the logging of a branch record or a processor-event-based-sampling </span>
<span id="t1x_1034" class="t s7_1034">(PEBS) record to the DS save area. It is recommended that software configure the paging structures so that no address in the DS </span>
<span id="t1y_1034" class="t s7_1034">save area translates to an address on the APIC-access page. </span>
<span id="t1z_1034" class="t s8_1034">Table 28-2. </span><span id="t20_1034" class="t s8_1034">Exit Qualification for Task Switches (Contd.) </span>
<span id="t21_1034" class="t s9_1034">Bit Position(s) </span><span id="t22_1034" class="t s9_1034">Contents </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
