--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf nexys3.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2016-11-22)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3433 paths analyzed, 351 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.464ns.
--------------------------------------------------------------------------------

Paths for end point clks/oneHzDiv (SLICE_X23Y26.CE), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/blinkHzCount_1 (FF)
  Destination:          clks/oneHzDiv (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.411ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.337 - 0.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/blinkHzCount_1 to clks/oneHzDiv
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y17.BQ      Tcko                  0.391   clks/blinkHzCount<3>
                                                       clks/blinkHzCount_1
    SLICE_X12Y24.A1      net (fanout=7)        1.325   clks/blinkHzCount<1>
    SLICE_X12Y24.A       Tilo                  0.205   clks/oneHzCount[31]_GND_3_o_equal_2_o<31>2
                                                       clks/oneHzCount[31]_GND_3_o_equal_2_o<31>3
    SLICE_X2Y28.A4       net (fanout=2)        1.290   clks/oneHzCount[31]_GND_3_o_equal_2_o<31>2
    SLICE_X2Y28.A        Tilo                  0.203   clks/oneHzCount<16>
                                                       clks/oneHzCount[31]_GND_3_o_equal_2_o<31>5_1
    SLICE_X23Y26.CE      net (fanout=9)        1.681   clks/oneHzCount[31]_GND_3_o_equal_2_o<31>5
    SLICE_X23Y26.CLK     Tceck                 0.316   clks/oneHzDiv
                                                       clks/oneHzDiv
    -------------------------------------------------  ---------------------------
    Total                                      5.411ns (1.115ns logic, 4.296ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/blinkHzCount_0 (FF)
  Destination:          clks/oneHzDiv (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.281ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.337 - 0.355)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/blinkHzCount_0 to clks/oneHzDiv
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y17.AQ      Tcko                  0.391   clks/blinkHzCount<3>
                                                       clks/blinkHzCount_0
    SLICE_X12Y24.A3      net (fanout=7)        1.195   clks/blinkHzCount<0>
    SLICE_X12Y24.A       Tilo                  0.205   clks/oneHzCount[31]_GND_3_o_equal_2_o<31>2
                                                       clks/oneHzCount[31]_GND_3_o_equal_2_o<31>3
    SLICE_X2Y28.A4       net (fanout=2)        1.290   clks/oneHzCount[31]_GND_3_o_equal_2_o<31>2
    SLICE_X2Y28.A        Tilo                  0.203   clks/oneHzCount<16>
                                                       clks/oneHzCount[31]_GND_3_o_equal_2_o<31>5_1
    SLICE_X23Y26.CE      net (fanout=9)        1.681   clks/oneHzCount[31]_GND_3_o_equal_2_o<31>5
    SLICE_X23Y26.CLK     Tceck                 0.316   clks/oneHzDiv
                                                       clks/oneHzDiv
    -------------------------------------------------  ---------------------------
    Total                                      5.281ns (1.115ns logic, 4.166ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.772ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/blinkHzCount_4 (FF)
  Destination:          clks/oneHzDiv (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.176ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.337 - 0.354)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/blinkHzCount_4 to clks/oneHzDiv
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y18.AQ      Tcko                  0.391   clks/blinkHzCount<7>
                                                       clks/blinkHzCount_4
    SLICE_X12Y24.A2      net (fanout=6)        1.090   clks/blinkHzCount<4>
    SLICE_X12Y24.A       Tilo                  0.205   clks/oneHzCount[31]_GND_3_o_equal_2_o<31>2
                                                       clks/oneHzCount[31]_GND_3_o_equal_2_o<31>3
    SLICE_X2Y28.A4       net (fanout=2)        1.290   clks/oneHzCount[31]_GND_3_o_equal_2_o<31>2
    SLICE_X2Y28.A        Tilo                  0.203   clks/oneHzCount<16>
                                                       clks/oneHzCount[31]_GND_3_o_equal_2_o<31>5_1
    SLICE_X23Y26.CE      net (fanout=9)        1.681   clks/oneHzCount[31]_GND_3_o_equal_2_o<31>5
    SLICE_X23Y26.CLK     Tceck                 0.316   clks/oneHzDiv
                                                       clks/oneHzDiv
    -------------------------------------------------  ---------------------------
    Total                                      5.176ns (1.115ns logic, 4.061ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Paths for end point clks/oneHzCount_7 (SLICE_X1Y26.A4), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/blinkHzCount_1 (FF)
  Destination:          clks/oneHzCount_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.431ns (Levels of Logic = 3)
  Clock Path Skew:      0.024ns (0.284 - 0.260)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/blinkHzCount_1 to clks/oneHzCount_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y17.BQ      Tcko                  0.391   clks/blinkHzCount<3>
                                                       clks/blinkHzCount_1
    SLICE_X12Y24.A1      net (fanout=7)        1.325   clks/blinkHzCount<1>
    SLICE_X12Y24.A       Tilo                  0.205   clks/oneHzCount[31]_GND_3_o_equal_2_o<31>2
                                                       clks/oneHzCount[31]_GND_3_o_equal_2_o<31>3
    SLICE_X2Y28.A4       net (fanout=2)        1.290   clks/oneHzCount[31]_GND_3_o_equal_2_o<31>2
    SLICE_X2Y28.A        Tilo                  0.203   clks/oneHzCount<16>
                                                       clks/oneHzCount[31]_GND_3_o_equal_2_o<31>5_1
    SLICE_X1Y26.A4       net (fanout=9)        0.695   clks/oneHzCount[31]_GND_3_o_equal_2_o<31>5
    SLICE_X1Y26.CLK      Tas                   0.322   clks/oneHzCount<10>
                                                       clks/Mcount_oneHzCount_eqn_71
                                                       clks/oneHzCount_7
    -------------------------------------------------  ---------------------------
    Total                                      4.431ns (1.121ns logic, 3.310ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/blinkHzCount_0 (FF)
  Destination:          clks/oneHzCount_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.301ns (Levels of Logic = 3)
  Clock Path Skew:      0.024ns (0.284 - 0.260)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/blinkHzCount_0 to clks/oneHzCount_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y17.AQ      Tcko                  0.391   clks/blinkHzCount<3>
                                                       clks/blinkHzCount_0
    SLICE_X12Y24.A3      net (fanout=7)        1.195   clks/blinkHzCount<0>
    SLICE_X12Y24.A       Tilo                  0.205   clks/oneHzCount[31]_GND_3_o_equal_2_o<31>2
                                                       clks/oneHzCount[31]_GND_3_o_equal_2_o<31>3
    SLICE_X2Y28.A4       net (fanout=2)        1.290   clks/oneHzCount[31]_GND_3_o_equal_2_o<31>2
    SLICE_X2Y28.A        Tilo                  0.203   clks/oneHzCount<16>
                                                       clks/oneHzCount[31]_GND_3_o_equal_2_o<31>5_1
    SLICE_X1Y26.A4       net (fanout=9)        0.695   clks/oneHzCount[31]_GND_3_o_equal_2_o<31>5
    SLICE_X1Y26.CLK      Tas                   0.322   clks/oneHzCount<10>
                                                       clks/Mcount_oneHzCount_eqn_71
                                                       clks/oneHzCount_7
    -------------------------------------------------  ---------------------------
    Total                                      4.301ns (1.121ns logic, 3.180ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/blinkHzCount_4 (FF)
  Destination:          clks/oneHzCount_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.196ns (Levels of Logic = 3)
  Clock Path Skew:      0.025ns (0.284 - 0.259)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/blinkHzCount_4 to clks/oneHzCount_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y18.AQ      Tcko                  0.391   clks/blinkHzCount<7>
                                                       clks/blinkHzCount_4
    SLICE_X12Y24.A2      net (fanout=6)        1.090   clks/blinkHzCount<4>
    SLICE_X12Y24.A       Tilo                  0.205   clks/oneHzCount[31]_GND_3_o_equal_2_o<31>2
                                                       clks/oneHzCount[31]_GND_3_o_equal_2_o<31>3
    SLICE_X2Y28.A4       net (fanout=2)        1.290   clks/oneHzCount[31]_GND_3_o_equal_2_o<31>2
    SLICE_X2Y28.A        Tilo                  0.203   clks/oneHzCount<16>
                                                       clks/oneHzCount[31]_GND_3_o_equal_2_o<31>5_1
    SLICE_X1Y26.A4       net (fanout=9)        0.695   clks/oneHzCount[31]_GND_3_o_equal_2_o<31>5
    SLICE_X1Y26.CLK      Tas                   0.322   clks/oneHzCount<10>
                                                       clks/Mcount_oneHzCount_eqn_71
                                                       clks/oneHzCount_7
    -------------------------------------------------  ---------------------------
    Total                                      4.196ns (1.121ns logic, 3.075ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------

Paths for end point clks/oneHzCount_10 (SLICE_X1Y26.D4), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/blinkHzCount_1 (FF)
  Destination:          clks/oneHzCount_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.393ns (Levels of Logic = 3)
  Clock Path Skew:      0.024ns (0.284 - 0.260)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/blinkHzCount_1 to clks/oneHzCount_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y17.BQ      Tcko                  0.391   clks/blinkHzCount<3>
                                                       clks/blinkHzCount_1
    SLICE_X12Y24.A1      net (fanout=7)        1.325   clks/blinkHzCount<1>
    SLICE_X12Y24.A       Tilo                  0.205   clks/oneHzCount[31]_GND_3_o_equal_2_o<31>2
                                                       clks/oneHzCount[31]_GND_3_o_equal_2_o<31>3
    SLICE_X2Y28.A4       net (fanout=2)        1.290   clks/oneHzCount[31]_GND_3_o_equal_2_o<31>2
    SLICE_X2Y28.A        Tilo                  0.203   clks/oneHzCount<16>
                                                       clks/oneHzCount[31]_GND_3_o_equal_2_o<31>5_1
    SLICE_X1Y26.D4       net (fanout=9)        0.657   clks/oneHzCount[31]_GND_3_o_equal_2_o<31>5
    SLICE_X1Y26.CLK      Tas                   0.322   clks/oneHzCount<10>
                                                       clks/Mcount_oneHzCount_eqn_101
                                                       clks/oneHzCount_10
    -------------------------------------------------  ---------------------------
    Total                                      4.393ns (1.121ns logic, 3.272ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/blinkHzCount_0 (FF)
  Destination:          clks/oneHzCount_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.263ns (Levels of Logic = 3)
  Clock Path Skew:      0.024ns (0.284 - 0.260)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/blinkHzCount_0 to clks/oneHzCount_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y17.AQ      Tcko                  0.391   clks/blinkHzCount<3>
                                                       clks/blinkHzCount_0
    SLICE_X12Y24.A3      net (fanout=7)        1.195   clks/blinkHzCount<0>
    SLICE_X12Y24.A       Tilo                  0.205   clks/oneHzCount[31]_GND_3_o_equal_2_o<31>2
                                                       clks/oneHzCount[31]_GND_3_o_equal_2_o<31>3
    SLICE_X2Y28.A4       net (fanout=2)        1.290   clks/oneHzCount[31]_GND_3_o_equal_2_o<31>2
    SLICE_X2Y28.A        Tilo                  0.203   clks/oneHzCount<16>
                                                       clks/oneHzCount[31]_GND_3_o_equal_2_o<31>5_1
    SLICE_X1Y26.D4       net (fanout=9)        0.657   clks/oneHzCount[31]_GND_3_o_equal_2_o<31>5
    SLICE_X1Y26.CLK      Tas                   0.322   clks/oneHzCount<10>
                                                       clks/Mcount_oneHzCount_eqn_101
                                                       clks/oneHzCount_10
    -------------------------------------------------  ---------------------------
    Total                                      4.263ns (1.121ns logic, 3.142ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.832ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clks/blinkHzCount_4 (FF)
  Destination:          clks/oneHzCount_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.158ns (Levels of Logic = 3)
  Clock Path Skew:      0.025ns (0.284 - 0.259)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clks/blinkHzCount_4 to clks/oneHzCount_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y18.AQ      Tcko                  0.391   clks/blinkHzCount<7>
                                                       clks/blinkHzCount_4
    SLICE_X12Y24.A2      net (fanout=6)        1.090   clks/blinkHzCount<4>
    SLICE_X12Y24.A       Tilo                  0.205   clks/oneHzCount[31]_GND_3_o_equal_2_o<31>2
                                                       clks/oneHzCount[31]_GND_3_o_equal_2_o<31>3
    SLICE_X2Y28.A4       net (fanout=2)        1.290   clks/oneHzCount[31]_GND_3_o_equal_2_o<31>2
    SLICE_X2Y28.A        Tilo                  0.203   clks/oneHzCount<16>
                                                       clks/oneHzCount[31]_GND_3_o_equal_2_o<31>5_1
    SLICE_X1Y26.D4       net (fanout=9)        0.657   clks/oneHzCount[31]_GND_3_o_equal_2_o<31>5
    SLICE_X1Y26.CLK      Tas                   0.322   clks/oneHzCount<10>
                                                       clks/Mcount_oneHzCount_eqn_101
                                                       clks/oneHzCount_10
    -------------------------------------------------  ---------------------------
    Total                                      4.158ns (1.121ns logic, 3.037ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clks/oneHzDiv (SLICE_X23Y26.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clks/oneHzDiv (FF)
  Destination:          clks/oneHzDiv (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clks/oneHzDiv to clks/oneHzDiv
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y26.DQ      Tcko                  0.198   clks/oneHzDiv
                                                       clks/oneHzDiv
    SLICE_X23Y26.D6      net (fanout=2)        0.023   clks/oneHzDiv
    SLICE_X23Y26.CLK     Tah         (-Th)    -0.215   clks/oneHzDiv
                                                       clks/oneHz_INV_4_o1_INV_0
                                                       clks/oneHzDiv
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point pause_debouncer/is_btn_poseedge_temp (SLICE_X22Y27.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.453ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pause_debouncer/is_btn_poseedge_temp (FF)
  Destination:          pause_debouncer/is_btn_poseedge_temp (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.453ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: pause_debouncer/is_btn_poseedge_temp to pause_debouncer/is_btn_poseedge_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y27.AQ      Tcko                  0.234   pause_debouncer/is_btn_poseedge_temp
                                                       pause_debouncer/is_btn_poseedge_temp
    SLICE_X22Y27.A6      net (fanout=2)        0.022   pause_debouncer/is_btn_poseedge_temp
    SLICE_X22Y27.CLK     Tah         (-Th)    -0.197   pause_debouncer/is_btn_poseedge_temp
                                                       pause_debouncer/is_btn_poseedge_temp_glue_set
                                                       pause_debouncer/is_btn_poseedge_temp
    -------------------------------------------------  ---------------------------
    Total                                      0.453ns (0.431ns logic, 0.022ns route)
                                                       (95.1% logic, 4.9% route)

--------------------------------------------------------------------------------

Paths for end point clks/blinkHzDiv (SLICE_X14Y20.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.458ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clks/blinkHzDiv (FF)
  Destination:          clks/blinkHzDiv (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.458ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clks/blinkHzDiv to clks/blinkHzDiv
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y20.AQ      Tcko                  0.234   clks/blinkHzDiv
                                                       clks/blinkHzDiv
    SLICE_X14Y20.A6      net (fanout=2)        0.027   clks/blinkHzDiv
    SLICE_X14Y20.CLK     Tah         (-Th)    -0.197   clks/blinkHzDiv
                                                       clks/blinkHzDiv_dpot
                                                       clks/blinkHzDiv
    -------------------------------------------------  ---------------------------
    Total                                      0.458ns (0.431ns logic, 0.027ns route)
                                                       (94.1% logic, 5.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: clks/oneHzCount<16>/SR
  Logical resource: clks/oneHzCount_14/SR
  Location pin: SLICE_X2Y28.SR
  Clock network: rst_debouncer/is_btn_poseedge_temp
--------------------------------------------------------------------------------
Slack: 9.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: clks/oneHzCount<16>/SR
  Logical resource: clks/oneHzCount_15/SR
  Location pin: SLICE_X2Y28.SR
  Clock network: rst_debouncer/is_btn_poseedge_temp
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.464|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3433 paths, 0 nets, and 620 connections

Design statistics:
   Minimum period:   5.464ns{1}   (Maximum frequency: 183.016MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Feb 27 07:41:50 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 398 MB



