

================================================================
== Vitis HLS Report for 'padv4_Pipeline_VITIS_LOOP_209_2'
================================================================
* Date:           Mon May  2 01:13:00 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        ECE418FinalProject
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.514 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        3|        ?|  30.000 ns|         ?|    3|    ?|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_209_2  |        1|        ?|         2|          1|          1|  1 ~ ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.27>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%iter_2 = alloca i32 1"   --->   Operation 5 'alloca' 'iter_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%trunc_ln1_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %trunc_ln1"   --->   Operation 6 'read' 'trunc_ln1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.61ns)   --->   "%store_ln0 = store i31 0, i31 %iter_2"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_3 = load i31 %iter_2"   --->   Operation 9 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 10 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (2.43ns)   --->   "%icmp_ln209 = icmp_eq  i31 %i_3, i31 %trunc_ln1_read" [ECE418FinalProject/fullCode.c:209]   --->   Operation 11 'icmp' 'icmp_ln209' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (2.66ns)   --->   "%iter = add i31 %i_3, i31 1" [ECE418FinalProject/fullCode.c:211]   --->   Operation 13 'add' 'iter' <Predicate = true> <Delay = 2.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln209 = br i1 %icmp_ln209, void %.split4, void %._crit_edge15.loopexit.exitStub" [ECE418FinalProject/fullCode.c:209]   --->   Operation 14 'br' 'br_ln209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%iter_cast = zext i31 %i_3"   --->   Operation 15 'zext' 'iter_cast' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty_43 = trunc i31 %i_3"   --->   Operation 16 'trunc' 'empty_43' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%message5binary_addr = getelementptr i5 %message5binary, i64 0, i64 %iter_cast" [ECE418FinalProject/fullCode.c:210]   --->   Operation 17 'getelementptr' 'message5binary_addr' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (3.25ns)   --->   "%message5binary_load = load i12 %message5binary_addr" [ECE418FinalProject/fullCode.c:210]   --->   Operation 18 'load' 'message5binary_load' <Predicate = (!icmp_ln209)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 2617> <ROM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%div4_udiv = partselect i7 @_ssdm_op_PartSelect.i7.i31.i32.i32, i31 %i_3, i32 9, i32 15"   --->   Operation 19 'partselect' 'div4_udiv' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln210 = zext i7 %div4_udiv" [ECE418FinalProject/fullCode.c:210]   --->   Operation 20 'zext' 'zext_ln210' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i7.i9, i7 %div4_udiv, i9 0" [ECE418FinalProject/fullCode.c:210]   --->   Operation 21 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln210_1 = zext i16 %tmp_s" [ECE418FinalProject/fullCode.c:210]   --->   Operation 22 'zext' 'zext_ln210_1' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln210 = add i17 %zext_ln210_1, i17 %zext_ln210" [ECE418FinalProject/fullCode.c:210]   --->   Operation 23 'add' 'add_ln210' <Predicate = (!icmp_ln209)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln210_2 = zext i9 %empty_43" [ECE418FinalProject/fullCode.c:210]   --->   Operation 24 'zext' 'zext_ln210_2' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (4.06ns) (root node of TernaryAdder)   --->   "%add_ln210_1 = add i17 %add_ln210, i17 %zext_ln210_2" [ECE418FinalProject/fullCode.c:210]   --->   Operation 25 'add' 'add_ln210_1' <Predicate = (!icmp_ln209)> <Delay = 4.06> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.03> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 26 [1/1] (1.61ns)   --->   "%store_ln211 = store i31 %iter, i31 %iter_2" [ECE418FinalProject/fullCode.c:211]   --->   Operation 26 'store' 'store_ln211' <Predicate = (!icmp_ln209)> <Delay = 1.61>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 33 'ret' 'ret_ln0' <Predicate = (icmp_ln209)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.51>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln209 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [ECE418FinalProject/fullCode.c:209]   --->   Operation 27 'specloopname' 'specloopname_ln209' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/2] (3.25ns)   --->   "%message5binary_load = load i12 %message5binary_addr" [ECE418FinalProject/fullCode.c:210]   --->   Operation 28 'load' 'message5binary_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 2617> <ROM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln210_3 = zext i17 %add_ln210_1" [ECE418FinalProject/fullCode.c:210]   --->   Operation 29 'zext' 'zext_ln210_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%messageBlocks_addr = getelementptr i5 %messageBlocks, i64 0, i64 %zext_ln210_3" [ECE418FinalProject/fullCode.c:210]   --->   Operation 30 'getelementptr' 'messageBlocks_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (3.25ns)   --->   "%store_ln210 = store i5 %message5binary_load, i17 %messageBlocks_addr" [ECE418FinalProject/fullCode.c:210]   --->   Operation 31 'store' 'store_ln210' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 65664> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.28ns
The critical path consists of the following:
	'alloca' operation ('iter') [4]  (0 ns)
	'load' operation ('i') on local variable 'iter' [9]  (0 ns)
	'add' operation ('iter', ECE418FinalProject/fullCode.c:211) [13]  (2.67 ns)
	'store' operation ('store_ln211', ECE418FinalProject/fullCode.c:211) of variable 'iter', ECE418FinalProject/fullCode.c:211 on local variable 'iter' [31]  (1.61 ns)

 <State 2>: 6.51ns
The critical path consists of the following:
	'load' operation ('message5binary_load', ECE418FinalProject/fullCode.c:210) on array 'message5binary' [20]  (3.26 ns)
	'store' operation ('store_ln210', ECE418FinalProject/fullCode.c:210) of variable 'message5binary_load', ECE418FinalProject/fullCode.c:210 on array 'messageBlocks' [30]  (3.26 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
