ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 2
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32f4xx_ctc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.ctc_deinit,"ax",%progbits
  18              		.align	1
  19              		.p2align 2,,3
  20              		.global	ctc_deinit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	ctc_deinit:
  26              	.LFB116:
  27              		.file 1 "lib/GD32F4xx/Source/gd32f4xx_ctc.c"
   1:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** /*!
   2:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \file    gd32f4xx_ctc.c
   3:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \brief   CTC driver
   4:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** 
   5:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \version 2016-08-15, V1.0.0, firmware for GD32F4xx
   6:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \version 2018-12-12, V2.0.0, firmware for GD32F4xx
   7:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F4xx
   8:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \version 2022-03-09, V3.0.0, firmware for GD32F4xx
   9:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** */
  10:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** 
  11:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** /*
  12:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     Copyright (c) 2022, GigaDevice Semiconductor Inc.
  13:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** 
  14:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     Redistribution and use in source and binary forms, with or without modification,
  15:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** are permitted provided that the following conditions are met:
  16:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** 
  17:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     1. Redistributions of source code must retain the above copyright notice, this
  18:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****        list of conditions and the following disclaimer.
  19:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  20:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****        this list of conditions and the following disclaimer in the documentation
  21:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****        and/or other materials provided with the distribution.
  22:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  23:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****        may be used to endorse or promote products derived from this software without
  24:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****        specific prior written permission.
  25:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** 
  26:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  27:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  28:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  29:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
  30:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  31:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s 			page 2


  32:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
  33:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  34:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  35:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** OF SUCH DAMAGE.
  36:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** */
  37:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** 
  38:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** #include "gd32f4xx_ctc.h"
  39:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** 
  40:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** #define CTC_FLAG_MASK            ((uint32_t)0x00000700U)
  41:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** 
  42:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** /* CTC register bit offset */
  43:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** #define CTC_TRIMVALUE_OFFSET     ((uint32_t)8U)
  44:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** #define CTC_TRIM_VALUE_OFFSET    ((uint32_t)8U)
  45:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** #define CTC_REFCAP_OFFSET        ((uint32_t)16U)
  46:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** #define CTC_LIMIT_VALUE_OFFSET   ((uint32_t)16U)
  47:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** 
  48:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** /*!
  49:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \brief    reset CTC clock trim controller
  50:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \param[in]  none
  51:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \param[out] none
  52:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \retval     none
  53:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** */
  54:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** void ctc_deinit(void)
  55:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** {
  28              		.loc 1 55 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  56:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     /* reset CTC */
  57:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     rcu_periph_reset_enable(RCU_CTCRST);
  32              		.loc 1 57 5 view .LVU1
  55:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     /* reset CTC */
  33              		.loc 1 55 1 is_stmt 0 view .LVU2
  34 0000 08B5     		push	{r3, lr}
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  37              		.cfi_offset 3, -8
  38              		.cfi_offset 14, -4
  39              		.loc 1 57 5 view .LVU3
  40 0002 43F61B00 		movw	r0, #14363
  41 0006 FFF7FEFF 		bl	rcu_periph_reset_enable
  42              	.LVL0:
  58:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     rcu_periph_reset_disable(RCU_CTCRST);
  43              		.loc 1 58 5 is_stmt 1 view .LVU4
  59:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** }
  44              		.loc 1 59 1 is_stmt 0 view .LVU5
  45 000a BDE80840 		pop	{r3, lr}
  46              	.LCFI1:
  47              		.cfi_restore 14
  48              		.cfi_restore 3
  49              		.cfi_def_cfa_offset 0
  58:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     rcu_periph_reset_disable(RCU_CTCRST);
  50              		.loc 1 58 5 view .LVU6
  51 000e 43F61B00 		movw	r0, #14363
  52 0012 FFF7FEBF 		b	rcu_periph_reset_disable
  53              	.LVL1:
  54              		.cfi_endproc
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s 			page 3


  55              	.LFE116:
  57 0016 00BF     		.section	.text.ctc_counter_enable,"ax",%progbits
  58              		.align	1
  59              		.p2align 2,,3
  60              		.global	ctc_counter_enable
  61              		.syntax unified
  62              		.thumb
  63              		.thumb_func
  65              	ctc_counter_enable:
  66              	.LFB117:
  60:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** 
  61:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** /*!
  62:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \brief    enable CTC trim counter
  63:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \param[in]  none
  64:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \param[out] none
  65:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \retval     none
  66:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** */
  67:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** void ctc_counter_enable(void)
  68:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** {
  67              		.loc 1 68 1 is_stmt 1 view -0
  68              		.cfi_startproc
  69              		@ args = 0, pretend = 0, frame = 0
  70              		@ frame_needed = 0, uses_anonymous_args = 0
  71              		@ link register save eliminated.
  69:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     CTC_CTL0 |= (uint32_t)CTC_CTL0_CNTEN;
  72              		.loc 1 69 5 view .LVU8
  73              		.loc 1 69 14 is_stmt 0 view .LVU9
  74 0000 034A     		ldr	r2, .L5
  75 0002 D2F8003C 		ldr	r3, [r2, #3072]
  76 0006 43F02003 		orr	r3, r3, #32
  77 000a C2F8003C 		str	r3, [r2, #3072]
  70:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** }
  78              		.loc 1 70 1 view .LVU10
  79 000e 7047     		bx	lr
  80              	.L6:
  81              		.align	2
  82              	.L5:
  83 0010 00600040 		.word	1073766400
  84              		.cfi_endproc
  85              	.LFE117:
  87              		.section	.text.ctc_counter_disable,"ax",%progbits
  88              		.align	1
  89              		.p2align 2,,3
  90              		.global	ctc_counter_disable
  91              		.syntax unified
  92              		.thumb
  93              		.thumb_func
  95              	ctc_counter_disable:
  96              	.LFB118:
  71:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** 
  72:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** /*!
  73:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \brief    disable CTC trim counter
  74:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \param[in]  none
  75:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \param[out] none
  76:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \retval     none
  77:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** */
  78:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** void ctc_counter_disable(void)
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s 			page 4


  79:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** {
  97              		.loc 1 79 1 is_stmt 1 view -0
  98              		.cfi_startproc
  99              		@ args = 0, pretend = 0, frame = 0
 100              		@ frame_needed = 0, uses_anonymous_args = 0
 101              		@ link register save eliminated.
  80:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     CTC_CTL0 &= (uint32_t)(~CTC_CTL0_CNTEN);
 102              		.loc 1 80 5 view .LVU12
 103              		.loc 1 80 14 is_stmt 0 view .LVU13
 104 0000 034A     		ldr	r2, .L8
 105 0002 D2F8003C 		ldr	r3, [r2, #3072]
 106 0006 23F02003 		bic	r3, r3, #32
 107 000a C2F8003C 		str	r3, [r2, #3072]
  81:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** }
 108              		.loc 1 81 1 view .LVU14
 109 000e 7047     		bx	lr
 110              	.L9:
 111              		.align	2
 112              	.L8:
 113 0010 00600040 		.word	1073766400
 114              		.cfi_endproc
 115              	.LFE118:
 117              		.section	.text.ctc_irc48m_trim_value_config,"ax",%progbits
 118              		.align	1
 119              		.p2align 2,,3
 120              		.global	ctc_irc48m_trim_value_config
 121              		.syntax unified
 122              		.thumb
 123              		.thumb_func
 125              	ctc_irc48m_trim_value_config:
 126              	.LVL2:
 127              	.LFB119:
  82:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** 
  83:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** /*!
  84:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \brief    configure the IRC48M trim value
  85:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \param[in]  ctc_trim_value: 8-bit IRC48M trim value
  86:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****       \arg        0x00 - 0x3F
  87:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \param[out] none
  88:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \retval     none
  89:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** */
  90:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** void ctc_irc48m_trim_value_config(uint8_t trim_value)
  91:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** {
 128              		.loc 1 91 1 is_stmt 1 view -0
 129              		.cfi_startproc
 130              		@ args = 0, pretend = 0, frame = 0
 131              		@ frame_needed = 0, uses_anonymous_args = 0
 132              		@ link register save eliminated.
  92:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     /* clear TRIMVALUE bits */
  93:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     CTC_CTL0 &= (~(uint32_t)CTC_CTL0_TRIMVALUE);
 133              		.loc 1 93 5 view .LVU16
 134              		.loc 1 93 14 is_stmt 0 view .LVU17
 135 0000 064B     		ldr	r3, .L11
 136 0002 D3F8001C 		ldr	r1, [r3, #3072]
 137 0006 21F47C51 		bic	r1, r1, #16128
 138 000a C3F8001C 		str	r1, [r3, #3072]
  94:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     /* set TRIMVALUE bits */
  95:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     CTC_CTL0 |= ((uint32_t)trim_value << CTC_TRIM_VALUE_OFFSET);
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s 			page 5


 139              		.loc 1 95 5 is_stmt 1 view .LVU18
 140              		.loc 1 95 14 is_stmt 0 view .LVU19
 141 000e D3F8002C 		ldr	r2, [r3, #3072]
 142 0012 42EA0022 		orr	r2, r2, r0, lsl #8
 143 0016 C3F8002C 		str	r2, [r3, #3072]
  96:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** }
 144              		.loc 1 96 1 view .LVU20
 145 001a 7047     		bx	lr
 146              	.L12:
 147              		.align	2
 148              	.L11:
 149 001c 00600040 		.word	1073766400
 150              		.cfi_endproc
 151              	.LFE119:
 153              		.section	.text.ctc_software_refsource_pulse_generate,"ax",%progbits
 154              		.align	1
 155              		.p2align 2,,3
 156              		.global	ctc_software_refsource_pulse_generate
 157              		.syntax unified
 158              		.thumb
 159              		.thumb_func
 161              	ctc_software_refsource_pulse_generate:
 162              	.LFB120:
  97:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** 
  98:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** /*!
  99:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \brief    generate software reference source sync pulse
 100:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \param[in]  none
 101:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \param[out] none
 102:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \retval     none
 103:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** */
 104:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** void ctc_software_refsource_pulse_generate(void)
 105:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** {
 163              		.loc 1 105 1 is_stmt 1 view -0
 164              		.cfi_startproc
 165              		@ args = 0, pretend = 0, frame = 0
 166              		@ frame_needed = 0, uses_anonymous_args = 0
 167              		@ link register save eliminated.
 106:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     CTC_CTL0 |= (uint32_t)CTC_CTL0_SWREFPUL;
 168              		.loc 1 106 5 view .LVU22
 169              		.loc 1 106 14 is_stmt 0 view .LVU23
 170 0000 034A     		ldr	r2, .L14
 171 0002 D2F8003C 		ldr	r3, [r2, #3072]
 172 0006 43F08003 		orr	r3, r3, #128
 173 000a C2F8003C 		str	r3, [r2, #3072]
 107:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** }
 174              		.loc 1 107 1 view .LVU24
 175 000e 7047     		bx	lr
 176              	.L15:
 177              		.align	2
 178              	.L14:
 179 0010 00600040 		.word	1073766400
 180              		.cfi_endproc
 181              	.LFE120:
 183              		.section	.text.ctc_hardware_trim_mode_config,"ax",%progbits
 184              		.align	1
 185              		.p2align 2,,3
 186              		.global	ctc_hardware_trim_mode_config
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s 			page 6


 187              		.syntax unified
 188              		.thumb
 189              		.thumb_func
 191              	ctc_hardware_trim_mode_config:
 192              	.LVL3:
 193              	.LFB121:
 108:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** 
 109:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** /*!
 110:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \brief    configure hardware automatically trim mode
 111:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \param[in]  hardmode:
 112:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****                 only one parameter can be selected which is shown as below:
 113:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****       \arg        CTC_HARDWARE_TRIM_MODE_ENABLE: hardware automatically trim mode enable
 114:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****       \arg        CTC_HARDWARE_TRIM_MODE_DISABLE: hardware automatically trim mode disable
 115:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \param[out] none
 116:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \retval     none
 117:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** */
 118:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** void ctc_hardware_trim_mode_config(uint32_t hardmode)
 119:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** {
 194              		.loc 1 119 1 is_stmt 1 view -0
 195              		.cfi_startproc
 196              		@ args = 0, pretend = 0, frame = 0
 197              		@ frame_needed = 0, uses_anonymous_args = 0
 198              		@ link register save eliminated.
 120:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     CTC_CTL0 &= (uint32_t)(~CTC_CTL0_AUTOTRIM);
 199              		.loc 1 120 5 view .LVU26
 200              		.loc 1 120 14 is_stmt 0 view .LVU27
 201 0000 064B     		ldr	r3, .L17
 202 0002 D3F8001C 		ldr	r1, [r3, #3072]
 203 0006 21F04001 		bic	r1, r1, #64
 204 000a C3F8001C 		str	r1, [r3, #3072]
 121:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     CTC_CTL0 |= (uint32_t)hardmode;
 205              		.loc 1 121 5 is_stmt 1 view .LVU28
 206              		.loc 1 121 14 is_stmt 0 view .LVU29
 207 000e D3F8002C 		ldr	r2, [r3, #3072]
 208 0012 0243     		orrs	r2, r2, r0
 209 0014 C3F8002C 		str	r2, [r3, #3072]
 122:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** }
 210              		.loc 1 122 1 view .LVU30
 211 0018 7047     		bx	lr
 212              	.L18:
 213 001a 00BF     		.align	2
 214              	.L17:
 215 001c 00600040 		.word	1073766400
 216              		.cfi_endproc
 217              	.LFE121:
 219              		.section	.text.ctc_refsource_polarity_config,"ax",%progbits
 220              		.align	1
 221              		.p2align 2,,3
 222              		.global	ctc_refsource_polarity_config
 223              		.syntax unified
 224              		.thumb
 225              		.thumb_func
 227              	ctc_refsource_polarity_config:
 228              	.LVL4:
 229              	.LFB122:
 123:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** 
 124:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** /*!
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s 			page 7


 125:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \brief    configure reference signal source polarity
 126:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \param[in]  polarity:
 127:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****                 only one parameter can be selected which is shown as below:
 128:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****       \arg        CTC_REFSOURCE_POLARITY_FALLING: reference signal source polarity is falling edge
 129:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****       \arg        CTC_REFSOURCE_POLARITY_RISING: reference signal source polarity is rising edge
 130:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \param[out] none
 131:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \retval     none
 132:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** */
 133:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** void ctc_refsource_polarity_config(uint32_t polarity)
 134:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** {
 230              		.loc 1 134 1 is_stmt 1 view -0
 231              		.cfi_startproc
 232              		@ args = 0, pretend = 0, frame = 0
 233              		@ frame_needed = 0, uses_anonymous_args = 0
 234              		@ link register save eliminated.
 135:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     CTC_CTL1 &= (uint32_t)(~CTC_CTL1_REFPOL);
 235              		.loc 1 135 5 view .LVU32
 236              		.loc 1 135 14 is_stmt 0 view .LVU33
 237 0000 064B     		ldr	r3, .L20
 238 0002 D3F8041C 		ldr	r1, [r3, #3076]
 239 0006 21F00041 		bic	r1, r1, #-2147483648
 240 000a C3F8041C 		str	r1, [r3, #3076]
 136:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     CTC_CTL1 |= (uint32_t)polarity;
 241              		.loc 1 136 5 is_stmt 1 view .LVU34
 242              		.loc 1 136 14 is_stmt 0 view .LVU35
 243 000e D3F8042C 		ldr	r2, [r3, #3076]
 244 0012 0243     		orrs	r2, r2, r0
 245 0014 C3F8042C 		str	r2, [r3, #3076]
 137:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** }
 246              		.loc 1 137 1 view .LVU36
 247 0018 7047     		bx	lr
 248              	.L21:
 249 001a 00BF     		.align	2
 250              	.L20:
 251 001c 00600040 		.word	1073766400
 252              		.cfi_endproc
 253              	.LFE122:
 255              		.section	.text.ctc_usbsof_signal_select,"ax",%progbits
 256              		.align	1
 257              		.p2align 2,,3
 258              		.global	ctc_usbsof_signal_select
 259              		.syntax unified
 260              		.thumb
 261              		.thumb_func
 263              	ctc_usbsof_signal_select:
 264              	.LVL5:
 265              	.LFB123:
 138:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** 
 139:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** /*!
 140:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \brief    select USBFS or USBHS SOF signal
 141:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \param[in]  usbsof:
 142:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****       \arg        CTC_USBSOFSEL_USBHS: USBHS SOF signal is selected
 143:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****       \arg        CTC_USBSOFSEL_USBFS: USBFS SOF signal is selected
 144:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \param[out] none
 145:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \retval     none
 146:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** */
 147:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** void ctc_usbsof_signal_select(uint32_t usbsof)
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s 			page 8


 148:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** {
 266              		.loc 1 148 1 is_stmt 1 view -0
 267              		.cfi_startproc
 268              		@ args = 0, pretend = 0, frame = 0
 269              		@ frame_needed = 0, uses_anonymous_args = 0
 270              		@ link register save eliminated.
 149:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     CTC_CTL1 &= (uint32_t)(~CTC_CTL1_USBSOFSEL);
 271              		.loc 1 149 5 view .LVU38
 272              		.loc 1 149 14 is_stmt 0 view .LVU39
 273 0000 064B     		ldr	r3, .L23
 274 0002 D3F8041C 		ldr	r1, [r3, #3076]
 275 0006 21F08041 		bic	r1, r1, #1073741824
 276 000a C3F8041C 		str	r1, [r3, #3076]
 150:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     CTC_CTL1 |= (uint32_t)usbsof;
 277              		.loc 1 150 5 is_stmt 1 view .LVU40
 278              		.loc 1 150 14 is_stmt 0 view .LVU41
 279 000e D3F8042C 		ldr	r2, [r3, #3076]
 280 0012 0243     		orrs	r2, r2, r0
 281 0014 C3F8042C 		str	r2, [r3, #3076]
 151:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** }
 282              		.loc 1 151 1 view .LVU42
 283 0018 7047     		bx	lr
 284              	.L24:
 285 001a 00BF     		.align	2
 286              	.L23:
 287 001c 00600040 		.word	1073766400
 288              		.cfi_endproc
 289              	.LFE123:
 291              		.section	.text.ctc_refsource_signal_select,"ax",%progbits
 292              		.align	1
 293              		.p2align 2,,3
 294              		.global	ctc_refsource_signal_select
 295              		.syntax unified
 296              		.thumb
 297              		.thumb_func
 299              	ctc_refsource_signal_select:
 300              	.LVL6:
 301              	.LFB124:
 152:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** 
 153:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** /*!
 154:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \brief    select reference signal source
 155:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \param[in]  refs:
 156:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****                 only one parameter can be selected which is shown as below:
 157:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****       \arg        CTC_REFSOURCE_GPIO: GPIO is selected
 158:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****       \arg        CTC_REFSOURCE_LXTAL: LXTAL is selected
 159:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****       \arg        CTC_REFSOURCE_USBSOF: USBSOF is selected
 160:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \param[out] none
 161:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \retval     none
 162:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** */
 163:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** void ctc_refsource_signal_select(uint32_t refs)
 164:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** {
 302              		.loc 1 164 1 is_stmt 1 view -0
 303              		.cfi_startproc
 304              		@ args = 0, pretend = 0, frame = 0
 305              		@ frame_needed = 0, uses_anonymous_args = 0
 306              		@ link register save eliminated.
 165:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     CTC_CTL1 &= (uint32_t)(~CTC_CTL1_REFSEL);
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s 			page 9


 307              		.loc 1 165 5 view .LVU44
 308              		.loc 1 165 14 is_stmt 0 view .LVU45
 309 0000 064B     		ldr	r3, .L26
 310 0002 D3F8041C 		ldr	r1, [r3, #3076]
 311 0006 21F04051 		bic	r1, r1, #805306368
 312 000a C3F8041C 		str	r1, [r3, #3076]
 166:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     CTC_CTL1 |= (uint32_t)refs;
 313              		.loc 1 166 5 is_stmt 1 view .LVU46
 314              		.loc 1 166 14 is_stmt 0 view .LVU47
 315 000e D3F8042C 		ldr	r2, [r3, #3076]
 316 0012 0243     		orrs	r2, r2, r0
 317 0014 C3F8042C 		str	r2, [r3, #3076]
 167:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** }
 318              		.loc 1 167 1 view .LVU48
 319 0018 7047     		bx	lr
 320              	.L27:
 321 001a 00BF     		.align	2
 322              	.L26:
 323 001c 00600040 		.word	1073766400
 324              		.cfi_endproc
 325              	.LFE124:
 327              		.section	.text.ctc_refsource_prescaler_config,"ax",%progbits
 328              		.align	1
 329              		.p2align 2,,3
 330              		.global	ctc_refsource_prescaler_config
 331              		.syntax unified
 332              		.thumb
 333              		.thumb_func
 335              	ctc_refsource_prescaler_config:
 336              	.LVL7:
 337              	.LFB125:
 168:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** 
 169:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** /*!
 170:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \brief    configure reference signal source prescaler
 171:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \param[in]  prescaler:
 172:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****                 only one parameter can be selected which is shown as below:
 173:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****       \arg        CTC_REFSOURCE_PSC_OFF: reference signal not divided
 174:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****       \arg        CTC_REFSOURCE_PSC_DIV2: reference signal divided by 2
 175:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****       \arg        CTC_REFSOURCE_PSC_DIV4: reference signal divided by 4
 176:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****       \arg        CTC_REFSOURCE_PSC_DIV8: reference signal divided by 8
 177:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****       \arg        CTC_REFSOURCE_PSC_DIV16: reference signal divided by 16
 178:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****       \arg        CTC_REFSOURCE_PSC_DIV32: reference signal divided by 32
 179:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****       \arg        CTC_REFSOURCE_PSC_DIV64: reference signal divided by 64
 180:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****       \arg        CTC_REFSOURCE_PSC_DIV128: reference signal divided by 128
 181:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \param[out] none
 182:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \retval     none
 183:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** */
 184:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** void ctc_refsource_prescaler_config(uint32_t prescaler)
 185:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** {
 338              		.loc 1 185 1 is_stmt 1 view -0
 339              		.cfi_startproc
 340              		@ args = 0, pretend = 0, frame = 0
 341              		@ frame_needed = 0, uses_anonymous_args = 0
 342              		@ link register save eliminated.
 186:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     CTC_CTL1 &= (uint32_t)(~CTC_CTL1_REFPSC);
 343              		.loc 1 186 5 view .LVU50
 344              		.loc 1 186 14 is_stmt 0 view .LVU51
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s 			page 10


 345 0000 064B     		ldr	r3, .L29
 346 0002 D3F8041C 		ldr	r1, [r3, #3076]
 347 0006 21F0E061 		bic	r1, r1, #117440512
 348 000a C3F8041C 		str	r1, [r3, #3076]
 187:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     CTC_CTL1 |= (uint32_t)prescaler;
 349              		.loc 1 187 5 is_stmt 1 view .LVU52
 350              		.loc 1 187 14 is_stmt 0 view .LVU53
 351 000e D3F8042C 		ldr	r2, [r3, #3076]
 352 0012 0243     		orrs	r2, r2, r0
 353 0014 C3F8042C 		str	r2, [r3, #3076]
 188:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** }
 354              		.loc 1 188 1 view .LVU54
 355 0018 7047     		bx	lr
 356              	.L30:
 357 001a 00BF     		.align	2
 358              	.L29:
 359 001c 00600040 		.word	1073766400
 360              		.cfi_endproc
 361              	.LFE125:
 363              		.section	.text.ctc_clock_limit_value_config,"ax",%progbits
 364              		.align	1
 365              		.p2align 2,,3
 366              		.global	ctc_clock_limit_value_config
 367              		.syntax unified
 368              		.thumb
 369              		.thumb_func
 371              	ctc_clock_limit_value_config:
 372              	.LVL8:
 373              	.LFB126:
 189:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** 
 190:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** /*!
 191:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \brief    configure clock trim base limit value
 192:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \param[in]  limit_value: 8-bit clock trim base limit value
 193:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****       \arg        0x00 - 0xFF
 194:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \param[out] none
 195:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \retval     none
 196:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** */
 197:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** void ctc_clock_limit_value_config(uint8_t limit_value)
 198:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** {
 374              		.loc 1 198 1 is_stmt 1 view -0
 375              		.cfi_startproc
 376              		@ args = 0, pretend = 0, frame = 0
 377              		@ frame_needed = 0, uses_anonymous_args = 0
 378              		@ link register save eliminated.
 199:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     CTC_CTL1 &= (uint32_t)(~CTC_CTL1_CKLIM);
 379              		.loc 1 199 5 view .LVU56
 380              		.loc 1 199 14 is_stmt 0 view .LVU57
 381 0000 064B     		ldr	r3, .L32
 382 0002 D3F8041C 		ldr	r1, [r3, #3076]
 383 0006 21F47F01 		bic	r1, r1, #16711680
 384 000a C3F8041C 		str	r1, [r3, #3076]
 200:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     CTC_CTL1 |= (uint32_t)((uint32_t)limit_value << CTC_LIMIT_VALUE_OFFSET);
 385              		.loc 1 200 5 is_stmt 1 view .LVU58
 386              		.loc 1 200 14 is_stmt 0 view .LVU59
 387 000e D3F8042C 		ldr	r2, [r3, #3076]
 388 0012 42EA0042 		orr	r2, r2, r0, lsl #16
 389 0016 C3F8042C 		str	r2, [r3, #3076]
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s 			page 11


 201:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** }
 390              		.loc 1 201 1 view .LVU60
 391 001a 7047     		bx	lr
 392              	.L33:
 393              		.align	2
 394              	.L32:
 395 001c 00600040 		.word	1073766400
 396              		.cfi_endproc
 397              	.LFE126:
 399              		.section	.text.ctc_counter_reload_value_config,"ax",%progbits
 400              		.align	1
 401              		.p2align 2,,3
 402              		.global	ctc_counter_reload_value_config
 403              		.syntax unified
 404              		.thumb
 405              		.thumb_func
 407              	ctc_counter_reload_value_config:
 408              	.LVL9:
 409              	.LFB127:
 202:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** 
 203:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** /*!
 204:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \brief    configure CTC counter reload value
 205:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \param[in]  reload_value: 16-bit CTC counter reload value
 206:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****       \arg        0x0000 - 0xFFFF
 207:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \param[out] none
 208:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \retval     none
 209:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** */
 210:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** void ctc_counter_reload_value_config(uint16_t reload_value)
 211:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** {
 410              		.loc 1 211 1 is_stmt 1 view -0
 411              		.cfi_startproc
 412              		@ args = 0, pretend = 0, frame = 0
 413              		@ frame_needed = 0, uses_anonymous_args = 0
 414              		@ link register save eliminated.
 212:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     CTC_CTL1 &= (uint32_t)(~CTC_CTL1_RLVALUE);
 415              		.loc 1 212 5 view .LVU62
 416              		.loc 1 212 14 is_stmt 0 view .LVU63
 417 0000 064A     		ldr	r2, .L35
 418 0002 D2F8043C 		ldr	r3, [r2, #3076]
 419 0006 1B0C     		lsrs	r3, r3, #16
 420 0008 1B04     		lsls	r3, r3, #16
 421 000a C2F8043C 		str	r3, [r2, #3076]
 213:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     CTC_CTL1 |= (uint32_t)reload_value;
 422              		.loc 1 213 5 is_stmt 1 view .LVU64
 423              		.loc 1 213 14 is_stmt 0 view .LVU65
 424 000e D2F8043C 		ldr	r3, [r2, #3076]
 425 0012 1843     		orrs	r0, r0, r3
 426              	.LVL10:
 427              		.loc 1 213 14 view .LVU66
 428 0014 C2F8040C 		str	r0, [r2, #3076]
 214:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** }
 429              		.loc 1 214 1 view .LVU67
 430 0018 7047     		bx	lr
 431              	.L36:
 432 001a 00BF     		.align	2
 433              	.L35:
 434 001c 00600040 		.word	1073766400
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s 			page 12


 435              		.cfi_endproc
 436              	.LFE127:
 438              		.section	.text.ctc_counter_capture_value_read,"ax",%progbits
 439              		.align	1
 440              		.p2align 2,,3
 441              		.global	ctc_counter_capture_value_read
 442              		.syntax unified
 443              		.thumb
 444              		.thumb_func
 446              	ctc_counter_capture_value_read:
 447              	.LFB128:
 215:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** 
 216:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** /*!
 217:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \brief    read CTC counter capture value when reference sync pulse occurred
 218:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \param[in]  none
 219:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \param[out] none
 220:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \retval     the 16-bit CTC counter capture value
 221:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** */
 222:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** uint16_t ctc_counter_capture_value_read(void)
 223:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** {
 448              		.loc 1 223 1 is_stmt 1 view -0
 449              		.cfi_startproc
 450              		@ args = 0, pretend = 0, frame = 0
 451              		@ frame_needed = 0, uses_anonymous_args = 0
 452              		@ link register save eliminated.
 224:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     uint16_t capture_value = 0U;
 453              		.loc 1 224 5 view .LVU69
 454              	.LVL11:
 225:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     capture_value = (uint16_t)((CTC_STAT & CTC_STAT_REFCAP) >> CTC_REFCAP_OFFSET);
 455              		.loc 1 225 5 view .LVU70
 456              		.loc 1 225 33 is_stmt 0 view .LVU71
 457 0000 024B     		ldr	r3, .L38
 458 0002 D3F8080C 		ldr	r0, [r3, #3080]
 459              	.LVL12:
 226:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     return (capture_value);
 460              		.loc 1 226 5 is_stmt 1 view .LVU72
 227:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** }
 461              		.loc 1 227 1 is_stmt 0 view .LVU73
 462 0006 000C     		lsrs	r0, r0, #16
 463              	.LVL13:
 464              		.loc 1 227 1 view .LVU74
 465 0008 7047     		bx	lr
 466              	.L39:
 467 000a 00BF     		.align	2
 468              	.L38:
 469 000c 00600040 		.word	1073766400
 470              		.cfi_endproc
 471              	.LFE128:
 473              		.section	.text.ctc_counter_direction_read,"ax",%progbits
 474              		.align	1
 475              		.p2align 2,,3
 476              		.global	ctc_counter_direction_read
 477              		.syntax unified
 478              		.thumb
 479              		.thumb_func
 481              	ctc_counter_direction_read:
 482              	.LFB129:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s 			page 13


 228:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** 
 229:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** /*!
 230:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \brief    read CTC trim counter direction when reference sync pulse occurred
 231:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \param[in]  none
 232:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \param[out] none
 233:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \retval     FlagStatus: SET or RESET
 234:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****       \arg        SET: CTC trim counter direction is down-counting
 235:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****       \arg        RESET: CTC trim counter direction is up-counting
 236:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** */
 237:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** FlagStatus ctc_counter_direction_read(void)
 238:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** {
 483              		.loc 1 238 1 is_stmt 1 view -0
 484              		.cfi_startproc
 485              		@ args = 0, pretend = 0, frame = 0
 486              		@ frame_needed = 0, uses_anonymous_args = 0
 487              		@ link register save eliminated.
 239:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     if(RESET != (CTC_STAT & CTC_STAT_REFDIR)) {
 488              		.loc 1 239 5 view .LVU76
 489              		.loc 1 239 18 is_stmt 0 view .LVU77
 490 0000 024B     		ldr	r3, .L41
 491 0002 D3F8080C 		ldr	r0, [r3, #3080]
 240:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****         return SET;
 241:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     } else {
 242:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****         return RESET;
 243:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     }
 244:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** }
 492              		.loc 1 244 1 view .LVU78
 493 0006 C0F3C030 		ubfx	r0, r0, #15, #1
 494 000a 7047     		bx	lr
 495              	.L42:
 496              		.align	2
 497              	.L41:
 498 000c 00600040 		.word	1073766400
 499              		.cfi_endproc
 500              	.LFE129:
 502              		.section	.text.ctc_counter_reload_value_read,"ax",%progbits
 503              		.align	1
 504              		.p2align 2,,3
 505              		.global	ctc_counter_reload_value_read
 506              		.syntax unified
 507              		.thumb
 508              		.thumb_func
 510              	ctc_counter_reload_value_read:
 511              	.LFB130:
 245:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** 
 246:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** /*!
 247:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \brief    read CTC counter reload value
 248:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \param[in]  none
 249:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \param[out] none
 250:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \retval     the 16-bit CTC counter reload value
 251:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** */
 252:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** uint16_t ctc_counter_reload_value_read(void)
 253:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** {
 512              		.loc 1 253 1 is_stmt 1 view -0
 513              		.cfi_startproc
 514              		@ args = 0, pretend = 0, frame = 0
 515              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s 			page 14


 516              		@ link register save eliminated.
 254:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     uint16_t reload_value = 0U;
 517              		.loc 1 254 5 view .LVU80
 518              	.LVL14:
 255:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     reload_value = (uint16_t)(CTC_CTL1 & CTC_CTL1_RLVALUE);
 519              		.loc 1 255 5 view .LVU81
 520              		.loc 1 255 31 is_stmt 0 view .LVU82
 521 0000 024B     		ldr	r3, .L44
 522 0002 D3F8040C 		ldr	r0, [r3, #3076]
 523              	.LVL15:
 256:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     return (reload_value);
 524              		.loc 1 256 5 is_stmt 1 view .LVU83
 257:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** }
 525              		.loc 1 257 1 is_stmt 0 view .LVU84
 526 0006 80B2     		uxth	r0, r0
 527              		.loc 1 257 1 view .LVU85
 528 0008 7047     		bx	lr
 529              	.L45:
 530 000a 00BF     		.align	2
 531              	.L44:
 532 000c 00600040 		.word	1073766400
 533              		.cfi_endproc
 534              	.LFE130:
 536              		.section	.text.ctc_irc48m_trim_value_read,"ax",%progbits
 537              		.align	1
 538              		.p2align 2,,3
 539              		.global	ctc_irc48m_trim_value_read
 540              		.syntax unified
 541              		.thumb
 542              		.thumb_func
 544              	ctc_irc48m_trim_value_read:
 545              	.LFB131:
 258:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** 
 259:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** /*!
 260:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \brief    read the IRC48M trim value
 261:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \param[in]  none
 262:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \param[out] none
 263:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \retval     the 8-bit IRC48M trim value
 264:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** */
 265:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** uint8_t ctc_irc48m_trim_value_read(void)
 266:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** {
 546              		.loc 1 266 1 is_stmt 1 view -0
 547              		.cfi_startproc
 548              		@ args = 0, pretend = 0, frame = 0
 549              		@ frame_needed = 0, uses_anonymous_args = 0
 550              		@ link register save eliminated.
 267:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     uint8_t trim_value = 0U;
 551              		.loc 1 267 5 view .LVU87
 552              	.LVL16:
 268:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     trim_value = (uint8_t)((CTC_CTL0 & CTC_CTL0_TRIMVALUE) >> CTC_TRIMVALUE_OFFSET);
 553              		.loc 1 268 5 view .LVU88
 554              		.loc 1 268 29 is_stmt 0 view .LVU89
 555 0000 024B     		ldr	r3, .L47
 556 0002 D3F8000C 		ldr	r0, [r3, #3072]
 557              	.LVL17:
 269:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     return (trim_value);
 558              		.loc 1 269 5 is_stmt 1 view .LVU90
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s 			page 15


 270:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** }
 559              		.loc 1 270 1 is_stmt 0 view .LVU91
 560 0006 C0F30520 		ubfx	r0, r0, #8, #6
 561              	.LVL18:
 562              		.loc 1 270 1 view .LVU92
 563 000a 7047     		bx	lr
 564              	.L48:
 565              		.align	2
 566              	.L47:
 567 000c 00600040 		.word	1073766400
 568              		.cfi_endproc
 569              	.LFE131:
 571              		.section	.text.ctc_interrupt_enable,"ax",%progbits
 572              		.align	1
 573              		.p2align 2,,3
 574              		.global	ctc_interrupt_enable
 575              		.syntax unified
 576              		.thumb
 577              		.thumb_func
 579              	ctc_interrupt_enable:
 580              	.LVL19:
 581              	.LFB132:
 271:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** 
 272:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** /*!
 273:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \brief    enable the CTC interrupt
 274:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \param[in]  interrupt: CTC interrupt enable
 275:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****                 one or more parameters can be selected which are shown as below:
 276:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****       \arg        CTC_INT_CKOK: clock trim OK interrupt enable
 277:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****       \arg        CTC_INT_CKWARN: clock trim warning interrupt enable
 278:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****       \arg        CTC_INT_ERR: error interrupt enable
 279:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****       \arg        CTC_INT_EREF: expect reference interrupt enable
 280:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \param[out] none
 281:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \retval     none
 282:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** */
 283:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** void ctc_interrupt_enable(uint32_t interrupt)
 284:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** {
 582              		.loc 1 284 1 is_stmt 1 view -0
 583              		.cfi_startproc
 584              		@ args = 0, pretend = 0, frame = 0
 585              		@ frame_needed = 0, uses_anonymous_args = 0
 586              		@ link register save eliminated.
 285:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     CTC_CTL0 |= (uint32_t)interrupt;
 587              		.loc 1 285 5 view .LVU94
 588              		.loc 1 285 14 is_stmt 0 view .LVU95
 589 0000 034A     		ldr	r2, .L50
 590 0002 D2F8003C 		ldr	r3, [r2, #3072]
 591 0006 0343     		orrs	r3, r3, r0
 592 0008 C2F8003C 		str	r3, [r2, #3072]
 286:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** }
 593              		.loc 1 286 1 view .LVU96
 594 000c 7047     		bx	lr
 595              	.L51:
 596 000e 00BF     		.align	2
 597              	.L50:
 598 0010 00600040 		.word	1073766400
 599              		.cfi_endproc
 600              	.LFE132:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s 			page 16


 602              		.section	.text.ctc_interrupt_disable,"ax",%progbits
 603              		.align	1
 604              		.p2align 2,,3
 605              		.global	ctc_interrupt_disable
 606              		.syntax unified
 607              		.thumb
 608              		.thumb_func
 610              	ctc_interrupt_disable:
 611              	.LVL20:
 612              	.LFB133:
 287:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** 
 288:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** /*!
 289:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \brief    disable the CTC interrupt
 290:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \param[in]  interrupt: CTC interrupt enable source
 291:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****                 one or more parameters can be selected which are shown as below:
 292:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****       \arg        CTC_INT_CKOK: clock trim OK interrupt enable
 293:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****       \arg        CTC_INT_CKWARN: clock trim warning interrupt enable
 294:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****       \arg        CTC_INT_ERR: error interrupt enable
 295:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****       \arg        CTC_INT_EREF: expect reference interrupt enable
 296:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \param[out] none
 297:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \retval     none
 298:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** */
 299:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** void ctc_interrupt_disable(uint32_t interrupt)
 300:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** {
 613              		.loc 1 300 1 is_stmt 1 view -0
 614              		.cfi_startproc
 615              		@ args = 0, pretend = 0, frame = 0
 616              		@ frame_needed = 0, uses_anonymous_args = 0
 617              		@ link register save eliminated.
 301:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     CTC_CTL0 &= (uint32_t)(~interrupt);
 618              		.loc 1 301 5 view .LVU98
 619              		.loc 1 301 14 is_stmt 0 view .LVU99
 620 0000 034A     		ldr	r2, .L53
 621 0002 D2F8003C 		ldr	r3, [r2, #3072]
 622 0006 23EA0003 		bic	r3, r3, r0
 623 000a C2F8003C 		str	r3, [r2, #3072]
 302:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** }
 624              		.loc 1 302 1 view .LVU100
 625 000e 7047     		bx	lr
 626              	.L54:
 627              		.align	2
 628              	.L53:
 629 0010 00600040 		.word	1073766400
 630              		.cfi_endproc
 631              	.LFE133:
 633              		.section	.text.ctc_interrupt_flag_get,"ax",%progbits
 634              		.align	1
 635              		.p2align 2,,3
 636              		.global	ctc_interrupt_flag_get
 637              		.syntax unified
 638              		.thumb
 639              		.thumb_func
 641              	ctc_interrupt_flag_get:
 642              	.LVL21:
 643              	.LFB134:
 303:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** 
 304:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** /*!
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s 			page 17


 305:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \brief    get CTC interrupt flag
 306:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \param[in]  int_flag: the CTC interrupt flag
 307:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****                 only one parameter can be selected which is shown as below:
 308:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****       \arg        CTC_INT_FLAG_CKOK: clock trim OK interrupt
 309:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****       \arg        CTC_INT_FLAG_CKWARN: clock trim warning interrupt
 310:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****       \arg        CTC_INT_FLAG_ERR: error interrupt
 311:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****       \arg        CTC_INT_FLAG_EREF: expect reference interrupt
 312:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****       \arg        CTC_INT_FLAG_CKERR: clock trim error bit interrupt
 313:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****       \arg        CTC_INT_FLAG_REFMISS: reference sync pulse miss interrupt
 314:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****       \arg        CTC_INT_FLAG_TRIMERR: trim value error interrupt
 315:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \param[out] none
 316:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \retval     FlagStatus: SET or RESET
 317:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** */
 318:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** FlagStatus ctc_interrupt_flag_get(uint32_t int_flag)
 319:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** {
 644              		.loc 1 319 1 is_stmt 1 view -0
 645              		.cfi_startproc
 646              		@ args = 0, pretend = 0, frame = 0
 647              		@ frame_needed = 0, uses_anonymous_args = 0
 648              		@ link register save eliminated.
 320:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     uint32_t interrupt_flag = 0U, intenable = 0U;
 649              		.loc 1 320 5 view .LVU102
 321:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** 
 322:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     /* check whether the interrupt is enabled */
 323:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     if(RESET != (int_flag & CTC_FLAG_MASK)) {
 650              		.loc 1 323 5 view .LVU103
 324:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****         intenable = CTC_CTL0 & CTC_CTL0_ERRIE;
 651              		.loc 1 324 21 is_stmt 0 view .LVU104
 652 0000 084B     		ldr	r3, .L60
 653 0002 D3F8002C 		ldr	r2, [r3, #3072]
 325:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     } else {
 326:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****         intenable = CTC_CTL0 & int_flag;
 327:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     }
 328:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** 
 329:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     /* get interrupt flag status */
 330:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     interrupt_flag = CTC_STAT & int_flag;
 654              		.loc 1 330 22 view .LVU105
 655 0006 074B     		ldr	r3, .L60
 656 0008 D3F8083C 		ldr	r3, [r3, #3080]
 323:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****         intenable = CTC_CTL0 & CTC_CTL0_ERRIE;
 657              		.loc 1 323 7 view .LVU106
 658 000c 10F4E06F 		tst	r0, #1792
 324:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****         intenable = CTC_CTL0 & CTC_CTL0_ERRIE;
 659              		.loc 1 324 9 is_stmt 1 view .LVU107
 324:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****         intenable = CTC_CTL0 & CTC_CTL0_ERRIE;
 660              		.loc 1 324 19 is_stmt 0 view .LVU108
 661 0010 14BF     		ite	ne
 662 0012 02F00402 		andne	r2, r2, #4
 663              	.LVL22:
 326:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     }
 664              		.loc 1 326 9 is_stmt 1 view .LVU109
 326:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     }
 665              		.loc 1 326 19 is_stmt 0 view .LVU110
 666 0016 0240     		andeq	r2, r2, r0
 667              	.LVL23:
 668              		.loc 1 330 5 is_stmt 1 view .LVU111
 331:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** 
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s 			page 18


 332:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     if(interrupt_flag && intenable) {
 669              		.loc 1 332 5 view .LVU112
 670              		.loc 1 332 7 is_stmt 0 view .LVU113
 671 0018 1840     		ands	r0, r3, r0
 672              	.LVL24:
 673              		.loc 1 332 7 view .LVU114
 674 001a 02D0     		beq	.L58
 333:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****         return SET;
 334:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     } else {
 335:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****         return RESET;
 675              		.loc 1 335 16 discriminator 1 view .LVU115
 676 001c 101E     		subs	r0, r2, #0
 677              	.LVL25:
 678              		.loc 1 335 16 discriminator 1 view .LVU116
 679 001e 18BF     		it	ne
 680 0020 0120     		movne	r0, #1
 681              	.L58:
 336:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     }
 337:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** }
 682              		.loc 1 337 1 view .LVU117
 683 0022 7047     		bx	lr
 684              	.L61:
 685              		.align	2
 686              	.L60:
 687 0024 00600040 		.word	1073766400
 688              		.cfi_endproc
 689              	.LFE134:
 691              		.section	.text.ctc_interrupt_flag_clear,"ax",%progbits
 692              		.align	1
 693              		.p2align 2,,3
 694              		.global	ctc_interrupt_flag_clear
 695              		.syntax unified
 696              		.thumb
 697              		.thumb_func
 699              	ctc_interrupt_flag_clear:
 700              	.LVL26:
 701              	.LFB135:
 338:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** 
 339:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** /*!
 340:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \brief    clear CTC interrupt flag
 341:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \param[in]  int_flag: the CTC interrupt flag
 342:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****                 only one parameter can be selected which is shown as below:
 343:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****       \arg        CTC_INT_FLAG_CKOK: clock trim OK interrupt
 344:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****       \arg        CTC_INT_FLAG_CKWARN: clock trim warning interrupt
 345:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****       \arg        CTC_INT_FLAG_ERR: error interrupt
 346:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****       \arg        CTC_INT_FLAG_EREF: expect reference interrupt
 347:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****       \arg        CTC_INT_FLAG_CKERR: clock trim error bit interrupt
 348:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****       \arg        CTC_INT_FLAG_REFMISS: reference sync pulse miss interrupt
 349:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****       \arg        CTC_INT_FLAG_TRIMERR: trim value error interrupt
 350:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \param[out] none
 351:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \retval     none
 352:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** */
 353:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** void ctc_interrupt_flag_clear(uint32_t int_flag)
 354:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** {
 702              		.loc 1 354 1 is_stmt 1 view -0
 703              		.cfi_startproc
 704              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s 			page 19


 705              		@ frame_needed = 0, uses_anonymous_args = 0
 706              		@ link register save eliminated.
 355:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     if(RESET != (int_flag & CTC_FLAG_MASK)) {
 707              		.loc 1 355 5 view .LVU119
 356:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****         CTC_INTC |= CTC_INTC_ERRIC;
 708              		.loc 1 356 18 is_stmt 0 view .LVU120
 709 0000 064A     		ldr	r2, .L65
 710 0002 D2F80C3C 		ldr	r3, [r2, #3084]
 355:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     if(RESET != (int_flag & CTC_FLAG_MASK)) {
 711              		.loc 1 355 7 view .LVU121
 712 0006 10F4E06F 		tst	r0, #1792
 713              		.loc 1 356 9 is_stmt 1 view .LVU122
 714              		.loc 1 356 18 is_stmt 0 view .LVU123
 715 000a 15BF     		itete	ne
 716 000c 43F00403 		orrne	r3, r3, #4
 357:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     } else {
 358:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****         CTC_INTC |= int_flag;
 717              		.loc 1 358 18 view .LVU124
 718 0010 1843     		orreq	r0, r0, r3
 719              	.LVL27:
 356:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****         CTC_INTC |= CTC_INTC_ERRIC;
 720              		.loc 1 356 18 view .LVU125
 721 0012 C2F80C3C 		strne	r3, [r2, #3084]
 722              		.loc 1 358 9 is_stmt 1 view .LVU126
 723              		.loc 1 358 18 is_stmt 0 view .LVU127
 724 0016 C2F80C0C 		streq	r0, [r2, #3084]
 359:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     }
 360:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** }
 725              		.loc 1 360 1 view .LVU128
 726 001a 7047     		bx	lr
 727              	.L66:
 728              		.align	2
 729              	.L65:
 730 001c 00600040 		.word	1073766400
 731              		.cfi_endproc
 732              	.LFE135:
 734              		.section	.text.ctc_flag_get,"ax",%progbits
 735              		.align	1
 736              		.p2align 2,,3
 737              		.global	ctc_flag_get
 738              		.syntax unified
 739              		.thumb
 740              		.thumb_func
 742              	ctc_flag_get:
 743              	.LVL28:
 744              	.LFB136:
 361:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** 
 362:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** /*!
 363:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \brief    get CTC flag
 364:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \param[in]  flag: the CTC flag
 365:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****                 only one parameter can be selected which is shown as below:
 366:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****       \arg        CTC_FLAG_CKOK: clock trim OK flag
 367:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****       \arg        CTC_FLAG_CKWARN: clock trim warning flag
 368:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****       \arg        CTC_FLAG_ERR: error flag
 369:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****       \arg        CTC_FLAG_EREF: expect reference flag
 370:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****       \arg        CTC_FLAG_CKERR: clock trim error bit
 371:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****       \arg        CTC_FLAG_REFMISS: reference sync pulse miss
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s 			page 20


 372:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****       \arg        CTC_FLAG_TRIMERR: trim value error bit
 373:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \param[out] none
 374:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     \retval     FlagStatus: SET or RESET
 375:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** */
 376:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** FlagStatus ctc_flag_get(uint32_t flag)
 377:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** {
 745              		.loc 1 377 1 is_stmt 1 view -0
 746              		.cfi_startproc
 747              		@ args = 0, pretend = 0, frame = 0
 748              		@ frame_needed = 0, uses_anonymous_args = 0
 749              		@ link register save eliminated.
 378:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     if(RESET != (CTC_STAT & flag)) {
 750              		.loc 1 378 5 view .LVU130
 751              		.loc 1 378 18 is_stmt 0 view .LVU131
 752 0000 034B     		ldr	r3, .L68
 753 0002 D3F8083C 		ldr	r3, [r3, #3080]
 754              		.loc 1 378 7 view .LVU132
 755 0006 0342     		tst	r3, r0
 379:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****         return SET;
 380:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     } else {
 381:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****         return RESET;
 382:lib/GD32F4xx/Source/gd32f4xx_ctc.c ****     }
 383:lib/GD32F4xx/Source/gd32f4xx_ctc.c **** }
 756              		.loc 1 383 1 view .LVU133
 757 0008 14BF     		ite	ne
 758 000a 0120     		movne	r0, #1
 759              	.LVL29:
 760              		.loc 1 383 1 view .LVU134
 761 000c 0020     		moveq	r0, #0
 762 000e 7047     		bx	lr
 763              	.L69:
 764              		.align	2
 765              	.L68:
 766 0010 00600040 		.word	1073766400
 767              		.cfi_endproc
 768              	.LFE136:
 770              		.section	.text.ctc_flag_clear,"ax",%progbits
 771              		.align	1
 772              		.p2align 2,,3
 773              		.global	ctc_flag_clear
 774              		.syntax unified
 775              		.thumb
 776              		.thumb_func
 778              	ctc_flag_clear:
 779              	.LFB139:
 780              		.cfi_startproc
 781              		@ args = 0, pretend = 0, frame = 0
 782              		@ frame_needed = 0, uses_anonymous_args = 0
 783              		@ link register save eliminated.
 784 0000 10F4E06F 		tst	r0, #1792
 785 0004 07D0     		beq	.L71
 786 0006 074A     		ldr	r2, .L73
 787 0008 D2F80C3C 		ldr	r3, [r2, #3084]
 788 000c 43F00403 		orr	r3, r3, #4
 789 0010 C2F80C3C 		str	r3, [r2, #3084]
 790 0014 7047     		bx	lr
 791              	.L71:
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s 			page 21


 792 0016 034B     		ldr	r3, .L73
 793 0018 D3F80C2C 		ldr	r2, [r3, #3084]
 794 001c 1043     		orrs	r0, r0, r2
 795 001e C3F80C0C 		str	r0, [r3, #3084]
 796 0022 7047     		bx	lr
 797              	.L74:
 798              		.align	2
 799              	.L73:
 800 0024 00600040 		.word	1073766400
 801              		.cfi_endproc
 802              	.LFE139:
 804              		.text
 805              	.Letext0:
 806              		.file 2 "/Applications/ARM/arm-none-eabi/include/machine/_default_types.h"
 807              		.file 3 "/Applications/ARM/arm-none-eabi/include/sys/_stdint.h"
 808              		.file 4 "lib/CMSIS/GD/GD32F4xx/Include/gd32f4xx.h"
 809              		.file 5 "lib/GD32F4xx/Include/gd32f4xx_rcu.h"
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s 			page 22


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32f4xx_ctc.c
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s:18     .text.ctc_deinit:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s:25     .text.ctc_deinit:0000000000000000 ctc_deinit
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s:58     .text.ctc_counter_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s:65     .text.ctc_counter_enable:0000000000000000 ctc_counter_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s:83     .text.ctc_counter_enable:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s:88     .text.ctc_counter_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s:95     .text.ctc_counter_disable:0000000000000000 ctc_counter_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s:113    .text.ctc_counter_disable:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s:118    .text.ctc_irc48m_trim_value_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s:125    .text.ctc_irc48m_trim_value_config:0000000000000000 ctc_irc48m_trim_value_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s:149    .text.ctc_irc48m_trim_value_config:000000000000001c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s:154    .text.ctc_software_refsource_pulse_generate:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s:161    .text.ctc_software_refsource_pulse_generate:0000000000000000 ctc_software_refsource_pulse_generate
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s:179    .text.ctc_software_refsource_pulse_generate:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s:184    .text.ctc_hardware_trim_mode_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s:191    .text.ctc_hardware_trim_mode_config:0000000000000000 ctc_hardware_trim_mode_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s:215    .text.ctc_hardware_trim_mode_config:000000000000001c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s:220    .text.ctc_refsource_polarity_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s:227    .text.ctc_refsource_polarity_config:0000000000000000 ctc_refsource_polarity_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s:251    .text.ctc_refsource_polarity_config:000000000000001c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s:256    .text.ctc_usbsof_signal_select:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s:263    .text.ctc_usbsof_signal_select:0000000000000000 ctc_usbsof_signal_select
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s:287    .text.ctc_usbsof_signal_select:000000000000001c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s:292    .text.ctc_refsource_signal_select:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s:299    .text.ctc_refsource_signal_select:0000000000000000 ctc_refsource_signal_select
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s:323    .text.ctc_refsource_signal_select:000000000000001c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s:328    .text.ctc_refsource_prescaler_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s:335    .text.ctc_refsource_prescaler_config:0000000000000000 ctc_refsource_prescaler_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s:359    .text.ctc_refsource_prescaler_config:000000000000001c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s:364    .text.ctc_clock_limit_value_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s:371    .text.ctc_clock_limit_value_config:0000000000000000 ctc_clock_limit_value_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s:395    .text.ctc_clock_limit_value_config:000000000000001c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s:400    .text.ctc_counter_reload_value_config:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s:407    .text.ctc_counter_reload_value_config:0000000000000000 ctc_counter_reload_value_config
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s:434    .text.ctc_counter_reload_value_config:000000000000001c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s:439    .text.ctc_counter_capture_value_read:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s:446    .text.ctc_counter_capture_value_read:0000000000000000 ctc_counter_capture_value_read
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s:469    .text.ctc_counter_capture_value_read:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s:474    .text.ctc_counter_direction_read:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s:481    .text.ctc_counter_direction_read:0000000000000000 ctc_counter_direction_read
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s:498    .text.ctc_counter_direction_read:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s:503    .text.ctc_counter_reload_value_read:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s:510    .text.ctc_counter_reload_value_read:0000000000000000 ctc_counter_reload_value_read
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s:532    .text.ctc_counter_reload_value_read:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s:537    .text.ctc_irc48m_trim_value_read:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s:544    .text.ctc_irc48m_trim_value_read:0000000000000000 ctc_irc48m_trim_value_read
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s:567    .text.ctc_irc48m_trim_value_read:000000000000000c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s:572    .text.ctc_interrupt_enable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s:579    .text.ctc_interrupt_enable:0000000000000000 ctc_interrupt_enable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s:598    .text.ctc_interrupt_enable:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s:603    .text.ctc_interrupt_disable:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s:610    .text.ctc_interrupt_disable:0000000000000000 ctc_interrupt_disable
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s:629    .text.ctc_interrupt_disable:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s:634    .text.ctc_interrupt_flag_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s:641    .text.ctc_interrupt_flag_get:0000000000000000 ctc_interrupt_flag_get
ARM GAS  /var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s 			page 23


/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s:687    .text.ctc_interrupt_flag_get:0000000000000024 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s:692    .text.ctc_interrupt_flag_clear:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s:699    .text.ctc_interrupt_flag_clear:0000000000000000 ctc_interrupt_flag_clear
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s:730    .text.ctc_interrupt_flag_clear:000000000000001c $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s:735    .text.ctc_flag_get:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s:742    .text.ctc_flag_get:0000000000000000 ctc_flag_get
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s:766    .text.ctc_flag_get:0000000000000010 $d
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s:771    .text.ctc_flag_clear:0000000000000000 $t
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s:778    .text.ctc_flag_clear:0000000000000000 ctc_flag_clear
/var/folders/_f/88qcw_5n2jl40jjphvxyt7wh0000gn/T//ccj7FwyO.s:800    .text.ctc_flag_clear:0000000000000024 $d

UNDEFINED SYMBOLS
rcu_periph_reset_enable
rcu_periph_reset_disable
