(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2025-08-11T19:27:41Z")
 (DESIGN "test")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 4.4")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "test")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_1\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb SCL_1\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb SDA_1\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\I2C_1\:I2C_IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Encoder_1\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Encoder_2\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Encoder_3\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Encoder_4\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Encoder_5\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Encoder_6\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Encoder_7\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT Enc_7\(0\).fb \\Encoder_7\:CounterUDB\:count_enable\\.main_2 (6.158:6.158:6.158))
    (INTERCONNECT Enc_7\(0\).fb \\Encoder_7\:CounterUDB\:count_stored_i\\.main_0 (6.111:6.111:6.111))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Encoder_1\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Encoder_1\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Encoder_1\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Encoder_1\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Encoder_1\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Encoder_2\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Encoder_2\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Encoder_2\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Encoder_2\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Encoder_2\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Encoder_3\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Encoder_3\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Encoder_3\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Encoder_3\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Encoder_3\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Encoder_4\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Encoder_4\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Encoder_4\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Encoder_4\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Encoder_4\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Encoder_5\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Encoder_5\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Encoder_5\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Encoder_5\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Encoder_5\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Encoder_6\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Encoder_6\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Encoder_6\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Encoder_6\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Encoder_6\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Encoder_7\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Encoder_7\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Encoder_7\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Encoder_7\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\Encoder_7\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT Enc_1\(0\).fb \\Encoder_1\:CounterUDB\:count_enable\\.main_2 (7.803:7.803:7.803))
    (INTERCONNECT Enc_1\(0\).fb \\Encoder_1\:CounterUDB\:count_stored_i\\.main_0 (6.885:6.885:6.885))
    (INTERCONNECT Enc_2\(0\).fb \\Encoder_2\:CounterUDB\:count_enable\\.main_2 (6.599:6.599:6.599))
    (INTERCONNECT Enc_2\(0\).fb \\Encoder_2\:CounterUDB\:count_stored_i\\.main_0 (6.608:6.608:6.608))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:pollcount_0\\.main_2 (4.940:4.940:4.940))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:pollcount_1\\.main_3 (4.940:4.940:4.940))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_last\\.main_0 (5.778:5.778:5.778))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_postpoll\\.main_1 (6.641:6.641:6.641))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_state_0\\.main_9 (4.945:4.945:4.945))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_state_2\\.main_8 (5.778:5.778:5.778))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_status_3\\.main_6 (5.778:5.778:5.778))
    (INTERCONNECT Enc_3\(0\).fb \\Encoder_3\:CounterUDB\:count_enable\\.main_2 (6.052:6.052:6.052))
    (INTERCONNECT Enc_3\(0\).fb \\Encoder_3\:CounterUDB\:count_stored_i\\.main_0 (6.039:6.039:6.039))
    (INTERCONNECT Enc_4\(0\).fb \\Encoder_4\:CounterUDB\:count_enable\\.main_2 (6.343:6.343:6.343))
    (INTERCONNECT Enc_4\(0\).fb \\Encoder_4\:CounterUDB\:count_stored_i\\.main_0 (6.363:6.363:6.363))
    (INTERCONNECT Enc_5\(0\).fb \\Encoder_5\:CounterUDB\:count_enable\\.main_2 (6.450:6.450:6.450))
    (INTERCONNECT Enc_5\(0\).fb \\Encoder_5\:CounterUDB\:count_stored_i\\.main_0 (6.430:6.430:6.430))
    (INTERCONNECT Net_9.q Tx_1\(0\).pin_input (6.599:6.599:6.599))
    (INTERCONNECT Enc_6\(0\).fb \\Encoder_6\:CounterUDB\:count_enable\\.main_2 (5.897:5.897:5.897))
    (INTERCONNECT Enc_6\(0\).fb \\Encoder_6\:CounterUDB\:count_stored_i\\.main_0 (5.885:5.885:5.885))
    (INTERCONNECT SCL_1\(0\).pad_out SCL_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SDA_1\(0\).pad_out SDA_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u2\\.ce1_comb \\Encoder_1\:CounterUDB\:prevCompare\\.main_1 (2.683:2.683:2.683))
    (INTERCONNECT \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u2\\.ce1_comb \\Encoder_1\:CounterUDB\:status_0\\.main_1 (2.690:2.690:2.690))
    (INTERCONNECT \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u2\\.cl1_comb \\Encoder_1\:CounterUDB\:prevCompare\\.main_0 (2.528:2.528:2.528))
    (INTERCONNECT \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u2\\.cl1_comb \\Encoder_1\:CounterUDB\:status_0\\.main_0 (2.536:2.536:2.536))
    (INTERCONNECT \\Encoder_1\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\Encoder_1\:CounterUDB\:count_enable\\.main_0 (2.306:2.306:2.306))
    (INTERCONNECT \\Encoder_1\:CounterUDB\:count_enable\\.q \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u0\\.cs_addr_1 (3.818:3.818:3.818))
    (INTERCONNECT \\Encoder_1\:CounterUDB\:count_enable\\.q \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u1\\.cs_addr_1 (3.822:3.822:3.822))
    (INTERCONNECT \\Encoder_1\:CounterUDB\:count_enable\\.q \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u2\\.cs_addr_1 (4.702:4.702:4.702))
    (INTERCONNECT \\Encoder_1\:CounterUDB\:count_stored_i\\.q \\Encoder_1\:CounterUDB\:count_enable\\.main_1 (2.907:2.907:2.907))
    (INTERCONNECT \\Encoder_1\:CounterUDB\:overflow_reg_i\\.q \\Encoder_1\:CounterUDB\:status_2\\.main_1 (2.299:2.299:2.299))
    (INTERCONNECT \\Encoder_1\:CounterUDB\:prevCompare\\.q \\Encoder_1\:CounterUDB\:status_0\\.main_2 (2.224:2.224:2.224))
    (INTERCONNECT \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u2\\.ce0_comb \\Encoder_1\:CounterUDB\:overflow_reg_i\\.main_0 (5.859:5.859:5.859))
    (INTERCONNECT \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u2\\.ce0_comb \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u0\\.cs_addr_0 (4.241:4.241:4.241))
    (INTERCONNECT \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u2\\.ce0_comb \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u1\\.cs_addr_0 (4.800:4.800:4.800))
    (INTERCONNECT \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u2\\.ce0_comb \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u2\\.cs_addr_0 (2.530:2.530:2.530))
    (INTERCONNECT \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u2\\.ce0_comb \\Encoder_1\:CounterUDB\:status_2\\.main_0 (5.872:5.872:5.872))
    (INTERCONNECT \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u1\\.ce0 \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u0\\.ce0 \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_1\:CounterUDB\:status_0\\.q \\Encoder_1\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (2.252:2.252:2.252))
    (INTERCONNECT \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u2\\.z0_comb \\Encoder_1\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (5.811:5.811:5.811))
    (INTERCONNECT \\Encoder_1\:CounterUDB\:status_2\\.q \\Encoder_1\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (3.616:3.616:3.616))
    (INTERCONNECT \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u2\\.f0_blk_stat_comb \\Encoder_1\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.243:2.243:2.243))
    (INTERCONNECT \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u2\\.f0_bus_stat_comb \\Encoder_1\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.232:2.232:2.232))
    (INTERCONNECT \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u2\\.ce1_comb \\Encoder_2\:CounterUDB\:prevCompare\\.main_1 (3.066:3.066:3.066))
    (INTERCONNECT \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u2\\.ce1_comb \\Encoder_2\:CounterUDB\:status_0\\.main_1 (3.058:3.058:3.058))
    (INTERCONNECT \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u2\\.cl1_comb \\Encoder_2\:CounterUDB\:prevCompare\\.main_0 (3.059:3.059:3.059))
    (INTERCONNECT \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u2\\.cl1_comb \\Encoder_2\:CounterUDB\:status_0\\.main_0 (3.047:3.047:3.047))
    (INTERCONNECT \\Encoder_2\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\Encoder_2\:CounterUDB\:count_enable\\.main_0 (2.335:2.335:2.335))
    (INTERCONNECT \\Encoder_2\:CounterUDB\:count_enable\\.q \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u0\\.cs_addr_1 (3.955:3.955:3.955))
    (INTERCONNECT \\Encoder_2\:CounterUDB\:count_enable\\.q \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u1\\.cs_addr_1 (3.952:3.952:3.952))
    (INTERCONNECT \\Encoder_2\:CounterUDB\:count_enable\\.q \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u2\\.cs_addr_1 (2.902:2.902:2.902))
    (INTERCONNECT \\Encoder_2\:CounterUDB\:count_stored_i\\.q \\Encoder_2\:CounterUDB\:count_enable\\.main_1 (2.284:2.284:2.284))
    (INTERCONNECT \\Encoder_2\:CounterUDB\:overflow_reg_i\\.q \\Encoder_2\:CounterUDB\:status_2\\.main_1 (2.284:2.284:2.284))
    (INTERCONNECT \\Encoder_2\:CounterUDB\:prevCompare\\.q \\Encoder_2\:CounterUDB\:status_0\\.main_2 (2.222:2.222:2.222))
    (INTERCONNECT \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u2\\.ce0_comb \\Encoder_2\:CounterUDB\:overflow_reg_i\\.main_0 (3.290:3.290:3.290))
    (INTERCONNECT \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u2\\.ce0_comb \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u0\\.cs_addr_0 (4.859:4.859:4.859))
    (INTERCONNECT \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u2\\.ce0_comb \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u1\\.cs_addr_0 (5.372:5.372:5.372))
    (INTERCONNECT \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u2\\.ce0_comb \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u2\\.cs_addr_0 (3.424:3.424:3.424))
    (INTERCONNECT \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u2\\.ce0_comb \\Encoder_2\:CounterUDB\:status_2\\.main_0 (3.427:3.427:3.427))
    (INTERCONNECT \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u1\\.ce0 \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u0\\.ce0 \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_2\:CounterUDB\:status_0\\.q \\Encoder_2\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (2.854:2.854:2.854))
    (INTERCONNECT \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u2\\.z0_comb \\Encoder_2\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (4.140:4.140:4.140))
    (INTERCONNECT \\Encoder_2\:CounterUDB\:status_2\\.q \\Encoder_2\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (2.311:2.311:2.311))
    (INTERCONNECT \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u2\\.f0_blk_stat_comb \\Encoder_2\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.291:2.291:2.291))
    (INTERCONNECT \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u2\\.f0_bus_stat_comb \\Encoder_2\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.296:2.296:2.296))
    (INTERCONNECT \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u2\\.ce1_comb \\Encoder_3\:CounterUDB\:prevCompare\\.main_1 (4.373:4.373:4.373))
    (INTERCONNECT \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u2\\.ce1_comb \\Encoder_3\:CounterUDB\:status_0\\.main_1 (3.821:3.821:3.821))
    (INTERCONNECT \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u2\\.cl1_comb \\Encoder_3\:CounterUDB\:prevCompare\\.main_0 (3.052:3.052:3.052))
    (INTERCONNECT \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u2\\.cl1_comb \\Encoder_3\:CounterUDB\:status_0\\.main_0 (3.065:3.065:3.065))
    (INTERCONNECT \\Encoder_3\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\Encoder_3\:CounterUDB\:count_enable\\.main_0 (2.326:2.326:2.326))
    (INTERCONNECT \\Encoder_3\:CounterUDB\:count_enable\\.q \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u0\\.cs_addr_1 (5.924:5.924:5.924))
    (INTERCONNECT \\Encoder_3\:CounterUDB\:count_enable\\.q \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u1\\.cs_addr_1 (7.807:7.807:7.807))
    (INTERCONNECT \\Encoder_3\:CounterUDB\:count_enable\\.q \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u2\\.cs_addr_1 (7.811:7.811:7.811))
    (INTERCONNECT \\Encoder_3\:CounterUDB\:count_stored_i\\.q \\Encoder_3\:CounterUDB\:count_enable\\.main_1 (2.299:2.299:2.299))
    (INTERCONNECT \\Encoder_3\:CounterUDB\:overflow_reg_i\\.q \\Encoder_3\:CounterUDB\:status_2\\.main_1 (2.287:2.287:2.287))
    (INTERCONNECT \\Encoder_3\:CounterUDB\:prevCompare\\.q \\Encoder_3\:CounterUDB\:status_0\\.main_2 (2.298:2.298:2.298))
    (INTERCONNECT \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u2\\.ce0_comb \\Encoder_3\:CounterUDB\:overflow_reg_i\\.main_0 (4.738:4.738:4.738))
    (INTERCONNECT \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u2\\.ce0_comb \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u0\\.cs_addr_0 (7.483:7.483:7.483))
    (INTERCONNECT \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u2\\.ce0_comb \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u1\\.cs_addr_0 (4.065:4.065:4.065))
    (INTERCONNECT \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u2\\.ce0_comb \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u2\\.cs_addr_0 (4.735:4.735:4.735))
    (INTERCONNECT \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u2\\.ce0_comb \\Encoder_3\:CounterUDB\:status_2\\.main_0 (4.083:4.083:4.083))
    (INTERCONNECT \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u1\\.ce0 \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u0\\.ce0 \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_3\:CounterUDB\:status_0\\.q \\Encoder_3\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (2.909:2.909:2.909))
    (INTERCONNECT \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u2\\.z0_comb \\Encoder_3\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (5.491:5.491:5.491))
    (INTERCONNECT \\Encoder_3\:CounterUDB\:status_2\\.q \\Encoder_3\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (2.320:2.320:2.320))
    (INTERCONNECT \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u2\\.f0_blk_stat_comb \\Encoder_3\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.305:2.305:2.305))
    (INTERCONNECT \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u2\\.f0_bus_stat_comb \\Encoder_3\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.296:2.296:2.296))
    (INTERCONNECT \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u2\\.ce1_comb \\Encoder_4\:CounterUDB\:prevCompare\\.main_1 (2.598:2.598:2.598))
    (INTERCONNECT \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u2\\.ce1_comb \\Encoder_4\:CounterUDB\:status_0\\.main_1 (2.609:2.609:2.609))
    (INTERCONNECT \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u2\\.cl1_comb \\Encoder_4\:CounterUDB\:prevCompare\\.main_0 (2.620:2.620:2.620))
    (INTERCONNECT \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u2\\.cl1_comb \\Encoder_4\:CounterUDB\:status_0\\.main_0 (2.628:2.628:2.628))
    (INTERCONNECT \\Encoder_4\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\Encoder_4\:CounterUDB\:count_enable\\.main_0 (2.319:2.319:2.319))
    (INTERCONNECT \\Encoder_4\:CounterUDB\:count_enable\\.q \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u0\\.cs_addr_1 (3.381:3.381:3.381))
    (INTERCONNECT \\Encoder_4\:CounterUDB\:count_enable\\.q \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u1\\.cs_addr_1 (3.382:3.382:3.382))
    (INTERCONNECT \\Encoder_4\:CounterUDB\:count_enable\\.q \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u2\\.cs_addr_1 (2.316:2.316:2.316))
    (INTERCONNECT \\Encoder_4\:CounterUDB\:count_stored_i\\.q \\Encoder_4\:CounterUDB\:count_enable\\.main_1 (2.285:2.285:2.285))
    (INTERCONNECT \\Encoder_4\:CounterUDB\:overflow_reg_i\\.q \\Encoder_4\:CounterUDB\:status_2\\.main_1 (2.297:2.297:2.297))
    (INTERCONNECT \\Encoder_4\:CounterUDB\:prevCompare\\.q \\Encoder_4\:CounterUDB\:status_0\\.main_2 (2.314:2.314:2.314))
    (INTERCONNECT \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u2\\.ce0_comb \\Encoder_4\:CounterUDB\:overflow_reg_i\\.main_0 (2.937:2.937:2.937))
    (INTERCONNECT \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u2\\.ce0_comb \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u0\\.cs_addr_0 (4.188:4.188:4.188))
    (INTERCONNECT \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u2\\.ce0_comb \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u1\\.cs_addr_0 (4.189:4.189:4.189))
    (INTERCONNECT \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u2\\.ce0_comb \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u2\\.cs_addr_0 (3.093:3.093:3.093))
    (INTERCONNECT \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u2\\.ce0_comb \\Encoder_4\:CounterUDB\:status_2\\.main_0 (3.111:3.111:3.111))
    (INTERCONNECT \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u1\\.ce0 \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u0\\.ce0 \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_4\:CounterUDB\:status_0\\.q \\Encoder_4\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (2.311:2.311:2.311))
    (INTERCONNECT \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u2\\.z0_comb \\Encoder_4\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (5.539:5.539:5.539))
    (INTERCONNECT \\Encoder_4\:CounterUDB\:status_2\\.q \\Encoder_4\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (2.315:2.315:2.315))
    (INTERCONNECT \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u2\\.f0_blk_stat_comb \\Encoder_4\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.291:2.291:2.291))
    (INTERCONNECT \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u2\\.f0_bus_stat_comb \\Encoder_4\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.296:2.296:2.296))
    (INTERCONNECT \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u2\\.ce1_comb \\Encoder_5\:CounterUDB\:prevCompare\\.main_1 (2.612:2.612:2.612))
    (INTERCONNECT \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u2\\.ce1_comb \\Encoder_5\:CounterUDB\:status_0\\.main_1 (2.602:2.602:2.602))
    (INTERCONNECT \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u2\\.cl1_comb \\Encoder_5\:CounterUDB\:prevCompare\\.main_0 (2.788:2.788:2.788))
    (INTERCONNECT \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u2\\.cl1_comb \\Encoder_5\:CounterUDB\:status_0\\.main_0 (2.780:2.780:2.780))
    (INTERCONNECT \\Encoder_5\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\Encoder_5\:CounterUDB\:count_enable\\.main_0 (2.301:2.301:2.301))
    (INTERCONNECT \\Encoder_5\:CounterUDB\:count_enable\\.q \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u0\\.cs_addr_1 (7.401:7.401:7.401))
    (INTERCONNECT \\Encoder_5\:CounterUDB\:count_enable\\.q \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u1\\.cs_addr_1 (6.536:6.536:6.536))
    (INTERCONNECT \\Encoder_5\:CounterUDB\:count_enable\\.q \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u2\\.cs_addr_1 (6.540:6.540:6.540))
    (INTERCONNECT \\Encoder_5\:CounterUDB\:count_stored_i\\.q \\Encoder_5\:CounterUDB\:count_enable\\.main_1 (2.296:2.296:2.296))
    (INTERCONNECT \\Encoder_5\:CounterUDB\:overflow_reg_i\\.q \\Encoder_5\:CounterUDB\:status_2\\.main_1 (2.287:2.287:2.287))
    (INTERCONNECT \\Encoder_5\:CounterUDB\:prevCompare\\.q \\Encoder_5\:CounterUDB\:status_0\\.main_2 (2.290:2.290:2.290))
    (INTERCONNECT \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u2\\.ce0_comb \\Encoder_5\:CounterUDB\:overflow_reg_i\\.main_0 (3.216:3.216:3.216))
    (INTERCONNECT \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u2\\.ce0_comb \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u0\\.cs_addr_0 (4.129:4.129:4.129))
    (INTERCONNECT \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u2\\.ce0_comb \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u1\\.cs_addr_0 (3.204:3.204:3.204))
    (INTERCONNECT \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u2\\.ce0_comb \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u2\\.cs_addr_0 (3.203:3.203:3.203))
    (INTERCONNECT \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u2\\.ce0_comb \\Encoder_5\:CounterUDB\:status_2\\.main_0 (3.204:3.204:3.204))
    (INTERCONNECT \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u1\\.ce0 \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u0\\.ce0 \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_5\:CounterUDB\:status_0\\.q \\Encoder_5\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (2.295:2.295:2.295))
    (INTERCONNECT \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u2\\.z0_comb \\Encoder_5\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (4.140:4.140:4.140))
    (INTERCONNECT \\Encoder_5\:CounterUDB\:status_2\\.q \\Encoder_5\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (2.303:2.303:2.303))
    (INTERCONNECT \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u2\\.f0_blk_stat_comb \\Encoder_5\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.291:2.291:2.291))
    (INTERCONNECT \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u2\\.f0_bus_stat_comb \\Encoder_5\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.296:2.296:2.296))
    (INTERCONNECT \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u2\\.ce1_comb \\Encoder_6\:CounterUDB\:prevCompare\\.main_1 (2.602:2.602:2.602))
    (INTERCONNECT \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u2\\.ce1_comb \\Encoder_6\:CounterUDB\:status_0\\.main_1 (2.612:2.612:2.612))
    (INTERCONNECT \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u2\\.cl1_comb \\Encoder_6\:CounterUDB\:prevCompare\\.main_0 (2.780:2.780:2.780))
    (INTERCONNECT \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u2\\.cl1_comb \\Encoder_6\:CounterUDB\:status_0\\.main_0 (2.788:2.788:2.788))
    (INTERCONNECT \\Encoder_6\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\Encoder_6\:CounterUDB\:count_enable\\.main_0 (2.893:2.893:2.893))
    (INTERCONNECT \\Encoder_6\:CounterUDB\:count_enable\\.q \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u0\\.cs_addr_1 (3.075:3.075:3.075))
    (INTERCONNECT \\Encoder_6\:CounterUDB\:count_enable\\.q \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u1\\.cs_addr_1 (3.072:3.072:3.072))
    (INTERCONNECT \\Encoder_6\:CounterUDB\:count_enable\\.q \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u2\\.cs_addr_1 (3.989:3.989:3.989))
    (INTERCONNECT \\Encoder_6\:CounterUDB\:count_stored_i\\.q \\Encoder_6\:CounterUDB\:count_enable\\.main_1 (2.301:2.301:2.301))
    (INTERCONNECT \\Encoder_6\:CounterUDB\:overflow_reg_i\\.q \\Encoder_6\:CounterUDB\:status_2\\.main_1 (2.284:2.284:2.284))
    (INTERCONNECT \\Encoder_6\:CounterUDB\:prevCompare\\.q \\Encoder_6\:CounterUDB\:status_0\\.main_2 (2.285:2.285:2.285))
    (INTERCONNECT \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u2\\.ce0_comb \\Encoder_6\:CounterUDB\:overflow_reg_i\\.main_0 (3.686:3.686:3.686))
    (INTERCONNECT \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u2\\.ce0_comb \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u0\\.cs_addr_0 (3.715:3.715:3.715))
    (INTERCONNECT \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u2\\.ce0_comb \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u1\\.cs_addr_0 (3.715:3.715:3.715))
    (INTERCONNECT \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u2\\.ce0_comb \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u2\\.cs_addr_0 (2.302:2.302:2.302))
    (INTERCONNECT \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u2\\.ce0_comb \\Encoder_6\:CounterUDB\:status_2\\.main_0 (3.714:3.714:3.714))
    (INTERCONNECT \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u1\\.ce0 \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u0\\.ce0 \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_6\:CounterUDB\:status_0\\.q \\Encoder_6\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (2.311:2.311:2.311))
    (INTERCONNECT \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u2\\.z0_comb \\Encoder_6\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (4.151:4.151:4.151))
    (INTERCONNECT \\Encoder_6\:CounterUDB\:status_2\\.q \\Encoder_6\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (2.899:2.899:2.899))
    (INTERCONNECT \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u2\\.f0_blk_stat_comb \\Encoder_6\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.291:2.291:2.291))
    (INTERCONNECT \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u2\\.f0_bus_stat_comb \\Encoder_6\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.296:2.296:2.296))
    (INTERCONNECT \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u2\\.ce1_comb \\Encoder_7\:CounterUDB\:prevCompare\\.main_1 (4.347:4.347:4.347))
    (INTERCONNECT \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u2\\.ce1_comb \\Encoder_7\:CounterUDB\:status_0\\.main_1 (3.794:3.794:3.794))
    (INTERCONNECT \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u2\\.cl1_comb \\Encoder_7\:CounterUDB\:prevCompare\\.main_0 (3.077:3.077:3.077))
    (INTERCONNECT \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u2\\.cl1_comb \\Encoder_7\:CounterUDB\:status_0\\.main_0 (3.055:3.055:3.055))
    (INTERCONNECT \\Encoder_7\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\Encoder_7\:CounterUDB\:count_enable\\.main_0 (2.335:2.335:2.335))
    (INTERCONNECT \\Encoder_7\:CounterUDB\:count_enable\\.q \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u0\\.cs_addr_1 (3.385:3.385:3.385))
    (INTERCONNECT \\Encoder_7\:CounterUDB\:count_enable\\.q \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u1\\.cs_addr_1 (3.382:3.382:3.382))
    (INTERCONNECT \\Encoder_7\:CounterUDB\:count_enable\\.q \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u2\\.cs_addr_1 (2.293:2.293:2.293))
    (INTERCONNECT \\Encoder_7\:CounterUDB\:count_stored_i\\.q \\Encoder_7\:CounterUDB\:count_enable\\.main_1 (2.290:2.290:2.290))
    (INTERCONNECT \\Encoder_7\:CounterUDB\:overflow_reg_i\\.q \\Encoder_7\:CounterUDB\:status_2\\.main_1 (2.283:2.283:2.283))
    (INTERCONNECT \\Encoder_7\:CounterUDB\:prevCompare\\.q \\Encoder_7\:CounterUDB\:status_0\\.main_2 (2.287:2.287:2.287))
    (INTERCONNECT \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u2\\.ce0_comb \\Encoder_7\:CounterUDB\:overflow_reg_i\\.main_0 (3.712:3.712:3.712))
    (INTERCONNECT \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u2\\.ce0_comb \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u0\\.cs_addr_0 (3.712:3.712:3.712))
    (INTERCONNECT \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u2\\.ce0_comb \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u1\\.cs_addr_0 (3.712:3.712:3.712))
    (INTERCONNECT \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u2\\.ce0_comb \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u2\\.cs_addr_0 (2.302:2.302:2.302))
    (INTERCONNECT \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u2\\.ce0_comb \\Encoder_7\:CounterUDB\:status_2\\.main_0 (3.671:3.671:3.671))
    (INTERCONNECT \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u1\\.ce0 \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_7\:CounterUDB\:status_0\\.q \\Encoder_7\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (2.896:2.896:2.896))
    (INTERCONNECT \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u2\\.z0_comb \\Encoder_7\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (4.158:4.158:4.158))
    (INTERCONNECT \\Encoder_7\:CounterUDB\:status_2\\.q \\Encoder_7\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (2.899:2.899:2.899))
    (INTERCONNECT \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u2\\.f0_blk_stat_comb \\Encoder_7\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.291:2.291:2.291))
    (INTERCONNECT \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u2\\.f0_bus_stat_comb \\Encoder_7\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.298:2.298:2.298))
    (INTERCONNECT SCL_1\(0\).fb \\I2C_1\:I2C_FF\\.scl_in (8.010:8.010:8.010))
    (INTERCONNECT SDA_1\(0\).fb \\I2C_1\:I2C_FF\\.sda_in (8.011:8.011:8.011))
    (INTERCONNECT \\I2C_1\:I2C_FF\\.scl_out SCL_1\(0\).pin_input (7.814:7.814:7.814))
    (INTERCONNECT \\I2C_1\:I2C_FF\\.interrupt \\I2C_1\:I2C_IRQ\\.interrupt (7.918:7.918:7.918))
    (INTERCONNECT \\I2C_1\:I2C_FF\\.sda_out SDA_1\(0\).pin_input (7.735:7.735:7.735))
    (INTERCONNECT \\UART_1\:BUART\:counter_load_not\\.q \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (3.616:3.616:3.616))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:pollcount_0\\.main_3 (3.722:3.722:3.722))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:pollcount_1\\.main_4 (3.722:3.722:3.722))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:rx_postpoll\\.main_2 (6.595:6.595:6.595))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:rx_state_0\\.main_10 (3.711:3.711:3.711))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:rx_status_3\\.main_7 (4.679:4.679:4.679))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:pollcount_1\\.main_2 (3.469:3.469:3.469))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:rx_postpoll\\.main_0 (6.639:6.639:6.639))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:rx_state_0\\.main_8 (3.468:3.468:3.468))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:rx_status_3\\.main_5 (4.368:4.368:4.368))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_2 (9.007:9.007:9.007))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_state_0\\.main_2 (4.296:4.296:4.296))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_state_2\\.main_2 (3.409:3.409:3.409))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_state_3\\.main_2 (8.468:8.468:8.468))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_status_3\\.main_2 (3.409:3.409:3.409))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (6.737:6.737:6.737))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART_1\:BUART\:rx_bitclk_enable\\.main_2 (2.316:2.316:2.316))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_1\:BUART\:pollcount_0\\.main_1 (3.191:3.191:3.191))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_1\:BUART\:pollcount_1\\.main_1 (3.191:3.191:3.191))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_1\:BUART\:rx_bitclk_enable\\.main_1 (2.309:2.309:2.309))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_1\:BUART\:pollcount_0\\.main_0 (3.193:3.193:3.193))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_1\:BUART\:pollcount_1\\.main_0 (3.193:3.193:3.193))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_1\:BUART\:rx_bitclk_enable\\.main_0 (2.312:2.312:2.312))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_load_fifo\\.main_7 (7.539:7.539:7.539))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_state_0\\.main_7 (4.597:4.597:4.597))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_state_2\\.main_7 (3.302:3.302:3.302))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_state_3\\.main_7 (7.542:7.542:7.542))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_load_fifo\\.main_6 (7.321:7.321:7.321))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_state_0\\.main_6 (4.647:4.647:4.647))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_state_2\\.main_6 (3.273:3.273:3.273))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_state_3\\.main_6 (7.330:7.330:7.330))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_load_fifo\\.main_5 (7.203:7.203:7.203))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_state_0\\.main_5 (4.671:4.671:4.671))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_state_2\\.main_5 (3.781:3.781:3.781))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_state_3\\.main_5 (7.211:7.211:7.211))
    (INTERCONNECT \\UART_1\:BUART\:rx_counter_load\\.q \\UART_1\:BUART\:sRX\:RxBitCounter\\.load (2.331:2.331:2.331))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:rx_status_4\\.main_1 (2.290:2.290:2.290))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART_1\:BUART\:rx_status_5\\.main_0 (2.332:2.332:2.332))
    (INTERCONNECT \\UART_1\:BUART\:rx_last\\.q \\UART_1\:BUART\:rx_state_2\\.main_9 (2.307:2.307:2.307))
    (INTERCONNECT \\UART_1\:BUART\:rx_load_fifo\\.q \\UART_1\:BUART\:rx_status_4\\.main_0 (3.019:3.019:3.019))
    (INTERCONNECT \\UART_1\:BUART\:rx_load_fifo\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.f0_load (3.025:3.025:3.025))
    (INTERCONNECT \\UART_1\:BUART\:rx_postpoll\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.848:2.848:2.848))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_counter_load\\.main_1 (5.736:5.736:5.736))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_1 (9.503:9.503:9.503))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_0\\.main_1 (3.981:3.981:3.981))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_2\\.main_1 (6.310:6.310:6.310))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_3\\.main_1 (9.510:9.510:9.510))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_1 (8.799:8.799:8.799))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_status_3\\.main_1 (6.310:6.310:6.310))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (8.791:8.791:8.791))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_counter_load\\.main_3 (4.687:4.687:4.687))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_4 (9.106:9.106:9.106))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_0\\.main_4 (6.003:6.003:6.003))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_2\\.main_4 (4.384:4.384:4.384))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_3\\.main_4 (9.633:9.633:9.633))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_3 (7.354:7.354:7.354))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_status_3\\.main_4 (4.384:4.384:4.384))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_counter_load\\.main_2 (7.826:7.826:7.826))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_3 (3.877:3.877:3.877))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_0\\.main_3 (7.113:7.113:7.113))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_2\\.main_3 (7.959:7.959:7.959))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_3\\.main_3 (3.305:3.305:3.305))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_2 (4.225:4.225:4.225))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_status_3\\.main_3 (7.959:7.959:7.959))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_stop1_reg\\.q \\UART_1\:BUART\:rx_status_5\\.main_1 (2.299:2.299:2.299))
    (INTERCONNECT \\UART_1\:BUART\:rx_status_3\\.q \\UART_1\:BUART\:sRX\:RxSts\\.status_3 (6.125:6.125:6.125))
    (INTERCONNECT \\UART_1\:BUART\:rx_status_4\\.q \\UART_1\:BUART\:sRX\:RxSts\\.status_4 (2.317:2.317:2.317))
    (INTERCONNECT \\UART_1\:BUART\:rx_status_5\\.q \\UART_1\:BUART\:sRX\:RxSts\\.status_5 (2.316:2.316:2.316))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:tx_state_0\\.main_5 (7.179:7.179:7.179))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:tx_state_1\\.main_5 (4.728:4.728:4.728))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:tx_state_2\\.main_5 (5.246:5.246:5.246))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:txn\\.main_6 (5.296:5.296:5.296))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:counter_load_not\\.main_2 (4.495:4.495:4.495))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (11.528:11.528:11.528))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_bitclk\\.main_2 (8.505:8.505:8.505))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_state_0\\.main_2 (10.567:10.567:10.567))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_state_1\\.main_2 (8.509:8.509:8.509))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_state_2\\.main_2 (5.065:5.065:5.065))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_status_0\\.main_2 (10.609:10.609:10.609))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_1\:BUART\:tx_state_1\\.main_4 (4.643:4.643:4.643))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_1\:BUART\:tx_state_2\\.main_4 (3.570:3.570:3.570))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_1\:BUART\:txn\\.main_5 (4.661:4.661:4.661))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_counter_load\\.main_0 (4.670:4.670:4.670))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_0 (9.342:9.342:9.342))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_0\\.main_0 (7.245:7.245:7.245))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_2\\.main_0 (6.357:6.357:6.357))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_3\\.main_0 (9.353:9.353:9.353))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_0 (8.286:8.286:8.286))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_status_3\\.main_0 (6.357:6.357:6.357))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (8.281:8.281:8.281))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:sTX\:TxSts\\.status_1 (6.763:6.763:6.763))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:tx_state_0\\.main_3 (6.175:6.175:6.175))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:tx_status_0\\.main_3 (4.771:4.771:4.771))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_1\:BUART\:sTX\:TxSts\\.status_3 (5.944:5.944:5.944))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_1\:BUART\:tx_status_2\\.main_0 (4.377:4.377:4.377))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART_1\:BUART\:txn\\.main_3 (6.839:6.839:6.839))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:counter_load_not\\.main_1 (9.158:9.158:9.158))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (4.493:4.493:4.493))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_bitclk\\.main_1 (7.587:7.587:7.587))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_state_0\\.main_1 (4.253:4.253:4.253))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_state_1\\.main_1 (7.577:7.577:7.577))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_state_2\\.main_1 (9.713:9.713:9.713))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_status_0\\.main_1 (3.570:3.570:3.570))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:txn\\.main_2 (7.587:7.587:7.587))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:counter_load_not\\.main_0 (6.002:6.002:6.002))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (8.496:8.496:8.496))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_bitclk\\.main_0 (3.741:3.741:3.741))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_state_0\\.main_0 (7.692:7.692:7.692))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_state_1\\.main_0 (3.736:3.736:3.736))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_state_2\\.main_0 (6.561:6.561:6.561))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_status_0\\.main_0 (7.675:7.675:7.675))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:txn\\.main_1 (3.741:3.741:3.741))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:counter_load_not\\.main_3 (4.633:4.633:4.633))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_bitclk\\.main_3 (7.284:7.284:7.284))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_state_0\\.main_4 (8.553:8.553:8.553))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_state_1\\.main_3 (7.268:7.268:7.268))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_state_2\\.main_3 (6.197:6.197:6.197))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_status_0\\.main_4 (8.565:8.565:8.565))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:txn\\.main_4 (7.284:7.284:7.284))
    (INTERCONNECT \\UART_1\:BUART\:tx_status_0\\.q \\UART_1\:BUART\:sTX\:TxSts\\.status_0 (2.323:2.323:2.323))
    (INTERCONNECT \\UART_1\:BUART\:tx_status_2\\.q \\UART_1\:BUART\:sTX\:TxSts\\.status_2 (2.313:2.313:2.313))
    (INTERCONNECT \\UART_1\:BUART\:txn\\.q Net_9.main_0 (3.968:3.968:3.968))
    (INTERCONNECT \\UART_1\:BUART\:txn\\.q \\UART_1\:BUART\:txn\\.main_0 (2.317:2.317:2.317))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_1\:BUART\:pollcount_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_1\:BUART\:pollcount_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_1\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_1\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_1\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_1\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_1\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_1\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_1\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_1\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_1\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_1\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_1\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_1\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_1\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_1\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_1\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_1\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\UART_1\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u0\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u1\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u2\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u0\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u1\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u2\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u0\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u1\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u2\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u0\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u1\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u2\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u0\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u1\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u2\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u0\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u1\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u2\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u0\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u1\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u2\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb_ff \\I2C_1\:I2C_FF\\.clock (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u0\\.ce0 \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u0\\.cl0 \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u0\\.z0 \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u0\\.ff0 \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u0\\.ce1 \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u0\\.cl1 \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u0\\.z1 \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u0\\.ff1 \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u0\\.co_msb \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u0\\.sol_msb \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u0\\.cfbo \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u1\\.sor \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u1\\.cmsbo \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u1\\.cl0 \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u1\\.z0 \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u1\\.ff0 \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u1\\.ce1 \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u1\\.cl1 \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u1\\.z1 \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u1\\.ff1 \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u1\\.co_msb \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u1\\.sol_msb \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u1\\.cfbo \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u2\\.sor \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u2\\.cmsbo \\Encoder_1\:CounterUDB\:sC24\:counterdp\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u0\\.cl0 \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u0\\.z0 \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u0\\.ff0 \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u0\\.ce1 \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u0\\.cl1 \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u0\\.z1 \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u0\\.ff1 \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u0\\.co_msb \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u0\\.sol_msb \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u0\\.cfbo \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u1\\.sor \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u1\\.cmsbo \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u1\\.cl0 \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u1\\.z0 \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u1\\.ff0 \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u1\\.ce1 \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u1\\.cl1 \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u1\\.z1 \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u1\\.ff1 \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u1\\.co_msb \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u1\\.sol_msb \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u1\\.cfbo \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u2\\.sor \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u2\\.cmsbo \\Encoder_2\:CounterUDB\:sC24\:counterdp\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u0\\.cl0 \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u0\\.z0 \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u0\\.ff0 \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u0\\.ce1 \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u0\\.cl1 \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u0\\.z1 \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u0\\.ff1 \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u0\\.co_msb \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u0\\.sol_msb \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u0\\.cfbo \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u1\\.sor \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u1\\.cmsbo \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u1\\.cl0 \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u1\\.z0 \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u1\\.ff0 \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u1\\.ce1 \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u1\\.cl1 \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u1\\.z1 \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u1\\.ff1 \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u1\\.co_msb \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u1\\.sol_msb \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u1\\.cfbo \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u2\\.sor \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u2\\.cmsbo \\Encoder_3\:CounterUDB\:sC24\:counterdp\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u0\\.cl0 \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u0\\.z0 \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u0\\.ff0 \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u0\\.ce1 \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u0\\.cl1 \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u0\\.z1 \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u0\\.ff1 \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u0\\.co_msb \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u0\\.sol_msb \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u0\\.cfbo \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u1\\.sor \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u1\\.cmsbo \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u1\\.cl0 \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u1\\.z0 \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u1\\.ff0 \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u1\\.ce1 \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u1\\.cl1 \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u1\\.z1 \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u1\\.ff1 \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u1\\.co_msb \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u1\\.sol_msb \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u1\\.cfbo \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u2\\.sor \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u2\\.cmsbo \\Encoder_4\:CounterUDB\:sC24\:counterdp\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u0\\.cl0 \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u0\\.z0 \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u0\\.ff0 \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u0\\.ce1 \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u0\\.cl1 \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u0\\.z1 \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u0\\.ff1 \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u0\\.co_msb \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u0\\.sol_msb \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u0\\.cfbo \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u1\\.sor \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u1\\.cmsbo \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u1\\.cl0 \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u1\\.z0 \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u1\\.ff0 \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u1\\.ce1 \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u1\\.cl1 \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u1\\.z1 \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u1\\.ff1 \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u1\\.co_msb \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u1\\.sol_msb \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u1\\.cfbo \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u2\\.sor \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u2\\.cmsbo \\Encoder_5\:CounterUDB\:sC24\:counterdp\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u0\\.cl0 \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u0\\.z0 \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u0\\.ff0 \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u0\\.ce1 \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u0\\.cl1 \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u0\\.z1 \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u0\\.ff1 \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u0\\.co_msb \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u0\\.sol_msb \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u0\\.cfbo \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u1\\.sor \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u1\\.cmsbo \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u1\\.cl0 \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u1\\.z0 \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u1\\.ff0 \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u1\\.ce1 \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u1\\.cl1 \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u1\\.z1 \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u1\\.ff1 \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u1\\.co_msb \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u1\\.sol_msb \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u1\\.cfbo \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u2\\.sor \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u2\\.cmsbo \\Encoder_6\:CounterUDB\:sC24\:counterdp\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u0\\.cl0 \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u0\\.z0 \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u0\\.ff0 \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u0\\.ce1 \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u0\\.cl1 \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u0\\.z1 \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u0\\.ff1 \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u0\\.co_msb \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u0\\.sol_msb \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u0\\.cfbo \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u1\\.sor \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u1\\.cmsbo \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u1\\.cl0 \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u1\\.z0 \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u1\\.ff0 \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u1\\.ce1 \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u1\\.cl1 \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u1\\.z1 \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u1\\.ff1 \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u1\\.co_msb \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u1\\.sol_msb \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u1\\.cfbo \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u2\\.sor \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u2\\.cmsbo \\Encoder_7\:CounterUDB\:sC24\:counterdp\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT Rx_1\(0\)_PAD Rx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\)_PAD Tx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SDA_1\(0\).pad_out SDA_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT SDA_1\(0\)_PAD SDA_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SCL_1\(0\).pad_out SCL_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT SCL_1\(0\)_PAD SCL_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Enc_1\(0\)_PAD Enc_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Enc_2\(0\)_PAD Enc_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Enc_3\(0\)_PAD Enc_3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Enc_4\(0\)_PAD Enc_4\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Enc_5\(0\)_PAD Enc_5\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Enc_6\(0\)_PAD Enc_6\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Enc_7\(0\)_PAD Enc_7\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
