// Seed: 3828859873
module module_0 (
    output wand id_0#(1),
    output tri0 id_1,
    input tri0 id_2,
    input tri id_3,
    output supply0 void id_4
);
endmodule
module module_1 #(
    parameter id_1 = 32'd83,
    parameter id_3 = 32'd93,
    parameter id_6 = 32'd7
) (
    output tri0 id_0,
    input supply1 _id_1,
    input wire id_2,
    output uwire _id_3,
    input tri id_4,
    input supply1 id_5,
    input supply1 _id_6,
    output tri id_7,
    input wire id_8,
    input uwire id_9,
    output uwire id_10,
    input wire id_11,
    output wand id_12
);
  reg id_14, id_15, id_16[id_1  ^  1 : 1  ?  id_6 : id_3], id_17;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_5,
      id_9,
      id_0
  );
  assign modCall_1.id_0 = 0;
  parameter id_18 = 1;
  always begin : LABEL_0
    if (1) id_16 = id_2;
  end
endmodule : SymbolIdentifier
