

================================================================
== Vivado HLS Report for 'fft_top_2D'
================================================================
* Date:           Tue Jan 19 21:42:18 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ISPfinal
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   256258|   256258| 2.563 ms | 2.563 ms |  256258|  256258|   none  |
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+---------+---------+----------+----------+-----+-----+----------+
        |                    |         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |      Instance      |  Module |   min   |   max   |    min   |    max   | min | max |   Type   |
        +--------------------+---------+---------+---------+----------+----------+-----+-----+----------+
        |grp_fft_top_fu_304  |fft_top  |      484|      484| 4.840 us | 4.840 us |  485|  485| dataflow |
        +--------------------+---------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1           |      127|      127|         1|          -|          -|   128|    no    |
        |- Loop 2           |      127|      127|         1|          -|          -|   128|    no    |
        |- for_row          |   128000|   128000|      1000|          -|          -|   128|    no    |
        | + for_column_in   |      256|      256|         2|          -|          -|   128|    no    |
        | + for_column_out  |      256|      256|         2|          -|          -|   128|    no    |
        |- for_column       |   128000|   128000|      1000|          -|          -|   128|    no    |
        | + for_row_in      |      256|      256|         2|          -|          -|   128|    no    |
        | + for_row_out     |      256|      256|         2|          -|          -|   128|    no    |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 3 4 
4 --> 5 10 
5 --> 6 7 
6 --> 5 
7 --> 8 
8 --> 9 4 
9 --> 8 
10 --> 11 
11 --> 12 13 
12 --> 11 
13 --> 14 
14 --> 15 10 
15 --> 14 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%direction_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %direction)"   --->   Operation 16 'read' 'direction_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (3.25ns)   --->   "%buffer_out = alloca [128 x i64], align 8" [fft_top.cpp:199]   --->   Operation 17 'alloca' 'buffer_out' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_1 : Operation 18 [1/1] (3.25ns)   --->   "%buffer_in = alloca [128 x i64], align 8" [fft_top.cpp:199]   --->   Operation 18 'alloca' 'buffer_in' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_1 : Operation 19 [1/1] (1.76ns)   --->   "br label %arrayctor.loop"   --->   Operation 19 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%phi_ln199 = phi i7 [ 0, %0 ], [ %add_ln199, %arrayctor.loop ]" [fft_top.cpp:199]   --->   Operation 20 'phi' 'phi_ln199' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.87ns)   --->   "%add_ln199 = add i7 %phi_ln199, 1" [fft_top.cpp:199]   --->   Operation 21 'add' 'add_ln199' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln199 = zext i7 %phi_ln199 to i64" [fft_top.cpp:199]   --->   Operation 22 'zext' 'zext_ln199' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%buffer_in_addr = getelementptr [128 x i64]* %buffer_in, i64 0, i64 %zext_ln199" [fft_top.cpp:199]   --->   Operation 23 'getelementptr' 'buffer_in_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (3.25ns)   --->   "store i64 0, i64* %buffer_in_addr, align 8" [fft_top.cpp:199]   --->   Operation 24 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_2 : Operation 25 [1/1] (1.48ns)   --->   "%icmp_ln199 = icmp eq i7 %phi_ln199, -1" [fft_top.cpp:199]   --->   Operation 25 'icmp' 'icmp_ln199' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln199, label %arrayctor.loop1.preheader, label %arrayctor.loop" [fft_top.cpp:199]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.76ns)   --->   "br label %arrayctor.loop1" [fft_top.cpp:199]   --->   Operation 28 'br' <Predicate = (icmp_ln199)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%phi_ln199_1 = phi i7 [ %add_ln199_1, %arrayctor.loop1 ], [ 0, %arrayctor.loop1.preheader ]" [fft_top.cpp:199]   --->   Operation 29 'phi' 'phi_ln199_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.87ns)   --->   "%add_ln199_1 = add i7 %phi_ln199_1, 1" [fft_top.cpp:199]   --->   Operation 30 'add' 'add_ln199_1' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln199_1 = zext i7 %phi_ln199_1 to i64" [fft_top.cpp:199]   --->   Operation 31 'zext' 'zext_ln199_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%buffer_out_addr = getelementptr [128 x i64]* %buffer_out, i64 0, i64 %zext_ln199_1" [fft_top.cpp:199]   --->   Operation 32 'getelementptr' 'buffer_out_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (3.25ns)   --->   "store i64 0, i64* %buffer_out_addr, align 8" [fft_top.cpp:199]   --->   Operation 33 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_3 : Operation 34 [1/1] (1.48ns)   --->   "%icmp_ln199_1 = icmp eq i7 %phi_ln199_1, -1" [fft_top.cpp:199]   --->   Operation 34 'icmp' 'icmp_ln199_1' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 35 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %icmp_ln199_1, label %.preheader73.preheader, label %arrayctor.loop1" [fft_top.cpp:199]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.76ns)   --->   "br label %.preheader73" [fft_top.cpp:202]   --->   Operation 37 'br' <Predicate = (icmp_ln199_1)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 1.91>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%i_0 = phi i8 [ %i_1, %for_row_end ], [ 0, %.preheader73.preheader ]"   --->   Operation 38 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (1.55ns)   --->   "%icmp_ln202 = icmp eq i8 %i_0, -128" [fft_top.cpp:202]   --->   Operation 39 'icmp' 'icmp_ln202' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 40 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (1.91ns)   --->   "%i_1 = add i8 %i_0, 1" [fft_top.cpp:202]   --->   Operation 41 'add' 'i_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %icmp_ln202, label %.preheader.preheader, label %for_row_begin" [fft_top.cpp:202]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str25) nounwind" [fft_top.cpp:202]   --->   Operation 43 'specloopname' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str25)" [fft_top.cpp:202]   --->   Operation 44 'specregionbegin' 'tmp' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_s = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i_0, i7 0)" [fft_top.cpp:204]   --->   Operation 45 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i15 %tmp_s to i16" [fft_top.cpp:203]   --->   Operation 46 'zext' 'zext_ln203' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (1.76ns)   --->   "br label %1" [fft_top.cpp:203]   --->   Operation 47 'br' <Predicate = (!icmp_ln202)> <Delay = 1.76>
ST_4 : Operation 48 [1/1] (1.76ns)   --->   "br label %.preheader" [fft_top.cpp:216]   --->   Operation 48 'br' <Predicate = (icmp_ln202)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 5.40>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%j_0 = phi i8 [ 0, %for_row_begin ], [ %j, %2 ]"   --->   Operation 49 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (1.55ns)   --->   "%icmp_ln203 = icmp eq i8 %j_0, -128" [fft_top.cpp:203]   --->   Operation 50 'icmp' 'icmp_ln203' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 51 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (1.91ns)   --->   "%j = add i8 %j_0, 1" [fft_top.cpp:203]   --->   Operation 52 'add' 'j' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %icmp_ln203, label %3, label %2" [fft_top.cpp:203]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln204_1 = zext i8 %j_0 to i16" [fft_top.cpp:204]   --->   Operation 54 'zext' 'zext_ln204_1' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (1.94ns)   --->   "%add_ln204 = add i16 %zext_ln203, %zext_ln204_1" [fft_top.cpp:204]   --->   Operation 55 'add' 'add_ln204' <Predicate = (!icmp_ln203)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln204_2 = zext i16 %add_ln204 to i64" [fft_top.cpp:204]   --->   Operation 56 'zext' 'zext_ln204_2' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%in_M_real_addr = getelementptr [16384 x float]* %in_M_real, i64 0, i64 %zext_ln204_2" [fft_top.cpp:204]   --->   Operation 57 'getelementptr' 'in_M_real_addr' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%in_M_imag_addr = getelementptr [16384 x float]* %in_M_imag, i64 0, i64 %zext_ln204_2" [fft_top.cpp:204]   --->   Operation 58 'getelementptr' 'in_M_imag_addr' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_5 : Operation 59 [2/2] (3.25ns)   --->   "%in_M_real_load = load float* %in_M_real_addr, align 4" [fft_top.cpp:204]   --->   Operation 59 'load' 'in_M_real_load' <Predicate = (!icmp_ln203)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_5 : Operation 60 [2/2] (3.25ns)   --->   "%in_M_imag_load = load float* %in_M_imag_addr, align 4" [fft_top.cpp:204]   --->   Operation 60 'load' 'in_M_imag_load' <Predicate = (!icmp_ln203)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_5 : Operation 61 [2/2] (5.40ns)   --->   "call fastcc void @fft_top(i1 zeroext %direction_read, [128 x i64]* %buffer_in, [128 x i64]* %buffer_out)" [fft_top.cpp:206]   --->   Operation 61 'call' <Predicate = (icmp_ln203)> <Delay = 5.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 6.50>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str36) nounwind" [fft_top.cpp:203]   --->   Operation 62 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln204 = zext i8 %j_0 to i64" [fft_top.cpp:204]   --->   Operation 63 'zext' 'zext_ln204' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/2] (3.25ns)   --->   "%in_M_real_load = load float* %in_M_real_addr, align 4" [fft_top.cpp:204]   --->   Operation 64 'load' 'in_M_real_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%buffer_in_addr_1 = getelementptr [128 x i64]* %buffer_in, i64 0, i64 %zext_ln204" [fft_top.cpp:204]   --->   Operation 65 'getelementptr' 'buffer_in_addr_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%bitcast_ln204 = bitcast float %in_M_real_load to i32" [fft_top.cpp:204]   --->   Operation 66 'bitcast' 'bitcast_ln204' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/2] (3.25ns)   --->   "%in_M_imag_load = load float* %in_M_imag_addr, align 4" [fft_top.cpp:204]   --->   Operation 67 'load' 'in_M_imag_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%bitcast_ln204_1 = bitcast float %in_M_imag_load to i32" [fft_top.cpp:204]   --->   Operation 68 'bitcast' 'bitcast_ln204_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%buffer_in_M_imag_ad = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %bitcast_ln204_1, i32 %bitcast_ln204)" [fft_top.cpp:204]   --->   Operation 69 'bitconcatenate' 'buffer_in_M_imag_ad' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (3.25ns)   --->   "store i64 %buffer_in_M_imag_ad, i64* %buffer_in_addr_1, align 8" [fft_top.cpp:204]   --->   Operation 70 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "br label %1" [fft_top.cpp:203]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 5> <Delay = 1.76>
ST_7 : Operation 72 [1/2] (0.00ns)   --->   "call fastcc void @fft_top(i1 zeroext %direction_read, [128 x i64]* %buffer_in, [128 x i64]* %buffer_out)" [fft_top.cpp:206]   --->   Operation 72 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 73 [1/1] (1.76ns)   --->   "br label %4" [fft_top.cpp:209]   --->   Operation 73 'br' <Predicate = true> <Delay = 1.76>

State 8 <SV = 6> <Delay = 3.25>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%k_0 = phi i8 [ 0, %3 ], [ %k, %5 ]"   --->   Operation 74 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 75 [1/1] (1.55ns)   --->   "%icmp_ln209 = icmp eq i8 %k_0, -128" [fft_top.cpp:209]   --->   Operation 75 'icmp' 'icmp_ln209' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 76 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 76 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 77 [1/1] (1.91ns)   --->   "%k = add i8 %k_0, 1" [fft_top.cpp:209]   --->   Operation 77 'add' 'k' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %icmp_ln209, label %for_row_end, label %5" [fft_top.cpp:209]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln210 = zext i8 %k_0 to i64" [fft_top.cpp:210]   --->   Operation 79 'zext' 'zext_ln210' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln210_1 = zext i8 %k_0 to i16" [fft_top.cpp:210]   --->   Operation 80 'zext' 'zext_ln210_1' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (1.94ns)   --->   "%add_ln210 = add i16 %zext_ln210_1, %zext_ln203" [fft_top.cpp:210]   --->   Operation 81 'add' 'add_ln210' <Predicate = (!icmp_ln209)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%buffer_out_addr_1 = getelementptr [128 x i64]* %buffer_out, i64 0, i64 %zext_ln210" [fft_top.cpp:210]   --->   Operation 82 'getelementptr' 'buffer_out_addr_1' <Predicate = (!icmp_ln209)> <Delay = 0.00>
ST_8 : Operation 83 [2/2] (3.25ns)   --->   "%buffer_out_load = load i64* %buffer_out_addr_1, align 8" [fft_top.cpp:210]   --->   Operation 83 'load' 'buffer_out_load' <Predicate = (!icmp_ln209)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str25, i32 %tmp)" [fft_top.cpp:213]   --->   Operation 84 'specregionend' 'empty_20' <Predicate = (icmp_ln209)> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "br label %.preheader73" [fft_top.cpp:202]   --->   Operation 85 'br' <Predicate = (icmp_ln209)> <Delay = 0.00>

State 9 <SV = 7> <Delay = 6.50>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str4) nounwind" [fft_top.cpp:209]   --->   Operation 86 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln210_2 = zext i16 %add_ln210 to i64" [fft_top.cpp:210]   --->   Operation 87 'zext' 'zext_ln210_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%out_M_real_addr = getelementptr [16384 x float]* %out_M_real, i64 0, i64 %zext_ln210_2" [fft_top.cpp:210]   --->   Operation 88 'getelementptr' 'out_M_real_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%out_M_imag_addr = getelementptr [16384 x float]* %out_M_imag, i64 0, i64 %zext_ln210_2" [fft_top.cpp:210]   --->   Operation 89 'getelementptr' 'out_M_imag_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 90 [1/2] (3.25ns)   --->   "%buffer_out_load = load i64* %buffer_out_addr_1, align 8" [fft_top.cpp:210]   --->   Operation 90 'load' 'buffer_out_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln210 = trunc i64 %buffer_out_load to i32" [fft_top.cpp:210]   --->   Operation 91 'trunc' 'trunc_ln210' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%bitcast_ln210 = bitcast i32 %trunc_ln210 to float" [fft_top.cpp:210]   --->   Operation 92 'bitcast' 'bitcast_ln210' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (3.25ns)   --->   "store float %bitcast_ln210, float* %out_M_real_addr, align 4" [fft_top.cpp:210]   --->   Operation 93 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%buffer_out_M_imag_l = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %buffer_out_load, i32 32, i32 63)" [fft_top.cpp:210]   --->   Operation 94 'partselect' 'buffer_out_M_imag_l' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%bitcast_ln210_1 = bitcast i32 %buffer_out_M_imag_l to float" [fft_top.cpp:210]   --->   Operation 95 'bitcast' 'bitcast_ln210_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 96 [1/1] (3.25ns)   --->   "store float %bitcast_ln210_1, float* %out_M_imag_addr, align 4" [fft_top.cpp:210]   --->   Operation 96 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "br label %4" [fft_top.cpp:209]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 4> <Delay = 1.91>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%j2_0 = phi i8 [ %j_1, %for_column_end ], [ 0, %.preheader.preheader ]"   --->   Operation 98 'phi' 'j2_0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (1.55ns)   --->   "%icmp_ln216 = icmp eq i8 %j2_0, -128" [fft_top.cpp:216]   --->   Operation 99 'icmp' 'icmp_ln216' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 100 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (1.91ns)   --->   "%j_1 = add i8 %j2_0, 1" [fft_top.cpp:216]   --->   Operation 101 'add' 'j_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "br i1 %icmp_ln216, label %11, label %for_column_begin" [fft_top.cpp:216]   --->   Operation 102 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5) nounwind" [fft_top.cpp:216]   --->   Operation 103 'specloopname' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_40 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5)" [fft_top.cpp:216]   --->   Operation 104 'specregionbegin' 'tmp_40' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln217 = zext i8 %j2_0 to i16" [fft_top.cpp:217]   --->   Operation 105 'zext' 'zext_ln217' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (1.76ns)   --->   "br label %6" [fft_top.cpp:217]   --->   Operation 106 'br' <Predicate = (!icmp_ln216)> <Delay = 1.76>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "ret void" [fft_top.cpp:226]   --->   Operation 107 'ret' <Predicate = (icmp_ln216)> <Delay = 0.00>

State 11 <SV = 5> <Delay = 5.40>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%i3_0 = phi i8 [ 0, %for_column_begin ], [ %i, %7 ]"   --->   Operation 108 'phi' 'i3_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (1.55ns)   --->   "%icmp_ln217 = icmp eq i8 %i3_0, -128" [fft_top.cpp:217]   --->   Operation 109 'icmp' 'icmp_ln217' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%empty_22 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 110 'speclooptripcount' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (1.91ns)   --->   "%i = add i8 %i3_0, 1" [fft_top.cpp:217]   --->   Operation 111 'add' 'i' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "br i1 %icmp_ln217, label %8, label %7" [fft_top.cpp:217]   --->   Operation 112 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_142 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i3_0, i7 0)" [fft_top.cpp:218]   --->   Operation 113 'bitconcatenate' 'tmp_142' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln218_1 = zext i15 %tmp_142 to i16" [fft_top.cpp:218]   --->   Operation 114 'zext' 'zext_ln218_1' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_11 : Operation 115 [1/1] (1.94ns)   --->   "%add_ln218 = add i16 %zext_ln217, %zext_ln218_1" [fft_top.cpp:218]   --->   Operation 115 'add' 'add_ln218' <Predicate = (!icmp_ln217)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln218_2 = zext i16 %add_ln218 to i64" [fft_top.cpp:218]   --->   Operation 116 'zext' 'zext_ln218_2' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "%in_M_real_addr_1 = getelementptr [16384 x float]* %in_M_real, i64 0, i64 %zext_ln218_2" [fft_top.cpp:218]   --->   Operation 117 'getelementptr' 'in_M_real_addr_1' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_11 : Operation 118 [1/1] (0.00ns)   --->   "%in_M_imag_addr_1 = getelementptr [16384 x float]* %in_M_imag, i64 0, i64 %zext_ln218_2" [fft_top.cpp:218]   --->   Operation 118 'getelementptr' 'in_M_imag_addr_1' <Predicate = (!icmp_ln217)> <Delay = 0.00>
ST_11 : Operation 119 [2/2] (3.25ns)   --->   "%in_M_real_load_1 = load float* %in_M_real_addr_1, align 4" [fft_top.cpp:218]   --->   Operation 119 'load' 'in_M_real_load_1' <Predicate = (!icmp_ln217)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_11 : Operation 120 [2/2] (3.25ns)   --->   "%in_M_imag_load_1 = load float* %in_M_imag_addr_1, align 4" [fft_top.cpp:218]   --->   Operation 120 'load' 'in_M_imag_load_1' <Predicate = (!icmp_ln217)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_11 : Operation 121 [2/2] (5.40ns)   --->   "call fastcc void @fft_top(i1 zeroext %direction_read, [128 x i64]* %buffer_in, [128 x i64]* %buffer_out)" [fft_top.cpp:220]   --->   Operation 121 'call' <Predicate = (icmp_ln217)> <Delay = 5.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 6> <Delay = 6.50>
ST_12 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str6) nounwind" [fft_top.cpp:217]   --->   Operation 122 'specloopname' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln218 = zext i8 %i3_0 to i64" [fft_top.cpp:218]   --->   Operation 123 'zext' 'zext_ln218' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 124 [1/2] (3.25ns)   --->   "%in_M_real_load_1 = load float* %in_M_real_addr_1, align 4" [fft_top.cpp:218]   --->   Operation 124 'load' 'in_M_real_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%buffer_in_addr_2 = getelementptr [128 x i64]* %buffer_in, i64 0, i64 %zext_ln218" [fft_top.cpp:218]   --->   Operation 125 'getelementptr' 'buffer_in_addr_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (0.00ns)   --->   "%bitcast_ln218 = bitcast float %in_M_real_load_1 to i32" [fft_top.cpp:218]   --->   Operation 126 'bitcast' 'bitcast_ln218' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 127 [1/2] (3.25ns)   --->   "%in_M_imag_load_1 = load float* %in_M_imag_addr_1, align 4" [fft_top.cpp:218]   --->   Operation 127 'load' 'in_M_imag_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_12 : Operation 128 [1/1] (0.00ns)   --->   "%bitcast_ln218_1 = bitcast float %in_M_imag_load_1 to i32" [fft_top.cpp:218]   --->   Operation 128 'bitcast' 'bitcast_ln218_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "%buffer_in_M_imag_ad_1 = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %bitcast_ln218_1, i32 %bitcast_ln218)" [fft_top.cpp:218]   --->   Operation 129 'bitconcatenate' 'buffer_in_M_imag_ad_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 130 [1/1] (3.25ns)   --->   "store i64 %buffer_in_M_imag_ad_1, i64* %buffer_in_addr_2, align 8" [fft_top.cpp:218]   --->   Operation 130 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "br label %6" [fft_top.cpp:217]   --->   Operation 131 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 6> <Delay = 1.76>
ST_13 : Operation 132 [1/2] (0.00ns)   --->   "call fastcc void @fft_top(i1 zeroext %direction_read, [128 x i64]* %buffer_in, [128 x i64]* %buffer_out)" [fft_top.cpp:220]   --->   Operation 132 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 133 [1/1] (1.76ns)   --->   "br label %9" [fft_top.cpp:222]   --->   Operation 133 'br' <Predicate = true> <Delay = 1.76>

State 14 <SV = 7> <Delay = 3.25>
ST_14 : Operation 134 [1/1] (0.00ns)   --->   "%i4_0 = phi i8 [ 0, %8 ], [ %i_2, %10 ]"   --->   Operation 134 'phi' 'i4_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 135 [1/1] (1.55ns)   --->   "%icmp_ln222 = icmp eq i8 %i4_0, -128" [fft_top.cpp:222]   --->   Operation 135 'icmp' 'icmp_ln222' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 136 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128)"   --->   Operation 136 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 137 [1/1] (1.91ns)   --->   "%i_2 = add i8 %i4_0, 1" [fft_top.cpp:222]   --->   Operation 137 'add' 'i_2' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 138 [1/1] (0.00ns)   --->   "br i1 %icmp_ln222, label %for_column_end, label %10" [fft_top.cpp:222]   --->   Operation 138 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln223 = zext i8 %i4_0 to i64" [fft_top.cpp:223]   --->   Operation 139 'zext' 'zext_ln223' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_14 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_143 = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %i4_0, i7 0)" [fft_top.cpp:223]   --->   Operation 140 'bitconcatenate' 'tmp_143' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_14 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln223_1 = zext i15 %tmp_143 to i16" [fft_top.cpp:223]   --->   Operation 141 'zext' 'zext_ln223_1' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_14 : Operation 142 [1/1] (1.94ns)   --->   "%add_ln223 = add i16 %zext_ln223_1, %zext_ln217" [fft_top.cpp:223]   --->   Operation 142 'add' 'add_ln223' <Predicate = (!icmp_ln222)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 143 [1/1] (0.00ns)   --->   "%buffer_out_addr_2 = getelementptr [128 x i64]* %buffer_out, i64 0, i64 %zext_ln223" [fft_top.cpp:223]   --->   Operation 143 'getelementptr' 'buffer_out_addr_2' <Predicate = (!icmp_ln222)> <Delay = 0.00>
ST_14 : Operation 144 [2/2] (3.25ns)   --->   "%buffer_out_load_1 = load i64* %buffer_out_addr_2, align 8" [fft_top.cpp:223]   --->   Operation 144 'load' 'buffer_out_load_1' <Predicate = (!icmp_ln222)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_14 : Operation 145 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5, i32 %tmp_40)" [fft_top.cpp:225]   --->   Operation 145 'specregionend' 'empty_24' <Predicate = (icmp_ln222)> <Delay = 0.00>
ST_14 : Operation 146 [1/1] (0.00ns)   --->   "br label %.preheader" [fft_top.cpp:216]   --->   Operation 146 'br' <Predicate = (icmp_ln222)> <Delay = 0.00>

State 15 <SV = 8> <Delay = 6.50>
ST_15 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str7) nounwind" [fft_top.cpp:222]   --->   Operation 147 'specloopname' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln223_2 = zext i16 %add_ln223 to i64" [fft_top.cpp:223]   --->   Operation 148 'zext' 'zext_ln223_2' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 149 [1/1] (0.00ns)   --->   "%out_M_real_addr_1 = getelementptr [16384 x float]* %out_M_real, i64 0, i64 %zext_ln223_2" [fft_top.cpp:223]   --->   Operation 149 'getelementptr' 'out_M_real_addr_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 150 [1/1] (0.00ns)   --->   "%out_M_imag_addr_1 = getelementptr [16384 x float]* %out_M_imag, i64 0, i64 %zext_ln223_2" [fft_top.cpp:223]   --->   Operation 150 'getelementptr' 'out_M_imag_addr_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 151 [1/2] (3.25ns)   --->   "%buffer_out_load_1 = load i64* %buffer_out_addr_2, align 8" [fft_top.cpp:223]   --->   Operation 151 'load' 'buffer_out_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_15 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln223 = trunc i64 %buffer_out_load_1 to i32" [fft_top.cpp:223]   --->   Operation 152 'trunc' 'trunc_ln223' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 153 [1/1] (0.00ns)   --->   "%bitcast_ln223 = bitcast i32 %trunc_ln223 to float" [fft_top.cpp:223]   --->   Operation 153 'bitcast' 'bitcast_ln223' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 154 [1/1] (3.25ns)   --->   "store float %bitcast_ln223, float* %out_M_real_addr_1, align 4" [fft_top.cpp:223]   --->   Operation 154 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_15 : Operation 155 [1/1] (0.00ns)   --->   "%buffer_out_M_imag_l_1 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %buffer_out_load_1, i32 32, i32 63)" [fft_top.cpp:223]   --->   Operation 155 'partselect' 'buffer_out_M_imag_l_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 156 [1/1] (0.00ns)   --->   "%bitcast_ln223_1 = bitcast i32 %buffer_out_M_imag_l_1 to float" [fft_top.cpp:223]   --->   Operation 156 'bitcast' 'bitcast_ln223_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 157 [1/1] (3.25ns)   --->   "store float %bitcast_ln223_1, float* %out_M_imag_addr_1, align 4" [fft_top.cpp:223]   --->   Operation 157 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 128> <RAM>
ST_15 : Operation 158 [1/1] (0.00ns)   --->   "br label %9" [fft_top.cpp:222]   --->   Operation 158 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ direction]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in_M_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in_M_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_M_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_M_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
direction_read        (read             ) [ 0011111111111111]
buffer_out            (alloca           ) [ 0011111111111111]
buffer_in             (alloca           ) [ 0011111111111111]
br_ln0                (br               ) [ 0110000000000000]
phi_ln199             (phi              ) [ 0010000000000000]
add_ln199             (add              ) [ 0110000000000000]
zext_ln199            (zext             ) [ 0000000000000000]
buffer_in_addr        (getelementptr    ) [ 0000000000000000]
store_ln199           (store            ) [ 0000000000000000]
icmp_ln199            (icmp             ) [ 0010000000000000]
empty                 (speclooptripcount) [ 0000000000000000]
br_ln199              (br               ) [ 0110000000000000]
br_ln199              (br               ) [ 0011000000000000]
phi_ln199_1           (phi              ) [ 0001000000000000]
add_ln199_1           (add              ) [ 0011000000000000]
zext_ln199_1          (zext             ) [ 0000000000000000]
buffer_out_addr       (getelementptr    ) [ 0000000000000000]
store_ln199           (store            ) [ 0000000000000000]
icmp_ln199_1          (icmp             ) [ 0001000000000000]
empty_16              (speclooptripcount) [ 0000000000000000]
br_ln199              (br               ) [ 0011000000000000]
br_ln202              (br               ) [ 0001111111000000]
i_0                   (phi              ) [ 0000100000000000]
icmp_ln202            (icmp             ) [ 0000111111000000]
empty_17              (speclooptripcount) [ 0000000000000000]
i_1                   (add              ) [ 0001111111000000]
br_ln202              (br               ) [ 0000000000000000]
specloopname_ln202    (specloopname     ) [ 0000000000000000]
tmp                   (specregionbegin  ) [ 0000011111000000]
tmp_s                 (bitconcatenate   ) [ 0000000000000000]
zext_ln203            (zext             ) [ 0000011111000000]
br_ln203              (br               ) [ 0000111111000000]
br_ln216              (br               ) [ 0000111111111111]
j_0                   (phi              ) [ 0000011000000000]
icmp_ln203            (icmp             ) [ 0000111111000000]
empty_18              (speclooptripcount) [ 0000000000000000]
j                     (add              ) [ 0000111111000000]
br_ln203              (br               ) [ 0000000000000000]
zext_ln204_1          (zext             ) [ 0000000000000000]
add_ln204             (add              ) [ 0000000000000000]
zext_ln204_2          (zext             ) [ 0000000000000000]
in_M_real_addr        (getelementptr    ) [ 0000001000000000]
in_M_imag_addr        (getelementptr    ) [ 0000001000000000]
specloopname_ln203    (specloopname     ) [ 0000000000000000]
zext_ln204            (zext             ) [ 0000000000000000]
in_M_real_load        (load             ) [ 0000000000000000]
buffer_in_addr_1      (getelementptr    ) [ 0000000000000000]
bitcast_ln204         (bitcast          ) [ 0000000000000000]
in_M_imag_load        (load             ) [ 0000000000000000]
bitcast_ln204_1       (bitcast          ) [ 0000000000000000]
buffer_in_M_imag_ad   (bitconcatenate   ) [ 0000000000000000]
store_ln204           (store            ) [ 0000000000000000]
br_ln203              (br               ) [ 0000111111000000]
call_ln206            (call             ) [ 0000000000000000]
br_ln209              (br               ) [ 0000111111000000]
k_0                   (phi              ) [ 0000000010000000]
icmp_ln209            (icmp             ) [ 0000111111000000]
empty_19              (speclooptripcount) [ 0000000000000000]
k                     (add              ) [ 0000111111000000]
br_ln209              (br               ) [ 0000000000000000]
zext_ln210            (zext             ) [ 0000000000000000]
zext_ln210_1          (zext             ) [ 0000000000000000]
add_ln210             (add              ) [ 0000000001000000]
buffer_out_addr_1     (getelementptr    ) [ 0000000001000000]
empty_20              (specregionend    ) [ 0000000000000000]
br_ln202              (br               ) [ 0001111111000000]
specloopname_ln209    (specloopname     ) [ 0000000000000000]
zext_ln210_2          (zext             ) [ 0000000000000000]
out_M_real_addr       (getelementptr    ) [ 0000000000000000]
out_M_imag_addr       (getelementptr    ) [ 0000000000000000]
buffer_out_load       (load             ) [ 0000000000000000]
trunc_ln210           (trunc            ) [ 0000000000000000]
bitcast_ln210         (bitcast          ) [ 0000000000000000]
store_ln210           (store            ) [ 0000000000000000]
buffer_out_M_imag_l   (partselect       ) [ 0000000000000000]
bitcast_ln210_1       (bitcast          ) [ 0000000000000000]
store_ln210           (store            ) [ 0000000000000000]
br_ln209              (br               ) [ 0000111111000000]
j2_0                  (phi              ) [ 0000000000100000]
icmp_ln216            (icmp             ) [ 0000000000111111]
empty_21              (speclooptripcount) [ 0000000000000000]
j_1                   (add              ) [ 0000100000111111]
br_ln216              (br               ) [ 0000000000000000]
specloopname_ln216    (specloopname     ) [ 0000000000000000]
tmp_40                (specregionbegin  ) [ 0000000000011111]
zext_ln217            (zext             ) [ 0000000000011111]
br_ln217              (br               ) [ 0000000000111111]
ret_ln226             (ret              ) [ 0000000000000000]
i3_0                  (phi              ) [ 0000000000011000]
icmp_ln217            (icmp             ) [ 0000000000111111]
empty_22              (speclooptripcount) [ 0000000000000000]
i                     (add              ) [ 0000000000111111]
br_ln217              (br               ) [ 0000000000000000]
tmp_142               (bitconcatenate   ) [ 0000000000000000]
zext_ln218_1          (zext             ) [ 0000000000000000]
add_ln218             (add              ) [ 0000000000000000]
zext_ln218_2          (zext             ) [ 0000000000000000]
in_M_real_addr_1      (getelementptr    ) [ 0000000000001000]
in_M_imag_addr_1      (getelementptr    ) [ 0000000000001000]
specloopname_ln217    (specloopname     ) [ 0000000000000000]
zext_ln218            (zext             ) [ 0000000000000000]
in_M_real_load_1      (load             ) [ 0000000000000000]
buffer_in_addr_2      (getelementptr    ) [ 0000000000000000]
bitcast_ln218         (bitcast          ) [ 0000000000000000]
in_M_imag_load_1      (load             ) [ 0000000000000000]
bitcast_ln218_1       (bitcast          ) [ 0000000000000000]
buffer_in_M_imag_ad_1 (bitconcatenate   ) [ 0000000000000000]
store_ln218           (store            ) [ 0000000000000000]
br_ln217              (br               ) [ 0000000000111111]
call_ln220            (call             ) [ 0000000000000000]
br_ln222              (br               ) [ 0000000000111111]
i4_0                  (phi              ) [ 0000000000000010]
icmp_ln222            (icmp             ) [ 0000000000111111]
empty_23              (speclooptripcount) [ 0000000000000000]
i_2                   (add              ) [ 0000000000111111]
br_ln222              (br               ) [ 0000000000000000]
zext_ln223            (zext             ) [ 0000000000000000]
tmp_143               (bitconcatenate   ) [ 0000000000000000]
zext_ln223_1          (zext             ) [ 0000000000000000]
add_ln223             (add              ) [ 0000000000000001]
buffer_out_addr_2     (getelementptr    ) [ 0000000000000001]
empty_24              (specregionend    ) [ 0000000000000000]
br_ln216              (br               ) [ 0000100000111111]
specloopname_ln222    (specloopname     ) [ 0000000000000000]
zext_ln223_2          (zext             ) [ 0000000000000000]
out_M_real_addr_1     (getelementptr    ) [ 0000000000000000]
out_M_imag_addr_1     (getelementptr    ) [ 0000000000000000]
buffer_out_load_1     (load             ) [ 0000000000000000]
trunc_ln223           (trunc            ) [ 0000000000000000]
bitcast_ln223         (bitcast          ) [ 0000000000000000]
store_ln223           (store            ) [ 0000000000000000]
buffer_out_M_imag_l_1 (partselect       ) [ 0000000000000000]
bitcast_ln223_1       (bitcast          ) [ 0000000000000000]
store_ln223           (store            ) [ 0000000000000000]
br_ln222              (br               ) [ 0000000000111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="direction">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="direction"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_M_real">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_M_real"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_M_imag">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_M_imag"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_M_real">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_M_real"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_M_imag">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_M_imag"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str25"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i8.i7"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_top"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str36"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="buffer_out_alloca_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_out/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="buffer_in_alloca_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer_in/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="direction_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="direction_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="buffer_in_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="7" slack="0"/>
<pin id="80" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_in_addr/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="7" slack="0"/>
<pin id="84" dir="0" index="1" bw="64" slack="0"/>
<pin id="85" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln199/2 store_ln204/6 store_ln218/12 "/>
</bind>
</comp>

<comp id="89" class="1004" name="buffer_out_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="7" slack="0"/>
<pin id="93" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_out_addr/3 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="7" slack="0"/>
<pin id="97" dir="0" index="1" bw="64" slack="0"/>
<pin id="98" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln199/3 buffer_out_load/8 buffer_out_load_1/14 "/>
</bind>
</comp>

<comp id="102" class="1004" name="in_M_real_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="16" slack="0"/>
<pin id="106" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_M_real_addr/5 "/>
</bind>
</comp>

<comp id="109" class="1004" name="in_M_imag_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="16" slack="0"/>
<pin id="113" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_M_imag_addr/5 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="14" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_M_real_load/5 in_M_real_load_1/11 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="14" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in_M_imag_load/5 in_M_imag_load_1/11 "/>
</bind>
</comp>

<comp id="128" class="1004" name="buffer_in_addr_1_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="8" slack="0"/>
<pin id="132" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_in_addr_1/6 "/>
</bind>
</comp>

<comp id="135" class="1004" name="buffer_out_addr_1_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="8" slack="0"/>
<pin id="139" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_out_addr_1/8 "/>
</bind>
</comp>

<comp id="142" class="1004" name="out_M_real_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="32" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="16" slack="0"/>
<pin id="146" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_M_real_addr/9 "/>
</bind>
</comp>

<comp id="149" class="1004" name="out_M_imag_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="16" slack="0"/>
<pin id="153" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_M_imag_addr/9 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="14" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln210/9 store_ln223/15 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_access_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="14" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln210/9 store_ln223/15 "/>
</bind>
</comp>

<comp id="168" class="1004" name="in_M_real_addr_1_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="16" slack="0"/>
<pin id="172" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_M_real_addr_1/11 "/>
</bind>
</comp>

<comp id="175" class="1004" name="in_M_imag_addr_1_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="16" slack="0"/>
<pin id="179" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in_M_imag_addr_1/11 "/>
</bind>
</comp>

<comp id="184" class="1004" name="buffer_in_addr_2_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="8" slack="0"/>
<pin id="188" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_in_addr_2/12 "/>
</bind>
</comp>

<comp id="191" class="1004" name="buffer_out_addr_2_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="8" slack="0"/>
<pin id="195" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_out_addr_2/14 "/>
</bind>
</comp>

<comp id="198" class="1004" name="out_M_real_addr_1_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="16" slack="0"/>
<pin id="202" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_M_real_addr_1/15 "/>
</bind>
</comp>

<comp id="205" class="1004" name="out_M_imag_addr_1_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="16" slack="0"/>
<pin id="209" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_M_imag_addr_1/15 "/>
</bind>
</comp>

<comp id="214" class="1005" name="phi_ln199_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="7" slack="1"/>
<pin id="216" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln199 (phireg) "/>
</bind>
</comp>

<comp id="218" class="1004" name="phi_ln199_phi_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="1"/>
<pin id="220" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="7" slack="0"/>
<pin id="222" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln199/2 "/>
</bind>
</comp>

<comp id="225" class="1005" name="phi_ln199_1_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="7" slack="1"/>
<pin id="227" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln199_1 (phireg) "/>
</bind>
</comp>

<comp id="229" class="1004" name="phi_ln199_1_phi_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="7" slack="0"/>
<pin id="231" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="1" slack="1"/>
<pin id="233" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln199_1/3 "/>
</bind>
</comp>

<comp id="236" class="1005" name="i_0_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="1"/>
<pin id="238" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="240" class="1004" name="i_0_phi_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="0"/>
<pin id="242" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="1" slack="1"/>
<pin id="244" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/4 "/>
</bind>
</comp>

<comp id="247" class="1005" name="j_0_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="1"/>
<pin id="249" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="251" class="1004" name="j_0_phi_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="1"/>
<pin id="253" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="8" slack="0"/>
<pin id="255" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/5 "/>
</bind>
</comp>

<comp id="259" class="1005" name="k_0_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="1"/>
<pin id="261" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="263" class="1004" name="k_0_phi_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="1"/>
<pin id="265" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="266" dir="0" index="2" bw="8" slack="0"/>
<pin id="267" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/8 "/>
</bind>
</comp>

<comp id="270" class="1005" name="j2_0_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="1"/>
<pin id="272" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="j2_0 (phireg) "/>
</bind>
</comp>

<comp id="274" class="1004" name="j2_0_phi_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="0"/>
<pin id="276" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="1" slack="1"/>
<pin id="278" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="279" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j2_0/10 "/>
</bind>
</comp>

<comp id="281" class="1005" name="i3_0_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="1"/>
<pin id="283" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i3_0 (phireg) "/>
</bind>
</comp>

<comp id="285" class="1004" name="i3_0_phi_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="1"/>
<pin id="287" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="288" dir="0" index="2" bw="8" slack="0"/>
<pin id="289" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i3_0/11 "/>
</bind>
</comp>

<comp id="293" class="1005" name="i4_0_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="1"/>
<pin id="295" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i4_0 (phireg) "/>
</bind>
</comp>

<comp id="297" class="1004" name="i4_0_phi_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="1"/>
<pin id="299" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="300" dir="0" index="2" bw="8" slack="0"/>
<pin id="301" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i4_0/14 "/>
</bind>
</comp>

<comp id="304" class="1004" name="grp_fft_top_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="0" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="4"/>
<pin id="307" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="308" dir="0" index="3" bw="64" slack="2147483647"/>
<pin id="309" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln206/5 call_ln220/11 "/>
</bind>
</comp>

<comp id="311" class="1004" name="grp_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="0" index="1" bw="64" slack="0"/>
<pin id="314" dir="0" index="2" bw="7" slack="0"/>
<pin id="315" dir="0" index="3" bw="7" slack="0"/>
<pin id="316" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="buffer_out_M_imag_l/9 buffer_out_M_imag_l_1/15 "/>
</bind>
</comp>

<comp id="321" class="1004" name="add_ln199_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="7" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln199/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="zext_ln199_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="7" slack="0"/>
<pin id="329" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln199/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="icmp_ln199_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="7" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln199/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="add_ln199_1_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="7" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln199_1/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="zext_ln199_1_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="7" slack="0"/>
<pin id="346" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln199_1/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="icmp_ln199_1_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="7" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln199_1/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="icmp_ln202_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="0"/>
<pin id="357" dir="0" index="1" bw="8" slack="0"/>
<pin id="358" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln202/4 "/>
</bind>
</comp>

<comp id="361" class="1004" name="i_1_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="8" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_s_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="15" slack="0"/>
<pin id="369" dir="0" index="1" bw="8" slack="0"/>
<pin id="370" dir="0" index="2" bw="1" slack="0"/>
<pin id="371" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="375" class="1004" name="zext_ln203_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="15" slack="0"/>
<pin id="377" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/4 "/>
</bind>
</comp>

<comp id="379" class="1004" name="icmp_ln203_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="0"/>
<pin id="381" dir="0" index="1" bw="8" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln203/5 "/>
</bind>
</comp>

<comp id="385" class="1004" name="j_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="8" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/5 "/>
</bind>
</comp>

<comp id="391" class="1004" name="zext_ln204_1_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="8" slack="0"/>
<pin id="393" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln204_1/5 "/>
</bind>
</comp>

<comp id="395" class="1004" name="add_ln204_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="15" slack="1"/>
<pin id="397" dir="0" index="1" bw="8" slack="0"/>
<pin id="398" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln204/5 "/>
</bind>
</comp>

<comp id="400" class="1004" name="zext_ln204_2_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="16" slack="0"/>
<pin id="402" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln204_2/5 "/>
</bind>
</comp>

<comp id="406" class="1004" name="zext_ln204_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="8" slack="1"/>
<pin id="408" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln204/6 "/>
</bind>
</comp>

<comp id="411" class="1004" name="bitcast_ln204_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="0"/>
<pin id="413" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln204/6 "/>
</bind>
</comp>

<comp id="415" class="1004" name="bitcast_ln204_1_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="0"/>
<pin id="417" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln204_1/6 "/>
</bind>
</comp>

<comp id="419" class="1004" name="buffer_in_M_imag_ad_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="64" slack="0"/>
<pin id="421" dir="0" index="1" bw="32" slack="0"/>
<pin id="422" dir="0" index="2" bw="32" slack="0"/>
<pin id="423" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="buffer_in_M_imag_ad/6 "/>
</bind>
</comp>

<comp id="428" class="1004" name="icmp_ln209_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="8" slack="0"/>
<pin id="430" dir="0" index="1" bw="8" slack="0"/>
<pin id="431" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln209/8 "/>
</bind>
</comp>

<comp id="434" class="1004" name="k_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="8" slack="0"/>
<pin id="436" dir="0" index="1" bw="1" slack="0"/>
<pin id="437" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/8 "/>
</bind>
</comp>

<comp id="440" class="1004" name="zext_ln210_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="8" slack="0"/>
<pin id="442" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln210/8 "/>
</bind>
</comp>

<comp id="445" class="1004" name="zext_ln210_1_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="8" slack="0"/>
<pin id="447" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln210_1/8 "/>
</bind>
</comp>

<comp id="449" class="1004" name="add_ln210_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="8" slack="0"/>
<pin id="451" dir="0" index="1" bw="15" slack="3"/>
<pin id="452" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln210/8 "/>
</bind>
</comp>

<comp id="454" class="1004" name="zext_ln210_2_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="16" slack="1"/>
<pin id="456" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln210_2/9 "/>
</bind>
</comp>

<comp id="459" class="1004" name="trunc_ln210_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="64" slack="0"/>
<pin id="461" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln210/9 "/>
</bind>
</comp>

<comp id="463" class="1004" name="bitcast_ln210_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="0"/>
<pin id="465" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln210/9 "/>
</bind>
</comp>

<comp id="468" class="1004" name="bitcast_ln210_1_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="0"/>
<pin id="470" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln210_1/9 "/>
</bind>
</comp>

<comp id="473" class="1004" name="icmp_ln216_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="8" slack="0"/>
<pin id="475" dir="0" index="1" bw="8" slack="0"/>
<pin id="476" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln216/10 "/>
</bind>
</comp>

<comp id="479" class="1004" name="j_1_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="8" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/10 "/>
</bind>
</comp>

<comp id="485" class="1004" name="zext_ln217_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="8" slack="0"/>
<pin id="487" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln217/10 "/>
</bind>
</comp>

<comp id="489" class="1004" name="icmp_ln217_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="8" slack="0"/>
<pin id="491" dir="0" index="1" bw="8" slack="0"/>
<pin id="492" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln217/11 "/>
</bind>
</comp>

<comp id="495" class="1004" name="i_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="8" slack="0"/>
<pin id="497" dir="0" index="1" bw="1" slack="0"/>
<pin id="498" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/11 "/>
</bind>
</comp>

<comp id="501" class="1004" name="tmp_142_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="15" slack="0"/>
<pin id="503" dir="0" index="1" bw="8" slack="0"/>
<pin id="504" dir="0" index="2" bw="1" slack="0"/>
<pin id="505" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_142/11 "/>
</bind>
</comp>

<comp id="509" class="1004" name="zext_ln218_1_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="15" slack="0"/>
<pin id="511" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln218_1/11 "/>
</bind>
</comp>

<comp id="513" class="1004" name="add_ln218_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="8" slack="1"/>
<pin id="515" dir="0" index="1" bw="15" slack="0"/>
<pin id="516" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln218/11 "/>
</bind>
</comp>

<comp id="518" class="1004" name="zext_ln218_2_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="16" slack="0"/>
<pin id="520" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln218_2/11 "/>
</bind>
</comp>

<comp id="524" class="1004" name="zext_ln218_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="8" slack="1"/>
<pin id="526" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln218/12 "/>
</bind>
</comp>

<comp id="529" class="1004" name="bitcast_ln218_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="32" slack="0"/>
<pin id="531" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln218/12 "/>
</bind>
</comp>

<comp id="533" class="1004" name="bitcast_ln218_1_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="0"/>
<pin id="535" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln218_1/12 "/>
</bind>
</comp>

<comp id="537" class="1004" name="buffer_in_M_imag_ad_1_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="64" slack="0"/>
<pin id="539" dir="0" index="1" bw="32" slack="0"/>
<pin id="540" dir="0" index="2" bw="32" slack="0"/>
<pin id="541" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="buffer_in_M_imag_ad_1/12 "/>
</bind>
</comp>

<comp id="546" class="1004" name="icmp_ln222_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="8" slack="0"/>
<pin id="548" dir="0" index="1" bw="8" slack="0"/>
<pin id="549" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln222/14 "/>
</bind>
</comp>

<comp id="552" class="1004" name="i_2_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="8" slack="0"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/14 "/>
</bind>
</comp>

<comp id="558" class="1004" name="zext_ln223_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="8" slack="0"/>
<pin id="560" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223/14 "/>
</bind>
</comp>

<comp id="563" class="1004" name="tmp_143_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="15" slack="0"/>
<pin id="565" dir="0" index="1" bw="8" slack="0"/>
<pin id="566" dir="0" index="2" bw="1" slack="0"/>
<pin id="567" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_143/14 "/>
</bind>
</comp>

<comp id="571" class="1004" name="zext_ln223_1_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="15" slack="0"/>
<pin id="573" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223_1/14 "/>
</bind>
</comp>

<comp id="575" class="1004" name="add_ln223_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="15" slack="0"/>
<pin id="577" dir="0" index="1" bw="8" slack="3"/>
<pin id="578" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln223/14 "/>
</bind>
</comp>

<comp id="580" class="1004" name="zext_ln223_2_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="16" slack="1"/>
<pin id="582" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln223_2/15 "/>
</bind>
</comp>

<comp id="585" class="1004" name="trunc_ln223_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="64" slack="0"/>
<pin id="587" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln223/15 "/>
</bind>
</comp>

<comp id="589" class="1004" name="bitcast_ln223_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="32" slack="0"/>
<pin id="591" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln223/15 "/>
</bind>
</comp>

<comp id="594" class="1004" name="bitcast_ln223_1_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="0"/>
<pin id="596" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln223_1/15 "/>
</bind>
</comp>

<comp id="599" class="1005" name="direction_read_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="4"/>
<pin id="601" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="direction_read "/>
</bind>
</comp>

<comp id="604" class="1005" name="add_ln199_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="7" slack="0"/>
<pin id="606" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln199 "/>
</bind>
</comp>

<comp id="612" class="1005" name="add_ln199_1_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="7" slack="0"/>
<pin id="614" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln199_1 "/>
</bind>
</comp>

<comp id="623" class="1005" name="i_1_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="8" slack="0"/>
<pin id="625" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="628" class="1005" name="zext_ln203_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="16" slack="1"/>
<pin id="630" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln203 "/>
</bind>
</comp>

<comp id="637" class="1005" name="j_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="8" slack="0"/>
<pin id="639" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="642" class="1005" name="in_M_real_addr_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="14" slack="1"/>
<pin id="644" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="in_M_real_addr "/>
</bind>
</comp>

<comp id="647" class="1005" name="in_M_imag_addr_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="14" slack="1"/>
<pin id="649" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="in_M_imag_addr "/>
</bind>
</comp>

<comp id="655" class="1005" name="k_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="8" slack="0"/>
<pin id="657" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="660" class="1005" name="add_ln210_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="16" slack="1"/>
<pin id="662" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln210 "/>
</bind>
</comp>

<comp id="665" class="1005" name="buffer_out_addr_1_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="7" slack="1"/>
<pin id="667" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="buffer_out_addr_1 "/>
</bind>
</comp>

<comp id="673" class="1005" name="j_1_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="8" slack="0"/>
<pin id="675" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="678" class="1005" name="zext_ln217_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="16" slack="1"/>
<pin id="680" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln217 "/>
</bind>
</comp>

<comp id="687" class="1005" name="i_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="8" slack="0"/>
<pin id="689" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="692" class="1005" name="in_M_real_addr_1_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="14" slack="1"/>
<pin id="694" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="in_M_real_addr_1 "/>
</bind>
</comp>

<comp id="697" class="1005" name="in_M_imag_addr_1_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="14" slack="1"/>
<pin id="699" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="in_M_imag_addr_1 "/>
</bind>
</comp>

<comp id="705" class="1005" name="i_2_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="8" slack="0"/>
<pin id="707" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="710" class="1005" name="add_ln223_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="16" slack="1"/>
<pin id="712" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln223 "/>
</bind>
</comp>

<comp id="715" class="1005" name="buffer_out_addr_2_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="7" slack="1"/>
<pin id="717" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="buffer_out_addr_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="10" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="18" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="18" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="88"><net_src comp="76" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="94"><net_src comp="18" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="100"><net_src comp="18" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="101"><net_src comp="89" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="18" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="4" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="18" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="102" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="127"><net_src comp="109" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="133"><net_src comp="18" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="134"><net_src comp="128" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="140"><net_src comp="18" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="141"><net_src comp="135" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="147"><net_src comp="6" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="18" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="8" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="18" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="142" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="167"><net_src comp="149" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="173"><net_src comp="2" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="18" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="4" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="18" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="182"><net_src comp="168" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="183"><net_src comp="175" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="189"><net_src comp="18" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="190"><net_src comp="184" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="196"><net_src comp="18" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="197"><net_src comp="191" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="203"><net_src comp="6" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="18" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="8" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="18" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="198" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="213"><net_src comp="205" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="217"><net_src comp="14" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="214" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="14" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="225" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="239"><net_src comp="26" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="236" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="250"><net_src comp="26" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="247" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="251" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="262"><net_src comp="26" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="259" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="26" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="270" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="284"><net_src comp="26" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="291"><net_src comp="281" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="285" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="296"><net_src comp="26" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="303"><net_src comp="293" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="310"><net_src comp="40" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="317"><net_src comp="50" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="95" pin="3"/><net_sink comp="311" pin=1"/></net>

<net id="319"><net_src comp="52" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="320"><net_src comp="54" pin="0"/><net_sink comp="311" pin=3"/></net>

<net id="325"><net_src comp="218" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="16" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="330"><net_src comp="218" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="336"><net_src comp="218" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="20" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="229" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="16" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="347"><net_src comp="229" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="353"><net_src comp="229" pin="4"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="20" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="359"><net_src comp="240" pin="4"/><net_sink comp="355" pin=0"/></net>

<net id="360"><net_src comp="28" pin="0"/><net_sink comp="355" pin=1"/></net>

<net id="365"><net_src comp="240" pin="4"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="30" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="372"><net_src comp="38" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="240" pin="4"/><net_sink comp="367" pin=1"/></net>

<net id="374"><net_src comp="14" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="378"><net_src comp="367" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="383"><net_src comp="251" pin="4"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="28" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="251" pin="4"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="30" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="394"><net_src comp="251" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="399"><net_src comp="391" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="403"><net_src comp="395" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="404"><net_src comp="400" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="405"><net_src comp="400" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="409"><net_src comp="247" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="414"><net_src comp="116" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="122" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="424"><net_src comp="44" pin="0"/><net_sink comp="419" pin=0"/></net>

<net id="425"><net_src comp="415" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="426"><net_src comp="411" pin="1"/><net_sink comp="419" pin=2"/></net>

<net id="427"><net_src comp="419" pin="3"/><net_sink comp="82" pin=1"/></net>

<net id="432"><net_src comp="263" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="433"><net_src comp="28" pin="0"/><net_sink comp="428" pin=1"/></net>

<net id="438"><net_src comp="263" pin="4"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="30" pin="0"/><net_sink comp="434" pin=1"/></net>

<net id="443"><net_src comp="263" pin="4"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="448"><net_src comp="263" pin="4"/><net_sink comp="445" pin=0"/></net>

<net id="453"><net_src comp="445" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="457"><net_src comp="454" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="462"><net_src comp="95" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="459" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="471"><net_src comp="311" pin="4"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="477"><net_src comp="274" pin="4"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="28" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="274" pin="4"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="30" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="488"><net_src comp="274" pin="4"/><net_sink comp="485" pin=0"/></net>

<net id="493"><net_src comp="285" pin="4"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="28" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="499"><net_src comp="285" pin="4"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="30" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="506"><net_src comp="38" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="507"><net_src comp="285" pin="4"/><net_sink comp="501" pin=1"/></net>

<net id="508"><net_src comp="14" pin="0"/><net_sink comp="501" pin=2"/></net>

<net id="512"><net_src comp="501" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="517"><net_src comp="509" pin="1"/><net_sink comp="513" pin=1"/></net>

<net id="521"><net_src comp="513" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="523"><net_src comp="518" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="527"><net_src comp="281" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="532"><net_src comp="116" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="536"><net_src comp="122" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="542"><net_src comp="44" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="543"><net_src comp="533" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="544"><net_src comp="529" pin="1"/><net_sink comp="537" pin=2"/></net>

<net id="545"><net_src comp="537" pin="3"/><net_sink comp="82" pin=1"/></net>

<net id="550"><net_src comp="297" pin="4"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="28" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="297" pin="4"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="30" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="561"><net_src comp="297" pin="4"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="568"><net_src comp="38" pin="0"/><net_sink comp="563" pin=0"/></net>

<net id="569"><net_src comp="297" pin="4"/><net_sink comp="563" pin=1"/></net>

<net id="570"><net_src comp="14" pin="0"/><net_sink comp="563" pin=2"/></net>

<net id="574"><net_src comp="563" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="579"><net_src comp="571" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="583"><net_src comp="580" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="588"><net_src comp="95" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="592"><net_src comp="585" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="597"><net_src comp="311" pin="4"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="602"><net_src comp="70" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="607"><net_src comp="321" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="615"><net_src comp="338" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="626"><net_src comp="361" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="631"><net_src comp="375" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="633"><net_src comp="628" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="640"><net_src comp="385" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="645"><net_src comp="102" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="650"><net_src comp="109" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="658"><net_src comp="434" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="663"><net_src comp="449" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="668"><net_src comp="135" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="676"><net_src comp="479" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="681"><net_src comp="485" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="683"><net_src comp="678" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="690"><net_src comp="495" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="695"><net_src comp="168" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="700"><net_src comp="175" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="708"><net_src comp="552" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="713"><net_src comp="575" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="718"><net_src comp="191" pin="3"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="95" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_M_real | {9 15 }
	Port: out_M_imag | {9 15 }
 - Input state : 
	Port: fft_top_2D : direction | {1 }
	Port: fft_top_2D : in_M_real | {5 6 11 12 }
	Port: fft_top_2D : in_M_imag | {5 6 11 12 }
  - Chain level:
	State 1
	State 2
		add_ln199 : 1
		zext_ln199 : 1
		buffer_in_addr : 2
		store_ln199 : 3
		icmp_ln199 : 1
		br_ln199 : 2
	State 3
		add_ln199_1 : 1
		zext_ln199_1 : 1
		buffer_out_addr : 2
		store_ln199 : 3
		icmp_ln199_1 : 1
		br_ln199 : 2
	State 4
		icmp_ln202 : 1
		i_1 : 1
		br_ln202 : 2
		tmp_s : 1
		zext_ln203 : 2
	State 5
		icmp_ln203 : 1
		j : 1
		br_ln203 : 2
		zext_ln204_1 : 1
		add_ln204 : 2
		zext_ln204_2 : 3
		in_M_real_addr : 4
		in_M_imag_addr : 4
		in_M_real_load : 5
		in_M_imag_load : 5
	State 6
		buffer_in_addr_1 : 1
		bitcast_ln204 : 1
		bitcast_ln204_1 : 1
		buffer_in_M_imag_ad : 2
		store_ln204 : 3
	State 7
	State 8
		icmp_ln209 : 1
		k : 1
		br_ln209 : 2
		zext_ln210 : 1
		zext_ln210_1 : 1
		add_ln210 : 2
		buffer_out_addr_1 : 2
		buffer_out_load : 3
	State 9
		out_M_real_addr : 1
		out_M_imag_addr : 1
		trunc_ln210 : 1
		bitcast_ln210 : 2
		store_ln210 : 3
		buffer_out_M_imag_l : 1
		bitcast_ln210_1 : 2
		store_ln210 : 3
	State 10
		icmp_ln216 : 1
		j_1 : 1
		br_ln216 : 2
		zext_ln217 : 1
	State 11
		icmp_ln217 : 1
		i : 1
		br_ln217 : 2
		tmp_142 : 1
		zext_ln218_1 : 2
		add_ln218 : 3
		zext_ln218_2 : 4
		in_M_real_addr_1 : 5
		in_M_imag_addr_1 : 5
		in_M_real_load_1 : 6
		in_M_imag_load_1 : 6
	State 12
		buffer_in_addr_2 : 1
		bitcast_ln218 : 1
		bitcast_ln218_1 : 1
		buffer_in_M_imag_ad_1 : 2
		store_ln218 : 3
	State 13
	State 14
		icmp_ln222 : 1
		i_2 : 1
		br_ln222 : 2
		zext_ln223 : 1
		tmp_143 : 1
		zext_ln223_1 : 2
		add_ln223 : 3
		buffer_out_addr_2 : 2
		buffer_out_load_1 : 3
	State 15
		out_M_real_addr_1 : 1
		out_M_imag_addr_1 : 1
		trunc_ln223 : 1
		bitcast_ln223 : 2
		store_ln223 : 3
		buffer_out_M_imag_l_1 : 1
		bitcast_ln223_1 : 2
		store_ln223 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|---------|---------|
| Operation|        Functional Unit       |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|---------|---------|
|   call   |      grp_fft_top_fu_304      |    6    |    24   |  3.538  |  10866  |   8371  |
|----------|------------------------------|---------|---------|---------|---------|---------|
|          |       add_ln199_fu_321       |    0    |    0    |    0    |    0    |    15   |
|          |      add_ln199_1_fu_338      |    0    |    0    |    0    |    0    |    15   |
|          |          i_1_fu_361          |    0    |    0    |    0    |    0    |    15   |
|          |           j_fu_385           |    0    |    0    |    0    |    0    |    15   |
|          |       add_ln204_fu_395       |    0    |    0    |    0    |    0    |    21   |
|    add   |           k_fu_434           |    0    |    0    |    0    |    0    |    15   |
|          |       add_ln210_fu_449       |    0    |    0    |    0    |    0    |    21   |
|          |          j_1_fu_479          |    0    |    0    |    0    |    0    |    15   |
|          |           i_fu_495           |    0    |    0    |    0    |    0    |    15   |
|          |       add_ln218_fu_513       |    0    |    0    |    0    |    0    |    21   |
|          |          i_2_fu_552          |    0    |    0    |    0    |    0    |    15   |
|          |       add_ln223_fu_575       |    0    |    0    |    0    |    0    |    21   |
|----------|------------------------------|---------|---------|---------|---------|---------|
|          |       icmp_ln199_fu_332      |    0    |    0    |    0    |    0    |    11   |
|          |      icmp_ln199_1_fu_349     |    0    |    0    |    0    |    0    |    11   |
|          |       icmp_ln202_fu_355      |    0    |    0    |    0    |    0    |    11   |
|   icmp   |       icmp_ln203_fu_379      |    0    |    0    |    0    |    0    |    11   |
|          |       icmp_ln209_fu_428      |    0    |    0    |    0    |    0    |    11   |
|          |       icmp_ln216_fu_473      |    0    |    0    |    0    |    0    |    11   |
|          |       icmp_ln217_fu_489      |    0    |    0    |    0    |    0    |    11   |
|          |       icmp_ln222_fu_546      |    0    |    0    |    0    |    0    |    11   |
|----------|------------------------------|---------|---------|---------|---------|---------|
|   read   |   direction_read_read_fu_70  |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|
|partselect|          grp_fu_311          |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|
|          |       zext_ln199_fu_327      |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln199_1_fu_344     |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln203_fu_375      |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln204_1_fu_391     |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln204_2_fu_400     |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln204_fu_406      |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln210_fu_440      |    0    |    0    |    0    |    0    |    0    |
|   zext   |      zext_ln210_1_fu_445     |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln210_2_fu_454     |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln217_fu_485      |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln218_1_fu_509     |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln218_2_fu_518     |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln218_fu_524      |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln223_fu_558      |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln223_1_fu_571     |    0    |    0    |    0    |    0    |    0    |
|          |      zext_ln223_2_fu_580     |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|
|          |         tmp_s_fu_367         |    0    |    0    |    0    |    0    |    0    |
|          |  buffer_in_M_imag_ad_fu_419  |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|        tmp_142_fu_501        |    0    |    0    |    0    |    0    |    0    |
|          | buffer_in_M_imag_ad_1_fu_537 |    0    |    0    |    0    |    0    |    0    |
|          |        tmp_143_fu_563        |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|
|   trunc  |      trunc_ln210_fu_459      |    0    |    0    |    0    |    0    |    0    |
|          |      trunc_ln223_fu_585      |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|
|   Total  |                              |    6    |    24   |  3.538  |  10866  |   8663  |
|----------|------------------------------|---------|---------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |  URAM  |
+----------+--------+--------+--------+--------+
| buffer_in|    2   |    0   |    0   |    0   |
|buffer_out|    2   |    0   |    0   |    0   |
+----------+--------+--------+--------+--------+
|   Total  |    4   |    0   |    0   |    0   |
+----------+--------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   add_ln199_1_reg_612   |    7   |
|    add_ln199_reg_604    |    7   |
|    add_ln210_reg_660    |   16   |
|    add_ln223_reg_710    |   16   |
|buffer_out_addr_1_reg_665|    7   |
|buffer_out_addr_2_reg_715|    7   |
|  direction_read_reg_599 |    1   |
|       i3_0_reg_281      |    8   |
|       i4_0_reg_293      |    8   |
|       i_0_reg_236       |    8   |
|       i_1_reg_623       |    8   |
|       i_2_reg_705       |    8   |
|        i_reg_687        |    8   |
| in_M_imag_addr_1_reg_697|   14   |
|  in_M_imag_addr_reg_647 |   14   |
| in_M_real_addr_1_reg_692|   14   |
|  in_M_real_addr_reg_642 |   14   |
|       j2_0_reg_270      |    8   |
|       j_0_reg_247       |    8   |
|       j_1_reg_673       |    8   |
|        j_reg_637        |    8   |
|       k_0_reg_259       |    8   |
|        k_reg_655        |    8   |
|   phi_ln199_1_reg_225   |    7   |
|    phi_ln199_reg_214    |    7   |
|    zext_ln203_reg_628   |   16   |
|    zext_ln217_reg_678   |   16   |
+-------------------------+--------+
|          Total          |   259  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_82 |  p0  |   3  |   7  |   21   ||    15   |
|  grp_access_fu_82 |  p1  |   3  |  64  |   192  ||    15   |
|  grp_access_fu_95 |  p0  |   5  |   7  |   35   ||    27   |
| grp_access_fu_116 |  p0  |   4  |  14  |   56   ||    21   |
| grp_access_fu_122 |  p0  |   4  |  14  |   56   ||    21   |
| grp_access_fu_156 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_156 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_162 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_162 |  p1  |   2  |  32  |   64   ||    9    |
|    j_0_reg_247    |  p0  |   2  |   8  |   16   ||    9    |
|    i3_0_reg_281   |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   576  || 19.8707 ||   153   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    6   |   24   |    3   |  10866 |  8663  |    -   |
|   Memory  |    4   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |   19   |    -   |   153  |    -   |
|  Register |    -   |    -   |    -   |   259  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   10   |   24   |   23   |  11125 |  8816  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
