
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult.v
# synth_design -part xc7z020clg484-3 -top f33m_mult -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top f33m_mult -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 56456 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.531 ; gain = 25.895 ; free physical = 245622 ; free virtual = 313513
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'f33m_mult' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult.v:11]
INFO: [Synth 8-6157] synthesizing module 'f3m_mux6' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult.v:812]
INFO: [Synth 8-6155] done synthesizing module 'f3m_mux6' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult.v:812]
INFO: [Synth 8-6157] synthesizing module 'f3m_mult' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult.v:155]
INFO: [Synth 8-6157] synthesizing module 'func8' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult.v:212]
INFO: [Synth 8-6157] synthesizing module 'f3_mult' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult.v:802]
INFO: [Synth 8-6155] done synthesizing module 'f3_mult' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult.v:802]
INFO: [Synth 8-6157] synthesizing module 'f3_add' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult.v:122]
INFO: [Synth 8-6155] done synthesizing module 'f3_add' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult.v:122]
INFO: [Synth 8-6155] done synthesizing module 'func8' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult.v:212]
INFO: [Synth 8-6157] synthesizing module 'f3m_add' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult.v:112]
INFO: [Synth 8-6155] done synthesizing module 'f3m_add' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult.v:112]
INFO: [Synth 8-6157] synthesizing module 'func7' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult.v:198]
INFO: [Synth 8-6155] done synthesizing module 'func7' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult.v:198]
INFO: [Synth 8-6155] done synthesizing module 'f3m_mult' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult.v:155]
INFO: [Synth 8-6157] synthesizing module 'func6' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult.v:825]
INFO: [Synth 8-6155] done synthesizing module 'func6' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult.v:825]
INFO: [Synth 8-6157] synthesizing module 'f3m_neg' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult.v:144]
INFO: [Synth 8-6155] done synthesizing module 'f3m_neg' (9#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult.v:144]
INFO: [Synth 8-6157] synthesizing module 'f3m_add3' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult.v:136]
INFO: [Synth 8-6155] done synthesizing module 'f3m_add3' (10#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult.v:136]
INFO: [Synth 8-6157] synthesizing module 'f3m_add4' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult.v:103]
INFO: [Synth 8-6155] done synthesizing module 'f3m_add4' (11#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult.v:103]
INFO: [Synth 8-6155] done synthesizing module 'f33m_mult' (12#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult.v:11]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1567.297 ; gain = 91.660 ; free physical = 245581 ; free virtual = 313473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1567.297 ; gain = 91.660 ; free physical = 245579 ; free virtual = 313472
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1575.293 ; gain = 99.656 ; free physical = 245579 ; free virtual = 313471
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-5544] ROM "out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1636.641 ; gain = 161.004 ; free physical = 245449 ; free virtual = 313342
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	              582 Bit    Registers := 1     
	              194 Bit    Registers := 10    
	               34 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input    194 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module f33m_mult 
Detailed RTL Component Info : 
+---Registers : 
	              582 Bit    Registers := 1     
	              194 Bit    Registers := 6     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module f3m_mult 
Detailed RTL Component Info : 
+---Registers : 
	              194 Bit    Registers := 4     
	               34 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    194 Bit        Muxes := 2     
Module func6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:40 . Memory (MB): peak = 2019.715 ; gain = 544.078 ; free physical = 246409 ; free virtual = 314307
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:42 . Memory (MB): peak = 2019.719 ; gain = 544.082 ; free physical = 246185 ; free virtual = 314138
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:40 ; elapsed = 00:00:49 . Memory (MB): peak = 2161.715 ; gain = 686.078 ; free physical = 246286 ; free virtual = 314191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:50 . Memory (MB): peak = 2161.719 ; gain = 686.082 ; free physical = 246246 ; free virtual = 314151
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:50 . Memory (MB): peak = 2161.719 ; gain = 686.082 ; free physical = 246251 ; free virtual = 314156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:50 . Memory (MB): peak = 2161.719 ; gain = 686.082 ; free physical = 246211 ; free virtual = 314116
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:50 . Memory (MB): peak = 2161.719 ; gain = 686.082 ; free physical = 246211 ; free virtual = 314116
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:51 . Memory (MB): peak = 2161.719 ; gain = 686.082 ; free physical = 246197 ; free virtual = 314102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:51 . Memory (MB): peak = 2161.719 ; gain = 686.082 ; free physical = 246192 ; free virtual = 314097
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |    15|
|3     |LUT3 |     2|
|4     |LUT4 |  1150|
|5     |LUT5 |   764|
|6     |LUT6 |  1962|
|7     |FDRE |  2568|
|8     |FDSE |     2|
+------+-----+------+

Report Instance Areas: 
+------+---------+---------+------+
|      |Instance |Module   |Cells |
+------+---------+---------+------+
|1     |top      |         |  6464|
|2     |  ins2   |f3m_mux6 |   970|
|3     |  ins3   |f3m_mult |  3343|
|4     |  ins4   |func6    |     4|
+------+---------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:51 . Memory (MB): peak = 2161.719 ; gain = 686.082 ; free physical = 246190 ; free virtual = 314096
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:00:51 . Memory (MB): peak = 2161.719 ; gain = 686.082 ; free physical = 246186 ; free virtual = 314091
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:51 . Memory (MB): peak = 2161.723 ; gain = 686.082 ; free physical = 246194 ; free virtual = 314099
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2223.891 ; gain = 0.000 ; free physical = 247477 ; free virtual = 315264
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:54 . Memory (MB): peak = 2223.891 ; gain = 748.352 ; free physical = 247528 ; free virtual = 315315
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2444.957 ; gain = 221.066 ; free physical = 246401 ; free virtual = 314180
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2444.957 ; gain = 0.000 ; free physical = 246402 ; free virtual = 314182
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2468.969 ; gain = 0.000 ; free physical = 246275 ; free virtual = 314060
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2582.246 ; gain = 0.004 ; free physical = 244677 ; free virtual = 312459

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: b9d7adf9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2582.246 ; gain = 0.000 ; free physical = 244667 ; free virtual = 312449

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b9d7adf9

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2582.246 ; gain = 0.000 ; free physical = 244568 ; free virtual = 312351
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: b9d7adf9

Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2582.246 ; gain = 0.000 ; free physical = 244607 ; free virtual = 312389
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: b9d7adf9

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2582.246 ; gain = 0.000 ; free physical = 244645 ; free virtual = 312428
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: b9d7adf9

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2582.246 ; gain = 0.000 ; free physical = 244657 ; free virtual = 312440
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: b9d7adf9

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2582.246 ; gain = 0.000 ; free physical = 244837 ; free virtual = 312620
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: b9d7adf9

Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:00.66 . Memory (MB): peak = 2582.246 ; gain = 0.000 ; free physical = 244852 ; free virtual = 312635
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2582.246 ; gain = 0.000 ; free physical = 244870 ; free virtual = 312652
Ending Logic Optimization Task | Checksum: b9d7adf9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.69 . Memory (MB): peak = 2582.246 ; gain = 0.000 ; free physical = 244862 ; free virtual = 312645

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: b9d7adf9

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2582.246 ; gain = 0.000 ; free physical = 244860 ; free virtual = 312642

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: b9d7adf9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2582.246 ; gain = 0.000 ; free physical = 244873 ; free virtual = 312656

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2582.246 ; gain = 0.000 ; free physical = 244872 ; free virtual = 312654
Ending Netlist Obfuscation Task | Checksum: b9d7adf9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2582.246 ; gain = 0.000 ; free physical = 244866 ; free virtual = 312649
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2582.246 ; gain = 0.004 ; free physical = 244861 ; free virtual = 312644
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: b9d7adf9
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module f33m_mult ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2614.230 ; gain = 0.000 ; free physical = 244799 ; free virtual = 312582
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.283 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2630.238 ; gain = 16.008 ; free physical = 244741 ; free virtual = 312523
Running Vector-less Activity Propagation...
IDT: Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2801.363 ; gain = 187.133 ; free physical = 244641 ; free virtual = 312423
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2837.387 ; gain = 36.023 ; free physical = 244720 ; free virtual = 312503
Power optimization passes: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2837.387 ; gain = 223.156 ; free physical = 244720 ; free virtual = 312503

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2837.387 ; gain = 0.000 ; free physical = 244763 ; free virtual = 312545


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design f33m_mult ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
INFO: [Pwropt 34-100] Patcher adaptive clustering : original flop clusters 3 accepted clusters 3

Number of Slice Registers augmented: 0 newly gated: 3 Total: 2570
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/3 RAMS dropped: 0/0 Clusters dropped: 0/3 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: c23ddbb1

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2837.387 ; gain = 0.000 ; free physical = 244694 ; free virtual = 312476
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: c23ddbb1
Power optimization: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2837.387 ; gain = 255.141 ; free physical = 244779 ; free virtual = 312561
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 26859312 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 11e48a3b8

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2837.387 ; gain = 0.000 ; free physical = 244828 ; free virtual = 312611
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 11e48a3b8

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2837.387 ; gain = 0.000 ; free physical = 244829 ; free virtual = 312613
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 11e48a3b8

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2837.387 ; gain = 0.000 ; free physical = 244794 ; free virtual = 312595
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 11e48a3b8

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2837.387 ; gain = 0.000 ; free physical = 244792 ; free virtual = 312594
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 11e48a3b8

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.68 . Memory (MB): peak = 2837.387 ; gain = 0.000 ; free physical = 244791 ; free virtual = 312594

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2837.387 ; gain = 0.000 ; free physical = 244790 ; free virtual = 312594
Ending Netlist Obfuscation Task | Checksum: 11e48a3b8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2837.387 ; gain = 0.000 ; free physical = 244790 ; free virtual = 312594
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2837.387 ; gain = 0.000 ; free physical = 244491 ; free virtual = 312280
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 75dce702

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2837.387 ; gain = 0.000 ; free physical = 244492 ; free virtual = 312280
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2837.387 ; gain = 0.000 ; free physical = 244560 ; free virtual = 312349

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 6ea1d71c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2837.387 ; gain = 0.000 ; free physical = 244552 ; free virtual = 312340

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: c2f935f2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2837.387 ; gain = 0.000 ; free physical = 244528 ; free virtual = 312317

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: c2f935f2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2837.387 ; gain = 0.000 ; free physical = 244528 ; free virtual = 312316
Phase 1 Placer Initialization | Checksum: c2f935f2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2837.387 ; gain = 0.000 ; free physical = 244527 ; free virtual = 312315

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 12979a8df

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2837.387 ; gain = 0.000 ; free physical = 244515 ; free virtual = 312304

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2837.387 ; gain = 0.000 ; free physical = 243949 ; free virtual = 311735

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 886ebc09

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 2837.387 ; gain = 0.000 ; free physical = 243922 ; free virtual = 311709
Phase 2 Global Placement | Checksum: 6f9aecef

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 2837.387 ; gain = 0.000 ; free physical = 243919 ; free virtual = 311705

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 6f9aecef

Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 2837.387 ; gain = 0.000 ; free physical = 243923 ; free virtual = 311710

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: cef0aed6

Time (s): cpu = 00:00:18 ; elapsed = 00:00:07 . Memory (MB): peak = 2837.387 ; gain = 0.000 ; free physical = 245993 ; free virtual = 313780

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: caa215c3

Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 2837.387 ; gain = 0.000 ; free physical = 245993 ; free virtual = 313780

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 12a02a272

Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 2837.387 ; gain = 0.000 ; free physical = 245993 ; free virtual = 313780

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1a5afdd68

Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 2837.387 ; gain = 0.000 ; free physical = 245963 ; free virtual = 313759

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1696436b7

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 2837.387 ; gain = 0.000 ; free physical = 245972 ; free virtual = 313768

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 16e1a9f9f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 2837.387 ; gain = 0.000 ; free physical = 245970 ; free virtual = 313765
Phase 3 Detail Placement | Checksum: 16e1a9f9f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 2837.387 ; gain = 0.000 ; free physical = 245968 ; free virtual = 313764

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: c26f8acd

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: c26f8acd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 2837.387 ; gain = 0.000 ; free physical = 245967 ; free virtual = 313762
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.749. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1913efe61

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 2837.387 ; gain = 0.000 ; free physical = 245962 ; free virtual = 313758
Phase 4.1 Post Commit Optimization | Checksum: 1913efe61

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 2837.387 ; gain = 0.000 ; free physical = 245975 ; free virtual = 313771

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1913efe61

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 2837.387 ; gain = 0.000 ; free physical = 245971 ; free virtual = 313767

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1913efe61

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 2837.387 ; gain = 0.000 ; free physical = 245965 ; free virtual = 313761

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2837.387 ; gain = 0.000 ; free physical = 245963 ; free virtual = 313759
Phase 4.4 Final Placement Cleanup | Checksum: 1b607de11

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 2837.387 ; gain = 0.000 ; free physical = 245959 ; free virtual = 313755
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b607de11

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 2837.387 ; gain = 0.000 ; free physical = 245973 ; free virtual = 313769
Ending Placer Task | Checksum: be49533b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 2837.387 ; gain = 0.000 ; free physical = 245984 ; free virtual = 313779
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 2837.387 ; gain = 0.000 ; free physical = 245983 ; free virtual = 313779
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2837.387 ; gain = 0.000 ; free physical = 245946 ; free virtual = 313736
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2837.387 ; gain = 0.000 ; free physical = 245900 ; free virtual = 313682
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2837.387 ; gain = 0.000 ; free physical = 245815 ; free virtual = 313603
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 411a0c3a ConstDB: 0 ShapeSum: 7d2f4701 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "a[400]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[400]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[401]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[401]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[206]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[206]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[207]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[207]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[425]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[425]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[424]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[424]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[230]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[230]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[231]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[231]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[221]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[221]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[220]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[220]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[414]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[414]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[415]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[415]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[232]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[232]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[233]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[233]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[427]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[427]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[426]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[426]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[97]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[97]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[96]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[96]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[484]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[484]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[485]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[485]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[291]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[291]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[290]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[290]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[103]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[103]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[102]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[102]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[296]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[296]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[297]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[297]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[491]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[491]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[490]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[490]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[395]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[395]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[418]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[418]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[228]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[228]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[229]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[229]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[423]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[423]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[422]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[422]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[143]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[143]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[142]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[142]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[530]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[530]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[531]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[531]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[337]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[337]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[336]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[336]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[432]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[432]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[433]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[433]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[238]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[238]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[239]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[239]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[226]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[226]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[227]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[227]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[421]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[421]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[420]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[420]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[419]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[419]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[224]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[224]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[225]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[225]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[576]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[576]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[188]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[188]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[577]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[577]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[382]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[382]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[383]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[383]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[189]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[189]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[392]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[392]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[393]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[393]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[198]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[198]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[199]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[199]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[444]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[444]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[445]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[445]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[251]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[251]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[250]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[250]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[244]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[244]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[245]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[245]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[439]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[439]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "b[438]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "b[438]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[476]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[476]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[88]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[88]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[477]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[477]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[282]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[282]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[283]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[283]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[89]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[89]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[578]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[578]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[190]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[190]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "a[579]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "a[579]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 189093765

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2837.387 ; gain = 0.000 ; free physical = 244766 ; free virtual = 312546
Post Restoration Checksum: NetGraph: 9df54041 NumContArr: eb13f724 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 189093765

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2837.387 ; gain = 0.000 ; free physical = 244768 ; free virtual = 312548

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 189093765

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2837.387 ; gain = 0.000 ; free physical = 244739 ; free virtual = 312519

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 189093765

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2837.387 ; gain = 0.000 ; free physical = 244739 ; free virtual = 312519
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1ad66ad14

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2837.387 ; gain = 0.000 ; free physical = 244737 ; free virtual = 312517
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.922  | TNS=0.000  | WHS=0.082  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1f31e84fd

Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 2837.387 ; gain = 0.000 ; free physical = 244735 ; free virtual = 312515

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 20112f73f

Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2837.387 ; gain = 0.000 ; free physical = 244709 ; free virtual = 312488

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 674
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.392  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1963a6c36

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2837.387 ; gain = 0.000 ; free physical = 244729 ; free virtual = 312509
Phase 4 Rip-up And Reroute | Checksum: 1963a6c36

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2837.387 ; gain = 0.000 ; free physical = 244728 ; free virtual = 312508

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1963a6c36

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2837.387 ; gain = 0.000 ; free physical = 244726 ; free virtual = 312506

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1963a6c36

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2837.387 ; gain = 0.000 ; free physical = 244724 ; free virtual = 312504
Phase 5 Delay and Skew Optimization | Checksum: 1963a6c36

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2837.387 ; gain = 0.000 ; free physical = 244723 ; free virtual = 312503

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d36b15c3

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 2837.387 ; gain = 0.000 ; free physical = 244724 ; free virtual = 312504
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.392  | TNS=0.000  | WHS=0.116  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1d36b15c3

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 2837.387 ; gain = 0.000 ; free physical = 244722 ; free virtual = 312502
Phase 6 Post Hold Fix | Checksum: 1d36b15c3

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 2837.387 ; gain = 0.000 ; free physical = 244729 ; free virtual = 312509

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.503676 %
  Global Horizontal Routing Utilization  = 0.648073 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 15e293904

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 2837.387 ; gain = 0.000 ; free physical = 244740 ; free virtual = 312519

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 15e293904

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 2837.387 ; gain = 0.000 ; free physical = 244738 ; free virtual = 312518

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: e144b94f

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2837.387 ; gain = 0.000 ; free physical = 244735 ; free virtual = 312515

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.392  | TNS=0.000  | WHS=0.116  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: e144b94f

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2837.387 ; gain = 0.000 ; free physical = 244731 ; free virtual = 312511
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 2837.387 ; gain = 0.000 ; free physical = 244781 ; free virtual = 312560

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 2837.387 ; gain = 0.000 ; free physical = 244780 ; free virtual = 312560
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2837.387 ; gain = 0.000 ; free physical = 244778 ; free virtual = 312558
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2837.387 ; gain = 0.000 ; free physical = 244772 ; free virtual = 312554
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2837.387 ; gain = 0.000 ; free physical = 244765 ; free virtual = 312553
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/pairing_submodules/f33m_mult/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2844.418 ; gain = 0.000 ; free physical = 244597 ; free virtual = 312377
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 21:17:08 2022...
