0.6
2018.1
Apr  4 2018
18:43:17
/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_4/Example_Project_4.srcs/sources_1/new/simple_design.vhd,1528903090,vhdl,,,,simple_design,,,,,,,,
/home/lauro199471/Documents/VHDL-Tutorial/Example_Project_4/Example_Project_4.srcs/sources_1/new/simple_design_tb.vhd,1528903823,vhdl,,,,simple_design_tb,,,,,,,,
