// Seed: 2625026000
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    output wand id_2
);
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_6 = 32'd12
) (
    input supply1 id_0,
    output uwire id_1,
    input wand id_2,
    output logic id_3,
    output wire id_4,
    input wor id_5,
    input wire _id_6,
    output supply1 id_7
);
  assign id_7 = id_2;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_7
  );
  assign id_3 = -1;
  logic [7:0][id_6 : -1] id_9;
  ;
  always id_3 <= id_0 && id_6;
  wire id_10;
  assign id_9[-1'b0] = -1;
  wire id_11;
  wire id_12, id_13;
endmodule
