INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Projects/project_4/project_4.srcs/sources_1/new/clock_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_timer_stopwatch
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Projects/project_4/project_4.srcs/sources_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Xilinx/Projects/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
