{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635344596661 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635344596661 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 27 22:23:16 2021 " "Processing started: Wed Oct 27 22:23:16 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635344596661 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1635344596661 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SV_env -c SV_env --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off SV_env -c SV_env --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1635344596661 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1635344597754 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1635344597754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/corvus/downloads/ece385/lab/lab6/code/mar_mdr.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/corvus/downloads/ece385/lab/lab6/code/mar_mdr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MAR_Unit " "Found entity 1: MAR_Unit" {  } { { "../lab/lab6/code/MAR_MDR.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/MAR_MDR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635344609908 ""} { "Info" "ISGN_ENTITY_NAME" "2 MDR_Unit " "Found entity 2: MDR_Unit" {  } { { "../lab/lab6/code/MAR_MDR.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/MAR_MDR.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635344609908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635344609908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/corvus/downloads/ece385/lab/lab6/code/tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/corvus/downloads/ece385/lab/lab6/code/tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "../lab/lab6/code/tristate.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/tristate.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635344609923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635344609923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/corvus/downloads/ece385/lab/lab6/code/testbench_week1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/corvus/downloads/ece385/lab/lab6/code/testbench_week1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_week1 " "Found entity 1: testbench_week1" {  } { { "../lab/lab6/code/testbench_week1.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/testbench_week1.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635344609923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635344609923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/corvus/downloads/ece385/lab/lab6/code/test_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/corvus/downloads/ece385/lab/lab6/code/test_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_memory " "Found entity 1: test_memory" {  } { { "../lab/lab6/code/test_memory.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/test_memory.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635344609939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635344609939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/corvus/downloads/ece385/lab/lab6/code/slc3_2.sv 1 0 " "Found 1 design units, including 0 entities, in source file /users/corvus/downloads/ece385/lab/lab6/code/slc3_2.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SLC3_2 (SystemVerilog) " "Found design unit 1: SLC3_2 (SystemVerilog)" {  } { { "../lab/lab6/code/SLC3_2.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/SLC3_2.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635344609955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635344609955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/corvus/downloads/ece385/lab/lab6/code/slc3.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/corvus/downloads/ece385/lab/lab6/code/slc3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 slc3 " "Found entity 1: slc3" {  } { { "../lab/lab6/code/slc3.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/slc3.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635344609955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635344609955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/corvus/downloads/ece385/lab/lab6/code/pcu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/corvus/downloads/ece385/lab/lab6/code/pcu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PCU " "Found entity 1: PCU" {  } { { "../lab/lab6/code/PCU.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/PCU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635344609970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635344609970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/corvus/downloads/ece385/lab/lab6/code/memory_contents.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/corvus/downloads/ece385/lab/lab6/code/memory_contents.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_parser " "Found entity 1: memory_parser" {  } { { "../lab/lab6/code/memory_contents.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/memory_contents.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635344609970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635344609970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/corvus/downloads/ece385/lab/lab6/code/mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/corvus/downloads/ece385/lab/lab6/code/mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "../lab/lab6/code/Mem2IO.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/Mem2IO.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635344609986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635344609986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/corvus/downloads/ece385/lab/lab6/code/lab6_toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/corvus/downloads/ece385/lab/lab6/code/lab6_toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab6_toplevel " "Found entity 1: lab6_toplevel" {  } { { "../lab/lab6/code/lab6_toplevel.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/lab6_toplevel.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635344609986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635344609986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/corvus/downloads/ece385/lab/lab6/code/isdu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/corvus/downloads/ece385/lab/lab6/code/isdu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "../lab/lab6/code/ISDU.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/ISDU.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635344610002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635344610002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/corvus/downloads/ece385/lab/lab6/code/ira.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/corvus/downloads/ece385/lab/lab6/code/ira.sv" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "../lab/lab6/code/IRA.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/IRA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635344610002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635344610002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/corvus/downloads/ece385/lab/lab6/code/hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/corvus/downloads/ece385/lab/lab6/code/hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "../lab/lab6/code/HexDriver.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635344610017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635344610017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/corvus/downloads/ece385/lab/lab6/code/datapath.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/corvus/downloads/ece385/lab/lab6/code/datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../lab/lab6/code/datapath.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635344610033 ""} { "Info" "ISGN_ENTITY_NAME" "2 Data_BUS " "Found entity 2: Data_BUS" {  } { { "../lab/lab6/code/datapath.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/datapath.sv" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635344610033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635344610033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/corvus/downloads/ece385/lab/lab6/code/br_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/corvus/downloads/ece385/lab/lab6/code/br_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BR_logic " "Found entity 1: BR_logic" {  } { { "../lab/lab6/code/BR_logic.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/BR_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635344610033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635344610033 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ALU.sv(34) " "Verilog HDL information at ALU.sv(34): always construct contains both blocking and non-blocking assignments" {  } { { "../lab/lab6/code/ALU.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/ALU.sv" 34 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1635344610048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/corvus/downloads/ece385/lab/lab6/code/alu.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/corvus/downloads/ece385/lab/lab6/code/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../lab/lab6/code/ALU.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635344610048 ""} { "Info" "ISGN_ENTITY_NAME" "2 sub_ALU " "Found entity 2: sub_ALU" {  } { { "../lab/lab6/code/ALU.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/ALU.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635344610048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635344610048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/corvus/downloads/ece385/lab/lab6/code/additional component.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/corvus/downloads/ece385/lab/lab6/code/additional component.sv" { { "Info" "ISGN_ENTITY_NAME" "1 REG_FILE " "Found entity 1: REG_FILE" {  } { { "../lab/lab6/code/additional component.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/additional component.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635344610064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1635344610064 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "MDR datapath.sv(49) " "Verilog HDL Implicit Net warning at datapath.sv(49): created implicit net for \"MDR\"" {  } { { "../lab/lab6/code/datapath.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/datapath.sv" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1635344610064 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab6_toplevel " "Elaborating entity \"lab6_toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1635344610158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slc3 slc3:my_slc " "Elaborating entity \"slc3\" for hierarchy \"slc3:my_slc\"" {  } { { "../lab/lab6/code/lab6_toplevel.sv" "my_slc" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/lab6_toplevel.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1635344610173 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "BEN 0 slc3.sv(37) " "Net \"BEN\" at slc3.sv(37) has no driver or initial value, using a default initial value '0'" {  } { { "../lab/lab6/code/slc3.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/slc3.sv" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1635344610173 "|lab6_toplevel|slc3:my_slc"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED slc3.sv(22) " "Output port \"LED\" at slc3.sv(22) has no driver" {  } { { "../lab/lab6/code/slc3.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/slc3.sv" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1635344610173 "|lab6_toplevel|slc3:my_slc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver slc3:my_slc\|HexDriver:hex_driver3 " "Elaborating entity \"HexDriver\" for hierarchy \"slc3:my_slc\|HexDriver:hex_driver3\"" {  } { { "../lab/lab6/code/slc3.sv" "hex_driver3" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/slc3.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1635344610205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath slc3:my_slc\|datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"slc3:my_slc\|datapath:d0\"" {  } { { "../lab/lab6/code/slc3.sv" "d0" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/slc3.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1635344610220 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "GateMARMUX_result 0 datapath.sv(37) " "Net \"GateMARMUX_result\" at datapath.sv(37) has no driver or initial value, using a default initial value '0'" {  } { { "../lab/lab6/code/datapath.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/datapath.sv" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1635344610236 "|lab6_toplevel|slc3:my_slc|datapath:d0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "GateALU_result 0 datapath.sv(37) " "Net \"GateALU_result\" at datapath.sv(37) has no driver or initial value, using a default initial value '0'" {  } { { "../lab/lab6/code/datapath.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/datapath.sv" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1635344610236 "|lab6_toplevel|slc3:my_slc|datapath:d0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "GateMDR_result 0 datapath.sv(37) " "Net \"GateMDR_result\" at datapath.sv(37) has no driver or initial value, using a default initial value '0'" {  } { { "../lab/lab6/code/datapath.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/datapath.sv" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1635344610236 "|lab6_toplevel|slc3:my_slc|datapath:d0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Data_from_CPU datapath.sv(29) " "Output port \"Data_from_CPU\" at datapath.sv(29) has no driver" {  } { { "../lab/lab6/code/datapath.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/datapath.sv" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1635344610236 "|lab6_toplevel|slc3:my_slc|datapath:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR_Unit slc3:my_slc\|datapath:d0\|MAR_Unit:MAR_reg " "Elaborating entity \"MAR_Unit\" for hierarchy \"slc3:my_slc\|datapath:d0\|MAR_Unit:MAR_reg\"" {  } { { "../lab/lab6/code/datapath.sv" "MAR_reg" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/datapath.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1635344610252 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reset MAR_MDR.sv(9) " "Verilog HDL Always Construct warning at MAR_MDR.sv(9): variable \"Reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../lab/lab6/code/MAR_MDR.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/MAR_MDR.sv" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1635344610252 "|lab6_toplevel|slc3:my_slc|datapath:d0|MAR_Unit:MAR_reg"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LD_MAR MAR_MDR.sv(10) " "Verilog HDL Always Construct warning at MAR_MDR.sv(10): variable \"LD_MAR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../lab/lab6/code/MAR_MDR.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/MAR_MDR.sv" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1635344610252 "|lab6_toplevel|slc3:my_slc|datapath:d0|MAR_Unit:MAR_reg"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ADDR_In MAR_MDR.sv(10) " "Verilog HDL Always Construct warning at MAR_MDR.sv(10): variable \"ADDR_In\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../lab/lab6/code/MAR_MDR.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/MAR_MDR.sv" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1635344610252 "|lab6_toplevel|slc3:my_slc|datapath:d0|MAR_Unit:MAR_reg"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MAR_Val MAR_MDR.sv(11) " "Verilog HDL Always Construct warning at MAR_MDR.sv(11): variable \"MAR_Val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../lab/lab6/code/MAR_MDR.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/MAR_MDR.sv" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1635344610252 "|lab6_toplevel|slc3:my_slc|datapath:d0|MAR_Unit:MAR_reg"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MAR_Val MAR_MDR.sv(8) " "Verilog HDL Always Construct warning at MAR_MDR.sv(8): inferring latch(es) for variable \"MAR_Val\", which holds its previous value in one or more paths through the always construct" {  } { { "../lab/lab6/code/MAR_MDR.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/MAR_MDR.sv" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1635344610252 "|lab6_toplevel|slc3:my_slc|datapath:d0|MAR_Unit:MAR_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR_Val\[0\] MAR_MDR.sv(8) " "Inferred latch for \"MAR_Val\[0\]\" at MAR_MDR.sv(8)" {  } { { "../lab/lab6/code/MAR_MDR.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/MAR_MDR.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1635344610252 "|lab6_toplevel|slc3:my_slc|datapath:d0|MAR_Unit:MAR_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR_Val\[1\] MAR_MDR.sv(8) " "Inferred latch for \"MAR_Val\[1\]\" at MAR_MDR.sv(8)" {  } { { "../lab/lab6/code/MAR_MDR.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/MAR_MDR.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1635344610252 "|lab6_toplevel|slc3:my_slc|datapath:d0|MAR_Unit:MAR_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR_Val\[2\] MAR_MDR.sv(8) " "Inferred latch for \"MAR_Val\[2\]\" at MAR_MDR.sv(8)" {  } { { "../lab/lab6/code/MAR_MDR.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/MAR_MDR.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1635344610252 "|lab6_toplevel|slc3:my_slc|datapath:d0|MAR_Unit:MAR_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR_Val\[3\] MAR_MDR.sv(8) " "Inferred latch for \"MAR_Val\[3\]\" at MAR_MDR.sv(8)" {  } { { "../lab/lab6/code/MAR_MDR.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/MAR_MDR.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1635344610252 "|lab6_toplevel|slc3:my_slc|datapath:d0|MAR_Unit:MAR_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR_Val\[4\] MAR_MDR.sv(8) " "Inferred latch for \"MAR_Val\[4\]\" at MAR_MDR.sv(8)" {  } { { "../lab/lab6/code/MAR_MDR.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/MAR_MDR.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1635344610252 "|lab6_toplevel|slc3:my_slc|datapath:d0|MAR_Unit:MAR_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR_Val\[5\] MAR_MDR.sv(8) " "Inferred latch for \"MAR_Val\[5\]\" at MAR_MDR.sv(8)" {  } { { "../lab/lab6/code/MAR_MDR.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/MAR_MDR.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1635344610252 "|lab6_toplevel|slc3:my_slc|datapath:d0|MAR_Unit:MAR_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR_Val\[6\] MAR_MDR.sv(8) " "Inferred latch for \"MAR_Val\[6\]\" at MAR_MDR.sv(8)" {  } { { "../lab/lab6/code/MAR_MDR.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/MAR_MDR.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1635344610252 "|lab6_toplevel|slc3:my_slc|datapath:d0|MAR_Unit:MAR_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR_Val\[7\] MAR_MDR.sv(8) " "Inferred latch for \"MAR_Val\[7\]\" at MAR_MDR.sv(8)" {  } { { "../lab/lab6/code/MAR_MDR.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/MAR_MDR.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1635344610252 "|lab6_toplevel|slc3:my_slc|datapath:d0|MAR_Unit:MAR_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR_Val\[8\] MAR_MDR.sv(8) " "Inferred latch for \"MAR_Val\[8\]\" at MAR_MDR.sv(8)" {  } { { "../lab/lab6/code/MAR_MDR.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/MAR_MDR.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1635344610252 "|lab6_toplevel|slc3:my_slc|datapath:d0|MAR_Unit:MAR_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR_Val\[9\] MAR_MDR.sv(8) " "Inferred latch for \"MAR_Val\[9\]\" at MAR_MDR.sv(8)" {  } { { "../lab/lab6/code/MAR_MDR.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/MAR_MDR.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1635344610252 "|lab6_toplevel|slc3:my_slc|datapath:d0|MAR_Unit:MAR_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR_Val\[10\] MAR_MDR.sv(8) " "Inferred latch for \"MAR_Val\[10\]\" at MAR_MDR.sv(8)" {  } { { "../lab/lab6/code/MAR_MDR.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/MAR_MDR.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1635344610252 "|lab6_toplevel|slc3:my_slc|datapath:d0|MAR_Unit:MAR_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR_Val\[11\] MAR_MDR.sv(8) " "Inferred latch for \"MAR_Val\[11\]\" at MAR_MDR.sv(8)" {  } { { "../lab/lab6/code/MAR_MDR.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/MAR_MDR.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1635344610252 "|lab6_toplevel|slc3:my_slc|datapath:d0|MAR_Unit:MAR_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR_Val\[12\] MAR_MDR.sv(8) " "Inferred latch for \"MAR_Val\[12\]\" at MAR_MDR.sv(8)" {  } { { "../lab/lab6/code/MAR_MDR.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/MAR_MDR.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1635344610252 "|lab6_toplevel|slc3:my_slc|datapath:d0|MAR_Unit:MAR_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR_Val\[13\] MAR_MDR.sv(8) " "Inferred latch for \"MAR_Val\[13\]\" at MAR_MDR.sv(8)" {  } { { "../lab/lab6/code/MAR_MDR.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/MAR_MDR.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1635344610252 "|lab6_toplevel|slc3:my_slc|datapath:d0|MAR_Unit:MAR_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR_Val\[14\] MAR_MDR.sv(8) " "Inferred latch for \"MAR_Val\[14\]\" at MAR_MDR.sv(8)" {  } { { "../lab/lab6/code/MAR_MDR.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/MAR_MDR.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1635344610252 "|lab6_toplevel|slc3:my_slc|datapath:d0|MAR_Unit:MAR_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR_Val\[15\] MAR_MDR.sv(8) " "Inferred latch for \"MAR_Val\[15\]\" at MAR_MDR.sv(8)" {  } { { "../lab/lab6/code/MAR_MDR.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/MAR_MDR.sv" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1635344610252 "|lab6_toplevel|slc3:my_slc|datapath:d0|MAR_Unit:MAR_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR_Unit slc3:my_slc\|datapath:d0\|MDR_Unit:MDR_reg " "Elaborating entity \"MDR_Unit\" for hierarchy \"slc3:my_slc\|datapath:d0\|MDR_Unit:MDR_reg\"" {  } { { "../lab/lab6/code/datapath.sv" "MDR_reg" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/datapath.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1635344610267 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Reset MAR_MDR.sv(25) " "Verilog HDL Always Construct warning at MAR_MDR.sv(25): variable \"Reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../lab/lab6/code/MAR_MDR.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/MAR_MDR.sv" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1635344610267 "|lab6_toplevel|slc3:my_slc|datapath:d0|MDR_Unit:MDR_reg"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "LD_MDR MAR_MDR.sv(26) " "Verilog HDL Always Construct warning at MAR_MDR.sv(26): variable \"LD_MDR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../lab/lab6/code/MAR_MDR.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/MAR_MDR.sv" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1635344610267 "|lab6_toplevel|slc3:my_slc|datapath:d0|MDR_Unit:MDR_reg"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MUX_Out MAR_MDR.sv(26) " "Verilog HDL Always Construct warning at MAR_MDR.sv(26): variable \"MUX_Out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../lab/lab6/code/MAR_MDR.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/MAR_MDR.sv" 26 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1635344610267 "|lab6_toplevel|slc3:my_slc|datapath:d0|MDR_Unit:MDR_reg"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MDR_Val MAR_MDR.sv(27) " "Verilog HDL Always Construct warning at MAR_MDR.sv(27): variable \"MDR_Val\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../lab/lab6/code/MAR_MDR.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/MAR_MDR.sv" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1635344610267 "|lab6_toplevel|slc3:my_slc|datapath:d0|MDR_Unit:MDR_reg"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MDR_Val MAR_MDR.sv(24) " "Verilog HDL Always Construct warning at MAR_MDR.sv(24): inferring latch(es) for variable \"MDR_Val\", which holds its previous value in one or more paths through the always construct" {  } { { "../lab/lab6/code/MAR_MDR.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/MAR_MDR.sv" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1635344610267 "|lab6_toplevel|slc3:my_slc|datapath:d0|MDR_Unit:MDR_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR_Val\[0\] MAR_MDR.sv(24) " "Inferred latch for \"MDR_Val\[0\]\" at MAR_MDR.sv(24)" {  } { { "../lab/lab6/code/MAR_MDR.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/MAR_MDR.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1635344610267 "|lab6_toplevel|slc3:my_slc|datapath:d0|MDR_Unit:MDR_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR_Val\[1\] MAR_MDR.sv(24) " "Inferred latch for \"MDR_Val\[1\]\" at MAR_MDR.sv(24)" {  } { { "../lab/lab6/code/MAR_MDR.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/MAR_MDR.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1635344610267 "|lab6_toplevel|slc3:my_slc|datapath:d0|MDR_Unit:MDR_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR_Val\[2\] MAR_MDR.sv(24) " "Inferred latch for \"MDR_Val\[2\]\" at MAR_MDR.sv(24)" {  } { { "../lab/lab6/code/MAR_MDR.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/MAR_MDR.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1635344610267 "|lab6_toplevel|slc3:my_slc|datapath:d0|MDR_Unit:MDR_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR_Val\[3\] MAR_MDR.sv(24) " "Inferred latch for \"MDR_Val\[3\]\" at MAR_MDR.sv(24)" {  } { { "../lab/lab6/code/MAR_MDR.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/MAR_MDR.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1635344610267 "|lab6_toplevel|slc3:my_slc|datapath:d0|MDR_Unit:MDR_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR_Val\[4\] MAR_MDR.sv(24) " "Inferred latch for \"MDR_Val\[4\]\" at MAR_MDR.sv(24)" {  } { { "../lab/lab6/code/MAR_MDR.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/MAR_MDR.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1635344610267 "|lab6_toplevel|slc3:my_slc|datapath:d0|MDR_Unit:MDR_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR_Val\[5\] MAR_MDR.sv(24) " "Inferred latch for \"MDR_Val\[5\]\" at MAR_MDR.sv(24)" {  } { { "../lab/lab6/code/MAR_MDR.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/MAR_MDR.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1635344610267 "|lab6_toplevel|slc3:my_slc|datapath:d0|MDR_Unit:MDR_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR_Val\[6\] MAR_MDR.sv(24) " "Inferred latch for \"MDR_Val\[6\]\" at MAR_MDR.sv(24)" {  } { { "../lab/lab6/code/MAR_MDR.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/MAR_MDR.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1635344610267 "|lab6_toplevel|slc3:my_slc|datapath:d0|MDR_Unit:MDR_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR_Val\[7\] MAR_MDR.sv(24) " "Inferred latch for \"MDR_Val\[7\]\" at MAR_MDR.sv(24)" {  } { { "../lab/lab6/code/MAR_MDR.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/MAR_MDR.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1635344610267 "|lab6_toplevel|slc3:my_slc|datapath:d0|MDR_Unit:MDR_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR_Val\[8\] MAR_MDR.sv(24) " "Inferred latch for \"MDR_Val\[8\]\" at MAR_MDR.sv(24)" {  } { { "../lab/lab6/code/MAR_MDR.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/MAR_MDR.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1635344610267 "|lab6_toplevel|slc3:my_slc|datapath:d0|MDR_Unit:MDR_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR_Val\[9\] MAR_MDR.sv(24) " "Inferred latch for \"MDR_Val\[9\]\" at MAR_MDR.sv(24)" {  } { { "../lab/lab6/code/MAR_MDR.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/MAR_MDR.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1635344610267 "|lab6_toplevel|slc3:my_slc|datapath:d0|MDR_Unit:MDR_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR_Val\[10\] MAR_MDR.sv(24) " "Inferred latch for \"MDR_Val\[10\]\" at MAR_MDR.sv(24)" {  } { { "../lab/lab6/code/MAR_MDR.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/MAR_MDR.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1635344610267 "|lab6_toplevel|slc3:my_slc|datapath:d0|MDR_Unit:MDR_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR_Val\[11\] MAR_MDR.sv(24) " "Inferred latch for \"MDR_Val\[11\]\" at MAR_MDR.sv(24)" {  } { { "../lab/lab6/code/MAR_MDR.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/MAR_MDR.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1635344610267 "|lab6_toplevel|slc3:my_slc|datapath:d0|MDR_Unit:MDR_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR_Val\[12\] MAR_MDR.sv(24) " "Inferred latch for \"MDR_Val\[12\]\" at MAR_MDR.sv(24)" {  } { { "../lab/lab6/code/MAR_MDR.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/MAR_MDR.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1635344610267 "|lab6_toplevel|slc3:my_slc|datapath:d0|MDR_Unit:MDR_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR_Val\[13\] MAR_MDR.sv(24) " "Inferred latch for \"MDR_Val\[13\]\" at MAR_MDR.sv(24)" {  } { { "../lab/lab6/code/MAR_MDR.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/MAR_MDR.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1635344610267 "|lab6_toplevel|slc3:my_slc|datapath:d0|MDR_Unit:MDR_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR_Val\[14\] MAR_MDR.sv(24) " "Inferred latch for \"MDR_Val\[14\]\" at MAR_MDR.sv(24)" {  } { { "../lab/lab6/code/MAR_MDR.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/MAR_MDR.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1635344610267 "|lab6_toplevel|slc3:my_slc|datapath:d0|MDR_Unit:MDR_reg"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MDR_Val\[15\] MAR_MDR.sv(24) " "Inferred latch for \"MDR_Val\[15\]\" at MAR_MDR.sv(24)" {  } { { "../lab/lab6/code/MAR_MDR.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/MAR_MDR.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1635344610267 "|lab6_toplevel|slc3:my_slc|datapath:d0|MDR_Unit:MDR_reg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCU slc3:my_slc\|datapath:d0\|PCU:PC " "Elaborating entity \"PCU\" for hierarchy \"slc3:my_slc\|datapath:d0\|PCU:PC\"" {  } { { "../lab/lab6/code/datapath.sv" "PC" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/datapath.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1635344610267 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 PCU.sv(14) " "Verilog HDL assignment warning at PCU.sv(14): truncated value with size 32 to match size of target (16)" {  } { { "../lab/lab6/code/PCU.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/PCU.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1635344610283 "|lab6_toplevel|slc3:my_slc|datapath:d0|PCU:PC"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "PCU.sv(23) " "SystemVerilog warning at PCU.sv(23): unique or priority keyword makes case statement complete" {  } { { "../lab/lab6/code/PCU.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/PCU.sv" 23 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Design Software" 0 -1 1635344610283 "|lab6_toplevel|slc3:my_slc|datapath:d0|PCU:PC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR slc3:my_slc\|datapath:d0\|IR:IR_reg " "Elaborating entity \"IR\" for hierarchy \"slc3:my_slc\|datapath:d0\|IR:IR_reg\"" {  } { { "../lab/lab6/code/datapath.sv" "IR_reg" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/datapath.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1635344610283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_BUS slc3:my_slc\|datapath:d0\|Data_BUS:Data_Bus0 " "Elaborating entity \"Data_BUS\" for hierarchy \"slc3:my_slc\|datapath:d0\|Data_BUS:Data_Bus0\"" {  } { { "../lab/lab6/code/datapath.sv" "Data_Bus0" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/datapath.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1635344610283 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "datapath.sv(101) " "Verilog HDL Case Statement information at datapath.sv(101): all case item expressions in this case statement are onehot" {  } { { "../lab/lab6/code/datapath.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/datapath.sv" 101 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1635344610283 "|lab6_toplevel|slc3:my_slc|datapath:d0|Data_BUS:Data_Bus0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem2IO slc3:my_slc\|Mem2IO:memory_subsystem " "Elaborating entity \"Mem2IO\" for hierarchy \"slc3:my_slc\|Mem2IO:memory_subsystem\"" {  } { { "../lab/lab6/code/slc3.sv" "memory_subsystem" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/slc3.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1635344610314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate slc3:my_slc\|tristate:tr0 " "Elaborating entity \"tristate\" for hierarchy \"slc3:my_slc\|tristate:tr0\"" {  } { { "../lab/lab6/code/slc3.sv" "tr0" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/slc3.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1635344610314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ISDU slc3:my_slc\|ISDU:state_controller " "Elaborating entity \"ISDU\" for hierarchy \"slc3:my_slc\|ISDU:state_controller\"" {  } { { "../lab/lab6/code/slc3.sv" "state_controller" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/slc3.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1635344610330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "test_memory test_memory:my_test_memory " "Elaborating entity \"test_memory\" for hierarchy \"test_memory:my_test_memory\"" {  } { { "../lab/lab6/code/lab6_toplevel.sv" "my_test_memory" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/lab6_toplevel.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1635344610330 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "actual_address test_memory.sv(42) " "Verilog HDL or VHDL warning at test_memory.sv(42): object \"actual_address\" assigned a value but never read" {  } { { "../lab/lab6/code/test_memory.sv" "" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/test_memory.sv" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1635344610345 "|lab6_toplevel|test_memory:my_test_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_parser test_memory:my_test_memory\|memory_parser:parser " "Elaborating entity \"memory_parser\" for hierarchy \"test_memory:my_test_memory\|memory_parser:parser\"" {  } { { "../lab/lab6/code/test_memory.sv" "parser" { Text "C:/Users/Corvus/Downloads/ECE385/lab/lab6/code/test_memory.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1635344610345 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Corvus/Downloads/ECE385/Quartus_env/output_files/SV_env.map.smsg " "Generated suppressed messages file C:/Users/Corvus/Downloads/ECE385/Quartus_env/output_files/SV_env.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1635344610486 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4710 " "Peak virtual memory: 4710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635344610502 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 27 22:23:30 2021 " "Processing ended: Wed Oct 27 22:23:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635344610502 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635344610502 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635344610502 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1635344610502 ""}
