Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Mar 24 18:48:53 2025
| Host         : DESKTOP-KTPHQQ1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  55          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.561        0.000                      0                  243        0.216        0.000                      0                  243        4.500        0.000                       0                    97  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.561        0.000                      0                  243        0.216        0.000                      0                  243        4.500        0.000                       0                    97  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.561ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.216ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.561ns  (required time - arrival time)
  Source:                 manual_mode/latch_button/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_mode/D_led_encoding_q_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 0.820ns (20.755%)  route 3.131ns (79.245%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.616     5.200    manual_mode/latch_button/CLK
    SLICE_X59Y67         FDRE                                         r  manual_mode/latch_button/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.456     5.656 r  manual_mode/latch_button/D_ctr_q_reg[9]/Q
                         net (fo=2, routed)           0.999     6.655    manual_mode/latch_button/D_ctr_q_reg[9]
    SLICE_X58Y67         LUT4 (Prop_lut4_I0_O)        0.124     6.779 f  manual_mode/latch_button/D_last_q_i_4/O
                         net (fo=1, routed)           0.674     7.453    manual_mode/latch_button/D_last_q_i_4_n_0
    SLICE_X58Y67         LUT6 (Prop_lut6_I2_O)        0.124     7.577 r  manual_mode/latch_button/D_last_q_i_1/O
                         net (fo=3, routed)           0.429     8.006    manual_mode/latch_button/M_latch_button_out
    SLICE_X60Y68         LUT2 (Prop_lut2_I0_O)        0.116     8.122 r  manual_mode/latch_button/D_led_encoding_q[31]_i_1/O
                         net (fo=17, routed)          1.029     9.151    manual_mode/M_latch_button_edge_out
    SLICE_X65Y73         FDRE                                         r  manual_mode/D_led_encoding_q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.494    14.898    manual_mode/CLK
    SLICE_X65Y73         FDRE                                         r  manual_mode/D_led_encoding_q_reg[11]/C
                         clock pessimism              0.258    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X65Y73         FDRE (Setup_fdre_C_CE)      -0.409    14.712    manual_mode/D_led_encoding_q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.712    
                         arrival time                          -9.151    
  -------------------------------------------------------------------
                         slack                                  5.561    

Slack (MET) :             5.561ns  (required time - arrival time)
  Source:                 manual_mode/latch_button/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_mode/D_led_encoding_q_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 0.820ns (20.755%)  route 3.131ns (79.245%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.616     5.200    manual_mode/latch_button/CLK
    SLICE_X59Y67         FDRE                                         r  manual_mode/latch_button/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.456     5.656 r  manual_mode/latch_button/D_ctr_q_reg[9]/Q
                         net (fo=2, routed)           0.999     6.655    manual_mode/latch_button/D_ctr_q_reg[9]
    SLICE_X58Y67         LUT4 (Prop_lut4_I0_O)        0.124     6.779 f  manual_mode/latch_button/D_last_q_i_4/O
                         net (fo=1, routed)           0.674     7.453    manual_mode/latch_button/D_last_q_i_4_n_0
    SLICE_X58Y67         LUT6 (Prop_lut6_I2_O)        0.124     7.577 r  manual_mode/latch_button/D_last_q_i_1/O
                         net (fo=3, routed)           0.429     8.006    manual_mode/latch_button/M_latch_button_out
    SLICE_X60Y68         LUT2 (Prop_lut2_I0_O)        0.116     8.122 r  manual_mode/latch_button/D_led_encoding_q[31]_i_1/O
                         net (fo=17, routed)          1.029     9.151    manual_mode/M_latch_button_edge_out
    SLICE_X65Y73         FDRE                                         r  manual_mode/D_led_encoding_q_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.494    14.898    manual_mode/CLK
    SLICE_X65Y73         FDRE                                         r  manual_mode/D_led_encoding_q_reg[15]/C
                         clock pessimism              0.258    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X65Y73         FDRE (Setup_fdre_C_CE)      -0.409    14.712    manual_mode/D_led_encoding_q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.712    
                         arrival time                          -9.151    
  -------------------------------------------------------------------
                         slack                                  5.561    

Slack (MET) :             5.623ns  (required time - arrival time)
  Source:                 manual_mode/driver/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_mode/driver/D_pixel_address_ctr_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.104ns  (logic 1.056ns (25.731%)  route 3.048ns (74.269%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.608     5.192    manual_mode/driver/CLK
    SLICE_X59Y72         FDRE                                         r  manual_mode/driver/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.456     5.648 r  manual_mode/driver/D_ctr_q_reg[0]/Q
                         net (fo=9, routed)           1.073     6.721    manual_mode/driver/D_ctr_q[0]
    SLICE_X59Y71         LUT5 (Prop_lut5_I2_O)        0.150     6.871 f  manual_mode/driver/D_ctr_q[2]_i_2/O
                         net (fo=3, routed)           0.832     7.703    manual_mode/driver/D_ctr_q[2]_i_2_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I3_O)        0.326     8.029 r  manual_mode/driver/D_pixel_address_ctr_q[4]_i_3/O
                         net (fo=1, routed)           0.658     8.687    manual_mode/driver/D_pixel_address_ctr_q[4]_i_3_n_0
    SLICE_X61Y70         LUT6 (Prop_lut6_I0_O)        0.124     8.811 r  manual_mode/driver/D_pixel_address_ctr_q[4]_i_1/O
                         net (fo=5, routed)           0.485     9.296    manual_mode/driver/D_pixel_address_ctr_d
    SLICE_X62Y71         FDRE                                         r  manual_mode/driver/D_pixel_address_ctr_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.497    14.901    manual_mode/driver/CLK
    SLICE_X62Y71         FDRE                                         r  manual_mode/driver/D_pixel_address_ctr_q_reg[4]/C
                         clock pessimism              0.258    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X62Y71         FDRE (Setup_fdre_C_CE)      -0.205    14.919    manual_mode/driver/D_pixel_address_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.919    
                         arrival time                          -9.296    
  -------------------------------------------------------------------
                         slack                                  5.623    

Slack (MET) :             5.764ns  (required time - arrival time)
  Source:                 manual_mode/driver/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_mode/driver/D_pixel_address_ctr_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.964ns  (logic 1.056ns (26.639%)  route 2.908ns (73.361%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.608     5.192    manual_mode/driver/CLK
    SLICE_X59Y72         FDRE                                         r  manual_mode/driver/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.456     5.648 r  manual_mode/driver/D_ctr_q_reg[0]/Q
                         net (fo=9, routed)           1.073     6.721    manual_mode/driver/D_ctr_q[0]
    SLICE_X59Y71         LUT5 (Prop_lut5_I2_O)        0.150     6.871 f  manual_mode/driver/D_ctr_q[2]_i_2/O
                         net (fo=3, routed)           0.832     7.703    manual_mode/driver/D_ctr_q[2]_i_2_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I3_O)        0.326     8.029 r  manual_mode/driver/D_pixel_address_ctr_q[4]_i_3/O
                         net (fo=1, routed)           0.658     8.687    manual_mode/driver/D_pixel_address_ctr_q[4]_i_3_n_0
    SLICE_X61Y70         LUT6 (Prop_lut6_I0_O)        0.124     8.811 r  manual_mode/driver/D_pixel_address_ctr_q[4]_i_1/O
                         net (fo=5, routed)           0.345     9.156    manual_mode/driver/D_pixel_address_ctr_d
    SLICE_X62Y70         FDRE                                         r  manual_mode/driver/D_pixel_address_ctr_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.498    14.902    manual_mode/driver/CLK
    SLICE_X62Y70         FDRE                                         r  manual_mode/driver/D_pixel_address_ctr_q_reg[0]/C
                         clock pessimism              0.258    15.160    
                         clock uncertainty           -0.035    15.125    
    SLICE_X62Y70         FDRE (Setup_fdre_C_CE)      -0.205    14.920    manual_mode/driver/D_pixel_address_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.920    
                         arrival time                          -9.156    
  -------------------------------------------------------------------
                         slack                                  5.764    

Slack (MET) :             5.764ns  (required time - arrival time)
  Source:                 manual_mode/driver/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_mode/driver/D_pixel_address_ctr_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.964ns  (logic 1.056ns (26.639%)  route 2.908ns (73.361%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.608     5.192    manual_mode/driver/CLK
    SLICE_X59Y72         FDRE                                         r  manual_mode/driver/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.456     5.648 r  manual_mode/driver/D_ctr_q_reg[0]/Q
                         net (fo=9, routed)           1.073     6.721    manual_mode/driver/D_ctr_q[0]
    SLICE_X59Y71         LUT5 (Prop_lut5_I2_O)        0.150     6.871 f  manual_mode/driver/D_ctr_q[2]_i_2/O
                         net (fo=3, routed)           0.832     7.703    manual_mode/driver/D_ctr_q[2]_i_2_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I3_O)        0.326     8.029 r  manual_mode/driver/D_pixel_address_ctr_q[4]_i_3/O
                         net (fo=1, routed)           0.658     8.687    manual_mode/driver/D_pixel_address_ctr_q[4]_i_3_n_0
    SLICE_X61Y70         LUT6 (Prop_lut6_I0_O)        0.124     8.811 r  manual_mode/driver/D_pixel_address_ctr_q[4]_i_1/O
                         net (fo=5, routed)           0.345     9.156    manual_mode/driver/D_pixel_address_ctr_d
    SLICE_X62Y70         FDRE                                         r  manual_mode/driver/D_pixel_address_ctr_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.498    14.902    manual_mode/driver/CLK
    SLICE_X62Y70         FDRE                                         r  manual_mode/driver/D_pixel_address_ctr_q_reg[1]/C
                         clock pessimism              0.258    15.160    
                         clock uncertainty           -0.035    15.125    
    SLICE_X62Y70         FDRE (Setup_fdre_C_CE)      -0.205    14.920    manual_mode/driver/D_pixel_address_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.920    
                         arrival time                          -9.156    
  -------------------------------------------------------------------
                         slack                                  5.764    

Slack (MET) :             5.764ns  (required time - arrival time)
  Source:                 manual_mode/driver/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_mode/driver/D_pixel_address_ctr_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.964ns  (logic 1.056ns (26.639%)  route 2.908ns (73.361%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.608     5.192    manual_mode/driver/CLK
    SLICE_X59Y72         FDRE                                         r  manual_mode/driver/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.456     5.648 r  manual_mode/driver/D_ctr_q_reg[0]/Q
                         net (fo=9, routed)           1.073     6.721    manual_mode/driver/D_ctr_q[0]
    SLICE_X59Y71         LUT5 (Prop_lut5_I2_O)        0.150     6.871 f  manual_mode/driver/D_ctr_q[2]_i_2/O
                         net (fo=3, routed)           0.832     7.703    manual_mode/driver/D_ctr_q[2]_i_2_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I3_O)        0.326     8.029 r  manual_mode/driver/D_pixel_address_ctr_q[4]_i_3/O
                         net (fo=1, routed)           0.658     8.687    manual_mode/driver/D_pixel_address_ctr_q[4]_i_3_n_0
    SLICE_X61Y70         LUT6 (Prop_lut6_I0_O)        0.124     8.811 r  manual_mode/driver/D_pixel_address_ctr_q[4]_i_1/O
                         net (fo=5, routed)           0.345     9.156    manual_mode/driver/D_pixel_address_ctr_d
    SLICE_X62Y70         FDRE                                         r  manual_mode/driver/D_pixel_address_ctr_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.498    14.902    manual_mode/driver/CLK
    SLICE_X62Y70         FDRE                                         r  manual_mode/driver/D_pixel_address_ctr_q_reg[2]/C
                         clock pessimism              0.258    15.160    
                         clock uncertainty           -0.035    15.125    
    SLICE_X62Y70         FDRE (Setup_fdre_C_CE)      -0.205    14.920    manual_mode/driver/D_pixel_address_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.920    
                         arrival time                          -9.156    
  -------------------------------------------------------------------
                         slack                                  5.764    

Slack (MET) :             5.764ns  (required time - arrival time)
  Source:                 manual_mode/driver/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_mode/driver/D_pixel_address_ctr_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.964ns  (logic 1.056ns (26.639%)  route 2.908ns (73.361%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.192ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.608     5.192    manual_mode/driver/CLK
    SLICE_X59Y72         FDRE                                         r  manual_mode/driver/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.456     5.648 r  manual_mode/driver/D_ctr_q_reg[0]/Q
                         net (fo=9, routed)           1.073     6.721    manual_mode/driver/D_ctr_q[0]
    SLICE_X59Y71         LUT5 (Prop_lut5_I2_O)        0.150     6.871 f  manual_mode/driver/D_ctr_q[2]_i_2/O
                         net (fo=3, routed)           0.832     7.703    manual_mode/driver/D_ctr_q[2]_i_2_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I3_O)        0.326     8.029 r  manual_mode/driver/D_pixel_address_ctr_q[4]_i_3/O
                         net (fo=1, routed)           0.658     8.687    manual_mode/driver/D_pixel_address_ctr_q[4]_i_3_n_0
    SLICE_X61Y70         LUT6 (Prop_lut6_I0_O)        0.124     8.811 r  manual_mode/driver/D_pixel_address_ctr_q[4]_i_1/O
                         net (fo=5, routed)           0.345     9.156    manual_mode/driver/D_pixel_address_ctr_d
    SLICE_X62Y70         FDRE                                         r  manual_mode/driver/D_pixel_address_ctr_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.498    14.902    manual_mode/driver/CLK
    SLICE_X62Y70         FDRE                                         r  manual_mode/driver/D_pixel_address_ctr_q_reg[3]/C
                         clock pessimism              0.258    15.160    
                         clock uncertainty           -0.035    15.125    
    SLICE_X62Y70         FDRE (Setup_fdre_C_CE)      -0.205    14.920    manual_mode/driver/D_pixel_address_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.920    
                         arrival time                          -9.156    
  -------------------------------------------------------------------
                         slack                                  5.764    

Slack (MET) :             5.786ns  (required time - arrival time)
  Source:                 manual_mode/latch_button/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_mode/D_led_encoding_q_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.820ns (21.799%)  route 2.942ns (78.201%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.616     5.200    manual_mode/latch_button/CLK
    SLICE_X59Y67         FDRE                                         r  manual_mode/latch_button/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.456     5.656 r  manual_mode/latch_button/D_ctr_q_reg[9]/Q
                         net (fo=2, routed)           0.999     6.655    manual_mode/latch_button/D_ctr_q_reg[9]
    SLICE_X58Y67         LUT4 (Prop_lut4_I0_O)        0.124     6.779 f  manual_mode/latch_button/D_last_q_i_4/O
                         net (fo=1, routed)           0.674     7.453    manual_mode/latch_button/D_last_q_i_4_n_0
    SLICE_X58Y67         LUT6 (Prop_lut6_I2_O)        0.124     7.577 r  manual_mode/latch_button/D_last_q_i_1/O
                         net (fo=3, routed)           0.429     8.006    manual_mode/latch_button/M_latch_button_out
    SLICE_X60Y68         LUT2 (Prop_lut2_I0_O)        0.116     8.122 r  manual_mode/latch_button/D_led_encoding_q[31]_i_1/O
                         net (fo=17, routed)          0.840     8.962    manual_mode/M_latch_button_edge_out
    SLICE_X64Y73         FDRE                                         r  manual_mode/D_led_encoding_q_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.494    14.898    manual_mode/CLK
    SLICE_X64Y73         FDRE                                         r  manual_mode/D_led_encoding_q_reg[24]/C
                         clock pessimism              0.258    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X64Y73         FDRE (Setup_fdre_C_CE)      -0.373    14.748    manual_mode/D_led_encoding_q_reg[24]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                          -8.962    
  -------------------------------------------------------------------
                         slack                                  5.786    

Slack (MET) :             5.786ns  (required time - arrival time)
  Source:                 manual_mode/latch_button/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_mode/D_led_encoding_q_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.820ns (21.799%)  route 2.942ns (78.201%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.616     5.200    manual_mode/latch_button/CLK
    SLICE_X59Y67         FDRE                                         r  manual_mode/latch_button/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.456     5.656 r  manual_mode/latch_button/D_ctr_q_reg[9]/Q
                         net (fo=2, routed)           0.999     6.655    manual_mode/latch_button/D_ctr_q_reg[9]
    SLICE_X58Y67         LUT4 (Prop_lut4_I0_O)        0.124     6.779 f  manual_mode/latch_button/D_last_q_i_4/O
                         net (fo=1, routed)           0.674     7.453    manual_mode/latch_button/D_last_q_i_4_n_0
    SLICE_X58Y67         LUT6 (Prop_lut6_I2_O)        0.124     7.577 r  manual_mode/latch_button/D_last_q_i_1/O
                         net (fo=3, routed)           0.429     8.006    manual_mode/latch_button/M_latch_button_out
    SLICE_X60Y68         LUT2 (Prop_lut2_I0_O)        0.116     8.122 r  manual_mode/latch_button/D_led_encoding_q[31]_i_1/O
                         net (fo=17, routed)          0.840     8.962    manual_mode/M_latch_button_edge_out
    SLICE_X64Y73         FDRE                                         r  manual_mode/D_led_encoding_q_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.494    14.898    manual_mode/CLK
    SLICE_X64Y73         FDRE                                         r  manual_mode/D_led_encoding_q_reg[26]/C
                         clock pessimism              0.258    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X64Y73         FDRE (Setup_fdre_C_CE)      -0.373    14.748    manual_mode/D_led_encoding_q_reg[26]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                          -8.962    
  -------------------------------------------------------------------
                         slack                                  5.786    

Slack (MET) :             5.786ns  (required time - arrival time)
  Source:                 manual_mode/latch_button/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_mode/D_led_encoding_q_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.762ns  (logic 0.820ns (21.799%)  route 2.942ns (78.201%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.616     5.200    manual_mode/latch_button/CLK
    SLICE_X59Y67         FDRE                                         r  manual_mode/latch_button/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.456     5.656 r  manual_mode/latch_button/D_ctr_q_reg[9]/Q
                         net (fo=2, routed)           0.999     6.655    manual_mode/latch_button/D_ctr_q_reg[9]
    SLICE_X58Y67         LUT4 (Prop_lut4_I0_O)        0.124     6.779 f  manual_mode/latch_button/D_last_q_i_4/O
                         net (fo=1, routed)           0.674     7.453    manual_mode/latch_button/D_last_q_i_4_n_0
    SLICE_X58Y67         LUT6 (Prop_lut6_I2_O)        0.124     7.577 r  manual_mode/latch_button/D_last_q_i_1/O
                         net (fo=3, routed)           0.429     8.006    manual_mode/latch_button/M_latch_button_out
    SLICE_X60Y68         LUT2 (Prop_lut2_I0_O)        0.116     8.122 r  manual_mode/latch_button/D_led_encoding_q[31]_i_1/O
                         net (fo=17, routed)          0.840     8.962    manual_mode/M_latch_button_edge_out
    SLICE_X64Y73         FDRE                                         r  manual_mode/D_led_encoding_q_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.494    14.898    manual_mode/CLK
    SLICE_X64Y73         FDRE                                         r  manual_mode/D_led_encoding_q_reg[28]/C
                         clock pessimism              0.258    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X64Y73         FDRE (Setup_fdre_C_CE)      -0.373    14.748    manual_mode/D_led_encoding_q_reg[28]
  -------------------------------------------------------------------
                         required time                         14.748    
                         arrival time                          -8.962    
  -------------------------------------------------------------------
                         slack                                  5.786    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 manual_mode/driver/D_update_request_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_mode/driver/FSM_sequential_D_state_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.274%)  route 0.163ns (46.726%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.584     1.528    manual_mode/driver/CLK
    SLICE_X61Y69         FDRE                                         r  manual_mode/driver/D_update_request_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  manual_mode/driver/D_update_request_q_reg/Q
                         net (fo=4, routed)           0.163     1.832    manual_mode/driver/D_update_request_q
    SLICE_X60Y69         LUT6 (Prop_lut6_I1_O)        0.045     1.877 r  manual_mode/driver/FSM_sequential_D_state_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.877    manual_mode/driver/FSM_sequential_D_state_q[1]_i_1_n_0
    SLICE_X60Y69         FDRE                                         r  manual_mode/driver/FSM_sequential_D_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.851     2.041    manual_mode/driver/CLK
    SLICE_X60Y69         FDRE                                         r  manual_mode/driver/FSM_sequential_D_state_q_reg[1]/C
                         clock pessimism             -0.501     1.541    
    SLICE_X60Y69         FDRE (Hold_fdre_C_D)         0.120     1.661    manual_mode/driver/FSM_sequential_D_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 manual_mode/driver/D_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_mode/driver/D_ctr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.474%)  route 0.155ns (45.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.582     1.526    manual_mode/driver/CLK
    SLICE_X59Y72         FDRE                                         r  manual_mode/driver/D_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  manual_mode/driver/D_ctr_q_reg[5]/Q
                         net (fo=8, routed)           0.155     1.822    manual_mode/driver/D_ctr_q[5]
    SLICE_X59Y71         LUT6 (Prop_lut6_I4_O)        0.045     1.867 r  manual_mode/driver/D_ctr_q[6]_i_2/O
                         net (fo=1, routed)           0.000     1.867    manual_mode/driver/D_ctr_d__0[6]
    SLICE_X59Y71         FDRE                                         r  manual_mode/driver/D_ctr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.850     2.039    manual_mode/driver/CLK
    SLICE_X59Y71         FDRE                                         r  manual_mode/driver/D_ctr_q_reg[6]/C
                         clock pessimism             -0.500     1.540    
    SLICE_X59Y71         FDRE (Hold_fdre_C_D)         0.092     1.632    manual_mode/driver/D_ctr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 manual_mode/driver/D_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_mode/driver/D_ctr_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.000%)  route 0.158ns (46.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.582     1.526    manual_mode/driver/CLK
    SLICE_X59Y72         FDRE                                         r  manual_mode/driver/D_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.141     1.667 f  manual_mode/driver/D_ctr_q_reg[5]/Q
                         net (fo=8, routed)           0.158     1.825    manual_mode/driver/D_ctr_q[5]
    SLICE_X59Y71         LUT6 (Prop_lut6_I1_O)        0.045     1.870 r  manual_mode/driver/D_ctr_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.870    manual_mode/driver/D_ctr_d__0[1]
    SLICE_X59Y71         FDRE                                         r  manual_mode/driver/D_ctr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.850     2.039    manual_mode/driver/CLK
    SLICE_X59Y71         FDRE                                         r  manual_mode/driver/D_ctr_q_reg[1]/C
                         clock pessimism             -0.500     1.540    
    SLICE_X59Y71         FDRE (Hold_fdre_C_D)         0.092     1.632    manual_mode/driver/D_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 manual_mode/driver/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_mode/driver/D_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.940%)  route 0.186ns (50.060%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.582     1.526    manual_mode/driver/CLK
    SLICE_X59Y71         FDRE                                         r  manual_mode/driver/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.141     1.667 f  manual_mode/driver/D_ctr_q_reg[4]/Q
                         net (fo=9, routed)           0.186     1.853    manual_mode/driver/D_ctr_q[4]
    SLICE_X60Y71         LUT6 (Prop_lut6_I1_O)        0.045     1.898 r  manual_mode/driver/D_ctr_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.898    manual_mode/driver/D_ctr_d__0[2]
    SLICE_X60Y71         FDRE                                         r  manual_mode/driver/D_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.850     2.039    manual_mode/driver/CLK
    SLICE_X60Y71         FDRE                                         r  manual_mode/driver/D_ctr_q_reg[2]/C
                         clock pessimism             -0.500     1.540    
    SLICE_X60Y71         FDRE (Hold_fdre_C_D)         0.120     1.660    manual_mode/driver/D_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 manual_mode/driver/D_update_request_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_mode/driver/D_update_request_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.176%)  route 0.145ns (43.824%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.584     1.528    manual_mode/driver/CLK
    SLICE_X61Y69         FDRE                                         r  manual_mode/driver/D_update_request_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  manual_mode/driver/D_update_request_q_reg/Q
                         net (fo=4, routed)           0.145     1.814    manual_mode/driver/D_update_request_q
    SLICE_X61Y69         LUT5 (Prop_lut5_I4_O)        0.045     1.859 r  manual_mode/driver/D_update_request_q_i_1/O
                         net (fo=1, routed)           0.000     1.859    manual_mode/driver/D_update_request_q_i_1_n_0
    SLICE_X61Y69         FDRE                                         r  manual_mode/driver/D_update_request_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.851     2.041    manual_mode/driver/CLK
    SLICE_X61Y69         FDRE                                         r  manual_mode/driver/D_update_request_q_reg/C
                         clock pessimism             -0.514     1.528    
    SLICE_X61Y69         FDRE (Hold_fdre_C_D)         0.092     1.620    manual_mode/driver/D_update_request_q_reg
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 manual_mode/driver/D_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_mode/driver/D_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.109%)  route 0.164ns (46.891%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.582     1.526    manual_mode/driver/CLK
    SLICE_X59Y72         FDRE                                         r  manual_mode/driver/D_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y72         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  manual_mode/driver/D_ctr_q_reg[0]/Q
                         net (fo=9, routed)           0.164     1.831    manual_mode/driver/D_ctr_q[0]
    SLICE_X59Y71         LUT6 (Prop_lut6_I2_O)        0.045     1.876 r  manual_mode/driver/D_ctr_q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.876    manual_mode/driver/D_ctr_d__0[4]
    SLICE_X59Y71         FDRE                                         r  manual_mode/driver/D_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.850     2.039    manual_mode/driver/CLK
    SLICE_X59Y71         FDRE                                         r  manual_mode/driver/D_ctr_q_reg[4]/C
                         clock pessimism             -0.500     1.540    
    SLICE_X59Y71         FDRE (Hold_fdre_C_D)         0.092     1.632    manual_mode/driver/D_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 manual_mode/clear_button/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_mode/clear_button/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.580     1.524    manual_mode/clear_button/sync/CLK
    SLICE_X65Y74         FDRE                                         r  manual_mode/clear_button/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y74         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  manual_mode/clear_button/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.170     1.835    manual_mode/clear_button/sync/D_pipe_d__0[1]
    SLICE_X65Y74         FDRE                                         r  manual_mode/clear_button/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.847     2.037    manual_mode/clear_button/sync/CLK
    SLICE_X65Y74         FDRE                                         r  manual_mode/clear_button/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.514     1.524    
    SLICE_X65Y74         FDRE (Hold_fdre_C_D)         0.066     1.590    manual_mode/clear_button/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 reset_cond/D_stage_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/D_stage_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.585     1.529    reset_cond/CLK
    SLICE_X63Y69         FDSE                                         r  reset_cond/D_stage_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y69         FDSE (Prop_fdse_C_Q)         0.141     1.670 r  reset_cond/D_stage_q_reg[0]/Q
                         net (fo=1, routed)           0.170     1.840    reset_cond/D_stage_d[1]
    SLICE_X63Y69         FDSE                                         r  reset_cond/D_stage_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.853     2.043    reset_cond/CLK
    SLICE_X63Y69         FDSE                                         r  reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.515     1.529    
    SLICE_X63Y69         FDSE (Hold_fdse_C_D)         0.066     1.595    reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 manual_mode/clear_button_edge/D_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_mode/D_on_off_toggle_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.744%)  route 0.167ns (47.256%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.585     1.529    manual_mode/clear_button_edge/CLK
    SLICE_X62Y69         FDRE                                         r  manual_mode/clear_button_edge/D_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  manual_mode/clear_button_edge/D_last_q_reg/Q
                         net (fo=2, routed)           0.167     1.836    manual_mode/clear_button_edge/D_last_q
    SLICE_X62Y68         LUT3 (Prop_lut3_I0_O)        0.045     1.881 r  manual_mode/clear_button_edge/D_on_off_toggle_q_i_1/O
                         net (fo=1, routed)           0.000     1.881    manual_mode/clear_button_edge_n_1
    SLICE_X62Y68         FDRE                                         r  manual_mode/D_on_off_toggle_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.854     2.044    manual_mode/CLK
    SLICE_X62Y68         FDRE                                         r  manual_mode/D_on_off_toggle_q_reg/C
                         clock pessimism             -0.501     1.544    
    SLICE_X62Y68         FDRE (Hold_fdre_C_D)         0.091     1.635    manual_mode/D_on_off_toggle_q_reg
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 manual_mode/driver/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            manual_mode/driver/D_ctr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.359%)  route 0.169ns (47.641%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.582     1.526    manual_mode/driver/CLK
    SLICE_X59Y71         FDRE                                         r  manual_mode/driver/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.141     1.667 f  manual_mode/driver/D_ctr_q_reg[6]/Q
                         net (fo=7, routed)           0.169     1.836    manual_mode/driver/D_ctr_q[6]
    SLICE_X59Y72         LUT6 (Prop_lut6_I0_O)        0.045     1.881 r  manual_mode/driver/D_ctr_q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.881    manual_mode/driver/D_ctr_d__0[5]
    SLICE_X59Y72         FDRE                                         r  manual_mode/driver/D_ctr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.849     2.038    manual_mode/driver/CLK
    SLICE_X59Y72         FDRE                                         r  manual_mode/driver/D_ctr_q_reg[5]/C
                         clock pessimism             -0.500     1.539    
    SLICE_X59Y72         FDRE (Hold_fdre_C_D)         0.092     1.631    manual_mode/driver/D_ctr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y74   manual_mode/D_led_encoding_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y73   manual_mode/D_led_encoding_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y70   manual_mode/D_led_encoding_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y68   manual_mode/D_led_encoding_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y74   manual_mode/D_led_encoding_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y73   manual_mode/D_led_encoding_q_reg[15]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X64Y71   manual_mode/D_led_encoding_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y73   manual_mode/D_led_encoding_q_reg[24]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y71   manual_mode/D_led_encoding_q_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y74   manual_mode/D_led_encoding_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y74   manual_mode/D_led_encoding_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y73   manual_mode/D_led_encoding_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y73   manual_mode/D_led_encoding_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y70   manual_mode/D_led_encoding_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y70   manual_mode/D_led_encoding_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y68   manual_mode/D_led_encoding_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y68   manual_mode/D_led_encoding_q_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y74   manual_mode/D_led_encoding_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y74   manual_mode/D_led_encoding_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y74   manual_mode/D_led_encoding_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y74   manual_mode/D_led_encoding_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y73   manual_mode/D_led_encoding_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y73   manual_mode/D_led_encoding_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y70   manual_mode/D_led_encoding_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y70   manual_mode/D_led_encoding_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y68   manual_mode/D_led_encoding_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y68   manual_mode/D_led_encoding_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y74   manual_mode/D_led_encoding_q_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y74   manual_mode/D_led_encoding_q_reg[14]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[2][2]
                            (input port)
  Destination:            io_segment[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.051ns  (logic 5.189ns (39.761%)  route 7.862ns (60.239%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 f  io_dip[2][2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][2]
    J3                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  led_OBUF[7]_inst_i_2/O
                         net (fo=19, routed)          1.755     3.241    manual_mode/driver/io_segment[4]_1
    SLICE_X64Y66         LUT3 (Prop_lut3_I2_O)        0.124     3.365 r  manual_mode/driver/io_segment_OBUF[7]_inst_i_1/O
                         net (fo=5, routed)           6.107     9.472    io_segment_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.579    13.051 r  io_segment_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.051    io_segment[4]
    R7                                                                r  io_segment[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][2]
                            (input port)
  Destination:            io_segment[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.751ns  (logic 5.177ns (40.600%)  route 7.574ns (59.400%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 f  io_dip[2][2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][2]
    J3                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  led_OBUF[7]_inst_i_2/O
                         net (fo=19, routed)          1.755     3.241    manual_mode/driver/io_segment[4]_1
    SLICE_X64Y66         LUT3 (Prop_lut3_I2_O)        0.124     3.365 r  manual_mode/driver/io_segment_OBUF[7]_inst_i_1/O
                         net (fo=5, routed)           5.819     9.185    io_segment_OBUF[4]
    T10                  OBUF (Prop_obuf_I_O)         3.566    12.751 r  io_segment_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.751    io_segment[7]
    T10                                                               r  io_segment[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][2]
                            (input port)
  Destination:            io_segment[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.600ns  (logic 5.179ns (41.103%)  route 7.421ns (58.897%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 f  io_dip[2][2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][2]
    J3                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  led_OBUF[7]_inst_i_2/O
                         net (fo=19, routed)          1.755     3.241    manual_mode/driver/io_segment[4]_1
    SLICE_X64Y66         LUT3 (Prop_lut3_I2_O)        0.124     3.365 r  manual_mode/driver/io_segment_OBUF[7]_inst_i_1/O
                         net (fo=5, routed)           5.666     9.032    io_segment_OBUF[4]
    T8                   OBUF (Prop_obuf_I_O)         3.569    12.600 r  io_segment_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.600    io_segment[6]
    T8                                                                r  io_segment[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][2]
                            (input port)
  Destination:            io_segment[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.451ns  (logic 5.181ns (41.616%)  route 7.269ns (58.384%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 f  io_dip[2][2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][2]
    J3                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  led_OBUF[7]_inst_i_2/O
                         net (fo=19, routed)          1.755     3.241    manual_mode/driver/io_segment[4]_1
    SLICE_X64Y66         LUT3 (Prop_lut3_I2_O)        0.124     3.365 r  manual_mode/driver/io_segment_OBUF[7]_inst_i_1/O
                         net (fo=5, routed)           5.514     8.880    io_segment_OBUF[4]
    T7                   OBUF (Prop_obuf_I_O)         3.571    12.451 r  io_segment_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.451    io_segment[5]
    T7                                                                r  io_segment[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][2]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.143ns  (logic 5.393ns (48.395%)  route 5.750ns (51.605%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 f  io_dip[2][2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][2]
    J3                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  led_OBUF[7]_inst_i_2/O
                         net (fo=19, routed)          1.383     2.870    manual_mode/io_segment[4]
    SLICE_X64Y65         LUT4 (Prop_lut4_I1_O)        0.150     3.020 r  manual_mode/led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           4.367     7.387    led_OBUF[7]
    N16                  OBUF (Prop_obuf_I_O)         3.756    11.143 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.143    led[7]
    N16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][2]
                            (input port)
  Destination:            data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.509ns  (logic 5.267ns (50.118%)  route 5.242ns (49.882%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 f  io_dip[2][2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][2]
    J3                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  led_OBUF[7]_inst_i_2/O
                         net (fo=19, routed)          1.755     3.241    manual_mode/driver/io_segment[4]_1
    SLICE_X64Y66         LUT3 (Prop_lut3_I2_O)        0.124     3.365 r  manual_mode/driver/io_segment_OBUF[7]_inst_i_1/O
                         net (fo=5, routed)           0.864     4.230    manual_mode/driver/io_segment_OBUF[0]
    SLICE_X62Y71         LUT6 (Prop_lut6_I4_O)        0.124     4.354 r  manual_mode/driver/data_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.623     6.977    data_OBUF
    M1                   OBUF (Prop_obuf_I_O)         3.532    10.509 r  data_OBUF_inst/O
                         net (fo=0)                   0.000    10.509    data
    M1                                                                r  data (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][2]
                            (input port)
  Destination:            io_led[1][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.269ns  (logic 5.349ns (52.090%)  route 4.920ns (47.910%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 f  io_dip[2][2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][2]
    J3                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  led_OBUF[7]_inst_i_2/O
                         net (fo=19, routed)          2.268     3.755    manual_mode/io_segment[4]
    SLICE_X65Y73         LUT4 (Prop_lut4_I1_O)        0.152     3.907 r  manual_mode/io_led[1][6]_INST_0_i_1/O
                         net (fo=2, routed)           2.652     6.559    io_led[0]_OBUF[6]
    E6                   OBUF (Prop_obuf_I_O)         3.711    10.269 r  io_led[1][6]_INST_0/O
                         net (fo=0)                   0.000    10.269    io_led[1][6]
    E6                                                                r  io_led[1][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][1]
                            (input port)
  Destination:            io_led[0][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.206ns  (logic 5.403ns (52.941%)  route 4.803ns (47.059%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H4                                                0.000     0.000 f  io_dip[2][1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][1]
    H4                   IBUF (Prop_ibuf_I_O)         1.476     1.476 f  led_OBUF[7]_inst_i_4/O
                         net (fo=19, routed)          2.140     3.616    manual_mode/io_segment[4]_1
    SLICE_X64Y71         LUT4 (Prop_lut4_I3_O)        0.152     3.768 r  manual_mode/io_led[1][2]_INST_0_i_1/O
                         net (fo=2, routed)           2.663     6.431    io_led[0]_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.775    10.206 r  io_led[0][2]_INST_0/O
                         net (fo=0)                   0.000    10.206    io_led[0][2]
    A5                                                                r  io_led[0][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][2]
                            (input port)
  Destination:            io_led[0][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.195ns  (logic 5.391ns (52.878%)  route 4.804ns (47.122%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 f  io_dip[2][2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][2]
    J3                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  led_OBUF[7]_inst_i_2/O
                         net (fo=19, routed)          2.269     3.756    manual_mode/io_segment[4]
    SLICE_X65Y73         LUT4 (Prop_lut4_I1_O)        0.152     3.908 r  manual_mode/io_led[1][4]_INST_0_i_1/O
                         net (fo=2, routed)           2.535     6.442    io_led[0]_OBUF[4]
    B4                   OBUF (Prop_obuf_I_O)         3.752    10.195 r  io_led[0][4]_INST_0/O
                         net (fo=0)                   0.000    10.195    io_led[0][4]
    B4                                                                r  io_led[0][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][1]
                            (input port)
  Destination:            io_led[1][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.978ns  (logic 5.101ns (51.121%)  route 4.877ns (48.879%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H4                                                0.000     0.000 f  io_dip[2][1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][1]
    H4                   IBUF (Prop_ibuf_I_O)         1.476     1.476 f  led_OBUF[7]_inst_i_4/O
                         net (fo=19, routed)          2.295     3.772    manual_mode/io_segment[4]_1
    SLICE_X64Y71         LUT4 (Prop_lut4_I3_O)        0.124     3.896 r  manual_mode/io_led[1][7]_INST_0_i_1/O
                         net (fo=2, routed)           2.582     6.477    io_led[0]_OBUF[7]
    K5                   OBUF (Prop_obuf_I_O)         3.501     9.978 r  io_led[1][7]_INST_0/O
                         net (fo=0)                   0.000     9.978    io_led[1][7]
    K5                                                                r  io_led[1][7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][1]
                            (input port)
  Destination:            io_led[2][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.402ns  (logic 1.521ns (63.336%)  route 0.881ns (36.664%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H4                                                0.000     0.000 f  io_dip[2][1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][1]
    H4                   IBUF (Prop_ibuf_I_O)         0.244     0.244 f  led_OBUF[7]_inst_i_4/O
                         net (fo=19, routed)          0.376     0.620    manual_mode/io_segment[4]_1
    SLICE_X64Y65         LUT4 (Prop_lut4_I3_O)        0.045     0.665 r  manual_mode/io_led[2][7]_INST_0_i_1/O
                         net (fo=1, routed)           0.504     1.170    io_led[2]_OBUF[7]
    L2                   OBUF (Prop_obuf_I_O)         1.232     2.402 r  io_led[2][7]_INST_0/O
                         net (fo=0)                   0.000     2.402    io_led[2][7]
    L2                                                                r  io_led[2][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_led[2][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.540ns  (logic 1.522ns (59.938%)  route 1.017ns (40.062%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  led_OBUF[7]_inst_i_3/O
                         net (fo=19, routed)          0.576     0.830    manual_mode/io_segment[4]_0
    SLICE_X64Y69         LUT4 (Prop_lut4_I2_O)        0.045     0.875 r  manual_mode/io_led[2][3]_INST_0_i_1/O
                         net (fo=1, routed)           0.441     1.317    io_led[2]_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.223     2.540 r  io_led[2][3]_INST_0/O
                         net (fo=0)                   0.000     2.540    io_led[2][3]
    H1                                                                r  io_led[2][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_led[1][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.551ns  (logic 1.547ns (60.643%)  route 1.004ns (39.357%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  led_OBUF[7]_inst_i_3/O
                         net (fo=19, routed)          0.664     0.918    manual_mode/io_segment[4]_0
    SLICE_X64Y71         LUT4 (Prop_lut4_I2_O)        0.045     0.963 r  manual_mode/io_led[1][0]_INST_0_i_1/O
                         net (fo=2, routed)           0.340     1.303    io_led[0]_OBUF[0]
    F2                   OBUF (Prop_obuf_I_O)         1.248     2.551 r  io_led[1][0]_INST_0/O
                         net (fo=0)                   0.000     2.551    io_led[1][0]
    F2                                                                r  io_led[1][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][2]
                            (input port)
  Destination:            io_led[0][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.557ns  (logic 1.542ns (60.294%)  route 1.015ns (39.706%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 f  io_dip[2][2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][2]
    J3                   IBUF (Prop_ibuf_I_O)         0.254     0.254 f  led_OBUF[7]_inst_i_2/O
                         net (fo=19, routed)          0.670     0.925    manual_mode/io_segment[4]
    SLICE_X64Y71         LUT4 (Prop_lut4_I1_O)        0.045     0.970 r  manual_mode/io_led[1][7]_INST_0_i_1/O
                         net (fo=2, routed)           0.345     1.315    io_led[0]_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         1.242     2.557 r  io_led[0][7]_INST_0/O
                         net (fo=0)                   0.000     2.557    io_led[0][7]
    F3                                                                r  io_led[0][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_led[1][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.558ns  (logic 1.549ns (60.560%)  route 1.009ns (39.440%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  led_OBUF[7]_inst_i_3/O
                         net (fo=19, routed)          0.668     0.922    manual_mode/io_segment[4]_0
    SLICE_X64Y71         LUT4 (Prop_lut4_I2_O)        0.045     0.967 r  manual_mode/io_led[1][1]_INST_0_i_1/O
                         net (fo=1, routed)           0.341     1.308    io_led[1]_OBUF[1]
    E1                   OBUF (Prop_obuf_I_O)         1.250     2.558 r  io_led[1][1]_INST_0/O
                         net (fo=0)                   0.000     2.558    io_led[1][1]
    E1                                                                r  io_led[1][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][1]
                            (input port)
  Destination:            io_led[2][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.622ns  (logic 1.516ns (57.795%)  route 1.107ns (42.205%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H4                                                0.000     0.000 f  io_dip[2][1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][1]
    H4                   IBUF (Prop_ibuf_I_O)         0.244     0.244 f  led_OBUF[7]_inst_i_4/O
                         net (fo=19, routed)          0.698     0.942    manual_mode/io_segment[4]_1
    SLICE_X64Y70         LUT4 (Prop_lut4_I3_O)        0.045     0.987 r  manual_mode/io_led[2][1]_INST_0_i_1/O
                         net (fo=1, routed)           0.408     1.396    io_led[2]_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     2.622 r  io_led[2][1]_INST_0/O
                         net (fo=0)                   0.000     2.622    io_led[2][1]
    G1                                                                r  io_led[2][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][0]
                            (input port)
  Destination:            io_led[2][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.676ns  (logic 1.603ns (59.879%)  route 1.074ns (40.121%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H5                                                0.000     0.000 r  io_dip[2][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][0]
    H5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  led_OBUF[7]_inst_i_3/O
                         net (fo=19, routed)          0.576     0.830    manual_mode/io_segment[4]_0
    SLICE_X64Y69         LUT4 (Prop_lut4_I2_O)        0.048     0.878 r  manual_mode/io_led[2][4]_INST_0_i_1/O
                         net (fo=1, routed)           0.497     1.376    io_led[2]_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.301     2.676 r  io_led[2][4]_INST_0/O
                         net (fo=0)                   0.000     2.676    io_led[2][4]
    K1                                                                r  io_led[2][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][2]
                            (input port)
  Destination:            io_led[2][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.679ns  (logic 1.597ns (59.603%)  route 1.082ns (40.397%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 f  io_dip[2][2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][2]
    J3                   IBUF (Prop_ibuf_I_O)         0.254     0.254 f  led_OBUF[7]_inst_i_2/O
                         net (fo=19, routed)          0.670     0.925    manual_mode/io_segment[4]
    SLICE_X64Y71         LUT4 (Prop_lut4_I1_O)        0.049     0.974 r  manual_mode/io_led[2][0]_INST_0_i_1/O
                         net (fo=1, routed)           0.412     1.386    io_led[2]_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.294     2.679 r  io_led[2][0]_INST_0/O
                         net (fo=0)                   0.000     2.679    io_led[2][0]
    G2                                                                r  io_led[2][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2][1]
                            (input port)
  Destination:            io_led[1][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.721ns  (logic 1.543ns (56.706%)  route 1.178ns (43.294%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H4                                                0.000     0.000 f  io_dip[2][1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2][1]
    H4                   IBUF (Prop_ibuf_I_O)         0.244     0.244 f  led_OBUF[7]_inst_i_4/O
                         net (fo=19, routed)          0.769     1.014    manual_mode/io_segment[4]_1
    SLICE_X65Y73         LUT4 (Prop_lut4_I3_O)        0.045     1.059 r  manual_mode/io_led[1][5]_INST_0_i_1/O
                         net (fo=2, routed)           0.409     1.467    io_led[0]_OBUF[5]
    D1                   OBUF (Prop_obuf_I_O)         1.254     2.721 r  io_led[1][5]_INST_0/O
                         net (fo=0)                   0.000     2.721    io_led[1][5]
    D1                                                                r  io_led[1][5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 manual_mode/D_led_encoding_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.754ns  (logic 4.422ns (45.338%)  route 5.332ns (54.662%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.608     5.192    manual_mode/CLK
    SLICE_X64Y73         FDRE                                         r  manual_mode/D_led_encoding_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y73         FDRE (Prop_fdre_C_Q)         0.518     5.710 f  manual_mode/D_led_encoding_q_reg[24]/Q
                         net (fo=2, routed)           1.280     6.990    manual_mode/driver/data_OBUF_inst_i_4_0[9]
    SLICE_X64Y70         LUT6 (Prop_lut6_I5_O)        0.124     7.114 f  manual_mode/driver/data_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.806     7.920    manual_mode/driver/data_OBUF_inst_i_6_n_0
    SLICE_X63Y71         LUT5 (Prop_lut5_I0_O)        0.124     8.044 r  manual_mode/driver/data_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.622     8.667    manual_mode/driver/data_OBUF_inst_i_3_n_0
    SLICE_X62Y71         LUT6 (Prop_lut6_I1_O)        0.124     8.791 r  manual_mode/driver/data_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.623    11.414    data_OBUF
    M1                   OBUF (Prop_obuf_I_O)         3.532    14.946 r  data_OBUF_inst/O
                         net (fo=0)                   0.000    14.946    data
    M1                                                                r  data (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manual_mode/D_on_off_toggle_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.710ns  (logic 4.362ns (44.924%)  route 5.348ns (55.076%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.615     5.199    manual_mode/CLK
    SLICE_X62Y68         FDRE                                         r  manual_mode/D_on_off_toggle_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.456     5.655 r  manual_mode/D_on_off_toggle_q_reg/Q
                         net (fo=3, routed)           0.981     6.636    manual_mode/M_manual_mode_led[7]
    SLICE_X64Y65         LUT4 (Prop_lut4_I0_O)        0.150     6.786 r  manual_mode/led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           4.367    11.153    led_OBUF[7]
    N16                  OBUF (Prop_obuf_I_O)         3.756    14.909 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.909    led[7]
    N16                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manual_mode/D_led_encoding_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.850ns  (logic 4.443ns (56.596%)  route 3.407ns (43.404%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.606     5.190    manual_mode/CLK
    SLICE_X64Y74         FDRE                                         r  manual_mode/D_led_encoding_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDRE (Prop_fdre_C_Q)         0.518     5.708 r  manual_mode/D_led_encoding_q_reg[10]/Q
                         net (fo=2, routed)           0.744     6.453    manual_mode/data5
    SLICE_X64Y71         LUT4 (Prop_lut4_I0_O)        0.150     6.603 r  manual_mode/io_led[1][2]_INST_0_i_1/O
                         net (fo=2, routed)           2.663     9.265    io_led[0]_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.775    13.040 r  io_led[0][2]_INST_0/O
                         net (fo=0)                   0.000    13.040    io_led[0][2]
    A5                                                                r  io_led[0][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manual_mode/D_led_encoding_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.811ns  (logic 4.379ns (56.059%)  route 3.432ns (43.941%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.606     5.190    manual_mode/CLK
    SLICE_X64Y74         FDRE                                         r  manual_mode/D_led_encoding_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDRE (Prop_fdre_C_Q)         0.518     5.708 r  manual_mode/D_led_encoding_q_reg[14]/Q
                         net (fo=2, routed)           0.780     6.488    manual_mode/data7
    SLICE_X65Y73         LUT4 (Prop_lut4_I0_O)        0.150     6.638 r  manual_mode/io_led[1][6]_INST_0_i_1/O
                         net (fo=2, routed)           2.652     9.290    io_led[0]_OBUF[6]
    E6                   OBUF (Prop_obuf_I_O)         3.711    13.001 r  io_led[1][6]_INST_0/O
                         net (fo=0)                   0.000    13.001    io_led[1][6]
    E6                                                                r  io_led[1][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manual_mode/D_led_encoding_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.809ns  (logic 4.188ns (53.628%)  route 3.621ns (46.372%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.606     5.190    manual_mode/CLK
    SLICE_X64Y74         FDRE                                         r  manual_mode/D_led_encoding_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDRE (Prop_fdre_C_Q)         0.518     5.708 r  manual_mode/D_led_encoding_q_reg[8]/Q
                         net (fo=2, routed)           0.980     6.689    manual_mode/data4
    SLICE_X64Y71         LUT4 (Prop_lut4_I0_O)        0.124     6.813 r  manual_mode/io_led[1][0]_INST_0_i_1/O
                         net (fo=2, routed)           2.641     9.453    io_led[0]_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    12.999 r  io_led[0][0]_INST_0/O
                         net (fo=0)                   0.000    12.999    io_led[0][0]
    B6                                                                r  io_led[0][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manual_mode/D_led_encoding_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.649ns  (logic 4.190ns (54.783%)  route 3.458ns (45.217%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.615     5.199    manual_mode/CLK
    SLICE_X64Y68         FDRE                                         r  manual_mode/D_led_encoding_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDRE (Prop_fdre_C_Q)         0.518     5.717 r  manual_mode/D_led_encoding_q_reg[13]/Q
                         net (fo=2, routed)           1.302     7.019    manual_mode/D_led_encoding_q_reg_n_0_[13]
    SLICE_X65Y73         LUT4 (Prop_lut4_I0_O)        0.124     7.143 r  manual_mode/io_led[1][5]_INST_0_i_1/O
                         net (fo=2, routed)           2.156     9.299    io_led[0]_OBUF[5]
    A3                   OBUF (Prop_obuf_I_O)         3.548    12.848 r  io_led[0][5]_INST_0/O
                         net (fo=0)                   0.000    12.848    io_led[0][5]
    A3                                                                r  io_led[0][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manual_mode/D_led_encoding_q_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.629ns  (logic 4.404ns (57.724%)  route 3.225ns (42.276%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.608     5.192    manual_mode/CLK
    SLICE_X64Y73         FDRE                                         r  manual_mode/D_led_encoding_q_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y73         FDRE (Prop_fdre_C_Q)         0.518     5.710 r  manual_mode/D_led_encoding_q_reg[28]/Q
                         net (fo=2, routed)           1.143     6.853    manual_mode/data14
    SLICE_X64Y69         LUT4 (Prop_lut4_I0_O)        0.148     7.001 r  manual_mode/io_led[2][4]_INST_0_i_1/O
                         net (fo=1, routed)           2.082     9.083    io_led[2]_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         3.738    12.821 r  io_led[2][4]_INST_0/O
                         net (fo=0)                   0.000    12.821    io_led[2][4]
    K1                                                                r  io_led[2][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manual_mode/D_led_encoding_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.618ns  (logic 4.081ns (53.564%)  route 3.538ns (46.436%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.608     5.192    manual_mode/CLK
    SLICE_X65Y73         FDRE                                         r  manual_mode/D_led_encoding_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.456     5.648 r  manual_mode/D_led_encoding_q_reg[15]/Q
                         net (fo=2, routed)           0.956     6.604    manual_mode/D_led_encoding_q_reg_n_0_[15]
    SLICE_X64Y71         LUT4 (Prop_lut4_I0_O)        0.124     6.728 r  manual_mode/io_led[1][7]_INST_0_i_1/O
                         net (fo=2, routed)           2.582     9.310    io_led[0]_OBUF[7]
    K5                   OBUF (Prop_obuf_I_O)         3.501    12.810 r  io_led[1][7]_INST_0/O
                         net (fo=0)                   0.000    12.810    io_led[1][7]
    K5                                                                r  io_led[1][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manual_mode/D_led_encoding_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.478ns  (logic 4.388ns (58.686%)  route 3.089ns (41.314%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.613     5.197    manual_mode/CLK
    SLICE_X64Y70         FDRE                                         r  manual_mode/D_led_encoding_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.518     5.715 r  manual_mode/D_led_encoding_q_reg[12]/Q
                         net (fo=2, routed)           0.555     6.270    manual_mode/data6
    SLICE_X65Y73         LUT4 (Prop_lut4_I0_O)        0.118     6.388 r  manual_mode/io_led[1][4]_INST_0_i_1/O
                         net (fo=2, routed)           2.535     8.922    io_led[0]_OBUF[4]
    B4                   OBUF (Prop_obuf_I_O)         3.752    12.675 r  io_led[0][4]_INST_0/O
                         net (fo=0)                   0.000    12.675    io_led[0][4]
    B4                                                                r  io_led[0][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manual_mode/D_led_encoding_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.446ns  (logic 4.416ns (59.306%)  route 3.030ns (40.694%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.612     5.196    manual_mode/CLK
    SLICE_X64Y71         FDSE                                         r  manual_mode/D_led_encoding_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y71         FDSE (Prop_fdse_C_Q)         0.518     5.714 r  manual_mode/D_led_encoding_q_reg[1]/Q
                         net (fo=2, routed)           0.533     6.247    manual_mode/data0
    SLICE_X64Y71         LUT4 (Prop_lut4_I0_O)        0.148     6.395 r  manual_mode/io_led[0][1]_INST_0_i_1/O
                         net (fo=1, routed)           2.497     8.892    io_led[0]_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         3.750    12.642 r  io_led[0][1]_INST_0/O
                         net (fo=0)                   0.000    12.642    io_led[0][1]
    B5                                                                r  io_led[0][1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 manual_mode/D_led_encoding_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.031ns  (logic 1.459ns (71.829%)  route 0.572ns (28.171%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.583     1.527    manual_mode/CLK
    SLICE_X64Y71         FDRE                                         r  manual_mode/D_led_encoding_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y71         FDRE (Prop_fdre_C_Q)         0.164     1.691 r  manual_mode/D_led_encoding_q_reg[9]/Q
                         net (fo=2, routed)           0.231     1.922    manual_mode/D_led_encoding_q_reg_n_0_[9]
    SLICE_X64Y71         LUT4 (Prop_lut4_I0_O)        0.045     1.967 r  manual_mode/io_led[1][1]_INST_0_i_1/O
                         net (fo=1, routed)           0.341     2.308    io_led[1]_OBUF[1]
    E1                   OBUF (Prop_obuf_I_O)         1.250     3.558 r  io_led[1][1]_INST_0/O
                         net (fo=0)                   0.000     3.558    io_led[1][1]
    E1                                                                r  io_led[1][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manual_mode/D_led_encoding_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.115ns  (logic 1.428ns (67.525%)  route 0.687ns (32.475%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.581     1.525    manual_mode/CLK
    SLICE_X65Y73         FDRE                                         r  manual_mode/D_led_encoding_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  manual_mode/D_led_encoding_q_reg[15]/Q
                         net (fo=2, routed)           0.342     2.008    manual_mode/D_led_encoding_q_reg_n_0_[15]
    SLICE_X64Y71         LUT4 (Prop_lut4_I0_O)        0.045     2.053 r  manual_mode/io_led[1][7]_INST_0_i_1/O
                         net (fo=2, routed)           0.345     2.398    io_led[0]_OBUF[7]
    F3                   OBUF (Prop_obuf_I_O)         1.242     3.640 r  io_led[0][7]_INST_0/O
                         net (fo=0)                   0.000     3.640    io_led[0][7]
    F3                                                                r  io_led[0][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manual_mode/D_led_encoding_q_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.131ns  (logic 1.436ns (67.366%)  route 0.695ns (32.634%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.583     1.527    manual_mode/CLK
    SLICE_X64Y71         FDRE                                         r  manual_mode/D_led_encoding_q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y71         FDRE (Prop_fdre_C_Q)         0.164     1.691 r  manual_mode/D_led_encoding_q_reg[25]/Q
                         net (fo=2, routed)           0.287     1.978    manual_mode/D_led_encoding_q_reg_n_0_[25]
    SLICE_X64Y70         LUT4 (Prop_lut4_I0_O)        0.045     2.023 r  manual_mode/io_led[2][1]_INST_0_i_1/O
                         net (fo=1, routed)           0.408     2.431    io_led[2]_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.658 r  io_led[2][1]_INST_0/O
                         net (fo=0)                   0.000     3.658    io_led[2][1]
    G1                                                                r  io_led[2][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manual_mode/D_led_encoding_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.152ns  (logic 1.457ns (67.715%)  route 0.695ns (32.285%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.580     1.524    manual_mode/CLK
    SLICE_X64Y74         FDRE                                         r  manual_mode/D_led_encoding_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  manual_mode/D_led_encoding_q_reg[8]/Q
                         net (fo=2, routed)           0.354     2.042    manual_mode/data4
    SLICE_X64Y71         LUT4 (Prop_lut4_I0_O)        0.045     2.087 r  manual_mode/io_led[1][0]_INST_0_i_1/O
                         net (fo=2, routed)           0.340     2.428    io_led[0]_OBUF[0]
    F2                   OBUF (Prop_obuf_I_O)         1.248     3.676 r  io_led[1][0]_INST_0/O
                         net (fo=0)                   0.000     3.676    io_led[1][0]
    F2                                                                r  io_led[1][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manual_mode/D_led_encoding_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.180ns  (logic 1.519ns (69.668%)  route 0.661ns (30.332%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.584     1.528    manual_mode/CLK
    SLICE_X64Y70         FDRE                                         r  manual_mode/D_led_encoding_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y70         FDRE (Prop_fdre_C_Q)         0.164     1.692 r  manual_mode/D_led_encoding_q_reg[12]/Q
                         net (fo=2, routed)           0.208     1.899    manual_mode/data6
    SLICE_X65Y73         LUT4 (Prop_lut4_I0_O)        0.048     1.947 r  manual_mode/io_led[1][4]_INST_0_i_1/O
                         net (fo=2, routed)           0.454     2.401    io_led[0]_OBUF[4]
    E2                   OBUF (Prop_obuf_I_O)         1.307     3.708 r  io_led[1][4]_INST_0/O
                         net (fo=0)                   0.000     3.708    io_led[1][4]
    E2                                                                r  io_led[1][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manual_mode/D_led_encoding_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.191ns  (logic 1.518ns (69.274%)  route 0.673ns (30.726%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.580     1.524    manual_mode/CLK
    SLICE_X64Y74         FDRE                                         r  manual_mode/D_led_encoding_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  manual_mode/D_led_encoding_q_reg[14]/Q
                         net (fo=2, routed)           0.262     1.950    manual_mode/data7
    SLICE_X65Y73         LUT4 (Prop_lut4_I0_O)        0.045     1.995 r  manual_mode/io_led[1][6]_INST_0_i_1/O
                         net (fo=2, routed)           0.411     2.406    io_led[0]_OBUF[6]
    F4                   OBUF (Prop_obuf_I_O)         1.309     3.715 r  io_led[0][6]_INST_0/O
                         net (fo=0)                   0.000     3.715    io_led[0][6]
    F4                                                                r  io_led[0][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manual_mode/D_led_encoding_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.208ns  (logic 1.498ns (67.869%)  route 0.709ns (32.131%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.581     1.525    manual_mode/CLK
    SLICE_X64Y73         FDRE                                         r  manual_mode/D_led_encoding_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y73         FDRE (Prop_fdre_C_Q)         0.164     1.689 r  manual_mode/D_led_encoding_q_reg[26]/Q
                         net (fo=2, routed)           0.264     1.953    manual_mode/data13
    SLICE_X64Y70         LUT4 (Prop_lut4_I0_O)        0.046     1.999 r  manual_mode/io_led[2][2]_INST_0_i_1/O
                         net (fo=1, routed)           0.445     2.444    io_led[2]_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.288     3.732 r  io_led[2][2]_INST_0/O
                         net (fo=0)                   0.000     3.732    io_led[2][2]
    H2                                                                r  io_led[2][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manual_mode/D_led_encoding_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.223ns  (logic 1.432ns (64.418%)  route 0.791ns (35.582%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.583     1.527    manual_mode/CLK
    SLICE_X64Y71         FDRE                                         r  manual_mode/D_led_encoding_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y71         FDRE (Prop_fdre_C_Q)         0.164     1.691 r  manual_mode/D_led_encoding_q_reg[27]/Q
                         net (fo=2, routed)           0.350     2.041    manual_mode/D_led_encoding_q_reg_n_0_[27]
    SLICE_X64Y69         LUT4 (Prop_lut4_I0_O)        0.045     2.086 r  manual_mode/io_led[2][3]_INST_0_i_1/O
                         net (fo=1, routed)           0.441     2.527    io_led[2]_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.223     3.750 r  io_led[2][3]_INST_0/O
                         net (fo=0)                   0.000     3.750    io_led[2][3]
    H1                                                                r  io_led[2][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manual_mode/D_led_encoding_q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.233ns  (logic 1.418ns (63.523%)  route 0.814ns (36.477%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.585     1.529    manual_mode/CLK
    SLICE_X61Y68         FDRE                                         r  manual_mode/D_led_encoding_q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  manual_mode/D_led_encoding_q_reg[31]/Q
                         net (fo=2, routed)           0.310     1.980    manual_mode/D_led_encoding_q_reg_n_0_[31]
    SLICE_X64Y65         LUT4 (Prop_lut4_I0_O)        0.045     2.025 r  manual_mode/io_led[2][7]_INST_0_i_1/O
                         net (fo=1, routed)           0.504     2.529    io_led[2]_OBUF[7]
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.761 r  io_led[2][7]_INST_0/O
                         net (fo=0)                   0.000     3.761    io_led[2][7]
    L2                                                                r  io_led[2][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 manual_mode/D_led_encoding_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.281ns  (logic 1.445ns (63.346%)  route 0.836ns (36.654%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.581     1.525    manual_mode/CLK
    SLICE_X65Y73         FDRE                                         r  manual_mode/D_led_encoding_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  manual_mode/D_led_encoding_q_reg[11]/Q
                         net (fo=2, routed)           0.287     1.953    manual_mode/D_led_encoding_q_reg_n_0_[11]
    SLICE_X65Y73         LUT4 (Prop_lut4_I0_O)        0.045     1.998 r  manual_mode/io_led[1][3]_INST_0_i_1/O
                         net (fo=2, routed)           0.549     2.547    io_led[0]_OBUF[3]
    A2                   OBUF (Prop_obuf_I_O)         1.259     3.806 r  io_led[1][3]_INST_0/O
                         net (fo=0)                   0.000     3.806    io_led[1][3]
    A2                                                                r  io_led[1][3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.304ns  (logic 1.634ns (22.370%)  route 5.670ns (77.630%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.661     6.171    reset_cond/rst_n_IBUF
    SLICE_X60Y65         LUT1 (Prop_lut1_I0_O)        0.124     6.295 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.009     7.304    reset_cond/M_reset_cond_in
    SLICE_X63Y69         FDSE                                         r  reset_cond/D_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.498     4.902    reset_cond/CLK
    SLICE_X63Y69         FDSE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.304ns  (logic 1.634ns (22.370%)  route 5.670ns (77.630%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.661     6.171    reset_cond/rst_n_IBUF
    SLICE_X60Y65         LUT1 (Prop_lut1_I0_O)        0.124     6.295 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.009     7.304    reset_cond/M_reset_cond_in
    SLICE_X63Y69         FDSE                                         r  reset_cond/D_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.498     4.902    reset_cond/CLK
    SLICE_X63Y69         FDSE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.304ns  (logic 1.634ns (22.370%)  route 5.670ns (77.630%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.661     6.171    reset_cond/rst_n_IBUF
    SLICE_X60Y65         LUT1 (Prop_lut1_I0_O)        0.124     6.295 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.009     7.304    reset_cond/M_reset_cond_in
    SLICE_X63Y69         FDSE                                         r  reset_cond/D_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.498     4.902    reset_cond/CLK
    SLICE_X63Y69         FDSE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.304ns  (logic 1.634ns (22.370%)  route 5.670ns (77.630%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.661     6.171    reset_cond/rst_n_IBUF
    SLICE_X60Y65         LUT1 (Prop_lut1_I0_O)        0.124     6.295 r  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.009     7.304    reset_cond/M_reset_cond_in
    SLICE_X63Y69         FDSE                                         r  reset_cond/D_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.498     4.902    reset_cond/CLK
    SLICE_X63Y69         FDSE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 io_dip[1][7]
                            (input port)
  Destination:            manual_mode/D_led_encoding_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.905ns  (logic 1.534ns (25.986%)  route 4.370ns (74.014%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.902ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N6                                                0.000     0.000 r  io_dip[1][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][7]
    N6                   IBUF (Prop_ibuf_I_O)         1.534     1.534 r  D_led_encoding_q_reg[31]_i_2/O
                         net (fo=1, routed)           4.370     5.905    manual_mode/D[15]
    SLICE_X61Y68         FDRE                                         r  manual_mode/D_led_encoding_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.498     4.902    manual_mode/CLK
    SLICE_X61Y68         FDRE                                         r  manual_mode/D_led_encoding_q_reg[31]/C

Slack:                    inf
  Source:                 io_dip[1][6]
                            (input port)
  Destination:            manual_mode/D_led_encoding_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.760ns  (logic 1.536ns (26.667%)  route 4.224ns (73.333%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  io_dip[1][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][6]
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  D_led_encoding_q_reg[30]_i_1/O
                         net (fo=1, routed)           4.224     5.760    manual_mode/D[14]
    SLICE_X59Y70         FDRE                                         r  manual_mode/D_led_encoding_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.497     4.901    manual_mode/CLK
    SLICE_X59Y70         FDRE                                         r  manual_mode/D_led_encoding_q_reg[30]/C

Slack:                    inf
  Source:                 io_dip[0][1]
                            (input port)
  Destination:            manual_mode/D_led_encoding_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.205ns  (logic 1.471ns (45.890%)  route 1.734ns (54.110%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[0][1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][1]
    D5                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  D_led_encoding_q_reg[9]_i_1/O
                         net (fo=2, routed)           1.734     3.205    manual_mode/D[1]
    SLICE_X64Y71         FDSE                                         r  manual_mode/D_led_encoding_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.497     4.901    manual_mode/CLK
    SLICE_X64Y71         FDSE                                         r  manual_mode/D_led_encoding_q_reg[1]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            manual_mode/clear_button/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.030ns  (logic 1.489ns (49.133%)  route 1.541ns (50.867%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  io_button_IBUF[1]_inst/O
                         net (fo=1, routed)           1.541     3.030    manual_mode/clear_button/sync/io_button_IBUF[0]
    SLICE_X65Y74         FDRE                                         r  manual_mode/clear_button/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.492     4.896    manual_mode/clear_button/sync/CLK
    SLICE_X65Y74         FDRE                                         r  manual_mode/clear_button/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_dip[0][1]
                            (input port)
  Destination:            manual_mode/D_led_encoding_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.016ns  (logic 1.471ns (48.770%)  route 1.545ns (51.230%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  io_dip[0][1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][1]
    D5                   IBUF (Prop_ibuf_I_O)         1.471     1.471 r  D_led_encoding_q_reg[9]_i_1/O
                         net (fo=2, routed)           1.545     3.016    manual_mode/D[1]
    SLICE_X64Y71         FDRE                                         r  manual_mode/D_led_encoding_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.497     4.901    manual_mode/CLK
    SLICE_X64Y71         FDRE                                         r  manual_mode/D_led_encoding_q_reg[9]/C

Slack:                    inf
  Source:                 io_dip[1][2]
                            (input port)
  Destination:            manual_mode/D_led_encoding_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.996ns  (logic 1.504ns (50.204%)  route 1.492ns (49.796%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.898ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C3                                                0.000     0.000 r  io_dip[1][2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][2]
    C3                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  D_led_encoding_q_reg[26]_i_1/O
                         net (fo=1, routed)           1.492     2.996    manual_mode/D[10]
    SLICE_X64Y73         FDRE                                         r  manual_mode/D_led_encoding_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          1.494     4.898    manual_mode/CLK
    SLICE_X64Y73         FDRE                                         r  manual_mode/D_led_encoding_q_reg[26]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[0][2]
                            (input port)
  Destination:            manual_mode/D_led_encoding_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.549ns  (logic 0.253ns (46.137%)  route 0.296ns (53.863%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  io_dip[0][2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][2]
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  D_led_encoding_q_reg[10]_i_1/O
                         net (fo=1, routed)           0.296     0.549    manual_mode/D[2]
    SLICE_X64Y74         FDRE                                         r  manual_mode/D_led_encoding_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.847     2.037    manual_mode/CLK
    SLICE_X64Y74         FDRE                                         r  manual_mode/D_led_encoding_q_reg[10]/C

Slack:                    inf
  Source:                 io_dip[0][5]
                            (input port)
  Destination:            manual_mode/D_led_encoding_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.570ns  (logic 0.230ns (40.370%)  route 0.340ns (59.630%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  io_dip[0][5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][5]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  D_led_encoding_q_reg[13]_i_1/O
                         net (fo=1, routed)           0.340     0.570    manual_mode/D[5]
    SLICE_X64Y68         FDRE                                         r  manual_mode/D_led_encoding_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.854     2.044    manual_mode/CLK
    SLICE_X64Y68         FDRE                                         r  manual_mode/D_led_encoding_q_reg[13]/C

Slack:                    inf
  Source:                 io_dip[0][4]
                            (input port)
  Destination:            manual_mode/D_led_encoding_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.236ns (39.841%)  route 0.356ns (60.159%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 r  io_dip[0][4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][4]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 r  D_led_encoding_q_reg[12]_i_1/O
                         net (fo=1, routed)           0.356     0.592    manual_mode/D[4]
    SLICE_X64Y70         FDRE                                         r  manual_mode/D_led_encoding_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.852     2.042    manual_mode/CLK
    SLICE_X64Y70         FDRE                                         r  manual_mode/D_led_encoding_q_reg[12]/C

Slack:                    inf
  Source:                 io_dip[0][3]
                            (input port)
  Destination:            manual_mode/D_led_encoding_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.601ns  (logic 0.254ns (42.244%)  route 0.347ns (57.756%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  io_dip[0][3] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][3]
    E5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  D_led_encoding_q_reg[11]_i_1/O
                         net (fo=1, routed)           0.347     0.601    manual_mode/D[3]
    SLICE_X65Y73         FDRE                                         r  manual_mode/D_led_encoding_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.848     2.038    manual_mode/CLK
    SLICE_X65Y73         FDRE                                         r  manual_mode/D_led_encoding_q_reg[11]/C

Slack:                    inf
  Source:                 io_dip[1][0]
                            (input port)
  Destination:            manual_mode/D_led_encoding_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.665ns  (logic 0.260ns (39.111%)  route 0.405ns (60.889%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E3                                                0.000     0.000 r  io_dip[1][0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][0]
    E3                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  D_led_encoding_q_reg[24]_i_1/O
                         net (fo=1, routed)           0.405     0.665    manual_mode/D[8]
    SLICE_X64Y73         FDRE                                         r  manual_mode/D_led_encoding_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.848     2.038    manual_mode/CLK
    SLICE_X64Y73         FDRE                                         r  manual_mode/D_led_encoding_q_reg[24]/C

Slack:                    inf
  Source:                 io_dip[1][1]
                            (input port)
  Destination:            manual_mode/D_led_encoding_q_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.673ns  (logic 0.264ns (39.134%)  route 0.410ns (60.866%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 r  io_dip[1][1] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][1]
    D3                   IBUF (Prop_ibuf_I_O)         0.264     0.264 r  D_led_encoding_q_reg[25]_i_1/O
                         net (fo=1, routed)           0.410     0.673    manual_mode/D[9]
    SLICE_X64Y71         FDRE                                         r  manual_mode/D_led_encoding_q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.851     2.041    manual_mode/CLK
    SLICE_X64Y71         FDRE                                         r  manual_mode/D_led_encoding_q_reg[25]/C

Slack:                    inf
  Source:                 io_dip[1][5]
                            (input port)
  Destination:            manual_mode/D_led_encoding_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.734ns  (logic 0.263ns (35.777%)  route 0.472ns (64.223%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B1                                                0.000     0.000 r  io_dip[1][5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][5]
    B1                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  D_led_encoding_q_reg[29]_i_1/O
                         net (fo=1, routed)           0.472     0.734    manual_mode/D[13]
    SLICE_X64Y73         FDRE                                         r  manual_mode/D_led_encoding_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.848     2.038    manual_mode/CLK
    SLICE_X64Y73         FDRE                                         r  manual_mode/D_led_encoding_q_reg[29]/C

Slack:                    inf
  Source:                 io_dip[0][7]
                            (input port)
  Destination:            manual_mode/D_led_encoding_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.744ns  (logic 0.292ns (39.232%)  route 0.452ns (60.768%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  io_dip[0][7] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][7]
    C4                   IBUF (Prop_ibuf_I_O)         0.292     0.292 r  D_led_encoding_q_reg[15]_i_1/O
                         net (fo=1, routed)           0.452     0.744    manual_mode/D[7]
    SLICE_X65Y73         FDRE                                         r  manual_mode/D_led_encoding_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.848     2.038    manual_mode/CLK
    SLICE_X65Y73         FDRE                                         r  manual_mode/D_led_encoding_q_reg[15]/C

Slack:                    inf
  Source:                 io_dip[0][6]
                            (input port)
  Destination:            manual_mode/D_led_encoding_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.753ns  (logic 0.286ns (38.057%)  route 0.466ns (61.943%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  io_dip[0][6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0][6]
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  D_led_encoding_q_reg[14]_i_1/O
                         net (fo=1, routed)           0.466     0.753    manual_mode/D[6]
    SLICE_X64Y74         FDRE                                         r  manual_mode/D_led_encoding_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.847     2.037    manual_mode/CLK
    SLICE_X64Y74         FDRE                                         r  manual_mode/D_led_encoding_q_reg[14]/C

Slack:                    inf
  Source:                 io_dip[1][4]
                            (input port)
  Destination:            manual_mode/D_led_encoding_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.804ns  (logic 0.262ns (32.574%)  route 0.542ns (67.426%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 r  io_dip[1][4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[1][4]
    C1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 r  D_led_encoding_q_reg[28]_i_1/O
                         net (fo=1, routed)           0.542     0.804    manual_mode/D[12]
    SLICE_X64Y73         FDRE                                         r  manual_mode/D_led_encoding_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=96, routed)          0.848     2.038    manual_mode/CLK
    SLICE_X64Y73         FDRE                                         r  manual_mode/D_led_encoding_q_reg[28]/C





