[15:50:00.092] <TB3>     INFO: *** Welcome to pxar ***
[15:50:00.092] <TB3>     INFO: *** Today: 2016/06/08
[15:50:00.099] <TB3>     INFO: *** Version: b2a7-dirty
[15:50:00.099] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters_C15.dat
[15:50:00.100] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:50:00.100] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//defaultMaskFile.dat
[15:50:00.100] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//trimParameters_C15.dat
[15:50:00.177] <TB3>     INFO:         clk: 4
[15:50:00.177] <TB3>     INFO:         ctr: 4
[15:50:00.177] <TB3>     INFO:         sda: 19
[15:50:00.177] <TB3>     INFO:         tin: 9
[15:50:00.177] <TB3>     INFO:         level: 15
[15:50:00.177] <TB3>     INFO:         triggerdelay: 0
[15:50:00.177] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[15:50:00.177] <TB3>     INFO: Log level: DEBUG
[15:50:00.188] <TB3>     INFO: Found DTB DTB_WRE7QJ
[15:50:00.205] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[15:50:00.210] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[15:50:00.213] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[15:50:01.785] <TB3>     INFO: DUT info: 
[15:50:01.786] <TB3>     INFO: The DUT currently contains the following objects:
[15:50:01.786] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[15:50:01.786] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[15:50:01.786] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[15:50:01.786] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[15:50:01.786] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[15:50:01.786] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[15:50:01.786] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[15:50:01.786] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[15:50:01.786] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[15:50:01.786] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[15:50:01.786] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[15:50:01.786] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[15:50:01.786] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[15:50:01.786] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[15:50:01.786] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[15:50:01.786] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[15:50:01.786] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[15:50:01.786] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[15:50:01.786] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[15:50:01.786] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[15:50:01.786] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[15:50:01.786] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:50:01.786] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:50:01.786] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:50:01.786] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[15:50:01.786] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[15:50:01.786] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:50:01.786] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[15:50:01.786] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[15:50:01.786] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:50:01.786] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[15:50:01.786] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[15:50:01.786] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:50:01.786] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:50:01.786] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:50:01.786] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:50:01.787] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[15:50:01.788] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[15:50:01.788] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[15:50:01.788] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[15:50:01.788] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[15:50:01.788] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[15:50:01.788] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[15:50:01.788] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[15:50:01.788] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[15:50:01.788] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[15:50:01.788] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[15:50:01.788] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[15:50:01.788] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[15:50:01.788] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[15:50:01.788] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[15:50:01.788] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[15:50:01.788] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[15:50:01.788] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[15:50:01.788] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[15:50:01.788] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[15:50:01.788] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[15:50:01.788] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[15:50:01.788] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[15:50:01.788] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[15:50:01.788] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[15:50:01.788] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[15:50:01.788] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[15:50:01.788] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[15:50:01.788] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[15:50:01.788] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[15:50:01.788] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[15:50:01.788] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[15:50:01.788] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[15:50:01.788] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[15:50:01.788] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[15:50:01.788] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[15:50:01.788] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[15:50:01.788] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[15:50:01.788] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[15:50:01.788] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[15:50:01.788] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[15:50:01.788] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[15:50:01.788] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[15:50:01.788] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[15:50:01.788] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[15:50:01.788] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[15:50:01.788] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[15:50:01.788] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[15:50:01.788] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[15:50:01.788] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[15:50:01.788] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[15:50:01.788] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[15:50:01.788] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[15:50:01.788] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[15:50:01.788] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[15:50:01.788] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[15:50:01.788] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[15:50:01.788] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[15:50:01.788] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[15:50:01.788] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[15:50:01.788] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[15:50:01.788] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[15:50:01.788] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[15:50:01.788] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[15:50:01.788] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[15:50:01.788] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[15:50:01.788] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[15:50:01.788] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[15:50:01.788] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[15:50:01.788] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[15:50:01.790] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 31223808
[15:50:01.790] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x297af20
[15:50:01.790] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x28f1770
[15:50:01.790] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f2a3dd94010
[15:50:01.791] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f2a43fff510
[15:50:01.791] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 31289344 fPxarMemory = 0x7f2a3dd94010
[15:50:01.792] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 369.8mA
[15:50:01.793] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 462.3mA
[15:50:01.793] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.7 C
[15:50:01.793] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[15:50:02.193] <TB3>     INFO: enter 'restricted' command line mode
[15:50:02.193] <TB3>     INFO: enter test to run
[15:50:02.194] <TB3>     INFO:   test: FPIXTest no parameter change
[15:50:02.194] <TB3>     INFO:   running: fpixtest
[15:50:02.194] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[15:50:02.196] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[15:50:02.196] <TB3>     INFO: ######################################################################
[15:50:02.196] <TB3>     INFO: PixTestFPIXTest::doTest()
[15:50:02.196] <TB3>     INFO: ######################################################################
[15:50:02.202] <TB3>     INFO: ######################################################################
[15:50:02.202] <TB3>     INFO: PixTestPretest::doTest()
[15:50:02.202] <TB3>     INFO: ######################################################################
[15:50:02.205] <TB3>     INFO:    ----------------------------------------------------------------------
[15:50:02.206] <TB3>     INFO:    PixTestPretest::programROC() 
[15:50:02.206] <TB3>     INFO:    ----------------------------------------------------------------------
[15:50:20.223] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[15:50:20.223] <TB3>     INFO: IA differences per ROC:  19.3 19.3 18.5 18.5 17.7 17.7 18.5 19.3 19.3 21.7 18.5 18.5 17.7 19.3 18.5 16.9
[15:50:20.296] <TB3>     INFO:    ----------------------------------------------------------------------
[15:50:20.296] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[15:50:20.296] <TB3>     INFO:    ----------------------------------------------------------------------
[15:50:20.399] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 67.7812 mA
[15:50:20.501] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 23.8187 mA
[15:50:20.601] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  79 Ia 23.8187 mA
[15:50:20.702] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  80 Ia 23.8187 mA
[15:50:20.803] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  81 Ia 24.6187 mA
[15:50:20.904] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  78 Ia 23.8187 mA
[15:50:21.004] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  79 Ia 23.8187 mA
[15:50:21.105] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  80 Ia 23.8187 mA
[15:50:21.206] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  81 Ia 24.6187 mA
[15:50:21.310] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  78 Ia 23.0188 mA
[15:50:21.411] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  84 Ia 24.6187 mA
[15:50:21.512] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  81 Ia 24.6187 mA
[15:50:21.612] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  78 Ia 23.8187 mA
[15:50:21.720] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 23.8187 mA
[15:50:21.821] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  79 Ia 23.8187 mA
[15:50:21.922] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  80 Ia 24.6187 mA
[15:50:22.022] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  77 Ia 23.8187 mA
[15:50:22.123] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  78 Ia 23.8187 mA
[15:50:22.224] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  79 Ia 23.8187 mA
[15:50:22.325] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  80 Ia 24.6187 mA
[15:50:22.426] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  77 Ia 23.8187 mA
[15:50:22.526] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  78 Ia 23.8187 mA
[15:50:22.627] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  79 Ia 23.8187 mA
[15:50:22.728] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  80 Ia 24.6187 mA
[15:50:22.829] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  77 Ia 23.8187 mA
[15:50:22.931] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 23.0188 mA
[15:50:23.031] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  84 Ia 24.6187 mA
[15:50:23.141] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  81 Ia 23.8187 mA
[15:50:23.241] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  82 Ia 23.8187 mA
[15:50:23.342] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  83 Ia 24.6187 mA
[15:50:23.443] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  80 Ia 23.8187 mA
[15:50:23.544] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  81 Ia 23.8187 mA
[15:50:23.645] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  82 Ia 24.6187 mA
[15:50:23.747] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  79 Ia 23.8187 mA
[15:50:23.847] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  80 Ia 23.8187 mA
[15:50:23.948] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  81 Ia 23.8187 mA
[15:50:24.048] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  82 Ia 24.6187 mA
[15:50:24.150] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 23.0188 mA
[15:50:24.252] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  84 Ia 24.6187 mA
[15:50:24.352] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  81 Ia 23.8187 mA
[15:50:24.453] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  82 Ia 23.8187 mA
[15:50:24.553] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  83 Ia 23.8187 mA
[15:50:24.654] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  84 Ia 24.6187 mA
[15:50:24.755] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  81 Ia 23.8187 mA
[15:50:24.856] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  82 Ia 23.8187 mA
[15:50:24.957] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  83 Ia 24.6187 mA
[15:50:25.058] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  80 Ia 23.8187 mA
[15:50:25.159] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  81 Ia 23.8187 mA
[15:50:25.260] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  82 Ia 23.8187 mA
[15:50:25.361] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 22.2188 mA
[15:50:25.461] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  89 Ia 24.6187 mA
[15:50:25.561] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  86 Ia 23.8187 mA
[15:50:25.662] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  87 Ia 24.6187 mA
[15:50:25.763] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  84 Ia 23.8187 mA
[15:50:25.864] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  85 Ia 24.6187 mA
[15:50:25.972] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  82 Ia 23.8187 mA
[15:50:26.074] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  83 Ia 23.8187 mA
[15:50:26.174] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  84 Ia 23.8187 mA
[15:50:26.275] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  85 Ia 23.8187 mA
[15:50:26.376] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  86 Ia 24.6187 mA
[15:50:26.477] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  83 Ia 23.8187 mA
[15:50:26.578] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 22.2188 mA
[15:50:26.679] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  89 Ia 25.4188 mA
[15:50:26.780] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  82 Ia 23.8187 mA
[15:50:26.881] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  83 Ia 23.8187 mA
[15:50:26.981] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  84 Ia 24.6187 mA
[15:50:27.082] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  81 Ia 23.8187 mA
[15:50:27.184] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  82 Ia 23.8187 mA
[15:50:27.285] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  83 Ia 23.8187 mA
[15:50:27.386] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  84 Ia 23.8187 mA
[15:50:27.486] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  85 Ia 23.8187 mA
[15:50:27.587] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  86 Ia 24.6187 mA
[15:50:27.688] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  83 Ia 23.8187 mA
[15:50:27.789] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 23.0188 mA
[15:50:27.890] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  84 Ia 24.6187 mA
[15:50:27.991] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  81 Ia 23.8187 mA
[15:50:28.092] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  82 Ia 23.8187 mA
[15:50:28.197] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  83 Ia 24.6187 mA
[15:50:28.298] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  80 Ia 23.8187 mA
[15:50:28.401] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  81 Ia 23.8187 mA
[15:50:28.502] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  82 Ia 24.6187 mA
[15:50:28.603] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  79 Ia 23.8187 mA
[15:50:28.704] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  80 Ia 23.8187 mA
[15:50:28.804] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  81 Ia 23.8187 mA
[15:50:28.905] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  82 Ia 24.6187 mA
[15:50:29.007] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 23.8187 mA
[15:50:29.107] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  79 Ia 23.8187 mA
[15:50:29.212] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  80 Ia 24.6187 mA
[15:50:29.313] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  77 Ia 23.0188 mA
[15:50:29.414] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  83 Ia 24.6187 mA
[15:50:29.514] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  80 Ia 24.6187 mA
[15:50:29.615] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  77 Ia 23.0188 mA
[15:50:29.715] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  83 Ia 24.6187 mA
[15:50:29.816] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  80 Ia 23.8187 mA
[15:50:29.917] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  81 Ia 24.6187 mA
[15:50:30.017] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  78 Ia 23.8187 mA
[15:50:30.118] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  79 Ia 23.8187 mA
[15:50:30.220] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 23.8187 mA
[15:50:30.321] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  79 Ia 23.8187 mA
[15:50:30.421] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  80 Ia 24.6187 mA
[15:50:30.522] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  77 Ia 23.8187 mA
[15:50:30.623] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  78 Ia 23.8187 mA
[15:50:30.723] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  79 Ia 23.8187 mA
[15:50:30.824] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  80 Ia 24.6187 mA
[15:50:30.924] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  77 Ia 23.8187 mA
[15:50:31.025] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  78 Ia 23.8187 mA
[15:50:31.126] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  79 Ia 23.8187 mA
[15:50:31.226] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  80 Ia 24.6187 mA
[15:50:31.327] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  77 Ia 23.8187 mA
[15:50:31.428] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 26.2188 mA
[15:50:31.529] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  66 Ia 23.0188 mA
[15:50:31.634] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  72 Ia 23.8187 mA
[15:50:31.735] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  73 Ia 24.6187 mA
[15:50:31.836] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  70 Ia 23.8187 mA
[15:50:31.936] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  71 Ia 24.6187 mA
[15:50:32.037] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  68 Ia 23.8187 mA
[15:50:32.138] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  69 Ia 23.8187 mA
[15:50:32.239] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  70 Ia 23.8187 mA
[15:50:32.340] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  71 Ia 24.6187 mA
[15:50:32.440] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  68 Ia 23.8187 mA
[15:50:32.541] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  69 Ia 23.8187 mA
[15:50:32.643] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 23.0188 mA
[15:50:32.744] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  84 Ia 24.6187 mA
[15:50:32.845] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  81 Ia 23.8187 mA
[15:50:32.945] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  82 Ia 24.6187 mA
[15:50:33.046] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  79 Ia 23.8187 mA
[15:50:33.147] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  80 Ia 23.8187 mA
[15:50:33.248] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  81 Ia 24.6187 mA
[15:50:33.348] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  78 Ia 23.0188 mA
[15:50:33.449] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  84 Ia 24.6187 mA
[15:50:33.550] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  81 Ia 23.8187 mA
[15:50:33.651] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  82 Ia 24.6187 mA
[15:50:33.752] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  79 Ia 23.8187 mA
[15:50:33.853] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 23.0188 mA
[15:50:33.954] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  84 Ia 24.6187 mA
[15:50:34.055] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  81 Ia 23.8187 mA
[15:50:34.156] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  82 Ia 23.8187 mA
[15:50:34.257] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  83 Ia 23.8187 mA
[15:50:34.358] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  84 Ia 24.6187 mA
[15:50:34.459] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  81 Ia 23.8187 mA
[15:50:34.559] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  82 Ia 23.8187 mA
[15:50:34.660] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  83 Ia 24.6187 mA
[15:50:34.761] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  80 Ia 23.8187 mA
[15:50:34.862] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  81 Ia 23.8187 mA
[15:50:34.963] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  82 Ia 23.8187 mA
[15:50:35.064] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 23.0188 mA
[15:50:35.165] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  84 Ia 23.8187 mA
[15:50:35.265] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  85 Ia 23.8187 mA
[15:50:35.366] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  86 Ia 24.6187 mA
[15:50:35.467] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  83 Ia 23.8187 mA
[15:50:35.568] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  84 Ia 24.6187 mA
[15:50:35.669] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  81 Ia 23.8187 mA
[15:50:35.769] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  82 Ia 23.8187 mA
[15:50:35.870] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  83 Ia 23.8187 mA
[15:50:35.971] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  84 Ia 23.8187 mA
[15:50:36.071] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  85 Ia 24.6187 mA
[15:50:36.172] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  82 Ia 23.8187 mA
[15:50:36.275] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 23.8187 mA
[15:50:36.375] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  79 Ia 23.8187 mA
[15:50:36.476] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  80 Ia 24.6187 mA
[15:50:36.576] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  77 Ia 23.8187 mA
[15:50:36.678] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  78 Ia 23.8187 mA
[15:50:36.778] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  79 Ia 23.8187 mA
[15:50:36.879] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  80 Ia 24.6187 mA
[15:50:36.980] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  77 Ia 23.8187 mA
[15:50:37.081] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  78 Ia 23.8187 mA
[15:50:37.181] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  79 Ia 23.8187 mA
[15:50:37.282] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  80 Ia 24.6187 mA
[15:50:37.387] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  77 Ia 23.8187 mA
[15:50:37.492] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 23.8187 mA
[15:50:37.593] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  79 Ia 23.8187 mA
[15:50:37.694] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  80 Ia 23.8187 mA
[15:50:37.794] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  81 Ia 24.6187 mA
[15:50:37.895] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  78 Ia 23.8187 mA
[15:50:37.996] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  79 Ia 23.8187 mA
[15:50:38.097] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  80 Ia 23.8187 mA
[15:50:38.198] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  81 Ia 24.6187 mA
[15:50:38.298] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  78 Ia 23.8187 mA
[15:50:38.399] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  79 Ia 23.8187 mA
[15:50:38.499] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  80 Ia 23.8187 mA
[15:50:38.600] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  81 Ia 24.6187 mA
[15:50:38.702] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 21.4188 mA
[15:50:38.803] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  94 Ia 24.6187 mA
[15:50:38.903] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  91 Ia 23.8187 mA
[15:50:38.004] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  92 Ia 23.8187 mA
[15:50:39.104] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  93 Ia 24.6187 mA
[15:50:39.205] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  90 Ia 23.8187 mA
[15:50:39.305] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  91 Ia 23.8187 mA
[15:50:39.406] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  92 Ia 23.8187 mA
[15:50:39.507] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  93 Ia 24.6187 mA
[15:50:39.616] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  90 Ia 23.8187 mA
[15:50:39.717] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  91 Ia 23.8187 mA
[15:50:39.818] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  92 Ia 23.8187 mA
[15:50:39.847] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  78
[15:50:39.847] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  77
[15:50:39.847] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  82
[15:50:39.848] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  82
[15:50:39.848] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  83
[15:50:39.848] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  83
[15:50:39.852] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  82
[15:50:39.852] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  79
[15:50:39.852] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  77
[15:50:39.853] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  69
[15:50:39.853] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  79
[15:50:39.853] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  82
[15:50:39.854] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  82
[15:50:39.854] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  77
[15:50:39.854] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  81
[15:50:39.854] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  92
[15:50:41.680] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 383.5 mA = 23.9688 mA/ROC
[15:50:41.680] <TB3>     INFO: i(loss) [mA/ROC]:     19.3  19.3  20.1  20.1  19.3  20.1  20.1  19.3  19.3  19.3  19.3  20.1  19.3  18.5  20.1  19.3
[15:50:41.711] <TB3>     INFO:    ----------------------------------------------------------------------
[15:50:41.711] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[15:50:41.711] <TB3>     INFO:    ----------------------------------------------------------------------
[15:50:41.853] <TB3>     INFO: Expecting 231680 events.
[15:50:50.097] <TB3>     INFO: 231680 events read in total (7527ms).
[15:50:50.249] <TB3>     INFO: Test took 8535ms.
[15:50:50.450] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 75 and Delta(CalDel) = 62
[15:50:50.455] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 94 and Delta(CalDel) = 62
[15:50:50.458] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 105 and Delta(CalDel) = 65
[15:50:50.463] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 90 and Delta(CalDel) = 63
[15:50:50.467] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 79 and Delta(CalDel) = 57
[15:50:50.471] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 90 and Delta(CalDel) = 60
[15:50:50.474] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 79 and Delta(CalDel) = 62
[15:50:50.478] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 87 and Delta(CalDel) = 62
[15:50:50.481] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 76 and Delta(CalDel) = 63
[15:50:50.485] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 94 and Delta(CalDel) = 65
[15:50:50.488] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 84 and Delta(CalDel) = 64
[15:50:50.491] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 98 and Delta(CalDel) = 64
[15:50:50.495] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 95 and Delta(CalDel) = 60
[15:50:50.499] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 96 and Delta(CalDel) = 63
[15:50:50.502] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 120 and Delta(CalDel) = 59
[15:50:50.506] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 87 and Delta(CalDel) = 63
[15:50:50.547] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[15:50:50.588] <TB3>     INFO:    ----------------------------------------------------------------------
[15:50:50.588] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[15:50:50.588] <TB3>     INFO:    ----------------------------------------------------------------------
[15:50:50.724] <TB3>     INFO: Expecting 231680 events.
[15:50:59.009] <TB3>     INFO: 231680 events read in total (7570ms).
[15:50:59.014] <TB3>     INFO: Test took 8422ms.
[15:50:59.036] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[15:50:59.351] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 130 +/- 30
[15:50:59.355] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 151 +/- 33.5
[15:50:59.358] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 138 +/- 31
[15:50:59.362] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 130 +/- 29.5
[15:50:59.365] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 133 +/- 29
[15:50:59.369] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[15:50:59.372] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 31
[15:50:59.379] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 150 +/- 31
[15:50:59.383] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 152 +/- 32.5
[15:50:59.386] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 150 +/- 32
[15:50:59.390] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 152 +/- 31.5
[15:50:59.394] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 123 +/- 29.5
[15:50:59.397] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 32
[15:50:59.401] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 126 +/- 30.5
[15:50:59.405] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 144 +/- 31
[15:50:59.442] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[15:50:59.442] <TB3>     INFO: CalDel:      143   130   151   138   130   133   143   141   150   152   150   152   123   141   126   144
[15:50:59.443] <TB3>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[15:50:59.448] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters_C0.dat
[15:50:59.448] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters_C1.dat
[15:50:59.448] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters_C2.dat
[15:50:59.448] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters_C3.dat
[15:50:59.448] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters_C4.dat
[15:50:59.448] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters_C5.dat
[15:50:59.448] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters_C6.dat
[15:50:59.448] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters_C7.dat
[15:50:59.449] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters_C8.dat
[15:50:59.449] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters_C9.dat
[15:50:59.449] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters_C10.dat
[15:50:59.449] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters_C11.dat
[15:50:59.449] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters_C12.dat
[15:50:59.449] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters_C13.dat
[15:50:59.449] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters_C14.dat
[15:50:59.449] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters_C15.dat
[15:50:59.449] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//tbmParameters_C0a.dat
[15:50:59.450] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//tbmParameters_C0b.dat
[15:50:59.450] <TB3>     INFO: PixTestPretest::doTest() done, duration: 57 seconds
[15:50:59.450] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[15:50:59.534] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[15:50:59.534] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[15:50:59.534] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[15:50:59.534] <TB3>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[15:50:59.537] <TB3>     INFO: ######################################################################
[15:50:59.537] <TB3>     INFO: PixTestTiming::doTest()
[15:50:59.537] <TB3>     INFO: ######################################################################
[15:50:59.537] <TB3>     INFO:    ----------------------------------------------------------------------
[15:50:59.537] <TB3>     INFO:    PixTestTiming::TBMPhaseScan()
[15:50:59.537] <TB3>     INFO:    ----------------------------------------------------------------------
[15:50:59.537] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[15:51:00.870] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[15:51:03.144] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[15:51:05.418] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[15:51:07.693] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[15:51:09.972] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[15:51:12.243] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[15:51:14.517] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[15:51:16.791] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[15:51:18.313] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[15:51:20.589] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[15:51:22.885] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[15:51:25.159] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[15:51:27.436] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[15:51:29.727] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[15:51:31.999] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[15:51:34.284] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[15:51:35.805] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[15:51:37.341] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[15:51:38.862] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[15:51:40.410] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[15:51:41.935] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[15:51:43.454] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[15:51:44.973] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[15:51:46.497] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[15:51:48.018] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[15:51:49.545] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[15:51:51.067] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[15:51:52.596] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[15:51:54.122] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[15:51:55.653] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[15:51:57.175] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[15:51:58.706] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[15:52:00.227] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[15:52:01.747] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[15:52:03.274] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[15:52:04.800] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[15:52:06.322] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[15:52:07.843] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[15:52:09.376] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[15:52:10.895] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[15:52:12.982] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[15:52:15.253] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[15:52:17.535] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[15:52:19.806] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[15:52:22.081] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[15:52:24.357] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[15:52:26.631] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[15:52:28.909] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[15:52:31.189] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[15:52:33.462] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[15:52:35.737] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[15:52:38.011] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[15:52:40.283] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[15:52:42.557] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[15:52:44.830] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[15:52:47.107] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[15:52:49.379] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[15:52:51.651] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[15:52:53.925] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[15:52:56.197] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[15:52:58.471] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[15:53:00.746] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[15:53:03.022] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[15:53:05.296] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[15:53:07.569] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[15:53:09.843] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[15:53:12.116] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[15:53:14.388] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[15:53:16.662] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[15:53:18.938] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[15:53:21.212] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[15:53:23.488] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[15:53:25.761] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[15:53:28.034] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[15:53:30.307] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[15:53:32.580] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[15:53:34.853] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[15:53:37.126] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[15:53:39.401] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[15:53:41.675] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[15:53:43.194] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[15:53:45.469] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[15:53:47.743] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[15:53:50.017] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[15:53:52.292] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[15:53:54.566] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[15:53:56.839] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[15:53:59.266] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[15:54:12.580] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[15:54:25.203] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[15:54:37.801] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[15:54:49.592] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[15:55:01.360] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[15:55:13.998] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[15:55:26.609] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[15:55:38.393] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[15:55:51.030] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[15:56:03.941] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[15:56:16.678] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[15:56:28.386] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[15:56:40.035] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[15:56:52.542] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[15:57:04.222] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[15:57:16.587] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[15:57:18.861] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[15:57:21.134] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[15:57:23.407] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[15:57:25.682] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[15:57:27.957] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[15:57:30.230] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[15:57:32.503] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[15:57:34.777] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[15:57:37.050] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[15:57:39.323] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[15:57:41.599] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[15:57:43.872] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[15:57:46.154] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[15:57:48.428] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[15:57:50.704] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[15:57:52.980] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[15:57:55.255] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[15:57:57.533] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[15:57:59.816] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[15:58:02.090] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[15:58:04.363] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[15:58:06.638] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[15:58:08.911] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[15:58:11.576] <TB3>     INFO: TBM Phase Settings: 240
[15:58:11.576] <TB3>     INFO: 400MHz Phase: 4
[15:58:11.576] <TB3>     INFO: 160MHz Phase: 7
[15:58:11.576] <TB3>     INFO: Functional Phase Area: 5
[15:58:11.581] <TB3>     INFO: Test took 432044 ms.
[15:58:11.581] <TB3>     INFO: PixTestTiming::TBMPhaseScan() done.
[15:58:11.581] <TB3>     INFO:    ----------------------------------------------------------------------
[15:58:11.582] <TB3>     INFO:    PixTestTiming::ROCDelayScan()
[15:58:11.582] <TB3>     INFO:    ----------------------------------------------------------------------
[15:58:11.582] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[15:58:12.722] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[15:58:16.498] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[15:58:20.278] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[15:58:24.053] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[15:58:27.838] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[15:58:31.617] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[15:58:35.395] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[15:58:39.171] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[15:58:40.704] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[15:58:42.223] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[15:58:43.744] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[15:58:45.270] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[15:58:46.794] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[15:58:48.317] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[15:58:49.839] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[15:58:51.359] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[15:58:52.881] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[15:58:54.403] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[15:58:55.934] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[15:58:57.455] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[15:58:58.980] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[15:59:00.499] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[15:59:02.019] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[15:59:03.540] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[15:59:05.059] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[15:59:06.578] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[15:59:08.853] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[15:59:11.127] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[15:59:13.400] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[15:59:15.675] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[15:59:17.947] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[15:59:19.471] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[15:59:20.997] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[15:59:22.520] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[15:59:24.795] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[15:59:27.068] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[15:59:29.344] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[15:59:31.620] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[15:59:33.894] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[15:59:35.420] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[15:59:36.943] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[15:59:38.475] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[15:59:40.748] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[15:59:43.026] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[15:59:45.300] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[15:59:47.576] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[15:59:49.849] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[15:59:51.369] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[15:59:52.888] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[15:59:54.408] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[15:59:56.686] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[15:59:58.961] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[16:00:01.235] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[16:00:03.511] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[16:00:05.788] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[16:00:07.309] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[16:00:08.829] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[16:00:10.350] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[16:00:11.870] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[16:00:13.389] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[16:00:14.912] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[16:00:16.440] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[16:00:17.960] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[16:00:19.867] <TB3>     INFO: ROC Delay Settings: 228
[16:00:19.867] <TB3>     INFO: ROC Header-Trailer/Token Delay: 11
[16:00:19.867] <TB3>     INFO: ROC Port 0 Delay: 4
[16:00:19.867] <TB3>     INFO: ROC Port 1 Delay: 4
[16:00:19.867] <TB3>     INFO: Functional ROC Area: 4
[16:00:19.872] <TB3>     INFO: Test took 128291 ms.
[16:00:19.872] <TB3>     INFO: PixTestTiming::ROCDelayScan() done.
[16:00:19.872] <TB3>     INFO:    ----------------------------------------------------------------------
[16:00:19.872] <TB3>     INFO:    PixTestTiming::TimingTest()
[16:00:19.872] <TB3>     INFO:    ----------------------------------------------------------------------
[16:00:21.011] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 4818 4818 4818 4818 4818 4818 4818 4818 e062 c000 a101 80b1 4818 4818 4819 4818 4818 4818 4818 4818 e062 c000 
[16:00:21.011] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 4818 4818 4818 4818 4818 4818 4818 4818 e022 c000 a102 80c0 4818 4818 4818 4819 4819 4818 4818 4818 e022 c000 
[16:00:21.011] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 4818 4818 4818 4818 4818 4818 4818 4818 e022 c000 a103 8000 4819 4819 4819 4819 4819 4819 4819 4819 e022 c000 
[16:00:21.011] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[16:00:35.309] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:00:35.309] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[16:00:49.518] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:00:49.518] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[16:01:04.077] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:01:04.077] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[16:01:18.827] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:01:18.827] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[16:01:33.007] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:01:33.007] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[16:01:47.208] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:01:47.208] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[16:02:01.526] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:02:01.526] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[16:02:15.849] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:02:15.849] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[16:02:29.985] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:02:29.985] <TB3>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[16:02:44.065] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:02:44.446] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:02:44.459] <TB3>     INFO: Decoding statistics:
[16:02:44.459] <TB3>     INFO:   General information:
[16:02:44.459] <TB3>     INFO: 	 16bit words read:         240000000
[16:02:44.459] <TB3>     INFO: 	 valid events total:       20000000
[16:02:44.459] <TB3>     INFO: 	 empty events:             20000000
[16:02:44.459] <TB3>     INFO: 	 valid events with pixels: 0
[16:02:44.459] <TB3>     INFO: 	 valid pixel hits:         0
[16:02:44.459] <TB3>     INFO:   Event errors: 	           0
[16:02:44.459] <TB3>     INFO: 	 start marker:             0
[16:02:44.459] <TB3>     INFO: 	 stop marker:              0
[16:02:44.459] <TB3>     INFO: 	 overflow:                 0
[16:02:44.459] <TB3>     INFO: 	 invalid 5bit words:       0
[16:02:44.459] <TB3>     INFO: 	 invalid XOR eye diagram:  0
[16:02:44.459] <TB3>     INFO:   TBM errors: 		           0
[16:02:44.459] <TB3>     INFO: 	 flawed TBM headers:       0
[16:02:44.459] <TB3>     INFO: 	 flawed TBM trailers:      0
[16:02:44.459] <TB3>     INFO: 	 event ID mismatches:      0
[16:02:44.459] <TB3>     INFO:   ROC errors: 		           0
[16:02:44.459] <TB3>     INFO: 	 missing ROC header(s):    0
[16:02:44.459] <TB3>     INFO: 	 misplaced readback start: 0
[16:02:44.459] <TB3>     INFO:   Pixel decoding errors:	   0
[16:02:44.459] <TB3>     INFO: 	 pixel data incomplete:    0
[16:02:44.459] <TB3>     INFO: 	 pixel address:            0
[16:02:44.459] <TB3>     INFO: 	 pulse height fill bit:    0
[16:02:44.459] <TB3>     INFO: 	 buffer corruption:        0
[16:02:44.459] <TB3>     INFO:    ----------------------------------------------------------------------
[16:02:44.459] <TB3>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[16:02:44.460] <TB3>     INFO:    ----------------------------------------------------------------------
[16:02:44.460] <TB3>     INFO:    ----------------------------------------------------------------------
[16:02:44.460] <TB3>     INFO:    Read back bit status: 1
[16:02:44.460] <TB3>     INFO:    ----------------------------------------------------------------------
[16:02:44.460] <TB3>     INFO:    ----------------------------------------------------------------------
[16:02:44.460] <TB3>     INFO:    Timings are good!
[16:02:44.460] <TB3>     INFO:    ----------------------------------------------------------------------
[16:02:44.460] <TB3>     INFO: Test took 144588 ms.
[16:02:44.460] <TB3>     INFO: PixTestTiming::TimingTest() done.
[16:02:44.460] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//tbmParameters_C0a.dat
[16:02:44.460] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//tbmParameters_C0b.dat
[16:02:44.460] <TB3>     INFO: PixTestTiming::doTest took 704926 ms.
[16:02:44.460] <TB3>     INFO: PixTestTiming::doTest() done
[16:02:44.460] <TB3>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[16:02:44.460] <TB3>     INFO: Write out TBMPhaseScan_0_V0
[16:02:44.460] <TB3>     INFO: Write out TBMPhaseScan_1_V0
[16:02:44.460] <TB3>     INFO: Write out CombinedTBMPhaseScan_V0
[16:02:44.460] <TB3>     INFO: Write out ROCDelayScan3_V0
[16:02:44.461] <TB3>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[16:02:44.461] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[16:02:44.813] <TB3>     INFO: ######################################################################
[16:02:44.813] <TB3>     INFO: PixTestAlive::doTest()
[16:02:44.813] <TB3>     INFO: ######################################################################
[16:02:44.816] <TB3>     INFO:    ----------------------------------------------------------------------
[16:02:44.816] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[16:02:44.816] <TB3>     INFO:    ----------------------------------------------------------------------
[16:02:44.817] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:02:45.169] <TB3>     INFO: Expecting 41600 events.
[16:02:49.285] <TB3>     INFO: 41600 events read in total (3401ms).
[16:02:49.285] <TB3>     INFO: Test took 4468ms.
[16:02:49.293] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:02:49.293] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[16:02:49.293] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[16:02:49.667] <TB3>     INFO: PixTestAlive::aliveTest() done
[16:02:49.667] <TB3>     INFO: number of dead pixels (per ROC):     1    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:02:49.667] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     1    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:02:49.670] <TB3>     INFO:    ----------------------------------------------------------------------
[16:02:49.670] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[16:02:49.670] <TB3>     INFO:    ----------------------------------------------------------------------
[16:02:49.672] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:02:50.022] <TB3>     INFO: Expecting 41600 events.
[16:02:52.994] <TB3>     INFO: 41600 events read in total (2257ms).
[16:02:52.995] <TB3>     INFO: Test took 3323ms.
[16:02:52.995] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:02:52.995] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[16:02:52.995] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[16:02:52.995] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[16:02:53.401] <TB3>     INFO: PixTestAlive::maskTest() done
[16:02:53.401] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:02:53.405] <TB3>     INFO:    ----------------------------------------------------------------------
[16:02:53.405] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[16:02:53.405] <TB3>     INFO:    ----------------------------------------------------------------------
[16:02:53.407] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:02:53.751] <TB3>     INFO: Expecting 41600 events.
[16:02:57.857] <TB3>     INFO: 41600 events read in total (3391ms).
[16:02:57.857] <TB3>     INFO: Test took 4450ms.
[16:02:57.865] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:02:57.865] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[16:02:57.865] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[16:02:58.241] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[16:02:58.241] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:02:58.241] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[16:02:58.241] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[16:02:58.250] <TB3>     INFO: ######################################################################
[16:02:58.250] <TB3>     INFO: PixTestTrim::doTest()
[16:02:58.251] <TB3>     INFO: ######################################################################
[16:02:58.254] <TB3>     INFO:    ----------------------------------------------------------------------
[16:02:58.254] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[16:02:58.254] <TB3>     INFO:    ----------------------------------------------------------------------
[16:02:58.334] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[16:02:58.334] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[16:02:58.357] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:02:58.357] <TB3>     INFO:     run 1 of 1
[16:02:58.357] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:02:58.703] <TB3>     INFO: Expecting 5025280 events.
[16:03:43.425] <TB3>     INFO: 1362768 events read in total (44007ms).
[16:04:27.610] <TB3>     INFO: 2708088 events read in total (88192ms).
[16:05:12.123] <TB3>     INFO: 4063400 events read in total (132706ms).
[16:05:43.778] <TB3>     INFO: 5025280 events read in total (164360ms).
[16:05:43.823] <TB3>     INFO: Test took 165466ms.
[16:05:43.890] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:05:44.018] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:05:45.418] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:05:46.854] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:05:48.327] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:05:49.705] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:05:51.076] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:05:52.483] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:05:53.852] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:05:55.264] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:05:56.645] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:05:58.127] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:05:59.511] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:06:00.001] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:06:02.491] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:06:03.943] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:06:05.438] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:06:06.806] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 323432448
[16:06:06.809] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 75.8401 minThrLimit = 75.8386 minThrNLimit = 102.511 -> result = 75.8401 -> 75
[16:06:06.810] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.1968 minThrLimit = 86.1824 minThrNLimit = 115.919 -> result = 86.1968 -> 86
[16:06:06.810] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.0034 minThrLimit = 93.9983 minThrNLimit = 123.423 -> result = 94.0034 -> 94
[16:06:06.811] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.5195 minThrLimit = 87.5113 minThrNLimit = 111.848 -> result = 87.5195 -> 87
[16:06:06.811] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 80.7417 minThrLimit = 80.7322 minThrNLimit = 106.867 -> result = 80.7417 -> 80
[16:06:06.812] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.5489 minThrLimit = 91.5282 minThrNLimit = 118.088 -> result = 91.5489 -> 91
[16:06:06.812] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 80.2765 minThrLimit = 80.2701 minThrNLimit = 108.195 -> result = 80.2765 -> 80
[16:06:06.812] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.674 minThrLimit = 85.6405 minThrNLimit = 115.585 -> result = 85.674 -> 85
[16:06:06.813] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 78.8103 minThrLimit = 78.7935 minThrNLimit = 106.445 -> result = 78.8103 -> 78
[16:06:06.813] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.6246 minThrLimit = 96.6196 minThrNLimit = 128.278 -> result = 96.6246 -> 96
[16:06:06.814] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 81.3045 minThrLimit = 81.3021 minThrNLimit = 106.426 -> result = 81.3045 -> 81
[16:06:06.814] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.512 minThrLimit = 98.4883 minThrNLimit = 125.074 -> result = 98.512 -> 98
[16:06:06.814] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.053 minThrLimit = 100.031 minThrNLimit = 127.718 -> result = 100.053 -> 100
[16:06:06.815] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.2099 minThrLimit = 92.1943 minThrNLimit = 120.142 -> result = 92.2099 -> 92
[16:06:06.815] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.4007 minThrLimit = 98.3605 minThrNLimit = 128.975 -> result = 98.4007 -> 98
[16:06:06.816] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 74.7741 minThrLimit = 74.7587 minThrNLimit = 101.257 -> result = 74.7741 -> 74
[16:06:06.816] <TB3>     INFO: ROC 0 VthrComp = 75
[16:06:06.816] <TB3>     INFO: ROC 1 VthrComp = 86
[16:06:06.816] <TB3>     INFO: ROC 2 VthrComp = 94
[16:06:06.816] <TB3>     INFO: ROC 3 VthrComp = 87
[16:06:06.816] <TB3>     INFO: ROC 4 VthrComp = 80
[16:06:06.816] <TB3>     INFO: ROC 5 VthrComp = 91
[16:06:06.816] <TB3>     INFO: ROC 6 VthrComp = 80
[16:06:06.816] <TB3>     INFO: ROC 7 VthrComp = 85
[16:06:06.817] <TB3>     INFO: ROC 8 VthrComp = 78
[16:06:06.817] <TB3>     INFO: ROC 9 VthrComp = 96
[16:06:06.817] <TB3>     INFO: ROC 10 VthrComp = 81
[16:06:06.817] <TB3>     INFO: ROC 11 VthrComp = 98
[16:06:06.817] <TB3>     INFO: ROC 12 VthrComp = 100
[16:06:06.817] <TB3>     INFO: ROC 13 VthrComp = 92
[16:06:06.818] <TB3>     INFO: ROC 14 VthrComp = 98
[16:06:06.819] <TB3>     INFO: ROC 15 VthrComp = 74
[16:06:06.819] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[16:06:06.819] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[16:06:06.837] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:06:06.837] <TB3>     INFO:     run 1 of 1
[16:06:06.837] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:06:07.184] <TB3>     INFO: Expecting 5025280 events.
[16:06:44.073] <TB3>     INFO: 881808 events read in total (36174ms).
[16:07:19.807] <TB3>     INFO: 1761784 events read in total (71908ms).
[16:07:55.184] <TB3>     INFO: 2640128 events read in total (107285ms).
[16:08:30.470] <TB3>     INFO: 3510624 events read in total (142571ms).
[16:09:05.815] <TB3>     INFO: 4377384 events read in total (177916ms).
[16:09:32.210] <TB3>     INFO: 5025280 events read in total (204311ms).
[16:09:32.291] <TB3>     INFO: Test took 205455ms.
[16:09:32.472] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:09:32.863] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:09:34.456] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:09:36.062] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:09:37.695] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:09:39.331] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:09:40.957] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:09:42.604] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:09:44.226] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:09:45.853] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:09:47.488] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:09:49.116] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:09:50.760] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:09:52.418] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:09:54.075] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:09:55.700] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:09:57.332] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:09:58.954] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 328241152
[16:09:58.957] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 55.4353 for pixel 4/18 mean/min/max = 45.5369/35.3956/55.6781
[16:09:58.957] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 54.3003 for pixel 0/2 mean/min/max = 43.3454/32.1008/54.5901
[16:09:58.958] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 56.2619 for pixel 22/13 mean/min/max = 44.5546/32.6399/56.4693
[16:09:58.958] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 53.9528 for pixel 20/0 mean/min/max = 43.2266/32.2369/54.2163
[16:09:58.958] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 54.7754 for pixel 9/9 mean/min/max = 44.2684/33.5362/55.0006
[16:09:58.959] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 54.1621 for pixel 22/17 mean/min/max = 44.0628/33.7748/54.3509
[16:09:58.959] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 51.8901 for pixel 11/67 mean/min/max = 42.9296/32.9792/52.8801
[16:09:58.959] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 53.085 for pixel 0/1 mean/min/max = 43.4311/32.4751/54.3871
[16:09:58.960] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 54.617 for pixel 28/7 mean/min/max = 45.3507/36.0274/54.674
[16:09:58.960] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 54.5559 for pixel 0/73 mean/min/max = 43.6027/32.3012/54.9042
[16:09:58.960] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 52.9466 for pixel 51/13 mean/min/max = 42.9704/32.8218/53.119
[16:09:58.961] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 56.9228 for pixel 7/2 mean/min/max = 44.5952/32.0698/57.1207
[16:09:58.961] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 60.1342 for pixel 0/38 mean/min/max = 45.7566/31.212/60.3012
[16:09:58.961] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 54.9211 for pixel 17/4 mean/min/max = 44.193/33.4066/54.9794
[16:09:58.962] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 55.5805 for pixel 0/5 mean/min/max = 43.7079/31.7346/55.6812
[16:09:58.962] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 55.8331 for pixel 30/8 mean/min/max = 45.7111/35.3373/56.0849
[16:09:58.962] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:09:59.094] <TB3>     INFO: Expecting 411648 events.
[16:10:06.931] <TB3>     INFO: 411648 events read in total (7122ms).
[16:10:06.938] <TB3>     INFO: Expecting 411648 events.
[16:10:14.607] <TB3>     INFO: 411648 events read in total (7007ms).
[16:10:14.617] <TB3>     INFO: Expecting 411648 events.
[16:10:22.435] <TB3>     INFO: 411648 events read in total (7154ms).
[16:10:22.447] <TB3>     INFO: Expecting 411648 events.
[16:10:30.200] <TB3>     INFO: 411648 events read in total (7097ms).
[16:10:30.214] <TB3>     INFO: Expecting 411648 events.
[16:10:37.909] <TB3>     INFO: 411648 events read in total (7033ms).
[16:10:37.926] <TB3>     INFO: Expecting 411648 events.
[16:10:45.607] <TB3>     INFO: 411648 events read in total (7032ms).
[16:10:45.628] <TB3>     INFO: Expecting 411648 events.
[16:10:53.364] <TB3>     INFO: 411648 events read in total (7088ms).
[16:10:53.387] <TB3>     INFO: Expecting 411648 events.
[16:11:01.112] <TB3>     INFO: 411648 events read in total (7077ms).
[16:11:01.137] <TB3>     INFO: Expecting 411648 events.
[16:11:08.808] <TB3>     INFO: 411648 events read in total (7025ms).
[16:11:08.836] <TB3>     INFO: Expecting 411648 events.
[16:11:16.524] <TB3>     INFO: 411648 events read in total (7043ms).
[16:11:16.554] <TB3>     INFO: Expecting 411648 events.
[16:11:24.205] <TB3>     INFO: 411648 events read in total (7009ms).
[16:11:24.238] <TB3>     INFO: Expecting 411648 events.
[16:11:31.971] <TB3>     INFO: 411648 events read in total (7089ms).
[16:11:32.007] <TB3>     INFO: Expecting 411648 events.
[16:11:39.633] <TB3>     INFO: 411648 events read in total (6991ms).
[16:11:39.669] <TB3>     INFO: Expecting 411648 events.
[16:11:47.334] <TB3>     INFO: 411648 events read in total (7025ms).
[16:11:47.373] <TB3>     INFO: Expecting 411648 events.
[16:11:54.981] <TB3>     INFO: 411648 events read in total (6977ms).
[16:11:55.024] <TB3>     INFO: Expecting 411648 events.
[16:12:02.882] <TB3>     INFO: 411648 events read in total (7227ms).
[16:12:02.929] <TB3>     INFO: Test took 123967ms.
[16:12:03.450] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3542 < 35 for itrim = 106; old thr = 33.7509 ... break
[16:12:03.491] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5755 < 35 for itrim+1 = 94; old thr = 34.5379 ... break
[16:12:03.539] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1388 < 35 for itrim+1 = 113; old thr = 34.9536 ... break
[16:12:03.579] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1048 < 35 for itrim+1 = 94; old thr = 34.9632 ... break
[16:12:03.626] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.308 < 35 for itrim+1 = 98; old thr = 34.9321 ... break
[16:12:03.670] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0059 < 35 for itrim = 110; old thr = 34.1696 ... break
[16:12:03.719] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5519 < 35 for itrim = 99; old thr = 33.464 ... break
[16:12:03.760] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1523 < 35 for itrim = 94; old thr = 34.5049 ... break
[16:12:03.813] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4562 < 35 for itrim = 91; old thr = 33.677 ... break
[16:12:03.855] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.5819 < 35 for itrim+1 = 96; old thr = 33.5806 ... break
[16:12:03.894] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4472 < 35 for itrim = 93; old thr = 33.9689 ... break
[16:12:03.941] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1446 < 35 for itrim = 112; old thr = 33.7577 ... break
[16:12:03.969] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.24 < 35 for itrim = 100; old thr = 34.3975 ... break
[16:12:04.018] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.2091 < 35 for itrim+1 = 95; old thr = 34.9366 ... break
[16:12:04.056] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.0655 < 35 for itrim+1 = 90; old thr = 34.951 ... break
[16:12:04.111] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0204 < 35 for itrim = 114; old thr = 33.2365 ... break
[16:12:04.191] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[16:12:04.204] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:12:04.204] <TB3>     INFO:     run 1 of 1
[16:12:04.204] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:12:04.550] <TB3>     INFO: Expecting 5025280 events.
[16:12:41.254] <TB3>     INFO: 870440 events read in total (35989ms).
[16:13:16.987] <TB3>     INFO: 1739224 events read in total (71722ms).
[16:13:52.807] <TB3>     INFO: 2606744 events read in total (107542ms).
[16:14:27.353] <TB3>     INFO: 3466008 events read in total (142088ms).
[16:15:02.478] <TB3>     INFO: 4321504 events read in total (177213ms).
[16:15:31.974] <TB3>     INFO: 5025280 events read in total (206709ms).
[16:15:32.046] <TB3>     INFO: Test took 207842ms.
[16:15:32.229] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:15:32.638] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:15:34.210] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:15:35.747] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:15:37.310] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:15:38.832] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:15:40.345] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:15:41.862] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:15:43.342] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:15:44.844] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:15:46.344] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:15:47.844] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:15:49.357] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:15:50.891] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:15:52.433] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:15:53.964] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:15:55.489] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:15:56.998] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 307712000
[16:15:56.000] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 12.053848 .. 51.297371
[16:15:57.074] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 2 .. 61 (-1/-1) hits flags = 528 (plus default)
[16:15:57.084] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:15:57.084] <TB3>     INFO:     run 1 of 1
[16:15:57.085] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:15:57.427] <TB3>     INFO: Expecting 1996800 events.
[16:16:39.802] <TB3>     INFO: 1139952 events read in total (41660ms).
[16:17:10.682] <TB3>     INFO: 1996800 events read in total (72540ms).
[16:17:10.708] <TB3>     INFO: Test took 73624ms.
[16:17:10.758] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:17:10.852] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:17:11.872] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:17:12.909] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:17:13.933] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:17:14.961] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:17:15.989] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:17:17.020] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:17:18.050] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:17:19.074] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:17:20.097] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:17:21.131] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:17:22.169] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:17:23.194] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:17:24.216] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:17:25.240] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:17:26.266] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:17:27.292] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 270077952
[16:17:27.377] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 19.935411 .. 45.062715
[16:17:27.454] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 9 .. 55 (-1/-1) hits flags = 528 (plus default)
[16:17:27.465] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:17:27.465] <TB3>     INFO:     run 1 of 1
[16:17:27.465] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:17:27.817] <TB3>     INFO: Expecting 1564160 events.
[16:18:09.151] <TB3>     INFO: 1133152 events read in total (40620ms).
[16:18:25.082] <TB3>     INFO: 1564160 events read in total (56550ms).
[16:18:25.099] <TB3>     INFO: Test took 57634ms.
[16:18:25.133] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:18:25.218] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:18:26.184] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:18:27.157] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:18:28.128] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:18:29.093] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:18:30.059] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:18:31.017] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:18:31.990] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:18:32.961] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:18:33.929] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:18:34.899] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:18:35.865] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:18:36.831] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:18:37.806] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:18:38.786] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:18:39.750] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:18:40.769] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 269819904
[16:18:40.914] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 24.500531 .. 42.079367
[16:18:41.055] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 14 .. 52 (-1/-1) hits flags = 528 (plus default)
[16:18:41.074] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:18:41.074] <TB3>     INFO:     run 1 of 1
[16:18:41.074] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:18:41.502] <TB3>     INFO: Expecting 1297920 events.
[16:19:22.824] <TB3>     INFO: 1122208 events read in total (40605ms).
[16:19:29.699] <TB3>     INFO: 1297920 events read in total (47480ms).
[16:19:29.713] <TB3>     INFO: Test took 48639ms.
[16:19:29.744] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:19:29.822] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:19:30.774] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:19:31.738] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:19:32.687] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:19:33.636] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:19:34.585] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:19:35.528] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:19:36.475] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:19:37.427] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:19:38.376] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:19:39.325] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:19:40.273] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:19:41.219] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:19:42.168] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:19:43.112] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:19:44.061] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:19:45.009] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 269557760
[16:19:45.090] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 26.340497 .. 41.411759
[16:19:45.167] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 16 .. 51 (-1/-1) hits flags = 528 (plus default)
[16:19:45.178] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:19:45.178] <TB3>     INFO:     run 1 of 1
[16:19:45.178] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:19:45.529] <TB3>     INFO: Expecting 1198080 events.
[16:20:26.996] <TB3>     INFO: 1117136 events read in total (40752ms).
[16:20:30.275] <TB3>     INFO: 1198080 events read in total (44031ms).
[16:20:30.286] <TB3>     INFO: Test took 45108ms.
[16:20:30.314] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:20:30.381] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:20:31.357] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:20:32.330] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:20:33.303] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:20:34.275] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:20:35.246] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:20:36.217] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:20:37.193] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:20:38.171] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:20:39.149] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:20:40.124] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:20:41.093] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:20:42.058] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:20:43.033] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:20:44.007] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:20:44.981] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:20:45.957] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 269557760
[16:20:46.041] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[16:20:46.041] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[16:20:46.052] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:20:46.052] <TB3>     INFO:     run 1 of 1
[16:20:46.052] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:20:46.396] <TB3>     INFO: Expecting 1364480 events.
[16:21:26.693] <TB3>     INFO: 1075208 events read in total (39582ms).
[16:21:37.857] <TB3>     INFO: 1364480 events read in total (50746ms).
[16:21:37.871] <TB3>     INFO: Test took 51819ms.
[16:21:37.905] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:21:37.984] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:21:38.965] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:21:39.942] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:21:40.935] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:21:41.917] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:21:42.905] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:21:43.890] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:21:44.887] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:21:45.889] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:21:46.878] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:21:47.859] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:21:48.845] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:21:49.845] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:21:50.828] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:21:51.812] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:21:52.789] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:21:53.768] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 269561856
[16:21:53.801] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C0.dat
[16:21:53.801] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C1.dat
[16:21:53.801] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C2.dat
[16:21:53.803] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C3.dat
[16:21:53.803] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C4.dat
[16:21:53.803] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C5.dat
[16:21:53.803] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C6.dat
[16:21:53.803] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C7.dat
[16:21:53.803] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C8.dat
[16:21:53.803] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C9.dat
[16:21:53.803] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C10.dat
[16:21:53.804] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C11.dat
[16:21:53.804] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C12.dat
[16:21:53.804] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C13.dat
[16:21:53.804] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C14.dat
[16:21:53.804] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C15.dat
[16:21:53.804] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//trimParameters35_C0.dat
[16:21:53.814] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//trimParameters35_C1.dat
[16:21:53.821] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//trimParameters35_C2.dat
[16:21:53.829] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//trimParameters35_C3.dat
[16:21:53.837] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//trimParameters35_C4.dat
[16:21:53.845] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//trimParameters35_C5.dat
[16:21:53.852] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//trimParameters35_C6.dat
[16:21:53.860] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//trimParameters35_C7.dat
[16:21:53.867] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//trimParameters35_C8.dat
[16:21:53.875] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//trimParameters35_C9.dat
[16:21:53.882] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//trimParameters35_C10.dat
[16:21:53.890] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//trimParameters35_C11.dat
[16:21:53.897] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//trimParameters35_C12.dat
[16:21:53.905] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//trimParameters35_C13.dat
[16:21:53.917] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//trimParameters35_C14.dat
[16:21:53.925] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//trimParameters35_C15.dat
[16:21:53.933] <TB3>     INFO: PixTestTrim::trimTest() done
[16:21:53.933] <TB3>     INFO: vtrim:     106  94 113  94  98 110  99  94  91  96  93 112 100  95  90 114 
[16:21:53.933] <TB3>     INFO: vthrcomp:   75  86  94  87  80  91  80  85  78  96  81  98 100  92  98  74 
[16:21:53.933] <TB3>     INFO: vcal mean:  35.00  34.93  34.97  34.97  34.98  35.00  34.98  34.99  34.98  34.95  35.00  34.95  34.96  34.94  34.94  35.00 
[16:21:53.933] <TB3>     INFO: vcal RMS:    0.89   0.74   0.80   0.80   0.75   0.78   0.72   0.74   0.70   0.72   0.74   0.83   0.82   0.75   0.78   0.80 
[16:21:53.933] <TB3>     INFO: bits mean:   9.09   9.83   9.97  10.38   9.65   9.98  10.31   9.85   8.60   9.61  10.23   9.79   9.22   9.70   9.66   9.53 
[16:21:53.933] <TB3>     INFO: bits RMS:    2.38   2.71   2.52   2.35   2.56   2.28   2.30   2.59   2.53   2.71   2.38   2.66   2.91   2.48   2.78   2.25 
[16:21:53.944] <TB3>     INFO:    ----------------------------------------------------------------------
[16:21:53.944] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[16:21:53.944] <TB3>     INFO:    ----------------------------------------------------------------------
[16:21:53.949] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[16:21:53.949] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[16:21:53.960] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:21:53.960] <TB3>     INFO:     run 1 of 1
[16:21:53.960] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:21:54.313] <TB3>     INFO: Expecting 4160000 events.
[16:22:39.503] <TB3>     INFO: 1067055 events read in total (44475ms).
[16:23:23.707] <TB3>     INFO: 2124980 events read in total (88679ms).
[16:24:08.013] <TB3>     INFO: 3171735 events read in total (132986ms).
[16:24:50.538] <TB3>     INFO: 4160000 events read in total (175510ms).
[16:24:50.616] <TB3>     INFO: Test took 176656ms.
[16:24:50.778] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:24:51.135] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:24:53.097] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:24:55.034] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:24:56.987] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:24:58.980] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:25:00.963] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:25:02.945] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:25:04.882] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:25:06.825] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:25:08.772] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:25:10.688] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:25:12.639] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:25:14.557] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:25:16.505] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:25:18.459] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:25:20.388] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:25:22.353] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 345608192
[16:25:22.354] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[16:25:22.427] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[16:25:22.427] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 160 (-1/-1) hits flags = 528 (plus default)
[16:25:22.438] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:25:22.439] <TB3>     INFO:     run 1 of 1
[16:25:22.439] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:25:22.784] <TB3>     INFO: Expecting 3348800 events.
[16:26:09.711] <TB3>     INFO: 1129805 events read in total (46213ms).
[16:26:56.224] <TB3>     INFO: 2242135 events read in total (92726ms).
[16:27:42.071] <TB3>     INFO: 3348800 events read in total (138574ms).
[16:27:42.141] <TB3>     INFO: Test took 139703ms.
[16:27:42.257] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:27:42.514] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:27:44.315] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:27:46.144] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:27:47.958] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:27:49.771] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:27:51.675] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:27:53.503] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:27:55.352] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:27:57.238] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:27:59.078] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:28:00.912] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:28:02.777] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:28:04.579] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:28:06.328] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:28:08.139] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:28:09.929] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:28:11.725] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 360669184
[16:28:11.726] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[16:28:11.801] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[16:28:11.801] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 152 (-1/-1) hits flags = 528 (plus default)
[16:28:11.811] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:28:11.811] <TB3>     INFO:     run 1 of 1
[16:28:11.811] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:28:12.154] <TB3>     INFO: Expecting 3182400 events.
[16:28:59.807] <TB3>     INFO: 1158865 events read in total (46938ms).
[16:29:47.559] <TB3>     INFO: 2296870 events read in total (94690ms).
[16:30:23.851] <TB3>     INFO: 3182400 events read in total (130982ms).
[16:30:23.899] <TB3>     INFO: Test took 132088ms.
[16:30:23.992] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:30:24.192] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:30:25.880] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:30:27.642] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:30:29.380] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:30:31.062] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:30:32.780] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:30:34.476] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:30:36.180] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:30:37.961] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:30:39.666] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:30:41.352] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:30:43.079] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:30:44.739] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:30:46.351] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:30:48.035] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:30:49.700] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:30:51.402] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 384151552
[16:30:51.403] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[16:30:51.476] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[16:30:51.476] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 151 (-1/-1) hits flags = 528 (plus default)
[16:30:51.488] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:30:51.488] <TB3>     INFO:     run 1 of 1
[16:30:51.488] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:30:51.832] <TB3>     INFO: Expecting 3161600 events.
[16:31:39.906] <TB3>     INFO: 1162190 events read in total (47359ms).
[16:32:26.779] <TB3>     INFO: 2303300 events read in total (94232ms).
[16:33:02.876] <TB3>     INFO: 3161600 events read in total (130329ms).
[16:33:02.940] <TB3>     INFO: Test took 131452ms.
[16:33:03.033] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:33:03.307] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:33:04.003] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:33:06.686] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:33:08.357] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:33:10.016] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:33:11.747] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:33:13.434] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:33:15.228] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:33:17.019] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:33:18.692] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:33:20.360] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:33:22.081] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:33:23.800] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:33:25.462] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:33:27.211] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:33:28.953] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:33:30.743] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 384409600
[16:33:30.743] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[16:33:30.819] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[16:33:30.819] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 151 (-1/-1) hits flags = 528 (plus default)
[16:33:30.833] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:33:30.833] <TB3>     INFO:     run 1 of 1
[16:33:30.833] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:33:31.180] <TB3>     INFO: Expecting 3161600 events.
[16:34:19.233] <TB3>     INFO: 1161830 events read in total (47338ms).
[16:35:06.220] <TB3>     INFO: 2302220 events read in total (94325ms).
[16:35:41.604] <TB3>     INFO: 3161600 events read in total (129709ms).
[16:35:41.648] <TB3>     INFO: Test took 130816ms.
[16:35:41.745] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:35:41.940] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:35:43.620] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:35:45.298] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:35:46.965] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:35:48.648] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:35:50.351] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:35:52.022] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:35:53.707] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:35:55.422] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:35:57.092] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:35:58.790] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:36:00.529] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:36:02.206] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:36:03.813] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:36:05.508] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:36:07.197] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:36:08.898] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 338681856
[16:36:08.899] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 7.57412, thr difference RMS: 1.52336
[16:36:08.899] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 7.69435, thr difference RMS: 1.23669
[16:36:08.899] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.42507, thr difference RMS: 1.35209
[16:36:08.899] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.53295, thr difference RMS: 1.2658
[16:36:08.900] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.44739, thr difference RMS: 1.19343
[16:36:08.900] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.04306, thr difference RMS: 1.20061
[16:36:08.900] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 7.62088, thr difference RMS: 1.33204
[16:36:08.900] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.31699, thr difference RMS: 1.18959
[16:36:08.901] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 7.98534, thr difference RMS: 1.51718
[16:36:08.901] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.38362, thr difference RMS: 1.29923
[16:36:08.901] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.2972, thr difference RMS: 1.17514
[16:36:08.901] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.17001, thr difference RMS: 1.55429
[16:36:08.901] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.55338, thr difference RMS: 1.75247
[16:36:08.902] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.36556, thr difference RMS: 1.2865
[16:36:08.902] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.88338, thr difference RMS: 1.44378
[16:36:08.902] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 7.09361, thr difference RMS: 1.54818
[16:36:08.902] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 7.54534, thr difference RMS: 1.53371
[16:36:08.903] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 7.69798, thr difference RMS: 1.22849
[16:36:08.903] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.43333, thr difference RMS: 1.3527
[16:36:08.903] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.61793, thr difference RMS: 1.27137
[16:36:08.903] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.4203, thr difference RMS: 1.18865
[16:36:08.903] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 7.97259, thr difference RMS: 1.1931
[16:36:08.904] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 7.604, thr difference RMS: 1.31248
[16:36:08.904] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.33052, thr difference RMS: 1.18128
[16:36:08.904] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 7.94167, thr difference RMS: 1.52525
[16:36:08.904] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.34623, thr difference RMS: 1.26662
[16:36:08.904] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.19157, thr difference RMS: 1.16695
[16:36:08.905] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.14912, thr difference RMS: 1.54716
[16:36:08.905] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.48018, thr difference RMS: 1.78519
[16:36:08.905] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.40045, thr difference RMS: 1.29017
[16:36:08.905] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.04615, thr difference RMS: 1.43269
[16:36:08.905] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 7.04681, thr difference RMS: 1.5484
[16:36:08.906] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 7.61501, thr difference RMS: 1.52758
[16:36:08.906] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 7.78445, thr difference RMS: 1.20362
[16:36:08.906] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.55844, thr difference RMS: 1.33946
[16:36:08.906] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.71363, thr difference RMS: 1.2636
[16:36:08.906] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.54248, thr difference RMS: 1.19353
[16:36:08.907] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.01551, thr difference RMS: 1.18453
[16:36:08.907] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 7.61196, thr difference RMS: 1.30479
[16:36:08.907] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.37662, thr difference RMS: 1.1787
[16:36:08.907] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.02354, thr difference RMS: 1.51394
[16:36:08.907] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.4025, thr difference RMS: 1.28195
[16:36:08.908] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.26512, thr difference RMS: 1.16554
[16:36:08.908] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.21033, thr difference RMS: 1.53343
[16:36:08.908] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 9.70052, thr difference RMS: 1.7933
[16:36:08.908] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.48469, thr difference RMS: 1.29005
[16:36:08.908] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.31968, thr difference RMS: 1.39625
[16:36:08.909] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 7.07464, thr difference RMS: 1.58576
[16:36:08.909] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 7.6789, thr difference RMS: 1.54014
[16:36:08.909] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 7.94232, thr difference RMS: 1.21539
[16:36:08.909] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.60448, thr difference RMS: 1.34561
[16:36:08.909] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.84692, thr difference RMS: 1.26132
[16:36:08.909] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.65172, thr difference RMS: 1.18743
[16:36:08.910] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.06857, thr difference RMS: 1.18978
[16:36:08.910] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 7.64537, thr difference RMS: 1.31723
[16:36:08.910] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.41967, thr difference RMS: 1.18522
[16:36:08.910] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.0638, thr difference RMS: 1.50064
[16:36:08.910] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.44762, thr difference RMS: 1.28148
[16:36:08.911] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.27094, thr difference RMS: 1.16848
[16:36:08.911] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.27667, thr difference RMS: 1.54998
[16:36:08.911] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 9.81, thr difference RMS: 1.78714
[16:36:08.911] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.46222, thr difference RMS: 1.2647
[16:36:08.911] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.56896, thr difference RMS: 1.41435
[16:36:08.912] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 7.05351, thr difference RMS: 1.56781
[16:36:09.027] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[16:36:09.031] <TB3>     INFO: PixTestTrim::doTest() done, duration: 1990 seconds
[16:36:09.031] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[16:36:09.737] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[16:36:09.737] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[16:36:09.741] <TB3>     INFO: ######################################################################
[16:36:09.741] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[16:36:09.741] <TB3>     INFO: ######################################################################
[16:36:09.742] <TB3>     INFO:    ----------------------------------------------------------------------
[16:36:09.742] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[16:36:09.742] <TB3>     INFO:    ----------------------------------------------------------------------
[16:36:09.742] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[16:36:09.753] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[16:36:09.753] <TB3>     INFO:     run 1 of 1
[16:36:09.753] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:36:10.104] <TB3>     INFO: Expecting 59072000 events.
[16:36:39.488] <TB3>     INFO: 1072800 events read in total (28669ms).
[16:37:08.079] <TB3>     INFO: 2141200 events read in total (57260ms).
[16:37:36.734] <TB3>     INFO: 3210000 events read in total (85915ms).
[16:38:05.542] <TB3>     INFO: 4282400 events read in total (114723ms).
[16:38:34.577] <TB3>     INFO: 5350400 events read in total (143758ms).
[16:39:03.699] <TB3>     INFO: 6418800 events read in total (172880ms).
[16:39:32.684] <TB3>     INFO: 7491200 events read in total (201865ms).
[16:40:01.456] <TB3>     INFO: 8559600 events read in total (230637ms).
[16:40:30.268] <TB3>     INFO: 9628400 events read in total (259449ms).
[16:40:59.072] <TB3>     INFO: 10700200 events read in total (288253ms).
[16:41:28.022] <TB3>     INFO: 11768000 events read in total (317203ms).
[16:41:57.080] <TB3>     INFO: 12836400 events read in total (346261ms).
[16:42:26.058] <TB3>     INFO: 13908000 events read in total (375239ms).
[16:42:55.019] <TB3>     INFO: 14977200 events read in total (404200ms).
[16:43:23.806] <TB3>     INFO: 16045400 events read in total (432987ms).
[16:43:52.690] <TB3>     INFO: 17117800 events read in total (461871ms).
[16:44:21.504] <TB3>     INFO: 18186800 events read in total (490685ms).
[16:44:50.469] <TB3>     INFO: 19255000 events read in total (519650ms).
[16:45:19.604] <TB3>     INFO: 20327400 events read in total (548785ms).
[16:45:48.843] <TB3>     INFO: 21396000 events read in total (578024ms).
[16:46:17.767] <TB3>     INFO: 22465000 events read in total (606948ms).
[16:46:46.654] <TB3>     INFO: 23537000 events read in total (635835ms).
[16:47:15.342] <TB3>     INFO: 24605600 events read in total (664523ms).
[16:47:44.118] <TB3>     INFO: 25674200 events read in total (693299ms).
[16:48:13.010] <TB3>     INFO: 26746400 events read in total (722191ms).
[16:48:42.172] <TB3>     INFO: 27814600 events read in total (751353ms).
[16:49:11.221] <TB3>     INFO: 28882800 events read in total (780402ms).
[16:49:40.025] <TB3>     INFO: 29955000 events read in total (809206ms).
[16:50:08.783] <TB3>     INFO: 31023000 events read in total (837964ms).
[16:50:37.514] <TB3>     INFO: 32091200 events read in total (866695ms).
[16:51:06.446] <TB3>     INFO: 33162400 events read in total (895627ms).
[16:51:35.555] <TB3>     INFO: 34231800 events read in total (924736ms).
[16:52:04.556] <TB3>     INFO: 35300200 events read in total (953737ms).
[16:52:33.546] <TB3>     INFO: 36371000 events read in total (982727ms).
[16:53:02.226] <TB3>     INFO: 37440400 events read in total (1011407ms).
[16:53:30.999] <TB3>     INFO: 38508400 events read in total (1040180ms).
[16:53:59.831] <TB3>     INFO: 39577600 events read in total (1069012ms).
[16:54:28.888] <TB3>     INFO: 40648600 events read in total (1098069ms).
[16:54:58.049] <TB3>     INFO: 41716800 events read in total (1127230ms).
[16:55:27.076] <TB3>     INFO: 42785400 events read in total (1156257ms).
[16:55:55.946] <TB3>     INFO: 43856200 events read in total (1185127ms).
[16:56:24.766] <TB3>     INFO: 44924400 events read in total (1213947ms).
[16:56:53.755] <TB3>     INFO: 45992400 events read in total (1242936ms).
[16:57:22.861] <TB3>     INFO: 47062000 events read in total (1272042ms).
[16:57:51.830] <TB3>     INFO: 48132200 events read in total (1301011ms).
[16:58:20.613] <TB3>     INFO: 49199800 events read in total (1329794ms).
[16:58:49.411] <TB3>     INFO: 50267400 events read in total (1358592ms).
[16:59:18.268] <TB3>     INFO: 51337800 events read in total (1387449ms).
[16:59:47.325] <TB3>     INFO: 52407000 events read in total (1416506ms).
[17:00:16.196] <TB3>     INFO: 53474400 events read in total (1445377ms).
[17:00:44.749] <TB3>     INFO: 54542000 events read in total (1473930ms).
[17:01:13.260] <TB3>     INFO: 55613200 events read in total (1502441ms).
[17:01:41.696] <TB3>     INFO: 56681600 events read in total (1530877ms).
[17:02:10.161] <TB3>     INFO: 57749000 events read in total (1559342ms).
[17:02:38.706] <TB3>     INFO: 58817800 events read in total (1587887ms).
[17:02:45.843] <TB3>     INFO: 59072000 events read in total (1595024ms).
[17:02:45.864] <TB3>     INFO: Test took 1596111ms.
[17:02:45.926] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:02:46.097] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:02:46.097] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:02:47.336] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:02:47.337] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:02:48.527] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:02:48.527] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:02:49.728] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:02:49.728] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:02:50.930] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:02:50.930] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:02:52.180] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:02:52.180] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:02:53.419] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:02:53.419] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:02:54.661] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:02:54.661] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:02:55.923] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:02:55.923] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:02:57.148] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:02:57.148] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:02:58.363] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:02:58.363] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:02:59.577] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:02:59.577] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:03:00.760] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:03:00.760] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:03:01.911] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:03:01.911] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:03:03.101] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:03:03.101] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:03:04.266] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:03:04.266] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[17:03:05.416] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 497291264
[17:03:05.453] <TB3>     INFO: PixTestScurves::scurves() done 
[17:03:05.453] <TB3>     INFO: Vcal mean:  35.03  35.06  35.07  35.07  35.06  35.07  35.06  35.03  35.08  35.05  35.02  35.11  35.06  35.04  35.00  35.12 
[17:03:05.453] <TB3>     INFO: Vcal RMS:    0.81   0.60   0.66   0.66   0.63   0.63   0.58   0.61   0.56   0.59   0.61   0.69   0.70   0.62   0.65   0.67 
[17:03:05.453] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[17:03:05.526] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[17:03:05.526] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[17:03:05.526] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[17:03:05.526] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[17:03:05.526] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[17:03:05.526] <TB3>     INFO: ######################################################################
[17:03:05.526] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[17:03:05.526] <TB3>     INFO: ######################################################################
[17:03:05.531] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[17:03:05.877] <TB3>     INFO: Expecting 41600 events.
[17:03:09.969] <TB3>     INFO: 41600 events read in total (3365ms).
[17:03:09.970] <TB3>     INFO: Test took 4439ms.
[17:03:09.978] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:03:09.978] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[17:03:09.978] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[17:03:09.982] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [0, 49, 28] has eff 0/10
[17:03:09.982] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [0, 49, 28]
[17:03:09.989] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 1
[17:03:09.989] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[17:03:09.989] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[17:03:09.989] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[17:03:10.328] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[17:03:10.673] <TB3>     INFO: Expecting 41600 events.
[17:03:14.804] <TB3>     INFO: 41600 events read in total (3416ms).
[17:03:14.804] <TB3>     INFO: Test took 4476ms.
[17:03:14.812] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:03:14.813] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[17:03:14.813] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[17:03:14.817] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.66
[17:03:14.818] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 179
[17:03:14.818] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.172
[17:03:14.818] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,9] phvalue 181
[17:03:14.818] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 193.388
[17:03:14.818] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 193
[17:03:14.818] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.201
[17:03:14.818] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,17] phvalue 186
[17:03:14.819] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.169
[17:03:14.819] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 186
[17:03:14.819] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.785
[17:03:14.819] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,6] phvalue 185
[17:03:14.819] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.131
[17:03:14.819] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 188
[17:03:14.819] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 195.743
[17:03:14.819] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 195
[17:03:14.819] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.291
[17:03:14.819] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 178
[17:03:14.819] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.121
[17:03:14.819] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 173
[17:03:14.820] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.676
[17:03:14.820] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [12 ,7] phvalue 188
[17:03:14.820] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.986
[17:03:14.820] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 184
[17:03:14.820] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.879
[17:03:14.820] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,11] phvalue 175
[17:03:14.820] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 201.423
[17:03:14.820] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 202
[17:03:14.820] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.085
[17:03:14.820] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 177
[17:03:14.820] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 197.035
[17:03:14.820] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 197
[17:03:14.820] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[17:03:14.820] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[17:03:14.821] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[17:03:14.910] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[17:03:15.265] <TB3>     INFO: Expecting 41600 events.
[17:03:19.396] <TB3>     INFO: 41600 events read in total (3416ms).
[17:03:19.397] <TB3>     INFO: Test took 4486ms.
[17:03:19.405] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:03:19.405] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[17:03:19.405] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[17:03:19.409] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[17:03:19.410] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 51minph_roc = 12
[17:03:19.410] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.4986
[17:03:19.410] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 81
[17:03:19.410] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.2396
[17:03:19.410] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,30] phvalue 72
[17:03:19.410] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 89.9042
[17:03:19.410] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,48] phvalue 90
[17:03:19.411] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.138
[17:03:19.411] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 73
[17:03:19.411] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.171
[17:03:19.411] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 79
[17:03:19.411] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.0858
[17:03:19.411] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 81
[17:03:19.411] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 86.2808
[17:03:19.411] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 87
[17:03:19.411] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 98.2896
[17:03:19.411] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,24] phvalue 99
[17:03:19.412] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.9184
[17:03:19.412] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 82
[17:03:19.412] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.2672
[17:03:19.412] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,14] phvalue 67
[17:03:19.412] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.9357
[17:03:19.412] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,68] phvalue 78
[17:03:19.412] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.1923
[17:03:19.412] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,50] phvalue 77
[17:03:19.412] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 54.2846
[17:03:19.412] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,7] phvalue 55
[17:03:19.412] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 98.1837
[17:03:19.412] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,66] phvalue 99
[17:03:19.413] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.9409
[17:03:19.413] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,24] phvalue 73
[17:03:19.413] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 89.21
[17:03:19.413] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,12] phvalue 90
[17:03:19.414] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 0 0
[17:03:19.821] <TB3>     INFO: Expecting 2560 events.
[17:03:20.780] <TB3>     INFO: 2560 events read in total (244ms).
[17:03:20.780] <TB3>     INFO: Test took 1366ms.
[17:03:20.780] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:03:20.780] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 30, 1 1
[17:03:21.288] <TB3>     INFO: Expecting 2560 events.
[17:03:22.245] <TB3>     INFO: 2560 events read in total (242ms).
[17:03:22.246] <TB3>     INFO: Test took 1466ms.
[17:03:22.246] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:03:22.246] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 48, 2 2
[17:03:22.755] <TB3>     INFO: Expecting 2560 events.
[17:03:23.713] <TB3>     INFO: 2560 events read in total (243ms).
[17:03:23.713] <TB3>     INFO: Test took 1467ms.
[17:03:23.714] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:03:23.714] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 3 3
[17:03:24.226] <TB3>     INFO: Expecting 2560 events.
[17:03:25.184] <TB3>     INFO: 2560 events read in total (244ms).
[17:03:25.185] <TB3>     INFO: Test took 1471ms.
[17:03:25.185] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:03:25.185] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 4 4
[17:03:25.691] <TB3>     INFO: Expecting 2560 events.
[17:03:26.651] <TB3>     INFO: 2560 events read in total (245ms).
[17:03:26.651] <TB3>     INFO: Test took 1466ms.
[17:03:26.651] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:03:26.652] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 5 5
[17:03:27.162] <TB3>     INFO: Expecting 2560 events.
[17:03:28.127] <TB3>     INFO: 2560 events read in total (248ms).
[17:03:28.127] <TB3>     INFO: Test took 1475ms.
[17:03:28.127] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:03:28.127] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 6 6
[17:03:28.635] <TB3>     INFO: Expecting 2560 events.
[17:03:29.594] <TB3>     INFO: 2560 events read in total (244ms).
[17:03:29.594] <TB3>     INFO: Test took 1467ms.
[17:03:29.595] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:03:29.595] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 24, 7 7
[17:03:30.104] <TB3>     INFO: Expecting 2560 events.
[17:03:31.064] <TB3>     INFO: 2560 events read in total (245ms).
[17:03:31.064] <TB3>     INFO: Test took 1469ms.
[17:03:31.064] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:03:31.064] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 8 8
[17:03:31.572] <TB3>     INFO: Expecting 2560 events.
[17:03:32.531] <TB3>     INFO: 2560 events read in total (244ms).
[17:03:32.531] <TB3>     INFO: Test took 1467ms.
[17:03:32.531] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:03:32.531] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 14, 9 9
[17:03:33.042] <TB3>     INFO: Expecting 2560 events.
[17:03:33.001] <TB3>     INFO: 2560 events read in total (244ms).
[17:03:33.001] <TB3>     INFO: Test took 1470ms.
[17:03:33.001] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:03:33.001] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 68, 10 10
[17:03:34.509] <TB3>     INFO: Expecting 2560 events.
[17:03:35.467] <TB3>     INFO: 2560 events read in total (243ms).
[17:03:35.468] <TB3>     INFO: Test took 1467ms.
[17:03:35.468] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:03:35.468] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 50, 11 11
[17:03:35.978] <TB3>     INFO: Expecting 2560 events.
[17:03:36.935] <TB3>     INFO: 2560 events read in total (242ms).
[17:03:36.936] <TB3>     INFO: Test took 1468ms.
[17:03:36.936] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:03:36.936] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 7, 12 12
[17:03:37.443] <TB3>     INFO: Expecting 2560 events.
[17:03:38.401] <TB3>     INFO: 2560 events read in total (242ms).
[17:03:38.401] <TB3>     INFO: Test took 1465ms.
[17:03:38.401] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:03:38.402] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 66, 13 13
[17:03:38.910] <TB3>     INFO: Expecting 2560 events.
[17:03:39.867] <TB3>     INFO: 2560 events read in total (242ms).
[17:03:39.868] <TB3>     INFO: Test took 1466ms.
[17:03:39.868] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:03:39.868] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 24, 14 14
[17:03:40.375] <TB3>     INFO: Expecting 2560 events.
[17:03:41.333] <TB3>     INFO: 2560 events read in total (243ms).
[17:03:41.333] <TB3>     INFO: Test took 1465ms.
[17:03:41.333] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:03:41.334] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 12, 15 15
[17:03:41.847] <TB3>     INFO: Expecting 2560 events.
[17:03:42.809] <TB3>     INFO: 2560 events read in total (247ms).
[17:03:42.810] <TB3>     INFO: Test took 1476ms.
[17:03:42.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:03:42.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[17:03:42.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[17:03:42.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[17:03:42.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[17:03:42.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC4
[17:03:42.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[17:03:42.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC6
[17:03:42.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC7
[17:03:42.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[17:03:42.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[17:03:42.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC10
[17:03:42.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[17:03:42.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC12
[17:03:42.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC13
[17:03:42.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[17:03:42.810] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[17:03:42.813] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:03:43.321] <TB3>     INFO: Expecting 655360 events.
[17:03:55.178] <TB3>     INFO: 655360 events read in total (11142ms).
[17:03:55.189] <TB3>     INFO: Expecting 655360 events.
[17:04:06.937] <TB3>     INFO: 655360 events read in total (11179ms).
[17:04:06.952] <TB3>     INFO: Expecting 655360 events.
[17:04:18.642] <TB3>     INFO: 655360 events read in total (11123ms).
[17:04:18.661] <TB3>     INFO: Expecting 655360 events.
[17:04:30.428] <TB3>     INFO: 655360 events read in total (11205ms).
[17:04:30.453] <TB3>     INFO: Expecting 655360 events.
[17:04:42.175] <TB3>     INFO: 655360 events read in total (11176ms).
[17:04:42.203] <TB3>     INFO: Expecting 655360 events.
[17:04:53.939] <TB3>     INFO: 655360 events read in total (11183ms).
[17:04:53.972] <TB3>     INFO: Expecting 655360 events.
[17:05:05.722] <TB3>     INFO: 655360 events read in total (11207ms).
[17:05:05.758] <TB3>     INFO: Expecting 655360 events.
[17:05:17.428] <TB3>     INFO: 655360 events read in total (11122ms).
[17:05:17.468] <TB3>     INFO: Expecting 655360 events.
[17:05:29.300] <TB3>     INFO: 655360 events read in total (11293ms).
[17:05:29.349] <TB3>     INFO: Expecting 655360 events.
[17:05:41.128] <TB3>     INFO: 655360 events read in total (11250ms).
[17:05:41.183] <TB3>     INFO: Expecting 655360 events.
[17:05:52.910] <TB3>     INFO: 655360 events read in total (11201ms).
[17:05:52.966] <TB3>     INFO: Expecting 655360 events.
[17:06:04.701] <TB3>     INFO: 655360 events read in total (11208ms).
[17:06:04.760] <TB3>     INFO: Expecting 655360 events.
[17:06:16.558] <TB3>     INFO: 655360 events read in total (11272ms).
[17:06:16.628] <TB3>     INFO: Expecting 655360 events.
[17:06:28.382] <TB3>     INFO: 655360 events read in total (11224ms).
[17:06:28.447] <TB3>     INFO: Expecting 655360 events.
[17:06:40.261] <TB3>     INFO: 655360 events read in total (11288ms).
[17:06:40.340] <TB3>     INFO: Expecting 655360 events.
[17:06:52.066] <TB3>     INFO: 655360 events read in total (11199ms).
[17:06:52.141] <TB3>     INFO: Test took 189328ms.
[17:06:52.237] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:06:52.543] <TB3>     INFO: Expecting 655360 events.
[17:07:04.412] <TB3>     INFO: 655360 events read in total (11154ms).
[17:07:04.423] <TB3>     INFO: Expecting 655360 events.
[17:07:16.160] <TB3>     INFO: 655360 events read in total (11174ms).
[17:07:16.175] <TB3>     INFO: Expecting 655360 events.
[17:07:27.905] <TB3>     INFO: 655360 events read in total (11170ms).
[17:07:27.925] <TB3>     INFO: Expecting 655360 events.
[17:07:39.623] <TB3>     INFO: 655360 events read in total (11138ms).
[17:07:39.647] <TB3>     INFO: Expecting 655360 events.
[17:07:51.335] <TB3>     INFO: 655360 events read in total (11134ms).
[17:07:51.362] <TB3>     INFO: Expecting 655360 events.
[17:08:03.118] <TB3>     INFO: 655360 events read in total (11201ms).
[17:08:03.151] <TB3>     INFO: Expecting 655360 events.
[17:08:14.861] <TB3>     INFO: 655360 events read in total (11162ms).
[17:08:14.898] <TB3>     INFO: Expecting 655360 events.
[17:08:26.609] <TB3>     INFO: 655360 events read in total (11168ms).
[17:08:26.649] <TB3>     INFO: Expecting 655360 events.
[17:08:38.440] <TB3>     INFO: 655360 events read in total (11251ms).
[17:08:38.485] <TB3>     INFO: Expecting 655360 events.
[17:08:50.279] <TB3>     INFO: 655360 events read in total (11262ms).
[17:08:50.328] <TB3>     INFO: Expecting 655360 events.
[17:09:02.028] <TB3>     INFO: 655360 events read in total (11167ms).
[17:09:02.083] <TB3>     INFO: Expecting 655360 events.
[17:09:13.893] <TB3>     INFO: 655360 events read in total (11283ms).
[17:09:13.954] <TB3>     INFO: Expecting 655360 events.
[17:09:25.627] <TB3>     INFO: 655360 events read in total (11144ms).
[17:09:25.688] <TB3>     INFO: Expecting 655360 events.
[17:09:37.354] <TB3>     INFO: 655360 events read in total (11139ms).
[17:09:37.421] <TB3>     INFO: Expecting 655360 events.
[17:09:49.239] <TB3>     INFO: 655360 events read in total (11291ms).
[17:09:49.310] <TB3>     INFO: Expecting 655360 events.
[17:10:01.263] <TB3>     INFO: 655360 events read in total (11427ms).
[17:10:01.346] <TB3>     INFO: Test took 189109ms.
[17:10:01.528] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:10:01.529] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[17:10:01.529] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:10:01.529] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[17:10:01.529] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:10:01.529] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[17:10:01.529] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:10:01.530] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[17:10:01.530] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:10:01.530] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[17:10:01.530] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:10:01.530] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[17:10:01.530] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:10:01.531] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[17:10:01.531] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:10:01.531] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[17:10:01.531] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:10:01.532] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[17:10:01.532] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:10:01.532] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[17:10:01.532] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:10:01.532] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[17:10:01.533] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:10:01.533] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[17:10:01.533] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:10:01.533] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[17:10:01.533] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:10:01.534] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[17:10:01.534] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:10:01.534] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[17:10:01.534] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:10:01.535] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[17:10:01.535] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:10:01.542] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:10:01.549] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:10:01.556] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:10:01.563] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:10:01.570] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:10:01.577] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:10:01.585] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:10:01.591] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:10:01.598] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:10:01.605] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:10:01.612] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:10:01.620] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:10:01.626] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[17:10:01.634] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[17:10:01.640] <TB3>     INFO: safety margin for low PH: adding 3, margin is now 23
[17:10:01.648] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:10:01.655] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:10:01.662] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:10:01.670] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[17:10:01.705] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C0.dat
[17:10:01.705] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C1.dat
[17:10:01.706] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C2.dat
[17:10:01.706] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C3.dat
[17:10:01.706] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C4.dat
[17:10:01.706] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C5.dat
[17:10:01.706] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C6.dat
[17:10:01.706] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C7.dat
[17:10:01.706] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C8.dat
[17:10:01.706] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C9.dat
[17:10:01.707] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C10.dat
[17:10:01.707] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C11.dat
[17:10:01.707] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C12.dat
[17:10:01.707] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C13.dat
[17:10:01.707] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C14.dat
[17:10:01.707] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//dacParameters35_C15.dat
[17:10:02.096] <TB3>     INFO: Expecting 41600 events.
[17:10:05.964] <TB3>     INFO: 41600 events read in total (3153ms).
[17:10:05.965] <TB3>     INFO: Test took 4252ms.
[17:10:06.633] <TB3>     INFO: Expecting 41600 events.
[17:10:10.484] <TB3>     INFO: 41600 events read in total (3134ms).
[17:10:10.485] <TB3>     INFO: Test took 4218ms.
[17:10:11.145] <TB3>     INFO: Expecting 41600 events.
[17:10:14.982] <TB3>     INFO: 41600 events read in total (3121ms).
[17:10:14.983] <TB3>     INFO: Test took 4193ms.
[17:10:15.293] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:10:15.428] <TB3>     INFO: Expecting 2560 events.
[17:10:16.389] <TB3>     INFO: 2560 events read in total (246ms).
[17:10:16.390] <TB3>     INFO: Test took 1097ms.
[17:10:16.391] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:10:16.899] <TB3>     INFO: Expecting 2560 events.
[17:10:17.856] <TB3>     INFO: 2560 events read in total (242ms).
[17:10:17.857] <TB3>     INFO: Test took 1466ms.
[17:10:17.859] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:10:18.367] <TB3>     INFO: Expecting 2560 events.
[17:10:19.324] <TB3>     INFO: 2560 events read in total (242ms).
[17:10:19.325] <TB3>     INFO: Test took 1466ms.
[17:10:19.327] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:10:19.835] <TB3>     INFO: Expecting 2560 events.
[17:10:20.793] <TB3>     INFO: 2560 events read in total (243ms).
[17:10:20.794] <TB3>     INFO: Test took 1467ms.
[17:10:20.795] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:10:21.302] <TB3>     INFO: Expecting 2560 events.
[17:10:22.260] <TB3>     INFO: 2560 events read in total (242ms).
[17:10:22.260] <TB3>     INFO: Test took 1465ms.
[17:10:22.263] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:10:22.768] <TB3>     INFO: Expecting 2560 events.
[17:10:23.725] <TB3>     INFO: 2560 events read in total (242ms).
[17:10:23.725] <TB3>     INFO: Test took 1462ms.
[17:10:23.727] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:10:24.237] <TB3>     INFO: Expecting 2560 events.
[17:10:25.195] <TB3>     INFO: 2560 events read in total (243ms).
[17:10:25.195] <TB3>     INFO: Test took 1468ms.
[17:10:25.197] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:10:25.704] <TB3>     INFO: Expecting 2560 events.
[17:10:26.661] <TB3>     INFO: 2560 events read in total (242ms).
[17:10:26.661] <TB3>     INFO: Test took 1464ms.
[17:10:26.664] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:10:27.169] <TB3>     INFO: Expecting 2560 events.
[17:10:28.127] <TB3>     INFO: 2560 events read in total (242ms).
[17:10:28.128] <TB3>     INFO: Test took 1464ms.
[17:10:28.133] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:10:28.636] <TB3>     INFO: Expecting 2560 events.
[17:10:29.595] <TB3>     INFO: 2560 events read in total (244ms).
[17:10:29.595] <TB3>     INFO: Test took 1462ms.
[17:10:29.597] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:10:30.106] <TB3>     INFO: Expecting 2560 events.
[17:10:31.064] <TB3>     INFO: 2560 events read in total (243ms).
[17:10:31.064] <TB3>     INFO: Test took 1467ms.
[17:10:31.067] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:10:31.581] <TB3>     INFO: Expecting 2560 events.
[17:10:32.539] <TB3>     INFO: 2560 events read in total (243ms).
[17:10:32.540] <TB3>     INFO: Test took 1473ms.
[17:10:32.542] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:10:33.048] <TB3>     INFO: Expecting 2560 events.
[17:10:34.010] <TB3>     INFO: 2560 events read in total (247ms).
[17:10:34.010] <TB3>     INFO: Test took 1468ms.
[17:10:34.013] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:10:34.519] <TB3>     INFO: Expecting 2560 events.
[17:10:35.479] <TB3>     INFO: 2560 events read in total (246ms).
[17:10:35.479] <TB3>     INFO: Test took 1466ms.
[17:10:35.480] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:10:35.987] <TB3>     INFO: Expecting 2560 events.
[17:10:36.948] <TB3>     INFO: 2560 events read in total (245ms).
[17:10:36.948] <TB3>     INFO: Test took 1468ms.
[17:10:36.953] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:10:37.456] <TB3>     INFO: Expecting 2560 events.
[17:10:38.414] <TB3>     INFO: 2560 events read in total (242ms).
[17:10:38.415] <TB3>     INFO: Test took 1462ms.
[17:10:38.417] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:10:38.923] <TB3>     INFO: Expecting 2560 events.
[17:10:39.888] <TB3>     INFO: 2560 events read in total (250ms).
[17:10:39.889] <TB3>     INFO: Test took 1472ms.
[17:10:39.890] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:10:40.399] <TB3>     INFO: Expecting 2560 events.
[17:10:41.355] <TB3>     INFO: 2560 events read in total (241ms).
[17:10:41.357] <TB3>     INFO: Test took 1467ms.
[17:10:41.359] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:10:41.864] <TB3>     INFO: Expecting 2560 events.
[17:10:42.822] <TB3>     INFO: 2560 events read in total (243ms).
[17:10:42.823] <TB3>     INFO: Test took 1464ms.
[17:10:42.825] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:10:43.336] <TB3>     INFO: Expecting 2560 events.
[17:10:44.292] <TB3>     INFO: 2560 events read in total (242ms).
[17:10:44.293] <TB3>     INFO: Test took 1469ms.
[17:10:44.296] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:10:44.802] <TB3>     INFO: Expecting 2560 events.
[17:10:45.759] <TB3>     INFO: 2560 events read in total (242ms).
[17:10:45.759] <TB3>     INFO: Test took 1463ms.
[17:10:45.762] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:10:46.268] <TB3>     INFO: Expecting 2560 events.
[17:10:47.226] <TB3>     INFO: 2560 events read in total (243ms).
[17:10:47.227] <TB3>     INFO: Test took 1465ms.
[17:10:47.229] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:10:47.735] <TB3>     INFO: Expecting 2560 events.
[17:10:48.694] <TB3>     INFO: 2560 events read in total (244ms).
[17:10:48.694] <TB3>     INFO: Test took 1465ms.
[17:10:48.696] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:10:49.205] <TB3>     INFO: Expecting 2560 events.
[17:10:50.164] <TB3>     INFO: 2560 events read in total (244ms).
[17:10:50.164] <TB3>     INFO: Test took 1468ms.
[17:10:50.166] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:10:50.675] <TB3>     INFO: Expecting 2560 events.
[17:10:51.633] <TB3>     INFO: 2560 events read in total (243ms).
[17:10:51.633] <TB3>     INFO: Test took 1467ms.
[17:10:51.635] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:10:52.150] <TB3>     INFO: Expecting 2560 events.
[17:10:53.112] <TB3>     INFO: 2560 events read in total (245ms).
[17:10:53.113] <TB3>     INFO: Test took 1479ms.
[17:10:53.115] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:10:53.623] <TB3>     INFO: Expecting 2560 events.
[17:10:54.581] <TB3>     INFO: 2560 events read in total (243ms).
[17:10:54.581] <TB3>     INFO: Test took 1467ms.
[17:10:54.584] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:10:55.096] <TB3>     INFO: Expecting 2560 events.
[17:10:56.056] <TB3>     INFO: 2560 events read in total (245ms).
[17:10:56.056] <TB3>     INFO: Test took 1472ms.
[17:10:56.060] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:10:56.567] <TB3>     INFO: Expecting 2560 events.
[17:10:57.525] <TB3>     INFO: 2560 events read in total (243ms).
[17:10:57.525] <TB3>     INFO: Test took 1465ms.
[17:10:57.528] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:10:58.035] <TB3>     INFO: Expecting 2560 events.
[17:10:58.992] <TB3>     INFO: 2560 events read in total (242ms).
[17:10:58.993] <TB3>     INFO: Test took 1465ms.
[17:10:58.995] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:10:59.500] <TB3>     INFO: Expecting 2560 events.
[17:11:00.457] <TB3>     INFO: 2560 events read in total (242ms).
[17:11:00.458] <TB3>     INFO: Test took 1463ms.
[17:11:00.461] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:11:00.968] <TB3>     INFO: Expecting 2560 events.
[17:11:01.925] <TB3>     INFO: 2560 events read in total (243ms).
[17:11:01.926] <TB3>     INFO: Test took 1465ms.
[17:11:03.007] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 477 seconds
[17:11:03.007] <TB3>     INFO: PH scale (per ROC):    80  92  85  87  88  81  86  82  82  82  90  85  80  82  79  94
[17:11:03.007] <TB3>     INFO: PH offset (per ROC):  168 166 157 170 163 164 158 149 162 176 163 166 189 152 174 154
[17:11:03.183] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[17:11:03.188] <TB3>     INFO: ######################################################################
[17:11:03.188] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[17:11:03.188] <TB3>     INFO: ######################################################################
[17:11:03.188] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[17:11:03.201] <TB3>     INFO: scanning low vcal = 10
[17:11:03.544] <TB3>     INFO: Expecting 41600 events.
[17:11:07.276] <TB3>     INFO: 41600 events read in total (3017ms).
[17:11:07.276] <TB3>     INFO: Test took 4075ms.
[17:11:07.278] <TB3>     INFO: scanning low vcal = 20
[17:11:07.784] <TB3>     INFO: Expecting 41600 events.
[17:11:11.515] <TB3>     INFO: 41600 events read in total (3016ms).
[17:11:11.516] <TB3>     INFO: Test took 4238ms.
[17:11:11.518] <TB3>     INFO: scanning low vcal = 30
[17:11:12.024] <TB3>     INFO: Expecting 41600 events.
[17:11:15.781] <TB3>     INFO: 41600 events read in total (3037ms).
[17:11:15.782] <TB3>     INFO: Test took 4264ms.
[17:11:15.785] <TB3>     INFO: scanning low vcal = 40
[17:11:16.288] <TB3>     INFO: Expecting 41600 events.
[17:11:20.549] <TB3>     INFO: 41600 events read in total (3546ms).
[17:11:20.550] <TB3>     INFO: Test took 4765ms.
[17:11:20.553] <TB3>     INFO: scanning low vcal = 50
[17:11:20.978] <TB3>     INFO: Expecting 41600 events.
[17:11:25.263] <TB3>     INFO: 41600 events read in total (3570ms).
[17:11:25.264] <TB3>     INFO: Test took 4711ms.
[17:11:25.267] <TB3>     INFO: scanning low vcal = 60
[17:11:25.694] <TB3>     INFO: Expecting 41600 events.
[17:11:29.971] <TB3>     INFO: 41600 events read in total (3562ms).
[17:11:29.972] <TB3>     INFO: Test took 4705ms.
[17:11:29.975] <TB3>     INFO: scanning low vcal = 70
[17:11:30.398] <TB3>     INFO: Expecting 41600 events.
[17:11:34.663] <TB3>     INFO: 41600 events read in total (3550ms).
[17:11:34.663] <TB3>     INFO: Test took 4688ms.
[17:11:34.666] <TB3>     INFO: scanning low vcal = 80
[17:11:35.091] <TB3>     INFO: Expecting 41600 events.
[17:11:39.356] <TB3>     INFO: 41600 events read in total (3550ms).
[17:11:39.357] <TB3>     INFO: Test took 4691ms.
[17:11:39.360] <TB3>     INFO: scanning low vcal = 90
[17:11:39.784] <TB3>     INFO: Expecting 41600 events.
[17:11:44.049] <TB3>     INFO: 41600 events read in total (3550ms).
[17:11:44.050] <TB3>     INFO: Test took 4690ms.
[17:11:44.055] <TB3>     INFO: scanning low vcal = 100
[17:11:44.476] <TB3>     INFO: Expecting 41600 events.
[17:11:48.875] <TB3>     INFO: 41600 events read in total (3684ms).
[17:11:48.877] <TB3>     INFO: Test took 4822ms.
[17:11:48.880] <TB3>     INFO: scanning low vcal = 110
[17:11:49.307] <TB3>     INFO: Expecting 41600 events.
[17:11:53.591] <TB3>     INFO: 41600 events read in total (3569ms).
[17:11:53.592] <TB3>     INFO: Test took 4712ms.
[17:11:53.595] <TB3>     INFO: scanning low vcal = 120
[17:11:54.018] <TB3>     INFO: Expecting 41600 events.
[17:11:58.286] <TB3>     INFO: 41600 events read in total (3549ms).
[17:11:58.287] <TB3>     INFO: Test took 4692ms.
[17:11:58.290] <TB3>     INFO: scanning low vcal = 130
[17:11:58.714] <TB3>     INFO: Expecting 41600 events.
[17:12:02.985] <TB3>     INFO: 41600 events read in total (3556ms).
[17:12:02.986] <TB3>     INFO: Test took 4696ms.
[17:12:02.989] <TB3>     INFO: scanning low vcal = 140
[17:12:03.412] <TB3>     INFO: Expecting 41600 events.
[17:12:07.716] <TB3>     INFO: 41600 events read in total (3589ms).
[17:12:07.716] <TB3>     INFO: Test took 4727ms.
[17:12:07.721] <TB3>     INFO: scanning low vcal = 150
[17:12:08.139] <TB3>     INFO: Expecting 41600 events.
[17:12:12.412] <TB3>     INFO: 41600 events read in total (3557ms).
[17:12:12.412] <TB3>     INFO: Test took 4691ms.
[17:12:12.416] <TB3>     INFO: scanning low vcal = 160
[17:12:12.841] <TB3>     INFO: Expecting 41600 events.
[17:12:17.093] <TB3>     INFO: 41600 events read in total (3537ms).
[17:12:17.093] <TB3>     INFO: Test took 4677ms.
[17:12:17.097] <TB3>     INFO: scanning low vcal = 170
[17:12:17.519] <TB3>     INFO: Expecting 41600 events.
[17:12:21.778] <TB3>     INFO: 41600 events read in total (3543ms).
[17:12:21.779] <TB3>     INFO: Test took 4682ms.
[17:12:21.784] <TB3>     INFO: scanning low vcal = 180
[17:12:22.205] <TB3>     INFO: Expecting 41600 events.
[17:12:26.469] <TB3>     INFO: 41600 events read in total (3549ms).
[17:12:26.470] <TB3>     INFO: Test took 4686ms.
[17:12:26.473] <TB3>     INFO: scanning low vcal = 190
[17:12:26.898] <TB3>     INFO: Expecting 41600 events.
[17:12:31.168] <TB3>     INFO: 41600 events read in total (3555ms).
[17:12:31.168] <TB3>     INFO: Test took 4695ms.
[17:12:31.171] <TB3>     INFO: scanning low vcal = 200
[17:12:31.596] <TB3>     INFO: Expecting 41600 events.
[17:12:35.873] <TB3>     INFO: 41600 events read in total (3562ms).
[17:12:35.874] <TB3>     INFO: Test took 4703ms.
[17:12:35.878] <TB3>     INFO: scanning low vcal = 210
[17:12:36.303] <TB3>     INFO: Expecting 41600 events.
[17:12:40.618] <TB3>     INFO: 41600 events read in total (3601ms).
[17:12:40.619] <TB3>     INFO: Test took 4741ms.
[17:12:40.623] <TB3>     INFO: scanning low vcal = 220
[17:12:41.037] <TB3>     INFO: Expecting 41600 events.
[17:12:45.345] <TB3>     INFO: 41600 events read in total (3593ms).
[17:12:45.346] <TB3>     INFO: Test took 4723ms.
[17:12:45.348] <TB3>     INFO: scanning low vcal = 230
[17:12:45.756] <TB3>     INFO: Expecting 41600 events.
[17:12:50.053] <TB3>     INFO: 41600 events read in total (3583ms).
[17:12:50.054] <TB3>     INFO: Test took 4706ms.
[17:12:50.058] <TB3>     INFO: scanning low vcal = 240
[17:12:50.467] <TB3>     INFO: Expecting 41600 events.
[17:12:54.784] <TB3>     INFO: 41600 events read in total (3602ms).
[17:12:54.784] <TB3>     INFO: Test took 4726ms.
[17:12:54.788] <TB3>     INFO: scanning low vcal = 250
[17:12:55.216] <TB3>     INFO: Expecting 41600 events.
[17:12:59.513] <TB3>     INFO: 41600 events read in total (3581ms).
[17:12:59.514] <TB3>     INFO: Test took 4726ms.
[17:12:59.520] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[17:12:59.937] <TB3>     INFO: Expecting 41600 events.
[17:13:04.208] <TB3>     INFO: 41600 events read in total (3556ms).
[17:13:04.209] <TB3>     INFO: Test took 4689ms.
[17:13:04.212] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[17:13:04.635] <TB3>     INFO: Expecting 41600 events.
[17:13:08.921] <TB3>     INFO: 41600 events read in total (3571ms).
[17:13:08.922] <TB3>     INFO: Test took 4710ms.
[17:13:08.925] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[17:13:09.348] <TB3>     INFO: Expecting 41600 events.
[17:13:13.631] <TB3>     INFO: 41600 events read in total (3565ms).
[17:13:13.632] <TB3>     INFO: Test took 4707ms.
[17:13:13.635] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[17:13:14.059] <TB3>     INFO: Expecting 41600 events.
[17:13:18.331] <TB3>     INFO: 41600 events read in total (3557ms).
[17:13:18.331] <TB3>     INFO: Test took 4696ms.
[17:13:18.334] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[17:13:18.760] <TB3>     INFO: Expecting 41600 events.
[17:13:23.056] <TB3>     INFO: 41600 events read in total (3581ms).
[17:13:23.057] <TB3>     INFO: Test took 4723ms.
[17:13:23.624] <TB3>     INFO: PixTestGainPedestal::measure() done 
[17:13:23.628] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[17:13:23.628] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[17:13:23.629] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[17:13:23.629] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[17:13:23.630] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[17:13:23.630] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[17:13:23.630] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[17:13:23.630] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[17:13:23.630] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[17:13:23.631] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[17:13:23.631] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[17:13:23.631] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[17:13:23.631] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[17:13:23.632] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[17:13:23.632] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[17:13:23.632] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[17:14:01.775] <TB3>     INFO: PixTestGainPedestal::fit() done
[17:14:01.775] <TB3>     INFO: non-linearity mean:  0.947 0.951 0.954 0.957 0.954 0.955 0.957 0.953 0.951 0.950 0.952 0.960 0.956 0.953 0.951 0.951
[17:14:01.775] <TB3>     INFO: non-linearity RMS:   0.005 0.006 0.005 0.007 0.006 0.005 0.006 0.006 0.006 0.005 0.006 0.005 0.005 0.006 0.005 0.006
[17:14:01.775] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[17:14:01.798] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[17:14:01.821] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[17:14:01.844] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[17:14:01.866] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[17:14:01.889] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[17:14:01.911] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[17:14:01.934] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[17:14:01.956] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[17:14:01.979] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[17:14:01.002] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[17:14:02.024] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[17:14:02.047] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[17:14:02.069] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[17:14:02.091] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[17:14:02.114] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-2-43_FPIXTest-17C-Nebraska-160608-1546_2016-06-08_15h46m_1465418811//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[17:14:02.136] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[17:14:02.136] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[17:14:02.144] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[17:14:02.144] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[17:14:02.147] <TB3>     INFO: ######################################################################
[17:14:02.147] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[17:14:02.147] <TB3>     INFO: ######################################################################
[17:14:02.150] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[17:14:02.161] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:14:02.161] <TB3>     INFO:     run 1 of 1
[17:14:02.161] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:14:02.505] <TB3>     INFO: Expecting 3120000 events.
[17:14:52.503] <TB3>     INFO: 1267200 events read in total (49282ms).
[17:15:41.765] <TB3>     INFO: 2530215 events read in total (98544ms).
[17:16:04.987] <TB3>     INFO: 3120000 events read in total (121766ms).
[17:16:05.035] <TB3>     INFO: Test took 122875ms.
[17:16:05.114] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:16:05.256] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:16:06.615] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:16:08.078] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:16:09.577] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:16:10.983] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:16:12.367] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:16:13.817] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:16:15.222] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:16:16.671] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:16:18.061] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:16:19.585] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:16:20.985] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:16:22.501] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:16:23.002] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:16:25.483] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:16:27.036] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:16:28.415] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 387584000
[17:16:28.447] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[17:16:28.447] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 70.2858, RMS = 1.47985
[17:16:28.447] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 78
[17:16:28.447] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[17:16:28.447] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 65.6069, RMS = 1.28624
[17:16:28.447] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 73
[17:16:28.448] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[17:16:28.448] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.376, RMS = 1.26056
[17:16:28.448] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[17:16:28.448] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[17:16:28.448] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.8028, RMS = 1.14393
[17:16:28.448] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[17:16:28.449] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[17:16:28.449] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.1939, RMS = 1.77032
[17:16:28.449] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 95
[17:16:28.450] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[17:16:28.450] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.259, RMS = 1.26467
[17:16:28.450] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[17:16:28.451] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[17:16:28.451] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.993, RMS = 1.04625
[17:16:28.451] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[17:16:28.451] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[17:16:28.451] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.2306, RMS = 1.46151
[17:16:28.451] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[17:16:28.452] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[17:16:28.452] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.323, RMS = 1.38726
[17:16:28.452] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[17:16:28.452] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[17:16:28.452] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.6949, RMS = 1.85176
[17:16:28.452] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 80
[17:16:28.453] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[17:16:28.453] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.233, RMS = 1.08615
[17:16:28.453] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[17:16:28.453] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[17:16:28.453] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.9084, RMS = 1.2178
[17:16:28.453] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[17:16:28.454] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[17:16:28.454] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.0795, RMS = 1.72689
[17:16:28.454] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[17:16:28.454] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[17:16:28.454] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.26, RMS = 2.33492
[17:16:28.454] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[17:16:28.456] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[17:16:28.456] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.2914, RMS = 1.02801
[17:16:28.456] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[17:16:28.456] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[17:16:28.456] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.9847, RMS = 1.90566
[17:16:28.456] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[17:16:28.457] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[17:16:28.457] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.4924, RMS = 1.60462
[17:16:28.457] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[17:16:28.457] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[17:16:28.457] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.8703, RMS = 1.81209
[17:16:28.457] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 79
[17:16:28.458] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[17:16:28.458] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 88.0357, RMS = 1.86665
[17:16:28.458] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[17:16:28.458] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[17:16:28.458] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.5783, RMS = 1.48384
[17:16:28.458] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[17:16:28.459] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[17:16:28.459] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.2993, RMS = 2.18787
[17:16:28.459] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[17:16:28.459] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[17:16:28.459] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.1077, RMS = 1.99691
[17:16:28.459] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 80
[17:16:28.460] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[17:16:28.461] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.9643, RMS = 1.8093
[17:16:28.461] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[17:16:28.461] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[17:16:28.461] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.7723, RMS = 1.40291
[17:16:28.461] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[17:16:28.462] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[17:16:28.462] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 89.6403, RMS = 1.37969
[17:16:28.462] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[17:16:28.462] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[17:16:28.462] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.7217, RMS = 1.27049
[17:16:28.462] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[17:16:28.463] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[17:16:28.463] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.89, RMS = 1.20759
[17:16:28.463] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[17:16:28.463] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[17:16:28.463] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.3475, RMS = 1.75197
[17:16:28.463] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[17:16:28.464] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[17:16:28.464] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.1241, RMS = 1.95198
[17:16:28.464] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 96
[17:16:28.464] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[17:16:28.464] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.3345, RMS = 1.44438
[17:16:28.464] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[17:16:28.465] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[17:16:28.465] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 65.021, RMS = 1.80994
[17:16:28.465] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 75
[17:16:28.465] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[17:16:28.465] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 61.1094, RMS = 1.94462
[17:16:28.465] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 71
[17:16:28.468] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 146 seconds
[17:16:28.469] <TB3>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    1    0    0    0    0    0    0    0    0    0
[17:16:28.469] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[17:16:28.563] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[17:16:28.563] <TB3>     INFO: enter test to run
[17:16:28.563] <TB3>     INFO:   test:  no parameter change
[17:16:28.564] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 385.1mA
[17:16:28.565] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 458.2mA
[17:16:28.565] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.7 C
[17:16:28.565] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[17:16:29.059] <TB3>    QUIET: Connection to board 24 closed.
[17:16:29.060] <TB3>     INFO: pXar: this is the end, my friend
[17:16:29.060] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
