
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:09 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_17664:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b5642 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb5642; op2val:0x0;
op3val:0x37fffc0; valaddr_reg:x3; val_offset:52992*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52992*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17665:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b5642 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb5642; op2val:0x0;
op3val:0x37fffe0; valaddr_reg:x3; val_offset:52995*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52995*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17666:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b5642 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb5642; op2val:0x0;
op3val:0x37ffff0; valaddr_reg:x3; val_offset:52998*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 52998*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17667:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b5642 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb5642; op2val:0x0;
op3val:0x37ffff8; valaddr_reg:x3; val_offset:53001*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53001*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17668:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b5642 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb5642; op2val:0x0;
op3val:0x37ffffc; valaddr_reg:x3; val_offset:53004*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53004*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17669:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b5642 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb5642; op2val:0x0;
op3val:0x37ffffe; valaddr_reg:x3; val_offset:53007*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53007*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17670:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b5642 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x06 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb5642; op2val:0x0;
op3val:0x37fffff; valaddr_reg:x3; val_offset:53010*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53010*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17671:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b610f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb610f; op2val:0x80000000;
op3val:0x80800000; valaddr_reg:x3; val_offset:53013*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53013*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17672:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b610f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb610f; op2val:0x80000000;
op3val:0x80800001; valaddr_reg:x3; val_offset:53016*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53016*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17673:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b610f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb610f; op2val:0x80000000;
op3val:0x80800003; valaddr_reg:x3; val_offset:53019*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53019*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17674:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b610f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb610f; op2val:0x80000000;
op3val:0x80800007; valaddr_reg:x3; val_offset:53022*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53022*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17675:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b610f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb610f; op2val:0x80000000;
op3val:0x8080000f; valaddr_reg:x3; val_offset:53025*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53025*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17676:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b610f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb610f; op2val:0x80000000;
op3val:0x8080001f; valaddr_reg:x3; val_offset:53028*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53028*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17677:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b610f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb610f; op2val:0x80000000;
op3val:0x8080003f; valaddr_reg:x3; val_offset:53031*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53031*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17678:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b610f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb610f; op2val:0x80000000;
op3val:0x8080007f; valaddr_reg:x3; val_offset:53034*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53034*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17679:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b610f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb610f; op2val:0x80000000;
op3val:0x808000ff; valaddr_reg:x3; val_offset:53037*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53037*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17680:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b610f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb610f; op2val:0x80000000;
op3val:0x808001ff; valaddr_reg:x3; val_offset:53040*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53040*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17681:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b610f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb610f; op2val:0x80000000;
op3val:0x808003ff; valaddr_reg:x3; val_offset:53043*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53043*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17682:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b610f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb610f; op2val:0x80000000;
op3val:0x808007ff; valaddr_reg:x3; val_offset:53046*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53046*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17683:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b610f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb610f; op2val:0x80000000;
op3val:0x80800fff; valaddr_reg:x3; val_offset:53049*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53049*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17684:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b610f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb610f; op2val:0x80000000;
op3val:0x80801fff; valaddr_reg:x3; val_offset:53052*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53052*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17685:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b610f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb610f; op2val:0x80000000;
op3val:0x80803fff; valaddr_reg:x3; val_offset:53055*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53055*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17686:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b610f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb610f; op2val:0x80000000;
op3val:0x80807fff; valaddr_reg:x3; val_offset:53058*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53058*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17687:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b610f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb610f; op2val:0x80000000;
op3val:0x8080ffff; valaddr_reg:x3; val_offset:53061*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53061*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17688:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b610f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb610f; op2val:0x80000000;
op3val:0x8081ffff; valaddr_reg:x3; val_offset:53064*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53064*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17689:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b610f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb610f; op2val:0x80000000;
op3val:0x8083ffff; valaddr_reg:x3; val_offset:53067*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53067*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17690:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b610f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb610f; op2val:0x80000000;
op3val:0x8087ffff; valaddr_reg:x3; val_offset:53070*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53070*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17691:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b610f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb610f; op2val:0x80000000;
op3val:0x808fffff; valaddr_reg:x3; val_offset:53073*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53073*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17692:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b610f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb610f; op2val:0x80000000;
op3val:0x80999999; valaddr_reg:x3; val_offset:53076*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53076*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17693:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b610f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb610f; op2val:0x80000000;
op3val:0x809fffff; valaddr_reg:x3; val_offset:53079*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53079*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17694:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b610f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb610f; op2val:0x80000000;
op3val:0x80a49249; valaddr_reg:x3; val_offset:53082*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53082*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17695:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b610f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb610f; op2val:0x80000000;
op3val:0x80b33333; valaddr_reg:x3; val_offset:53085*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53085*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17696:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b610f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb610f; op2val:0x80000000;
op3val:0x80b6db6d; valaddr_reg:x3; val_offset:53088*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53088*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17697:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b610f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb610f; op2val:0x80000000;
op3val:0x80bbbbbb; valaddr_reg:x3; val_offset:53091*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53091*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17698:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b610f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb610f; op2val:0x80000000;
op3val:0x80bfffff; valaddr_reg:x3; val_offset:53094*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53094*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17699:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b610f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb610f; op2val:0x80000000;
op3val:0x80c00000; valaddr_reg:x3; val_offset:53097*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53097*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17700:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b610f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb610f; op2val:0x80000000;
op3val:0x80c44444; valaddr_reg:x3; val_offset:53100*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53100*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17701:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b610f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb610f; op2val:0x80000000;
op3val:0x80cccccc; valaddr_reg:x3; val_offset:53103*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53103*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17702:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b610f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb610f; op2val:0x80000000;
op3val:0x80db6db6; valaddr_reg:x3; val_offset:53106*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53106*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17703:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b610f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb610f; op2val:0x80000000;
op3val:0x80e00000; valaddr_reg:x3; val_offset:53109*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53109*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17704:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b610f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb610f; op2val:0x80000000;
op3val:0x80e66666; valaddr_reg:x3; val_offset:53112*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53112*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17705:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b610f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb610f; op2val:0x80000000;
op3val:0x80edb6db; valaddr_reg:x3; val_offset:53115*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53115*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17706:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b610f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb610f; op2val:0x80000000;
op3val:0x80f00000; valaddr_reg:x3; val_offset:53118*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53118*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17707:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b610f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb610f; op2val:0x80000000;
op3val:0x80f80000; valaddr_reg:x3; val_offset:53121*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53121*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17708:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b610f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb610f; op2val:0x80000000;
op3val:0x80fc0000; valaddr_reg:x3; val_offset:53124*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53124*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17709:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b610f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb610f; op2val:0x80000000;
op3val:0x80fe0000; valaddr_reg:x3; val_offset:53127*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53127*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17710:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b610f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb610f; op2val:0x80000000;
op3val:0x80ff0000; valaddr_reg:x3; val_offset:53130*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53130*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17711:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b610f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb610f; op2val:0x80000000;
op3val:0x80ff8000; valaddr_reg:x3; val_offset:53133*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53133*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17712:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b610f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb610f; op2val:0x80000000;
op3val:0x80ffc000; valaddr_reg:x3; val_offset:53136*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53136*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17713:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b610f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb610f; op2val:0x80000000;
op3val:0x80ffe000; valaddr_reg:x3; val_offset:53139*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53139*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17714:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b610f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb610f; op2val:0x80000000;
op3val:0x80fff000; valaddr_reg:x3; val_offset:53142*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53142*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17715:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b610f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb610f; op2val:0x80000000;
op3val:0x80fff800; valaddr_reg:x3; val_offset:53145*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53145*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17716:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b610f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb610f; op2val:0x80000000;
op3val:0x80fffc00; valaddr_reg:x3; val_offset:53148*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53148*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17717:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b610f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb610f; op2val:0x80000000;
op3val:0x80fffe00; valaddr_reg:x3; val_offset:53151*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53151*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17718:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b610f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb610f; op2val:0x80000000;
op3val:0x80ffff00; valaddr_reg:x3; val_offset:53154*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53154*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17719:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b610f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb610f; op2val:0x80000000;
op3val:0x80ffff80; valaddr_reg:x3; val_offset:53157*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53157*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17720:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b610f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb610f; op2val:0x80000000;
op3val:0x80ffffc0; valaddr_reg:x3; val_offset:53160*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53160*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17721:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b610f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb610f; op2val:0x80000000;
op3val:0x80ffffe0; valaddr_reg:x3; val_offset:53163*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53163*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17722:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b610f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb610f; op2val:0x80000000;
op3val:0x80fffff0; valaddr_reg:x3; val_offset:53166*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53166*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17723:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b610f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb610f; op2val:0x80000000;
op3val:0x80fffff8; valaddr_reg:x3; val_offset:53169*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53169*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17724:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b610f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb610f; op2val:0x80000000;
op3val:0x80fffffc; valaddr_reg:x3; val_offset:53172*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53172*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17725:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b610f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb610f; op2val:0x80000000;
op3val:0x80fffffe; valaddr_reg:x3; val_offset:53175*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53175*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17726:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3b610f and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x01 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebb610f; op2val:0x80000000;
op3val:0x80ffffff; valaddr_reg:x3; val_offset:53178*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53178*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17727:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3bb249 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x574a35 and fs3 == 1 and fe3 == 0x78 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebbb249; op2val:0x80574a35;
op3val:0xbc000000; valaddr_reg:x3; val_offset:53181*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53181*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17728:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3bb249 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x574a35 and fs3 == 1 and fe3 == 0x78 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebbb249; op2val:0x80574a35;
op3val:0xbc000001; valaddr_reg:x3; val_offset:53184*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53184*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17729:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3bb249 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x574a35 and fs3 == 1 and fe3 == 0x78 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebbb249; op2val:0x80574a35;
op3val:0xbc000003; valaddr_reg:x3; val_offset:53187*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53187*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17730:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3bb249 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x574a35 and fs3 == 1 and fe3 == 0x78 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebbb249; op2val:0x80574a35;
op3val:0xbc000007; valaddr_reg:x3; val_offset:53190*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53190*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17731:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3bb249 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x574a35 and fs3 == 1 and fe3 == 0x78 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebbb249; op2val:0x80574a35;
op3val:0xbc00000f; valaddr_reg:x3; val_offset:53193*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53193*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17732:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3bb249 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x574a35 and fs3 == 1 and fe3 == 0x78 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebbb249; op2val:0x80574a35;
op3val:0xbc00001f; valaddr_reg:x3; val_offset:53196*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53196*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17733:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3bb249 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x574a35 and fs3 == 1 and fe3 == 0x78 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebbb249; op2val:0x80574a35;
op3val:0xbc00003f; valaddr_reg:x3; val_offset:53199*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53199*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17734:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3bb249 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x574a35 and fs3 == 1 and fe3 == 0x78 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebbb249; op2val:0x80574a35;
op3val:0xbc00007f; valaddr_reg:x3; val_offset:53202*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53202*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17735:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3bb249 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x574a35 and fs3 == 1 and fe3 == 0x78 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebbb249; op2val:0x80574a35;
op3val:0xbc0000ff; valaddr_reg:x3; val_offset:53205*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53205*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17736:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3bb249 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x574a35 and fs3 == 1 and fe3 == 0x78 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebbb249; op2val:0x80574a35;
op3val:0xbc0001ff; valaddr_reg:x3; val_offset:53208*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53208*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17737:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3bb249 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x574a35 and fs3 == 1 and fe3 == 0x78 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebbb249; op2val:0x80574a35;
op3val:0xbc0003ff; valaddr_reg:x3; val_offset:53211*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53211*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17738:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3bb249 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x574a35 and fs3 == 1 and fe3 == 0x78 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebbb249; op2val:0x80574a35;
op3val:0xbc0007ff; valaddr_reg:x3; val_offset:53214*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53214*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17739:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3bb249 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x574a35 and fs3 == 1 and fe3 == 0x78 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebbb249; op2val:0x80574a35;
op3val:0xbc000fff; valaddr_reg:x3; val_offset:53217*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53217*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17740:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3bb249 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x574a35 and fs3 == 1 and fe3 == 0x78 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebbb249; op2val:0x80574a35;
op3val:0xbc001fff; valaddr_reg:x3; val_offset:53220*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53220*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17741:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3bb249 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x574a35 and fs3 == 1 and fe3 == 0x78 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebbb249; op2val:0x80574a35;
op3val:0xbc003fff; valaddr_reg:x3; val_offset:53223*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53223*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17742:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3bb249 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x574a35 and fs3 == 1 and fe3 == 0x78 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebbb249; op2val:0x80574a35;
op3val:0xbc007fff; valaddr_reg:x3; val_offset:53226*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53226*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17743:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3bb249 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x574a35 and fs3 == 1 and fe3 == 0x78 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebbb249; op2val:0x80574a35;
op3val:0xbc00ffff; valaddr_reg:x3; val_offset:53229*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53229*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17744:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3bb249 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x574a35 and fs3 == 1 and fe3 == 0x78 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebbb249; op2val:0x80574a35;
op3val:0xbc01ffff; valaddr_reg:x3; val_offset:53232*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53232*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17745:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3bb249 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x574a35 and fs3 == 1 and fe3 == 0x78 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebbb249; op2val:0x80574a35;
op3val:0xbc03ffff; valaddr_reg:x3; val_offset:53235*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53235*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17746:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3bb249 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x574a35 and fs3 == 1 and fe3 == 0x78 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebbb249; op2val:0x80574a35;
op3val:0xbc07ffff; valaddr_reg:x3; val_offset:53238*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53238*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17747:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3bb249 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x574a35 and fs3 == 1 and fe3 == 0x78 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebbb249; op2val:0x80574a35;
op3val:0xbc0fffff; valaddr_reg:x3; val_offset:53241*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53241*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17748:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3bb249 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x574a35 and fs3 == 1 and fe3 == 0x78 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebbb249; op2val:0x80574a35;
op3val:0xbc1fffff; valaddr_reg:x3; val_offset:53244*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53244*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17749:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3bb249 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x574a35 and fs3 == 1 and fe3 == 0x78 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebbb249; op2val:0x80574a35;
op3val:0xbc3fffff; valaddr_reg:x3; val_offset:53247*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53247*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17750:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3bb249 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x574a35 and fs3 == 1 and fe3 == 0x78 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebbb249; op2val:0x80574a35;
op3val:0xbc400000; valaddr_reg:x3; val_offset:53250*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53250*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17751:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3bb249 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x574a35 and fs3 == 1 and fe3 == 0x78 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebbb249; op2val:0x80574a35;
op3val:0xbc600000; valaddr_reg:x3; val_offset:53253*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53253*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17752:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3bb249 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x574a35 and fs3 == 1 and fe3 == 0x78 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebbb249; op2val:0x80574a35;
op3val:0xbc700000; valaddr_reg:x3; val_offset:53256*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53256*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17753:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3bb249 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x574a35 and fs3 == 1 and fe3 == 0x78 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebbb249; op2val:0x80574a35;
op3val:0xbc780000; valaddr_reg:x3; val_offset:53259*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53259*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17754:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3bb249 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x574a35 and fs3 == 1 and fe3 == 0x78 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebbb249; op2val:0x80574a35;
op3val:0xbc7c0000; valaddr_reg:x3; val_offset:53262*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53262*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17755:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3bb249 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x574a35 and fs3 == 1 and fe3 == 0x78 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebbb249; op2val:0x80574a35;
op3val:0xbc7e0000; valaddr_reg:x3; val_offset:53265*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53265*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17756:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3bb249 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x574a35 and fs3 == 1 and fe3 == 0x78 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebbb249; op2val:0x80574a35;
op3val:0xbc7f0000; valaddr_reg:x3; val_offset:53268*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53268*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17757:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3bb249 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x574a35 and fs3 == 1 and fe3 == 0x78 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebbb249; op2val:0x80574a35;
op3val:0xbc7f8000; valaddr_reg:x3; val_offset:53271*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53271*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17758:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3bb249 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x574a35 and fs3 == 1 and fe3 == 0x78 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebbb249; op2val:0x80574a35;
op3val:0xbc7fc000; valaddr_reg:x3; val_offset:53274*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53274*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17759:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3bb249 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x574a35 and fs3 == 1 and fe3 == 0x78 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebbb249; op2val:0x80574a35;
op3val:0xbc7fe000; valaddr_reg:x3; val_offset:53277*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53277*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17760:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3bb249 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x574a35 and fs3 == 1 and fe3 == 0x78 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebbb249; op2val:0x80574a35;
op3val:0xbc7ff000; valaddr_reg:x3; val_offset:53280*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53280*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17761:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3bb249 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x574a35 and fs3 == 1 and fe3 == 0x78 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebbb249; op2val:0x80574a35;
op3val:0xbc7ff800; valaddr_reg:x3; val_offset:53283*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53283*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17762:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3bb249 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x574a35 and fs3 == 1 and fe3 == 0x78 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebbb249; op2val:0x80574a35;
op3val:0xbc7ffc00; valaddr_reg:x3; val_offset:53286*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53286*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17763:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3bb249 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x574a35 and fs3 == 1 and fe3 == 0x78 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebbb249; op2val:0x80574a35;
op3val:0xbc7ffe00; valaddr_reg:x3; val_offset:53289*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53289*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17764:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3bb249 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x574a35 and fs3 == 1 and fe3 == 0x78 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebbb249; op2val:0x80574a35;
op3val:0xbc7fff00; valaddr_reg:x3; val_offset:53292*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53292*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17765:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3bb249 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x574a35 and fs3 == 1 and fe3 == 0x78 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebbb249; op2val:0x80574a35;
op3val:0xbc7fff80; valaddr_reg:x3; val_offset:53295*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53295*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17766:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3bb249 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x574a35 and fs3 == 1 and fe3 == 0x78 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebbb249; op2val:0x80574a35;
op3val:0xbc7fffc0; valaddr_reg:x3; val_offset:53298*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53298*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17767:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3bb249 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x574a35 and fs3 == 1 and fe3 == 0x78 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebbb249; op2val:0x80574a35;
op3val:0xbc7fffe0; valaddr_reg:x3; val_offset:53301*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53301*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17768:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3bb249 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x574a35 and fs3 == 1 and fe3 == 0x78 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebbb249; op2val:0x80574a35;
op3val:0xbc7ffff0; valaddr_reg:x3; val_offset:53304*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53304*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17769:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3bb249 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x574a35 and fs3 == 1 and fe3 == 0x78 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebbb249; op2val:0x80574a35;
op3val:0xbc7ffff8; valaddr_reg:x3; val_offset:53307*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53307*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17770:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3bb249 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x574a35 and fs3 == 1 and fe3 == 0x78 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebbb249; op2val:0x80574a35;
op3val:0xbc7ffffc; valaddr_reg:x3; val_offset:53310*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53310*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17771:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3bb249 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x574a35 and fs3 == 1 and fe3 == 0x78 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebbb249; op2val:0x80574a35;
op3val:0xbc7ffffe; valaddr_reg:x3; val_offset:53313*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53313*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17772:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3bb249 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x574a35 and fs3 == 1 and fe3 == 0x78 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebbb249; op2val:0x80574a35;
op3val:0xbc7fffff; valaddr_reg:x3; val_offset:53316*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53316*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17773:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3bb249 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x574a35 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebbb249; op2val:0x80574a35;
op3val:0xbf800001; valaddr_reg:x3; val_offset:53319*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53319*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17774:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3bb249 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x574a35 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebbb249; op2val:0x80574a35;
op3val:0xbf800003; valaddr_reg:x3; val_offset:53322*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53322*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17775:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3bb249 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x574a35 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebbb249; op2val:0x80574a35;
op3val:0xbf800007; valaddr_reg:x3; val_offset:53325*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53325*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17776:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3bb249 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x574a35 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebbb249; op2val:0x80574a35;
op3val:0xbf999999; valaddr_reg:x3; val_offset:53328*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53328*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17777:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3bb249 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x574a35 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebbb249; op2val:0x80574a35;
op3val:0xbfa49249; valaddr_reg:x3; val_offset:53331*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53331*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17778:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3bb249 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x574a35 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebbb249; op2val:0x80574a35;
op3val:0xbfb33333; valaddr_reg:x3; val_offset:53334*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53334*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17779:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3bb249 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x574a35 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebbb249; op2val:0x80574a35;
op3val:0xbfb6db6d; valaddr_reg:x3; val_offset:53337*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53337*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17780:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3bb249 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x574a35 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebbb249; op2val:0x80574a35;
op3val:0xbfbbbbbb; valaddr_reg:x3; val_offset:53340*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53340*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17781:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3bb249 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x574a35 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebbb249; op2val:0x80574a35;
op3val:0xbfc44444; valaddr_reg:x3; val_offset:53343*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53343*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17782:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3bb249 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x574a35 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebbb249; op2val:0x80574a35;
op3val:0xbfcccccc; valaddr_reg:x3; val_offset:53346*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53346*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17783:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3bb249 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x574a35 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebbb249; op2val:0x80574a35;
op3val:0xbfdb6db6; valaddr_reg:x3; val_offset:53349*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53349*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17784:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3bb249 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x574a35 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebbb249; op2val:0x80574a35;
op3val:0xbfe66666; valaddr_reg:x3; val_offset:53352*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53352*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17785:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3bb249 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x574a35 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebbb249; op2val:0x80574a35;
op3val:0xbfedb6db; valaddr_reg:x3; val_offset:53355*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53355*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17786:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3bb249 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x574a35 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebbb249; op2val:0x80574a35;
op3val:0xbffffff8; valaddr_reg:x3; val_offset:53358*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53358*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17787:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3bb249 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x574a35 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebbb249; op2val:0x80574a35;
op3val:0xbffffffc; valaddr_reg:x3; val_offset:53361*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53361*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17788:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3bb249 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x574a35 and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebbb249; op2val:0x80574a35;
op3val:0xbffffffe; valaddr_reg:x3; val_offset:53364*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53364*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17789:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3d0af8 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2d561a and fs3 == 0 and fe3 == 0xcf and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebd0af8; op2val:0x402d561a;
op3val:0x67800000; valaddr_reg:x3; val_offset:53367*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53367*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17790:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3d0af8 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2d561a and fs3 == 0 and fe3 == 0xcf and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebd0af8; op2val:0x402d561a;
op3val:0x67800001; valaddr_reg:x3; val_offset:53370*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53370*0 + 3*138*FLEN/8, x4, x1, x2)

inst_17791:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x3d0af8 and fs2 == 0 and fe2 == 0x80 and fm2 == 0x2d561a and fs3 == 0 and fe3 == 0xcf and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ebd0af8; op2val:0x402d561a;
op3val:0x67800003; valaddr_reg:x3; val_offset:53373*0 + 3*138*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 53373*0 + 3*138*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2126206530,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(58720192,32,FLEN)
NAN_BOXED(2126206530,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(58720224,32,FLEN)
NAN_BOXED(2126206530,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(58720240,32,FLEN)
NAN_BOXED(2126206530,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(58720248,32,FLEN)
NAN_BOXED(2126206530,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(58720252,32,FLEN)
NAN_BOXED(2126206530,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(58720254,32,FLEN)
NAN_BOXED(2126206530,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(58720255,32,FLEN)
NAN_BOXED(2126209295,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872256,32,FLEN)
NAN_BOXED(2126209295,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872257,32,FLEN)
NAN_BOXED(2126209295,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872259,32,FLEN)
NAN_BOXED(2126209295,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872263,32,FLEN)
NAN_BOXED(2126209295,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872271,32,FLEN)
NAN_BOXED(2126209295,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872287,32,FLEN)
NAN_BOXED(2126209295,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872319,32,FLEN)
NAN_BOXED(2126209295,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872383,32,FLEN)
NAN_BOXED(2126209295,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872511,32,FLEN)
NAN_BOXED(2126209295,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872767,32,FLEN)
NAN_BOXED(2126209295,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155873279,32,FLEN)
NAN_BOXED(2126209295,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155874303,32,FLEN)
NAN_BOXED(2126209295,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155876351,32,FLEN)
NAN_BOXED(2126209295,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155880447,32,FLEN)
NAN_BOXED(2126209295,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155888639,32,FLEN)
NAN_BOXED(2126209295,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155905023,32,FLEN)
NAN_BOXED(2126209295,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155937791,32,FLEN)
NAN_BOXED(2126209295,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2156003327,32,FLEN)
NAN_BOXED(2126209295,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2156134399,32,FLEN)
NAN_BOXED(2126209295,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2156396543,32,FLEN)
NAN_BOXED(2126209295,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2156920831,32,FLEN)
NAN_BOXED(2126209295,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2157549977,32,FLEN)
NAN_BOXED(2126209295,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2157969407,32,FLEN)
NAN_BOXED(2126209295,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2158269001,32,FLEN)
NAN_BOXED(2126209295,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2159227699,32,FLEN)
NAN_BOXED(2126209295,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2159467373,32,FLEN)
NAN_BOXED(2126209295,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2159786939,32,FLEN)
NAN_BOXED(2126209295,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2160066559,32,FLEN)
NAN_BOXED(2126209295,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2160066560,32,FLEN)
NAN_BOXED(2126209295,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2160346180,32,FLEN)
NAN_BOXED(2126209295,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2160905420,32,FLEN)
NAN_BOXED(2126209295,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2161864118,32,FLEN)
NAN_BOXED(2126209295,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2162163712,32,FLEN)
NAN_BOXED(2126209295,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2162583142,32,FLEN)
NAN_BOXED(2126209295,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2163062491,32,FLEN)
NAN_BOXED(2126209295,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2163212288,32,FLEN)
NAN_BOXED(2126209295,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2163736576,32,FLEN)
NAN_BOXED(2126209295,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2163998720,32,FLEN)
NAN_BOXED(2126209295,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164129792,32,FLEN)
NAN_BOXED(2126209295,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164195328,32,FLEN)
NAN_BOXED(2126209295,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164228096,32,FLEN)
NAN_BOXED(2126209295,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164244480,32,FLEN)
NAN_BOXED(2126209295,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164252672,32,FLEN)
NAN_BOXED(2126209295,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164256768,32,FLEN)
NAN_BOXED(2126209295,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164258816,32,FLEN)
NAN_BOXED(2126209295,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164259840,32,FLEN)
NAN_BOXED(2126209295,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260352,32,FLEN)
NAN_BOXED(2126209295,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260608,32,FLEN)
NAN_BOXED(2126209295,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260736,32,FLEN)
NAN_BOXED(2126209295,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260800,32,FLEN)
NAN_BOXED(2126209295,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260832,32,FLEN)
NAN_BOXED(2126209295,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260848,32,FLEN)
NAN_BOXED(2126209295,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260856,32,FLEN)
NAN_BOXED(2126209295,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260860,32,FLEN)
NAN_BOXED(2126209295,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260862,32,FLEN)
NAN_BOXED(2126209295,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2164260863,32,FLEN)
NAN_BOXED(2126230089,32,FLEN)
NAN_BOXED(2153204277,32,FLEN)
NAN_BOXED(3154116608,32,FLEN)
NAN_BOXED(2126230089,32,FLEN)
NAN_BOXED(2153204277,32,FLEN)
NAN_BOXED(3154116609,32,FLEN)
NAN_BOXED(2126230089,32,FLEN)
NAN_BOXED(2153204277,32,FLEN)
NAN_BOXED(3154116611,32,FLEN)
NAN_BOXED(2126230089,32,FLEN)
NAN_BOXED(2153204277,32,FLEN)
NAN_BOXED(3154116615,32,FLEN)
NAN_BOXED(2126230089,32,FLEN)
NAN_BOXED(2153204277,32,FLEN)
NAN_BOXED(3154116623,32,FLEN)
NAN_BOXED(2126230089,32,FLEN)
NAN_BOXED(2153204277,32,FLEN)
NAN_BOXED(3154116639,32,FLEN)
NAN_BOXED(2126230089,32,FLEN)
NAN_BOXED(2153204277,32,FLEN)
NAN_BOXED(3154116671,32,FLEN)
NAN_BOXED(2126230089,32,FLEN)
NAN_BOXED(2153204277,32,FLEN)
NAN_BOXED(3154116735,32,FLEN)
NAN_BOXED(2126230089,32,FLEN)
NAN_BOXED(2153204277,32,FLEN)
NAN_BOXED(3154116863,32,FLEN)
NAN_BOXED(2126230089,32,FLEN)
NAN_BOXED(2153204277,32,FLEN)
NAN_BOXED(3154117119,32,FLEN)
NAN_BOXED(2126230089,32,FLEN)
NAN_BOXED(2153204277,32,FLEN)
NAN_BOXED(3154117631,32,FLEN)
NAN_BOXED(2126230089,32,FLEN)
NAN_BOXED(2153204277,32,FLEN)
NAN_BOXED(3154118655,32,FLEN)
NAN_BOXED(2126230089,32,FLEN)
NAN_BOXED(2153204277,32,FLEN)
NAN_BOXED(3154120703,32,FLEN)
NAN_BOXED(2126230089,32,FLEN)
NAN_BOXED(2153204277,32,FLEN)
NAN_BOXED(3154124799,32,FLEN)
NAN_BOXED(2126230089,32,FLEN)
NAN_BOXED(2153204277,32,FLEN)
NAN_BOXED(3154132991,32,FLEN)
NAN_BOXED(2126230089,32,FLEN)
NAN_BOXED(2153204277,32,FLEN)
NAN_BOXED(3154149375,32,FLEN)
NAN_BOXED(2126230089,32,FLEN)
NAN_BOXED(2153204277,32,FLEN)
NAN_BOXED(3154182143,32,FLEN)
NAN_BOXED(2126230089,32,FLEN)
NAN_BOXED(2153204277,32,FLEN)
NAN_BOXED(3154247679,32,FLEN)
NAN_BOXED(2126230089,32,FLEN)
NAN_BOXED(2153204277,32,FLEN)
NAN_BOXED(3154378751,32,FLEN)
NAN_BOXED(2126230089,32,FLEN)
NAN_BOXED(2153204277,32,FLEN)
NAN_BOXED(3154640895,32,FLEN)
NAN_BOXED(2126230089,32,FLEN)
NAN_BOXED(2153204277,32,FLEN)
NAN_BOXED(3155165183,32,FLEN)
NAN_BOXED(2126230089,32,FLEN)
NAN_BOXED(2153204277,32,FLEN)
NAN_BOXED(3156213759,32,FLEN)
NAN_BOXED(2126230089,32,FLEN)
NAN_BOXED(2153204277,32,FLEN)
NAN_BOXED(3158310911,32,FLEN)
NAN_BOXED(2126230089,32,FLEN)
NAN_BOXED(2153204277,32,FLEN)
NAN_BOXED(3158310912,32,FLEN)
NAN_BOXED(2126230089,32,FLEN)
NAN_BOXED(2153204277,32,FLEN)
NAN_BOXED(3160408064,32,FLEN)
NAN_BOXED(2126230089,32,FLEN)
NAN_BOXED(2153204277,32,FLEN)
NAN_BOXED(3161456640,32,FLEN)
NAN_BOXED(2126230089,32,FLEN)
NAN_BOXED(2153204277,32,FLEN)
NAN_BOXED(3161980928,32,FLEN)
NAN_BOXED(2126230089,32,FLEN)
NAN_BOXED(2153204277,32,FLEN)
NAN_BOXED(3162243072,32,FLEN)
NAN_BOXED(2126230089,32,FLEN)
NAN_BOXED(2153204277,32,FLEN)
NAN_BOXED(3162374144,32,FLEN)
NAN_BOXED(2126230089,32,FLEN)
NAN_BOXED(2153204277,32,FLEN)
NAN_BOXED(3162439680,32,FLEN)
NAN_BOXED(2126230089,32,FLEN)
NAN_BOXED(2153204277,32,FLEN)
NAN_BOXED(3162472448,32,FLEN)
NAN_BOXED(2126230089,32,FLEN)
NAN_BOXED(2153204277,32,FLEN)
NAN_BOXED(3162488832,32,FLEN)
NAN_BOXED(2126230089,32,FLEN)
NAN_BOXED(2153204277,32,FLEN)
NAN_BOXED(3162497024,32,FLEN)
NAN_BOXED(2126230089,32,FLEN)
NAN_BOXED(2153204277,32,FLEN)
NAN_BOXED(3162501120,32,FLEN)
NAN_BOXED(2126230089,32,FLEN)
NAN_BOXED(2153204277,32,FLEN)
NAN_BOXED(3162503168,32,FLEN)
NAN_BOXED(2126230089,32,FLEN)
NAN_BOXED(2153204277,32,FLEN)
NAN_BOXED(3162504192,32,FLEN)
NAN_BOXED(2126230089,32,FLEN)
NAN_BOXED(2153204277,32,FLEN)
NAN_BOXED(3162504704,32,FLEN)
NAN_BOXED(2126230089,32,FLEN)
NAN_BOXED(2153204277,32,FLEN)
NAN_BOXED(3162504960,32,FLEN)
NAN_BOXED(2126230089,32,FLEN)
NAN_BOXED(2153204277,32,FLEN)
NAN_BOXED(3162505088,32,FLEN)
NAN_BOXED(2126230089,32,FLEN)
NAN_BOXED(2153204277,32,FLEN)
NAN_BOXED(3162505152,32,FLEN)
NAN_BOXED(2126230089,32,FLEN)
NAN_BOXED(2153204277,32,FLEN)
NAN_BOXED(3162505184,32,FLEN)
NAN_BOXED(2126230089,32,FLEN)
NAN_BOXED(2153204277,32,FLEN)
NAN_BOXED(3162505200,32,FLEN)
NAN_BOXED(2126230089,32,FLEN)
NAN_BOXED(2153204277,32,FLEN)
NAN_BOXED(3162505208,32,FLEN)
NAN_BOXED(2126230089,32,FLEN)
NAN_BOXED(2153204277,32,FLEN)
NAN_BOXED(3162505212,32,FLEN)
NAN_BOXED(2126230089,32,FLEN)
NAN_BOXED(2153204277,32,FLEN)
NAN_BOXED(3162505214,32,FLEN)
NAN_BOXED(2126230089,32,FLEN)
NAN_BOXED(2153204277,32,FLEN)
NAN_BOXED(3162505215,32,FLEN)
NAN_BOXED(2126230089,32,FLEN)
NAN_BOXED(2153204277,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2126230089,32,FLEN)
NAN_BOXED(2153204277,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2126230089,32,FLEN)
NAN_BOXED(2153204277,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2126230089,32,FLEN)
NAN_BOXED(2153204277,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2126230089,32,FLEN)
NAN_BOXED(2153204277,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2126230089,32,FLEN)
NAN_BOXED(2153204277,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2126230089,32,FLEN)
NAN_BOXED(2153204277,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2126230089,32,FLEN)
NAN_BOXED(2153204277,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2126230089,32,FLEN)
NAN_BOXED(2153204277,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2126230089,32,FLEN)
NAN_BOXED(2153204277,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2126230089,32,FLEN)
NAN_BOXED(2153204277,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2126230089,32,FLEN)
NAN_BOXED(2153204277,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2126230089,32,FLEN)
NAN_BOXED(2153204277,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2126230089,32,FLEN)
NAN_BOXED(2153204277,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2126230089,32,FLEN)
NAN_BOXED(2153204277,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2126230089,32,FLEN)
NAN_BOXED(2153204277,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2126318328,32,FLEN)
NAN_BOXED(1076712986,32,FLEN)
NAN_BOXED(1736441856,32,FLEN)
NAN_BOXED(2126318328,32,FLEN)
NAN_BOXED(1076712986,32,FLEN)
NAN_BOXED(1736441857,32,FLEN)
NAN_BOXED(2126318328,32,FLEN)
NAN_BOXED(1076712986,32,FLEN)
NAN_BOXED(1736441859,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
