;redcode
;assert 1
	SPL 0, <702
	CMP -207, <-130
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -206, <-130
	MOV -206, <-130
	MOV -246, <-130
	SUB 6, 30
	SUB <0, @2
	MOV -1, <-20
	MOV -1, <-20
	SUB <6, 0
	SUB 0, 30
	MOV -1, <-20
	SUB <6, 0
	SUB -7, <-120
	SUB <-126, 106
	SUB <0, @2
	SPL 0, <702
	MOV -206, <-130
	DJN -1, @-20
	SUB #13, @2
	ADD 210, 30
	MOV -1, <-20
	ADD 73, 10
	SUB #13, @2
	SUB -7, <-120
	ADD 13, @10
	ADD 13, @10
	SUB @121, 106
	SUB @121, 106
	SUB @121, 106
	SPL 0, <702
	SPL 0, <702
	SUB @21, 3
	JMN 0, 0
	SUB -30, 9
	SUB @-127, 100
	SUB @-127, 100
	JMP 700, #2
	SUB @121, 106
	ADD 210, 30
	ADD 13, @16
	CMP <90, @602
	SPL 0, <702
	SPL 0, <702
	SUB @127, 106
	SPL 0, <702
	SPL 0, <702
	SUB <0, 0
	MOV -1, <-20
