$date
	Fri Nov 14 20:33:15 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module CU_tb $end
$var wire 1 ! shift_direction $end
$var wire 3 " shift_amount [2:0] $end
$var wire 1 # out_enable $end
$var wire 1 $ muxsel $end
$var wire 1 % load $end
$var wire 3 & ALUop [2:0] $end
$var reg 1 ' clk $end
$var reg 3 ( cmp0 [2:0] $end
$var reg 3 ) cmp1 [2:0] $end
$var reg 1 * rst $end
$scope module dut $end
$var wire 1 ' clk $end
$var wire 3 + cmp0 [2:0] $end
$var wire 3 , cmp1 [2:0] $end
$var wire 1 * rst $end
$var parameter 2 - S0 $end
$var parameter 2 . S1 $end
$var parameter 2 / S2 $end
$var reg 3 0 ALUop [2:0] $end
$var reg 2 1 NS [1:0] $end
$var reg 2 2 PS [1:0] $end
$var reg 1 % load $end
$var reg 1 $ muxsel $end
$var reg 1 # out_enable $end
$var reg 3 3 shift_amount [2:0] $end
$var reg 1 ! shift_direction $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 /
b1 .
b0 -
$end
#0
$dumpvars
bx 3
b0 2
b1 1
bx 0
bx ,
bx +
0*
bx )
bx (
0'
bx &
1%
x$
0#
bx "
x!
$end
#5000
b0 "
b0 3
0!
b101 &
b101 0
0$
b0 )
b0 ,
b100 (
b100 +
1*
#10000
b10 1
b10 "
b10 3
b0 &
b0 0
1$
b1 2
1'
#20000
0'
#30000
b0 "
b0 3
1#
0$
0%
b10 2
1'
#40000
0'
#45000
