verilog xil_defaultlib -i "../../../../../../../../../Vivado/2025.1/data/rsb/busdef" \
"../../../../SOC_GR0040_REFACTOR.gen/sources_1/ip/regfile16x16/sim/regfile16x16.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
