

================================================================
== Vivado HLS Report for 'mac_addr_filter_v4'
================================================================
* Date:           Tue Mar 19 00:05:45 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        mac_addr_filter_v4
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flva1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     2.940|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------+------------------+-----+-----+-----+-----+----------+
        |                     |                  |  Latency  |  Interval | Pipeline |
        |       Instance      |      Module      | min | max | min | max |   Type   |
        +---------------------+------------------+-----+-----+-----+-----+----------+
        |packet_filtering_U0  |packet_filtering  |    1|    1|    1|    1| function |
        +---------------------+------------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+--------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT  |
+---------------------+---------+-------+---------+--------+
|DSP                  |        -|      -|        -|       -|
|Expression           |        -|      -|        -|       -|
|FIFO                 |        -|      -|        -|       -|
|Instance             |        -|      -|      435|     227|
|Memory               |        -|      -|        -|       -|
|Multiplexer          |        -|      -|        -|       -|
|Register             |        -|      -|        -|       -|
+---------------------+---------+-------+---------+--------+
|Total                |        0|      0|      435|     227|
+---------------------+---------+-------+---------+--------+
|Available SLR        |     2160|   2760|   663360|  331680|
+---------------------+---------+-------+---------+--------+
|Utilization SLR (%)  |        0|      0|    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+
|Available            |     4320|   5520|  1326720|  663360|
+---------------------+---------+-------+---------+--------+
|Utilization (%)      |        0|      0|    ~0   |   ~0   |
+---------------------+---------+-------+---------+--------+

+ Detail: 
    * Instance: 
    +---------------------+------------------+---------+-------+-----+-----+
    |       Instance      |      Module      | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------+------------------+---------+-------+-----+-----+
    |packet_filtering_U0  |packet_filtering  |        0|      0|  435|  227|
    +---------------------+------------------+---------+-------+-----+-----+
    |Total                |                  |        0|      0|  435|  227|
    +---------------------+------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+--------------+--------------------+--------------+
|      RTL Ports     | Dir | Bits|   Protocol   |    Source Object   |    C Type    |
+--------------------+-----+-----+--------------+--------------------+--------------+
|to_shell_V_din      | out |   73|    ap_fifo   |     to_shell_V     |    pointer   |
|to_shell_V_full_n   |  in |    1|    ap_fifo   |     to_shell_V     |    pointer   |
|to_shell_V_write    | out |    1|    ap_fifo   |     to_shell_V     |    pointer   |
|to_pr_V_din         | out |   73|    ap_fifo   |       to_pr_V      |    pointer   |
|to_pr_V_full_n      |  in |    1|    ap_fifo   |       to_pr_V      |    pointer   |
|to_pr_V_write       | out |    1|    ap_fifo   |       to_pr_V      |    pointer   |
|from_eth_V_dout     |  in |   73|    ap_fifo   |     from_eth_V     |    pointer   |
|from_eth_V_empty_n  |  in |    1|    ap_fifo   |     from_eth_V     |    pointer   |
|from_eth_V_read     | out |    1|    ap_fifo   |     from_eth_V     |    pointer   |
|src_mac_addr_V      |  in |   48|    ap_none   |   src_mac_addr_V   |    scalar    |
|debug_bit_V         |  in |    1|    ap_none   |     debug_bit_V    |    scalar    |
|ap_clk              |  in |    1| ap_ctrl_none | mac_addr_filter_v4 | return value |
|ap_rst              |  in |    1| ap_ctrl_none | mac_addr_filter_v4 | return value |
+--------------------+-----+-----+--------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 1 2 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.94>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%debug_bit_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %debug_bit_V)"   --->   Operation 3 'read' 'debug_bit_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%src_mac_addr_V_read = call i48 @_ssdm_op_Read.ap_auto.i48(i48 %src_mac_addr_V)"   --->   Operation 4 'read' 'src_mac_addr_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [2/2] (2.94ns)   --->   "call fastcc void @packet_filtering(i73* %from_eth_V, i73* %to_shell_V, i73* %to_pr_V, i48 %src_mac_addr_V_read, i1 %debug_bit_V_read)"   --->   Operation 5 'call' <Predicate = true> <Delay = 2.94> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str) nounwind" [mac_addr/mac_adddr_filter_v4.cpp:155]   --->   Operation 6 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i73* %from_eth_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i73* %to_pr_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i73* %to_shell_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i73* %from_eth_V), !map !127"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i73* %to_pr_V), !map !137"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i73* %to_shell_V), !map !147"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i48 %src_mac_addr_V), !map !157"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %debug_bit_V), !map !163"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([19 x i8]* @mac_addr_filter_v4_s) nounwind"   --->   Operation 15 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i73* %to_shell_V, [1 x i8]* @p_str, [11 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specifcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i73* %to_pr_V, [1 x i8]* @p_str, [11 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specifcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecIFCore(i73* %from_eth_V, [1 x i8]* @p_str, [11 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specifcore' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [mac_addr/mac_adddr_filter_v4.cpp:168]   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/2] (0.00ns)   --->   "call fastcc void @packet_filtering(i73* %from_eth_V, i73* %to_shell_V, i73* %to_pr_V, i48 %src_mac_addr_V_read, i1 %debug_bit_V_read)"   --->   Operation 20 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "ret void" [mac_addr/mac_adddr_filter_v4.cpp:177]   --->   Operation 21 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ to_shell_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ to_pr_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ from_eth_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ src_mac_addr_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ debug_bit_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ state_V]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ first_packet_org_dat]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ first_packet_org_las]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ first_packet_org_tke]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ first_packet_in_data]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ second_packet_org_da]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ second_packet_org_la]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ second_packet_org_tk]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ app_packet_out_last_s]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
debug_bit_V_read    (read                ) [ 000]
src_mac_addr_V_read (read                ) [ 000]
StgValue_6          (specdataflowpipeline) [ 000]
StgValue_7          (specinterface       ) [ 000]
StgValue_8          (specinterface       ) [ 000]
StgValue_9          (specinterface       ) [ 000]
StgValue_10         (specbitsmap         ) [ 000]
StgValue_11         (specbitsmap         ) [ 000]
StgValue_12         (specbitsmap         ) [ 000]
StgValue_13         (specbitsmap         ) [ 000]
StgValue_14         (specbitsmap         ) [ 000]
StgValue_15         (spectopmodule       ) [ 000]
StgValue_16         (specifcore          ) [ 000]
StgValue_17         (specifcore          ) [ 000]
StgValue_18         (specifcore          ) [ 000]
StgValue_19         (specinterface       ) [ 000]
StgValue_20         (call                ) [ 000]
StgValue_21         (ret                 ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="to_shell_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="to_shell_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="to_pr_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="to_pr_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="from_eth_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="from_eth_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="src_mac_addr_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_mac_addr_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="debug_bit_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="debug_bit_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="state_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="state_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="first_packet_org_dat">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="first_packet_org_dat"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="first_packet_org_las">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="first_packet_org_las"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="first_packet_org_tke">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="first_packet_org_tke"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="first_packet_in_data">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="first_packet_in_data"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="second_packet_org_da">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_packet_org_da"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="second_packet_org_la">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_packet_org_la"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="second_packet_org_tk">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="second_packet_org_tk"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="app_packet_out_last_s">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="app_packet_out_last_s"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i48"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="packet_filtering"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mac_addr_filter_v4_s"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="debug_bit_V_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="debug_bit_V_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="src_mac_addr_V_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="48" slack="0"/>
<pin id="70" dir="0" index="1" bw="48" slack="0"/>
<pin id="71" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_mac_addr_V_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_packet_filtering_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="73" slack="0"/>
<pin id="77" dir="0" index="2" bw="73" slack="0"/>
<pin id="78" dir="0" index="3" bw="73" slack="0"/>
<pin id="79" dir="0" index="4" bw="48" slack="0"/>
<pin id="80" dir="0" index="5" bw="1" slack="0"/>
<pin id="81" dir="0" index="6" bw="4" slack="0"/>
<pin id="82" dir="0" index="7" bw="64" slack="0"/>
<pin id="83" dir="0" index="8" bw="1" slack="0"/>
<pin id="84" dir="0" index="9" bw="8" slack="0"/>
<pin id="85" dir="0" index="10" bw="64" slack="0"/>
<pin id="86" dir="0" index="11" bw="64" slack="0"/>
<pin id="87" dir="0" index="12" bw="1" slack="0"/>
<pin id="88" dir="0" index="13" bw="8" slack="0"/>
<pin id="89" dir="0" index="14" bw="1" slack="0"/>
<pin id="90" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_5/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="66"><net_src comp="28" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="30" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="91"><net_src comp="32" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="92"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="94"><net_src comp="2" pin="0"/><net_sink comp="74" pin=3"/></net>

<net id="95"><net_src comp="68" pin="2"/><net_sink comp="74" pin=4"/></net>

<net id="96"><net_src comp="62" pin="2"/><net_sink comp="74" pin=5"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="74" pin=6"/></net>

<net id="98"><net_src comp="12" pin="0"/><net_sink comp="74" pin=7"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="74" pin=8"/></net>

<net id="100"><net_src comp="16" pin="0"/><net_sink comp="74" pin=9"/></net>

<net id="101"><net_src comp="18" pin="0"/><net_sink comp="74" pin=10"/></net>

<net id="102"><net_src comp="20" pin="0"/><net_sink comp="74" pin=11"/></net>

<net id="103"><net_src comp="22" pin="0"/><net_sink comp="74" pin=12"/></net>

<net id="104"><net_src comp="24" pin="0"/><net_sink comp="74" pin=13"/></net>

<net id="105"><net_src comp="26" pin="0"/><net_sink comp="74" pin=14"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: to_shell_V | {2 }
	Port: to_pr_V | {2 }
	Port: state_V | {1 }
	Port: first_packet_org_dat | {2 }
	Port: first_packet_org_las | {1 }
	Port: first_packet_org_tke | {2 }
	Port: first_packet_in_data | {1 }
	Port: second_packet_org_da | {2 }
	Port: second_packet_org_la | {1 }
	Port: second_packet_org_tk | {2 }
	Port: app_packet_out_last_s | {1 }
 - Input state : 
	Port: mac_addr_filter_v4 : from_eth_V | {1 }
	Port: mac_addr_filter_v4 : src_mac_addr_V | {1 }
	Port: mac_addr_filter_v4 : debug_bit_V | {1 }
	Port: mac_addr_filter_v4 : state_V | {1 }
	Port: mac_addr_filter_v4 : first_packet_org_dat | {2 }
	Port: mac_addr_filter_v4 : first_packet_org_las | {1 }
	Port: mac_addr_filter_v4 : first_packet_org_tke | {2 }
	Port: mac_addr_filter_v4 : first_packet_in_data | {1 }
	Port: mac_addr_filter_v4 : second_packet_org_da | {2 }
	Port: mac_addr_filter_v4 : second_packet_org_la | {1 }
	Port: mac_addr_filter_v4 : second_packet_org_tk | {2 }
	Port: mac_addr_filter_v4 : app_packet_out_last_s | {1 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|   call   |   grp_packet_filtering_fu_74   |  1.837  |   221   |    68   |
|----------|--------------------------------|---------|---------|---------|
|   read   |   debug_bit_V_read_read_fu_62  |    0    |    0    |    0    |
|          | src_mac_addr_V_read_read_fu_68 |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |  1.837  |   221   |    68   |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |   221  |   68   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   221  |   68   |
+-----------+--------+--------+--------+
