#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Dec 11 18:56:47 2019
# Process ID: 4536
# Current directory: D:/Programming_test/ComputerOrganization/Test/Test.runs/synth_1
# Command line: vivado.exe -log CPU_SingleCycle.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU_SingleCycle.tcl
# Log file: D:/Programming_test/ComputerOrganization/Test/Test.runs/synth_1/CPU_SingleCycle.vds
# Journal file: D:/Programming_test/ComputerOrganization/Test/Test.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source CPU_SingleCycle.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 354.996 ; gain = 81.785
Command: synth_design -top CPU_SingleCycle -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5040 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 564.168 ; gain = 185.328
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CPU_SingleCycle' [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/CPU_SingleCycle.v:3]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PC' (1#1) [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/PC.v:3]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:3]
INFO: [Synth 8-4471] merging register 'instruction_memory_reg[62][31:0]' into 'instruction_memory_reg[63][31:0]' [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
INFO: [Synth 8-4471] merging register 'instruction_memory_reg[61][31:0]' into 'instruction_memory_reg[63][31:0]' [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
INFO: [Synth 8-4471] merging register 'instruction_memory_reg[60][31:0]' into 'instruction_memory_reg[63][31:0]' [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
INFO: [Synth 8-4471] merging register 'instruction_memory_reg[59][31:0]' into 'instruction_memory_reg[63][31:0]' [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
INFO: [Synth 8-4471] merging register 'instruction_memory_reg[58][31:0]' into 'instruction_memory_reg[63][31:0]' [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
INFO: [Synth 8-4471] merging register 'instruction_memory_reg[57][31:0]' into 'instruction_memory_reg[63][31:0]' [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
INFO: [Synth 8-4471] merging register 'instruction_memory_reg[56][31:0]' into 'instruction_memory_reg[63][31:0]' [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
INFO: [Synth 8-4471] merging register 'instruction_memory_reg[55][31:0]' into 'instruction_memory_reg[63][31:0]' [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
INFO: [Synth 8-4471] merging register 'instruction_memory_reg[54][31:0]' into 'instruction_memory_reg[63][31:0]' [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
INFO: [Synth 8-4471] merging register 'instruction_memory_reg[53][31:0]' into 'instruction_memory_reg[63][31:0]' [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
INFO: [Synth 8-4471] merging register 'instruction_memory_reg[52][31:0]' into 'instruction_memory_reg[63][31:0]' [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
INFO: [Synth 8-4471] merging register 'instruction_memory_reg[51][31:0]' into 'instruction_memory_reg[63][31:0]' [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
INFO: [Synth 8-4471] merging register 'instruction_memory_reg[50][31:0]' into 'instruction_memory_reg[63][31:0]' [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
INFO: [Synth 8-4471] merging register 'instruction_memory_reg[49][31:0]' into 'instruction_memory_reg[63][31:0]' [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
INFO: [Synth 8-4471] merging register 'instruction_memory_reg[48][31:0]' into 'instruction_memory_reg[63][31:0]' [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
INFO: [Synth 8-4471] merging register 'instruction_memory_reg[47][31:0]' into 'instruction_memory_reg[63][31:0]' [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
INFO: [Synth 8-4471] merging register 'instruction_memory_reg[46][31:0]' into 'instruction_memory_reg[63][31:0]' [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
INFO: [Synth 8-4471] merging register 'instruction_memory_reg[45][31:0]' into 'instruction_memory_reg[63][31:0]' [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
INFO: [Synth 8-4471] merging register 'instruction_memory_reg[44][31:0]' into 'instruction_memory_reg[63][31:0]' [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
INFO: [Synth 8-4471] merging register 'instruction_memory_reg[43][31:0]' into 'instruction_memory_reg[63][31:0]' [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
INFO: [Synth 8-4471] merging register 'instruction_memory_reg[42][31:0]' into 'instruction_memory_reg[63][31:0]' [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
INFO: [Synth 8-4471] merging register 'instruction_memory_reg[41][31:0]' into 'instruction_memory_reg[63][31:0]' [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
INFO: [Synth 8-4471] merging register 'instruction_memory_reg[40][31:0]' into 'instruction_memory_reg[63][31:0]' [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
INFO: [Synth 8-4471] merging register 'instruction_memory_reg[39][31:0]' into 'instruction_memory_reg[63][31:0]' [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
INFO: [Synth 8-4471] merging register 'instruction_memory_reg[38][31:0]' into 'instruction_memory_reg[63][31:0]' [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
INFO: [Synth 8-4471] merging register 'instruction_memory_reg[37][31:0]' into 'instruction_memory_reg[63][31:0]' [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
INFO: [Synth 8-4471] merging register 'instruction_memory_reg[36][31:0]' into 'instruction_memory_reg[63][31:0]' [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
INFO: [Synth 8-4471] merging register 'instruction_memory_reg[35][31:0]' into 'instruction_memory_reg[63][31:0]' [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
INFO: [Synth 8-4471] merging register 'instruction_memory_reg[34][31:0]' into 'instruction_memory_reg[63][31:0]' [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
INFO: [Synth 8-4471] merging register 'instruction_memory_reg[33][31:0]' into 'instruction_memory_reg[63][31:0]' [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
INFO: [Synth 8-4471] merging register 'instruction_memory_reg[32][31:0]' into 'instruction_memory_reg[63][31:0]' [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
INFO: [Synth 8-4471] merging register 'instruction_memory_reg[31][31:0]' into 'instruction_memory_reg[63][31:0]' [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
INFO: [Synth 8-4471] merging register 'instruction_memory_reg[30][31:0]' into 'instruction_memory_reg[63][31:0]' [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
INFO: [Synth 8-4471] merging register 'instruction_memory_reg[29][31:0]' into 'instruction_memory_reg[63][31:0]' [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
INFO: [Synth 8-4471] merging register 'instruction_memory_reg[28][31:0]' into 'instruction_memory_reg[63][31:0]' [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
INFO: [Synth 8-4471] merging register 'instruction_memory_reg[27][31:0]' into 'instruction_memory_reg[63][31:0]' [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
INFO: [Synth 8-4471] merging register 'instruction_memory_reg[26][31:0]' into 'instruction_memory_reg[63][31:0]' [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
INFO: [Synth 8-4471] merging register 'instruction_memory_reg[25][31:0]' into 'instruction_memory_reg[63][31:0]' [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
INFO: [Synth 8-4471] merging register 'instruction_memory_reg[24][31:0]' into 'instruction_memory_reg[63][31:0]' [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
INFO: [Synth 8-4471] merging register 'instruction_memory_reg[23][31:0]' into 'instruction_memory_reg[63][31:0]' [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
INFO: [Synth 8-4471] merging register 'instruction_memory_reg[22][31:0]' into 'instruction_memory_reg[63][31:0]' [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
INFO: [Synth 8-4471] merging register 'instruction_memory_reg[21][31:0]' into 'instruction_memory_reg[63][31:0]' [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
INFO: [Synth 8-4471] merging register 'instruction_memory_reg[20][31:0]' into 'instruction_memory_reg[63][31:0]' [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
INFO: [Synth 8-4471] merging register 'instruction_memory_reg[19][31:0]' into 'instruction_memory_reg[63][31:0]' [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
INFO: [Synth 8-4471] merging register 'instruction_memory_reg[18][31:0]' into 'instruction_memory_reg[63][31:0]' [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
INFO: [Synth 8-4471] merging register 'instruction_memory_reg[17][31:0]' into 'instruction_memory_reg[63][31:0]' [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
INFO: [Synth 8-4471] merging register 'instruction_memory_reg[16][31:0]' into 'instruction_memory_reg[63][31:0]' [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
INFO: [Synth 8-4471] merging register 'instruction_memory_reg[15][31:0]' into 'instruction_memory_reg[63][31:0]' [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
INFO: [Synth 8-4471] merging register 'instruction_memory_reg[14][31:0]' into 'instruction_memory_reg[63][31:0]' [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
INFO: [Synth 8-4471] merging register 'instruction_memory_reg[1][31:0]' into 'instruction_memory_reg[6][31:0]' [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
WARNING: [Synth 8-6014] Unused sequential element instruction_memory_reg[62] was removed.  [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
WARNING: [Synth 8-6014] Unused sequential element instruction_memory_reg[61] was removed.  [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
WARNING: [Synth 8-6014] Unused sequential element instruction_memory_reg[60] was removed.  [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
WARNING: [Synth 8-6014] Unused sequential element instruction_memory_reg[59] was removed.  [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
WARNING: [Synth 8-6014] Unused sequential element instruction_memory_reg[58] was removed.  [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
WARNING: [Synth 8-6014] Unused sequential element instruction_memory_reg[57] was removed.  [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
WARNING: [Synth 8-6014] Unused sequential element instruction_memory_reg[56] was removed.  [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
WARNING: [Synth 8-6014] Unused sequential element instruction_memory_reg[55] was removed.  [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
WARNING: [Synth 8-6014] Unused sequential element instruction_memory_reg[54] was removed.  [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
WARNING: [Synth 8-6014] Unused sequential element instruction_memory_reg[53] was removed.  [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
WARNING: [Synth 8-6014] Unused sequential element instruction_memory_reg[52] was removed.  [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
WARNING: [Synth 8-6014] Unused sequential element instruction_memory_reg[51] was removed.  [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
WARNING: [Synth 8-6014] Unused sequential element instruction_memory_reg[50] was removed.  [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
WARNING: [Synth 8-6014] Unused sequential element instruction_memory_reg[49] was removed.  [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
WARNING: [Synth 8-6014] Unused sequential element instruction_memory_reg[48] was removed.  [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
WARNING: [Synth 8-6014] Unused sequential element instruction_memory_reg[47] was removed.  [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
WARNING: [Synth 8-6014] Unused sequential element instruction_memory_reg[46] was removed.  [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
WARNING: [Synth 8-6014] Unused sequential element instruction_memory_reg[45] was removed.  [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
WARNING: [Synth 8-6014] Unused sequential element instruction_memory_reg[44] was removed.  [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
WARNING: [Synth 8-6014] Unused sequential element instruction_memory_reg[43] was removed.  [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
WARNING: [Synth 8-6014] Unused sequential element instruction_memory_reg[42] was removed.  [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
WARNING: [Synth 8-6014] Unused sequential element instruction_memory_reg[41] was removed.  [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
WARNING: [Synth 8-6014] Unused sequential element instruction_memory_reg[40] was removed.  [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
WARNING: [Synth 8-6014] Unused sequential element instruction_memory_reg[39] was removed.  [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
WARNING: [Synth 8-6014] Unused sequential element instruction_memory_reg[38] was removed.  [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
WARNING: [Synth 8-6014] Unused sequential element instruction_memory_reg[37] was removed.  [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
WARNING: [Synth 8-6014] Unused sequential element instruction_memory_reg[36] was removed.  [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
WARNING: [Synth 8-6014] Unused sequential element instruction_memory_reg[35] was removed.  [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
WARNING: [Synth 8-6014] Unused sequential element instruction_memory_reg[34] was removed.  [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
WARNING: [Synth 8-6014] Unused sequential element instruction_memory_reg[33] was removed.  [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
WARNING: [Synth 8-6014] Unused sequential element instruction_memory_reg[32] was removed.  [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
WARNING: [Synth 8-6014] Unused sequential element instruction_memory_reg[31] was removed.  [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
WARNING: [Synth 8-6014] Unused sequential element instruction_memory_reg[30] was removed.  [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
WARNING: [Synth 8-6014] Unused sequential element instruction_memory_reg[29] was removed.  [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
WARNING: [Synth 8-6014] Unused sequential element instruction_memory_reg[28] was removed.  [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
WARNING: [Synth 8-6014] Unused sequential element instruction_memory_reg[27] was removed.  [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
WARNING: [Synth 8-6014] Unused sequential element instruction_memory_reg[26] was removed.  [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
WARNING: [Synth 8-6014] Unused sequential element instruction_memory_reg[25] was removed.  [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
WARNING: [Synth 8-6014] Unused sequential element instruction_memory_reg[24] was removed.  [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
WARNING: [Synth 8-6014] Unused sequential element instruction_memory_reg[23] was removed.  [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
WARNING: [Synth 8-6014] Unused sequential element instruction_memory_reg[22] was removed.  [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
WARNING: [Synth 8-6014] Unused sequential element instruction_memory_reg[21] was removed.  [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
WARNING: [Synth 8-6014] Unused sequential element instruction_memory_reg[20] was removed.  [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
WARNING: [Synth 8-6014] Unused sequential element instruction_memory_reg[19] was removed.  [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
WARNING: [Synth 8-6014] Unused sequential element instruction_memory_reg[18] was removed.  [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
WARNING: [Synth 8-6014] Unused sequential element instruction_memory_reg[17] was removed.  [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
WARNING: [Synth 8-6014] Unused sequential element instruction_memory_reg[16] was removed.  [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
WARNING: [Synth 8-6014] Unused sequential element instruction_memory_reg[15] was removed.  [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
WARNING: [Synth 8-6014] Unused sequential element instruction_memory_reg[14] was removed.  [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
WARNING: [Synth 8-6014] Unused sequential element instruction_memory_reg[1] was removed.  [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:12]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (2#1) [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/InstructionMemory.v:3]
INFO: [Synth 8-6157] synthesizing module 'Control' [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/Control.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Control' (3#1) [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/Control.v:3]
INFO: [Synth 8-6157] synthesizing module 'Mux_5bits' [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/Mux_5bits.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Mux_5bits' (4#1) [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/Mux_5bits.v:3]
INFO: [Synth 8-6157] synthesizing module 'Register_file' [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/Register_file.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Register_file' (5#1) [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/Register_file.v:1]
INFO: [Synth 8-6157] synthesizing module 'SignExtend' [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/SignExtend.v:3]
INFO: [Synth 8-6155] done synthesizing module 'SignExtend' (6#1) [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/SignExtend.v:3]
INFO: [Synth 8-6157] synthesizing module 'Mux_32Bits' [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/Mux_32bits.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Mux_32Bits' (7#1) [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/Mux_32bits.v:3]
INFO: [Synth 8-6157] synthesizing module 'ALU_Control' [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/ALU_Control.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ALU_Control' (8#1) [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/ALU_Control.v:3]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/ALU.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (9#1) [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/ALU.v:3]
INFO: [Synth 8-6157] synthesizing module 'Data_Memory' [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/Data_Memory.v:3]
WARNING: [Synth 8-5788] Register Read_data_reg in module Data_Memory is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/Data_Memory.v:30]
INFO: [Synth 8-6155] done synthesizing module 'Data_Memory' (10#1) [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/Data_Memory.v:3]
INFO: [Synth 8-6157] synthesizing module 'Add_4' [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/Add_4.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Add_4' (11#1) [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/Add_4.v:3]
INFO: [Synth 8-6157] synthesizing module 'ShiftLeft_2' [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/ShiftLeft_2.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ShiftLeft_2' (12#1) [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/ShiftLeft_2.v:3]
INFO: [Synth 8-6157] synthesizing module 'JAdd' [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/JAdd.v:3]
INFO: [Synth 8-6155] done synthesizing module 'JAdd' (13#1) [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/JAdd.v:3]
INFO: [Synth 8-6157] synthesizing module 'ShiftLeft_26to28' [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/ShiftLeft_26to28.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ShiftLeft_26to28' (14#1) [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/ShiftLeft_26to28.v:3]
INFO: [Synth 8-6155] done synthesizing module 'CPU_SingleCycle' (15#1) [D:/Programming_test/ComputerOrganization/Test/Test.srcs/sources_1/new/CPU_SingleCycle.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 627.238 ; gain = 248.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 627.238 ; gain = 248.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 627.238 ; gain = 248.398
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-5587] ROM size for "ALU_Control" is below threshold of ROM address width. It will be mapped to LUTs
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 678.809 ; gain = 299.969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 112   
+---Muxes : 
	  14 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 7     
	   7 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  64 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 42    
	   7 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 99    
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module InstructionMemory 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 14    
+---Muxes : 
	  14 Input     32 Bit        Muxes := 1     
	  64 Input      4 Bit        Muxes := 1     
Module Control 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module Mux_5bits 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module Register_file 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
	   3 Input      1 Bit        Muxes := 32    
Module SignExtend 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Mux_32Bits 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ALU_Control 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---Muxes : 
	   7 Input     32 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
Module Data_Memory 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 65    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 64    
	   2 Input      1 Bit        Muxes := 6     
Module Add_4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module JAdd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\IM/instruction_memory_reg[4][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[5][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[6][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[7][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[2][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[3][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[8][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[9][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[10][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[11][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[63][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[12][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[13][6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\IM/instruction_memory_reg[4][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[5][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[6][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[7][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[2][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[3][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[8][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[9][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[10][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[11][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[63][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[12][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[13][7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\IM/instruction_memory_reg[4][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[5][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[6][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[7][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[2][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[3][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[8][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[9][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[10][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[11][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[63][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[12][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[13][8] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\IM/instruction_memory_reg[4][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[5][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[6][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[7][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[2][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[3][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[8][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[9][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[10][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[11][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[63][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[12][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[13][9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\IM/instruction_memory_reg[4][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[5][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[6][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[7][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[2][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[3][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[8][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[9][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[10][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[11][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[63][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[12][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[13][10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\IM/instruction_memory_reg[4][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[5][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[6][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[7][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[2][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[3][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[8][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[9][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[10][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[11][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[63][11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\IM/instruction_memory_reg[12][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[13][11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\IM/instruction_memory_reg[4][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[5][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[6][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[7][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[2][12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\IM/instruction_memory_reg[3][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[8][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[9][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[10][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[11][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[63][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[12][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[13][12] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\IM/instruction_memory_reg[4][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IM/instruction_memory_reg[5][13] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[21][29]' (FDCE) to 'RF/Registers_reg[2][29]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[4][29]' (FDCE) to 'RF/Registers_reg[2][29]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[6][29]' (FDCE) to 'RF/Registers_reg[2][29]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[10][29]' (FDCE) to 'RF/Registers_reg[2][29]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[12][29]' (FDCE) to 'RF/Registers_reg[2][29]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[14][29]' (FDCE) to 'RF/Registers_reg[2][29]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[22][29]' (FDCE) to 'RF/Registers_reg[2][29]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[13][29]' (FDCE) to 'RF/Registers_reg[2][29]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[5][29]' (FDCE) to 'RF/Registers_reg[2][29]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[26][29]' (FDCE) to 'RF/Registers_reg[2][29]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[24][29]' (FDCE) to 'RF/Registers_reg[2][29]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[25][29]' (FDCE) to 'RF/Registers_reg[2][29]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[21][30]' (FDCE) to 'RF/Registers_reg[2][30]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[4][30]' (FDCE) to 'RF/Registers_reg[2][30]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[6][30]' (FDCE) to 'RF/Registers_reg[2][30]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[10][30]' (FDCE) to 'RF/Registers_reg[2][30]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[12][30]' (FDCE) to 'RF/Registers_reg[2][30]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[14][30]' (FDCE) to 'RF/Registers_reg[2][30]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[13][30]' (FDCE) to 'RF/Registers_reg[2][30]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[5][30]' (FDCE) to 'RF/Registers_reg[2][30]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[22][30]' (FDCE) to 'RF/Registers_reg[2][30]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[26][30]' (FDCE) to 'RF/Registers_reg[2][30]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[24][30]' (FDCE) to 'RF/Registers_reg[2][30]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[25][30]' (FDCE) to 'RF/Registers_reg[2][30]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[21][31]' (FDCE) to 'RF/Registers_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[4][31]' (FDCE) to 'RF/Registers_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[6][31]' (FDCE) to 'RF/Registers_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[10][31]' (FDCE) to 'RF/Registers_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[12][31]' (FDCE) to 'RF/Registers_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[14][31]' (FDCE) to 'RF/Registers_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[22][31]' (FDCE) to 'RF/Registers_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[13][31]' (FDCE) to 'RF/Registers_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[5][31]' (FDCE) to 'RF/Registers_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[26][31]' (FDCE) to 'RF/Registers_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[24][31]' (FDCE) to 'RF/Registers_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[25][31]' (FDCE) to 'RF/Registers_reg[2][31]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[21][26]' (FDCE) to 'RF/Registers_reg[2][26]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[10][26]' (FDCE) to 'RF/Registers_reg[2][26]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[12][26]' (FDCE) to 'RF/Registers_reg[2][26]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[14][26]' (FDCE) to 'RF/Registers_reg[2][26]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[22][26]' (FDCE) to 'RF/Registers_reg[2][26]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[19][26]' (FDCE) to 'RF/Registers_reg[2][26]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[13][26]' (FDCE) to 'RF/Registers_reg[2][26]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[26][26]' (FDCE) to 'RF/Registers_reg[2][26]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[24][26]' (FDCE) to 'RF/Registers_reg[2][26]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[25][26]' (FDCE) to 'RF/Registers_reg[2][26]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[6][26]' (FDCE) to 'RF/Registers_reg[2][26]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[4][26]' (FDCE) to 'RF/Registers_reg[2][26]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[5][26]' (FDCE) to 'RF/Registers_reg[2][26]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[21][27]' (FDCE) to 'RF/Registers_reg[2][27]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[4][27]' (FDCE) to 'RF/Registers_reg[2][27]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[6][27]' (FDCE) to 'RF/Registers_reg[2][27]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[10][27]' (FDCE) to 'RF/Registers_reg[2][27]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[12][27]' (FDCE) to 'RF/Registers_reg[2][27]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[14][27]' (FDCE) to 'RF/Registers_reg[2][27]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[22][27]' (FDCE) to 'RF/Registers_reg[2][27]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[13][27]' (FDCE) to 'RF/Registers_reg[2][27]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[5][27]' (FDCE) to 'RF/Registers_reg[2][27]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[26][27]' (FDCE) to 'RF/Registers_reg[2][27]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[24][27]' (FDCE) to 'RF/Registers_reg[2][27]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[25][27]' (FDCE) to 'RF/Registers_reg[2][27]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[21][28]' (FDCE) to 'RF/Registers_reg[2][28]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[4][28]' (FDCE) to 'RF/Registers_reg[2][28]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[6][28]' (FDCE) to 'RF/Registers_reg[2][28]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[10][28]' (FDCE) to 'RF/Registers_reg[2][28]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[12][28]' (FDCE) to 'RF/Registers_reg[2][28]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[14][28]' (FDCE) to 'RF/Registers_reg[2][28]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[22][28]' (FDCE) to 'RF/Registers_reg[2][28]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[13][28]' (FDCE) to 'RF/Registers_reg[2][28]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[5][28]' (FDCE) to 'RF/Registers_reg[2][28]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[26][28]' (FDCE) to 'RF/Registers_reg[2][28]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[24][28]' (FDCE) to 'RF/Registers_reg[2][28]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[25][28]' (FDCE) to 'RF/Registers_reg[2][28]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[21][20]' (FDCE) to 'RF/Registers_reg[2][20]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[12][20]' (FDCE) to 'RF/Registers_reg[2][20]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[14][20]' (FDCE) to 'RF/Registers_reg[2][20]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[13][20]' (FDCE) to 'RF/Registers_reg[2][20]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[22][20]' (FDCE) to 'RF/Registers_reg[2][20]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[26][20]' (FDCE) to 'RF/Registers_reg[2][20]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[24][20]' (FDCE) to 'RF/Registers_reg[2][20]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[25][20]' (FDCE) to 'RF/Registers_reg[2][20]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[10][20]' (FDCE) to 'RF/Registers_reg[2][20]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[6][20]' (FDCE) to 'RF/Registers_reg[2][20]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[4][20]' (FDCE) to 'RF/Registers_reg[2][20]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[5][20]' (FDCE) to 'RF/Registers_reg[2][20]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[21][21]' (FDCE) to 'RF/Registers_reg[2][21]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[12][21]' (FDCE) to 'RF/Registers_reg[2][21]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[14][21]' (FDCE) to 'RF/Registers_reg[2][21]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[13][21]' (FDCE) to 'RF/Registers_reg[2][21]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[22][21]' (FDCE) to 'RF/Registers_reg[2][21]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[26][21]' (FDCE) to 'RF/Registers_reg[2][21]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[24][21]' (FDCE) to 'RF/Registers_reg[2][21]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[25][21]' (FDCE) to 'RF/Registers_reg[2][21]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[10][21]' (FDCE) to 'RF/Registers_reg[2][21]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[6][21]' (FDCE) to 'RF/Registers_reg[2][21]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[4][21]' (FDCE) to 'RF/Registers_reg[2][21]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[5][21]' (FDCE) to 'RF/Registers_reg[2][21]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[21][22]' (FDCE) to 'RF/Registers_reg[2][22]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[4][22]' (FDCE) to 'RF/Registers_reg[2][22]'
INFO: [Synth 8-3886] merging instance 'RF/Registers_reg[6][22]' (FDCE) to 'RF/Registers_reg[2][22]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:21 ; elapsed = 00:02:25 . Memory (MB): peak = 1032.215 ; gain = 653.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:32 ; elapsed = 00:02:36 . Memory (MB): peak = 1032.215 ; gain = 653.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:39 ; elapsed = 00:02:43 . Memory (MB): peak = 1032.215 ; gain = 653.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:43 ; elapsed = 00:02:49 . Memory (MB): peak = 1032.215 ; gain = 653.375
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:44 ; elapsed = 00:02:49 . Memory (MB): peak = 1032.215 ; gain = 653.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:44 ; elapsed = 00:02:49 . Memory (MB): peak = 1032.215 ; gain = 653.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:44 ; elapsed = 00:02:49 . Memory (MB): peak = 1032.215 ; gain = 653.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:44 ; elapsed = 00:02:49 . Memory (MB): peak = 1032.215 ; gain = 653.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:44 ; elapsed = 00:02:49 . Memory (MB): peak = 1032.215 ; gain = 653.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    36|
|3     |LUT1   |     2|
|4     |LUT2   |   119|
|5     |LUT3   |   133|
|6     |LUT4   |    85|
|7     |LUT5   |   171|
|8     |LUT6   |   914|
|9     |MUXF7  |   273|
|10    |MUXF8  |   128|
|11    |FDCE   |  2303|
|12    |FDRE   |    32|
|13    |IBUF   |     2|
|14    |OBUF   |    32|
+------+-------+------+

Report Instance Areas: 
+------+------------------+--------------+------+
|      |Instance          |Module        |Cells |
+------+------------------+--------------+------+
|1     |top               |              |  4231|
|2     |  ADD_4_1         |Add_4         |    38|
|3     |  ALU_1           |ALU           |    12|
|4     |  JADD_1          |JAdd          |     8|
|5     |  DM              |Data_Memory   |  3092|
|6     |  PROGRAM_COUNTER |PC            |   552|
|7     |  RF              |Register_file |   494|
+------+------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:44 ; elapsed = 00:02:49 . Memory (MB): peak = 1032.215 ; gain = 653.375
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 51 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:44 ; elapsed = 00:02:49 . Memory (MB): peak = 1032.215 ; gain = 653.375
Synthesis Optimization Complete : Time (s): cpu = 00:02:44 ; elapsed = 00:02:49 . Memory (MB): peak = 1032.215 ; gain = 653.375
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 437 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1032.215 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
292 Infos, 51 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:51 ; elapsed = 00:03:02 . Memory (MB): peak = 1032.215 ; gain = 677.219
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1032.215 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Programming_test/ComputerOrganization/Test/Test.runs/synth_1/CPU_SingleCycle.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CPU_SingleCycle_utilization_synth.rpt -pb CPU_SingleCycle_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 11 19:00:13 2019...
