Vclock clock 0 pulse(0 3.3 500p 1.000E-10 1.000E-10 4.5000E-10 1.0E-9)

Vdata[7] data[7] 0 PWL
+ 0 0.0

Vdata[6] data[6] 0 PWL
+ 0 0.0

Vdata[5] data[5] 0 PWL
+ 0 0.0

Vdata[4] data[4] 0 PWL
+ 0 0.0

Vdata[3] data[3] 0 PWL
+ 0 0.0
+ 8.0000E-9 0.0
+ 8.2000E-9 3.3

Vdata[2] data[2] 0 PWL
+ 0 0.0
+ 4.0000E-9 0.0
+ 4.2000E-9 3.3
+ 8.0000E-9 3.3
+ 8.2000E-9 0.0
+ 1.20000E-8 0.0
+ 1.22000E-8 3.3

Vdata[1] data[1] 0 PWL
+ 0 0.0
+ 2.0000E-9 0.0
+ 2.2000E-9 3.3
+ 4.0000E-9 3.3
+ 4.2000E-9 0.0
+ 6.0000E-9 0.0
+ 6.2000E-9 3.3
+ 8.0000E-9 3.3
+ 8.2000E-9 0.0
+ 1.00000E-8 0.0
+ 1.02000E-8 3.3
+ 1.20000E-8 3.3
+ 1.22000E-8 0.0
+ 1.40000E-8 0.0
+ 1.42000E-8 3.3

Vdata[0] data[0] 0 PWL
+ 0 0.0
+ 1.0000E-9 0.0
+ 1.2000E-9 3.3
+ 2.0000E-9 3.3
+ 2.2000E-9 0.0
+ 3.0000E-9 0.0
+ 3.2000E-9 3.3
+ 4.0000E-9 3.3
+ 4.2000E-9 0.0
+ 5.0000E-9 0.0
+ 5.2000E-9 3.3
+ 6.0000E-9 3.3
+ 6.2000E-9 0.0
+ 7.0000E-9 0.0
+ 7.2000E-9 3.3
+ 8.0000E-9 3.3
+ 8.2000E-9 0.0
+ 9.0000E-9 0.0
+ 9.2000E-9 3.3
+ 1.00000E-8 3.3
+ 1.02000E-8 0.0
+ 1.10000E-8 0.0
+ 1.12000E-8 3.3
+ 1.20000E-8 3.3
+ 1.22000E-8 0.0
+ 1.30000E-8 0.0
+ 1.32000E-8 3.3
+ 1.40000E-8 3.3
+ 1.42000E-8 0.0
+ 1.50000E-8 0.0
+ 1.52000E-8 3.3

Vaddr[0] addr[0] 0 PWL
+ 0 0.0
+ 1.0000E-9 0.0
+ 1.2000E-9 3.3
+ 2.0000E-9 3.3
+ 2.2000E-9 0.0
+ 3.0000E-9 0.0
+ 3.2000E-9 3.3
+ 4.0000E-9 3.3
+ 4.2000E-9 0.0

Vaddr[1] addr[1] 0 PWL
+ 0 0.0
+ 2.0000E-9 0.0
+ 2.2000E-9 3.3
+ 4.0000E-9 3.3
+ 4.2000E-9 0.0

Vaddr[2] addr[2] 0 PWL
+ 0 0.0
+ 4.0000E-9 0.0
+ 4.2000E-9 3.3

Vaddr[3] addr[3] 0 PWL
+ 0 0.0
