#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000023c2d7c3260 .scope module, "processor" "processor" 2 8;
 .timescale -12 -12;
v0000023c2d841120_0 .net "ADR_1_wire", 7 0, v0000023c2d8405e0_0;  1 drivers
v0000023c2d8411c0_0 .net "ADR_2_wire", 7 0, v0000023c2d841bc0_0;  1 drivers
v0000023c2d841260_0 .net "ADR_3_wire", 7 0, v0000023c2d841e40_0;  1 drivers
v0000023c2d841a80_0 .net "ALU_sel_wire", 7 0, v0000023c2d8423e0_0;  1 drivers
v0000023c2d842700_0 .net "IR_load", 0 0, v0000023c2d841f80_0;  1 drivers
RS_0000023c2d7cdc98 .resolv tri, v0000023c2d8367a0_0, v0000023c2d8416c0_0, v0000023c2d840220_0;
v0000023c2d842ac0_0 .net8 "IR_opcode_wire", 7 0, RS_0000023c2d7cdc98;  3 drivers
o0000023c2d7cdf38 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000023c2d842a20_0 .net "IR_operand1_wire", 7 0, o0000023c2d7cdf38;  0 drivers
o0000023c2d7cdf68 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000023c2d842660_0 .net "IR_operand2_wire", 7 0, o0000023c2d7cdf68;  0 drivers
v0000023c2d8428e0_0 .net "MAR_load", 0 0, v0000023c2d842020_0;  1 drivers
v0000023c2d842840_0 .net "PC_adress_wire", 7 0, v0000023c2d8400e0_0;  1 drivers
v0000023c2d842980_0 .net "PC_en_wire", 0 0, v0000023c2d840b80_0;  1 drivers
v0000023c2d842b60_0 .net "PC_inc_wire", 0 0, v0000023c2d840cc0_0;  1 drivers
v0000023c2d8427a0_0 .net "PC_load_wire", 7 0, v0000023c2d8420c0_0;  1 drivers
v0000023c2d842480_0 .net "RAM_instruction_wire", 7 0, v0000023c2d841da0_0;  1 drivers
o0000023c2d7cdbd8 .functor BUFZ 1, C4<z>; HiZ drive
v0000023c2d842520_0 .net "clk", 0 0, o0000023c2d7cdbd8;  0 drivers
RS_0000023c2d7cdf08 .resolv tri, v0000023c2d8422a0_0, L_0000023c2d83f780;
v0000023c2d8425c0_0 .net8 "command_word_wire", 23 0, RS_0000023c2d7cdf08;  2 drivers
v0000023c2d83b0e0_0 .net "compare_result_wire", 2 0, L_0000023c2d83db60;  1 drivers
v0000023c2d83ae60_0 .net "flag_wire", 6 0, v0000023c2d837600_0;  1 drivers
v0000023c2d83c300_0 .net "operand1_wire", 7 0, v0000023c2d841300_0;  1 drivers
v0000023c2d83b180_0 .net "operand2_wire", 7 0, v0000023c2d8402c0_0;  1 drivers
v0000023c2d83c440_0 .net "regReadEnable_wire", 0 0, v0000023c2d840400_0;  1 drivers
v0000023c2d83d3e0_0 .net "regWriteEnable_wire", 0 0, v0000023c2d840f40_0;  1 drivers
o0000023c2d7cece8 .functor BUFZ 1, C4<z>; HiZ drive
v0000023c2d83d0c0_0 .net "rst", 0 0, o0000023c2d7cece8;  0 drivers
v0000023c2d83b720_0 .net "write_data_wire", 7 0, v0000023c2d840040_0;  1 drivers
L_0000023c2d83db60 .concat8 [ 1 1 1 0], v0000023c2d836f20_0, v0000023c2d835ee0_0, v0000023c2d8380a0_0;
L_0000023c2d83f780 .part/pv v0000023c2d840180_0, 8, 8, 24;
S_0000023c2d7c33f0 .scope module, "ArithmeticLogicUnit" "ALU" 2 50, 3 32 0, S_0000023c2d7c3260;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "operand1";
    .port_info 1 /INPUT 8 "operand2";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /OUTPUT 8 "operation_result";
    .port_info 4 /INPUT 8 "ALU_sel";
    .port_info 5 /OUTPUT 7 "Flags";
    .port_info 6 /OUTPUT 1 "eq";
    .port_info 7 /OUTPUT 1 "gt";
    .port_info 8 /OUTPUT 1 "lt";
P_0000023c2d60e030 .param/l "ADD" 1 3 42, C4<00000011>;
P_0000023c2d60e068 .param/l "CMP" 1 3 60, C4<00011000>;
P_0000023c2d60e0a0 .param/l "DEC" 1 3 47, C4<00010010>;
P_0000023c2d60e0d8 .param/l "DIV" 1 3 45, C4<00000110>;
P_0000023c2d60e110 .param/l "INC" 1 3 46, C4<00010000>;
P_0000023c2d60e148 .param/l "L_AND" 1 3 51, C4<00001000>;
P_0000023c2d60e180 .param/l "L_NAND" 1 3 52, C4<00001110>;
P_0000023c2d60e1b8 .param/l "L_NOR" 1 3 53, C4<00001101>;
P_0000023c2d60e1f0 .param/l "L_NOT" 1 3 54, C4<00001010>;
P_0000023c2d60e228 .param/l "L_OR" 1 3 55, C4<00001001>;
P_0000023c2d60e260 .param/l "L_ROL" 1 3 58, C4<00010110>;
P_0000023c2d60e298 .param/l "L_ROR" 1 3 59, C4<00010111>;
P_0000023c2d60e2d0 .param/l "L_XNOR" 1 3 56, C4<00001111>;
P_0000023c2d60e308 .param/l "L_XOR" 1 3 57, C4<00010001>;
P_0000023c2d60e340 .param/l "MOD" 1 3 48, C4<00000111>;
P_0000023c2d60e378 .param/l "MULT" 1 3 44, C4<00000101>;
P_0000023c2d60e3b0 .param/l "SL" 1 3 49, C4<00010100>;
P_0000023c2d60e3e8 .param/l "SR" 1 3 50, C4<00010101>;
P_0000023c2d60e420 .param/l "SUB" 1 3 43, C4<00000100>;
v0000023c2d8374c0_0 .net "ALU_sel", 7 0, v0000023c2d8423e0_0;  alias, 1 drivers
v0000023c2d837600_0 .var "Flags", 6 0;
v0000023c2d8377e0_0 .net "add_carry", 0 0, L_0000023c2d7c19f0;  1 drivers
v0000023c2d8383c0_0 .net "add_result", 7 0, L_0000023c2d83ad20;  1 drivers
v0000023c2d837e20_0 .net "and_result", 7 0, v0000023c2d814e40_0;  1 drivers
v0000023c2d836200_0 .net "clk", 0 0, o0000023c2d7cdbd8;  alias, 0 drivers
v0000023c2d837880_0 .net "dec_carry", 0 0, L_0000023c2d84fa50;  1 drivers
v0000023c2d8371a0_0 .net "decrement_result", 7 0, L_0000023c2d83e7e0;  1 drivers
v0000023c2d837f60_0 .net "div_rest", 7 0, v0000023c2d8265c0_0;  1 drivers
v0000023c2d8363e0_0 .net "div_result", 7 0, v0000023c2d825f80_0;  1 drivers
v0000023c2d836f20_0 .var "eq", 0 0;
v0000023c2d835ee0_0 .var "gt", 0 0;
v0000023c2d837a60_0 .net "inc_carry", 0 0, L_0000023c2d847630;  1 drivers
v0000023c2d838000_0 .net "increment_result", 7 0, L_0000023c2d83dc00;  1 drivers
v0000023c2d8380a0_0 .var "lt", 0 0;
v0000023c2d836020_0 .net "mod_result", 7 0, v0000023c2d8221c0_0;  1 drivers
v0000023c2d835c60_0 .net "mult_result", 7 0, v0000023c2d82e520_0;  1 drivers
v0000023c2d835da0_0 .net "nand_result", 7 0, v0000023c2d82e480_0;  1 drivers
v0000023c2d836480_0 .net "nor_result", 7 0, v0000023c2d82d6c0_0;  1 drivers
v0000023c2d836520_0 .net "not_result", 7 0, v0000023c2d82e980_0;  1 drivers
v0000023c2d836660_0 .net "operand1", 7 0, v0000023c2d841300_0;  alias, 1 drivers
v0000023c2d836700_0 .net "operand2", 7 0, v0000023c2d8402c0_0;  alias, 1 drivers
v0000023c2d8367a0_0 .var "operation_result", 7 0;
v0000023c2d836840_0 .net "or_result", 7 0, v0000023c2d82dd00_0;  1 drivers
v0000023c2d836980_0 .net "rol_result", 7 0, L_0000023c2d83f3c0;  1 drivers
v0000023c2d836a20_0 .net "ror_result", 7 0, L_0000023c2d83f1e0;  1 drivers
v0000023c2d836ac0_0 .net "sl_result", 7 0, L_0000023c2d83f320;  1 drivers
v0000023c2d836b60_0 .net "sr_result", 7 0, L_0000023c2d83e240;  1 drivers
v0000023c2d836c00_0 .net "sub_carry", 0 0, L_0000023c2d845e20;  1 drivers
v0000023c2d836ca0_0 .net "sub_result", 7 0, L_0000023c2d83d020;  1 drivers
v0000023c2d836de0_0 .net "xnor_result", 7 0, v0000023c2d837380_0;  1 drivers
v0000023c2d8414e0_0 .net "xor_result", 7 0, v0000023c2d838140_0;  1 drivers
E_0000023c2d7af2e0 .event posedge, v0000023c2d836200_0;
S_0000023c2d60d6f0 .scope module, "adder" "full_adder8b" 3 63, 4 23 0, S_0000023c2d7c33f0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 8 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 8 "numf1";
    .port_info 3 /INPUT 8 "numf2";
v0000023c2d812dc0_0 .net "c_outc", 0 0, L_0000023c2d7c19f0;  alias, 1 drivers
v0000023c2d813b80_0 .net "cin1", 0 0, L_0000023c2d7c0e90;  1 drivers
v0000023c2d813360_0 .net "csum", 7 0, L_0000023c2d83ad20;  alias, 1 drivers
v0000023c2d814d00_0 .net "numf1", 7 0, v0000023c2d841300_0;  alias, 1 drivers
v0000023c2d815160_0 .net "numf2", 7 0, v0000023c2d8402c0_0;  alias, 1 drivers
L_0000023c2d83c3a0 .part v0000023c2d841300_0, 0, 4;
L_0000023c2d83c4e0 .part v0000023c2d8402c0_0, 0, 4;
L_0000023c2d83ad20 .concat8 [ 4 4 0 0], L_0000023c2d83b2c0, L_0000023c2d83c620;
L_0000023c2d83c760 .part v0000023c2d841300_0, 4, 4;
L_0000023c2d83b4a0 .part v0000023c2d8402c0_0, 4, 4;
S_0000023c2d60d880 .scope module, "FULL_ADDER4b1" "full_adder4b" 4 25, 4 15 0, S_0000023c2d60d6f0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 4 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 4 "numf1";
    .port_info 3 /INPUT 4 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000023c2d860088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023c2d80bf50_0 .net "c_in", 0 0, L_0000023c2d860088;  1 drivers
v0000023c2d80c770_0 .net "c_outc", 0 0, L_0000023c2d7c0e90;  alias, 1 drivers
v0000023c2d80c1d0_0 .net "cin1", 0 0, L_0000023c2d7c2400;  1 drivers
v0000023c2d80c810_0 .net "cin2", 0 0, L_0000023c2d7c20f0;  1 drivers
v0000023c2d80cd10_0 .net "cin3", 0 0, L_0000023c2d7c0fe0;  1 drivers
v0000023c2d80bcd0_0 .net "csum", 3 0, L_0000023c2d83b2c0;  1 drivers
v0000023c2d80c950_0 .net "numf1", 3 0, L_0000023c2d83c3a0;  1 drivers
v0000023c2d80c9f0_0 .net "numf2", 3 0, L_0000023c2d83c4e0;  1 drivers
L_0000023c2d83c6c0 .part L_0000023c2d83c3a0, 0, 1;
L_0000023c2d83cee0 .part L_0000023c2d83c4e0, 0, 1;
L_0000023c2d83b220 .part L_0000023c2d83c3a0, 1, 1;
L_0000023c2d83afa0 .part L_0000023c2d83c4e0, 1, 1;
L_0000023c2d83c1c0 .part L_0000023c2d83c3a0, 2, 1;
L_0000023c2d83c260 .part L_0000023c2d83c4e0, 2, 1;
L_0000023c2d83b2c0 .concat8 [ 1 1 1 1], L_0000023c2d7c2a20, L_0000023c2d7c24e0, L_0000023c2d7c2320, L_0000023c2d7c10c0;
L_0000023c2d83c940 .part L_0000023c2d83c3a0, 3, 1;
L_0000023c2d83bfe0 .part L_0000023c2d83c4e0, 3, 1;
S_0000023c2d5fe6e0 .scope module, "FULL_ADDER1" "full_adder" 4 17, 4 8 0, S_0000023c2d60d880;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000023c2d7c2400 .functor OR 1, L_0000023c2d7c1bb0, L_0000023c2d7c1fa0, C4<0>, C4<0>;
v0000023c2d779af0_0 .net "aux_out", 0 0, L_0000023c2d7c1fa0;  1 drivers
v0000023c2d779f50_0 .net "aux_out2", 0 0, L_0000023c2d7c1bb0;  1 drivers
v0000023c2d77a130_0 .net "aux_sum", 0 0, L_0000023c2d7c11a0;  1 drivers
v0000023c2d779ff0_0 .net "c_in", 0 0, L_0000023c2d860088;  alias, 1 drivers
v0000023c2d77a450_0 .net "c_outc", 0 0, L_0000023c2d7c2400;  alias, 1 drivers
v0000023c2d77a4f0_0 .net "csum", 0 0, L_0000023c2d7c2a20;  1 drivers
v0000023c2d77a590_0 .net "numf1", 0 0, L_0000023c2d83c6c0;  1 drivers
v0000023c2d77a630_0 .net "numf2", 0 0, L_0000023c2d83cee0;  1 drivers
S_0000023c2d5fe870 .scope module, "HALF_ADDER1" "half_adder" 4 10, 4 3 0, S_0000023c2d5fe6e0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c2d7c11a0 .functor XOR 1, L_0000023c2d83c6c0, L_0000023c2d83cee0, C4<0>, C4<0>;
L_0000023c2d7c1fa0 .functor AND 1, L_0000023c2d83c6c0, L_0000023c2d83cee0, C4<1>, C4<1>;
v0000023c2d779a50_0 .net "c_out", 0 0, L_0000023c2d7c1fa0;  alias, 1 drivers
v0000023c2d778d30_0 .net "num1", 0 0, L_0000023c2d83c6c0;  alias, 1 drivers
v0000023c2d77a9f0_0 .net "num2", 0 0, L_0000023c2d83cee0;  alias, 1 drivers
v0000023c2d7797d0_0 .net "sum", 0 0, L_0000023c2d7c11a0;  alias, 1 drivers
S_0000023c2d5f4780 .scope module, "HALF_ADDER2" "half_adder" 4 11, 4 3 0, S_0000023c2d5fe6e0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c2d7c2a20 .functor XOR 1, L_0000023c2d860088, L_0000023c2d7c11a0, C4<0>, C4<0>;
L_0000023c2d7c1bb0 .functor AND 1, L_0000023c2d860088, L_0000023c2d7c11a0, C4<1>, C4<1>;
v0000023c2d779eb0_0 .net "c_out", 0 0, L_0000023c2d7c1bb0;  alias, 1 drivers
v0000023c2d779910_0 .net "num1", 0 0, L_0000023c2d860088;  alias, 1 drivers
v0000023c2d7799b0_0 .net "num2", 0 0, L_0000023c2d7c11a0;  alias, 1 drivers
v0000023c2d77a950_0 .net "sum", 0 0, L_0000023c2d7c2a20;  alias, 1 drivers
S_0000023c2d5f4910 .scope module, "FULL_ADDER2" "full_adder" 4 18, 4 8 0, S_0000023c2d60d880;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000023c2d7c20f0 .functor OR 1, L_0000023c2d7c27f0, L_0000023c2d7c1210, C4<0>, C4<0>;
v0000023c2d778e70_0 .net "aux_out", 0 0, L_0000023c2d7c1210;  1 drivers
v0000023c2d778f10_0 .net "aux_out2", 0 0, L_0000023c2d7c27f0;  1 drivers
v0000023c2d7790f0_0 .net "aux_sum", 0 0, L_0000023c2d7c1b40;  1 drivers
v0000023c2d80d710_0 .net "c_in", 0 0, L_0000023c2d7c2400;  alias, 1 drivers
v0000023c2d80cf90_0 .net "c_outc", 0 0, L_0000023c2d7c20f0;  alias, 1 drivers
v0000023c2d80c090_0 .net "csum", 0 0, L_0000023c2d7c24e0;  1 drivers
v0000023c2d80d2b0_0 .net "numf1", 0 0, L_0000023c2d83b220;  1 drivers
v0000023c2d80bc30_0 .net "numf2", 0 0, L_0000023c2d83afa0;  1 drivers
S_0000023c2d601c80 .scope module, "HALF_ADDER1" "half_adder" 4 10, 4 3 0, S_0000023c2d5f4910;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c2d7c1b40 .functor XOR 1, L_0000023c2d83b220, L_0000023c2d83afa0, C4<0>, C4<0>;
L_0000023c2d7c1210 .functor AND 1, L_0000023c2d83b220, L_0000023c2d83afa0, C4<1>, C4<1>;
v0000023c2d77a6d0_0 .net "c_out", 0 0, L_0000023c2d7c1210;  alias, 1 drivers
v0000023c2d7794b0_0 .net "num1", 0 0, L_0000023c2d83b220;  alias, 1 drivers
v0000023c2d778fb0_0 .net "num2", 0 0, L_0000023c2d83afa0;  alias, 1 drivers
v0000023c2d77a770_0 .net "sum", 0 0, L_0000023c2d7c1b40;  alias, 1 drivers
S_0000023c2d601e10 .scope module, "HALF_ADDER2" "half_adder" 4 11, 4 3 0, S_0000023c2d5f4910;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c2d7c24e0 .functor XOR 1, L_0000023c2d7c2400, L_0000023c2d7c1b40, C4<0>, C4<0>;
L_0000023c2d7c27f0 .functor AND 1, L_0000023c2d7c2400, L_0000023c2d7c1b40, C4<1>, C4<1>;
v0000023c2d77aa90_0 .net "c_out", 0 0, L_0000023c2d7c27f0;  alias, 1 drivers
v0000023c2d77ab30_0 .net "num1", 0 0, L_0000023c2d7c2400;  alias, 1 drivers
v0000023c2d779230_0 .net "num2", 0 0, L_0000023c2d7c1b40;  alias, 1 drivers
v0000023c2d778dd0_0 .net "sum", 0 0, L_0000023c2d7c24e0;  alias, 1 drivers
S_0000023c2d5e6f80 .scope module, "FULL_ADDER3" "full_adder" 4 19, 4 8 0, S_0000023c2d60d880;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000023c2d7c0fe0 .functor OR 1, L_0000023c2d7c21d0, L_0000023c2d7c14b0, C4<0>, C4<0>;
v0000023c2d80beb0_0 .net "aux_out", 0 0, L_0000023c2d7c14b0;  1 drivers
v0000023c2d80c3b0_0 .net "aux_out2", 0 0, L_0000023c2d7c21d0;  1 drivers
v0000023c2d80c8b0_0 .net "aux_sum", 0 0, L_0000023c2d7c0f70;  1 drivers
v0000023c2d80c450_0 .net "c_in", 0 0, L_0000023c2d7c20f0;  alias, 1 drivers
v0000023c2d80c590_0 .net "c_outc", 0 0, L_0000023c2d7c0fe0;  alias, 1 drivers
v0000023c2d80d5d0_0 .net "csum", 0 0, L_0000023c2d7c2320;  1 drivers
v0000023c2d80bff0_0 .net "numf1", 0 0, L_0000023c2d83c1c0;  1 drivers
v0000023c2d80c4f0_0 .net "numf2", 0 0, L_0000023c2d83c260;  1 drivers
S_0000023c2d5e7110 .scope module, "HALF_ADDER1" "half_adder" 4 10, 4 3 0, S_0000023c2d5e6f80;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c2d7c0f70 .functor XOR 1, L_0000023c2d83c1c0, L_0000023c2d83c260, C4<0>, C4<0>;
L_0000023c2d7c14b0 .functor AND 1, L_0000023c2d83c1c0, L_0000023c2d83c260, C4<1>, C4<1>;
v0000023c2d80d490_0 .net "c_out", 0 0, L_0000023c2d7c14b0;  alias, 1 drivers
v0000023c2d80d030_0 .net "num1", 0 0, L_0000023c2d83c1c0;  alias, 1 drivers
v0000023c2d80d530_0 .net "num2", 0 0, L_0000023c2d83c260;  alias, 1 drivers
v0000023c2d80d0d0_0 .net "sum", 0 0, L_0000023c2d7c0f70;  alias, 1 drivers
S_0000023c2d604240 .scope module, "HALF_ADDER2" "half_adder" 4 11, 4 3 0, S_0000023c2d5e6f80;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c2d7c2320 .functor XOR 1, L_0000023c2d7c20f0, L_0000023c2d7c0f70, C4<0>, C4<0>;
L_0000023c2d7c21d0 .functor AND 1, L_0000023c2d7c20f0, L_0000023c2d7c0f70, C4<1>, C4<1>;
v0000023c2d80c270_0 .net "c_out", 0 0, L_0000023c2d7c21d0;  alias, 1 drivers
v0000023c2d80c310_0 .net "num1", 0 0, L_0000023c2d7c20f0;  alias, 1 drivers
v0000023c2d80d7b0_0 .net "num2", 0 0, L_0000023c2d7c0f70;  alias, 1 drivers
v0000023c2d80d170_0 .net "sum", 0 0, L_0000023c2d7c2320;  alias, 1 drivers
S_0000023c2d6043d0 .scope module, "FULL_ADDER4" "full_adder" 4 20, 4 8 0, S_0000023c2d60d880;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000023c2d7c0e90 .functor OR 1, L_0000023c2d7c1c90, L_0000023c2d7c1c20, C4<0>, C4<0>;
v0000023c2d80d850_0 .net "aux_out", 0 0, L_0000023c2d7c1c20;  1 drivers
v0000023c2d80d8f0_0 .net "aux_out2", 0 0, L_0000023c2d7c1c90;  1 drivers
v0000023c2d80d990_0 .net "aux_sum", 0 0, L_0000023c2d7c22b0;  1 drivers
v0000023c2d80c130_0 .net "c_in", 0 0, L_0000023c2d7c0fe0;  alias, 1 drivers
v0000023c2d80c6d0_0 .net "c_outc", 0 0, L_0000023c2d7c0e90;  alias, 1 drivers
v0000023c2d80da30_0 .net "csum", 0 0, L_0000023c2d7c10c0;  1 drivers
v0000023c2d80bb90_0 .net "numf1", 0 0, L_0000023c2d83c940;  1 drivers
v0000023c2d80cef0_0 .net "numf2", 0 0, L_0000023c2d83bfe0;  1 drivers
S_0000023c2d6029b0 .scope module, "HALF_ADDER1" "half_adder" 4 10, 4 3 0, S_0000023c2d6043d0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c2d7c22b0 .functor XOR 1, L_0000023c2d83c940, L_0000023c2d83bfe0, C4<0>, C4<0>;
L_0000023c2d7c1c20 .functor AND 1, L_0000023c2d83c940, L_0000023c2d83bfe0, C4<1>, C4<1>;
v0000023c2d80d350_0 .net "c_out", 0 0, L_0000023c2d7c1c20;  alias, 1 drivers
v0000023c2d80d210_0 .net "num1", 0 0, L_0000023c2d83c940;  alias, 1 drivers
v0000023c2d80cbd0_0 .net "num2", 0 0, L_0000023c2d83bfe0;  alias, 1 drivers
v0000023c2d80c630_0 .net "sum", 0 0, L_0000023c2d7c22b0;  alias, 1 drivers
S_0000023c2d602b40 .scope module, "HALF_ADDER2" "half_adder" 4 11, 4 3 0, S_0000023c2d6043d0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c2d7c10c0 .functor XOR 1, L_0000023c2d7c0fe0, L_0000023c2d7c22b0, C4<0>, C4<0>;
L_0000023c2d7c1c90 .functor AND 1, L_0000023c2d7c0fe0, L_0000023c2d7c22b0, C4<1>, C4<1>;
v0000023c2d80cc70_0 .net "c_out", 0 0, L_0000023c2d7c1c90;  alias, 1 drivers
v0000023c2d80d3f0_0 .net "num1", 0 0, L_0000023c2d7c0fe0;  alias, 1 drivers
v0000023c2d80bd70_0 .net "num2", 0 0, L_0000023c2d7c22b0;  alias, 1 drivers
v0000023c2d80d670_0 .net "sum", 0 0, L_0000023c2d7c10c0;  alias, 1 drivers
S_0000023c2d602260 .scope module, "FULL_ADDER4b2" "full_adder4b" 4 26, 4 15 0, S_0000023c2d60d6f0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 4 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 4 "numf1";
    .port_info 3 /INPUT 4 "numf2";
    .port_info 4 /INPUT 1 "c_in";
v0000023c2d8146c0_0 .net "c_in", 0 0, L_0000023c2d7c0e90;  alias, 1 drivers
v0000023c2d813720_0 .net "c_outc", 0 0, L_0000023c2d7c19f0;  alias, 1 drivers
v0000023c2d812d20_0 .net "cin1", 0 0, L_0000023c2d7c25c0;  1 drivers
v0000023c2d8149e0_0 .net "cin2", 0 0, L_0000023c2d7c1ec0;  1 drivers
v0000023c2d814620_0 .net "cin3", 0 0, L_0000023c2d7c2940;  1 drivers
v0000023c2d813540_0 .net "csum", 3 0, L_0000023c2d83c620;  1 drivers
v0000023c2d8135e0_0 .net "numf1", 3 0, L_0000023c2d83c760;  1 drivers
v0000023c2d8150c0_0 .net "numf2", 3 0, L_0000023c2d83b4a0;  1 drivers
L_0000023c2d83b360 .part L_0000023c2d83c760, 0, 1;
L_0000023c2d83c9e0 .part L_0000023c2d83b4a0, 0, 1;
L_0000023c2d83b040 .part L_0000023c2d83c760, 1, 1;
L_0000023c2d83d160 .part L_0000023c2d83b4a0, 1, 1;
L_0000023c2d83c580 .part L_0000023c2d83c760, 2, 1;
L_0000023c2d83b400 .part L_0000023c2d83b4a0, 2, 1;
L_0000023c2d83c620 .concat8 [ 1 1 1 1], L_0000023c2d7c1600, L_0000023c2d7c26a0, L_0000023c2d7c2860, L_0000023c2d7c1d70;
L_0000023c2d83ca80 .part L_0000023c2d83c760, 3, 1;
L_0000023c2d83d200 .part L_0000023c2d83b4a0, 3, 1;
S_0000023c2d80e050 .scope module, "FULL_ADDER1" "full_adder" 4 17, 4 8 0, S_0000023c2d602260;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000023c2d7c25c0 .functor OR 1, L_0000023c2d7c2160, L_0000023c2d7c0f00, C4<0>, C4<0>;
v0000023c2d80eed0_0 .net "aux_out", 0 0, L_0000023c2d7c0f00;  1 drivers
v0000023c2d80ff10_0 .net "aux_out2", 0 0, L_0000023c2d7c2160;  1 drivers
v0000023c2d80ffb0_0 .net "aux_sum", 0 0, L_0000023c2d7c2780;  1 drivers
v0000023c2d8109b0_0 .net "c_in", 0 0, L_0000023c2d7c0e90;  alias, 1 drivers
v0000023c2d80f8d0_0 .net "c_outc", 0 0, L_0000023c2d7c25c0;  alias, 1 drivers
v0000023c2d80ecf0_0 .net "csum", 0 0, L_0000023c2d7c1600;  1 drivers
v0000023c2d80f330_0 .net "numf1", 0 0, L_0000023c2d83b360;  1 drivers
v0000023c2d80fc90_0 .net "numf2", 0 0, L_0000023c2d83c9e0;  1 drivers
S_0000023c2d80e1e0 .scope module, "HALF_ADDER1" "half_adder" 4 10, 4 3 0, S_0000023c2d80e050;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c2d7c2780 .functor XOR 1, L_0000023c2d83b360, L_0000023c2d83c9e0, C4<0>, C4<0>;
L_0000023c2d7c0f00 .functor AND 1, L_0000023c2d83b360, L_0000023c2d83c9e0, C4<1>, C4<1>;
v0000023c2d80be10_0 .net "c_out", 0 0, L_0000023c2d7c0f00;  alias, 1 drivers
v0000023c2d80ca90_0 .net "num1", 0 0, L_0000023c2d83b360;  alias, 1 drivers
v0000023c2d80cb30_0 .net "num2", 0 0, L_0000023c2d83c9e0;  alias, 1 drivers
v0000023c2d80cdb0_0 .net "sum", 0 0, L_0000023c2d7c2780;  alias, 1 drivers
S_0000023c2d80dba0 .scope module, "HALF_ADDER2" "half_adder" 4 11, 4 3 0, S_0000023c2d80e050;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c2d7c1600 .functor XOR 1, L_0000023c2d7c0e90, L_0000023c2d7c2780, C4<0>, C4<0>;
L_0000023c2d7c2160 .functor AND 1, L_0000023c2d7c0e90, L_0000023c2d7c2780, C4<1>, C4<1>;
v0000023c2d80ce50_0 .net "c_out", 0 0, L_0000023c2d7c2160;  alias, 1 drivers
v0000023c2d80ee30_0 .net "num1", 0 0, L_0000023c2d7c0e90;  alias, 1 drivers
v0000023c2d80f970_0 .net "num2", 0 0, L_0000023c2d7c2780;  alias, 1 drivers
v0000023c2d80f830_0 .net "sum", 0 0, L_0000023c2d7c1600;  alias, 1 drivers
S_0000023c2d80e370 .scope module, "FULL_ADDER2" "full_adder" 4 18, 4 8 0, S_0000023c2d602260;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000023c2d7c1ec0 .functor OR 1, L_0000023c2d7c1980, L_0000023c2d7c2390, C4<0>, C4<0>;
v0000023c2d8104b0_0 .net "aux_out", 0 0, L_0000023c2d7c2390;  1 drivers
v0000023c2d80ef70_0 .net "aux_out2", 0 0, L_0000023c2d7c1980;  1 drivers
v0000023c2d810690_0 .net "aux_sum", 0 0, L_0000023c2d7c2630;  1 drivers
v0000023c2d80f5b0_0 .net "c_in", 0 0, L_0000023c2d7c25c0;  alias, 1 drivers
v0000023c2d80f1f0_0 .net "c_outc", 0 0, L_0000023c2d7c1ec0;  alias, 1 drivers
v0000023c2d80f510_0 .net "csum", 0 0, L_0000023c2d7c26a0;  1 drivers
v0000023c2d810870_0 .net "numf1", 0 0, L_0000023c2d83b040;  1 drivers
v0000023c2d8100f0_0 .net "numf2", 0 0, L_0000023c2d83d160;  1 drivers
S_0000023c2d80e9b0 .scope module, "HALF_ADDER1" "half_adder" 4 10, 4 3 0, S_0000023c2d80e370;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c2d7c2630 .functor XOR 1, L_0000023c2d83b040, L_0000023c2d83d160, C4<0>, C4<0>;
L_0000023c2d7c2390 .functor AND 1, L_0000023c2d83b040, L_0000023c2d83d160, C4<1>, C4<1>;
v0000023c2d80f3d0_0 .net "c_out", 0 0, L_0000023c2d7c2390;  alias, 1 drivers
v0000023c2d810a50_0 .net "num1", 0 0, L_0000023c2d83b040;  alias, 1 drivers
v0000023c2d8107d0_0 .net "num2", 0 0, L_0000023c2d83d160;  alias, 1 drivers
v0000023c2d80f470_0 .net "sum", 0 0, L_0000023c2d7c2630;  alias, 1 drivers
S_0000023c2d80dd30 .scope module, "HALF_ADDER2" "half_adder" 4 11, 4 3 0, S_0000023c2d80e370;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c2d7c26a0 .functor XOR 1, L_0000023c2d7c25c0, L_0000023c2d7c2630, C4<0>, C4<0>;
L_0000023c2d7c1980 .functor AND 1, L_0000023c2d7c25c0, L_0000023c2d7c2630, C4<1>, C4<1>;
v0000023c2d8105f0_0 .net "c_out", 0 0, L_0000023c2d7c1980;  alias, 1 drivers
v0000023c2d80ebb0_0 .net "num1", 0 0, L_0000023c2d7c25c0;  alias, 1 drivers
v0000023c2d80f650_0 .net "num2", 0 0, L_0000023c2d7c2630;  alias, 1 drivers
v0000023c2d810730_0 .net "sum", 0 0, L_0000023c2d7c26a0;  alias, 1 drivers
S_0000023c2d80e500 .scope module, "FULL_ADDER3" "full_adder" 4 19, 4 8 0, S_0000023c2d602260;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000023c2d7c2940 .functor OR 1, L_0000023c2d7c28d0, L_0000023c2d7c2710, C4<0>, C4<0>;
v0000023c2d80fab0_0 .net "aux_out", 0 0, L_0000023c2d7c2710;  1 drivers
v0000023c2d810410_0 .net "aux_out2", 0 0, L_0000023c2d7c28d0;  1 drivers
v0000023c2d80ec50_0 .net "aux_sum", 0 0, L_0000023c2d7c2240;  1 drivers
v0000023c2d80fb50_0 .net "c_in", 0 0, L_0000023c2d7c1ec0;  alias, 1 drivers
v0000023c2d80fbf0_0 .net "c_outc", 0 0, L_0000023c2d7c2940;  alias, 1 drivers
v0000023c2d80fd30_0 .net "csum", 0 0, L_0000023c2d7c2860;  1 drivers
v0000023c2d80fdd0_0 .net "numf1", 0 0, L_0000023c2d83c580;  1 drivers
v0000023c2d810190_0 .net "numf2", 0 0, L_0000023c2d83b400;  1 drivers
S_0000023c2d80e690 .scope module, "HALF_ADDER1" "half_adder" 4 10, 4 3 0, S_0000023c2d80e500;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c2d7c2240 .functor XOR 1, L_0000023c2d83c580, L_0000023c2d83b400, C4<0>, C4<0>;
L_0000023c2d7c2710 .functor AND 1, L_0000023c2d83c580, L_0000023c2d83b400, C4<1>, C4<1>;
v0000023c2d80f290_0 .net "c_out", 0 0, L_0000023c2d7c2710;  alias, 1 drivers
v0000023c2d80f010_0 .net "num1", 0 0, L_0000023c2d83c580;  alias, 1 drivers
v0000023c2d80f6f0_0 .net "num2", 0 0, L_0000023c2d83b400;  alias, 1 drivers
v0000023c2d80f0b0_0 .net "sum", 0 0, L_0000023c2d7c2240;  alias, 1 drivers
S_0000023c2d80e820 .scope module, "HALF_ADDER2" "half_adder" 4 11, 4 3 0, S_0000023c2d80e500;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c2d7c2860 .functor XOR 1, L_0000023c2d7c1ec0, L_0000023c2d7c2240, C4<0>, C4<0>;
L_0000023c2d7c28d0 .functor AND 1, L_0000023c2d7c1ec0, L_0000023c2d7c2240, C4<1>, C4<1>;
v0000023c2d810910_0 .net "c_out", 0 0, L_0000023c2d7c28d0;  alias, 1 drivers
v0000023c2d80f150_0 .net "num1", 0 0, L_0000023c2d7c1ec0;  alias, 1 drivers
v0000023c2d80f790_0 .net "num2", 0 0, L_0000023c2d7c2240;  alias, 1 drivers
v0000023c2d80fa10_0 .net "sum", 0 0, L_0000023c2d7c2860;  alias, 1 drivers
S_0000023c2d80dec0 .scope module, "FULL_ADDER4" "full_adder" 4 20, 4 8 0, S_0000023c2d602260;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000023c2d7c19f0 .functor OR 1, L_0000023c2d7c1590, L_0000023c2d7c1130, C4<0>, C4<0>;
v0000023c2d814f80_0 .net "aux_out", 0 0, L_0000023c2d7c1130;  1 drivers
v0000023c2d8152a0_0 .net "aux_out2", 0 0, L_0000023c2d7c1590;  1 drivers
v0000023c2d8132c0_0 .net "aux_sum", 0 0, L_0000023c2d7c1f30;  1 drivers
v0000023c2d814c60_0 .net "c_in", 0 0, L_0000023c2d7c2940;  alias, 1 drivers
v0000023c2d814760_0 .net "c_outc", 0 0, L_0000023c2d7c19f0;  alias, 1 drivers
v0000023c2d813220_0 .net "csum", 0 0, L_0000023c2d7c1d70;  1 drivers
v0000023c2d815020_0 .net "numf1", 0 0, L_0000023c2d83ca80;  1 drivers
v0000023c2d814800_0 .net "numf2", 0 0, L_0000023c2d83d200;  1 drivers
S_0000023c2d810bc0 .scope module, "HALF_ADDER1" "half_adder" 4 10, 4 3 0, S_0000023c2d80dec0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c2d7c1f30 .functor XOR 1, L_0000023c2d83ca80, L_0000023c2d83d200, C4<0>, C4<0>;
L_0000023c2d7c1130 .functor AND 1, L_0000023c2d83ca80, L_0000023c2d83d200, C4<1>, C4<1>;
v0000023c2d80fe70_0 .net "c_out", 0 0, L_0000023c2d7c1130;  alias, 1 drivers
v0000023c2d810050_0 .net "num1", 0 0, L_0000023c2d83ca80;  alias, 1 drivers
v0000023c2d810230_0 .net "num2", 0 0, L_0000023c2d83d200;  alias, 1 drivers
v0000023c2d8102d0_0 .net "sum", 0 0, L_0000023c2d7c1f30;  alias, 1 drivers
S_0000023c2d8124c0 .scope module, "HALF_ADDER2" "half_adder" 4 11, 4 3 0, S_0000023c2d80dec0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c2d7c1d70 .functor XOR 1, L_0000023c2d7c2940, L_0000023c2d7c1f30, C4<0>, C4<0>;
L_0000023c2d7c1590 .functor AND 1, L_0000023c2d7c2940, L_0000023c2d7c1f30, C4<1>, C4<1>;
v0000023c2d80ed90_0 .net "c_out", 0 0, L_0000023c2d7c1590;  alias, 1 drivers
v0000023c2d810370_0 .net "num1", 0 0, L_0000023c2d7c2940;  alias, 1 drivers
v0000023c2d810550_0 .net "num2", 0 0, L_0000023c2d7c1f30;  alias, 1 drivers
v0000023c2d8134a0_0 .net "sum", 0 0, L_0000023c2d7c1d70;  alias, 1 drivers
S_0000023c2d811b60 .scope module, "and_gate" "and8b" 3 125, 5 3 0, S_0000023c2d7c33f0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 8 "result";
    .port_info 1 /INPUT 8 "num1";
    .port_info 2 /INPUT 8 "num2";
v0000023c2d812be0_0 .var/i "i", 31 0;
v0000023c2d814a80_0 .net "num1", 7 0, v0000023c2d841300_0;  alias, 1 drivers
v0000023c2d814da0_0 .net "num2", 7 0, v0000023c2d8402c0_0;  alias, 1 drivers
v0000023c2d814e40_0 .var "result", 7 0;
v0000023c2d814300_0 .var "resultado", 7 0;
E_0000023c2d7af6a0 .event anyedge, v0000023c2d814d00_0, v0000023c2d815160_0, v0000023c2d814300_0;
S_0000023c2d811070 .scope module, "decrementor" "decrement8b" 3 86, 6 4 0, S_0000023c2d7c33f0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 8 "result";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 8 "num1";
v0000023c2d8214a0_0 .net "cout", 0 0, L_0000023c2d84fa50;  alias, 1 drivers
v0000023c2d821860_0 .net "num1", 7 0, v0000023c2d841300_0;  alias, 1 drivers
v0000023c2d822080_0 .net "result", 7 0, L_0000023c2d83e7e0;  alias, 1 drivers
S_0000023c2d810ee0 .scope module, "FULL_SUBTRACTOR8bDEC" "full_subtractor8b" 6 5, 7 23 0, S_0000023c2d811070;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 8 "csub";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 8 "numf1";
    .port_info 3 /INPUT 8 "numf2";
v0000023c2d821b80_0 .net "c_outc", 0 0, L_0000023c2d84fa50;  alias, 1 drivers
v0000023c2d822300_0 .net "cin1", 0 0, L_0000023c2d84ff90;  1 drivers
v0000023c2d8229e0_0 .net "csub", 7 0, L_0000023c2d83e7e0;  alias, 1 drivers
v0000023c2d822120_0 .net "numf1", 7 0, v0000023c2d841300_0;  alias, 1 drivers
L_0000023c2d8601f0 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0000023c2d822a80_0 .net "numf2", 7 0, L_0000023c2d8601f0;  1 drivers
L_0000023c2d83dca0 .part v0000023c2d841300_0, 0, 4;
L_0000023c2d83eb00 .part L_0000023c2d8601f0, 0, 4;
L_0000023c2d83e7e0 .concat8 [ 4 4 0 0], L_0000023c2d83f5a0, L_0000023c2d83f000;
L_0000023c2d83de80 .part v0000023c2d841300_0, 4, 4;
L_0000023c2d83ed80 .part L_0000023c2d8601f0, 4, 4;
S_0000023c2d811200 .scope module, "FULL_SUBTRACTOR4b1" "full_subtractor4b" 7 25, 7 15 0, S_0000023c2d810ee0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 4 "csub";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 4 "numf1";
    .port_info 3 /INPUT 4 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000023c2d8601a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023c2d815660_0 .net "c_in", 0 0, L_0000023c2d8601a8;  1 drivers
v0000023c2d815700_0 .net "c_outc", 0 0, L_0000023c2d84ff90;  alias, 1 drivers
v0000023c2d8212c0_0 .net "cin1", 0 0, L_0000023c2d850b60;  1 drivers
v0000023c2d81fba0_0 .net "cin2", 0 0, L_0000023c2d850070;  1 drivers
v0000023c2d81f100_0 .net "cin3", 0 0, L_0000023c2d851260;  1 drivers
v0000023c2d820640_0 .net "csub", 3 0, L_0000023c2d83f5a0;  1 drivers
v0000023c2d81fce0_0 .net "numf1", 3 0, L_0000023c2d83dca0;  1 drivers
v0000023c2d81ff60_0 .net "numf2", 3 0, L_0000023c2d83eb00;  1 drivers
L_0000023c2d83e9c0 .part L_0000023c2d83dca0, 0, 1;
L_0000023c2d83faa0 .part L_0000023c2d83eb00, 0, 1;
L_0000023c2d83e420 .part L_0000023c2d83dca0, 1, 1;
L_0000023c2d83ec40 .part L_0000023c2d83eb00, 1, 1;
L_0000023c2d83ea60 .part L_0000023c2d83dca0, 2, 1;
L_0000023c2d83f460 .part L_0000023c2d83eb00, 2, 1;
L_0000023c2d83f5a0 .concat8 [ 1 1 1 1], L_0000023c2d847710, L_0000023c2d8509a0, L_0000023c2d850af0, L_0000023c2d850c40;
L_0000023c2d83eba0 .part L_0000023c2d83dca0, 3, 1;
L_0000023c2d83e060 .part L_0000023c2d83eb00, 3, 1;
S_0000023c2d812010 .scope module, "FULL_SUBTRACTOR1" "full_subtractor" 7 17, 7 8 0, S_0000023c2d811200;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_outc";
    .port_info 1 /OUTPUT 1 "csub";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000023c2d850b60 .functor OR 1, L_0000023c2d847860, L_0000023c2d847550, C4<0>, C4<0>;
v0000023c2d8148a0_0 .net "aux_out", 0 0, L_0000023c2d847550;  1 drivers
v0000023c2d814940_0 .net "aux_out2", 0 0, L_0000023c2d847860;  1 drivers
v0000023c2d813c20_0 .net "aux_sub", 0 0, L_0000023c2d847780;  1 drivers
v0000023c2d8137c0_0 .net "c_in", 0 0, L_0000023c2d8601a8;  alias, 1 drivers
v0000023c2d813d60_0 .net "c_outc", 0 0, L_0000023c2d850b60;  alias, 1 drivers
v0000023c2d814580_0 .net "csub", 0 0, L_0000023c2d847710;  1 drivers
v0000023c2d8144e0_0 .net "numf1", 0 0, L_0000023c2d83e9c0;  1 drivers
v0000023c2d814b20_0 .net "numf2", 0 0, L_0000023c2d83faa0;  1 drivers
S_0000023c2d8121a0 .scope module, "HALF_SUBTRACTOR1" "half_subtractor" 7 10, 7 3 0, S_0000023c2d812010;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c2d847780 .functor XOR 1, L_0000023c2d83e9c0, L_0000023c2d83faa0, C4<0>, C4<0>;
L_0000023c2d8477f0 .functor NOT 1, L_0000023c2d83e9c0, C4<0>, C4<0>, C4<0>;
L_0000023c2d847550 .functor AND 1, L_0000023c2d8477f0, L_0000023c2d83faa0, C4<1>, C4<1>;
v0000023c2d815200_0 .net *"_ivl_2", 0 0, L_0000023c2d8477f0;  1 drivers
v0000023c2d812c80_0 .net "c_out", 0 0, L_0000023c2d847550;  alias, 1 drivers
v0000023c2d813ea0_0 .net "num1", 0 0, L_0000023c2d83e9c0;  alias, 1 drivers
v0000023c2d812e60_0 .net "num2", 0 0, L_0000023c2d83faa0;  alias, 1 drivers
v0000023c2d8143a0_0 .net "sub", 0 0, L_0000023c2d847780;  alias, 1 drivers
S_0000023c2d8116b0 .scope module, "HALF_SUBTRACTOR2" "half_subtractor" 7 11, 7 3 0, S_0000023c2d812010;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c2d847710 .functor XOR 1, L_0000023c2d847780, L_0000023c2d8601a8, C4<0>, C4<0>;
L_0000023c2d8476a0 .functor NOT 1, L_0000023c2d847780, C4<0>, C4<0>, C4<0>;
L_0000023c2d847860 .functor AND 1, L_0000023c2d8476a0, L_0000023c2d8601a8, C4<1>, C4<1>;
v0000023c2d813400_0 .net *"_ivl_2", 0 0, L_0000023c2d8476a0;  1 drivers
v0000023c2d813cc0_0 .net "c_out", 0 0, L_0000023c2d847860;  alias, 1 drivers
v0000023c2d814260_0 .net "num1", 0 0, L_0000023c2d847780;  alias, 1 drivers
v0000023c2d814440_0 .net "num2", 0 0, L_0000023c2d8601a8;  alias, 1 drivers
v0000023c2d813860_0 .net "sub", 0 0, L_0000023c2d847710;  alias, 1 drivers
S_0000023c2d811840 .scope module, "FULL_SUBTRACTOR2" "full_subtractor" 7 18, 7 8 0, S_0000023c2d811200;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_outc";
    .port_info 1 /OUTPUT 1 "csub";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000023c2d850070 .functor OR 1, L_0000023c2d850850, L_0000023c2d8505b0, C4<0>, C4<0>;
v0000023c2d8130e0_0 .net "aux_out", 0 0, L_0000023c2d8505b0;  1 drivers
v0000023c2d813900_0 .net "aux_out2", 0 0, L_0000023c2d850850;  1 drivers
v0000023c2d8139a0_0 .net "aux_sub", 0 0, L_0000023c2d850e70;  1 drivers
v0000023c2d813a40_0 .net "c_in", 0 0, L_0000023c2d850b60;  alias, 1 drivers
v0000023c2d813ae0_0 .net "c_outc", 0 0, L_0000023c2d850070;  alias, 1 drivers
v0000023c2d813f40_0 .net "csub", 0 0, L_0000023c2d8509a0;  1 drivers
v0000023c2d814080_0 .net "numf1", 0 0, L_0000023c2d83e420;  1 drivers
v0000023c2d814120_0 .net "numf2", 0 0, L_0000023c2d83ec40;  1 drivers
S_0000023c2d811390 .scope module, "HALF_SUBTRACTOR1" "half_subtractor" 7 10, 7 3 0, S_0000023c2d811840;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c2d850e70 .functor XOR 1, L_0000023c2d83e420, L_0000023c2d83ec40, C4<0>, C4<0>;
L_0000023c2d850a80 .functor NOT 1, L_0000023c2d83e420, C4<0>, C4<0>, C4<0>;
L_0000023c2d8505b0 .functor AND 1, L_0000023c2d850a80, L_0000023c2d83ec40, C4<1>, C4<1>;
v0000023c2d812f00_0 .net *"_ivl_2", 0 0, L_0000023c2d850a80;  1 drivers
v0000023c2d815340_0 .net "c_out", 0 0, L_0000023c2d8505b0;  alias, 1 drivers
v0000023c2d813180_0 .net "num1", 0 0, L_0000023c2d83e420;  alias, 1 drivers
v0000023c2d812fa0_0 .net "num2", 0 0, L_0000023c2d83ec40;  alias, 1 drivers
v0000023c2d813680_0 .net "sub", 0 0, L_0000023c2d850e70;  alias, 1 drivers
S_0000023c2d811520 .scope module, "HALF_SUBTRACTOR2" "half_subtractor" 7 11, 7 3 0, S_0000023c2d811840;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c2d8509a0 .functor XOR 1, L_0000023c2d850e70, L_0000023c2d850b60, C4<0>, C4<0>;
L_0000023c2d84fc10 .functor NOT 1, L_0000023c2d850e70, C4<0>, C4<0>, C4<0>;
L_0000023c2d850850 .functor AND 1, L_0000023c2d84fc10, L_0000023c2d850b60, C4<1>, C4<1>;
v0000023c2d814bc0_0 .net *"_ivl_2", 0 0, L_0000023c2d84fc10;  1 drivers
v0000023c2d814ee0_0 .net "c_out", 0 0, L_0000023c2d850850;  alias, 1 drivers
v0000023c2d813fe0_0 .net "num1", 0 0, L_0000023c2d850e70;  alias, 1 drivers
v0000023c2d813040_0 .net "num2", 0 0, L_0000023c2d850b60;  alias, 1 drivers
v0000023c2d813e00_0 .net "sub", 0 0, L_0000023c2d8509a0;  alias, 1 drivers
S_0000023c2d811cf0 .scope module, "FULL_SUBTRACTOR3" "full_subtractor" 7 19, 7 8 0, S_0000023c2d811200;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_outc";
    .port_info 1 /OUTPUT 1 "csub";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000023c2d851260 .functor OR 1, L_0000023c2d850ee0, L_0000023c2d850f50, C4<0>, C4<0>;
v0000023c2d815520_0 .net "aux_out", 0 0, L_0000023c2d850f50;  1 drivers
v0000023c2d815f20_0 .net "aux_out2", 0 0, L_0000023c2d850ee0;  1 drivers
v0000023c2d8162e0_0 .net "aux_sub", 0 0, L_0000023c2d850d90;  1 drivers
v0000023c2d815de0_0 .net "c_in", 0 0, L_0000023c2d850070;  alias, 1 drivers
v0000023c2d815e80_0 .net "c_outc", 0 0, L_0000023c2d851260;  alias, 1 drivers
v0000023c2d815480_0 .net "csub", 0 0, L_0000023c2d850af0;  1 drivers
v0000023c2d815b60_0 .net "numf1", 0 0, L_0000023c2d83ea60;  1 drivers
v0000023c2d815980_0 .net "numf2", 0 0, L_0000023c2d83f460;  1 drivers
S_0000023c2d810d50 .scope module, "HALF_SUBTRACTOR1" "half_subtractor" 7 10, 7 3 0, S_0000023c2d811cf0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c2d850d90 .functor XOR 1, L_0000023c2d83ea60, L_0000023c2d83f460, C4<0>, C4<0>;
L_0000023c2d8511f0 .functor NOT 1, L_0000023c2d83ea60, C4<0>, C4<0>, C4<0>;
L_0000023c2d850f50 .functor AND 1, L_0000023c2d8511f0, L_0000023c2d83f460, C4<1>, C4<1>;
v0000023c2d8141c0_0 .net *"_ivl_2", 0 0, L_0000023c2d8511f0;  1 drivers
v0000023c2d8161a0_0 .net "c_out", 0 0, L_0000023c2d850f50;  alias, 1 drivers
v0000023c2d8153e0_0 .net "num1", 0 0, L_0000023c2d83ea60;  alias, 1 drivers
v0000023c2d816560_0 .net "num2", 0 0, L_0000023c2d83f460;  alias, 1 drivers
v0000023c2d816380_0 .net "sub", 0 0, L_0000023c2d850d90;  alias, 1 drivers
S_0000023c2d812970 .scope module, "HALF_SUBTRACTOR2" "half_subtractor" 7 11, 7 3 0, S_0000023c2d811cf0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c2d850af0 .functor XOR 1, L_0000023c2d850d90, L_0000023c2d850070, C4<0>, C4<0>;
L_0000023c2d8504d0 .functor NOT 1, L_0000023c2d850d90, C4<0>, C4<0>, C4<0>;
L_0000023c2d850ee0 .functor AND 1, L_0000023c2d8504d0, L_0000023c2d850070, C4<1>, C4<1>;
v0000023c2d815a20_0 .net *"_ivl_2", 0 0, L_0000023c2d8504d0;  1 drivers
v0000023c2d815d40_0 .net "c_out", 0 0, L_0000023c2d850ee0;  alias, 1 drivers
v0000023c2d8157a0_0 .net "num1", 0 0, L_0000023c2d850d90;  alias, 1 drivers
v0000023c2d815ac0_0 .net "num2", 0 0, L_0000023c2d850070;  alias, 1 drivers
v0000023c2d8164c0_0 .net "sub", 0 0, L_0000023c2d850af0;  alias, 1 drivers
S_0000023c2d812650 .scope module, "FULL_SUBTRACTOR4" "full_subtractor" 7 20, 7 8 0, S_0000023c2d811200;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_outc";
    .port_info 1 /OUTPUT 1 "csub";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000023c2d84ff90 .functor OR 1, L_0000023c2d850770, L_0000023c2d851420, C4<0>, C4<0>;
v0000023c2d816100_0 .net "aux_out", 0 0, L_0000023c2d851420;  1 drivers
v0000023c2d815840_0 .net "aux_out2", 0 0, L_0000023c2d850770;  1 drivers
v0000023c2d816240_0 .net "aux_sub", 0 0, L_0000023c2d84fb30;  1 drivers
v0000023c2d816420_0 .net "c_in", 0 0, L_0000023c2d851260;  alias, 1 drivers
v0000023c2d816880_0 .net "c_outc", 0 0, L_0000023c2d84ff90;  alias, 1 drivers
v0000023c2d816920_0 .net "csub", 0 0, L_0000023c2d850c40;  1 drivers
v0000023c2d8169c0_0 .net "numf1", 0 0, L_0000023c2d83eba0;  1 drivers
v0000023c2d816a60_0 .net "numf2", 0 0, L_0000023c2d83e060;  1 drivers
S_0000023c2d811e80 .scope module, "HALF_SUBTRACTOR1" "half_subtractor" 7 10, 7 3 0, S_0000023c2d812650;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c2d84fb30 .functor XOR 1, L_0000023c2d83eba0, L_0000023c2d83e060, C4<0>, C4<0>;
L_0000023c2d8502a0 .functor NOT 1, L_0000023c2d83eba0, C4<0>, C4<0>, C4<0>;
L_0000023c2d851420 .functor AND 1, L_0000023c2d8502a0, L_0000023c2d83e060, C4<1>, C4<1>;
v0000023c2d815fc0_0 .net *"_ivl_2", 0 0, L_0000023c2d8502a0;  1 drivers
v0000023c2d8155c0_0 .net "c_out", 0 0, L_0000023c2d851420;  alias, 1 drivers
v0000023c2d816600_0 .net "num1", 0 0, L_0000023c2d83eba0;  alias, 1 drivers
v0000023c2d8166a0_0 .net "num2", 0 0, L_0000023c2d83e060;  alias, 1 drivers
v0000023c2d815c00_0 .net "sub", 0 0, L_0000023c2d84fb30;  alias, 1 drivers
S_0000023c2d8127e0 .scope module, "HALF_SUBTRACTOR2" "half_subtractor" 7 11, 7 3 0, S_0000023c2d812650;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c2d850c40 .functor XOR 1, L_0000023c2d84fb30, L_0000023c2d851260, C4<0>, C4<0>;
L_0000023c2d84ff20 .functor NOT 1, L_0000023c2d84fb30, C4<0>, C4<0>, C4<0>;
L_0000023c2d850770 .functor AND 1, L_0000023c2d84ff20, L_0000023c2d851260, C4<1>, C4<1>;
v0000023c2d816740_0 .net *"_ivl_2", 0 0, L_0000023c2d84ff20;  1 drivers
v0000023c2d815ca0_0 .net "c_out", 0 0, L_0000023c2d850770;  alias, 1 drivers
v0000023c2d816060_0 .net "num1", 0 0, L_0000023c2d84fb30;  alias, 1 drivers
v0000023c2d8167e0_0 .net "num2", 0 0, L_0000023c2d851260;  alias, 1 drivers
v0000023c2d8158e0_0 .net "sub", 0 0, L_0000023c2d850c40;  alias, 1 drivers
S_0000023c2d8119d0 .scope module, "FULL_SUBTRACTOR4b2" "full_subtractor4b" 7 26, 7 15 0, S_0000023c2d810ee0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 4 "csub";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 4 "numf1";
    .port_info 3 /INPUT 4 "numf2";
    .port_info 4 /INPUT 1 "c_in";
v0000023c2d821ae0_0 .net "c_in", 0 0, L_0000023c2d84ff90;  alias, 1 drivers
v0000023c2d821a40_0 .net "c_outc", 0 0, L_0000023c2d84fa50;  alias, 1 drivers
v0000023c2d8223a0_0 .net "cin1", 0 0, L_0000023c2d8508c0;  1 drivers
v0000023c2d8228a0_0 .net "cin2", 0 0, L_0000023c2d850fc0;  1 drivers
v0000023c2d8217c0_0 .net "cin3", 0 0, L_0000023c2d850930;  1 drivers
v0000023c2d822940_0 .net "csub", 3 0, L_0000023c2d83f000;  1 drivers
v0000023c2d821e00_0 .net "numf1", 3 0, L_0000023c2d83de80;  1 drivers
v0000023c2d821cc0_0 .net "numf2", 3 0, L_0000023c2d83ed80;  1 drivers
L_0000023c2d83e600 .part L_0000023c2d83de80, 0, 1;
L_0000023c2d83d980 .part L_0000023c2d83ed80, 0, 1;
L_0000023c2d83f640 .part L_0000023c2d83de80, 1, 1;
L_0000023c2d83da20 .part L_0000023c2d83ed80, 1, 1;
L_0000023c2d83ef60 .part L_0000023c2d83de80, 2, 1;
L_0000023c2d83d5c0 .part L_0000023c2d83ed80, 2, 1;
L_0000023c2d83f000 .concat8 [ 1 1 1 1], L_0000023c2d850460, L_0000023c2d84fcf0, L_0000023c2d851490, L_0000023c2d850380;
L_0000023c2d83ece0 .part L_0000023c2d83de80, 3, 1;
L_0000023c2d83e6a0 .part L_0000023c2d83ed80, 3, 1;
S_0000023c2d812330 .scope module, "FULL_SUBTRACTOR1" "full_subtractor" 7 17, 7 8 0, S_0000023c2d8119d0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_outc";
    .port_info 1 /OUTPUT 1 "csub";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000023c2d8508c0 .functor OR 1, L_0000023c2d8501c0, L_0000023c2d851500, C4<0>, C4<0>;
v0000023c2d8206e0_0 .net "aux_out", 0 0, L_0000023c2d851500;  1 drivers
v0000023c2d820d20_0 .net "aux_out2", 0 0, L_0000023c2d8501c0;  1 drivers
v0000023c2d820780_0 .net "aux_sub", 0 0, L_0000023c2d850150;  1 drivers
v0000023c2d81f740_0 .net "c_in", 0 0, L_0000023c2d84ff90;  alias, 1 drivers
v0000023c2d81eca0_0 .net "c_outc", 0 0, L_0000023c2d8508c0;  alias, 1 drivers
v0000023c2d820280_0 .net "csub", 0 0, L_0000023c2d850460;  1 drivers
v0000023c2d820820_0 .net "numf1", 0 0, L_0000023c2d83e600;  1 drivers
v0000023c2d81f4c0_0 .net "numf2", 0 0, L_0000023c2d83d980;  1 drivers
S_0000023c2d822f20 .scope module, "HALF_SUBTRACTOR1" "half_subtractor" 7 10, 7 3 0, S_0000023c2d812330;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c2d850150 .functor XOR 1, L_0000023c2d83e600, L_0000023c2d83d980, C4<0>, C4<0>;
L_0000023c2d84fdd0 .functor NOT 1, L_0000023c2d83e600, C4<0>, C4<0>, C4<0>;
L_0000023c2d851500 .functor AND 1, L_0000023c2d84fdd0, L_0000023c2d83d980, C4<1>, C4<1>;
v0000023c2d820000_0 .net *"_ivl_2", 0 0, L_0000023c2d84fdd0;  1 drivers
v0000023c2d820500_0 .net "c_out", 0 0, L_0000023c2d851500;  alias, 1 drivers
v0000023c2d81f1a0_0 .net "num1", 0 0, L_0000023c2d83e600;  alias, 1 drivers
v0000023c2d81fec0_0 .net "num2", 0 0, L_0000023c2d83d980;  alias, 1 drivers
v0000023c2d81ede0_0 .net "sub", 0 0, L_0000023c2d850150;  alias, 1 drivers
S_0000023c2d8241e0 .scope module, "HALF_SUBTRACTOR2" "half_subtractor" 7 11, 7 3 0, S_0000023c2d812330;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c2d850460 .functor XOR 1, L_0000023c2d850150, L_0000023c2d84ff90, C4<0>, C4<0>;
L_0000023c2d84fe40 .functor NOT 1, L_0000023c2d850150, C4<0>, C4<0>, C4<0>;
L_0000023c2d8501c0 .functor AND 1, L_0000023c2d84fe40, L_0000023c2d84ff90, C4<1>, C4<1>;
v0000023c2d820fa0_0 .net *"_ivl_2", 0 0, L_0000023c2d84fe40;  1 drivers
v0000023c2d81fc40_0 .net "c_out", 0 0, L_0000023c2d8501c0;  alias, 1 drivers
v0000023c2d81ec00_0 .net "num1", 0 0, L_0000023c2d850150;  alias, 1 drivers
v0000023c2d820c80_0 .net "num2", 0 0, L_0000023c2d84ff90;  alias, 1 drivers
v0000023c2d81fe20_0 .net "sub", 0 0, L_0000023c2d850460;  alias, 1 drivers
S_0000023c2d823d30 .scope module, "FULL_SUBTRACTOR2" "full_subtractor" 7 18, 7 8 0, S_0000023c2d8119d0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_outc";
    .port_info 1 /OUTPUT 1 "csub";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000023c2d850fc0 .functor OR 1, L_0000023c2d850310, L_0000023c2d84fac0, C4<0>, C4<0>;
v0000023c2d8208c0_0 .net "aux_out", 0 0, L_0000023c2d84fac0;  1 drivers
v0000023c2d821220_0 .net "aux_out2", 0 0, L_0000023c2d850310;  1 drivers
v0000023c2d81f600_0 .net "aux_sub", 0 0, L_0000023c2d850e00;  1 drivers
v0000023c2d820b40_0 .net "c_in", 0 0, L_0000023c2d8508c0;  alias, 1 drivers
v0000023c2d8200a0_0 .net "c_outc", 0 0, L_0000023c2d850fc0;  alias, 1 drivers
v0000023c2d8205a0_0 .net "csub", 0 0, L_0000023c2d84fcf0;  1 drivers
v0000023c2d81f2e0_0 .net "numf1", 0 0, L_0000023c2d83f640;  1 drivers
v0000023c2d821360_0 .net "numf2", 0 0, L_0000023c2d83da20;  1 drivers
S_0000023c2d823ec0 .scope module, "HALF_SUBTRACTOR1" "half_subtractor" 7 10, 7 3 0, S_0000023c2d823d30;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c2d850e00 .functor XOR 1, L_0000023c2d83f640, L_0000023c2d83da20, C4<0>, C4<0>;
L_0000023c2d84fc80 .functor NOT 1, L_0000023c2d83f640, C4<0>, C4<0>, C4<0>;
L_0000023c2d84fac0 .functor AND 1, L_0000023c2d84fc80, L_0000023c2d83da20, C4<1>, C4<1>;
v0000023c2d81f7e0_0 .net *"_ivl_2", 0 0, L_0000023c2d84fc80;  1 drivers
v0000023c2d820320_0 .net "c_out", 0 0, L_0000023c2d84fac0;  alias, 1 drivers
v0000023c2d8203c0_0 .net "num1", 0 0, L_0000023c2d83f640;  alias, 1 drivers
v0000023c2d81f560_0 .net "num2", 0 0, L_0000023c2d83da20;  alias, 1 drivers
v0000023c2d820460_0 .net "sub", 0 0, L_0000023c2d850e00;  alias, 1 drivers
S_0000023c2d824050 .scope module, "HALF_SUBTRACTOR2" "half_subtractor" 7 11, 7 3 0, S_0000023c2d823d30;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c2d84fcf0 .functor XOR 1, L_0000023c2d850e00, L_0000023c2d8508c0, C4<0>, C4<0>;
L_0000023c2d850000 .functor NOT 1, L_0000023c2d850e00, C4<0>, C4<0>, C4<0>;
L_0000023c2d850310 .functor AND 1, L_0000023c2d850000, L_0000023c2d8508c0, C4<1>, C4<1>;
v0000023c2d820140_0 .net *"_ivl_2", 0 0, L_0000023c2d850000;  1 drivers
v0000023c2d81ee80_0 .net "c_out", 0 0, L_0000023c2d850310;  alias, 1 drivers
v0000023c2d820aa0_0 .net "num1", 0 0, L_0000023c2d850e00;  alias, 1 drivers
v0000023c2d81f920_0 .net "num2", 0 0, L_0000023c2d8508c0;  alias, 1 drivers
v0000023c2d81fd80_0 .net "sub", 0 0, L_0000023c2d84fcf0;  alias, 1 drivers
S_0000023c2d8230b0 .scope module, "FULL_SUBTRACTOR3" "full_subtractor" 7 19, 7 8 0, S_0000023c2d8119d0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_outc";
    .port_info 1 /OUTPUT 1 "csub";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000023c2d850930 .functor OR 1, L_0000023c2d850bd0, L_0000023c2d8507e0, C4<0>, C4<0>;
v0000023c2d81f6a0_0 .net "aux_out", 0 0, L_0000023c2d8507e0;  1 drivers
v0000023c2d81f880_0 .net "aux_out2", 0 0, L_0000023c2d850bd0;  1 drivers
v0000023c2d81fb00_0 .net "aux_sub", 0 0, L_0000023c2d851030;  1 drivers
v0000023c2d81ef20_0 .net "c_in", 0 0, L_0000023c2d850fc0;  alias, 1 drivers
v0000023c2d8210e0_0 .net "c_outc", 0 0, L_0000023c2d850930;  alias, 1 drivers
v0000023c2d81f240_0 .net "csub", 0 0, L_0000023c2d851490;  1 drivers
v0000023c2d81efc0_0 .net "numf1", 0 0, L_0000023c2d83ef60;  1 drivers
v0000023c2d81fa60_0 .net "numf2", 0 0, L_0000023c2d83d5c0;  1 drivers
S_0000023c2d823560 .scope module, "HALF_SUBTRACTOR1" "half_subtractor" 7 10, 7 3 0, S_0000023c2d8230b0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c2d851030 .functor XOR 1, L_0000023c2d83ef60, L_0000023c2d83d5c0, C4<0>, C4<0>;
L_0000023c2d850a10 .functor NOT 1, L_0000023c2d83ef60, C4<0>, C4<0>, C4<0>;
L_0000023c2d8507e0 .functor AND 1, L_0000023c2d850a10, L_0000023c2d83d5c0, C4<1>, C4<1>;
v0000023c2d81ed40_0 .net *"_ivl_2", 0 0, L_0000023c2d850a10;  1 drivers
v0000023c2d820960_0 .net "c_out", 0 0, L_0000023c2d8507e0;  alias, 1 drivers
v0000023c2d81f9c0_0 .net "num1", 0 0, L_0000023c2d83ef60;  alias, 1 drivers
v0000023c2d81f380_0 .net "num2", 0 0, L_0000023c2d83d5c0;  alias, 1 drivers
v0000023c2d820a00_0 .net "sub", 0 0, L_0000023c2d851030;  alias, 1 drivers
S_0000023c2d823880 .scope module, "HALF_SUBTRACTOR2" "half_subtractor" 7 11, 7 3 0, S_0000023c2d8230b0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c2d851490 .functor XOR 1, L_0000023c2d851030, L_0000023c2d850fc0, C4<0>, C4<0>;
L_0000023c2d850690 .functor NOT 1, L_0000023c2d851030, C4<0>, C4<0>, C4<0>;
L_0000023c2d850bd0 .functor AND 1, L_0000023c2d850690, L_0000023c2d850fc0, C4<1>, C4<1>;
v0000023c2d8201e0_0 .net *"_ivl_2", 0 0, L_0000023c2d850690;  1 drivers
v0000023c2d820be0_0 .net "c_out", 0 0, L_0000023c2d850bd0;  alias, 1 drivers
v0000023c2d820dc0_0 .net "num1", 0 0, L_0000023c2d851030;  alias, 1 drivers
v0000023c2d81f420_0 .net "num2", 0 0, L_0000023c2d850fc0;  alias, 1 drivers
v0000023c2d820e60_0 .net "sub", 0 0, L_0000023c2d851490;  alias, 1 drivers
S_0000023c2d824370 .scope module, "FULL_SUBTRACTOR4" "full_subtractor" 7 20, 7 8 0, S_0000023c2d8119d0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_outc";
    .port_info 1 /OUTPUT 1 "csub";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000023c2d84fa50 .functor OR 1, L_0000023c2d8510a0, L_0000023c2d850cb0, C4<0>, C4<0>;
v0000023c2d822260_0 .net "aux_out", 0 0, L_0000023c2d850cb0;  1 drivers
v0000023c2d821720_0 .net "aux_out2", 0 0, L_0000023c2d8510a0;  1 drivers
v0000023c2d821ea0_0 .net "aux_sub", 0 0, L_0000023c2d850540;  1 drivers
v0000023c2d821540_0 .net "c_in", 0 0, L_0000023c2d850930;  alias, 1 drivers
v0000023c2d822760_0 .net "c_outc", 0 0, L_0000023c2d84fa50;  alias, 1 drivers
v0000023c2d821900_0 .net "csub", 0 0, L_0000023c2d850380;  1 drivers
v0000023c2d822800_0 .net "numf1", 0 0, L_0000023c2d83ece0;  1 drivers
v0000023c2d821c20_0 .net "numf2", 0 0, L_0000023c2d83e6a0;  1 drivers
S_0000023c2d824500 .scope module, "HALF_SUBTRACTOR1" "half_subtractor" 7 10, 7 3 0, S_0000023c2d824370;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c2d850540 .functor XOR 1, L_0000023c2d83ece0, L_0000023c2d83e6a0, C4<0>, C4<0>;
L_0000023c2d850d20 .functor NOT 1, L_0000023c2d83ece0, C4<0>, C4<0>, C4<0>;
L_0000023c2d850cb0 .functor AND 1, L_0000023c2d850d20, L_0000023c2d83e6a0, C4<1>, C4<1>;
v0000023c2d820f00_0 .net *"_ivl_2", 0 0, L_0000023c2d850d20;  1 drivers
v0000023c2d821040_0 .net "c_out", 0 0, L_0000023c2d850cb0;  alias, 1 drivers
v0000023c2d821180_0 .net "num1", 0 0, L_0000023c2d83ece0;  alias, 1 drivers
v0000023c2d81f060_0 .net "num2", 0 0, L_0000023c2d83e6a0;  alias, 1 drivers
v0000023c2d822440_0 .net "sub", 0 0, L_0000023c2d850540;  alias, 1 drivers
S_0000023c2d824690 .scope module, "HALF_SUBTRACTOR2" "half_subtractor" 7 11, 7 3 0, S_0000023c2d824370;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c2d850380 .functor XOR 1, L_0000023c2d850540, L_0000023c2d850930, C4<0>, C4<0>;
L_0000023c2d8500e0 .functor NOT 1, L_0000023c2d850540, C4<0>, C4<0>, C4<0>;
L_0000023c2d8510a0 .functor AND 1, L_0000023c2d8500e0, L_0000023c2d850930, C4<1>, C4<1>;
v0000023c2d822580_0 .net *"_ivl_2", 0 0, L_0000023c2d8500e0;  1 drivers
v0000023c2d822620_0 .net "c_out", 0 0, L_0000023c2d8510a0;  alias, 1 drivers
v0000023c2d8226c0_0 .net "num1", 0 0, L_0000023c2d850540;  alias, 1 drivers
v0000023c2d8224e0_0 .net "num2", 0 0, L_0000023c2d850930;  alias, 1 drivers
v0000023c2d821680_0 .net "sub", 0 0, L_0000023c2d850380;  alias, 1 drivers
S_0000023c2d823a10 .scope module, "div_module" "module8b" 3 108, 8 3 0, S_0000023c2d7c33f0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 8 "rest";
    .port_info 1 /INPUT 8 "num1";
    .port_info 2 /INPUT 8 "num2";
v0000023c2d821400_0 .var "accumulator", 7 0;
v0000023c2d8215e0_0 .var "divided", 7 0;
v0000023c2d8219a0_0 .var/i "i", 31 0;
v0000023c2d821d60_0 .net "num1", 7 0, v0000023c2d841300_0;  alias, 1 drivers
v0000023c2d821f40_0 .net "num2", 7 0, v0000023c2d8402c0_0;  alias, 1 drivers
v0000023c2d8221c0_0 .var "rest", 7 0;
E_0000023c2d7afbe0 .event anyedge, v0000023c2d814d00_0, v0000023c2d821400_0, v0000023c2d8215e0_0, v0000023c2d815160_0;
S_0000023c2d824820 .scope module, "divisor" "divisor8b" 3 100, 9 3 0, S_0000023c2d7c33f0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 8 "result";
    .port_info 1 /OUTPUT 8 "rest";
    .port_info 2 /INPUT 8 "num1";
    .port_info 3 /INPUT 8 "num2";
v0000023c2d821fe0_0 .var "accumulator", 7 0;
v0000023c2d826340_0 .var "divided", 7 0;
v0000023c2d824f40_0 .var/i "i", 31 0;
v0000023c2d827060_0 .net "num1", 7 0, v0000023c2d841300_0;  alias, 1 drivers
v0000023c2d826840_0 .net "num2", 7 0, v0000023c2d8402c0_0;  alias, 1 drivers
v0000023c2d8258a0_0 .var "quocient", 7 0;
v0000023c2d8265c0_0 .var "rest", 7 0;
v0000023c2d825f80_0 .var "result", 7 0;
E_0000023c2d7afd20/0 .event anyedge, v0000023c2d814d00_0, v0000023c2d821fe0_0, v0000023c2d826340_0, v0000023c2d8258a0_0;
E_0000023c2d7afd20/1 .event anyedge, v0000023c2d815160_0;
E_0000023c2d7afd20 .event/or E_0000023c2d7afd20/0, E_0000023c2d7afd20/1;
S_0000023c2d8249b0 .scope module, "incrementor" "increment8b" 3 79, 10 4 0, S_0000023c2d7c33f0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 8 "result";
    .port_info 1 /OUTPUT 1 "cout";
    .port_info 2 /INPUT 8 "num1";
v0000023c2d82d260_0 .net "cout", 0 0, L_0000023c2d847630;  alias, 1 drivers
v0000023c2d82b0a0_0 .net "num1", 7 0, v0000023c2d841300_0;  alias, 1 drivers
v0000023c2d82bb40_0 .net "result", 7 0, L_0000023c2d83dc00;  alias, 1 drivers
S_0000023c2d823240 .scope module, "FULL_ADDER8bINC" "full_adder8b" 10 5, 4 23 0, S_0000023c2d8249b0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 8 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 8 "numf1";
    .port_info 3 /INPUT 8 "numf2";
v0000023c2d82bfa0_0 .net "c_outc", 0 0, L_0000023c2d847630;  alias, 1 drivers
v0000023c2d82c040_0 .net "cin1", 0 0, L_0000023c2d846d00;  1 drivers
v0000023c2d82ba00_0 .net "csum", 7 0, L_0000023c2d83dc00;  alias, 1 drivers
v0000023c2d82ace0_0 .net "numf1", 7 0, v0000023c2d841300_0;  alias, 1 drivers
L_0000023c2d860160 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0000023c2d82c5e0_0 .net "numf2", 7 0, L_0000023c2d860160;  1 drivers
L_0000023c2d83c120 .part v0000023c2d841300_0, 0, 4;
L_0000023c2d83eec0 .part L_0000023c2d860160, 0, 4;
L_0000023c2d83dc00 .concat8 [ 4 4 0 0], L_0000023c2d83bb80, L_0000023c2d83e560;
L_0000023c2d83f500 .part v0000023c2d841300_0, 4, 4;
L_0000023c2d83d7a0 .part L_0000023c2d860160, 4, 4;
S_0000023c2d8233d0 .scope module, "FULL_ADDER4b1" "full_adder4b" 4 25, 4 15 0, S_0000023c2d823240;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 4 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 4 "numf1";
    .port_info 3 /INPUT 4 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000023c2d860118 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023c2d828280_0 .net "c_in", 0 0, L_0000023c2d860118;  1 drivers
v0000023c2d828640_0 .net "c_outc", 0 0, L_0000023c2d846d00;  alias, 1 drivers
v0000023c2d827920_0 .net "cin1", 0 0, L_0000023c2d845fe0;  1 drivers
v0000023c2d827880_0 .net "cin2", 0 0, L_0000023c2d847390;  1 drivers
v0000023c2d828140_0 .net "cin3", 0 0, L_0000023c2d8463d0;  1 drivers
v0000023c2d827a60_0 .net "csum", 3 0, L_0000023c2d83bb80;  1 drivers
v0000023c2d828500_0 .net "numf1", 3 0, L_0000023c2d83c120;  1 drivers
v0000023c2d827ba0_0 .net "numf2", 3 0, L_0000023c2d83eec0;  1 drivers
L_0000023c2d83ba40 .part L_0000023c2d83c120, 0, 1;
L_0000023c2d83d340 .part L_0000023c2d83eec0, 0, 1;
L_0000023c2d83ac80 .part L_0000023c2d83c120, 1, 1;
L_0000023c2d83c080 .part L_0000023c2d83eec0, 1, 1;
L_0000023c2d83bae0 .part L_0000023c2d83c120, 2, 1;
L_0000023c2d83af00 .part L_0000023c2d83eec0, 2, 1;
L_0000023c2d83bb80 .concat8 [ 1 1 1 1], L_0000023c2d8474e0, L_0000023c2d8462f0, L_0000023c2d8459c0, L_0000023c2d846f30;
L_0000023c2d83bcc0 .part L_0000023c2d83c120, 3, 1;
L_0000023c2d83bd60 .part L_0000023c2d83eec0, 3, 1;
S_0000023c2d822c00 .scope module, "FULL_ADDER1" "full_adder" 4 17, 4 8 0, S_0000023c2d8233d0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000023c2d845fe0 .functor OR 1, L_0000023c2d8469f0, L_0000023c2d846440, C4<0>, C4<0>;
v0000023c2d824c20_0 .net "aux_out", 0 0, L_0000023c2d846440;  1 drivers
v0000023c2d825940_0 .net "aux_out2", 0 0, L_0000023c2d8469f0;  1 drivers
v0000023c2d826f20_0 .net "aux_sum", 0 0, L_0000023c2d846980;  1 drivers
v0000023c2d825800_0 .net "c_in", 0 0, L_0000023c2d860118;  alias, 1 drivers
v0000023c2d8259e0_0 .net "c_outc", 0 0, L_0000023c2d845fe0;  alias, 1 drivers
v0000023c2d827240_0 .net "csum", 0 0, L_0000023c2d8474e0;  1 drivers
v0000023c2d824ea0_0 .net "numf1", 0 0, L_0000023c2d83ba40;  1 drivers
v0000023c2d826480_0 .net "numf2", 0 0, L_0000023c2d83d340;  1 drivers
S_0000023c2d822d90 .scope module, "HALF_ADDER1" "half_adder" 4 10, 4 3 0, S_0000023c2d822c00;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c2d846980 .functor XOR 1, L_0000023c2d83ba40, L_0000023c2d83d340, C4<0>, C4<0>;
L_0000023c2d846440 .functor AND 1, L_0000023c2d83ba40, L_0000023c2d83d340, C4<1>, C4<1>;
v0000023c2d825da0_0 .net "c_out", 0 0, L_0000023c2d846440;  alias, 1 drivers
v0000023c2d825620_0 .net "num1", 0 0, L_0000023c2d83ba40;  alias, 1 drivers
v0000023c2d8271a0_0 .net "num2", 0 0, L_0000023c2d83d340;  alias, 1 drivers
v0000023c2d8263e0_0 .net "sum", 0 0, L_0000023c2d846980;  alias, 1 drivers
S_0000023c2d8236f0 .scope module, "HALF_ADDER2" "half_adder" 4 11, 4 3 0, S_0000023c2d822c00;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c2d8474e0 .functor XOR 1, L_0000023c2d860118, L_0000023c2d846980, C4<0>, C4<0>;
L_0000023c2d8469f0 .functor AND 1, L_0000023c2d860118, L_0000023c2d846980, C4<1>, C4<1>;
v0000023c2d825580_0 .net "c_out", 0 0, L_0000023c2d8469f0;  alias, 1 drivers
v0000023c2d826b60_0 .net "num1", 0 0, L_0000023c2d860118;  alias, 1 drivers
v0000023c2d826980_0 .net "num2", 0 0, L_0000023c2d846980;  alias, 1 drivers
v0000023c2d825120_0 .net "sum", 0 0, L_0000023c2d8474e0;  alias, 1 drivers
S_0000023c2d823ba0 .scope module, "FULL_ADDER2" "full_adder" 4 18, 4 8 0, S_0000023c2d8233d0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000023c2d847390 .functor OR 1, L_0000023c2d845950, L_0000023c2d846280, C4<0>, C4<0>;
v0000023c2d827380_0 .net "aux_out", 0 0, L_0000023c2d846280;  1 drivers
v0000023c2d825a80_0 .net "aux_out2", 0 0, L_0000023c2d845950;  1 drivers
v0000023c2d8267a0_0 .net "aux_sum", 0 0, L_0000023c2d846130;  1 drivers
v0000023c2d826520_0 .net "c_in", 0 0, L_0000023c2d845fe0;  alias, 1 drivers
v0000023c2d826c00_0 .net "c_outc", 0 0, L_0000023c2d847390;  alias, 1 drivers
v0000023c2d826ca0_0 .net "csum", 0 0, L_0000023c2d8462f0;  1 drivers
v0000023c2d824cc0_0 .net "numf1", 0 0, L_0000023c2d83ac80;  1 drivers
v0000023c2d825ee0_0 .net "numf2", 0 0, L_0000023c2d83c080;  1 drivers
S_0000023c2d829a30 .scope module, "HALF_ADDER1" "half_adder" 4 10, 4 3 0, S_0000023c2d823ba0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c2d846130 .functor XOR 1, L_0000023c2d83ac80, L_0000023c2d83c080, C4<0>, C4<0>;
L_0000023c2d846280 .functor AND 1, L_0000023c2d83ac80, L_0000023c2d83c080, C4<1>, C4<1>;
v0000023c2d826e80_0 .net "c_out", 0 0, L_0000023c2d846280;  alias, 1 drivers
v0000023c2d826de0_0 .net "num1", 0 0, L_0000023c2d83ac80;  alias, 1 drivers
v0000023c2d8268e0_0 .net "num2", 0 0, L_0000023c2d83c080;  alias, 1 drivers
v0000023c2d826700_0 .net "sum", 0 0, L_0000023c2d846130;  alias, 1 drivers
S_0000023c2d8293f0 .scope module, "HALF_ADDER2" "half_adder" 4 11, 4 3 0, S_0000023c2d823ba0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c2d8462f0 .functor XOR 1, L_0000023c2d845fe0, L_0000023c2d846130, C4<0>, C4<0>;
L_0000023c2d845950 .functor AND 1, L_0000023c2d845fe0, L_0000023c2d846130, C4<1>, C4<1>;
v0000023c2d825080_0 .net "c_out", 0 0, L_0000023c2d845950;  alias, 1 drivers
v0000023c2d826160_0 .net "num1", 0 0, L_0000023c2d845fe0;  alias, 1 drivers
v0000023c2d824fe0_0 .net "num2", 0 0, L_0000023c2d846130;  alias, 1 drivers
v0000023c2d826fc0_0 .net "sum", 0 0, L_0000023c2d8462f0;  alias, 1 drivers
S_0000023c2d829260 .scope module, "FULL_ADDER3" "full_adder" 4 19, 4 8 0, S_0000023c2d8233d0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000023c2d8463d0 .functor OR 1, L_0000023c2d846c90, L_0000023c2d8466e0, C4<0>, C4<0>;
v0000023c2d8254e0_0 .net "aux_out", 0 0, L_0000023c2d8466e0;  1 drivers
v0000023c2d827100_0 .net "aux_out2", 0 0, L_0000023c2d846c90;  1 drivers
v0000023c2d826ac0_0 .net "aux_sum", 0 0, L_0000023c2d845c60;  1 drivers
v0000023c2d826d40_0 .net "c_in", 0 0, L_0000023c2d847390;  alias, 1 drivers
v0000023c2d825c60_0 .net "c_outc", 0 0, L_0000023c2d8463d0;  alias, 1 drivers
v0000023c2d826200_0 .net "csum", 0 0, L_0000023c2d8459c0;  1 drivers
v0000023c2d8256c0_0 .net "numf1", 0 0, L_0000023c2d83bae0;  1 drivers
v0000023c2d825260_0 .net "numf2", 0 0, L_0000023c2d83af00;  1 drivers
S_0000023c2d82a6b0 .scope module, "HALF_ADDER1" "half_adder" 4 10, 4 3 0, S_0000023c2d829260;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c2d845c60 .functor XOR 1, L_0000023c2d83bae0, L_0000023c2d83af00, C4<0>, C4<0>;
L_0000023c2d8466e0 .functor AND 1, L_0000023c2d83bae0, L_0000023c2d83af00, C4<1>, C4<1>;
v0000023c2d8272e0_0 .net "c_out", 0 0, L_0000023c2d8466e0;  alias, 1 drivers
v0000023c2d825300_0 .net "num1", 0 0, L_0000023c2d83bae0;  alias, 1 drivers
v0000023c2d826a20_0 .net "num2", 0 0, L_0000023c2d83af00;  alias, 1 drivers
v0000023c2d8251c0_0 .net "sum", 0 0, L_0000023c2d845c60;  alias, 1 drivers
S_0000023c2d829bc0 .scope module, "HALF_ADDER2" "half_adder" 4 11, 4 3 0, S_0000023c2d829260;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c2d8459c0 .functor XOR 1, L_0000023c2d847390, L_0000023c2d845c60, C4<0>, C4<0>;
L_0000023c2d846c90 .functor AND 1, L_0000023c2d847390, L_0000023c2d845c60, C4<1>, C4<1>;
v0000023c2d826660_0 .net "c_out", 0 0, L_0000023c2d846c90;  alias, 1 drivers
v0000023c2d826020_0 .net "num1", 0 0, L_0000023c2d847390;  alias, 1 drivers
v0000023c2d824d60_0 .net "num2", 0 0, L_0000023c2d845c60;  alias, 1 drivers
v0000023c2d8262a0_0 .net "sum", 0 0, L_0000023c2d8459c0;  alias, 1 drivers
S_0000023c2d8298a0 .scope module, "FULL_ADDER4" "full_adder" 4 20, 4 8 0, S_0000023c2d8233d0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000023c2d846d00 .functor OR 1, L_0000023c2d845a30, L_0000023c2d8464b0, C4<0>, C4<0>;
v0000023c2d8260c0_0 .net "aux_out", 0 0, L_0000023c2d8464b0;  1 drivers
v0000023c2d828780_0 .net "aux_out2", 0 0, L_0000023c2d845a30;  1 drivers
v0000023c2d827b00_0 .net "aux_sum", 0 0, L_0000023c2d846b40;  1 drivers
v0000023c2d828a00_0 .net "c_in", 0 0, L_0000023c2d8463d0;  alias, 1 drivers
v0000023c2d8279c0_0 .net "c_outc", 0 0, L_0000023c2d846d00;  alias, 1 drivers
v0000023c2d8283c0_0 .net "csum", 0 0, L_0000023c2d846f30;  1 drivers
v0000023c2d827e20_0 .net "numf1", 0 0, L_0000023c2d83bcc0;  1 drivers
v0000023c2d827ce0_0 .net "numf2", 0 0, L_0000023c2d83bd60;  1 drivers
S_0000023c2d829d50 .scope module, "HALF_ADDER1" "half_adder" 4 10, 4 3 0, S_0000023c2d8298a0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c2d846b40 .functor XOR 1, L_0000023c2d83bcc0, L_0000023c2d83bd60, C4<0>, C4<0>;
L_0000023c2d8464b0 .functor AND 1, L_0000023c2d83bcc0, L_0000023c2d83bd60, C4<1>, C4<1>;
v0000023c2d824e00_0 .net "c_out", 0 0, L_0000023c2d8464b0;  alias, 1 drivers
v0000023c2d8253a0_0 .net "num1", 0 0, L_0000023c2d83bcc0;  alias, 1 drivers
v0000023c2d825760_0 .net "num2", 0 0, L_0000023c2d83bd60;  alias, 1 drivers
v0000023c2d825440_0 .net "sum", 0 0, L_0000023c2d846b40;  alias, 1 drivers
S_0000023c2d829ee0 .scope module, "HALF_ADDER2" "half_adder" 4 11, 4 3 0, S_0000023c2d8298a0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c2d846f30 .functor XOR 1, L_0000023c2d8463d0, L_0000023c2d846b40, C4<0>, C4<0>;
L_0000023c2d845a30 .functor AND 1, L_0000023c2d8463d0, L_0000023c2d846b40, C4<1>, C4<1>;
v0000023c2d825b20_0 .net "c_out", 0 0, L_0000023c2d845a30;  alias, 1 drivers
v0000023c2d825bc0_0 .net "num1", 0 0, L_0000023c2d8463d0;  alias, 1 drivers
v0000023c2d825d00_0 .net "num2", 0 0, L_0000023c2d846b40;  alias, 1 drivers
v0000023c2d825e40_0 .net "sum", 0 0, L_0000023c2d846f30;  alias, 1 drivers
S_0000023c2d82a9d0 .scope module, "FULL_ADDER4b2" "full_adder4b" 4 26, 4 15 0, S_0000023c2d823240;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 4 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 4 "numf1";
    .port_info 3 /INPUT 4 "numf2";
    .port_info 4 /INPUT 1 "c_in";
v0000023c2d82af60_0 .net "c_in", 0 0, L_0000023c2d846d00;  alias, 1 drivers
v0000023c2d82b000_0 .net "c_outc", 0 0, L_0000023c2d847630;  alias, 1 drivers
v0000023c2d82c2c0_0 .net "cin1", 0 0, L_0000023c2d847010;  1 drivers
v0000023c2d82cb80_0 .net "cin2", 0 0, L_0000023c2d846600;  1 drivers
v0000023c2d82bdc0_0 .net "cin3", 0 0, L_0000023c2d846830;  1 drivers
v0000023c2d82d120_0 .net "csum", 3 0, L_0000023c2d83e560;  1 drivers
v0000023c2d82d1c0_0 .net "numf1", 3 0, L_0000023c2d83f500;  1 drivers
v0000023c2d82c860_0 .net "numf2", 3 0, L_0000023c2d83d7a0;  1 drivers
L_0000023c2d83e100 .part L_0000023c2d83f500, 0, 1;
L_0000023c2d83f0a0 .part L_0000023c2d83d7a0, 0, 1;
L_0000023c2d83e4c0 .part L_0000023c2d83f500, 1, 1;
L_0000023c2d83e740 .part L_0000023c2d83d7a0, 1, 1;
L_0000023c2d83df20 .part L_0000023c2d83f500, 2, 1;
L_0000023c2d83ee20 .part L_0000023c2d83d7a0, 2, 1;
L_0000023c2d83e560 .concat8 [ 1 1 1 1], L_0000023c2d845cd0, L_0000023c2d8470f0, L_0000023c2d846d70, L_0000023c2d847320;
L_0000023c2d83d700 .part L_0000023c2d83f500, 3, 1;
L_0000023c2d83e1a0 .part L_0000023c2d83d7a0, 3, 1;
S_0000023c2d828f40 .scope module, "FULL_ADDER1" "full_adder" 4 17, 4 8 0, S_0000023c2d82a9d0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000023c2d847010 .functor OR 1, L_0000023c2d846520, L_0000023c2d845aa0, C4<0>, C4<0>;
v0000023c2d8286e0_0 .net "aux_out", 0 0, L_0000023c2d845aa0;  1 drivers
v0000023c2d828820_0 .net "aux_out2", 0 0, L_0000023c2d846520;  1 drivers
v0000023c2d8288c0_0 .net "aux_sum", 0 0, L_0000023c2d847160;  1 drivers
v0000023c2d828460_0 .net "c_in", 0 0, L_0000023c2d846d00;  alias, 1 drivers
v0000023c2d8276a0_0 .net "c_outc", 0 0, L_0000023c2d847010;  alias, 1 drivers
v0000023c2d8281e0_0 .net "csum", 0 0, L_0000023c2d845cd0;  1 drivers
v0000023c2d828960_0 .net "numf1", 0 0, L_0000023c2d83e100;  1 drivers
v0000023c2d827420_0 .net "numf2", 0 0, L_0000023c2d83f0a0;  1 drivers
S_0000023c2d82a840 .scope module, "HALF_ADDER1" "half_adder" 4 10, 4 3 0, S_0000023c2d828f40;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c2d847160 .functor XOR 1, L_0000023c2d83e100, L_0000023c2d83f0a0, C4<0>, C4<0>;
L_0000023c2d845aa0 .functor AND 1, L_0000023c2d83e100, L_0000023c2d83f0a0, C4<1>, C4<1>;
v0000023c2d827d80_0 .net "c_out", 0 0, L_0000023c2d845aa0;  alias, 1 drivers
v0000023c2d827ec0_0 .net "num1", 0 0, L_0000023c2d83e100;  alias, 1 drivers
v0000023c2d8285a0_0 .net "num2", 0 0, L_0000023c2d83f0a0;  alias, 1 drivers
v0000023c2d828aa0_0 .net "sum", 0 0, L_0000023c2d847160;  alias, 1 drivers
S_0000023c2d828c20 .scope module, "HALF_ADDER2" "half_adder" 4 11, 4 3 0, S_0000023c2d828f40;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c2d845cd0 .functor XOR 1, L_0000023c2d846d00, L_0000023c2d847160, C4<0>, C4<0>;
L_0000023c2d846520 .functor AND 1, L_0000023c2d846d00, L_0000023c2d847160, C4<1>, C4<1>;
v0000023c2d828320_0 .net "c_out", 0 0, L_0000023c2d846520;  alias, 1 drivers
v0000023c2d827f60_0 .net "num1", 0 0, L_0000023c2d846d00;  alias, 1 drivers
v0000023c2d828000_0 .net "num2", 0 0, L_0000023c2d847160;  alias, 1 drivers
v0000023c2d8280a0_0 .net "sum", 0 0, L_0000023c2d845cd0;  alias, 1 drivers
S_0000023c2d8290d0 .scope module, "FULL_ADDER2" "full_adder" 4 18, 4 8 0, S_0000023c2d82a9d0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000023c2d846600 .functor OR 1, L_0000023c2d846590, L_0000023c2d846e50, C4<0>, C4<0>;
v0000023c2d82c360_0 .net "aux_out", 0 0, L_0000023c2d846e50;  1 drivers
v0000023c2d82b500_0 .net "aux_out2", 0 0, L_0000023c2d846590;  1 drivers
v0000023c2d82ce00_0 .net "aux_sum", 0 0, L_0000023c2d846de0;  1 drivers
v0000023c2d82c400_0 .net "c_in", 0 0, L_0000023c2d847010;  alias, 1 drivers
v0000023c2d82bc80_0 .net "c_outc", 0 0, L_0000023c2d846600;  alias, 1 drivers
v0000023c2d82ae20_0 .net "csum", 0 0, L_0000023c2d8470f0;  1 drivers
v0000023c2d82b640_0 .net "numf1", 0 0, L_0000023c2d83e4c0;  1 drivers
v0000023c2d82c220_0 .net "numf2", 0 0, L_0000023c2d83e740;  1 drivers
S_0000023c2d829580 .scope module, "HALF_ADDER1" "half_adder" 4 10, 4 3 0, S_0000023c2d8290d0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c2d846de0 .functor XOR 1, L_0000023c2d83e4c0, L_0000023c2d83e740, C4<0>, C4<0>;
L_0000023c2d846e50 .functor AND 1, L_0000023c2d83e4c0, L_0000023c2d83e740, C4<1>, C4<1>;
v0000023c2d8274c0_0 .net "c_out", 0 0, L_0000023c2d846e50;  alias, 1 drivers
v0000023c2d827600_0 .net "num1", 0 0, L_0000023c2d83e4c0;  alias, 1 drivers
v0000023c2d827560_0 .net "num2", 0 0, L_0000023c2d83e740;  alias, 1 drivers
v0000023c2d827c40_0 .net "sum", 0 0, L_0000023c2d846de0;  alias, 1 drivers
S_0000023c2d829710 .scope module, "HALF_ADDER2" "half_adder" 4 11, 4 3 0, S_0000023c2d8290d0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c2d8470f0 .functor XOR 1, L_0000023c2d847010, L_0000023c2d846de0, C4<0>, C4<0>;
L_0000023c2d846590 .functor AND 1, L_0000023c2d847010, L_0000023c2d846de0, C4<1>, C4<1>;
v0000023c2d827740_0 .net "c_out", 0 0, L_0000023c2d846590;  alias, 1 drivers
v0000023c2d8277e0_0 .net "num1", 0 0, L_0000023c2d847010;  alias, 1 drivers
v0000023c2d82c180_0 .net "num2", 0 0, L_0000023c2d846de0;  alias, 1 drivers
v0000023c2d82c9a0_0 .net "sum", 0 0, L_0000023c2d8470f0;  alias, 1 drivers
S_0000023c2d82a070 .scope module, "FULL_ADDER3" "full_adder" 4 19, 4 8 0, S_0000023c2d82a9d0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000023c2d846830 .functor OR 1, L_0000023c2d847080, L_0000023c2d8467c0, C4<0>, C4<0>;
v0000023c2d82cc20_0 .net "aux_out", 0 0, L_0000023c2d8467c0;  1 drivers
v0000023c2d82aec0_0 .net "aux_out2", 0 0, L_0000023c2d847080;  1 drivers
v0000023c2d82cea0_0 .net "aux_sum", 0 0, L_0000023c2d846750;  1 drivers
v0000023c2d82b8c0_0 .net "c_in", 0 0, L_0000023c2d846600;  alias, 1 drivers
v0000023c2d82b3c0_0 .net "c_outc", 0 0, L_0000023c2d846830;  alias, 1 drivers
v0000023c2d82b820_0 .net "csum", 0 0, L_0000023c2d846d70;  1 drivers
v0000023c2d82ccc0_0 .net "numf1", 0 0, L_0000023c2d83df20;  1 drivers
v0000023c2d82cfe0_0 .net "numf2", 0 0, L_0000023c2d83ee20;  1 drivers
S_0000023c2d828db0 .scope module, "HALF_ADDER1" "half_adder" 4 10, 4 3 0, S_0000023c2d82a070;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c2d846750 .functor XOR 1, L_0000023c2d83df20, L_0000023c2d83ee20, C4<0>, C4<0>;
L_0000023c2d8467c0 .functor AND 1, L_0000023c2d83df20, L_0000023c2d83ee20, C4<1>, C4<1>;
v0000023c2d82b6e0_0 .net "c_out", 0 0, L_0000023c2d8467c0;  alias, 1 drivers
v0000023c2d82d3a0_0 .net "num1", 0 0, L_0000023c2d83df20;  alias, 1 drivers
v0000023c2d82d080_0 .net "num2", 0 0, L_0000023c2d83ee20;  alias, 1 drivers
v0000023c2d82b780_0 .net "sum", 0 0, L_0000023c2d846750;  alias, 1 drivers
S_0000023c2d82a200 .scope module, "HALF_ADDER2" "half_adder" 4 11, 4 3 0, S_0000023c2d82a070;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c2d846d70 .functor XOR 1, L_0000023c2d846600, L_0000023c2d846750, C4<0>, C4<0>;
L_0000023c2d847080 .functor AND 1, L_0000023c2d846600, L_0000023c2d846750, C4<1>, C4<1>;
v0000023c2d82bd20_0 .net "c_out", 0 0, L_0000023c2d847080;  alias, 1 drivers
v0000023c2d82ac40_0 .net "num1", 0 0, L_0000023c2d846600;  alias, 1 drivers
v0000023c2d82b960_0 .net "num2", 0 0, L_0000023c2d846750;  alias, 1 drivers
v0000023c2d82cf40_0 .net "sum", 0 0, L_0000023c2d846d70;  alias, 1 drivers
S_0000023c2d82a390 .scope module, "FULL_ADDER4" "full_adder" 4 20, 4 8 0, S_0000023c2d82a9d0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "csum";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000023c2d847630 .functor OR 1, L_0000023c2d8475c0, L_0000023c2d8472b0, C4<0>, C4<0>;
v0000023c2d82be60_0 .net "aux_out", 0 0, L_0000023c2d8472b0;  1 drivers
v0000023c2d82cae0_0 .net "aux_out2", 0 0, L_0000023c2d8475c0;  1 drivers
v0000023c2d82d300_0 .net "aux_sum", 0 0, L_0000023c2d8471d0;  1 drivers
v0000023c2d82bf00_0 .net "c_in", 0 0, L_0000023c2d846830;  alias, 1 drivers
v0000023c2d82c540_0 .net "c_outc", 0 0, L_0000023c2d847630;  alias, 1 drivers
v0000023c2d82cd60_0 .net "csum", 0 0, L_0000023c2d847320;  1 drivers
v0000023c2d82b320_0 .net "numf1", 0 0, L_0000023c2d83d700;  1 drivers
v0000023c2d82c680_0 .net "numf2", 0 0, L_0000023c2d83e1a0;  1 drivers
S_0000023c2d82a520 .scope module, "HALF_ADDER1" "half_adder" 4 10, 4 3 0, S_0000023c2d82a390;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c2d8471d0 .functor XOR 1, L_0000023c2d83d700, L_0000023c2d83e1a0, C4<0>, C4<0>;
L_0000023c2d8472b0 .functor AND 1, L_0000023c2d83d700, L_0000023c2d83e1a0, C4<1>, C4<1>;
v0000023c2d82b5a0_0 .net "c_out", 0 0, L_0000023c2d8472b0;  alias, 1 drivers
v0000023c2d82c4a0_0 .net "num1", 0 0, L_0000023c2d83d700;  alias, 1 drivers
v0000023c2d82baa0_0 .net "num2", 0 0, L_0000023c2d83e1a0;  alias, 1 drivers
v0000023c2d82b460_0 .net "sum", 0 0, L_0000023c2d8471d0;  alias, 1 drivers
S_0000023c2d82f410 .scope module, "HALF_ADDER2" "half_adder" 4 11, 4 3 0, S_0000023c2d82a390;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sum";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c2d847320 .functor XOR 1, L_0000023c2d846830, L_0000023c2d8471d0, C4<0>, C4<0>;
L_0000023c2d8475c0 .functor AND 1, L_0000023c2d846830, L_0000023c2d8471d0, C4<1>, C4<1>;
v0000023c2d82b280_0 .net "c_out", 0 0, L_0000023c2d8475c0;  alias, 1 drivers
v0000023c2d82b140_0 .net "num1", 0 0, L_0000023c2d846830;  alias, 1 drivers
v0000023c2d82b1e0_0 .net "num2", 0 0, L_0000023c2d8471d0;  alias, 1 drivers
v0000023c2d82bbe0_0 .net "sum", 0 0, L_0000023c2d847320;  alias, 1 drivers
S_0000023c2d82fbe0 .scope module, "left_shifter" "shift_left8b" 3 114, 11 1 0, S_0000023c2d7c33f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "y";
v0000023c2d82ad80_0 .net *"_ivl_2", 6 0, L_0000023c2d83f140;  1 drivers
L_0000023c2d860238 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023c2d82c0e0_0 .net *"_ivl_4", 0 0, L_0000023c2d860238;  1 drivers
v0000023c2d82c720_0 .net "a", 7 0, v0000023c2d841300_0;  alias, 1 drivers
v0000023c2d82c7c0_0 .net "y", 7 0, L_0000023c2d83f320;  alias, 1 drivers
L_0000023c2d83f140 .part v0000023c2d841300_0, 0, 7;
L_0000023c2d83f320 .concat [ 1 7 0 0], L_0000023c2d860238, L_0000023c2d83f140;
S_0000023c2d8303b0 .scope module, "multiplier" "multiplier8b" 3 93, 12 3 0, S_0000023c2d7c33f0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 8 "result";
    .port_info 1 /INPUT 8 "num1";
    .port_info 2 /INPUT 8 "num2";
v0000023c2d82c900_0 .var "accumulator", 15 0;
v0000023c2d82ca40_0 .var/i "i", 31 0;
v0000023c2d82d940_0 .net "num1", 7 0, v0000023c2d841300_0;  alias, 1 drivers
v0000023c2d82d4e0_0 .net "num2", 7 0, v0000023c2d8402c0_0;  alias, 1 drivers
v0000023c2d82e520_0 .var "result", 7 0;
E_0000023c2d7af120 .event anyedge, v0000023c2d815160_0, v0000023c2d82c900_0, v0000023c2d814d00_0;
S_0000023c2d82ef60 .scope module, "nand_gate" "nand8b" 3 131, 13 3 0, S_0000023c2d7c33f0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 8 "result";
    .port_info 1 /INPUT 8 "num1";
    .port_info 2 /INPUT 8 "num2";
v0000023c2d82e700_0 .var/i "i", 31 0;
v0000023c2d82de40_0 .net "num1", 7 0, v0000023c2d841300_0;  alias, 1 drivers
v0000023c2d82dee0_0 .net "num2", 7 0, v0000023c2d8402c0_0;  alias, 1 drivers
v0000023c2d82e480_0 .var "result", 7 0;
v0000023c2d82d620_0 .var "resultado", 7 0;
E_0000023c2d7af060 .event anyedge, v0000023c2d814d00_0, v0000023c2d815160_0, v0000023c2d82d620_0;
S_0000023c2d82fd70 .scope module, "nor_gate" "nor8b" 3 137, 14 3 0, S_0000023c2d7c33f0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 8 "result";
    .port_info 1 /INPUT 8 "num1";
    .port_info 2 /INPUT 8 "num2";
v0000023c2d82e8e0_0 .var/i "i", 31 0;
v0000023c2d82dda0_0 .net "num1", 7 0, v0000023c2d841300_0;  alias, 1 drivers
v0000023c2d82d580_0 .net "num2", 7 0, v0000023c2d8402c0_0;  alias, 1 drivers
v0000023c2d82d6c0_0 .var "result", 7 0;
v0000023c2d82d9e0_0 .var "resultado", 7 0;
E_0000023c2d7af360 .event anyedge, v0000023c2d814d00_0, v0000023c2d815160_0, v0000023c2d82d9e0_0;
S_0000023c2d82f5a0 .scope module, "not_gate" "not8b" 3 143, 15 3 0, S_0000023c2d7c33f0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 8 "result";
    .port_info 1 /INPUT 8 "num1";
v0000023c2d82db20_0 .var/i "i", 31 0;
v0000023c2d82eac0_0 .net "num1", 7 0, v0000023c2d841300_0;  alias, 1 drivers
v0000023c2d82e980_0 .var "result", 7 0;
v0000023c2d82d760_0 .var "resultado", 7 0;
E_0000023c2d7af860 .event anyedge, v0000023c2d814d00_0, v0000023c2d82d760_0;
S_0000023c2d82ff00 .scope module, "or_gate" "or8b" 3 148, 16 3 0, S_0000023c2d7c33f0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 8 "result";
    .port_info 1 /INPUT 8 "num1";
    .port_info 2 /INPUT 8 "num2";
v0000023c2d82dbc0_0 .var/i "i", 31 0;
v0000023c2d82dc60_0 .net "num1", 7 0, v0000023c2d841300_0;  alias, 1 drivers
v0000023c2d82e840_0 .net "num2", 7 0, v0000023c2d8402c0_0;  alias, 1 drivers
v0000023c2d82dd00_0 .var "result", 7 0;
v0000023c2d82df80_0 .var "resultado", 7 0;
E_0000023c2d7afea0 .event anyedge, v0000023c2d814d00_0, v0000023c2d815160_0, v0000023c2d82df80_0;
S_0000023c2d82f730 .scope module, "rol_gate" "rol" 3 166, 17 1 0, S_0000023c2d7c33f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "y";
v0000023c2d82d8a0_0 .net *"_ivl_1", 6 0, L_0000023c2d83fb40;  1 drivers
v0000023c2d82e340_0 .net *"_ivl_3", 0 0, L_0000023c2d83dde0;  1 drivers
v0000023c2d82e020_0 .net "a", 7 0, v0000023c2d841300_0;  alias, 1 drivers
v0000023c2d82da80_0 .net "y", 7 0, L_0000023c2d83f3c0;  alias, 1 drivers
L_0000023c2d83fb40 .part v0000023c2d841300_0, 0, 7;
L_0000023c2d83dde0 .part v0000023c2d841300_0, 7, 1;
L_0000023c2d83f3c0 .concat [ 1 7 0 0], L_0000023c2d83dde0, L_0000023c2d83fb40;
S_0000023c2d82fa50 .scope module, "ror_gate" "ror" 3 171, 17 7 0, S_0000023c2d7c33f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "y";
v0000023c2d82e660_0 .net *"_ivl_1", 0 0, L_0000023c2d83dac0;  1 drivers
v0000023c2d82e0c0_0 .net *"_ivl_3", 6 0, L_0000023c2d83fbe0;  1 drivers
v0000023c2d82e160_0 .net "a", 7 0, v0000023c2d841300_0;  alias, 1 drivers
v0000023c2d82e5c0_0 .net "y", 7 0, L_0000023c2d83f1e0;  alias, 1 drivers
L_0000023c2d83dac0 .part v0000023c2d841300_0, 0, 1;
L_0000023c2d83fbe0 .part v0000023c2d841300_0, 1, 7;
L_0000023c2d83f1e0 .concat [ 7 1 0 0], L_0000023c2d83fbe0, L_0000023c2d83dac0;
S_0000023c2d82f280 .scope module, "shift_right" "shift_right8b" 3 120, 18 1 0, S_0000023c2d7c33f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 3 "shamt";
    .port_info 2 /OUTPUT 8 "y";
v0000023c2d82d800_0 .net *"_ivl_2", 6 0, L_0000023c2d83f6e0;  1 drivers
L_0000023c2d860280 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023c2d82e200_0 .net *"_ivl_4", 0 0, L_0000023c2d860280;  1 drivers
v0000023c2d82d440_0 .net "a", 7 0, v0000023c2d841300_0;  alias, 1 drivers
o0000023c2d7cb328 .functor BUFZ 3, C4<zzz>; HiZ drive
v0000023c2d82ea20_0 .net "shamt", 2 0, o0000023c2d7cb328;  0 drivers
v0000023c2d82e2a0_0 .net "y", 7 0, L_0000023c2d83e240;  alias, 1 drivers
L_0000023c2d83f6e0 .part v0000023c2d841300_0, 1, 7;
L_0000023c2d83e240 .concat [ 7 1 0 0], L_0000023c2d83f6e0, L_0000023c2d860280;
S_0000023c2d830220 .scope module, "subtractor" "full_subtractor8b" 3 71, 7 23 0, S_0000023c2d7c33f0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 8 "csub";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 8 "numf1";
    .port_info 3 /INPUT 8 "numf2";
v0000023c2d8360c0_0 .net "c_outc", 0 0, L_0000023c2d845e20;  alias, 1 drivers
v0000023c2d837740_0 .net "cin1", 0 0, L_0000023c2d7c2b70;  1 drivers
v0000023c2d837100_0 .net "csub", 7 0, L_0000023c2d83d020;  alias, 1 drivers
v0000023c2d837560_0 .net "numf1", 7 0, v0000023c2d841300_0;  alias, 1 drivers
v0000023c2d837ce0_0 .net "numf2", 7 0, v0000023c2d8402c0_0;  alias, 1 drivers
L_0000023c2d83bf40 .part v0000023c2d841300_0, 0, 4;
L_0000023c2d83cbc0 .part v0000023c2d8402c0_0, 0, 4;
L_0000023c2d83d020 .concat8 [ 4 4 0 0], L_0000023c2d83cb20, L_0000023c2d83cda0;
L_0000023c2d83bc20 .part v0000023c2d841300_0, 4, 4;
L_0000023c2d83b9a0 .part v0000023c2d8402c0_0, 4, 4;
S_0000023c2d830090 .scope module, "FULL_SUBTRACTOR4b1" "full_subtractor4b" 7 25, 7 15 0, S_0000023c2d830220;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 4 "csub";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 4 "numf1";
    .port_info 3 /INPUT 4 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000023c2d8600d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023c2d832b00_0 .net "c_in", 0 0, L_0000023c2d8600d0;  1 drivers
v0000023c2d832ba0_0 .net "c_outc", 0 0, L_0000023c2d7c2b70;  alias, 1 drivers
v0000023c2d832d80_0 .net "cin1", 0 0, L_0000023c2d7c13d0;  1 drivers
v0000023c2d833280_0 .net "cin2", 0 0, L_0000023c2d7c1830;  1 drivers
v0000023c2d833320_0 .net "cin3", 0 0, L_0000023c2d7c2a90;  1 drivers
v0000023c2d830c60_0 .net "csub", 3 0, L_0000023c2d83cb20;  1 drivers
v0000023c2d834400_0 .net "numf1", 3 0, L_0000023c2d83bf40;  1 drivers
v0000023c2d834680_0 .net "numf2", 3 0, L_0000023c2d83cbc0;  1 drivers
L_0000023c2d83cd00 .part L_0000023c2d83bf40, 0, 1;
L_0000023c2d83b540 .part L_0000023c2d83cbc0, 0, 1;
L_0000023c2d83b5e0 .part L_0000023c2d83bf40, 1, 1;
L_0000023c2d83b680 .part L_0000023c2d83cbc0, 1, 1;
L_0000023c2d83c800 .part L_0000023c2d83bf40, 2, 1;
L_0000023c2d83c8a0 .part L_0000023c2d83cbc0, 2, 1;
L_0000023c2d83cb20 .concat8 [ 1 1 1 1], L_0000023c2d7c1de0, L_0000023c2d7c2010, L_0000023c2d7c1a60, L_0000023c2d7c2be0;
L_0000023c2d83d2a0 .part L_0000023c2d83bf40, 3, 1;
L_0000023c2d83b7c0 .part L_0000023c2d83cbc0, 3, 1;
S_0000023c2d82f0f0 .scope module, "FULL_SUBTRACTOR1" "full_subtractor" 7 17, 7 8 0, S_0000023c2d830090;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_outc";
    .port_info 1 /OUTPUT 1 "csub";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000023c2d7c13d0 .functor OR 1, L_0000023c2d7c1360, L_0000023c2d7c12f0, C4<0>, C4<0>;
v0000023c2d8388c0_0 .net "aux_out", 0 0, L_0000023c2d7c12f0;  1 drivers
v0000023c2d838960_0 .net "aux_out2", 0 0, L_0000023c2d7c1360;  1 drivers
v0000023c2d838aa0_0 .net "aux_sub", 0 0, L_0000023c2d7c1280;  1 drivers
v0000023c2d838b40_0 .net "c_in", 0 0, L_0000023c2d8600d0;  alias, 1 drivers
v0000023c2d832880_0 .net "c_outc", 0 0, L_0000023c2d7c13d0;  alias, 1 drivers
v0000023c2d830f80_0 .net "csub", 0 0, L_0000023c2d7c1de0;  1 drivers
v0000023c2d830ee0_0 .net "numf1", 0 0, L_0000023c2d83cd00;  1 drivers
v0000023c2d8330a0_0 .net "numf2", 0 0, L_0000023c2d83b540;  1 drivers
S_0000023c2d82f8c0 .scope module, "HALF_SUBTRACTOR1" "half_subtractor" 7 10, 7 3 0, S_0000023c2d82f0f0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c2d7c1280 .functor XOR 1, L_0000023c2d83cd00, L_0000023c2d83b540, C4<0>, C4<0>;
L_0000023c2d7c17c0 .functor NOT 1, L_0000023c2d83cd00, C4<0>, C4<0>, C4<0>;
L_0000023c2d7c12f0 .functor AND 1, L_0000023c2d7c17c0, L_0000023c2d83b540, C4<1>, C4<1>;
v0000023c2d82e7a0_0 .net *"_ivl_2", 0 0, L_0000023c2d7c17c0;  1 drivers
v0000023c2d82e3e0_0 .net "c_out", 0 0, L_0000023c2d7c12f0;  alias, 1 drivers
v0000023c2d838500_0 .net "num1", 0 0, L_0000023c2d83cd00;  alias, 1 drivers
v0000023c2d8385a0_0 .net "num2", 0 0, L_0000023c2d83b540;  alias, 1 drivers
v0000023c2d838640_0 .net "sub", 0 0, L_0000023c2d7c1280;  alias, 1 drivers
S_0000023c2d830540 .scope module, "HALF_SUBTRACTOR2" "half_subtractor" 7 11, 7 3 0, S_0000023c2d82f0f0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c2d7c1de0 .functor XOR 1, L_0000023c2d7c1280, L_0000023c2d8600d0, C4<0>, C4<0>;
L_0000023c2d7c1e50 .functor NOT 1, L_0000023c2d7c1280, C4<0>, C4<0>, C4<0>;
L_0000023c2d7c1360 .functor AND 1, L_0000023c2d7c1e50, L_0000023c2d8600d0, C4<1>, C4<1>;
v0000023c2d838a00_0 .net *"_ivl_2", 0 0, L_0000023c2d7c1e50;  1 drivers
v0000023c2d8386e0_0 .net "c_out", 0 0, L_0000023c2d7c1360;  alias, 1 drivers
v0000023c2d838780_0 .net "num1", 0 0, L_0000023c2d7c1280;  alias, 1 drivers
v0000023c2d838460_0 .net "num2", 0 0, L_0000023c2d8600d0;  alias, 1 drivers
v0000023c2d838820_0 .net "sub", 0 0, L_0000023c2d7c1de0;  alias, 1 drivers
S_0000023c2d8306d0 .scope module, "FULL_SUBTRACTOR2" "full_subtractor" 7 18, 7 8 0, S_0000023c2d830090;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_outc";
    .port_info 1 /OUTPUT 1 "csub";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000023c2d7c1830 .functor OR 1, L_0000023c2d7c1750, L_0000023c2d7c1670, C4<0>, C4<0>;
v0000023c2d832f60_0 .net "aux_out", 0 0, L_0000023c2d7c1670;  1 drivers
v0000023c2d830d00_0 .net "aux_out2", 0 0, L_0000023c2d7c1750;  1 drivers
v0000023c2d831f20_0 .net "aux_sub", 0 0, L_0000023c2d7c1440;  1 drivers
v0000023c2d832560_0 .net "c_in", 0 0, L_0000023c2d7c13d0;  alias, 1 drivers
v0000023c2d831340_0 .net "c_outc", 0 0, L_0000023c2d7c1830;  alias, 1 drivers
v0000023c2d831ca0_0 .net "csub", 0 0, L_0000023c2d7c2010;  1 drivers
v0000023c2d831a20_0 .net "numf1", 0 0, L_0000023c2d83b5e0;  1 drivers
v0000023c2d8312a0_0 .net "numf2", 0 0, L_0000023c2d83b680;  1 drivers
S_0000023c2d830860 .scope module, "HALF_SUBTRACTOR1" "half_subtractor" 7 10, 7 3 0, S_0000023c2d8306d0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c2d7c1440 .functor XOR 1, L_0000023c2d83b5e0, L_0000023c2d83b680, C4<0>, C4<0>;
L_0000023c2d7c1520 .functor NOT 1, L_0000023c2d83b5e0, C4<0>, C4<0>, C4<0>;
L_0000023c2d7c1670 .functor AND 1, L_0000023c2d7c1520, L_0000023c2d83b680, C4<1>, C4<1>;
v0000023c2d832a60_0 .net *"_ivl_2", 0 0, L_0000023c2d7c1520;  1 drivers
v0000023c2d832e20_0 .net "c_out", 0 0, L_0000023c2d7c1670;  alias, 1 drivers
v0000023c2d832420_0 .net "num1", 0 0, L_0000023c2d83b5e0;  alias, 1 drivers
v0000023c2d831700_0 .net "num2", 0 0, L_0000023c2d83b680;  alias, 1 drivers
v0000023c2d8326a0_0 .net "sub", 0 0, L_0000023c2d7c1440;  alias, 1 drivers
S_0000023c2d8309f0 .scope module, "HALF_SUBTRACTOR2" "half_subtractor" 7 11, 7 3 0, S_0000023c2d8306d0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c2d7c2010 .functor XOR 1, L_0000023c2d7c1440, L_0000023c2d7c13d0, C4<0>, C4<0>;
L_0000023c2d7c16e0 .functor NOT 1, L_0000023c2d7c1440, C4<0>, C4<0>, C4<0>;
L_0000023c2d7c1750 .functor AND 1, L_0000023c2d7c16e0, L_0000023c2d7c13d0, C4<1>, C4<1>;
v0000023c2d831de0_0 .net *"_ivl_2", 0 0, L_0000023c2d7c16e0;  1 drivers
v0000023c2d831160_0 .net "c_out", 0 0, L_0000023c2d7c1750;  alias, 1 drivers
v0000023c2d831c00_0 .net "num1", 0 0, L_0000023c2d7c1440;  alias, 1 drivers
v0000023c2d831200_0 .net "num2", 0 0, L_0000023c2d7c13d0;  alias, 1 drivers
v0000023c2d831840_0 .net "sub", 0 0, L_0000023c2d7c2010;  alias, 1 drivers
S_0000023c2d82ec40 .scope module, "FULL_SUBTRACTOR3" "full_subtractor" 7 19, 7 8 0, S_0000023c2d830090;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_outc";
    .port_info 1 /OUTPUT 1 "csub";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000023c2d7c2a90 .functor OR 1, L_0000023c2d7c1d00, L_0000023c2d7c2080, C4<0>, C4<0>;
v0000023c2d831980_0 .net "aux_out", 0 0, L_0000023c2d7c2080;  1 drivers
v0000023c2d830da0_0 .net "aux_out2", 0 0, L_0000023c2d7c1d00;  1 drivers
v0000023c2d831520_0 .net "aux_sub", 0 0, L_0000023c2d7c18a0;  1 drivers
v0000023c2d8333c0_0 .net "c_in", 0 0, L_0000023c2d7c1830;  alias, 1 drivers
v0000023c2d8315c0_0 .net "c_outc", 0 0, L_0000023c2d7c2a90;  alias, 1 drivers
v0000023c2d831d40_0 .net "csub", 0 0, L_0000023c2d7c1a60;  1 drivers
v0000023c2d832c40_0 .net "numf1", 0 0, L_0000023c2d83c800;  1 drivers
v0000023c2d831e80_0 .net "numf2", 0 0, L_0000023c2d83c8a0;  1 drivers
S_0000023c2d82edd0 .scope module, "HALF_SUBTRACTOR1" "half_subtractor" 7 10, 7 3 0, S_0000023c2d82ec40;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c2d7c18a0 .functor XOR 1, L_0000023c2d83c800, L_0000023c2d83c8a0, C4<0>, C4<0>;
L_0000023c2d7c1910 .functor NOT 1, L_0000023c2d83c800, C4<0>, C4<0>, C4<0>;
L_0000023c2d7c2080 .functor AND 1, L_0000023c2d7c1910, L_0000023c2d83c8a0, C4<1>, C4<1>;
v0000023c2d832ec0_0 .net *"_ivl_2", 0 0, L_0000023c2d7c1910;  1 drivers
v0000023c2d8317a0_0 .net "c_out", 0 0, L_0000023c2d7c2080;  alias, 1 drivers
v0000023c2d832600_0 .net "num1", 0 0, L_0000023c2d83c800;  alias, 1 drivers
v0000023c2d832ce0_0 .net "num2", 0 0, L_0000023c2d83c8a0;  alias, 1 drivers
v0000023c2d833000_0 .net "sub", 0 0, L_0000023c2d7c18a0;  alias, 1 drivers
S_0000023c2d839110 .scope module, "HALF_SUBTRACTOR2" "half_subtractor" 7 11, 7 3 0, S_0000023c2d82ec40;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c2d7c1a60 .functor XOR 1, L_0000023c2d7c18a0, L_0000023c2d7c1830, C4<0>, C4<0>;
L_0000023c2d7c1ad0 .functor NOT 1, L_0000023c2d7c18a0, C4<0>, C4<0>, C4<0>;
L_0000023c2d7c1d00 .functor AND 1, L_0000023c2d7c1ad0, L_0000023c2d7c1830, C4<1>, C4<1>;
v0000023c2d831020_0 .net *"_ivl_2", 0 0, L_0000023c2d7c1ad0;  1 drivers
v0000023c2d8313e0_0 .net "c_out", 0 0, L_0000023c2d7c1d00;  alias, 1 drivers
v0000023c2d8310c0_0 .net "num1", 0 0, L_0000023c2d7c18a0;  alias, 1 drivers
v0000023c2d8318e0_0 .net "num2", 0 0, L_0000023c2d7c1830;  alias, 1 drivers
v0000023c2d831480_0 .net "sub", 0 0, L_0000023c2d7c1a60;  alias, 1 drivers
S_0000023c2d839a70 .scope module, "FULL_SUBTRACTOR4" "full_subtractor" 7 20, 7 8 0, S_0000023c2d830090;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_outc";
    .port_info 1 /OUTPUT 1 "csub";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000023c2d7c2b70 .functor OR 1, L_0000023c2d7c2b00, L_0000023c2d7c2d30, C4<0>, C4<0>;
v0000023c2d832380_0 .net "aux_out", 0 0, L_0000023c2d7c2d30;  1 drivers
v0000023c2d830e40_0 .net "aux_out2", 0 0, L_0000023c2d7c2b00;  1 drivers
v0000023c2d8321a0_0 .net "aux_sub", 0 0, L_0000023c2d7c2cc0;  1 drivers
v0000023c2d8322e0_0 .net "c_in", 0 0, L_0000023c2d7c2a90;  alias, 1 drivers
v0000023c2d8324c0_0 .net "c_outc", 0 0, L_0000023c2d7c2b70;  alias, 1 drivers
v0000023c2d8327e0_0 .net "csub", 0 0, L_0000023c2d7c2be0;  1 drivers
v0000023c2d832920_0 .net "numf1", 0 0, L_0000023c2d83d2a0;  1 drivers
v0000023c2d8329c0_0 .net "numf2", 0 0, L_0000023c2d83b7c0;  1 drivers
S_0000023c2d838f80 .scope module, "HALF_SUBTRACTOR1" "half_subtractor" 7 10, 7 3 0, S_0000023c2d839a70;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c2d7c2cc0 .functor XOR 1, L_0000023c2d83d2a0, L_0000023c2d83b7c0, C4<0>, C4<0>;
L_0000023c2d7c2c50 .functor NOT 1, L_0000023c2d83d2a0, C4<0>, C4<0>, C4<0>;
L_0000023c2d7c2d30 .functor AND 1, L_0000023c2d7c2c50, L_0000023c2d83b7c0, C4<1>, C4<1>;
v0000023c2d8331e0_0 .net *"_ivl_2", 0 0, L_0000023c2d7c2c50;  1 drivers
v0000023c2d831660_0 .net "c_out", 0 0, L_0000023c2d7c2d30;  alias, 1 drivers
v0000023c2d833140_0 .net "num1", 0 0, L_0000023c2d83d2a0;  alias, 1 drivers
v0000023c2d831ac0_0 .net "num2", 0 0, L_0000023c2d83b7c0;  alias, 1 drivers
v0000023c2d832240_0 .net "sub", 0 0, L_0000023c2d7c2cc0;  alias, 1 drivers
S_0000023c2d839f20 .scope module, "HALF_SUBTRACTOR2" "half_subtractor" 7 11, 7 3 0, S_0000023c2d839a70;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c2d7c2be0 .functor XOR 1, L_0000023c2d7c2cc0, L_0000023c2d7c2a90, C4<0>, C4<0>;
L_0000023c2d7c2da0 .functor NOT 1, L_0000023c2d7c2cc0, C4<0>, C4<0>, C4<0>;
L_0000023c2d7c2b00 .functor AND 1, L_0000023c2d7c2da0, L_0000023c2d7c2a90, C4<1>, C4<1>;
v0000023c2d831b60_0 .net *"_ivl_2", 0 0, L_0000023c2d7c2da0;  1 drivers
v0000023c2d831fc0_0 .net "c_out", 0 0, L_0000023c2d7c2b00;  alias, 1 drivers
v0000023c2d832740_0 .net "num1", 0 0, L_0000023c2d7c2cc0;  alias, 1 drivers
v0000023c2d832060_0 .net "num2", 0 0, L_0000023c2d7c2a90;  alias, 1 drivers
v0000023c2d832100_0 .net "sub", 0 0, L_0000023c2d7c2be0;  alias, 1 drivers
S_0000023c2d839c00 .scope module, "FULL_SUBTRACTOR4b2" "full_subtractor4b" 7 26, 7 15 0, S_0000023c2d830220;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 4 "csub";
    .port_info 1 /OUTPUT 1 "c_outc";
    .port_info 2 /INPUT 4 "numf1";
    .port_info 3 /INPUT 4 "numf2";
    .port_info 4 /INPUT 1 "c_in";
v0000023c2d8376a0_0 .net "c_in", 0 0, L_0000023c2d7c2b70;  alias, 1 drivers
v0000023c2d836d40_0 .net "c_outc", 0 0, L_0000023c2d845e20;  alias, 1 drivers
v0000023c2d836fc0_0 .net "cin1", 0 0, L_0000023c2d845e90;  1 drivers
v0000023c2d835f80_0 .net "cin2", 0 0, L_0000023c2d846360;  1 drivers
v0000023c2d837060_0 .net "cin3", 0 0, L_0000023c2d846bb0;  1 drivers
v0000023c2d835e40_0 .net "csub", 3 0, L_0000023c2d83cda0;  1 drivers
v0000023c2d8372e0_0 .net "numf1", 3 0, L_0000023c2d83bc20;  1 drivers
v0000023c2d836160_0 .net "numf2", 3 0, L_0000023c2d83b9a0;  1 drivers
L_0000023c2d83cc60 .part L_0000023c2d83bc20, 0, 1;
L_0000023c2d83bea0 .part L_0000023c2d83b9a0, 0, 1;
L_0000023c2d83adc0 .part L_0000023c2d83bc20, 1, 1;
L_0000023c2d83be00 .part L_0000023c2d83b9a0, 1, 1;
L_0000023c2d83b860 .part L_0000023c2d83bc20, 2, 1;
L_0000023c2d83b900 .part L_0000023c2d83b9a0, 2, 1;
L_0000023c2d83cda0 .concat8 [ 1 1 1 1], L_0000023c2d8461a0, L_0000023c2d845f00, L_0000023c2d845bf0, L_0000023c2d8460c0;
L_0000023c2d83ce40 .part L_0000023c2d83bc20, 3, 1;
L_0000023c2d83cf80 .part L_0000023c2d83b9a0, 3, 1;
S_0000023c2d83a560 .scope module, "FULL_SUBTRACTOR1" "full_subtractor" 7 17, 7 8 0, S_0000023c2d839c00;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_outc";
    .port_info 1 /OUTPUT 1 "csub";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000023c2d845e90 .functor OR 1, L_0000023c2d846a60, L_0000023c2d845b80, C4<0>, C4<0>;
v0000023c2d8351c0_0 .net "aux_out", 0 0, L_0000023c2d845b80;  1 drivers
v0000023c2d8356c0_0 .net "aux_out2", 0 0, L_0000023c2d846a60;  1 drivers
v0000023c2d8335a0_0 .net "aux_sub", 0 0, L_0000023c2d6862f0;  1 drivers
v0000023c2d8344a0_0 .net "c_in", 0 0, L_0000023c2d7c2b70;  alias, 1 drivers
v0000023c2d8340e0_0 .net "c_outc", 0 0, L_0000023c2d845e90;  alias, 1 drivers
v0000023c2d834b80_0 .net "csub", 0 0, L_0000023c2d8461a0;  1 drivers
v0000023c2d833fa0_0 .net "numf1", 0 0, L_0000023c2d83cc60;  1 drivers
v0000023c2d833780_0 .net "numf2", 0 0, L_0000023c2d83bea0;  1 drivers
S_0000023c2d838df0 .scope module, "HALF_SUBTRACTOR1" "half_subtractor" 7 10, 7 3 0, S_0000023c2d83a560;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c2d6862f0 .functor XOR 1, L_0000023c2d83cc60, L_0000023c2d83bea0, C4<0>, C4<0>;
L_0000023c2d6859c0 .functor NOT 1, L_0000023c2d83cc60, C4<0>, C4<0>, C4<0>;
L_0000023c2d845b80 .functor AND 1, L_0000023c2d6859c0, L_0000023c2d83bea0, C4<1>, C4<1>;
v0000023c2d8347c0_0 .net *"_ivl_2", 0 0, L_0000023c2d6859c0;  1 drivers
v0000023c2d834a40_0 .net "c_out", 0 0, L_0000023c2d845b80;  alias, 1 drivers
v0000023c2d833460_0 .net "num1", 0 0, L_0000023c2d83cc60;  alias, 1 drivers
v0000023c2d833960_0 .net "num2", 0 0, L_0000023c2d83bea0;  alias, 1 drivers
v0000023c2d834c20_0 .net "sub", 0 0, L_0000023c2d6862f0;  alias, 1 drivers
S_0000023c2d8392a0 .scope module, "HALF_SUBTRACTOR2" "half_subtractor" 7 11, 7 3 0, S_0000023c2d83a560;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c2d8461a0 .functor XOR 1, L_0000023c2d6862f0, L_0000023c2d7c2b70, C4<0>, C4<0>;
L_0000023c2d847400 .functor NOT 1, L_0000023c2d6862f0, C4<0>, C4<0>, C4<0>;
L_0000023c2d846a60 .functor AND 1, L_0000023c2d847400, L_0000023c2d7c2b70, C4<1>, C4<1>;
v0000023c2d834860_0 .net *"_ivl_2", 0 0, L_0000023c2d847400;  1 drivers
v0000023c2d834d60_0 .net "c_out", 0 0, L_0000023c2d846a60;  alias, 1 drivers
v0000023c2d833a00_0 .net "num1", 0 0, L_0000023c2d6862f0;  alias, 1 drivers
v0000023c2d834720_0 .net "num2", 0 0, L_0000023c2d7c2b70;  alias, 1 drivers
v0000023c2d833640_0 .net "sub", 0 0, L_0000023c2d8461a0;  alias, 1 drivers
S_0000023c2d83a0b0 .scope module, "FULL_SUBTRACTOR2" "full_subtractor" 7 18, 7 8 0, S_0000023c2d839c00;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_outc";
    .port_info 1 /OUTPUT 1 "csub";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000023c2d846360 .functor OR 1, L_0000023c2d845f70, L_0000023c2d845b10, C4<0>, C4<0>;
v0000023c2d835bc0_0 .net "aux_out", 0 0, L_0000023c2d845b10;  1 drivers
v0000023c2d8358a0_0 .net "aux_out2", 0 0, L_0000023c2d845f70;  1 drivers
v0000023c2d8349a0_0 .net "aux_sub", 0 0, L_0000023c2d846050;  1 drivers
v0000023c2d834ae0_0 .net "c_in", 0 0, L_0000023c2d845e90;  alias, 1 drivers
v0000023c2d8338c0_0 .net "c_outc", 0 0, L_0000023c2d846360;  alias, 1 drivers
v0000023c2d834e00_0 .net "csub", 0 0, L_0000023c2d845f00;  1 drivers
v0000023c2d835300_0 .net "numf1", 0 0, L_0000023c2d83adc0;  1 drivers
v0000023c2d834cc0_0 .net "numf2", 0 0, L_0000023c2d83be00;  1 drivers
S_0000023c2d83a240 .scope module, "HALF_SUBTRACTOR1" "half_subtractor" 7 10, 7 3 0, S_0000023c2d83a0b0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c2d846050 .functor XOR 1, L_0000023c2d83adc0, L_0000023c2d83be00, C4<0>, C4<0>;
L_0000023c2d846910 .functor NOT 1, L_0000023c2d83adc0, C4<0>, C4<0>, C4<0>;
L_0000023c2d845b10 .functor AND 1, L_0000023c2d846910, L_0000023c2d83be00, C4<1>, C4<1>;
v0000023c2d835a80_0 .net *"_ivl_2", 0 0, L_0000023c2d846910;  1 drivers
v0000023c2d835260_0 .net "c_out", 0 0, L_0000023c2d845b10;  alias, 1 drivers
v0000023c2d833d20_0 .net "num1", 0 0, L_0000023c2d83adc0;  alias, 1 drivers
v0000023c2d833dc0_0 .net "num2", 0 0, L_0000023c2d83be00;  alias, 1 drivers
v0000023c2d835620_0 .net "sub", 0 0, L_0000023c2d846050;  alias, 1 drivers
S_0000023c2d839430 .scope module, "HALF_SUBTRACTOR2" "half_subtractor" 7 11, 7 3 0, S_0000023c2d83a0b0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c2d845f00 .functor XOR 1, L_0000023c2d846050, L_0000023c2d845e90, C4<0>, C4<0>;
L_0000023c2d846210 .functor NOT 1, L_0000023c2d846050, C4<0>, C4<0>, C4<0>;
L_0000023c2d845f70 .functor AND 1, L_0000023c2d846210, L_0000023c2d845e90, C4<1>, C4<1>;
v0000023c2d834900_0 .net *"_ivl_2", 0 0, L_0000023c2d846210;  1 drivers
v0000023c2d8345e0_0 .net "c_out", 0 0, L_0000023c2d845f70;  alias, 1 drivers
v0000023c2d833e60_0 .net "num1", 0 0, L_0000023c2d846050;  alias, 1 drivers
v0000023c2d8359e0_0 .net "num2", 0 0, L_0000023c2d845e90;  alias, 1 drivers
v0000023c2d8354e0_0 .net "sub", 0 0, L_0000023c2d845f00;  alias, 1 drivers
S_0000023c2d8395c0 .scope module, "FULL_SUBTRACTOR3" "full_subtractor" 7 19, 7 8 0, S_0000023c2d839c00;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_outc";
    .port_info 1 /OUTPUT 1 "csub";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000023c2d846bb0 .functor OR 1, L_0000023c2d847470, L_0000023c2d846ec0, C4<0>, C4<0>;
v0000023c2d835b20_0 .net "aux_out", 0 0, L_0000023c2d846ec0;  1 drivers
v0000023c2d833aa0_0 .net "aux_out2", 0 0, L_0000023c2d847470;  1 drivers
v0000023c2d833b40_0 .net "aux_sub", 0 0, L_0000023c2d845d40;  1 drivers
v0000023c2d834180_0 .net "c_in", 0 0, L_0000023c2d846360;  alias, 1 drivers
v0000023c2d834220_0 .net "c_outc", 0 0, L_0000023c2d846bb0;  alias, 1 drivers
v0000023c2d834540_0 .net "csub", 0 0, L_0000023c2d845bf0;  1 drivers
v0000023c2d833500_0 .net "numf1", 0 0, L_0000023c2d83b860;  1 drivers
v0000023c2d8336e0_0 .net "numf2", 0 0, L_0000023c2d83b900;  1 drivers
S_0000023c2d839750 .scope module, "HALF_SUBTRACTOR1" "half_subtractor" 7 10, 7 3 0, S_0000023c2d8395c0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c2d845d40 .functor XOR 1, L_0000023c2d83b860, L_0000023c2d83b900, C4<0>, C4<0>;
L_0000023c2d846fa0 .functor NOT 1, L_0000023c2d83b860, C4<0>, C4<0>, C4<0>;
L_0000023c2d846ec0 .functor AND 1, L_0000023c2d846fa0, L_0000023c2d83b900, C4<1>, C4<1>;
v0000023c2d834ea0_0 .net *"_ivl_2", 0 0, L_0000023c2d846fa0;  1 drivers
v0000023c2d833820_0 .net "c_out", 0 0, L_0000023c2d846ec0;  alias, 1 drivers
v0000023c2d833f00_0 .net "num1", 0 0, L_0000023c2d83b860;  alias, 1 drivers
v0000023c2d834f40_0 .net "num2", 0 0, L_0000023c2d83b900;  alias, 1 drivers
v0000023c2d8353a0_0 .net "sub", 0 0, L_0000023c2d845d40;  alias, 1 drivers
S_0000023c2d8398e0 .scope module, "HALF_SUBTRACTOR2" "half_subtractor" 7 11, 7 3 0, S_0000023c2d8395c0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c2d845bf0 .functor XOR 1, L_0000023c2d845d40, L_0000023c2d846360, C4<0>, C4<0>;
L_0000023c2d846670 .functor NOT 1, L_0000023c2d845d40, C4<0>, C4<0>, C4<0>;
L_0000023c2d847470 .functor AND 1, L_0000023c2d846670, L_0000023c2d846360, C4<1>, C4<1>;
v0000023c2d835120_0 .net *"_ivl_2", 0 0, L_0000023c2d846670;  1 drivers
v0000023c2d835940_0 .net "c_out", 0 0, L_0000023c2d847470;  alias, 1 drivers
v0000023c2d834040_0 .net "num1", 0 0, L_0000023c2d845d40;  alias, 1 drivers
v0000023c2d834fe0_0 .net "num2", 0 0, L_0000023c2d846360;  alias, 1 drivers
v0000023c2d835440_0 .net "sub", 0 0, L_0000023c2d845bf0;  alias, 1 drivers
S_0000023c2d839d90 .scope module, "FULL_SUBTRACTOR4" "full_subtractor" 7 20, 7 8 0, S_0000023c2d839c00;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_outc";
    .port_info 1 /OUTPUT 1 "csub";
    .port_info 2 /INPUT 1 "numf1";
    .port_info 3 /INPUT 1 "numf2";
    .port_info 4 /INPUT 1 "c_in";
L_0000023c2d845e20 .functor OR 1, L_0000023c2d846ad0, L_0000023c2d845db0, C4<0>, C4<0>;
v0000023c2d8381e0_0 .net "aux_out", 0 0, L_0000023c2d845db0;  1 drivers
v0000023c2d837c40_0 .net "aux_out2", 0 0, L_0000023c2d846ad0;  1 drivers
v0000023c2d836340_0 .net "aux_sub", 0 0, L_0000023c2d8468a0;  1 drivers
v0000023c2d8365c0_0 .net "c_in", 0 0, L_0000023c2d846bb0;  alias, 1 drivers
v0000023c2d837b00_0 .net "c_outc", 0 0, L_0000023c2d845e20;  alias, 1 drivers
v0000023c2d838320_0 .net "csub", 0 0, L_0000023c2d8460c0;  1 drivers
v0000023c2d837240_0 .net "numf1", 0 0, L_0000023c2d83ce40;  1 drivers
v0000023c2d838280_0 .net "numf2", 0 0, L_0000023c2d83cf80;  1 drivers
S_0000023c2d83a3d0 .scope module, "HALF_SUBTRACTOR1" "half_subtractor" 7 10, 7 3 0, S_0000023c2d839d90;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c2d8468a0 .functor XOR 1, L_0000023c2d83ce40, L_0000023c2d83cf80, C4<0>, C4<0>;
L_0000023c2d847240 .functor NOT 1, L_0000023c2d83ce40, C4<0>, C4<0>, C4<0>;
L_0000023c2d845db0 .functor AND 1, L_0000023c2d847240, L_0000023c2d83cf80, C4<1>, C4<1>;
v0000023c2d833be0_0 .net *"_ivl_2", 0 0, L_0000023c2d847240;  1 drivers
v0000023c2d835760_0 .net "c_out", 0 0, L_0000023c2d845db0;  alias, 1 drivers
v0000023c2d833c80_0 .net "num1", 0 0, L_0000023c2d83ce40;  alias, 1 drivers
v0000023c2d835080_0 .net "num2", 0 0, L_0000023c2d83cf80;  alias, 1 drivers
v0000023c2d8342c0_0 .net "sub", 0 0, L_0000023c2d8468a0;  alias, 1 drivers
S_0000023c2d83a6f0 .scope module, "HALF_SUBTRACTOR2" "half_subtractor" 7 11, 7 3 0, S_0000023c2d839d90;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 1 "c_out";
    .port_info 1 /OUTPUT 1 "sub";
    .port_info 2 /INPUT 1 "num1";
    .port_info 3 /INPUT 1 "num2";
L_0000023c2d8460c0 .functor XOR 1, L_0000023c2d8468a0, L_0000023c2d846bb0, C4<0>, C4<0>;
L_0000023c2d846c20 .functor NOT 1, L_0000023c2d8468a0, C4<0>, C4<0>, C4<0>;
L_0000023c2d846ad0 .functor AND 1, L_0000023c2d846c20, L_0000023c2d846bb0, C4<1>, C4<1>;
v0000023c2d834360_0 .net *"_ivl_2", 0 0, L_0000023c2d846c20;  1 drivers
v0000023c2d835580_0 .net "c_out", 0 0, L_0000023c2d846ad0;  alias, 1 drivers
v0000023c2d835800_0 .net "num1", 0 0, L_0000023c2d8468a0;  alias, 1 drivers
v0000023c2d835d00_0 .net "num2", 0 0, L_0000023c2d846bb0;  alias, 1 drivers
v0000023c2d8362a0_0 .net "sub", 0 0, L_0000023c2d8460c0;  alias, 1 drivers
S_0000023c2d83a880 .scope module, "xnor_gate" "xnor8b" 3 154, 19 3 0, S_0000023c2d7c33f0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 8 "result";
    .port_info 1 /INPUT 8 "num1";
    .port_info 2 /INPUT 8 "num2";
v0000023c2d837ec0_0 .var/i "i", 31 0;
v0000023c2d836e80_0 .net "num1", 7 0, v0000023c2d841300_0;  alias, 1 drivers
v0000023c2d8368e0_0 .net "num2", 7 0, v0000023c2d8402c0_0;  alias, 1 drivers
v0000023c2d837380_0 .var "result", 7 0;
v0000023c2d837ba0_0 .var "resultado", 7 0;
E_0000023c2d7afae0 .event anyedge, v0000023c2d814d00_0, v0000023c2d815160_0, v0000023c2d837ba0_0;
S_0000023c2d83aa10 .scope module, "xor_gate" "xor8b" 3 160, 20 3 0, S_0000023c2d7c33f0;
 .timescale -12 -12;
    .port_info 0 /OUTPUT 8 "result";
    .port_info 1 /INPUT 8 "num1";
    .port_info 2 /INPUT 8 "num2";
v0000023c2d8379c0_0 .var/i "i", 31 0;
v0000023c2d837420_0 .net "num1", 7 0, v0000023c2d841300_0;  alias, 1 drivers
v0000023c2d837d80_0 .net "num2", 7 0, v0000023c2d8402c0_0;  alias, 1 drivers
v0000023c2d838140_0 .var "result", 7 0;
v0000023c2d837920_0 .var "resultado", 7 0;
E_0000023c2d7af0e0 .event anyedge, v0000023c2d814d00_0, v0000023c2d815160_0, v0000023c2d837920_0;
S_0000023c2d838c60 .scope module, "IR" "InstructionRegister" 2 89, 21 1 0, S_0000023c2d7c3260;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "IR_load";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "opcode";
    .port_info 3 /INPUT 8 "operando1";
    .port_info 4 /INPUT 8 "operando2";
    .port_info 5 /OUTPUT 24 "instReg";
    .port_info 6 /OUTPUT 2 "fullRegFlag";
P_0000023c2d7af160 .param/l "delay" 0 21 11, +C4<00000000000000000000000000000010>;
v0000023c2d8409a0_0 .net "IR_load", 0 0, v0000023c2d841f80_0;  alias, 1 drivers
v0000023c2d841d00_0 .net "clk", 0 0, o0000023c2d7cdbd8;  alias, 0 drivers
v0000023c2d841440_0 .var "counter", 2 0;
v0000023c2d841940_0 .var "fullRegFlag", 1 0;
v0000023c2d8422a0_0 .var "instReg", 23 0;
v0000023c2d840720_0 .net8 "opcode", 7 0, RS_0000023c2d7cdc98;  alias, 3 drivers
v0000023c2d841620_0 .net "operando1", 7 0, o0000023c2d7cdf38;  alias, 0 drivers
v0000023c2d841580_0 .net "operando2", 7 0, o0000023c2d7cdf68;  alias, 0 drivers
S_0000023c2d8432c0 .scope module, "MemoryAdressRegister" "MAR" 2 80, 22 1 0, S_0000023c2d7c3260;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "MAR_load";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 8 "data";
    .port_info 3 /OUTPUT 8 "instruction";
v0000023c2d8404a0_0 .net "MAR_load", 0 0, v0000023c2d842020_0;  alias, 1 drivers
v0000023c2d840860_0 .net "clk", 0 0, o0000023c2d7cdbd8;  alias, 0 drivers
v0000023c2d842340_0 .net "data", 7 0, v0000023c2d841da0_0;  alias, 1 drivers
v0000023c2d8416c0_0 .var "instruction", 7 0;
S_0000023c2d843f40 .scope module, "ProgramCounter" "pcCounter" 2 73, 23 1 0, S_0000023c2d7c3260;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "PC_load";
    .port_info 1 /INPUT 1 "PC_inc";
    .port_info 2 /INPUT 1 "PC_en";
    .port_info 3 /OUTPUT 8 "PC";
v0000023c2d8400e0_0 .var "PC", 7 0;
v0000023c2d841ee0_0 .net "PC_en", 0 0, v0000023c2d840b80_0;  alias, 1 drivers
v0000023c2d840360_0 .net "PC_inc", 0 0, v0000023c2d840cc0_0;  alias, 1 drivers
v0000023c2d8413a0_0 .net "PC_load", 7 0, v0000023c2d8420c0_0;  alias, 1 drivers
E_0000023c2d7afa60 .event anyedge, v0000023c2d840360_0, v0000023c2d8400e0_0, v0000023c2d8413a0_0;
S_0000023c2d843db0 .scope module, "RF" "RegisterFile" 2 98, 24 1 0, S_0000023c2d7c3260;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "A1";
    .port_info 2 /INPUT 8 "A2";
    .port_info 3 /INPUT 8 "A3";
    .port_info 4 /INPUT 8 "WriteData";
    .port_info 5 /INPUT 1 "regWriteEnable";
    .port_info 6 /INPUT 1 "regReadEnable";
    .port_info 7 /OUTPUT 8 "RD1";
    .port_info 8 /OUTPUT 8 "RD2";
v0000023c2d840540_0 .net "A1", 7 0, v0000023c2d8405e0_0;  alias, 1 drivers
v0000023c2d83fd20_0 .net "A2", 7 0, v0000023c2d841bc0_0;  alias, 1 drivers
v0000023c2d840680_0 .net "A3", 7 0, v0000023c2d841e40_0;  alias, 1 drivers
v0000023c2d840220_0 .var "RD1", 7 0;
v0000023c2d840180_0 .var "RD2", 7 0;
v0000023c2d840a40_0 .net "WriteData", 7 0, v0000023c2d840040_0;  alias, 1 drivers
v0000023c2d8407c0_0 .net "clk", 0 0, o0000023c2d7cdbd8;  alias, 0 drivers
v0000023c2d841c60_0 .net "regReadEnable", 0 0, v0000023c2d840400_0;  alias, 1 drivers
v0000023c2d840c20_0 .net "regWriteEnable", 0 0, v0000023c2d840f40_0;  alias, 1 drivers
v0000023c2d83ffa0 .array "registers", 0 31, 7 0;
v0000023c2d83ffa0_0 .array/port v0000023c2d83ffa0, 0;
v0000023c2d83ffa0_1 .array/port v0000023c2d83ffa0, 1;
E_0000023c2d7afce0/0 .event anyedge, v0000023c2d841c60_0, v0000023c2d840540_0, v0000023c2d83ffa0_0, v0000023c2d83ffa0_1;
v0000023c2d83ffa0_2 .array/port v0000023c2d83ffa0, 2;
v0000023c2d83ffa0_3 .array/port v0000023c2d83ffa0, 3;
v0000023c2d83ffa0_4 .array/port v0000023c2d83ffa0, 4;
v0000023c2d83ffa0_5 .array/port v0000023c2d83ffa0, 5;
E_0000023c2d7afce0/1 .event anyedge, v0000023c2d83ffa0_2, v0000023c2d83ffa0_3, v0000023c2d83ffa0_4, v0000023c2d83ffa0_5;
v0000023c2d83ffa0_6 .array/port v0000023c2d83ffa0, 6;
v0000023c2d83ffa0_7 .array/port v0000023c2d83ffa0, 7;
v0000023c2d83ffa0_8 .array/port v0000023c2d83ffa0, 8;
v0000023c2d83ffa0_9 .array/port v0000023c2d83ffa0, 9;
E_0000023c2d7afce0/2 .event anyedge, v0000023c2d83ffa0_6, v0000023c2d83ffa0_7, v0000023c2d83ffa0_8, v0000023c2d83ffa0_9;
v0000023c2d83ffa0_10 .array/port v0000023c2d83ffa0, 10;
v0000023c2d83ffa0_11 .array/port v0000023c2d83ffa0, 11;
v0000023c2d83ffa0_12 .array/port v0000023c2d83ffa0, 12;
v0000023c2d83ffa0_13 .array/port v0000023c2d83ffa0, 13;
E_0000023c2d7afce0/3 .event anyedge, v0000023c2d83ffa0_10, v0000023c2d83ffa0_11, v0000023c2d83ffa0_12, v0000023c2d83ffa0_13;
v0000023c2d83ffa0_14 .array/port v0000023c2d83ffa0, 14;
v0000023c2d83ffa0_15 .array/port v0000023c2d83ffa0, 15;
v0000023c2d83ffa0_16 .array/port v0000023c2d83ffa0, 16;
v0000023c2d83ffa0_17 .array/port v0000023c2d83ffa0, 17;
E_0000023c2d7afce0/4 .event anyedge, v0000023c2d83ffa0_14, v0000023c2d83ffa0_15, v0000023c2d83ffa0_16, v0000023c2d83ffa0_17;
v0000023c2d83ffa0_18 .array/port v0000023c2d83ffa0, 18;
v0000023c2d83ffa0_19 .array/port v0000023c2d83ffa0, 19;
v0000023c2d83ffa0_20 .array/port v0000023c2d83ffa0, 20;
v0000023c2d83ffa0_21 .array/port v0000023c2d83ffa0, 21;
E_0000023c2d7afce0/5 .event anyedge, v0000023c2d83ffa0_18, v0000023c2d83ffa0_19, v0000023c2d83ffa0_20, v0000023c2d83ffa0_21;
v0000023c2d83ffa0_22 .array/port v0000023c2d83ffa0, 22;
v0000023c2d83ffa0_23 .array/port v0000023c2d83ffa0, 23;
v0000023c2d83ffa0_24 .array/port v0000023c2d83ffa0, 24;
v0000023c2d83ffa0_25 .array/port v0000023c2d83ffa0, 25;
E_0000023c2d7afce0/6 .event anyedge, v0000023c2d83ffa0_22, v0000023c2d83ffa0_23, v0000023c2d83ffa0_24, v0000023c2d83ffa0_25;
v0000023c2d83ffa0_26 .array/port v0000023c2d83ffa0, 26;
v0000023c2d83ffa0_27 .array/port v0000023c2d83ffa0, 27;
v0000023c2d83ffa0_28 .array/port v0000023c2d83ffa0, 28;
v0000023c2d83ffa0_29 .array/port v0000023c2d83ffa0, 29;
E_0000023c2d7afce0/7 .event anyedge, v0000023c2d83ffa0_26, v0000023c2d83ffa0_27, v0000023c2d83ffa0_28, v0000023c2d83ffa0_29;
v0000023c2d83ffa0_30 .array/port v0000023c2d83ffa0, 30;
v0000023c2d83ffa0_31 .array/port v0000023c2d83ffa0, 31;
E_0000023c2d7afce0/8 .event anyedge, v0000023c2d83ffa0_30, v0000023c2d83ffa0_31, v0000023c2d83fd20_0;
E_0000023c2d7afce0 .event/or E_0000023c2d7afce0/0, E_0000023c2d7afce0/1, E_0000023c2d7afce0/2, E_0000023c2d7afce0/3, E_0000023c2d7afce0/4, E_0000023c2d7afce0/5, E_0000023c2d7afce0/6, E_0000023c2d7afce0/7, E_0000023c2d7afce0/8;
S_0000023c2d843770 .scope module, "RandomAcessMemory" "ram" 2 62, 25 1 0, S_0000023c2d7c3260;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 8 "write_adress";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /INPUT 1 "rd_en";
    .port_info 6 /INPUT 8 "rd_adress";
    .port_info 7 /OUTPUT 8 "data_out";
P_0000023c2d6a5110 .param/l "addr_size" 0 25 3, +C4<00000000000000000000000000001000>;
P_0000023c2d6a5148 .param/l "data_size" 0 25 4, +C4<00000000000000000000000000001000>;
v0000023c2d841760_0 .net "clk", 0 0, o0000023c2d7cdbd8;  alias, 0 drivers
L_0000023c2d860358 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000023c2d841b20_0 .net "data_in", 7 0, L_0000023c2d860358;  1 drivers
v0000023c2d841da0_0 .var "data_out", 7 0;
v0000023c2d840ea0 .array "ram", 0 255, 7 0;
v0000023c2d840ae0_0 .net "rd_adress", 7 0, v0000023c2d8400e0_0;  alias, 1 drivers
L_0000023c2d8603a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000023c2d8418a0_0 .net "rd_en", 0 0, L_0000023c2d8603a0;  1 drivers
v0000023c2d841800_0 .net "rst", 0 0, o0000023c2d7cece8;  alias, 0 drivers
L_0000023c2d860310 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000023c2d8419e0_0 .net "write_adress", 7 0, L_0000023c2d860310;  1 drivers
L_0000023c2d8602c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023c2d83fdc0_0 .net "write_en", 0 0, L_0000023c2d8602c8;  1 drivers
S_0000023c2d842c80 .scope module, "UC" "ControlUnit" 2 30, 26 1 0, S_0000023c2d7c3260;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "command_word";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 2 "fullRegFlag";
    .port_info 4 /OUTPUT 8 "PC_load";
    .port_info 5 /OUTPUT 1 "PC_inc";
    .port_info 6 /OUTPUT 1 "PC_en";
    .port_info 7 /OUTPUT 1 "MAR_load";
    .port_info 8 /OUTPUT 1 "IR_load";
    .port_info 9 /OUTPUT 8 "write_data";
    .port_info 10 /OUTPUT 8 "ALU_sel";
    .port_info 11 /OUTPUT 8 "ADR_1";
    .port_info 12 /OUTPUT 8 "ADR_2";
    .port_info 13 /OUTPUT 8 "ADR_3";
    .port_info 14 /OUTPUT 8 "Op1";
    .port_info 15 /OUTPUT 8 "Op2";
    .port_info 16 /OUTPUT 1 "regWriteEnable";
    .port_info 17 /OUTPUT 1 "regReadEnable";
P_0000023c2d844c40 .param/l "ADD" 1 26 13, C4<00000011>;
P_0000023c2d844c78 .param/l "ARITHMETIC_OPERATION_0" 1 26 4, +C4<00000000000000000000000000001101>;
P_0000023c2d844cb0 .param/l "ARITHMETIC_OPERATION_1" 1 26 4, +C4<00000000000000000000000000001110>;
P_0000023c2d844ce8 .param/l "ARITHMETIC_OPERATION_2" 1 26 4, +C4<00000000000000000000000000001111>;
P_0000023c2d844d20 .param/l "CALL" 1 26 33, C4<00011010>;
P_0000023c2d844d58 .param/l "CALL_0" 1 26 4, +C4<00000000000000000000000000010010>;
P_0000023c2d844d90 .param/l "CALL_1" 1 26 4, +C4<00000000000000000000000000010011>;
P_0000023c2d844dc8 .param/l "CMP" 1 26 31, C4<00011000>;
P_0000023c2d844e00 .param/l "DEC" 1 26 18, C4<00010010>;
P_0000023c2d844e38 .param/l "DECODE" 1 26 4, +C4<00000000000000000000000000000100>;
P_0000023c2d844e70 .param/l "DIV" 1 26 16, C4<00000110>;
P_0000023c2d844ea8 .param/l "FETCH_0" 1 26 4, +C4<00000000000000000000000000000000>;
P_0000023c2d844ee0 .param/l "FETCH_1" 1 26 4, +C4<00000000000000000000000000000001>;
P_0000023c2d844f18 .param/l "FETCH_2" 1 26 4, +C4<00000000000000000000000000000011>;
P_0000023c2d844f50 .param/l "INC" 1 26 17, C4<00010000>;
P_0000023c2d844f88 .param/l "JC" 1 26 4, +C4<00000000000000000000000000010101>;
P_0000023c2d844fc0 .param/l "JC_2" 1 26 4, +C4<00000000000000000000000000011010>;
P_0000023c2d844ff8 .param/l "JG" 1 26 37, C4<00011110>;
P_0000023c2d845030 .param/l "JG_1" 1 26 4, +C4<00000000000000000000000000011000>;
P_0000023c2d845068 .param/l "JL" 1 26 38, C4<00011111>;
P_0000023c2d8450a0 .param/l "JL_1" 1 26 4, +C4<00000000000000000000000000011001>;
P_0000023c2d8450d8 .param/l "JMP" 1 26 32, C4<00011001>;
P_0000023c2d845110 .param/l "JMP_0" 1 26 4, +C4<00000000000000000000000000010000>;
P_0000023c2d845148 .param/l "JMP_1" 1 26 4, +C4<00000000000000000000000000010001>;
P_0000023c2d845180 .param/l "JNZ" 1 26 36, C4<00011101>;
P_0000023c2d8451b8 .param/l "JNZ_1" 1 26 4, +C4<00000000000000000000000000010111>;
P_0000023c2d8451f0 .param/l "JZ" 1 26 35, C4<00011100>;
P_0000023c2d845228 .param/l "JZ_1" 1 26 4, +C4<00000000000000000000000000010110>;
P_0000023c2d845260 .param/l "LOA_DIR" 1 26 11, C4<00011001>;
P_0000023c2d845298 .param/l "LOA_DIR_0" 1 26 4, +C4<00000000000000000000000000001001>;
P_0000023c2d8452d0 .param/l "LOA_DIR_1" 1 26 4, +C4<00000000000000000000000000001010>;
P_0000023c2d845308 .param/l "LOA_IMM" 1 26 10, C4<00011000>;
P_0000023c2d845340 .param/l "LOA_IMM_0" 1 26 4, +C4<00000000000000000000000000001000>;
P_0000023c2d845378 .param/l "L_AND" 1 26 22, C4<00001000>;
P_0000023c2d8453b0 .param/l "L_NAND" 1 26 23, C4<00001110>;
P_0000023c2d8453e8 .param/l "L_NOR" 1 26 24, C4<00001101>;
P_0000023c2d845420 .param/l "L_NOT" 1 26 25, C4<00001010>;
P_0000023c2d845458 .param/l "L_OR" 1 26 26, C4<00001001>;
P_0000023c2d845490 .param/l "L_ROL" 1 26 29, C4<00010110>;
P_0000023c2d8454c8 .param/l "L_ROR" 1 26 30, C4<00010111>;
P_0000023c2d845500 .param/l "L_XNOR" 1 26 27, C4<00001111>;
P_0000023c2d845538 .param/l "L_XOR" 1 26 28, C4<00010001>;
P_0000023c2d845570 .param/l "MOD" 1 26 19, C4<00000111>;
P_0000023c2d8455a8 .param/l "MOV" 1 26 12, C4<00011010>;
P_0000023c2d8455e0 .param/l "MOV_0" 1 26 4, +C4<00000000000000000000000000001011>;
P_0000023c2d845618 .param/l "MOV_1" 1 26 4, +C4<00000000000000000000000000001100>;
P_0000023c2d845650 .param/l "MULT" 1 26 15, C4<00000101>;
P_0000023c2d845688 .param/l "REG_C" 1 26 41, C4<00000010>;
P_0000023c2d8456c0 .param/l "RET" 1 26 34, C4<00011011>;
P_0000023c2d8456f8 .param/l "RET_0" 1 26 4, +C4<00000000000000000000000000010100>;
P_0000023c2d845730 .param/l "SL" 1 26 20, C4<00010100>;
P_0000023c2d845768 .param/l "SR" 1 26 21, C4<00010101>;
P_0000023c2d8457a0 .param/l "STR_DIR" 1 26 9, C4<00000010>;
P_0000023c2d8457d8 .param/l "STR_DIR_0" 1 26 4, +C4<00000000000000000000000000000110>;
P_0000023c2d845810 .param/l "STR_DIR_1" 1 26 4, +C4<00000000000000000000000000000111>;
P_0000023c2d845848 .param/l "STR_IMM" 1 26 8, C4<00000001>;
P_0000023c2d845880 .param/l "STR_IMM_0" 1 26 4, +C4<00000000000000000000000000000101>;
P_0000023c2d8458b8 .param/l "SUB" 1 26 14, C4<00000100>;
v0000023c2d8405e0_0 .var "ADR_1", 7 0;
v0000023c2d841bc0_0 .var "ADR_2", 7 0;
v0000023c2d841e40_0 .var "ADR_3", 7 0;
v0000023c2d8423e0_0 .var "ALU_sel", 7 0;
v0000023c2d841f80_0 .var "IR_load", 0 0;
v0000023c2d842020_0 .var "MAR_load", 0 0;
v0000023c2d841300_0 .var "Op1", 7 0;
v0000023c2d8402c0_0 .var "Op2", 7 0;
v0000023c2d840b80_0 .var "PC_en", 0 0;
v0000023c2d840cc0_0 .var "PC_inc", 0 0;
v0000023c2d8420c0_0 .var "PC_load", 7 0;
v0000023c2d83ff00_0 .net "clk", 0 0, o0000023c2d7cdbd8;  alias, 0 drivers
v0000023c2d842160_0 .net8 "command_word", 23 0, RS_0000023c2d7cdf08;  alias, 2 drivers
v0000023c2d840d60_0 .var "current_state", 7 0;
o0000023c2d7cef28 .functor BUFZ 2, C4<zz>; HiZ drive
v0000023c2d840e00_0 .net "fullRegFlag", 1 0, o0000023c2d7cef28;  0 drivers
v0000023c2d842200_0 .var "next_state", 7 0;
v0000023c2d83fc80_0 .var "pc_value_reg", 7 0;
v0000023c2d840400_0 .var "regReadEnable", 0 0;
v0000023c2d840f40_0 .var "regWriteEnable", 0 0;
v0000023c2d83fe60_0 .net "rst", 0 0, o0000023c2d7cece8;  alias, 0 drivers
v0000023c2d841080_0 .var "temporary_info_reg", 7 0;
v0000023c2d840040_0 .var "write_data", 7 0;
E_0000023c2d7afe20 .event anyedge, v0000023c2d840d60_0;
    .scope S_0000023c2d842c80;
T_0 ;
    %wait E_0000023c2d7af2e0;
    %load/vec4 v0000023c2d83fe60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023c2d840d60_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000023c2d842200_0;
    %assign/vec4 v0000023c2d840d60_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000023c2d842c80;
T_1 ;
    %wait E_0000023c2d7af2e0;
    %load/vec4 v0000023c2d840d60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 8;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %jmp T_1.18;
T_1.0 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000023c2d842200_0, 0, 8;
    %jmp T_1.18;
T_1.1 ;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0000023c2d842200_0, 0, 8;
    %jmp T_1.18;
T_1.2 ;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0000023c2d842200_0, 0, 8;
    %jmp T_1.18;
T_1.3 ;
    %load/vec4 v0000023c2d842160_0;
    %parti/s 8, 16, 6;
    %cmpi/e 1, 0, 8;
    %jmp/0xz  T_1.19, 4;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0000023c2d842200_0, 0, 8;
    %jmp T_1.20;
T_1.19 ;
    %load/vec4 v0000023c2d842160_0;
    %parti/s 8, 16, 6;
    %cmpi/e 2, 0, 8;
    %jmp/0xz  T_1.21, 4;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0000023c2d842200_0, 0, 8;
    %jmp T_1.22;
T_1.21 ;
    %load/vec4 v0000023c2d842160_0;
    %parti/s 8, 16, 6;
    %cmpi/e 24, 0, 8;
    %jmp/0xz  T_1.23, 4;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0000023c2d842200_0, 0, 8;
    %jmp T_1.24;
T_1.23 ;
    %load/vec4 v0000023c2d842160_0;
    %parti/s 8, 16, 6;
    %cmpi/e 25, 0, 8;
    %jmp/0xz  T_1.25, 4;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v0000023c2d842200_0, 0, 8;
    %jmp T_1.26;
T_1.25 ;
    %load/vec4 v0000023c2d842160_0;
    %parti/s 8, 16, 6;
    %cmpi/e 26, 0, 8;
    %jmp/0xz  T_1.27, 4;
    %pushi/vec4 11, 0, 8;
    %store/vec4 v0000023c2d842200_0, 0, 8;
    %jmp T_1.28;
T_1.27 ;
    %load/vec4 v0000023c2d842160_0;
    %parti/s 8, 16, 6;
    %cmpi/e 3, 0, 8;
    %jmp/0xz  T_1.29, 4;
    %pushi/vec4 13, 0, 8;
    %store/vec4 v0000023c2d842200_0, 0, 8;
    %jmp T_1.30;
T_1.29 ;
    %load/vec4 v0000023c2d842160_0;
    %parti/s 8, 16, 6;
    %cmpi/e 4, 0, 8;
    %jmp/0xz  T_1.31, 4;
    %pushi/vec4 13, 0, 8;
    %store/vec4 v0000023c2d842200_0, 0, 8;
    %jmp T_1.32;
T_1.31 ;
    %load/vec4 v0000023c2d842160_0;
    %parti/s 8, 16, 6;
    %cmpi/e 5, 0, 8;
    %jmp/0xz  T_1.33, 4;
    %pushi/vec4 13, 0, 8;
    %store/vec4 v0000023c2d842200_0, 0, 8;
    %jmp T_1.34;
T_1.33 ;
    %load/vec4 v0000023c2d842160_0;
    %parti/s 8, 16, 6;
    %cmpi/e 6, 0, 8;
    %jmp/0xz  T_1.35, 4;
    %pushi/vec4 13, 0, 8;
    %store/vec4 v0000023c2d842200_0, 0, 8;
    %jmp T_1.36;
T_1.35 ;
    %load/vec4 v0000023c2d842160_0;
    %parti/s 8, 16, 6;
    %cmpi/e 7, 0, 8;
    %jmp/0xz  T_1.37, 4;
    %pushi/vec4 13, 0, 8;
    %store/vec4 v0000023c2d842200_0, 0, 8;
    %jmp T_1.38;
T_1.37 ;
    %load/vec4 v0000023c2d842160_0;
    %parti/s 8, 16, 6;
    %cmpi/e 8, 0, 8;
    %jmp/0xz  T_1.39, 4;
    %pushi/vec4 13, 0, 8;
    %store/vec4 v0000023c2d842200_0, 0, 8;
    %jmp T_1.40;
T_1.39 ;
    %load/vec4 v0000023c2d842160_0;
    %parti/s 8, 16, 6;
    %cmpi/e 9, 0, 8;
    %jmp/0xz  T_1.41, 4;
    %pushi/vec4 13, 0, 8;
    %store/vec4 v0000023c2d842200_0, 0, 8;
    %jmp T_1.42;
T_1.41 ;
    %load/vec4 v0000023c2d842160_0;
    %parti/s 8, 16, 6;
    %cmpi/e 10, 0, 8;
    %jmp/0xz  T_1.43, 4;
    %pushi/vec4 13, 0, 8;
    %store/vec4 v0000023c2d842200_0, 0, 8;
    %jmp T_1.44;
T_1.43 ;
    %load/vec4 v0000023c2d842160_0;
    %parti/s 8, 16, 6;
    %cmpi/e 17, 0, 8;
    %jmp/0xz  T_1.45, 4;
    %pushi/vec4 13, 0, 8;
    %store/vec4 v0000023c2d842200_0, 0, 8;
    %jmp T_1.46;
T_1.45 ;
    %load/vec4 v0000023c2d842160_0;
    %parti/s 8, 16, 6;
    %cmpi/e 14, 0, 8;
    %jmp/0xz  T_1.47, 4;
    %pushi/vec4 13, 0, 8;
    %store/vec4 v0000023c2d842200_0, 0, 8;
    %jmp T_1.48;
T_1.47 ;
    %load/vec4 v0000023c2d842160_0;
    %parti/s 8, 16, 6;
    %cmpi/e 15, 0, 8;
    %jmp/0xz  T_1.49, 4;
    %pushi/vec4 13, 0, 8;
    %store/vec4 v0000023c2d842200_0, 0, 8;
    %jmp T_1.50;
T_1.49 ;
    %load/vec4 v0000023c2d842160_0;
    %parti/s 8, 16, 6;
    %cmpi/e 16, 0, 8;
    %jmp/0xz  T_1.51, 4;
    %pushi/vec4 13, 0, 8;
    %store/vec4 v0000023c2d842200_0, 0, 8;
    %jmp T_1.52;
T_1.51 ;
    %load/vec4 v0000023c2d842160_0;
    %parti/s 8, 16, 6;
    %cmpi/e 18, 0, 8;
    %jmp/0xz  T_1.53, 4;
    %pushi/vec4 13, 0, 8;
    %store/vec4 v0000023c2d842200_0, 0, 8;
    %jmp T_1.54;
T_1.53 ;
    %load/vec4 v0000023c2d842160_0;
    %parti/s 8, 16, 6;
    %cmpi/e 20, 0, 8;
    %jmp/0xz  T_1.55, 4;
    %pushi/vec4 13, 0, 8;
    %store/vec4 v0000023c2d842200_0, 0, 8;
    %jmp T_1.56;
T_1.55 ;
    %load/vec4 v0000023c2d842160_0;
    %parti/s 8, 16, 6;
    %cmpi/e 21, 0, 8;
    %jmp/0xz  T_1.57, 4;
    %pushi/vec4 13, 0, 8;
    %store/vec4 v0000023c2d842200_0, 0, 8;
    %jmp T_1.58;
T_1.57 ;
    %load/vec4 v0000023c2d842160_0;
    %parti/s 8, 16, 6;
    %cmpi/e 22, 0, 8;
    %jmp/0xz  T_1.59, 4;
    %pushi/vec4 13, 0, 8;
    %store/vec4 v0000023c2d842200_0, 0, 8;
    %jmp T_1.60;
T_1.59 ;
    %load/vec4 v0000023c2d842160_0;
    %parti/s 8, 16, 6;
    %cmpi/e 23, 0, 8;
    %jmp/0xz  T_1.61, 4;
    %pushi/vec4 13, 0, 8;
    %store/vec4 v0000023c2d842200_0, 0, 8;
    %jmp T_1.62;
T_1.61 ;
    %load/vec4 v0000023c2d842160_0;
    %parti/s 8, 16, 6;
    %cmpi/e 25, 0, 8;
    %jmp/0xz  T_1.63, 4;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0000023c2d842200_0, 0, 8;
    %jmp T_1.64;
T_1.63 ;
    %load/vec4 v0000023c2d842160_0;
    %parti/s 8, 16, 6;
    %cmpi/e 26, 0, 8;
    %jmp/0xz  T_1.65, 4;
    %pushi/vec4 18, 0, 8;
    %store/vec4 v0000023c2d842200_0, 0, 8;
    %jmp T_1.66;
T_1.65 ;
    %load/vec4 v0000023c2d842160_0;
    %parti/s 8, 16, 6;
    %cmpi/e 27, 0, 8;
    %jmp/0xz  T_1.67, 4;
    %pushi/vec4 20, 0, 8;
    %store/vec4 v0000023c2d842200_0, 0, 8;
    %jmp T_1.68;
T_1.67 ;
    %load/vec4 v0000023c2d842160_0;
    %parti/s 8, 16, 6;
    %cmpi/e 28, 0, 8;
    %jmp/1 T_1.73, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000023c2d842160_0;
    %parti/s 8, 16, 6;
    %cmpi/e 29, 0, 8;
    %flag_or 4, 8;
T_1.73;
    %jmp/1 T_1.72, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000023c2d842160_0;
    %parti/s 8, 16, 6;
    %cmpi/e 30, 0, 8;
    %flag_or 4, 8;
T_1.72;
    %jmp/1 T_1.71, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000023c2d842160_0;
    %parti/s 8, 16, 6;
    %cmpi/e 31, 0, 8;
    %flag_or 4, 8;
T_1.71;
    %jmp/0xz  T_1.69, 4;
    %pushi/vec4 21, 0, 8;
    %store/vec4 v0000023c2d842200_0, 0, 8;
T_1.69 ;
T_1.68 ;
T_1.66 ;
T_1.64 ;
T_1.62 ;
T_1.60 ;
T_1.58 ;
T_1.56 ;
T_1.54 ;
T_1.52 ;
T_1.50 ;
T_1.48 ;
T_1.46 ;
T_1.44 ;
T_1.42 ;
T_1.40 ;
T_1.38 ;
T_1.36 ;
T_1.34 ;
T_1.32 ;
T_1.30 ;
T_1.28 ;
T_1.26 ;
T_1.24 ;
T_1.22 ;
T_1.20 ;
    %jmp T_1.18;
T_1.4 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023c2d842200_0, 0;
    %jmp T_1.18;
T_1.5 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023c2d842200_0, 0;
    %jmp T_1.18;
T_1.6 ;
    %pushi/vec4 7, 0, 8;
    %assign/vec4 v0000023c2d842200_0, 0;
    %jmp T_1.18;
T_1.7 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023c2d842200_0, 0;
    %jmp T_1.18;
T_1.8 ;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0000023c2d842200_0, 0;
    %jmp T_1.18;
T_1.9 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023c2d842200_0, 0;
    %jmp T_1.18;
T_1.10 ;
    %pushi/vec4 12, 0, 8;
    %assign/vec4 v0000023c2d842200_0, 0;
    %jmp T_1.18;
T_1.11 ;
    %pushi/vec4 14, 0, 8;
    %assign/vec4 v0000023c2d842200_0, 0;
    %jmp T_1.18;
T_1.12 ;
    %pushi/vec4 15, 0, 8;
    %assign/vec4 v0000023c2d842200_0, 0;
    %jmp T_1.18;
T_1.13 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023c2d842200_0, 0;
    %jmp T_1.18;
T_1.14 ;
    %pushi/vec4 17, 0, 8;
    %assign/vec4 v0000023c2d842200_0, 0;
    %jmp T_1.18;
T_1.15 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023c2d842200_0, 0;
    %jmp T_1.18;
T_1.16 ;
    %pushi/vec4 19, 0, 8;
    %assign/vec4 v0000023c2d842200_0, 0;
    %jmp T_1.18;
T_1.17 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023c2d842200_0, 0;
    %jmp T_1.18;
T_1.18 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0000023c2d842c80;
T_2 ;
    %wait E_0000023c2d7afe20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d840cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c2d842020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d841f80_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d840040_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d840f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d840400_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d8405e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d841bc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d841e40_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d841300_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d8402c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d841080_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d8423e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d83fc80_0, 0, 8;
    %load/vec4 v0000023c2d840d60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 8;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 8;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 8;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 8;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 8;
    %cmp/u;
    %jmp/1 T_2.22, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 8;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 8;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %jmp T_2.25;
T_2.0 ;
    %load/vec4 v0000023c2d83fe60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.26, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d8420c0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c2d840b80_0, 0, 1;
T_2.26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d840cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c2d842020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d841f80_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d840040_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d840f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d840400_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d8405e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d841bc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d841e40_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d841300_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d8402c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d841080_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d8423e0_0, 0, 8;
    %jmp T_2.25;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c2d840cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d842020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c2d841f80_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d840040_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d840f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d840400_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d8405e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d841bc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d841e40_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d841300_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d8402c0_0, 0, 8;
    %jmp T_2.25;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d840cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d842020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c2d841f80_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d840040_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d840f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d840400_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d8405e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d841bc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d841e40_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d841300_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d8402c0_0, 0, 8;
    %jmp T_2.25;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d840cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d842020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d841f80_0, 0, 1;
    %load/vec4 v0000023c2d842160_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000023c2d840040_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c2d840f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d840400_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d8405e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d841bc0_0, 0, 8;
    %load/vec4 v0000023c2d842160_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0000023c2d841e40_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d841300_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d8402c0_0, 0, 8;
    %jmp T_2.25;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d840cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d842020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d841f80_0, 0, 1;
    %load/vec4 v0000023c2d842160_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000023c2d840040_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d840f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d840400_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d8405e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d841bc0_0, 0, 8;
    %load/vec4 v0000023c2d842160_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0000023c2d841e40_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d841300_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d8402c0_0, 0, 8;
    %jmp T_2.25;
T_2.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d840cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d842020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c2d841f80_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d840040_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d840f40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c2d840400_0, 0, 1;
    %load/vec4 v0000023c2d842160_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0000023c2d841080_0, 0, 8;
    %load/vec4 v0000023c2d842160_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000023c2d8405e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d841bc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d841e40_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d841300_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d8402c0_0, 0, 8;
    %jmp T_2.25;
T_2.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d840cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d842020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d841f80_0, 0, 1;
    %load/vec4 v0000023c2d842160_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0000023c2d840040_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c2d840f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d840400_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d8405e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d841bc0_0, 0, 8;
    %load/vec4 v0000023c2d841080_0;
    %store/vec4 v0000023c2d841e40_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d841300_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d8402c0_0, 0, 8;
    %jmp T_2.25;
T_2.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d840cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d842020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c2d841f80_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d840040_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d840f40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c2d840400_0, 0, 1;
    %load/vec4 v0000023c2d842160_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0000023c2d841080_0, 0, 8;
    %load/vec4 v0000023c2d842160_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000023c2d8405e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d841bc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d841e40_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d841300_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d8402c0_0, 0, 8;
    %jmp T_2.25;
T_2.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d840cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d842020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c2d841f80_0, 0, 1;
    %load/vec4 v0000023c2d841080_0;
    %store/vec4 v0000023c2d840040_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d840f40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c2d840400_0, 0, 1;
    %load/vec4 v0000023c2d842160_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0000023c2d8405e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d841bc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d841e40_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d841300_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d8402c0_0, 0, 8;
    %jmp T_2.25;
T_2.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d840cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d842020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c2d841f80_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d840040_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d840f40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c2d840400_0, 0, 1;
    %load/vec4 v0000023c2d842160_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0000023c2d841080_0, 0, 8;
    %load/vec4 v0000023c2d842160_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000023c2d8405e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d841bc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d841e40_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d841300_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d8402c0_0, 0, 8;
    %jmp T_2.25;
T_2.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d840cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d842020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d841f80_0, 0, 1;
    %load/vec4 v0000023c2d842160_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0000023c2d840040_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c2d840f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d840400_0, 0, 1;
    %load/vec4 v0000023c2d841080_0;
    %store/vec4 v0000023c2d8405e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d841bc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d841e40_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d841300_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d8402c0_0, 0, 8;
    %jmp T_2.25;
T_2.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d840cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d842020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c2d841f80_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d840040_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d840f40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c2d840400_0, 0, 1;
    %load/vec4 v0000023c2d842160_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0000023c2d841080_0, 0, 8;
    %load/vec4 v0000023c2d842160_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0000023c2d8405e0_0, 0, 8;
    %load/vec4 v0000023c2d842160_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000023c2d841bc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d841e40_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d841300_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d8402c0_0, 0, 8;
    %jmp T_2.25;
T_2.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d840cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d842020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c2d841f80_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d840040_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d840f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d840400_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d8405e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d841bc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d841e40_0, 0, 8;
    %load/vec4 v0000023c2d842160_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0000023c2d841300_0, 0, 8;
    %load/vec4 v0000023c2d842160_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0000023c2d8402c0_0, 0, 8;
    %load/vec4 v0000023c2d841080_0;
    %store/vec4 v0000023c2d8423e0_0, 0, 8;
    %jmp T_2.25;
T_2.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d840cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d842020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d841f80_0, 0, 1;
    %load/vec4 v0000023c2d842160_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0000023c2d840040_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c2d840f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d840400_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d8405e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d841bc0_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0000023c2d841e40_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d841300_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d8402c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d8423e0_0, 0, 8;
    %jmp T_2.25;
T_2.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c2d840b80_0, 0, 1;
    %load/vec4 v0000023c2d842160_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0000023c2d8420c0_0, 0, 8;
    %jmp T_2.25;
T_2.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d840b80_0, 0, 1;
    %jmp T_2.25;
T_2.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c2d841f80_0, 0, 1;
    %jmp T_2.25;
T_2.17 ;
    %load/vec4 v0000023c2d842160_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0000023c2d83fc80_0, 0, 8;
    %jmp T_2.25;
T_2.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c2d840b80_0, 0, 1;
    %load/vec4 v0000023c2d83fc80_0;
    %store/vec4 v0000023c2d8420c0_0, 0, 8;
    %jmp T_2.25;
T_2.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c2d841f80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c2d840400_0, 0, 1;
    %load/vec4 v0000023c2d842160_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0000023c2d841080_0, 0, 8;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0000023c2d8405e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d841bc0_0, 0, 8;
    %load/vec4 v0000023c2d842160_0;
    %parti/s 8, 16, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 8;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 8;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 8;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 8;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %jmp T_2.32;
T_2.28 ;
    %pushi/vec4 22, 0, 8;
    %assign/vec4 v0000023c2d842200_0, 0;
    %jmp T_2.32;
T_2.29 ;
    %pushi/vec4 23, 0, 8;
    %assign/vec4 v0000023c2d842200_0, 0;
    %jmp T_2.32;
T_2.30 ;
    %pushi/vec4 24, 0, 8;
    %assign/vec4 v0000023c2d842200_0, 0;
    %jmp T_2.32;
T_2.31 ;
    %pushi/vec4 25, 0, 8;
    %assign/vec4 v0000023c2d842200_0, 0;
    %jmp T_2.32;
T_2.32 ;
    %pop/vec4 1;
    %jmp T_2.25;
T_2.20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d841f80_0, 0, 1;
    %load/vec4 v0000023c2d842160_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_2.33, 8;
    %pushi/vec4 26, 0, 32;
    %jmp/1 T_2.34, 8;
T_2.33 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.34, 8;
 ; End of false expr.
    %blend;
T_2.34;
    %pad/s 8;
    %assign/vec4 v0000023c2d842200_0, 0;
    %jmp T_2.25;
T_2.21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d841f80_0, 0, 1;
    %load/vec4 v0000023c2d842160_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_2.35, 8;
    %pushi/vec4 26, 0, 32;
    %jmp/1 T_2.36, 8;
T_2.35 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.36, 8;
 ; End of false expr.
    %blend;
T_2.36;
    %pad/s 8;
    %assign/vec4 v0000023c2d842200_0, 0;
    %jmp T_2.25;
T_2.22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d841f80_0, 0, 1;
    %load/vec4 v0000023c2d842160_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.40, 10;
    %load/vec4 v0000023c2d842160_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
T_2.40;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.39, 9;
    %load/vec4 v0000023c2d842160_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %and;
T_2.39;
    %flag_set/vec4 8;
    %jmp/0 T_2.37, 8;
    %pushi/vec4 26, 0, 32;
    %jmp/1 T_2.38, 8;
T_2.37 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.38, 8;
 ; End of false expr.
    %blend;
T_2.38;
    %pad/s 8;
    %assign/vec4 v0000023c2d842200_0, 0;
    %jmp T_2.25;
T_2.23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d841f80_0, 0, 1;
    %load/vec4 v0000023c2d842160_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0000023c2d842160_0;
    %parti/s 1, 6, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_2.41, 8;
    %pushi/vec4 26, 0, 32;
    %jmp/1 T_2.42, 8;
T_2.41 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.42, 8;
 ; End of false expr.
    %blend;
T_2.42;
    %pad/s 8;
    %assign/vec4 v0000023c2d842200_0, 0;
    %jmp T_2.25;
T_2.24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c2d840b80_0, 0, 1;
    %load/vec4 v0000023c2d841080_0;
    %store/vec4 v0000023c2d8420c0_0, 0, 8;
    %pushi/vec4 17, 0, 8;
    %assign/vec4 v0000023c2d842200_0, 0;
    %jmp T_2.25;
T_2.25 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000023c2d8303b0;
T_3 ;
    %wait E_0000023c2d7af120;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000023c2d82c900_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023c2d82ca40_0, 0, 32;
T_3.0 ;
    %load/vec4 v0000023c2d82ca40_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_3.1, 5;
    %load/vec4 v0000023c2d82d4e0_0;
    %load/vec4 v0000023c2d82ca40_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000023c2d82c900_0;
    %load/vec4 v0000023c2d82d940_0;
    %pad/u 16;
    %load/vec4 v0000023c2d82ca40_0;
    %ix/vec4 4;
    %shiftl 4;
    %add;
    %store/vec4 v0000023c2d82c900_0, 0, 16;
T_3.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000023c2d82ca40_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000023c2d82ca40_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %load/vec4 v0000023c2d82c900_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000023c2d82e520_0, 0, 8;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000023c2d824820;
T_4 ;
    %wait E_0000023c2d7afd20;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d821fe0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d8258a0_0, 0, 8;
    %load/vec4 v0000023c2d827060_0;
    %store/vec4 v0000023c2d826340_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023c2d824f40_0, 0, 32;
T_4.0 ;
    %load/vec4 v0000023c2d824f40_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_4.1, 5;
    %load/vec4 v0000023c2d821fe0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000023c2d821fe0_0, 0, 8;
    %load/vec4 v0000023c2d826340_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023c2d821fe0_0, 4, 1;
    %load/vec4 v0000023c2d826340_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000023c2d826340_0, 0, 8;
    %load/vec4 v0000023c2d8258a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000023c2d8258a0_0, 0, 8;
    %load/vec4 v0000023c2d826840_0;
    %load/vec4 v0000023c2d821fe0_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_4.2, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023c2d8258a0_0, 4, 1;
    %load/vec4 v0000023c2d821fe0_0;
    %load/vec4 v0000023c2d826840_0;
    %sub;
    %store/vec4 v0000023c2d821fe0_0, 0, 8;
T_4.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000023c2d824f40_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000023c2d824f40_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %load/vec4 v0000023c2d8258a0_0;
    %store/vec4 v0000023c2d825f80_0, 0, 8;
    %load/vec4 v0000023c2d821fe0_0;
    %store/vec4 v0000023c2d8265c0_0, 0, 8;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000023c2d823a10;
T_5 ;
    %wait E_0000023c2d7afbe0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d821400_0, 0, 8;
    %load/vec4 v0000023c2d821d60_0;
    %store/vec4 v0000023c2d8215e0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023c2d8219a0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000023c2d8219a0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000023c2d821400_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000023c2d821400_0, 0, 8;
    %load/vec4 v0000023c2d8215e0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000023c2d821400_0, 4, 1;
    %load/vec4 v0000023c2d8215e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000023c2d8215e0_0, 0, 8;
    %load/vec4 v0000023c2d821f40_0;
    %load/vec4 v0000023c2d821400_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_5.2, 5;
    %load/vec4 v0000023c2d821400_0;
    %load/vec4 v0000023c2d821f40_0;
    %sub;
    %store/vec4 v0000023c2d821400_0, 0, 8;
T_5.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000023c2d8219a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000023c2d8219a0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %load/vec4 v0000023c2d821400_0;
    %store/vec4 v0000023c2d8221c0_0, 0, 8;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000023c2d811b60;
T_6 ;
    %wait E_0000023c2d7af6a0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d814300_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023c2d812be0_0, 0, 32;
T_6.0 ;
    %load/vec4 v0000023c2d812be0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0000023c2d814a80_0;
    %load/vec4 v0000023c2d812be0_0;
    %part/s 1;
    %load/vec4 v0000023c2d814da0_0;
    %load/vec4 v0000023c2d812be0_0;
    %part/s 1;
    %and;
    %ix/getv/s 4, v0000023c2d812be0_0;
    %store/vec4 v0000023c2d814300_0, 4, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000023c2d812be0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000023c2d812be0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %load/vec4 v0000023c2d814300_0;
    %store/vec4 v0000023c2d814e40_0, 0, 8;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000023c2d82ef60;
T_7 ;
    %wait E_0000023c2d7af060;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d82d620_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023c2d82e700_0, 0, 32;
T_7.0 ;
    %load/vec4 v0000023c2d82e700_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_7.1, 5;
    %load/vec4 v0000023c2d82de40_0;
    %load/vec4 v0000023c2d82e700_0;
    %part/s 1;
    %load/vec4 v0000023c2d82dee0_0;
    %load/vec4 v0000023c2d82e700_0;
    %part/s 1;
    %and;
    %nor/r;
    %ix/getv/s 4, v0000023c2d82e700_0;
    %store/vec4 v0000023c2d82d620_0, 4, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000023c2d82e700_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000023c2d82e700_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %load/vec4 v0000023c2d82d620_0;
    %store/vec4 v0000023c2d82e480_0, 0, 8;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000023c2d82fd70;
T_8 ;
    %wait E_0000023c2d7af360;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d82d9e0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023c2d82e8e0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000023c2d82e8e0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_8.1, 5;
    %load/vec4 v0000023c2d82dda0_0;
    %load/vec4 v0000023c2d82e8e0_0;
    %part/s 1;
    %load/vec4 v0000023c2d82d580_0;
    %load/vec4 v0000023c2d82e8e0_0;
    %part/s 1;
    %or;
    %nor/r;
    %ix/getv/s 4, v0000023c2d82e8e0_0;
    %store/vec4 v0000023c2d82d9e0_0, 4, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000023c2d82e8e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000023c2d82e8e0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %load/vec4 v0000023c2d82d9e0_0;
    %store/vec4 v0000023c2d82d6c0_0, 0, 8;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000023c2d82f5a0;
T_9 ;
    %wait E_0000023c2d7af860;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d82d760_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023c2d82db20_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000023c2d82db20_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_9.1, 5;
    %load/vec4 v0000023c2d82eac0_0;
    %load/vec4 v0000023c2d82db20_0;
    %part/s 1;
    %nor/r;
    %ix/getv/s 4, v0000023c2d82db20_0;
    %store/vec4 v0000023c2d82d760_0, 4, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000023c2d82db20_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000023c2d82db20_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %load/vec4 v0000023c2d82d760_0;
    %store/vec4 v0000023c2d82e980_0, 0, 8;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000023c2d82ff00;
T_10 ;
    %wait E_0000023c2d7afea0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d82df80_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023c2d82dbc0_0, 0, 32;
T_10.0 ;
    %load/vec4 v0000023c2d82dbc0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_10.1, 5;
    %load/vec4 v0000023c2d82dc60_0;
    %load/vec4 v0000023c2d82dbc0_0;
    %part/s 1;
    %load/vec4 v0000023c2d82e840_0;
    %load/vec4 v0000023c2d82dbc0_0;
    %part/s 1;
    %or;
    %ix/getv/s 4, v0000023c2d82dbc0_0;
    %store/vec4 v0000023c2d82df80_0, 4, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000023c2d82dbc0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000023c2d82dbc0_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %load/vec4 v0000023c2d82df80_0;
    %store/vec4 v0000023c2d82dd00_0, 0, 8;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000023c2d83a880;
T_11 ;
    %wait E_0000023c2d7afae0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d837ba0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023c2d837ec0_0, 0, 32;
T_11.0 ;
    %load/vec4 v0000023c2d837ec0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_11.1, 5;
    %load/vec4 v0000023c2d836e80_0;
    %load/vec4 v0000023c2d837ec0_0;
    %part/s 1;
    %nor/r;
    %load/vec4 v0000023c2d8368e0_0;
    %load/vec4 v0000023c2d837ec0_0;
    %part/s 1;
    %and;
    %load/vec4 v0000023c2d836e80_0;
    %load/vec4 v0000023c2d837ec0_0;
    %part/s 1;
    %load/vec4 v0000023c2d8368e0_0;
    %load/vec4 v0000023c2d837ec0_0;
    %part/s 1;
    %nor/r;
    %and;
    %or;
    %nor/r;
    %ix/getv/s 4, v0000023c2d837ec0_0;
    %store/vec4 v0000023c2d837ba0_0, 4, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000023c2d837ec0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000023c2d837ec0_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %load/vec4 v0000023c2d837ba0_0;
    %store/vec4 v0000023c2d837380_0, 0, 8;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000023c2d83aa10;
T_12 ;
    %wait E_0000023c2d7af0e0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000023c2d837920_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023c2d8379c0_0, 0, 32;
T_12.0 ;
    %load/vec4 v0000023c2d8379c0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_12.1, 5;
    %load/vec4 v0000023c2d837420_0;
    %load/vec4 v0000023c2d8379c0_0;
    %part/s 1;
    %nor/r;
    %load/vec4 v0000023c2d837d80_0;
    %load/vec4 v0000023c2d8379c0_0;
    %part/s 1;
    %and;
    %load/vec4 v0000023c2d837420_0;
    %load/vec4 v0000023c2d8379c0_0;
    %part/s 1;
    %load/vec4 v0000023c2d837d80_0;
    %load/vec4 v0000023c2d8379c0_0;
    %part/s 1;
    %nor/r;
    %and;
    %or;
    %ix/getv/s 4, v0000023c2d8379c0_0;
    %store/vec4 v0000023c2d837920_0, 4, 1;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000023c2d8379c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000023c2d8379c0_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %load/vec4 v0000023c2d837920_0;
    %store/vec4 v0000023c2d838140_0, 0, 8;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000023c2d7c33f0;
T_13 ;
    %wait E_0000023c2d7af2e0;
    %load/vec4 v0000023c2d8374c0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 8;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 8;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 8;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 8;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023c2d8367a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %jmp T_13.20;
T_13.0 ;
    %load/vec4 v0000023c2d8383c0_0;
    %assign/vec4 v0000023c2d8367a0_0, 0;
    %load/vec4 v0000023c2d8367a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.21, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.22, 8;
T_13.21 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.22, 8;
 ; End of false expr.
    %blend;
T_13.22;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %load/vec4 v0000023c2d8377e0_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 7, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_13.23, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_13.24, 8;
T_13.23 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_13.24, 8;
 ; End of false expr.
    %blend;
T_13.24;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %load/vec4 v0000023c2d836660_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000023c2d836700_0;
    %parti/s 1, 7, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_13.25, 4;
    %load/vec4 v0000023c2d836660_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_13.25;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d836f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d835ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d8380a0_0, 0, 1;
    %jmp T_13.20;
T_13.1 ;
    %load/vec4 v0000023c2d836ca0_0;
    %assign/vec4 v0000023c2d8367a0_0, 0;
    %load/vec4 v0000023c2d8367a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.26, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.27, 8;
T_13.26 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.27, 8;
 ; End of false expr.
    %blend;
T_13.27;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %load/vec4 v0000023c2d836c00_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 7, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_13.28, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_13.29, 8;
T_13.28 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_13.29, 8;
 ; End of false expr.
    %blend;
T_13.29;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %load/vec4 v0000023c2d836660_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000023c2d836700_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_13.30, 4;
    %load/vec4 v0000023c2d836660_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 7, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.30;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d836f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d835ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d8380a0_0, 0, 1;
    %jmp T_13.20;
T_13.2 ;
    %load/vec4 v0000023c2d838000_0;
    %assign/vec4 v0000023c2d8367a0_0, 0;
    %load/vec4 v0000023c2d8367a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.31, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.32, 8;
T_13.31 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.32, 8;
 ; End of false expr.
    %blend;
T_13.32;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %load/vec4 v0000023c2d837a60_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 7, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_13.33, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_13.34, 8;
T_13.33 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_13.34, 8;
 ; End of false expr.
    %blend;
T_13.34;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %load/vec4 v0000023c2d836660_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000023c2d836700_0;
    %parti/s 1, 7, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_13.35, 4;
    %load/vec4 v0000023c2d836660_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_13.35;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d836f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d835ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d8380a0_0, 0, 1;
    %jmp T_13.20;
T_13.3 ;
    %load/vec4 v0000023c2d8371a0_0;
    %assign/vec4 v0000023c2d8367a0_0, 0;
    %load/vec4 v0000023c2d8367a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.36, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.37, 8;
T_13.36 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.37, 8;
 ; End of false expr.
    %blend;
T_13.37;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %load/vec4 v0000023c2d837880_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 7, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_13.38, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_13.39, 8;
T_13.38 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_13.39, 8;
 ; End of false expr.
    %blend;
T_13.39;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %load/vec4 v0000023c2d836660_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000023c2d836700_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_13.40, 4;
    %load/vec4 v0000023c2d836660_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 7, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.40;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d836f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d835ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d8380a0_0, 0, 1;
    %jmp T_13.20;
T_13.4 ;
    %load/vec4 v0000023c2d835c60_0;
    %assign/vec4 v0000023c2d8367a0_0, 0;
    %load/vec4 v0000023c2d8367a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.41, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.42, 8;
T_13.41 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.42, 8;
 ; End of false expr.
    %blend;
T_13.42;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 7, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_13.43, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_13.44, 8;
T_13.43 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_13.44, 8;
 ; End of false expr.
    %blend;
T_13.44;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %load/vec4 v0000023c2d836660_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000023c2d836700_0;
    %parti/s 1, 7, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_13.45, 4;
    %load/vec4 v0000023c2d836660_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_13.45;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d836f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d835ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d8380a0_0, 0, 1;
    %jmp T_13.20;
T_13.5 ;
    %load/vec4 v0000023c2d8363e0_0;
    %assign/vec4 v0000023c2d8367a0_0, 0;
    %load/vec4 v0000023c2d8367a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.46, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.47, 8;
T_13.46 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.47, 8;
 ; End of false expr.
    %blend;
T_13.47;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 7, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_13.48, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_13.49, 8;
T_13.48 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_13.49, 8;
 ; End of false expr.
    %blend;
T_13.49;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %load/vec4 v0000023c2d836700_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.50, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.51, 8;
T_13.50 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.51, 8;
 ; End of false expr.
    %blend;
T_13.51;
    %pad/s 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d836f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d835ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d8380a0_0, 0, 1;
    %jmp T_13.20;
T_13.6 ;
    %load/vec4 v0000023c2d836020_0;
    %assign/vec4 v0000023c2d8367a0_0, 0;
    %load/vec4 v0000023c2d8367a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.52, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.53, 8;
T_13.52 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.53, 8;
 ; End of false expr.
    %blend;
T_13.53;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 7, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_13.54, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_13.55, 8;
T_13.54 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_13.55, 8;
 ; End of false expr.
    %blend;
T_13.55;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %load/vec4 v0000023c2d836700_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.56, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.57, 8;
T_13.56 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.57, 8;
 ; End of false expr.
    %blend;
T_13.57;
    %pad/s 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d836f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d835ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d8380a0_0, 0, 1;
    %jmp T_13.20;
T_13.7 ;
    %load/vec4 v0000023c2d836ac0_0;
    %assign/vec4 v0000023c2d8367a0_0, 0;
    %load/vec4 v0000023c2d8367a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.58, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.59, 8;
T_13.58 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.59, 8;
 ; End of false expr.
    %blend;
T_13.59;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %load/vec4 v0000023c2d836660_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 7, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_13.60, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_13.61, 8;
T_13.60 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_13.61, 8;
 ; End of false expr.
    %blend;
T_13.61;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %load/vec4 v0000023c2d836660_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d836f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d835ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d8380a0_0, 0, 1;
    %jmp T_13.20;
T_13.8 ;
    %load/vec4 v0000023c2d836b60_0;
    %assign/vec4 v0000023c2d8367a0_0, 0;
    %load/vec4 v0000023c2d8367a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.62, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.63, 8;
T_13.62 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.63, 8;
 ; End of false expr.
    %blend;
T_13.63;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %load/vec4 v0000023c2d836660_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %load/vec4 v0000023c2d836660_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.64, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.65, 8;
T_13.64 ; End of true expr.
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 7, 4;
    %pad/u 2;
    %jmp/0 T_13.65, 8;
 ; End of false expr.
    %blend;
T_13.65;
    %pad/u 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 7, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_13.66, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_13.67, 8;
T_13.66 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_13.67, 8;
 ; End of false expr.
    %blend;
T_13.67;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d836f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d835ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d8380a0_0, 0, 1;
    %jmp T_13.20;
T_13.9 ;
    %load/vec4 v0000023c2d837e20_0;
    %assign/vec4 v0000023c2d8367a0_0, 0;
    %load/vec4 v0000023c2d8367a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.68, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.69, 8;
T_13.68 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.69, 8;
 ; End of false expr.
    %blend;
T_13.69;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 7, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_13.70, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_13.71, 8;
T_13.70 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_13.71, 8;
 ; End of false expr.
    %blend;
T_13.71;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d836f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d835ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d8380a0_0, 0, 1;
    %jmp T_13.20;
T_13.10 ;
    %load/vec4 v0000023c2d835da0_0;
    %assign/vec4 v0000023c2d8367a0_0, 0;
    %load/vec4 v0000023c2d8367a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.72, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.73, 8;
T_13.72 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.73, 8;
 ; End of false expr.
    %blend;
T_13.73;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 7, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_13.74, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_13.75, 8;
T_13.74 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_13.75, 8;
 ; End of false expr.
    %blend;
T_13.75;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d836f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d835ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d8380a0_0, 0, 1;
    %jmp T_13.20;
T_13.11 ;
    %load/vec4 v0000023c2d836480_0;
    %assign/vec4 v0000023c2d8367a0_0, 0;
    %load/vec4 v0000023c2d8367a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.76, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.77, 8;
T_13.76 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.77, 8;
 ; End of false expr.
    %blend;
T_13.77;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 7, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_13.78, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_13.79, 8;
T_13.78 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_13.79, 8;
 ; End of false expr.
    %blend;
T_13.79;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d836f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d835ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d8380a0_0, 0, 1;
    %jmp T_13.20;
T_13.12 ;
    %load/vec4 v0000023c2d836520_0;
    %assign/vec4 v0000023c2d8367a0_0, 0;
    %load/vec4 v0000023c2d8367a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.80, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.81, 8;
T_13.80 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.81, 8;
 ; End of false expr.
    %blend;
T_13.81;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 7, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_13.82, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_13.83, 8;
T_13.82 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_13.83, 8;
 ; End of false expr.
    %blend;
T_13.83;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d836f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d835ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d8380a0_0, 0, 1;
    %jmp T_13.20;
T_13.13 ;
    %load/vec4 v0000023c2d836840_0;
    %assign/vec4 v0000023c2d8367a0_0, 0;
    %load/vec4 v0000023c2d8367a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.84, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.85, 8;
T_13.84 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.85, 8;
 ; End of false expr.
    %blend;
T_13.85;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 7, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_13.86, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_13.87, 8;
T_13.86 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_13.87, 8;
 ; End of false expr.
    %blend;
T_13.87;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d836f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d835ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d8380a0_0, 0, 1;
    %jmp T_13.20;
T_13.14 ;
    %load/vec4 v0000023c2d836de0_0;
    %assign/vec4 v0000023c2d8367a0_0, 0;
    %load/vec4 v0000023c2d8367a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.88, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.89, 8;
T_13.88 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.89, 8;
 ; End of false expr.
    %blend;
T_13.89;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 7, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_13.90, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_13.91, 8;
T_13.90 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_13.91, 8;
 ; End of false expr.
    %blend;
T_13.91;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d836f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d835ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d8380a0_0, 0, 1;
    %jmp T_13.20;
T_13.15 ;
    %load/vec4 v0000023c2d8414e0_0;
    %assign/vec4 v0000023c2d8367a0_0, 0;
    %load/vec4 v0000023c2d8367a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.92, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.93, 8;
T_13.92 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.93, 8;
 ; End of false expr.
    %blend;
T_13.93;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 7, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_13.94, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_13.95, 8;
T_13.94 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_13.95, 8;
 ; End of false expr.
    %blend;
T_13.95;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d836f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d835ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d8380a0_0, 0, 1;
    %jmp T_13.20;
T_13.16 ;
    %load/vec4 v0000023c2d836980_0;
    %assign/vec4 v0000023c2d8367a0_0, 0;
    %load/vec4 v0000023c2d8367a0_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_13.96, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_13.97, 8;
T_13.96 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_13.97, 8;
 ; End of false expr.
    %blend;
T_13.97;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %load/vec4 v0000023c2d836660_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %load/vec4 v0000023c2d8367a0_0;
    %xnor/r;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d836f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d835ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d8380a0_0, 0, 1;
    %jmp T_13.20;
T_13.17 ;
    %load/vec4 v0000023c2d836a20_0;
    %assign/vec4 v0000023c2d8367a0_0, 0;
    %load/vec4 v0000023c2d8367a0_0;
    %cmpi/e 0, 0, 8;
    %flag_mov 8, 4;
    %jmp/0 T_13.98, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_13.99, 8;
T_13.98 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_13.99, 8;
 ; End of false expr.
    %blend;
T_13.99;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %load/vec4 v0000023c2d836660_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 7, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_13.100, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_13.101, 8;
T_13.100 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_13.101, 8;
 ; End of false expr.
    %blend;
T_13.101;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d836f20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d835ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d8380a0_0, 0, 1;
    %jmp T_13.20;
T_13.18 ;
    %load/vec4 v0000023c2d836ca0_0;
    %assign/vec4 v0000023c2d8367a0_0, 0;
    %load/vec4 v0000023c2d8367a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_13.102, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_13.103, 8;
T_13.102 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_13.103, 8;
 ; End of false expr.
    %blend;
T_13.103;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %load/vec4 v0000023c2d836c00_0;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 1, 2;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 2, 3;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 3, 3;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 4, 4;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 5, 4;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 6, 4;
    %xor;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 7, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0 T_13.104, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_13.105, 8;
T_13.104 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_13.105, 8;
 ; End of false expr.
    %blend;
T_13.105;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %load/vec4 v0000023c2d836660_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000023c2d836700_0;
    %parti/s 1, 7, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_13.106, 4;
    %load/vec4 v0000023c2d836660_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0000023c2d8367a0_0;
    %parti/s 1, 7, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_13.106;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000023c2d837600_0, 4, 5;
    %load/vec4 v0000023c2d837600_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.107, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c2d836f20_0, 0, 1;
    %jmp T_13.108;
T_13.107 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d836f20_0, 0, 1;
T_13.108 ;
    %load/vec4 v0000023c2d837600_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_13.112, 10;
    %load/vec4 v0000023c2d837600_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
T_13.112;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.111, 9;
    %load/vec4 v0000023c2d837600_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %and;
T_13.111;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.109, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c2d835ee0_0, 0, 1;
    %jmp T_13.110;
T_13.109 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d835ee0_0, 0, 1;
T_13.110 ;
    %load/vec4 v0000023c2d837600_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0000023c2d837600_0;
    %parti/s 1, 6, 4;
    %xor;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.113, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023c2d8380a0_0, 0, 1;
    %jmp T_13.114;
T_13.113 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023c2d8380a0_0, 0, 1;
T_13.114 ;
    %jmp T_13.20;
T_13.20 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0000023c2d843770;
T_14 ;
    %wait E_0000023c2d7af2e0;
    %load/vec4 v0000023c2d841800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 255, 8;
    %load/vec4 v0000023c2d8419e0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c2d840ea0, 0, 4;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000023c2d83fdc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0000023c2d841b20_0;
    %load/vec4 v0000023c2d8419e0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c2d840ea0, 0, 4;
T_14.2 ;
    %load/vec4 v0000023c2d8418a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0000023c2d840ae0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000023c2d840ea0, 4;
    %assign/vec4 v0000023c2d841da0_0, 0;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000023c2d843f40;
T_15 ;
    %wait E_0000023c2d7afa60;
    %load/vec4 v0000023c2d840360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0000023c2d8400e0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000023c2d8400e0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000023c2d8413a0_0;
    %assign/vec4 v0000023c2d8400e0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000023c2d8432c0;
T_16 ;
    %wait E_0000023c2d7af2e0;
    %load/vec4 v0000023c2d8404a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0000023c2d842340_0;
    %assign/vec4 v0000023c2d8416c0_0, 0;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000023c2d838c60;
T_17 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000023c2d841440_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000023c2d841940_0, 0, 2;
    %end;
    .thread T_17;
    .scope S_0000023c2d838c60;
T_18 ;
    %wait E_0000023c2d7af2e0;
    %load/vec4 v0000023c2d8409a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0000023c2d841440_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %jmp/0xz  T_18.2, 5;
    %load/vec4 v0000023c2d841440_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000023c2d841440_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0000023c2d840720_0;
    %load/vec4 v0000023c2d841620_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023c2d841580_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000023c2d8422a0_0, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000023c2d841940_0, 0, 2;
T_18.3 ;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000023c2d843db0;
T_19 ;
    %wait E_0000023c2d7af2e0;
    %load/vec4 v0000023c2d840c20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0000023c2d840a40_0;
    %load/vec4 v0000023c2d840680_0;
    %parti/s 6, 0, 2;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023c2d83ffa0, 0, 4;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000023c2d843db0;
T_20 ;
    %wait E_0000023c2d7afce0;
    %load/vec4 v0000023c2d841c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0000023c2d840540_0;
    %parti/s 6, 0, 2;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000023c2d83ffa0, 4;
    %assign/vec4 v0000023c2d840220_0, 0;
    %load/vec4 v0000023c2d83fd20_0;
    %parti/s 6, 0, 2;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000023c2d83ffa0, 4;
    %assign/vec4 v0000023c2d840180_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023c2d840220_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023c2d840180_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
# The file index is used to find the file name in the following table.
:file_names 27;
    "N/A";
    "<interactive>";
    "AGM-V.v";
    "./ALU.v";
    "./arithmetic/adder.v";
    "./logic/and_gate.v";
    "./arithmetic/decrement.v";
    "./arithmetic/subtractor.v";
    "./arithmetic/div_module.v";
    "./arithmetic/divisor.v";
    "./arithmetic/increment.v";
    "./arithmetic/shift_left8b.v";
    "./arithmetic/multiplier.v";
    "./logic/nand_gate.v";
    "./logic/nor_gate.v";
    "./logic/not_gate.v";
    "./logic/or_gate.v";
    "./logic/numberroll.v";
    "./arithmetic/shift_right8b.v";
    "./logic/xnor_gate.v";
    "./logic/xor_gate.v";
    "./instructionRegister.v";
    "./MAR.v";
    "./pcCounter.v";
    "./registerFile.v";
    "./RAM.v";
    "./ControlUnit.v";
