<dec f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='115' type='const llvm::TargetRegisterClass * llvm::TargetInstrInfo::getRegClass(const llvm::MCInstrDesc &amp; MCID, unsigned int OpNum, const llvm::TargetRegisterInfo * TRI, const llvm::MachineFunction &amp; MF) const'/>
<use f='llvm/llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp' l='404' u='c' c='_ZN4llvm24AggressiveAntiDepBreaker18PrescanInstructionERNS_12MachineInstrEjRSt3setIjSt4lessIjESaIjEE'/>
<use f='llvm/llvm/lib/CodeGen/AggressiveAntiDepBreaker.cpp' l='488' u='c' c='_ZN4llvm24AggressiveAntiDepBreaker15ScanInstructionERNS_12MachineInstrEj'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='112'>/// Given a machine instruction descriptor, returns the register
  /// class constraint for OpNum, or NULL.</doc>
<use f='llvm/llvm/lib/CodeGen/BreakFalseDeps.cpp' l='135' u='c' c='_ZN4llvm14BreakFalseDeps24pickBestRegisterForUndefEPNS_12MachineInstrEjj'/>
<use f='llvm/llvm/lib/CodeGen/CriticalAntiDepBreaker.cpp' l='192' u='c' c='_ZN4llvm22CriticalAntiDepBreaker18PrescanInstructionERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/CriticalAntiDepBreaker.cpp' l='319' u='c' c='_ZN4llvm22CriticalAntiDepBreaker15ScanInstructionERNS_12MachineInstrEj'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/Utils.cpp' l='101' u='c' c='_ZN4llvm24constrainOperandRegClassERKNS_15MachineFunctionERKNS_18TargetRegisterInfoERNS_19MachineRegisterInfoERKNS_15TargetInstrInfoERKNS_16RegisterBa11201998'/>
<use f='llvm/llvm/lib/CodeGen/MachineInstr.cpp' l='882' u='c' c='_ZNK4llvm12MachineInstr21getRegClassConstraintEjPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineLICM.cpp' l='1339' u='c' c='_ZN12_GLOBAL__N_115MachineLICMBase20ExtractHoistableLoadEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='1802' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier19visitMachineOperandEPKN4llvm14MachineOperandEj'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='1881' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier19visitMachineOperandEPKN4llvm14MachineOperandEj'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='1886' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier19visitMachineOperandEPKN4llvm14MachineOperandEj'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='1911' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier19visitMachineOperandEPKN4llvm14MachineOperandEj'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1310' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer23reMaterializeTrivialDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrERb'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/FastISel.cpp' l='1966' u='c' c='_ZN4llvm8FastISel24constrainOperandRegClassERKNS_11MCInstrDescENS_8RegisterEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp' l='139' u='c' c='_ZN4llvm12InstrEmitter15EmitCopyFromRegEPNS_6SDNodeEjbbNS_8RegisterERNS_8DenseMapINS_7SDValueES3_NS_12DenseMapInfoIS5_EENS_6detail12DenseMapPairIS5_S3_EEEE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp' l='212' u='c' c='_ZN4llvm12InstrEmitter22CreateVirtualRegistersEPNS_6SDNodeERNS_19MachineInstrBuilderERKNS_11MCInstrDescEbbRNS_8DenseMapINS_7SDValueENS_8RegisterENS_1216767021'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp' l='322' u='c' c='_ZN4llvm12InstrEmitter18AddRegisterOperandERNS_19MachineInstrBuilderENS_7SDValueEjPKNS_11MCInstrDescERNS_8DenseMapIS3_NS_8RegisterENS_12DenseMapInfoIS11543096'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp' l='387' u='c' c='_ZN4llvm12InstrEmitter10AddOperandERNS_19MachineInstrBuilderENS_7SDValueEjPKNS_11MCInstrDescERNS_8DenseMapIS3_NS_8RegisterENS_12DenseMapInfoIS3_EENS_62603430'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGRRList.cpp' l='342' u='c' c='_ZL13GetCostForDefRKN4llvm18ScheduleDAGSDNodes10RegDefIterEPKNS_14TargetLoweringEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoERjSD_RKNS_15MachineFunctionE'/>
<def f='llvm/llvm/lib/CodeGen/TargetInstrInfo.cpp' l='46' ll='63' type='const llvm::TargetRegisterClass * llvm::TargetInstrInfo::getRegClass(const llvm::MCInstrDesc &amp; MCID, unsigned int OpNum, const llvm::TargetRegisterInfo * TRI, const llvm::MachineFunction &amp; MF) const'/>
<use f='llvm/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp' l='1218' u='c' c='_ZN12_GLOBAL__N_125TwoAddressInstructionPass23tryInstructionTransformERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEES5_jjjb'/>
<use f='llvm/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp' l='1341' u='c' c='_ZN12_GLOBAL__N_125TwoAddressInstructionPass19collectTiedOperandsEPN4llvm12MachineInstrERNS1_13SmallDenseMapIjNS1_11SmallVectorISt4pairIjjELj4EEELj4EN2500378'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ConditionalCompares.cpp' l='635' u='c' c='_ZN12_GLOBAL__N_111SSACCmpConv7convertERN4llvm15SmallVectorImplIPNS1_17MachineBasicBlockEEE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ConditionalCompares.cpp' l='644' u='c' c='_ZN12_GLOBAL__N_111SSACCmpConv7convertERN4llvm15SmallVectorImplIPNS1_17MachineBasicBlockEEE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ConditionalCompares.cpp' l='691' u='c' c='_ZN12_GLOBAL__N_111SSACCmpConv7convertERN4llvm15SmallVectorImplIPNS1_17MachineBasicBlockEEE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ConditionalCompares.cpp' l='694' u='c' c='_ZN12_GLOBAL__N_111SSACCmpConv7convertERN4llvm15SmallVectorImplIPNS1_17MachineBasicBlockEEE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64DeadRegisterDefinitionsPass.cpp' l='160' u='c' c='_ZN12_GLOBAL__N_130AArch64DeadRegisterDefinitions24processMachineBasicBlockERN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64RegisterInfo.cpp' l='548' u='c' c='_ZNK4llvm19AArch64RegisterInfo28materializeFrameBaseRegisterEPNS_17MachineBasicBlockEil'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.h' l='1059' c='_ZNK4llvm11SIInstrInfo11getRegClassERKNS_11MCInstrDescEjPKNS_18TargetRegisterInfoERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp' l='661' u='c' c='_ZNK4llvm19ARMBaseRegisterInfo28materializeFrameBaseRegisterEPNS_17MachineBasicBlockEil'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseRegisterInfo.cpp' l='833' u='c' c='_ZNK4llvm19ARMBaseRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFrameLowering.cpp' l='1548' u='c' c='_ZL24estimateRSStackSizeLimitRN4llvm15MachineFunctionEPKNS_19TargetFrameLoweringERb'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp' l='2412' u='c' c='_ZN12_GLOBAL__N_123ARMPreAllocLoadStoreOpt13RescheduleOpsEPN4llvm17MachineBasicBlockERNS1_15SmallVectorImplIPNS1_12MachineInstrEEEjbRNS1_8DenseMapIS6_8386297'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp' l='2763' u='c' c='_ZL22createPostIncLoadStorePN4llvm12MachineInstrEiNS_8RegisterEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp' l='2766' u='c' c='_ZL22createPostIncLoadStorePN4llvm12MachineInstrEiNS_8RegisterEPKNS_15TargetInstrInfoEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/ARM/MLxExpansionPass.cpp' l='288' u='c' c='_ZN12_GLOBAL__N_112MLxExpansion22ExpandFPMLxInstructionERN4llvm17MachineBasicBlockEPNS1_12MachineInstrEjjbb'/>
<use f='llvm/llvm/lib/Target/ARM/Thumb2InstrInfo.cpp' l='531' u='c' c='_ZN4llvm19rewriteT2FrameIndexERNS_12MachineInstrEjNS_8RegisterERiRKNS_16ARMBaseInstrInfoEPKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonBitSimplify.cpp' l='1886' u='c' c='_ZN12_GLOBAL__N_117BitSimplification11validateRegEN4llvm10BitTracker11RegisterRefEjj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='2291' u='c' c='_ZNK4llvm20HexagonFrameLowering18optimizeSpillSlotsERNS_15MachineFunctionERNS_15SmallVectorImplIjEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonFrameLowering.cpp' l='2459' u='c' c='_ZNK4llvm20HexagonFrameLowering18optimizeSpillSlotsERNS_15MachineFunctionERNS_15SmallVectorImplIjEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonStoreWidening.cpp' l='443' u='c' c='_ZN12_GLOBAL__N_120HexagonStoreWidening16createWideStoresERSt6vectorIPN4llvm12MachineInstrESaIS4_EES7_j'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp' l='666' u='c' c='_ZN4llvm21HexagonPacketizerList25canPromoteToNewValueStoreERKNS_12MachineInstrES3_j'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonVLIWPacketizer.cpp' l='879' u='c' c='_ZN4llvm21HexagonPacketizerList18canPromoteToDotNewERKNS_12MachineInstrEPKNS_5SUnitEjRNS_26MachineInstrBundleIteratorIS1_Lb0EEEPKNS_19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSEInstrInfo.cpp' l='715' u='c' c='_ZNK4llvm15MipsSEInstrInfo15compareOpndSizeEjRKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSEInstrInfo.cpp' l='716' u='c' c='_ZNK4llvm15MipsSEInstrInfo15compareOpndSizeEjRKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCRegisterInfo.cpp' l='1395' u='c' c='_ZNK4llvm15PPCRegisterInfo28materializeFrameBaseRegisterEPNS_17MachineBasicBlockEil'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCRegisterInfo.cpp' l='1424' u='c' c='_ZNK4llvm15PPCRegisterInfo17resolveFrameIndexERNS_12MachineInstrENS_8RegisterEl'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZHazardRecognizer.cpp' l='123' u='c' c='_ZNK4llvm23SystemZHazardRecognizer10has4RegOpsEPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/X86/X86AvoidStoreForwardingBlocks.cpp' l='397' u='c' c='_ZN12_GLOBAL__N_115X86AvoidSFBPass9buildCopyEPN4llvm12MachineInstrEjlS3_jljll'/>
<use f='llvm/llvm/lib/Target/X86/X86AvoidStoreForwardingBlocks.cpp' l='564' u='c' c='_ZN12_GLOBAL__N_115X86AvoidSFBPass17getRegSizeInBytesEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/X86/X86DomainReassignment.cpp' l='186' u='c' c='_ZNK12_GLOBAL__N_120InstrReplacerDstCOPY12convertInstrEPN4llvm12MachineInstrEPKNS1_15TargetInstrInfoEPNS1_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='5318' u='c' c='_ZL27updateOperandRegConstraintsRN4llvm15MachineFunctionERNS_12MachineInstrERKNS_15TargetInstrInfoE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='5418' u='c' c='_ZNK4llvm12X86InstrInfo23foldMemoryOperandCustomERNS_15MachineFunctionERNS_12MachineInstrEjNS_8ArrayRefINS_14MachineOperandEEENS_26MachineInstrBundleI7881026'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='5442' u='c' c='_ZNK4llvm12X86InstrInfo23foldMemoryOperandCustomERNS_15MachineFunctionERNS_12MachineInstrEjNS_8ArrayRefINS_14MachineOperandEEENS_26MachineInstrBundleI7881026'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='5461' u='c' c='_ZNK4llvm12X86InstrInfo23foldMemoryOperandCustomERNS_15MachineFunctionERNS_12MachineInstrEjNS_8ArrayRefINS_14MachineOperandEEENS_26MachineInstrBundleI7881026'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='5576' u='c' c='_ZNK4llvm12X86InstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrEjNS_8ArrayRefINS_14MachineOperandEEENS_26MachineInstrBundleIte4038674'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='6264' u='c' c='_ZNK4llvm12X86InstrInfo19unfoldMemoryOperandERNS_15MachineFunctionERNS_12MachineInstrEjbbRNS_15SmallVectorImplIPS3_EE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='6372' u='c' c='_ZNK4llvm12X86InstrInfo19unfoldMemoryOperandERNS_15MachineFunctionERNS_12MachineInstrEjbbRNS_15SmallVectorImplIPS3_EE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='6406' u='c' c='_ZNK4llvm12X86InstrInfo19unfoldMemoryOperandERNS_12SelectionDAGEPNS_6SDNodeERNS_15SmallVectorImplIS4_EE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='6457' u='c' c='_ZNK4llvm12X86InstrInfo19unfoldMemoryOperandERNS_12SelectionDAGEPNS_6SDNodeERNS_15SmallVectorImplIS4_EE'/>
<use f='llvm/llvm/lib/Target/X86/X86OptimizeLEAs.cpp' l='365' u='c' c='_ZN12_GLOBAL__N_118X86OptimizeLEAPass13chooseBestLEAERKN4llvm15SmallVectorImplIPNS1_12MachineInstrEEERKS3_RS4_RlRi'/>
<use f='llvm/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp' l='847' u='c' c='_ZL26getRegClassForUnfoldedLoadRN4llvm15MachineFunctionERKNS_12X86InstrInfoEj'/>
