//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-35059454
// Cuda compilation tools, release 12.6, V12.6.85
// Based on NVVM 7.0.1
//

.version 8.5
.target sm_52
.address_size 64

	// .globl	MergerHelper1
.extern .shared .align 16 .b8 seedBlockAttributes[];

.visible .entry MergerHelper1(
	.param .u64 MergerHelper1_param_0,
	.param .u64 MergerHelper1_param_1,
	.param .u64 MergerHelper1_param_2,
	.param .u64 MergerHelper1_param_3,
	.param .u64 MergerHelper1_param_4,
	.param .u64 MergerHelper1_param_5,
	.param .u32 MergerHelper1_param_6,
	.param .u64 MergerHelper1_param_7,
	.param .u32 MergerHelper1_param_8,
	.param .u32 MergerHelper1_param_9,
	.param .u64 MergerHelper1_param_10
)
{
	.reg .pred 	%p<76>;
	.reg .f32 	%f<66>;
	.reg .b32 	%r<190>;
	.reg .b64 	%rd<115>;


	ld.param.u64 	%rd33, [MergerHelper1_param_0];
	ld.param.u64 	%rd34, [MergerHelper1_param_1];
	ld.param.u64 	%rd35, [MergerHelper1_param_2];
	ld.param.u64 	%rd36, [MergerHelper1_param_3];
	ld.param.u64 	%rd37, [MergerHelper1_param_4];
	ld.param.u64 	%rd38, [MergerHelper1_param_5];
	ld.param.u32 	%r62, [MergerHelper1_param_6];
	ld.param.u64 	%rd32, [MergerHelper1_param_7];
	ld.param.u32 	%r63, [MergerHelper1_param_8];
	ld.param.u32 	%r64, [MergerHelper1_param_9];
	ld.param.u64 	%rd39, [MergerHelper1_param_10];
	cvta.to.global.u64 	%rd1, %rd34;
	cvta.to.global.u64 	%rd2, %rd33;
	cvta.to.global.u64 	%rd3, %rd38;
	cvta.to.global.u64 	%rd4, %rd35;
	cvta.to.global.u64 	%rd5, %rd36;
	cvta.to.global.u64 	%rd6, %rd37;
	cvta.to.global.u64 	%rd7, %rd39;
	bar.sync 	0;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r65, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	mad.lo.s32 	%r3, %r65, %r1, %r2;
	bar.sync 	0;
	mul.lo.s32 	%r66, %r3, %r62;
	cvt.s64.s32 	%rd8, %r66;
	bar.sync 	0;
	bar.sync 	0;
	setp.lt.s32 	%p1, %r64, 1;
	@%p1 bra 	$L__BB0_56;

	mul.wide.s32 	%rd40, %r3, 4;
	add.s64 	%rd9, %rd6, %rd40;
	add.s64 	%rd10, %rd3, %rd40;
	add.s32 	%r4, %r62, -1;
	and.b32  	%r5, %r62, 3;
	sub.s32 	%r6, %r62, %r5;
	shl.b64 	%rd41, %rd8, 2;
	add.s64 	%rd11, %rd4, %rd41;
	cvta.to.global.u64 	%rd13, %rd32;
	mov.u32 	%r165, 0;
	mov.u32 	%r189, %r3;

$L__BB0_2:
	bar.sync 	0;
	mul.wide.s32 	%rd42, %r165, 4;
	add.s64 	%rd43, %rd7, %rd42;
	ld.global.u32 	%r68, [%rd43];
	cvt.s64.s32 	%rd14, %r68;
	setp.eq.s32 	%p2, %r3, %r68;
	selp.b32 	%r9, %r165, %r189, %p2;
	bar.sync 	0;
	setp.ge.s32 	%p3, %r2, %r62;
	@%p3 bra 	$L__BB0_5;

	cvt.u32.u64 	%r69, %rd14;
	mul.lo.s32 	%r10, %r69, %r62;
	mov.u32 	%r167, %r2;

$L__BB0_4:
	mov.u32 	%r164, %ntid.x;
	add.s32 	%r70, %r167, %r10;
	mul.wide.s32 	%rd44, %r70, 4;
	add.s64 	%rd45, %rd2, %rd44;
	ld.global.f32 	%f2, [%rd45];
	shl.b32 	%r71, %r167, 2;
	mov.u32 	%r72, seedBlockAttributes;
	add.s32 	%r73, %r72, %r71;
	st.shared.f32 	[%r73], %f2;
	add.s64 	%rd46, %rd1, %rd44;
	ld.global.f32 	%f3, [%rd46];
	shl.b32 	%r74, %r62, 2;
	add.s32 	%r75, %r73, %r74;
	st.shared.f32 	[%r75], %f3;
	add.s32 	%r167, %r167, %r164;
	setp.lt.s32 	%p4, %r167, %r62;
	@%p4 bra 	$L__BB0_4;

$L__BB0_5:
	cvt.u32.u64 	%r76, %rd14;
	bar.sync 	0;
	setp.eq.s32 	%p5, %r3, %r76;
	setp.ge.s32 	%p6, %r3, %r64;
	or.pred  	%p7, %p6, %p5;
	@%p7 bra 	$L__BB0_32;

	ld.global.u32 	%r77, [%rd9];
	setp.eq.s32 	%p8, %r77, -1;
	@%p8 bra 	$L__BB0_32;

	setp.lt.s32 	%p9, %r62, 1;
	@%p9 bra 	$L__BB0_15;

	setp.lt.u32 	%p10, %r4, 3;
	mov.u32 	%r170, 0;
	@%p10 bra 	$L__BB0_11;

	mov.u32 	%r170, 0;
	mov.u32 	%r169, %r6;

$L__BB0_10:
	add.s32 	%r80, %r170, %r62;
	shl.b32 	%r81, %r80, 2;
	mov.u32 	%r82, seedBlockAttributes;
	add.s32 	%r83, %r82, %r81;
	cvt.u32.u64 	%r84, %rd8;
	add.s32 	%r85, %r170, %r84;
	mul.wide.s32 	%rd47, %r85, 4;
	add.s64 	%rd48, %rd1, %rd47;
	ld.global.f32 	%f4, [%rd48];
	ld.shared.f32 	%f5, [%r83];
	setp.gt.f32 	%p11, %f5, %f4;
	selp.f32 	%f6, %f5, %f4, %p11;
	cvt.s64.s32 	%rd49, %r170;
	add.s64 	%rd50, %rd49, %rd8;
	shl.b64 	%rd51, %rd50, 2;
	add.s64 	%rd52, %rd5, %rd51;
	st.global.f32 	[%rd52], %f6;
	shl.b32 	%r86, %r170, 2;
	add.s32 	%r87, %r82, %r86;
	ld.shared.v4.f32 	{%f7, %f8, %f9, %f10}, [%r87];
	add.s64 	%rd53, %rd2, %rd47;
	ld.global.f32 	%f15, [%rd53];
	setp.gt.f32 	%p12, %f7, %f15;
	selp.f32 	%f16, %f15, %f7, %p12;
	add.s64 	%rd54, %rd4, %rd51;
	st.global.f32 	[%rd54], %f16;
	ld.global.f32 	%f17, [%rd48+4];
	ld.shared.f32 	%f18, [%r83+4];
	setp.gt.f32 	%p13, %f18, %f17;
	selp.f32 	%f19, %f18, %f17, %p13;
	st.global.f32 	[%rd52+4], %f19;
	ld.global.f32 	%f20, [%rd53+4];
	setp.gt.f32 	%p14, %f8, %f20;
	selp.f32 	%f21, %f20, %f8, %p14;
	st.global.f32 	[%rd54+4], %f21;
	ld.global.f32 	%f22, [%rd48+8];
	ld.shared.f32 	%f23, [%r83+8];
	setp.gt.f32 	%p15, %f23, %f22;
	selp.f32 	%f24, %f23, %f22, %p15;
	st.global.f32 	[%rd52+8], %f24;
	ld.global.f32 	%f25, [%rd53+8];
	setp.gt.f32 	%p16, %f9, %f25;
	selp.f32 	%f26, %f25, %f9, %p16;
	st.global.f32 	[%rd54+8], %f26;
	ld.global.f32 	%f27, [%rd48+12];
	ld.shared.f32 	%f28, [%r83+12];
	setp.gt.f32 	%p17, %f28, %f27;
	selp.f32 	%f29, %f28, %f27, %p17;
	st.global.f32 	[%rd52+12], %f29;
	ld.global.f32 	%f30, [%rd53+12];
	setp.gt.f32 	%p18, %f10, %f30;
	selp.f32 	%f31, %f30, %f10, %p18;
	st.global.f32 	[%rd54+12], %f31;
	add.s32 	%r170, %r170, 4;
	add.s32 	%r169, %r169, -4;
	setp.ne.s32 	%p19, %r169, 0;
	@%p19 bra 	$L__BB0_10;

$L__BB0_11:
	setp.eq.s32 	%p20, %r5, 0;
	@%p20 bra 	$L__BB0_15;

	cvt.u32.u64 	%r88, %rd8;
	add.s32 	%r89, %r170, %r62;
	shl.b32 	%r90, %r89, 2;
	mov.u32 	%r91, seedBlockAttributes;
	add.s32 	%r18, %r91, %r90;
	add.s32 	%r92, %r170, %r88;
	mul.wide.s32 	%rd55, %r92, 4;
	add.s64 	%rd15, %rd1, %rd55;
	ld.global.f32 	%f32, [%rd15];
	ld.shared.f32 	%f33, [%r18];
	setp.gt.f32 	%p21, %f33, %f32;
	selp.f32 	%f34, %f33, %f32, %p21;
	cvt.s64.s32 	%rd56, %r170;
	add.s64 	%rd57, %rd56, %rd8;
	shl.b64 	%rd58, %rd57, 2;
	add.s64 	%rd16, %rd5, %rd58;
	st.global.f32 	[%rd16], %f34;
	add.s64 	%rd17, %rd2, %rd55;
	ld.global.f32 	%f35, [%rd17];
	shl.b32 	%r93, %r170, 2;
	add.s32 	%r19, %r91, %r93;
	ld.shared.f32 	%f36, [%r19];
	setp.gt.f32 	%p22, %f36, %f35;
	selp.f32 	%f37, %f35, %f36, %p22;
	add.s64 	%rd18, %rd4, %rd58;
	st.global.f32 	[%rd18], %f37;
	setp.eq.s32 	%p23, %r5, 1;
	@%p23 bra 	$L__BB0_15;

	setp.eq.s32 	%p24, %r5, 2;
	ld.global.f32 	%f38, [%rd15+4];
	ld.shared.f32 	%f39, [%r18+4];
	setp.gt.f32 	%p25, %f39, %f38;
	selp.f32 	%f40, %f39, %f38, %p25;
	st.global.f32 	[%rd16+4], %f40;
	ld.global.f32 	%f41, [%rd17+4];
	ld.shared.f32 	%f42, [%r19+4];
	setp.gt.f32 	%p26, %f42, %f41;
	selp.f32 	%f43, %f41, %f42, %p26;
	st.global.f32 	[%rd18+4], %f43;
	@%p24 bra 	$L__BB0_15;

	ld.global.f32 	%f44, [%rd15+8];
	ld.shared.f32 	%f45, [%r18+8];
	setp.gt.f32 	%p27, %f45, %f44;
	selp.f32 	%f46, %f45, %f44, %p27;
	st.global.f32 	[%rd16+8], %f46;
	ld.global.f32 	%f47, [%rd17+8];
	ld.shared.f32 	%f48, [%r19+8];
	setp.gt.f32 	%p28, %f48, %f47;
	selp.f32 	%f49, %f47, %f48, %p28;
	st.global.f32 	[%rd18+8], %f49;

$L__BB0_15:
	setp.lt.s32 	%p29, %r63, 1;
	@%p29 bra 	$L__BB0_23;

	@%p9 bra 	$L__BB0_32;

	mov.u32 	%r94, 0;
	mov.u32 	%r171, %r94;

$L__BB0_18:
	shl.b64 	%rd111, %rd8, 2;
	add.s64 	%rd113, %rd5, %rd111;
	mul.lo.s32 	%r96, %r62, %r171;
	mul.wide.s32 	%rd59, %r96, 4;
	add.s64 	%rd112, %rd13, %rd59;
	mov.u64 	%rd114, %rd11;
	mov.u32 	%r172, %r94;

$L__BB0_19:
	ld.global.f32 	%f50, [%rd113];
	ld.global.f32 	%f1, [%rd112];
	setp.gt.f32 	%p31, %f1, %f50;
	@%p31 bra 	$L__BB0_22;

	ld.global.f32 	%f51, [%rd114];
	setp.lt.f32 	%p32, %f1, %f51;
	add.s32 	%r172, %r172, 1;
	@%p32 bra 	$L__BB0_22;

	add.s64 	%rd114, %rd114, 4;
	add.s64 	%rd113, %rd113, 4;
	add.s64 	%rd112, %rd112, 4;
	setp.lt.s32 	%p33, %r172, %r62;
	@%p33 bra 	$L__BB0_19;
	bra.uni 	$L__BB0_32;

$L__BB0_22:
	add.s32 	%r171, %r171, 1;
	setp.lt.s32 	%p34, %r171, %r63;
	@%p34 bra 	$L__BB0_18;

$L__BB0_23:
	@%p9 bra 	$L__BB0_31;

	setp.lt.u32 	%p36, %r4, 3;
	mov.u32 	%r175, 0;
	@%p36 bra 	$L__BB0_27;

	mov.u32 	%r175, 0;
	mov.u32 	%r174, %r6;

$L__BB0_26:
	cvt.s64.s32 	%rd60, %r175;
	add.s64 	%rd61, %rd60, %rd8;
	shl.b64 	%rd62, %rd61, 2;
	add.s64 	%rd63, %rd4, %rd62;
	ld.global.f32 	%f52, [%rd63];
	cvt.u32.u64 	%r99, %rd8;
	add.s32 	%r100, %r175, %r99;
	mul.wide.s32 	%rd64, %r100, 4;
	add.s64 	%rd65, %rd2, %rd64;
	st.global.f32 	[%rd65], %f52;
	add.s64 	%rd66, %rd5, %rd62;
	ld.global.f32 	%f53, [%rd66];
	add.s64 	%rd67, %rd1, %rd64;
	st.global.f32 	[%rd67], %f53;
	ld.global.f32 	%f54, [%rd63+4];
	st.global.f32 	[%rd65+4], %f54;
	ld.global.f32 	%f55, [%rd66+4];
	st.global.f32 	[%rd67+4], %f55;
	ld.global.f32 	%f56, [%rd63+8];
	st.global.f32 	[%rd65+8], %f56;
	ld.global.f32 	%f57, [%rd66+8];
	st.global.f32 	[%rd67+8], %f57;
	ld.global.f32 	%f58, [%rd63+12];
	st.global.f32 	[%rd65+12], %f58;
	ld.global.f32 	%f59, [%rd66+12];
	st.global.f32 	[%rd67+12], %f59;
	add.s32 	%r175, %r175, 4;
	add.s32 	%r174, %r174, -4;
	setp.ne.s32 	%p37, %r174, 0;
	@%p37 bra 	$L__BB0_26;

$L__BB0_27:
	setp.eq.s32 	%p38, %r5, 0;
	@%p38 bra 	$L__BB0_31;

	cvt.u32.u64 	%r101, %rd8;
	cvt.s64.s32 	%rd68, %r175;
	add.s64 	%rd69, %rd68, %rd8;
	shl.b64 	%rd70, %rd69, 2;
	add.s64 	%rd26, %rd4, %rd70;
	ld.global.f32 	%f60, [%rd26];
	add.s32 	%r102, %r175, %r101;
	mul.wide.s32 	%rd71, %r102, 4;
	add.s64 	%rd27, %rd2, %rd71;
	st.global.f32 	[%rd27], %f60;
	add.s64 	%rd28, %rd5, %rd70;
	ld.global.f32 	%f61, [%rd28];
	add.s64 	%rd29, %rd1, %rd71;
	st.global.f32 	[%rd29], %f61;
	setp.eq.s32 	%p39, %r5, 1;
	@%p39 bra 	$L__BB0_31;

	setp.eq.s32 	%p40, %r5, 2;
	ld.global.f32 	%f62, [%rd26+4];
	st.global.f32 	[%rd27+4], %f62;
	ld.global.f32 	%f63, [%rd28+4];
	st.global.f32 	[%rd29+4], %f63;
	@%p40 bra 	$L__BB0_31;

	ld.global.f32 	%f64, [%rd26+8];
	st.global.f32 	[%rd27+8], %f64;
	ld.global.f32 	%f65, [%rd28+8];
	st.global.f32 	[%rd29+8], %f65;

$L__BB0_31:
	shl.b64 	%rd72, %rd14, 2;
	add.s64 	%rd73, %rd6, %rd72;
	atom.global.min.s32 	%r103, [%rd73], -1;
	mov.u32 	%r104, 1;
	st.global.u32 	[%rd10], %r104;

$L__BB0_32:
	bar.sync 	0;
	bar.sync 	0;
	setp.le.s32 	%p42, %r9, %r165;
	or.pred  	%p43, %p6, %p42;
	mov.u32 	%r189, %r9;
	@%p43 bra 	$L__BB0_51;

	ld.global.u32 	%r105, [%rd10];
	setp.eq.s32 	%p44, %r105, 1;
	add.s32 	%r186, %r9, -1;
	@%p44 bra 	$L__BB0_42;
	bra.uni 	$L__BB0_34;

$L__BB0_42:
	setp.lt.s32 	%p58, %r9, 1;
	mov.u32 	%r188, 0;
	@%p58 bra 	$L__BB0_50;

	and.b32  	%r44, %r9, 3;
	setp.lt.u32 	%p59, %r186, 3;
	mov.u32 	%r188, 0;
	@%p59 bra 	$L__BB0_46;

	sub.s32 	%r184, %r9, %r44;
	mov.u32 	%r188, 0;

$L__BB0_45:
	mul.wide.s32 	%rd91, %r186, 4;
	add.s64 	%rd92, %rd7, %rd91;
	ld.global.u32 	%r138, [%rd92];
	mul.wide.s32 	%rd93, %r138, 4;
	add.s64 	%rd94, %rd3, %rd93;
	ld.global.u32 	%r139, [%rd94];
	setp.eq.s32 	%p60, %r139, 1;
	selp.u32 	%r140, 1, 0, %p60;
	add.s32 	%r141, %r188, %r140;
	ld.global.u32 	%r142, [%rd92+-4];
	mul.wide.s32 	%rd95, %r142, 4;
	add.s64 	%rd96, %rd3, %rd95;
	ld.global.u32 	%r143, [%rd96];
	setp.eq.s32 	%p61, %r143, 1;
	selp.u32 	%r144, 1, 0, %p61;
	add.s32 	%r145, %r141, %r144;
	ld.global.u32 	%r146, [%rd92+-8];
	mul.wide.s32 	%rd97, %r146, 4;
	add.s64 	%rd98, %rd3, %rd97;
	ld.global.u32 	%r147, [%rd98];
	setp.eq.s32 	%p62, %r147, 1;
	selp.u32 	%r148, 1, 0, %p62;
	add.s32 	%r149, %r145, %r148;
	ld.global.u32 	%r150, [%rd92+-12];
	mul.wide.s32 	%rd99, %r150, 4;
	add.s64 	%rd100, %rd3, %rd99;
	ld.global.u32 	%r151, [%rd100];
	setp.eq.s32 	%p63, %r151, 1;
	selp.u32 	%r152, 1, 0, %p63;
	add.s32 	%r188, %r149, %r152;
	add.s32 	%r186, %r186, -4;
	add.s32 	%r184, %r184, -4;
	setp.ne.s32 	%p64, %r184, 0;
	@%p64 bra 	$L__BB0_45;

$L__BB0_46:
	setp.eq.s32 	%p65, %r44, 0;
	@%p65 bra 	$L__BB0_50;

	mul.wide.s32 	%rd101, %r186, 4;
	add.s64 	%rd31, %rd7, %rd101;
	ld.global.u32 	%r153, [%rd31];
	mul.wide.s32 	%rd102, %r153, 4;
	add.s64 	%rd103, %rd3, %rd102;
	ld.global.u32 	%r154, [%rd103];
	setp.eq.s32 	%p66, %r154, 1;
	selp.u32 	%r155, 1, 0, %p66;
	add.s32 	%r188, %r188, %r155;
	setp.eq.s32 	%p67, %r44, 1;
	@%p67 bra 	$L__BB0_50;

	ld.global.u32 	%r156, [%rd31+-4];
	mul.wide.s32 	%rd104, %r156, 4;
	add.s64 	%rd105, %rd3, %rd104;
	ld.global.u32 	%r157, [%rd105];
	setp.eq.s32 	%p68, %r157, 1;
	selp.u32 	%r158, 1, 0, %p68;
	add.s32 	%r188, %r188, %r158;
	setp.eq.s32 	%p69, %r44, 2;
	@%p69 bra 	$L__BB0_50;

	ld.global.u32 	%r159, [%rd31+-8];
	mul.wide.s32 	%rd106, %r159, 4;
	add.s64 	%rd107, %rd3, %rd106;
	ld.global.u32 	%r160, [%rd107];
	setp.eq.s32 	%p70, %r160, 1;
	selp.u32 	%r161, 1, 0, %p70;
	add.s32 	%r188, %r188, %r161;

$L__BB0_50:
	not.b32 	%r162, %r188;
	add.s32 	%r189, %r162, %r64;
	bra.uni 	$L__BB0_51;

$L__BB0_34:
	setp.lt.s32 	%p45, %r9, 1;
	mov.u32 	%r189, 0;
	@%p45 bra 	$L__BB0_51;

	and.b32  	%r30, %r9, 3;
	setp.lt.u32 	%p46, %r186, 3;
	mov.u32 	%r189, 0;
	@%p46 bra 	$L__BB0_38;

	sub.s32 	%r178, %r9, %r30;
	mov.u32 	%r189, 0;

$L__BB0_37:
	mul.wide.s32 	%rd74, %r186, 4;
	add.s64 	%rd75, %rd7, %rd74;
	ld.global.u32 	%r110, [%rd75];
	mul.wide.s32 	%rd76, %r110, 4;
	add.s64 	%rd77, %rd3, %rd76;
	ld.global.u32 	%r111, [%rd77];
	setp.eq.s32 	%p47, %r111, 0;
	selp.u32 	%r112, 1, 0, %p47;
	add.s32 	%r113, %r189, %r112;
	ld.global.u32 	%r114, [%rd75+-4];
	mul.wide.s32 	%rd78, %r114, 4;
	add.s64 	%rd79, %rd3, %rd78;
	ld.global.u32 	%r115, [%rd79];
	setp.eq.s32 	%p48, %r115, 0;
	selp.u32 	%r116, 1, 0, %p48;
	add.s32 	%r117, %r113, %r116;
	ld.global.u32 	%r118, [%rd75+-8];
	mul.wide.s32 	%rd80, %r118, 4;
	add.s64 	%rd81, %rd3, %rd80;
	ld.global.u32 	%r119, [%rd81];
	setp.eq.s32 	%p49, %r119, 0;
	selp.u32 	%r120, 1, 0, %p49;
	add.s32 	%r121, %r117, %r120;
	ld.global.u32 	%r122, [%rd75+-12];
	mul.wide.s32 	%rd82, %r122, 4;
	add.s64 	%rd83, %rd3, %rd82;
	ld.global.u32 	%r123, [%rd83];
	setp.eq.s32 	%p50, %r123, 0;
	selp.u32 	%r124, 1, 0, %p50;
	add.s32 	%r189, %r121, %r124;
	add.s32 	%r186, %r186, -4;
	add.s32 	%r178, %r178, -4;
	setp.ne.s32 	%p51, %r178, 0;
	@%p51 bra 	$L__BB0_37;

$L__BB0_38:
	setp.eq.s32 	%p52, %r30, 0;
	@%p52 bra 	$L__BB0_51;

	mul.wide.s32 	%rd84, %r186, 4;
	add.s64 	%rd30, %rd7, %rd84;
	ld.global.u32 	%r125, [%rd30];
	mul.wide.s32 	%rd85, %r125, 4;
	add.s64 	%rd86, %rd3, %rd85;
	ld.global.u32 	%r126, [%rd86];
	setp.eq.s32 	%p53, %r126, 0;
	selp.u32 	%r127, 1, 0, %p53;
	add.s32 	%r189, %r189, %r127;
	setp.eq.s32 	%p54, %r30, 1;
	@%p54 bra 	$L__BB0_51;

	ld.global.u32 	%r128, [%rd30+-4];
	mul.wide.s32 	%rd87, %r128, 4;
	add.s64 	%rd88, %rd3, %rd87;
	ld.global.u32 	%r129, [%rd88];
	setp.eq.s32 	%p55, %r129, 0;
	selp.u32 	%r130, 1, 0, %p55;
	add.s32 	%r189, %r189, %r130;
	setp.eq.s32 	%p56, %r30, 2;
	@%p56 bra 	$L__BB0_51;

	ld.global.u32 	%r131, [%rd30+-8];
	mul.wide.s32 	%rd89, %r131, 4;
	add.s64 	%rd90, %rd3, %rd89;
	ld.global.u32 	%r132, [%rd90];
	setp.eq.s32 	%p57, %r132, 0;
	selp.u32 	%r133, 1, 0, %p57;
	add.s32 	%r189, %r189, %r133;

$L__BB0_51:
	bar.sync 	0;
	setp.le.s32 	%p71, %r189, %r165;
	or.pred  	%p73, %p6, %p71;
	@%p73 bra 	$L__BB0_53;

	mul.wide.s32 	%rd108, %r189, 4;
	add.s64 	%rd109, %rd7, %rd108;
	st.global.u32 	[%rd109], %r3;

$L__BB0_53:
	@%p6 bra 	$L__BB0_55;

	mov.u32 	%r163, 0;
	st.global.u32 	[%rd10], %r163;

$L__BB0_55:
	bar.sync 	0;
	add.s32 	%r165, %r165, 1;
	setp.lt.s32 	%p75, %r165, %r64;
	@%p75 bra 	$L__BB0_2;

$L__BB0_56:
	ret;

}

