*$
* DRV8243HDGQQ1
*****************************************************************************
* (C) Copyright 2022 Texas Instruments Incorporated. All rights reserved.                                            
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
* This model is subject to change without notice. Texas Instruments
* Incorporated is not responsible for updating this model.
*
*****************************************************************************
*
** Released by: Texas Instruments Inc.
* Part: DRV8243HDGQQ1
* Date: 24MAY2022
* Model Type: Transient
* Simulator: PSPICE
* Simulator Version: 17.4-2019 S024
* EVM Order Number: NA
* EVM Users Guide: NA
* Datasheet: SLVSG23 - NOVEMBER 2021
* Topologies Supported: Driver
* Model Version: Final 1.00
*
*****************************************************************************
*
* Updates:
*
* Final 1.00
* Release to Web
*
*****************************************************************************
* Model Usage Notes:
*
* A. Features that have been modelled
*	1. Control Modes (PH/EN, PWM, Independent Half-Bridge)
*	2. Configurable Slew Rate
*	3. Integrated Current Sense
*	4. Configurable Current Regulation
*	5. Proportional Load Current Output on IPROPI pin
*	6. UVLO, Logic Level, Tri-level logic
*	7. Protection and diagnostic features with configurable 
*      fault reaction (latched or retry)
*	   a. Load diagnostics in the off-state
*      b. Voltage monitoring on supply VM
*      c. Over current protection
*      d. Over temperature protection
*      e. Fault indication on nFAULT pin	   
*	8. Current IVMQ and IVMS in Sleep and Standby state
*	9. Temperature dependency on RDSON of integrated Power FETs    	
*   10. Cycle skipping in ENPH/PWM mode
*
* B. Model Limitations and Features that haven't been modelled
*	1. Spread Spectrum clocking for low EMI   
*   2. EC parameters from Table 7.5.8 [AI_ERR, AI_ERR_M, OffsetIPROPI, BWIPROPI]
*
* C. Model Parameter(s)
*	1. Temp_Amb: Sets the ambient temperature from -40C to 125C 
*
*****************************************************************************
.SUBCKT DRV8243HDGQQ1_TRANS nSLEEP DRVOFF EN_IN1 PH_IN2 MODE ITRIP SR DIAG 
+ IPROPI nFAULT VM OUT1 OUT2 GND TJ_HSFET1 TJ_HSFET2 TJ_LSFET1 TJ_LSFET2 
+ TJ_AVG PARAMS: Temp_Amb=25
X_U18         N80918 VDD d_dj
X_U15         GND NSLEEP d_dj
R_R16         VM GND  10G  
E_E5         N563988 0 TABLE { V(VM, 0) } 
+ ( (4.5,1m)(13.5, 3m)(30,5m) )
X_U13         ITRIP VDD d_dj
E_E3         DIAG_LVL 0 TABLE { V(DIAG, 0) } 
+ ( (5m,1) (0.39,2)(1,3) (2.2,4)(4.79,5) (5,6) )
E_E1         SR_LVL 0 TABLE { V(SR, 0) } 
+ ( (5m,1) (0.39,2)(1,3) (2.2,4)(4.79,5) (5,6) )
I_I1         VDD MODE DC 48u  
E_E2         ITRIP_LVL 0 TABLE { V(ITRIP, 0) } 
+ ( (5m,1) (0.39,2)(1,3) (2.2,4)(4.79,5) (5,6) )
R_R1         GND EN_IN1  200k  
E_ABM5         VDD 0 VALUE { LIMIT(V(VM), 0, 5)    }
X_U7         MODE VDD d_dj
R_R12         0 MODE  1G  
I_I4         VDD DIAG DC 48u  
R_R14         0 ITRIP  1G  
I_I2         VDD SR DC 48u  
G_ABM2I1         VM GND VALUE { IF(V(SLEEP_OK) > 0.5,  V(N563754), 0)    }
E_ABM1         N570439 0 VALUE { ( V(TJ_HSFET1)  
+ +V(TJ_LSFET1) ) / 2.0   }
R_R13         0 SR  1G  
R_R3         GND NSLEEP  100k  
E_ABM2         N570446 0 VALUE { ( V(TJ_HSFET2)  
+ +V(TJ_LSFET2) ) / 2.0   }
R_R15         0 DIAG  1G  
R_R11         DRVOFF N80918  200k  
G_ABM2I2         VM GND VALUE { IF(V(STANDBY_OK) > 0.5,  V(N563988), 0)    }
E_ABM3         TJ_AVG 0 VALUE { ( V(N570439)  
+ +V(N570446) ) / 2.0   }
X_U17         GND EN_IN1 d_dj
X_U12         SR VDD d_dj
X_U1_U132         EN_IN1_L PH_IN2_H U1_N525896 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U336         U1_VM_INT U1_N578885 U1_N578897 U1_N579285 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U9         U1_PMOD_INT U1_N528914 U1_N528962 U1_N528872 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U18         U1_PMOD_INT U1_N529150 U1_N529184 U1_N529110 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U1_VJ2         U1_N578897 0 0.6
X_U1_U486         HALF_BRDG PH_IN2_H U1_N528070 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U23         U1_PMOD_HIZ U1_PMOD_L U1_PMOD_H NOR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U135         U1_PH_EN U1_N525896 U1_N525992 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U331         U1_N542905 U1_N542735 d_dj
X_U1_U140         ACTIVE_OK U1_N526538 PRE_HS1 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U123         U1_VM_INT U1_N543019 U1_N543051 NPOR COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U30         PH_IN2_H PH_IN2_L INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_U52         NSLEEP_L U1_TSLEEP BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=120u
X_U1_U183         EN_IN1_H PH_IN2_H U1_N748279 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U109         U1_N529110 U1_PMOD_LB U1_PMOD_HIZ AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U31         U1_PH_IN2_INT U1_N527870 U1_N528002 PH_IN2_H COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U170         U1_PWM U1_N527912 U1_N526806 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U332         NSLEEP_H DRVOFF_H U1_N748135 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U134         PH_IN2_H EN_IN1_L U1_N529876 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U1_E8         U1_DRVOFF_INT 0 DRVOFF GND 1
X_U1_U162         U1_N527438 U1_N527514 U1_N527542 U1_N527530 OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U1_V8         U1_N528962 0 100m
X_U1_U157         U1_N526800 U1_N526806 U1_N528070 U1_N527110 OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U56         U1_PMOD_L TREADY_OK U1_MODE_RESET 0 U1_PH_EN N526946 DFFR_RHP
+  PARAMS: VDD=1 VSS=0 VTH=0.5
X_U1_U17         U1_N528872 U1_N528924 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U1_V14         U1_N528002 0 100m
X_U1_U108         U1_N542757 VMUV_OK BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
V_U1_V10         U1_N529150 0 2
E_U1_E1         U1_VM_INT 0 VM GND 1
X_U1_U184         SLEEP_OK U1_NPOR_L U1_MODE_RESET OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U82         HALF_BRDG EN_IN1_L U1_N529702 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U129         TREADY_OK U1_DRVOFF_L ACTIVE_OK AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U1_E4         U1_EN_IN1_INT 0 EN_IN1 GND 1
X_U1_U137         U1_PWM U1_N529968 U1_N526008 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U105         DRVOFF_H U1_DRVOFF_L INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_U133         PH_IN2_H U1_N529876 U1_N529844 NOR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U147         EN_IN1_H PH_IN2_L U1_N530048 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_U1_R2         U1_N542905 U1_N542757  18.5k  
V_U1_V27         U1_N543051 0 300m
X_U1_U126         U1_N579285 U1_N739884 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=12u
X_U1_U148         HALF_BRDG EN_IN1_H U1_N530150 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U487         NSLEEP_H U1_N785440 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10n
X_U1_U24         U1_EN_IN1_INT U1_N528502 U1_N528572 EN_IN1_H COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U1_V12         U1_N528572 0 100m
X_U1_U165         ACTIVE_OK U1_N527530 PRE_LS2 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U34         NSLEEP_H NSLEEP_L INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U1_V16         U1_N777421 0 200m
X_U1_U102         U1_DRVOFF_INT U1_N527284 U1_N527370 DRVOFF_H
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U1_V26         U1_N543019 0 3.9
X_U1_U171         EN_IN1_H PH_IN2_H U1_N527858 NOR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U1_V9         U1_N529184 0 200m
X_U1_U172         U1_N527858 U1_N528060 U1_N527912 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U181         PH_IN2_H EN_IN1_H U1_N527720 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U146         U1_N529936 U1_N530048 U1_N529968 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U1_V1         U1_N542791 0 4.4
X_U1_U80         U1_N529844 U1_PH_EN U1_N529630 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U160         ACTIVE_OK U1_N527110 PRE_HS2 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U1_V25         U1_N527370 0 100m
X_U1_U35         U1_N777339 U1_N777375 U1_N777421 NSLEEP_H COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U1_U185         NPOR U1_NPOR_L INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_U333         U1_N748135 U1_N748195 STANDBY_OK OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U1_VJ1         U1_N578885 0 36
X_U1_U81         U1_N528832 U1_PWM U1_N529686 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U76         U1_N529630 U1_N529686 U1_N529702 U1_N529696 OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U1_U141         EN_IN1_H PH_IN2_H U1_N529936 NOR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U182         U1_PWM U1_N748279 U1_N748195 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U1_V2         U1_N542831 0 200m
X_U1_U57         U1_PMOD_H TREADY_OK U1_MODE_RESET 0 HALF_BRDG N585131 DFFR_RHP
+  PARAMS: VDD=1 VSS=0 VTH=0.5
X_U1_U156         EN_IN1_L PH_IN2_L U1_N526732 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U1_V11         U1_N528502 0 1.5
X_U1_U16         U1_N528872 U1_N528886 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10n
V_U1_V7         U1_N528914 0 300m
E_U1_E3         U1_PMOD_INT 0 MODE GND 1
C_U1_C2         U1_N542757 0  1n   
X_U1_U1         U1_VM_INT U1_N542791 U1_N542831 U1_N542735 COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U1_E6         U1_N777339 0 NSLEEP GND 1
X_U1_U161         U1_N527720 U1_PH_EN U1_N527438 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U145         PH_IN2_H EN_IN1_L U1_N528832 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U164         PH_IN2_L EN_IN1_H U1_N527212 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_U1_R1         U1_N542751 U1_N542757  450k  
X_U1_U376         U1_TSLEEP U1_N785440 SLEEP_OK N785368 SRLATCH_RHP PARAMS: 
+  VDD=1 VSS=0 VTHRESH=0.5
X_U1_U15         U1_N528886 U1_N528924 U1_PMOD_L AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U83         ACTIVE_OK U1_N529696 PRE_LS1 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U1_V24         U1_N527284 0 1.5
X_U1_U139         U1_N525992 U1_N526008 U1_N530150 U1_N526538 OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U1_V13         U1_N527870 0 1.5
X_U1_U27         EN_IN1_H EN_IN1_L INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_U173         EN_IN1_L PH_IN2_H U1_N528060 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U166         U1_N527212 U1_PWM U1_N527514 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
V_U1_V15         U1_N777375 0 1.55
X_U1_U21         U1_PMOD_L U1_PMOD_LB INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U1_U7         U1_N542735 U1_N542751 d_dj
X_U1_U484         U1_N739884 U1_N579285 VMOV_OK AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U1_U485         HALF_BRDG PH_IN2_L U1_N527542 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U1_E5         U1_PH_IN2_INT 0 PH_IN2 GND 1
X_U1_U58         U1_PMOD_HIZ TREADY_OK U1_MODE_RESET 0 U1_PWM N525860 DFFR_RHP
+  PARAMS: VDD=1 VSS=0 VTH=0.5
X_U1_U155         U1_PH_EN U1_N526732 U1_N526800 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U14         DIAG VDD d_dj
X_U3_U402         U3_FULL_CMB1 U3_FULL_CMB2 U3_N636926 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U26         U3_V1V U3_ITRIP U3_TOFF_DEL U3_V0V U3_N1048310 U3_N1048324
+  DFFR_RHP PARAMS: VDD=1 VSS=0 VTH=0.5
E_U3_ABM9         U3_DIAG_LVL5OF6 0 VALUE { IF(4.5 < V(DIAG_LVL) & V(DIAG_LVL)
+  < 5.1, 1, 0)    }
X_U3_U568         U3_VMOVP U3_N1070149 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U488         U3_TCOM_RST U3_TCOM_DEL BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=4u
X_U3_U564         U3_N1050796 U3_TOFF_2 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
R_U3_R8         U3_N991151 U3_N991157  120k  
X_U3_U416         U3_DIAG_LVL3OR4 EN_IN1_L U3_COMB2 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U567         U3_TRESET U3_VMUV_OK_N U3_N1069784 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U30         U3_N568406 U3_LATCH U3_N568458 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U363         U3_N583208 STANDBY_OK U3_OLP_DISA AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U429         U3_DIAG_LVL2OR6 U3_N633948 U3_N633000 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U393         U3_N617750 U3_N617742 U3_CMP_REF U3_N617656 MUX2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U3_U455         U3_FULL_CMB1 U3_FULL_CMB2 U3_N638240 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U342         HALF_BRDG U3_N575457 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U407         U3_DIAG_LVL2OR6 EN_IN1_L U3_COMB1 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U3         U3_N766458 U3_N588968 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=9u
X_U3_U423         EN_IN1_L PH_IN2_H U3_N625067 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U570         U3_TRESET U3_N1070157 U3_N1070238 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U435         EN_IN1_L EN_IN1_H PH_IN2_H U3_N633948 AND3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
G_U3_ABMII1         0 U3_N569944 VALUE { IF(V(U3_N1048310)>0.5,166u,0)    }
X_U3_U35         U3_LIM_CUR1 PRE_LS1 U3_N734852 U3_N736079 OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U375         U3_ITRIP U3_N603908 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=29u
X_U3_U405         U3_FULL_CMB3 U3_N637444 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U3_U32         NSLEEP_H VMUV_OK U3_N568394 NAND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U487         U3_N1020522 U3_V1V d_dj
X_U3_U498         U3_N736353 U3_N736179 U3_N736321 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U49         U3_ILIM12 U3_ILIM1 U3_N568588 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U480         U3_VM_MONITOR U3_OTP U3_N735667 PRE_HS2_ON AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U3_C10         U3_N991157 0  1n   
R_U3_R3J         OUT1 U3_N777767  1k  
X_U3_S1    U3_N642030 0 NFAULT 0 FAULTS_U3_S1 
X_U3_U366         HALF_BRDG U3_N583745 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U351         U3_N577443 U3_N577649 U3_LATCH OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U15         U3_N568560 U3_FULL_BRDG U3_ILIM12 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U508         TSD_TRIG U3_RETRY U3_N1029638 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U468         VMUV_OK NPOR U3_VM_MONITOR AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U353         U3_N577461 U3_N577589 U3_N577507 U3_N577649 OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U67         U3_ILIM22 U3_TRETRY U3_N571282 N571288 SRLATCH_RHP PARAMS: 
+  VDD=1 VSS=0 VTHRESH=0.5
X_U3_U412         U3_DIAG_LVL2OF6 U3_DIAG_LVL6OF6 U3_DIAG_LVL2OR6 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U582         EN_IN1_L PH_IN2_H U3_N1082967 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U3_ABM10         U3_DIAG_LVL6OF6 0 VALUE { IF(5.5 < V(DIAG_LVL) & V(DIAG_LVL)
+  < 6.1, 1, 0)    }
X_U3_U336         U3_N569944 U3_TOFF_1 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U3_U371         U3_DIAG_LVL4OF6 HALF_BRDG U3_N583899 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U358         U3_N582800 U3_N583010 U3_N583208 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U3_ABM20         U3_N643075 0 VALUE { IF(V(U3_OLP_DISA) > 0.5, 0,
+  V(U3_OLP_EN))    }
X_U3_U68         U3_CUR_LIM2B U3_N571470 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U470         U3_N695782 U3_N614618 U3_N1070238 U3_N661177 OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U34         U3_N991383 U3_N991371 U3_N991427 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U126         NSLEEP_L U3_N708322 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=20u
X_U3_U1J         U3_N778299 U3_N617656 U3_N775712 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U3_U16         U3_N569406 HALF_BRDG U3_ILIM1 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_U3_C12         0 U3_N1050796  10n IC=0  
X_U3_U53         U3_V1V U3_ILIM22 U3_N571514 U3_V0V U3_N571538 N571526 DFFR_RHP
+  PARAMS: VDD=1 VSS=0 VTH=0.5
E_U3_ABM11         U3_N577749 0 VALUE { IF(V(DIAG_LVL) > 1.2, 1, 0)    }
X_U3_U56         U3_N571510 U3_N571570 U3_LIM_CUR2 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U569         U3_N1070149 U3_N1070157 one_shot PARAMS:  T=2u
X_U3_U565         U3_TOFF_2 U3_TOFF_2DEL BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=2u
X_U3_U492         U3_TWAKEUP NPOR U3_N1033590 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U426         U3_FULL_OUTX_SEL U3_HALF_OUTX_SEL HALF_BRDG U3_OUTX_SEL
+  MUX2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U3_C11         U3_N1020522 0  1n IC=0  
X_U3_U347         U3_N576065 U3_N576563 U3_N576159 U3_N576985 OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U400         U3_FULL_OUTX_SEL U3_FULL_CMP_REF BUF_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
E_U3_ABM19         U3_ITRIP_DISA 0 VALUE { IF(V(U3_VITRIP) <0.5, 0, 1)    }
C_U3_C3         0 U3_N991449  1n IC=0  
X_U3_U346         U3_DIAG_LVL4OF6 HALF_BRDG U3_N576563 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U460         U3_N656495 U3_N657421 U3_N614071 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U413         U3_DIAG_LVL3OF6 U3_DIAG_LVL4OF6 U3_DIAG_LVL3OR4 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U3_C8         0 U3_N569944  10n IC=0  
X_U3_U386         U3_N991157 U3_N991173 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U3_U478         U3_VM_MONITOR U3_OTP U3_N733973 PRE_HS1_ON AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U50         U3_N571282 U3_RETRY U3_N571510 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U384         U3_N568588 U3_ILIM11 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=6u
E_U3_ABM2         U3_N569406 0 VALUE { IF(ABS(V(ISNS1)) > 12, 1 ,0)    }
X_U3_U331         U3_N540753 U3_N540685 d_dj
X_U3_S_ROLP_PU1    U3_ROLP_PU1 0 VDD OUT1 FAULTS_U3_S_ROLP_PU1 
X_U3_U364         U3_N582818 U3_N582946 U3_N583010 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U3_ABM1         U3_N568560 0 VALUE { IF(V(VISENSE) > 12, 1 ,0)    }
X_U3_U433         U3_DIAG_LVL3OR4 U3_N633736 U3_N633258 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U537         U3_V1V VMOV_OK U3_N1069784 U3_V0V U3_N1069764 N1069780
+  DFFR_RHP PARAMS: VDD=1 VSS=0 VTH=0.5
X_U3_U501         U3_TCLEAR_OCP U3_N754656 U3_N754793 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U453         U3_N638240 U3_N1082337 HALF_BRDG U3_ROLP_PD2 MUX2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U3_U44         U3_ILIM1 U3_ILIM2 U3_N568912 OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U502         U3_N766172 U3_IPROPI_PUB U3_LIM1_CUR_BUFB U3_LIM2_CUR_BUFB
+  U3_N766458 AND4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_S_ROLP_PD2    U3_ROLP_PD2 0 OUT2 GND FAULTS_U3_S_ROLP_PD2 
X_U3_U489         U3_N1020462 U3_TCOM_DEL U3_N1020468 U3_N1020538 SRLATCH_RHP
+  PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
X_U3_U574         U3_DIAG_LVL2OR6 EN_IN1_H U3_N639726 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U533         U3_N1069604 U3_N1069670 U3_VMOVP OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U71         U3_LIM_CUR1 U3_CUR_LIM1B INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=1u
X_U3_U392         U3_N777767 U3_N777807 U3_OUTX_SEL U3_N778299 MUX2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U3_U69         U3_N991371 U3_N991383 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=1u
X_U3_U448         U3_N637839 U3_N1082669 HALF_BRDG U3_ROLP_PU2 MUX2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U3_ABM5         U3_DIAG_LVL1OF6 0 VALUE { IF(2m < V(DIAG_LVL) & V(DIAG_LVL) 
+  < 1.1, 1, 0)    }
R_U3_R4J         OUT2 U3_N777807  1k  
X_U3_U469         U3_VMOVP U3_N677595 U3_N657421 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U383         U3_N608162 U3_CUR_LIM BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=6u
X_U3_U372         STANDBY_OK U3_N584251 U3_OLP_EN AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U60         U3_N991449 U3_TRETRY BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
V_U3_V1         U3_V1V 0 1Vdc
X_U3_U367         U3_N583835 U3_N584045 U3_N584251 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U354         U3_DIAG_LVL3OF6 HALF_BRDG U3_N577589 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U427         U3_COMB1 U3_COMB2 U3_COMB3 U3_COMB4 U3_HALF_OUTX_SEL
+  OR4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U401         EN_IN1_H PH_IN2_L U3_FULL_CMB1 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U421         U3_DIAG_LVL3OR4 U3_N625067 U3_COMB4 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
G_U3_ABMII2         0 U3_N991449 VALUE { IF(V(U3_N991435)>0.5, 100n, 0)    }
X_U3_U490         U3_TWAKEUP NPOR U3_N711936 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U576         U3_DIAG_LVL3OR4 EN_IN1_H U3_N1079348 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_U3_ABM18         U3_N812198 0 VALUE { IF( V(U3_LATCH) > 0.5, 0,
+  V(TCLEAR_TSD))    }
X_U3_U436         U3_FULL_CMP_REF U3_HALF_CMP_REF HALF_BRDG U3_CMP_REF
+  MUX2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U3_ABM13         U3_N604324 0 VALUE { IF(V(U3_EXTD_TOFF)  > 0.5,
+  V(U3_TOFF_2),  
+ + V(U3_TOFF_1))   }
X_U3_U381         HALF_BRDG U3_N604650 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U3_V2         U3_V0V 0 0Vdc
X_U3_U1         IPROPI U3_VITRIP U3_N766172 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U3_U361         U3_DIAG_LVL5OF6 HALF_BRDG U3_N582946 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U443         U3_N637444 U3_N1079348 HALF_BRDG U3_ROLP_PD1 MUX2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U3_ABM3         U3_N569696 0 VALUE { IF(ABS(V(ISNS2)) > 12, 1, 0)    }
X_U3_U66         U3_ILIM11 U3_TRETRY U3_N568298 N568304 SRLATCH_RHP PARAMS: 
+  VDD=1 VSS=0 VTHRESH=0.5
X_U3_U73         U3_CUR_LIM1B U3_N568732 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U373         U3_N583853 U3_N583981 U3_N583899 U3_N584633 U3_N584045
+  OR4_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U51         U3_ILIM12 U3_ILIM2 U3_N571292 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U500         NSLEEP_H VMUV_OK U3_N754656 NAND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U463         U3_N540753 TREADY_OK BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U3_U21         U3_CUR_LIM1B PRE_HS1 U3_N645390 U3_N734169 AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U391         U3_TCLEAR_OCP U3_N812198 U3_N614618 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U338         U3_N569944 U3_V1V d_dj
V_U3_V3         U3_N991687 0 1V
X_U3_U462         VMUV_OK U3_VMUV_OK_N INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U404         U3_FULL_CMB3 U3_N637839 BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U3_S2    U3_N1033834 0 U3_N540753 0 FAULTS_U3_S2 
X_U3_U566         U3_V1V U3_EXTD_TOFF U3_TOFF_2DEL U3_V0V U3_N1050792
+  U3_N1050844 DFFR_RHP PARAMS: VDD=1 VSS=0 VTH=0.5
X_U3_U561         U3_N991173 U3_TCLEAR_OCP one_shot PARAMS:  T=2u
X_U3_U349         U3_N577749 U3_N577353 U3_N577443 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U431         U3_N633000 U3_N633258 U3_HALF_CMP_REF OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_U3_ABM6         U3_DIAG_LVL3OF6 0 VALUE { IF(2.5 < V(DIAG_LVL) & V(DIAG_LVL)
+  < 3.1, 1, 0)    }
X_U3_U7         0 NFAULT d_dj
X_U3_U513         U3_V1V TSD_TRIG U3_N1029844 U3_V0V U3_N1029812 N1029840
+  DFFR_RHP PARAMS: VDD=1 VSS=0 VTH=0.5
X_U3_U374         U3_DIAG_LVL6OF6 HALF_BRDG U3_N584633 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U515         NSLEEP_H VMUV_OK U3_N1029844 NAND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U348         U3_DIAG_LVL6OF6 HALF_BRDG U3_N576159 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U136         U3_N556339 SLEEP_OK U3_TWAKEUP N556540 SRLATCH_RHP PARAMS: 
+  VDD=1 VSS=0 VTHRESH=0.5
X_U3_U22         U3_N645390 PRE_HS2 U3_CUR_LIM2B U3_N735734 AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U399         U3_FULL_CMB3 U3_FULL_CMB2 U3_FULL_OUTX_SEL OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U75         U3_N571470 U3_LIM_CUR2 U3_LIM2_CUR_BUFB NOR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U38         U3_TOFF_1 U3_TOFF_DEL BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=2u
X_U3_U356         U3_DIAG_LVL1OF6 U3_N582710 U3_N582800 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U547         U3_N991449 U3_N991687 d_dj
C_U3_C1         U3_N540753 0  1u IC=0  
V_U3_V23         U3_N540685 0 1V
X_U3_U504         U3_N775712 U3_OLP_CMP BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10u
X_U3_U352         U3_DIAG_LVL2OF6 HALF_BRDG U3_N577461 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U46         HALF_BRDG U3_FULL_BRDG INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U563         U3_N1050796 U3_V1V d_dj
X_U3_U74         U3_N568732 U3_LIM_CUR1 U3_LIM1_CUR_BUFB NOR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U497         U3_N736079 U3_N736179 U3_N736070 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U3_ABM15         U3_N734852 0 VALUE { IF( V(HALF_BRDG) > 0.5, V(U3_CUR_TRIP),
+  0)    }
X_U3_U390         U3_TCOM_RST U3_CUR_LIM TSD_TRIG U3_N656495 OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U62         U3_TRETRY U3_TRETRY_DEL BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=0.5u
X_U3_U476         U3_VMUV_OK_N U3_N677595 one_shot PARAMS:  T=2u
X_U3_U359         U3_DIAG_LVL1OF6 HALF_BRDG U3_N582818 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U491         U3_N711936 U3_N1020462 one_shot PARAMS:  T=2u
E_U3_ABM16         U3_N735158 0 VALUE { IF( V(HALF_BRDG) < 0.5, V(U3_CUR_TRIP),
+  0)    }
X_U3_U499         U3_CUR_LIM U3_N754793 IPROPI_PU U3_IPROPI_PUB SRLATCH_RHP
+  PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
X_U3_U419         U3_DIAG_LVL2OR6 U3_N625067 U3_COMB3 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U517         U3_ITRIP_DISA U3_N588968 U3_ITRIP AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U510         U3_N1029638 U3_N1029730 U3_N1029716 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U434         EN_IN1_L EN_IN1_H PH_IN2_H U3_N633736 OR3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U562         U3_N1033590 U3_N1033834 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=5n
X_U3_U484         U3_N708322 NSLEEP_L U3_TRESET AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U3_ABM7         U3_DIAG_LVL2OF6 0 VALUE { IF(1.5 < V(DIAG_LVL) & V(DIAG_LVL)
+  < 2.1, 1, 0)    }
X_U3_U370         U3_DIAG_LVL3OF6 HALF_BRDG U3_N583981 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U496         U3_N735158 U3_N735734 U3_N735667 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U33         U3_N568368 U3_N568458 U3_LIM_CUR1 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U76         U3_CUR_LIM U3_RETRY U3_N991371 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U3_ABM17         U3_N736179 0 VALUE { IF( V(HALF_BRDG) < 0.5,
+  V(U3_CUR_TRIP_L), 1)    }
V_U3_VOLP_REFH         U3_N617750 0 2.65
X_U3_U54         NSLEEP_H VMUV_OK U3_N571514 NAND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U380         U3_N604650 U3_N603908 U3_N1044720 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_S_ROLP_PU2    U3_ROLP_PU2 0 VDD OUT2 FAULTS_U3_S_ROLP_PU2 
X_U3_U486         U3_N1020522 U3_TCOM_RST BUF_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
X_U3_U36         U3_N734852 U3_LIM_CUR2 PRE_LS2 U3_N736353 OR3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U474         NPOR U3_N695782 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U395         EN_IN1_H PH_IN2_H U3_FULL_CMB3 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U45         U3_ILIM12 U3_N568912 U3_N608162 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U388         U3_N991157 U3_N991131 d_dj
E_U3_E2         U3_VITRIP 0 TABLE { V(ITRIP_LVL, 0) } 
+ ( (1,0)(2,1.18)(3,1.98)(4,2.31)(5,2.64)(6,2.97) )
X_U3_U482         U3_VM_MONITOR U3_OTP U3_N736321 PRE_LS2_ON AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U387         U3_N991131 U3_N991151 d_dj
X_U3_U341         U3_DIAG_LVL1OF6 U3_N575457 U3_N575749 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_U3_ABM12         U3_N584053 0 VALUE { IF(V(DIAG_LVL) > 1.2, 1, 0)    }
X_U3_U343         U3_N575749 U3_N576985 U3_RETRY OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U580         U3_DIAG_LVL2OR6 U3_N1082762 U3_N1082669 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U389         U3_N991427 U3_TRETRY_DEL U3_N991435 U3_N991131 SRLATCH_RHP
+  PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
X_U3_U581         EN_IN1_L PH_IN2_H U3_N1082762 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
E_U3_ABM8         U3_DIAG_LVL4OF6 0 VALUE { IF(3.5 < V(DIAG_LVL) & V(DIAG_LVL)
+  < 4.1, 1, 0)    }
E_U3_ABM14         U3_N645390 0 VALUE { IF( V(HALF_BRDG) > 0.5,
+  V(U3_CUR_TRIP_L), 1)    }
G_U3_ABMII6         0 U3_N1050796 VALUE { IF(V(U3_N1050792)>0.5,166u,0)    }
X_U3_U481         U3_VM_MONITOR U3_OTP U3_N736070 PRE_LS1_ON AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U365         U3_N584053 U3_N583745 U3_N583835 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U376         U3_N1044720 U3_TOFF_2DEL U3_EXTD_TOFF N603984 SRLATCH_RHP
+  PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
X_U3_U72         U3_LIM_CUR2 U3_CUR_LIM2B INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=1u
X_U3_U385         U3_N571292 U3_ILIM22 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=6u
X_U3_U350         HALF_BRDG U3_N577353 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U3_C4J         U3_N777807 0  1n   
X_U3_U578         U3_DIAG_LVL3OR4 U3_N1082967 U3_N1082337 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U532         VMOV_OK U3_RETRY U3_N1069604 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_S7    U3_N1050844 0 U3_N1050796 0 FAULTS_U3_S7 
X_U3_U9         U3_V1V U3_ITRIP U3_N604324 U3_V0V U3_CUR_TRIP U3_CUR_TRIP_L
+  DFFR_RHP PARAMS: VDD=1 VSS=0 VTH=0.5
X_U3_U135         NSLEEP_H U3_N556339 BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=10u
X_U3_U514         U3_N1029812 U3_LATCH U3_N1029730 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_U3_C3J         U3_N777767 0  1n   
X_U3_U47         U3_N569696 HALF_BRDG U3_ILIM2 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U357         HALF_BRDG U3_N582710 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U355         U3_DIAG_LVL5OF6 HALF_BRDG U3_N577507 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_S6    U3_N1020538 0 U3_N1020522 0 FAULTS_U3_S6 
X_U3_S3    U3_N991131 0 U3_N991449 0 FAULTS_U3_S3 
V_U3_VOLP_REFL         U3_N617742 0 2
X_U3_U368         U3_DIAG_LVL2OF6 HALF_BRDG U3_N583853 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U337         U3_N571538 U3_LATCH U3_N571570 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_S4    U3_N1048324 0 U3_N569944 0 FAULTS_U3_S4 
X_U3_U516         U3_N1029716 U3_OTP INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U3_U493         U3_N661177 U3_N614071 U3_N642346 N533236 SRLATCH_RHP PARAMS: 
+  VDD=1 VSS=0 VTHRESH=0.5
X_U3_U31         U3_V1V U3_ILIM11 U3_N568394 U3_V0V U3_N568406 N568412 DFFR_RHP
+  PARAMS: VDD=1 VSS=0 VTH=0.5
X_U3_U459         U3_N642346 U3_OLP_CMP U3_N643075 U3_N642030 MUX2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U3_U345         U3_DIAG_LVL1OF6 HALF_BRDG U3_N576065 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U396         EN_IN1_L PH_IN2_H U3_FULL_CMB2 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U494         U3_N735158 U3_N734169 U3_N733973 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U439         U3_N636926 U3_N639726 HALF_BRDG U3_ROLP_PU1 MUX2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U3_U536         U3_LATCH U3_N1069764 U3_N1069670 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_U28         U3_N568298 U3_RETRY U3_N568368 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U3_S_ROLP_PD1    U3_ROLP_PD1 0 OUT1 GND FAULTS_U3_S_ROLP_PD1 
G_U3_ABMII4         U3_V1V U3_N1020522 VALUE { IF(V(U3_N1020468) > 0.5, 2u, 0) 
+    }
G_U3_ABMII5         0 U3_N540753 VALUE { IF(V(U3_N1033590) > 0.5, 0.5m, 0)    }
R_R17         VM GND  10G  
E_E4         N563754 0 TABLE { V(VM, 0) } 
+ ( (4.5, 0.1u)(13.5,1u)(30,5u) )
X_U35         GND VM d_dj
I_I3         VDD ITRIP DC 48u  
X_U16         GND PH_IN2 d_dj
R_R2         GND PH_IN2  200k  
C_U2_C8         0 U2_RHIZ_OUTX  1n IC=0  
R_U2_R5         U2_N17025201 U2_HSFET2_ON  10  
V_U2_V2         U2_V5V GND 5
R_U2_R3         U2_N17024909 U2_HSFET1_ON  10  
X_U2_U_R3         VM U2_N16965318 U2_TA_RDSON 0 VCR PARAMS:  RREF=1
G_U2_ABMII4         U2_GATE1 U2_N16865450 VALUE { IF(V(U2_HS1_OFF)>0.5,
+  V(U2_SRHSOFF),0)    }
R_U2_R7         U2_N16907330 U2_VMOK_5CP  10  
X_U2_U_R1         VM U2_N16965217 U2_TA_RDSON 0 VCR PARAMS:  RREF=1
X_U2_UPD2_U7         U2_UPD2_N15520999 U2_UPD2_N15520911 d_dj
V_U2_UPD2_V2         U2_UPD2_N15520911 0 1.2
E_U2_UPD2_E4         U2_UPD2_TPD 0 TABLE { V(SR_LVL, 0) } 
+ ( (1,10m)(2,1m)(3,10m)(4,10m)(5,10m)(6,10m) )
V_U2_UPD2_V1         U2_UPD2_N15521141 0 1
X_U2_UPD2_U3         U2_UPD2_N15520999 U2_UPD2_N15521141 U2_UPD2_N15521093
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U2_UPD2_S1    PRE_LS1_ON 0 U2_UPD2_N15520999 0 PROP_LS1_ON_U2_UPD2_S1 
X_U2_UPD2_U2         PRE_LS1_ON U2_UPD2_N15521093 U2_N17028042 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U2_UPD2_ABM2I1         0 U2_UPD2_N15520999 VALUE { IF(V(PRE_LS1_ON) > 0.5,
+  V(U2_UPD2_TPD),0)    }
C_U2_UPD2_C1         U2_UPD2_N15520999 0  1n  
X_U2_U38         U2_GATE3 U2_VMOK_5CP d_dj
C_U2_C3         0 U2_HSFET1_ON  1n IC=0  
X_U2_U44         U2_N16912369 U2_VGATE_VTH U2_N17025201 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
E_U2_ABM67         U2_N16907330 0 VALUE { {IF( V(VMUV_OK) > 0.5 |  
+ +V(ACTIVE_OK) > 0.5,  
+ +V(VM)+5, 0)}  }
G_U2_UTP4_ABM2I1         0 U2_UTP4_N15518617 VALUE { IF(V(U2_N17002098) > 0.5,
+  V(U2_UTP4_TPD),0)    }
X_U2_UTP4_U2         U2_N17002098 U2_UTP4_N15518711 U2_LS2_OFF AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U2_UTP4_C1         U2_UTP4_N15518617 0  1n IC=0 
X_U2_UTP4_U7         U2_UTP4_N15518617 U2_UTP4_N15518559 d_dj
V_U2_UTP4_V2         U2_UTP4_N15518559 0 1.2
E_U2_UTP4_E4         U2_UTP4_TPD 0 TABLE { V(SR_LVL, 0) } 
+ ( (1,5m)(2,5m)(3,2.5m)(4,5m)(5,3m)(6,3m) )
V_U2_UTP4_V1         U2_UTP4_N15518759 0 1
X_U2_UTP4_U3         U2_UTP4_N15518617 U2_UTP4_N15518759 U2_UTP4_N15518711
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U2_UTP4_S1    U2_N17002098 0 U2_UTP4_N15518617 0 PROP_LS1_OFF_U2_UTP4_S1 
G_U2_ABMII8         U2_GATE2 GND VALUE { IF(V(U2_LS1_OFF)>0.5, V(U2_SRLSOFF),0)
+     }
X_U2_UDTH101_S1    U2_HSFET1_ON 0 U2_UDTH101_N15514247 0
+  DTIME_LS1_U2_UDTH101_S1 
V_U2_UDTH101_V1         U2_UDTH101_N15514347 0 1
X_U2_UDTH101_U2         U2_N17028042 U2_UDTH101_N15514359 U2_LS1_ON
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U2_UDTH101_C1         U2_UDTH101_N15514247 0  1n IC=0 
E_U2_UDTH101_E4         U2_UDTH101_TDEAD 0 TABLE { V(SR_LVL, 0) } 
+ ( (1, 5m)(2,5m)(3,5m)(4,5m)(6,4m) )
X_U2_UDTH101_U3         U2_UDTH101_N15514247 U2_UDTH101_N15514347
+  U2_UDTH101_N15514359 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U2_UDTH101_V2         U2_UDTH101_N15517781 0 2
X_U2_UDTH101_U7         U2_UDTH101_N15514247 U2_UDTH101_N15517781 d_dj
G_U2_UDTH101_ABM2I1         0 U2_UDTH101_N15514247 VALUE { IF(V(U2_HSFET1_ON) <
+  0.5, V(U2_UDTH101_TDEAD),0)    }
X_U2_UDTH9_U7         U2_UDTH9_N15525749 U2_UDTH9_N15525659 d_dj
C_U2_UDTH9_C1         U2_UDTH9_N15525749 0  1n IC=0 
E_U2_UDTH9_E4         U2_UDTH9_TDEAD 0 TABLE { V(SR_LVL, 0) } 
+ ( (1,3m)(2,0.8m)(3,2m)(4,2m)(5,2m)(6,2m) )
V_U2_UDTH9_V1         U2_UDTH9_N15525919 0 1
X_U2_UDTH9_U3         U2_UDTH9_N15525749 U2_UDTH9_N15525919 U2_UDTH9_N15525843
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U2_UDTH9_S1    U2_LSFET2_ON 0 U2_UDTH9_N15525749 0 DTIME_HS2_U2_UDTH9_S1 
X_U2_UDTH9_U2         U2_N17035030 U2_UDTH9_N15525843 U2_HS2_ON AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U2_UDTH9_ABM2I1         0 U2_UDTH9_N15525749 VALUE { IF(V(U2_LSFET2_ON) <
+  0.5, V(U2_UDTH9_TDEAD),0)    }
V_U2_UDTH9_V2         U2_UDTH9_N15525659 0 2
E_U2_UPD1_E4         U2_UPD1_TPD 0 TABLE { V(SR_LVL, 0) } 
+ ( (1,1.1m)(2,1m)(3,1.5m)(4,1m)(5,1m)(6,1m) )
X_U2_UPD1_U7         U2_UPD1_N15514251 U2_UPD1_N15516668 d_dj
V_U2_UPD1_V1         U2_UPD1_N15514347 0 1
V_U2_UPD1_V2         U2_UPD1_N15516668 0 1.2
C_U2_UPD1_C1         U2_UPD1_N15514251 0  1n IC=0 
G_U2_UPD1_ABM2I1         0 U2_UPD1_N15514251 VALUE { IF(V(PRE_HS1_ON) > 0.5,
+  V(U2_UPD1_TPD),0)    }
X_U2_UPD1_S1    PRE_HS1_ON 0 U2_UPD1_N15514251 0 PROP_HS1_ON_U2_UPD1_S1 
X_U2_UPD1_U3         U2_UPD1_N15514251 U2_UPD1_N15514347 U2_UPD1_N15514359
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U2_UPD1_U2         PRE_HS1_ON U2_UPD1_N15514359 U2_N17027941 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
R_U2_U1_R42         U2_U1_N16949419 U2_U1_N16949426  0.24027  
C_U2_U1_C156         U2_U1_N16958376 U2_U1_N16958383  0.000001 IC=0 
C_U2_U1_C71         U2_U1_N16961208 U2_U1_N16961215  0.14754 IC=0 
R_U2_U1_R126         U2_U1_N16954761 U2_U1_N16954768  2.70932  
R_U2_U1_R53         U2_U1_N16958707 U2_U1_N16958714  0.61619  
X_U2_U1_U219         U2_U1_TSD_HSFET1 U2_U1_TSD_LSFET1 U2_U1_TSD_HSFET2
+  U2_U1_TSD_LSFET2 U2_U1_TSD_SET OR4_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U2_U1_C97         U2_U1_N16949083 U2_U1_N16949090  0.62723 IC=0 
C_U2_U1_C126         U2_U1_N16954747 U2_U1_N16954754  1.21413 IC=0 
R_U2_U1_R77         U2_U1_N16961937 U2_U1_N16961944  1.15374  
C_U2_U1_C39         U2_U1_N16962319 U2_U1_N16962326  0.00058 IC=0 
R_U2_U1_R19         U2_U1_N16954371 U2_U1_N16954378  0.19853  
C_U2_U1_C108         U2_U1_RTJP_FET31 U2_U1_N16957596  0.03939 IC=0 
R_U2_U1_R151         U2_U1_N16961611 0  0.000001  
R_U2_U1_R168         U2_U1_N16958383 U2_U1_N16958390  0.000001  
X_U2_U1_U475         TJ_LSFET1 U2_U1_T_TSD U2_U1_N16963940 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U2_U1_C5         U2_U1_N16948695 U2_U1_N16948702  0.00109 IC=0 
C_U2_U1_C64         U2_U1_N16954038 U2_U1_N16954045  0.35955 IC=0 
R_U2_U1_R65         U2_U1_N16954045 U2_U1_N16954052  19.22441  
R_U2_U1_R27         U2_U1_RTJP_FET43 U2_U1_N16961555  1.28949  
C_U2_U1_C104         U2_U1_N16957980 U2_U1_N16957987  0.00052 IC=0 
E_U2_U1_ABM24         U2_U1_N16961657 0 VALUE { (V(VM)-V(OUT2))*V(ISNS2)    }
C_U2_U1_C151         U2_U1_N16961611 0  0.000001 IC=0 
G_U2_U1_ABM2I16         U2_U1_RTJP_FET32 0 VALUE { IF(V(U2_LSFET1_ON) > 0.5,
+  -1*V(U2_U1_N16958436), 0)    }
R_U2_U1_R106         U2_U1_N16957994 U2_U1_N16958001  1.40777  
C_U2_U1_C75         U2_U1_N16961923 U2_U1_N16961930  1.14508 IC=0 
R_U2_U1_R6         U2_U1_N16948702 U2_U1_N16948709  1.39872  
R_U2_U1_R73         U2_U1_N16961222 U2_U1_N16961229  3.79212  
C_U2_U1_C84         U2_U1_N16949802 U2_U1_N16949809  0.16893 IC=0 
C_U2_U1_C147         U2_U1_N16955150 U2_U1_N16955157  0.08337 IC=0 
C_U2_U1_C51         U2_U1_RTJP_FET34 U2_U1_N16958700  0.04561 IC=0 
R_U2_U1_R110         U2_U1_N16957603 U2_U1_N16957610  0.70892  
C_U2_U1_C169         U2_U1_N16958383 U2_U1_N16958390  0.000001 IC=0 
R_U2_U1_R99         U2_U1_N16949097 U2_U1_N16949104  3.42103  
R_U2_U1_R86         U2_U1_N16949816 U2_U1_N16949823  3.83345  
R_U2_U1_R148         U2_U1_N16955157 U2_U1_N16955164  3.91381  
C_U2_U1_C72         U2_U1_N16961215 U2_U1_N16961222  0.08810 IC=0 
C_U2_U1_C127         U2_U1_N16954754 U2_U1_N16954761  0.00040 IC=0 
R_U2_U1_R152         U2_U1_N16962333 U2_U1_N16962340  0.00387  
C_U2_U1_C40         U2_U1_N16962326 U2_U1_N16962333  0.01637 IC=0 
C_U2_U1_C98         U2_U1_N16949090 U2_U1_N16949097  0.07859 IC=0 
C_U2_U1_C6         U2_U1_N16948702 U2_U1_N16948709  0.00858 IC=0 
G_U2_U1_ABM2I6         U2_U1_RTJP_FET13 0 VALUE { IF(V(U2_HSFET2_ON) > 0.5,
+  -1*V(U2_U1_N16949155), 0)    }
C_U2_U1_C109         U2_U1_N16957596 U2_U1_N16957603  1.05358 IC=0 
R_U2_U1_R43         U2_U1_N16949426 U2_U1_N16949433  0.60198  
G_U2_U1_ABM2I10         U2_U1_RTJP_FET24 0 VALUE { IF(V(U2_LSFET2_ON) > 0.5,
+  -1*V(U2_U1_N16955211), 0)    }
R_U2_U1_R54         U2_U1_N16958714 U2_U1_N16958721  0.76494  
C_U2_U1_C65         U2_U1_N16954045 U2_U1_N16954052  4.62960 IC=0 
R_U2_U1_R127         U2_U1_N16954768 U2_U1_N16954775  1.99335  
V_U2_U1_TAMB1         U2_U1_THYS 0 140
E_U2_U1_ABM18         TJ_LSFET2 0 VALUE {
+  V(U2_U1_RTJP_FET41)+V(U2_U1_RTJP_FET42)+V(U2_U1_RTJP_FET43)+V(U2_U1_RTJP_FET44)+
+ {Temp_Amb}    }
C_U2_U1_C105         U2_U1_N16957987 U2_U1_N16957994  0.00111 IC=0 
R_U2_U1_R78         U2_U1_N16961944 U2_U1_N16961951  0.42189  
C_U2_U1_C76         U2_U1_N16961930 U2_U1_N16961937  0.00434 IC=0 
R_U2_U1_R20         U2_U1_N16954378 U2_U1_N16954385  0.83725  
R_U2_U1_R169         U2_U1_N16958390 0  0.000001  
C_U2_U1_C148         U2_U1_N16955157 U2_U1_N16955164  0.34476 IC=0 
C_U2_U1_C52         U2_U1_N16958700 U2_U1_N16958707  1.10729 IC=0 
R_U2_U1_R66         U2_U1_N16954052 U2_U1_N16954059  0.000001  
C_U2_U1_C85         U2_U1_N16949809 U2_U1_N16949816  0.08652 IC=0 
R_U2_U1_R28         U2_U1_N16961555 U2_U1_N16961562  0.24035  
R_U2_U1_R11         U2_U1_RTJP_FET32 U2_U1_N16958334  1.20879  
E_U2_U1_ABM29         U2_U1_N16958436 0 VALUE { (V(OUT1)-V(GND))*ABS(V(ISNS1)) 
+    }
C_U2_U1_C170         U2_U1_N16958390 0  0.000001 IC=0 
X_U2_U1_U227         U2_U1_N16963940 U2_U1_TSD_LSFET1 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=12u
R_U2_U1_R7         U2_U1_N16948709 U2_U1_N16948716  0.49591  
G_U2_U1_ABM2I2         U2_U1_RTJP_FET21 0 VALUE { IF(V(U2_HSFET1_ON) > 0.5,
+  -1*V(U2_U1_N16954105), 0)    }
R_U2_U1_R170         U2_U1_N16961229 U2_U1_N16961236  19.09285  
R_U2_U1_R107         U2_U1_N16958001 U2_U1_N16958008  0.49623  
C_U2_U1_C73         U2_U1_N16961222 U2_U1_N16961229  0.36267 IC=0 
C_U2_U1_C152         U2_U1_N16962333 U2_U1_N16962340  96.14196 IC=0 
R_U2_U1_R111         U2_U1_N16957610 U2_U1_N16957617  0.88991  
C_U2_U1_C99         U2_U1_N16949097 U2_U1_N16949104  0.41370 IC=0 
C_U2_U1_C128         U2_U1_N16954761 U2_U1_N16954768  0.00099 IC=0 
C_U2_U1_C7         U2_U1_N16948709 U2_U1_N16948716  0.11267 IC=0 
R_U2_U1_R100         U2_U1_N16949104 0  19.25835  
C_U2_U1_C110         U2_U1_N16957603 U2_U1_N16957610  0.00460 IC=0 
C_U2_U1_C66         U2_U1_N16954052 U2_U1_N16954059  0.000001 IC=0 
C_U2_U1_C41         U2_U1_RTJP_FET12 U2_U1_N16949419  0.04951 IC=0 
R_U2_U1_R159         U2_U1_N16949823 U2_U1_N16949830  19.08958  
R_U2_U1_R166         U2_U1_N16955164 0  19.26161  
C_U2_U1_C106         U2_U1_N16957994 U2_U1_N16958001  0.00854 IC=0 
R_U2_U1_R153         U2_U1_N16962340 U2_U1_N16962347  4.18741  
R_U2_U1_R91         U2_U1_RTJP_FET13 U2_U1_N16949048  0.00015  
E_U2_U1_ABM15         U2_U1_N16949155 0 VALUE { (V(VM)-V(OUT2))*V(ISNS2)    }
R_U2_U1_R44         U2_U1_N16949433 U2_U1_N16949440  0.78268  
C_U2_U1_C18         U2_U1_RTJP_FET23 U2_U1_N16954371  0.05240 IC=0 
R_U2_U1_R115         U2_U1_RTJP_FET24 U2_U1_N16955108  0.00004  
C_U2_U1_C77         U2_U1_N16961937 U2_U1_N16961944  0.01555 IC=0 
R_U2_U1_R129         U2_U1_N16954775 U2_U1_N16954782  0.45241  
C_U2_U1_C86         U2_U1_N16949816 U2_U1_N16949823  0.35867 IC=0 
E_U2_U1_ABM23         U2_U1_N16955211 0 VALUE { (V(OUT2)-V(GND))*ABS(V(ISNS2)) 
+    }
R_U2_U1_R55         U2_U1_N16958721 U2_U1_N16958728  0.42541  
C_U2_U1_C167         U2_U1_N16955164 0  4.62341 IC=0 
C_U2_U1_C53         U2_U1_N16958707 U2_U1_N16958714  0.00642 IC=0 
G_U2_U1_ABM2I13         U2_U1_RTJP_FET44 0 VALUE { IF(V(U2_LSFET2_ON) > 0.5,
+  -1*V(U2_U1_N16962393), 0)    }
R_U2_U1_R79         U2_U1_N16961951 U2_U1_N16961958  3.15423  
X_U2_U1_U482         TSD_TRIG TCLEAR_TSD U2_U1_N16964255 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
R_U2_U1_R21         U2_U1_N16954385 U2_U1_N16954392  0.44997  
C_U2_U1_C171         U2_U1_N16961229 U2_U1_N16961236  4.65829 IC=0 
C_U2_U1_C129         U2_U1_N16954768 U2_U1_N16954775  0.00763 IC=0 
C_U2_U1_C153         U2_U1_N16962340 U2_U1_N16962347  0.31411 IC=0 
R_U2_U1_R141         U2_U1_N16954059 0  0.000001  
C_U2_U1_C100         U2_U1_N16949104 0  4.61720 IC=0 
R_U2_U1_R12         U2_U1_N16958334 U2_U1_N16958341  0.24555  
X_U2_U1_U471         U2_U1_TSD_TRIGB U2_U1_N16964235 one_shot PARAMS:  T=2u
C_U2_U1_C8         U2_U1_N16948716 U2_U1_N16948723  0.06832 IC=0 
C_U2_U1_C111         U2_U1_N16957610 U2_U1_N16957617  0.01806 IC=0 
R_U2_U1_R29         U2_U1_N16961562 U2_U1_N16961569  0.59317  
R_U2_U1_R8         U2_U1_N16948716 U2_U1_N16948723  3.63708  
X_U2_U1_U477         TJ_LSFET2 U2_U1_T_TSD U2_U1_N16964131 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U2_U1_R58         U2_U1_RTJP_FET21 U2_U1_N16954003  1.42557  
E_U2_U1_ABM7         U2_U1_N16954105 0 VALUE { (V(VM)-V(OUT1))*V(ISNS1)    }
C_U2_U1_C141         U2_U1_N16954059 0  0.000001 IC=0 
R_U2_U1_R171         U2_U1_N16961236 U2_U1_N16961243  0.000001  
R_U2_U1_R142         U2_U1_N16958008 U2_U1_N16958015  3.63577  
C_U2_U1_C42         U2_U1_N16949419 U2_U1_N16949426  1.02699 IC=0 
X_U2_U1_U1         TJ_HSFET1 U2_U1_THYS U2_U1_N16963946 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
R_U2_U1_R112         U2_U1_N16957617 U2_U1_N16957624  0.45165  
C_U2_U1_C107         U2_U1_N16958001 U2_U1_N16958008  0.11244 IC=0 
C_U2_U1_C78         U2_U1_N16961944 U2_U1_N16961951  0.15482 IC=0 
G_U2_U1_ABM2I3         U2_U1_RTJP_FET41 0 VALUE { IF(V(U2_HSFET1_ON) > 0.5,
+  -1*V(U2_U1_N16961289), 0)    }
C_U2_U1_C19         U2_U1_N16954371 U2_U1_N16954378  0.98081 IC=0 
C_U2_U1_C54         U2_U1_N16958714 U2_U1_N16958721  0.02545 IC=0 
R_U2_U1_R160         U2_U1_N16949830 U2_U1_N16949837  0.000001  
C_U2_U1_C160         U2_U1_N16949823 U2_U1_N16949830  4.65831 IC=0 
R_U2_U1_R154         U2_U1_N16962347 0  20.42261  
R_U2_U1_R92         U2_U1_N16949048 U2_U1_N16949055  2.08294  
X_U2_U1_U478         U2_U1_TSD_SET U2_U1_TSD_RESET TSD_TRIG U2_U1_TSD_TRIGB
+  SRLATCH_RHP PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
R_U2_U1_R45         U2_U1_N16949440 U2_U1_N16949447  0.53163  
C_U2_U1_C172         U2_U1_N16961236 U2_U1_N16961243  0.000001 IC=0 
R_U2_U1_R116         U2_U1_N16955108 U2_U1_N16955115  1.39545  
E_U2_U1_ABM26         U2_U1_N16962393 0 VALUE { (V(OUT2)-V(GND))*ABS(V(ISNS2)) 
+    }
C_U2_U1_C154         U2_U1_N16962347 0  4.39674 IC=0 
R_U2_U1_R144         U2_U1_N16954782 U2_U1_N16954789  3.53172  
C_U2_U1_C27         U2_U1_RTJP_FET43 U2_U1_N16961555  0.04661 IC=0 
C_U2_U1_C130         U2_U1_N16954775 U2_U1_N16954782  0.14017 IC=0 
R_U2_U1_R56         U2_U1_N16958728 U2_U1_N16958735  2.98396  
R_U2_U1_R34         U2_U1_RTJP_FET44 U2_U1_N16962291  0.00004  
C_U2_U1_C9         U2_U1_N16948723 U2_U1_N16948730  0.34065 IC=0 
C_U2_U1_C112         U2_U1_N16957617 U2_U1_N16957624  0.13391 IC=0 
R_U2_U1_R80         U2_U1_N16961958 U2_U1_N16961965  3.91026  
R_U2_U1_R22         U2_U1_N16954392 U2_U1_N16954399  3.00953  
C_U2_U1_C43         U2_U1_N16949426 U2_U1_N16949433  0.00655 IC=0 
C_U2_U1_C142         U2_U1_N16958008 U2_U1_N16958015  0.06838 IC=0 
C_U2_U1_C20         U2_U1_N16954378 U2_U1_N16954385  0.02307 IC=0 
R_U2_U1_R30         U2_U1_N16961569 U2_U1_N16961576  0.79981  
R_U2_U1_R13         U2_U1_N16958341 U2_U1_N16958348  0.78868  
C_U2_U1_C79         U2_U1_N16961951 U2_U1_N16961958  0.08075 IC=0 
R_U2_U1_R172         U2_U1_N16961243 0  0.000001  
R_U2_U1_R143         U2_U1_N16958015 U2_U1_N16958022  4.03480  
C_U2_U1_C161         U2_U1_N16949830 U2_U1_N16949837  0.000001 IC=0 
C_U2_U1_C55         U2_U1_N16958721 U2_U1_N16958728  0.16554 IC=0 
E_U2_U1_ABM20         TJ_HSFET2 0 VALUE {
+  V(U2_U1_RTJP_FET31)+V(U2_U1_RTJP_FET32)+V(U2_U1_RTJP_FET33)+V(U2_U1_RTJP_FET34)+
+ {Temp_Amb}    }
R_U2_U1_R9         U2_U1_N16948723 U2_U1_N16948730  4.04200  
R_U2_U1_R59         U2_U1_N16954003 U2_U1_N16954010  0.21772  
G_U2_U1_ABMII1         0 U2_U1_N16964241 VALUE { IF(V(U2_U1_N16964238) > 0.5, 
+ {0.5n/4.2m}, 0)    }
X_U2_U1_S2    U2_U1_N16964260 0 U2_U1_N16964241 0 TSDwOTP_U2_U1_S2 
R_U2_U1_R113         U2_U1_N16957624 U2_U1_N16957631  3.15259  
C_U2_U1_C173         U2_U1_N16961243 0  0.000001 IC=0 
X_U2_U1_U228         U2_U1_N16964131 U2_U1_TSD_LSFET2 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=12u
G_U2_U1_ABM2I1         U2_U1_RTJP_FET11 0 VALUE { IF(V(U2_HSFET1_ON) > 0.5,
+  -1*V(U2_U1_N16948863), 0)    }
R_U2_U1_R67         U2_U1_RTJP_FET41 U2_U1_N16961187  1.24254  
E_U2_U1_ABM8         U2_U1_N16961289 0 VALUE { (V(VM)-V(OUT1))*V(ISNS1)    }
G_U2_U1_ABM2I15         U2_U1_RTJP_FET33 0 VALUE { IF(V(U2_HSFET2_ON) > 0.5,
+  -1*V(U2_U1_N16958069), 0)    }
C_U2_U1_C28         U2_U1_N16961555 U2_U1_N16961562  1.02441 IC=0 
R_U2_U1_R161         U2_U1_N16949837 U2_U1_N16949844  0.000001  
C_U2_U1_C144         U2_U1_N16954782 U2_U1_N16954789  0.06972 IC=0 
C_U2_U1_C10         U2_U1_N16948730 0  4.38173 IC=0 
R_U2_U1_R93         U2_U1_N16949055 U2_U1_N16949062  0.44464  
C_U2_U1_C113         U2_U1_N16957624 U2_U1_N16957631  0.08289 IC=0 
G_U2_U1_ABM2I7         U2_U1_RTJP_FET14 0 VALUE { IF(V(U2_LSFET2_ON) > 0.5,
+  -1*V(U2_U1_N16949890), 0)    }
R_U2_U1_R117         U2_U1_N16955115 U2_U1_N16955122  0.26788  
R_U2_U1_R46         U2_U1_N16949447 U2_U1_N16949454  2.97499  
C_U2_U1_C44         U2_U1_N16949433 U2_U1_N16949440  0.02420 IC=0 
C_U2_U1_C11         U2_U1_RTJP_FET32 U2_U1_N16958334  0.05171 IC=0 
R_U2_U1_R57         U2_U1_N16958735 U2_U1_N16958742  3.85709  
R_U2_U1_R35         U2_U1_N16962291 U2_U1_N16962298  2.17263  
R_U2_U1_R145         U2_U1_N16954789 U2_U1_N16954796  4.14612  
C_U2_U1_C143         U2_U1_N16958015 U2_U1_N16958022  0.34114 IC=0 
R_U2_U1_R173         U2_U1_N16961965 U2_U1_N16961972  19.24903  
C_U2_U1_C80         U2_U1_N16961958 U2_U1_N16961965  0.34506 IC=0 
C_U2_U1_C21         U2_U1_N16954385 U2_U1_N16954392  0.13716 IC=0 
C_U2_U1_C162         U2_U1_N16949837 U2_U1_N16949844  0.000001 IC=0 
C_U2_U1_C56         U2_U1_N16958728 U2_U1_N16958735  0.08661 IC=0 
R_U2_U1_R23         U2_U1_N16954399 U2_U1_N16954406  3.78542  
G_U2_U1_ABM2I9         U2_U1_RTJP_FET22 0 VALUE { IF(V(U2_LSFET1_ON) > 0.5,
+  -1*V(U2_U1_N16954842), 0)    }
X_U2_U1_U481         U2_U1_N16964235 U2_U1_N16964255 U2_U1_N16964238
+  U2_U1_N16964260 SRLATCH_RHP PARAMS:  VDD=1 VSS=0 VTHRESH=0.5
R_U2_U1_R31         U2_U1_N16961576 U2_U1_N16961583  0.53852  
R_U2_U1_R14         U2_U1_N16958348 U2_U1_N16958355  0.50633  
R_U2_U1_R10         U2_U1_N16948730 0  20.46981  
R_U2_U1_R60         U2_U1_N16954010 U2_U1_N16954017  0.58533  
R_U2_U1_R155         U2_U1_N16958022 0  20.45938  
C_U2_U1_C29         U2_U1_N16961562 U2_U1_N16961569  0.00673 IC=0 
C_U2_U1_C145         U2_U1_N16954789 U2_U1_N16954796  0.31938 IC=0 
R_U2_U1_R114         U2_U1_N16957631 U2_U1_N16957638  3.81903  
C_U2_U1_C114         U2_U1_N16957631 U2_U1_N16957638  0.36706 IC=0 
X_U2_U1_U476         TJ_HSFET2 U2_U1_T_TSD U2_U1_N16964052 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U2_U1_R68         U2_U1_N16961187 U2_U1_N16961194  0.23378  
R_U2_U1_R101         U2_U1_RTJP_FET33 U2_U1_N16957966  0.49699  
C_U2_U1_C45         U2_U1_N16949440 U2_U1_N16949447  0.12675 IC=0 
C_U2_U1_C115         U2_U1_RTJP_FET24 U2_U1_N16955108  0.79195 IC=0 
R_U2_U1_R1         U2_U1_RTJP_FET11 U2_U1_N16948674  0.50103  
E_U2_U1_ABM28         U2_U1_N16958069 0 VALUE { (V(VM)-V(OUT2))*V(ISNS2)    }
C_U2_U1_C155         U2_U1_N16958022 0  4.38363 IC=0 
R_U2_U1_R162         U2_U1_N16949844 0  0.000001  
C_U2_U1_C12         U2_U1_N16958334 U2_U1_N16958341  1.00257 IC=0 
R_U2_U1_R94         U2_U1_N16949062 U2_U1_N16949069  0.00010  
C_U2_U1_C22         U2_U1_N16954392 U2_U1_N16954399  0.08637 IC=0 
C_U2_U1_C174         U2_U1_N16961965 U2_U1_N16961972  4.62590 IC=0 
X_U2_U1_U222         TJ_LSFET1 U2_U1_THYS U2_U1_N16963980 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
C_U2_U1_C91         U2_U1_RTJP_FET13 U2_U1_N16949048  0.57388 IC=0 
R_U2_U1_R47         U2_U1_N16949454 U2_U1_N16949461  3.85597  
R_U2_U1_R81         U2_U1_RTJP_FET14 U2_U1_N16949788  1.21566  
E_U2_U1_ABM31         U2_U1_N16949890 0 VALUE { (V(OUT2)-V(GND))*ABS(V(ISNS2)) 
+    }
R_U2_U1_R118         U2_U1_N16955122 U2_U1_N16955129  0.01550  
C_U2_U1_C163         U2_U1_N16949844 0  0.000001 IC=0 
C_U2_U1_C57         U2_U1_N16958735 U2_U1_N16958742  0.35569 IC=0 
E_U2_U1_ABM3         U2_U1_N16948863 0 VALUE { (V(VM)-V(OUT1))*V(ISNS1)    }
R_U2_U1_R146         U2_U1_N16954796 0  20.44017  
R_U2_U1_R140         U2_U1_N16958742 U2_U1_N16958749  19.20497  
R_U2_U1_R36         U2_U1_N16962298 U2_U1_N16962305  3.89332  
R_U2_U1_R174         U2_U1_N16961972 U2_U1_N16961979  0.000001  
C_U2_U1_C159         U2_U1_N16964241 0  1n IC=0  
C_U2_U1_C58         U2_U1_RTJP_FET21 U2_U1_N16954003  0.04241 IC=0 
R_U2_U1_R122         U2_U1_RTJP_FET22 U2_U1_N16954740  0.51855  
E_U2_U1_ABM22         U2_U1_N16954842 0 VALUE { (V(OUT1)-V(GND))*ABS(V(ISNS1)) 
+    }
C_U2_U1_C30         U2_U1_N16961569 U2_U1_N16961576  0.02417 IC=0 
C_U2_U1_C146         U2_U1_N16954796 0  4.39354 IC=0 
X_U2_U1_U226         U2_U1_N16963946 U2_U1_N16963949 U2_U1_N16963980
+  U2_U1_N16963985 U2_U1_N16963964 OR4_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U2_U1_R24         U2_U1_N16954406 U2_U1_N16954413  19.0909  
G_U2_U1_ABM2I12         U2_U1_RTJP_FET42 0 VALUE { IF(V(U2_LSFET1_ON) > 0.5,
+  -1*V(U2_U1_N16962025), 0)    }
C_U2_U1_C133         U2_U1_N16957638 U2_U1_N16957646  4.60946 IC=0 
C_U2_U1_C46         U2_U1_N16949447 U2_U1_N16949454  0.08696 IC=0 
R_U2_U1_R15         U2_U1_N16958355 U2_U1_N16958362  2.90496  
C_U2_U1_C116         U2_U1_N16955108 U2_U1_N16955115  0.04148 IC=0 
R_U2_U1_R32         U2_U1_N16961583 U2_U1_N16961590  3.04883  
C_U2_U1_C13         U2_U1_N16958341 U2_U1_N16958348  0.02355 IC=0 
X_U2_U1_U474         TJ_HSFET1 U2_U1_T_TSD U2_U1_N16963772 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U2_U1_TAMB2         U2_U1_T_TSD 0 170
R_U2_U1_R61         U2_U1_N16954017 U2_U1_N16954024  0.74989  
C_U2_U1_C175         U2_U1_N16961972 U2_U1_N16961979  0.000001 IC=0 
X_U2_U1_U331         U2_U1_N16964241 U2_U1_N16964177 d_dj
R_U2_U1_R133         U2_U1_N16957638 U2_U1_N16957646  19.29244  
C_U2_U1_C23         U2_U1_N16954399 U2_U1_N16954406  0.36345 IC=0 
R_U2_U1_R2         U2_U1_N16948674 U2_U1_N16948681  1.82888  
C_U2_U1_C140         U2_U1_N16958742 U2_U1_N16958749  4.63292 IC=0 
C_U2_U1_C34         U2_U1_RTJP_FET44 U2_U1_N16962291  0.78389 IC=0 
R_U2_U1_R69         U2_U1_N16961194 U2_U1_N16961201  0.00227  
C_U2_U1_C92         U2_U1_N16949048 U2_U1_N16949055  0.02748 IC=0 
R_U2_U1_R102         U2_U1_N16957966 U2_U1_N16957973  1.83078  
X_U2_U1_U229         U2_U1_N16964052 U2_U1_TSD_HSFET2 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=12u
R_U2_U1_R95         U2_U1_N16949069 U2_U1_N16949076  0.79343  
C_U2_U1_C59         U2_U1_N16954003 U2_U1_N16954010  1.07145 IC=0 
V_U2_U1_V23         U2_U1_N16964177 0 1
R_U2_U1_R48         U2_U1_N16949461 U2_U1_N16949468  19.21019  
R_U2_U1_R82         U2_U1_N16949788 U2_U1_N16949795  0.22035  
C_U2_U1_C31         U2_U1_N16961576 U2_U1_N16961583  0.12455 IC=0 
R_U2_U1_R119         U2_U1_N16955129 U2_U1_N16955136  1.05228  
C_U2_U1_C134         U2_U1_N16957646 U2_U1_N16957653  0.000001 IC=0 
R_U2_U1_R157         U2_U1_N16958749 U2_U1_N16958756  0.000001  
R_U2_U1_R37         U2_U1_N16962305 U2_U1_N16962312  0.17369  
C_U2_U1_C47         U2_U1_N16949454 U2_U1_N16949461  0.35585 IC=0 
R_U2_U1_R175         U2_U1_N16961979 0  0.000001  
C_U2_U1_C117         U2_U1_N16955115 U2_U1_N16955122  0.93561 IC=0 
G_U2_U1_ABM2I17         U2_U1_RTJP_FET34 0 VALUE { IF(V(U2_LSFET2_ON) > 0.5,
+  -1*V(U2_U1_N16958802), 0)    }
R_U2_U1_R163         U2_U1_N16954413 U2_U1_N16954421  0.000001  
R_U2_U1_R123         U2_U1_N16954740 U2_U1_N16954747  1.74073  
C_U2_U1_C14         U2_U1_N16958348 U2_U1_N16958355  0.13752 IC=0 
C_U2_U1_C67         U2_U1_RTJP_FET41 U2_U1_N16961187  0.05494 IC=0 
C_U2_U1_C24         U2_U1_N16954406 U2_U1_N16954413  4.65889 IC=0 
R_U2_U1_R74         U2_U1_RTJP_FET42 U2_U1_N16961923  1.51813  
E_U2_U1_ABM25         U2_U1_N16962025 0 VALUE { (V(OUT1)-V(GND))*ABS(V(ISNS1)) 
+    }
C_U2_U1_C176         U2_U1_N16961979 0  0.000001 IC=0 
C_U2_U1_C93         U2_U1_N16949055 U2_U1_N16949062  0.43027 IC=0 
R_U2_U1_R33         U2_U1_N16961590 U2_U1_N16961597  3.81557  
R_U2_U1_R16         U2_U1_N16958362 U2_U1_N16958369  3.82914  
C_U2_U1_C157         U2_U1_N16958749 U2_U1_N16958756  0.000001 IC=0 
C_U2_U1_C35         U2_U1_N16962291 U2_U1_N16962298  0.00361 IC=0 
C_U2_U1_C1         U2_U1_RTJP_FET11 U2_U1_N16948674  0.00016 IC=0 
R_U2_U1_R62         U2_U1_N16954024 U2_U1_N16954031  0.44719  
X_U2_U1_U473         U2_U1_N16963964 U2_U1_TSD_RESET INV_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=10n
C_U2_U1_C60         U2_U1_N16954010 U2_U1_N16954017  0.00684 IC=0 
R_U2_U1_R134         U2_U1_N16957646 U2_U1_N16957653  0.000001  
R_U2_U1_R103         U2_U1_N16957973 U2_U1_N16957980  0.19335  
C_U2_U1_C32         U2_U1_N16961583 U2_U1_N16961590  0.08340 IC=0 
X_U2_U1_U52         U2_U1_N16963772 U2_U1_TSD_HSFET1 BUF_DELAY_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY=12u
R_U2_U1_R3         U2_U1_N16948681 U2_U1_N16948688  0.19410  
R_U2_U1_R70         U2_U1_N16961201 U2_U1_N16961208  0.89895  
C_U2_U1_C168         U2_U1_N16957653 0  0.000001 IC=0 
C_U2_U1_C48         U2_U1_N16949461 U2_U1_N16949468  4.63163 IC=0 
C_U2_U1_C118         U2_U1_N16955122 U2_U1_N16955129  0.06035 IC=0 
R_U2_U1_R96         U2_U1_N16949076 U2_U1_N16949083  1.76938  
R_U2_U1_R83         U2_U1_N16949795 U2_U1_N16949802  0.85587  
R_U2_U1_R120         U2_U1_N16955136 U2_U1_N16955143  1.21379  
C_U2_U1_C15         U2_U1_N16958355 U2_U1_N16958362  0.08980 IC=0 
R_U2_U1_R49         U2_U1_N16949468 U2_U1_N16949475  0.000001  
R_U2_U1_R158         U2_U1_N16958756 0  0.000001  
R_U2_U1_R38         U2_U1_N16962312 U2_U1_N16962319  0.76395  
G_U2_U1_ABM2I14         U2_U1_RTJP_FET31 0 VALUE { IF(V(U2_HSFET1_ON) > 0.5,
+  -1*V(U2_U1_N16957781), 0)    }
C_U2_U1_C68         U2_U1_N16961187 U2_U1_N16961194  1.05057 IC=0 
C_U2_U1_C164         U2_U1_N16954413 U2_U1_N16954421  0.000001 IC=0 
E_U2_U1_ABM30         U2_U1_N16958802 0 VALUE { (V(OUT2)-V(GND))*ABS(V(ISNS2)) 
+    }
C_U2_U1_C158         U2_U1_N16958756 0  0.000001 IC=0 
C_U2_U1_C36         U2_U1_N16962298 U2_U1_N16962305  0.06031 IC=0 
C_U2_U1_C94         U2_U1_N16949062 U2_U1_N16949069  10.24026 IC=0 
G_U2_U1_ABM2I5         U2_U1_RTJP_FET12 0 VALUE { IF(V(U2_LSFET1_ON) > 0.5,
+  -1*V(U2_U1_N16949523), 0)    }
R_U2_U1_R51         U2_U1_RTJP_FET34 U2_U1_N16958700  1.34017  
C_U2_U1_C2         U2_U1_N16948674 U2_U1_N16948681  0.03129 IC=0 
R_U2_U1_R164         U2_U1_N16954421 U2_U1_N16954428  0.000001  
R_U2_U1_R124         U2_U1_N16954747 U2_U1_N16954754  0.20372  
C_U2_U1_C61         U2_U1_N16954017 U2_U1_N16954024  0.02433 IC=0 
R_U2_U1_R75         U2_U1_N16961923 U2_U1_N16961930  0.22041  
C_U2_U1_C101         U2_U1_RTJP_FET33 U2_U1_N16957966  0.00016 IC=0 
R_U2_U1_R149         U2_U1_N16961597 U2_U1_N16961604  19.22065  
R_U2_U1_R17         U2_U1_N16958369 U2_U1_N16958376  19.08883  
C_U2_U1_C33         U2_U1_N16961590 U2_U1_N16961597  0.35990 IC=0 
R_U2_U1_R63         U2_U1_N16954031 U2_U1_N16954038  3.10010  
G_U2_U1_ABM2I8         U2_U1_RTJP_FET23 0 VALUE { IF(V(U2_HSFET2_ON) > 0.5,
+  -1*V(U2_U1_N16954474), 0)    }
X_U2_U1_U220         TJ_HSFET2 U2_U1_THYS U2_U1_N16963949 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U2_U1_R167         U2_U1_N16957653 0  0.000001  
C_U2_U1_C49         U2_U1_N16949468 U2_U1_N16949475  0.000001 IC=0 
C_U2_U1_C81         U2_U1_RTJP_FET14 U2_U1_N16949788  0.05236 IC=0 
E_U2_U1_ABM17         TJ_HSFET1 0 VALUE {
+  V(U2_U1_RTJP_FET11)+V(U2_U1_RTJP_FET12)+V(U2_U1_RTJP_FET13)+V(U2_U1_RTJP_FET14)+
+ {Temp_Amb}    }
C_U2_U1_C119         U2_U1_N16955129 U2_U1_N16955136  0.00413 IC=0 
X_U2_U1_U463         U2_U1_N16964241 TCLEAR_TSD BUF_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
R_U2_U1_R71         U2_U1_N16961208 U2_U1_N16961215  0.44325  
R_U2_U1_R104         U2_U1_N16957980 U2_U1_N16957987  1.22947  
C_U2_U1_C16         U2_U1_N16958362 U2_U1_N16958369  0.35881 IC=0 
R_U2_U1_R4         U2_U1_N16948688 U2_U1_N16948695  1.24281  
R_U2_U1_R108         U2_U1_RTJP_FET31 U2_U1_N16957596  1.58757  
C_U2_U1_C69         U2_U1_N16961194 U2_U1_N16961201  2.45470 IC=0 
C_U2_U1_C165         U2_U1_N16954421 U2_U1_N16954428  0.000001 IC=0 
R_U2_U1_R97         U2_U1_N16949083 U2_U1_N16949090  0.10066  
C_U2_U1_C95         U2_U1_N16949069 U2_U1_N16949076  0.00773 IC=0 
C_U2_U1_C124         U2_U1_RTJP_FET22 U2_U1_N16954740  0.00006 IC=0 
C_U2_U1_C37         U2_U1_N16962305 U2_U1_N16962312  0.00003 IC=0 
R_U2_U1_R50         U2_U1_N16949475 0  0.000001  
R_U2_U1_R84         U2_U1_N16949802 U2_U1_N16949809  0.40057  
R_U2_U1_R121         U2_U1_N16955143 U2_U1_N16955150  0.50188  
C_U2_U1_C3         U2_U1_N16948681 U2_U1_N16948688  0.00004 IC=0 
E_U2_U1_ABM27         U2_U1_N16957781 0 VALUE { (V(VM)-V(OUT1))*V(ISNS1)    }
R_U2_U1_R39         U2_U1_N16962319 U2_U1_N16962326  2.58536  
C_U2_U1_C62         U2_U1_N16954024 U2_U1_N16954031  0.13421 IC=0 
R_U2_U1_R41         U2_U1_RTJP_FET12 U2_U1_N16949419  1.24209  
E_U2_U1_ABM14         U2_U1_N16949523 0 VALUE { (V(OUT1)-V(GND))*ABS(V(ISNS1)) 
+    }
C_U2_U1_C102         U2_U1_N16957966 U2_U1_N16957973  0.03111 IC=0 
C_U2_U1_C149         U2_U1_N16961597 U2_U1_N16961604  4.63050 IC=0 
R_U2_U1_R125         U2_U1_N16954754 U2_U1_N16954761  1.21347  
R_U2_U1_R52         U2_U1_N16958700 U2_U1_N16958707  0.23255  
X_U2_U1_U224         TJ_LSFET2 U2_U1_THYS U2_U1_N16963985 COMP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U2_U1_R165         U2_U1_N16954428 0  0.000001  
C_U2_U1_C50         U2_U1_N16949475 0  0.000001 IC=0 
R_U2_U1_R76         U2_U1_N16961930 U2_U1_N16961937  0.99550  
C_U2_U1_C82         U2_U1_N16949788 U2_U1_N16949795  1.15051 IC=0 
C_U2_U1_C120         U2_U1_N16955136 U2_U1_N16955143  0.01617 IC=0 
R_U2_U1_R150         U2_U1_N16961604 U2_U1_N16961611  0.000001  
R_U2_U1_R156         U2_U1_N16958376 U2_U1_N16958383  0.000001  
C_U2_U1_C17         U2_U1_N16958369 U2_U1_N16958376  4.65819 IC=0 
R_U2_U1_R18         U2_U1_RTJP_FET23 U2_U1_N16954371  1.25199  
R_U2_U1_R64         U2_U1_N16954038 U2_U1_N16954045  3.82125  
E_U2_U1_ABM21         U2_U1_N16954474 0 VALUE { (V(VM)-V(OUT2))*V(ISNS2)    }
C_U2_U1_C70         U2_U1_N16961201 U2_U1_N16961208  0.02269 IC=0 
C_U2_U1_C166         U2_U1_N16954428 0  0.000001 IC=0 
C_U2_U1_C125         U2_U1_N16954740 U2_U1_N16954747  0.03274 IC=0 
E_U2_U1_ABM19         TJ_LSFET1 0 VALUE {
+  V(U2_U1_RTJP_FET21)+V(U2_U1_RTJP_FET22)+V(U2_U1_RTJP_FET23)+V(U2_U1_RTJP_FET24)+
+ {Temp_Amb}    }
C_U2_U1_C38         U2_U1_N16962312 U2_U1_N16962319  0.00015 IC=0 
C_U2_U1_C96         U2_U1_N16949076 U2_U1_N16949083  0.02894 IC=0 
G_U2_U1_ABM2I11         U2_U1_RTJP_FET43 0 VALUE { IF(V(U2_HSFET2_ON) > 0.5,
+  -1*V(U2_U1_N16961657), 0)    }
R_U2_U1_R5         U2_U1_N16948695 U2_U1_N16948702  2.13924  
C_U2_U1_C4         U2_U1_N16948688 U2_U1_N16948695  0.00051 IC=0 
R_U2_U1_R72         U2_U1_N16961215 U2_U1_N16961222  2.93440  
R_U2_U1_R105         U2_U1_N16957987 U2_U1_N16957994  2.12282  
R_U2_U1_R109         U2_U1_N16957596 U2_U1_N16957603  0.20933  
C_U2_U1_C63         U2_U1_N16954031 U2_U1_N16954038  0.08208 IC=0 
R_U2_U1_R98         U2_U1_N16949090 U2_U1_N16949097  3.32108  
C_U2_U1_C103         U2_U1_N16957973 U2_U1_N16957980  0.00004 IC=0 
C_U2_U1_C150         U2_U1_N16961604 U2_U1_N16961611  0.000001 IC=0 
R_U2_U1_R85         U2_U1_N16949809 U2_U1_N16949816  2.97660  
R_U2_U1_R147         U2_U1_N16955150 U2_U1_N16955157  3.08369  
C_U2_U1_C74         U2_U1_RTJP_FET42 U2_U1_N16961923  0.03832 IC=0 
R_U2_U1_R40         U2_U1_N16962326 U2_U1_N16962333  2.67498  
C_U2_U1_C83         U2_U1_N16949795 U2_U1_N16949802  0.02271 IC=0 
C_U2_U1_C121         U2_U1_N16955143 U2_U1_N16955150  0.15320 IC=0 
X_U2_U39         U2_N16876332 U2_GATE3 d_dj
X_U2_S2    U2_RHIZ_OUTX GND OUT2 GND MOS_U2_S2 
C_U2_C4         0 U2_LSFET1_ON  1n IC=0  
C_U2_C7         0 U2_VMOK_5CP  1n IC=0  
X_U2_UPD4_U7         U2_UPD4_N15520999 U2_UPD4_N15520911 d_dj
V_U2_UPD4_V2         U2_UPD4_N15520911 0 1.2
E_U2_UPD4_E4         U2_UPD4_TPD 0 TABLE { V(SR_LVL, 0) } 
+ ( (1,10m)(2,1m)(3,10m)(4,10m)(5,10m)(6,10m) )
V_U2_UPD4_V1         U2_UPD4_N15521141 0 1
X_U2_UPD4_U3         U2_UPD4_N15520999 U2_UPD4_N15521141 U2_UPD4_N15521093
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U2_UPD4_S1    PRE_LS2_ON 0 U2_UPD4_N15520999 0 PROP_LS1_ON_U2_UPD4_S1 
X_U2_UPD4_U2         PRE_LS2_ON U2_UPD4_N15521093 U2_N17035104 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
G_U2_UPD4_ABM2I1         0 U2_UPD4_N15520999 VALUE { IF(V(PRE_LS2_ON) > 0.5,
+  V(U2_UPD4_TPD),0)    }
C_U2_UPD4_C1         U2_UPD4_N15520999 0  1n  
C_U2_C5         0 U2_HSFET2_ON  1n IC=0  
X_U2_UDTH100_S1    U2_LSFET1_ON 0 U2_UDTH100_N15514247 0
+  DTIME_HS1_U2_UDTH100_S1 
X_U2_UDTH100_U7         U2_UDTH100_N15514247 U2_UDTH100_N15517681 d_dj
X_U2_UDTH100_U3         U2_UDTH100_N15514247 U2_UDTH100_N15514347
+  U2_UDTH100_N15514359 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
G_U2_UDTH100_ABM2I1         0 U2_UDTH100_N15514247 VALUE { IF(V(U2_LSFET1_ON) <
+  0.5, V(U2_UDTH100_TDEAD),0)    }
V_U2_UDTH100_V2         U2_UDTH100_N15517681 0 2
E_U2_UDTH100_E4         U2_UDTH100_TDEAD 0 TABLE { V(SR_LVL, 0) } 
+ ( (1,3m)(2,0.8m)(3,2m)(4,2m)(5,2m)(6,2m) )
C_U2_UDTH100_C1         U2_UDTH100_N15514247 0  1n IC=0 
X_U2_UDTH100_U2         U2_N17027941 U2_UDTH100_N15514359 U2_HS1_ON
+  AND2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U2_UDTH100_V1         U2_UDTH100_N15514347 0 1
X_U2_U40         U2_GATE4 U2_V5V d_dj
G_U2_ABMII11         U2_VMOK_5CP U2_GATE3 VALUE { IF(V(U2_HS2_ON)>0.5,
+  IF(V(U2_GATE3) <1.62, 10m, V(U2_SRHSON)), 0)    }
X_U2_UTP3_U2         U2_N17002222 U2_UTP3_N15519611 U2_HS2_OFF AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2_UTP3_U7         U2_UTP3_N15519517 U2_UTP3_N15519457 d_dj
V_U2_UTP3_V2         U2_UTP3_N15519457 0 1.2
X_U2_UTP3_U3         U2_UTP3_N15519517 U2_UTP3_N15519659 U2_UTP3_N15519611
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U2_UTP3_S1    U2_N17002222 0 U2_UTP3_N15519517 0 PROP_HS1_OFF_U2_UTP3_S1 
C_U2_UTP3_C1         U2_UTP3_N15519517 0  1n IC=0 
G_U2_UTP3_ABM2I1         0 U2_UTP3_N15519517 VALUE { IF(V(U2_N17002222) > 0.5,
+  V(U2_UTP3_TPD),0)    }
E_U2_UTP3_E4         U2_UTP3_TPD 0 TABLE { V(SR_LVL, 0) } 
+ ( (1,10m)(2,1m)(3,10m)(4,10m)(5,10m)(6,10m) )
V_U2_UTP3_V1         U2_UTP3_N15519659 0 1
E_U2_E6         U2_SRLSOFF 0 TABLE { V(SR_LVL, 0) } 
+ ( (1,0.9m)(2,400u)(3,460u)(4,690u)(5,1.75m)(6,1.29m) )
E_U2_ABM69         U2_N16939147 0 VALUE { IF( V(U2_BT2_3P4US) > 0.5,V(ISNS2),
+  0)    }
X_U2_S4    U2_RHIZ_OUTX GND U2_GATE3 GND MOS_U2_S4 
X_U2_M1         U2_N16965217 U2_GATE1 U2_N16865430 DMG4800LSD
C_U2_C1         0 U2_BT1_3P4US  1n IC=0  
G_U2_ABMII10         U2_GATE4 GND VALUE { IF(V(U2_LS2_OFF)>0.5,
+  V(U2_SRLSOFF),0)    }
E_U2_E5         U2_SRLSON 0 TABLE { V(SR_LVL, 0) } 
+ ( (1,0.9m)(2,400u)(3,460u)(4,690u)(5,1.75m)(6,1.29m) )
G_U2_ABMII9         U2_V5V U2_GATE4 VALUE { IF(V(U2_LS2_ON)>0.5, IF(V(U2_GATE4)
+  <1.62,10m, V(U2_SRLSON)), 0)    }
E_U2_E11         U2_N16910164 0 U2_GATE1 OUT1 1
E_U2_E3         U2_SRHSON 0 TABLE { V(SR_LVL, 0) } 
+ ( (1,400u)(3,400u)(6,400u) )
X_U2_U36         U2_GATE2 U2_V5V d_dj
E_U2_E4         U2_SRHSOFF 0 TABLE { V(SR_LVL, 0) } 
+ ( (1,0.97m)(2,1.75m)(3,560u)(4,740u)(5,1.75m)(6,1.35m) )
G_U2_ABM2I1         U2_V5V IPROPI VALUE { IF(V(IPROPI_PU) > 0.5, 10m,
+  (V(U2_N16939127)+V(U2_N16939147))/3020)    }
C_U2_C2         0 U2_BT2_3P4US  1n IC=0  
E_U2_E10         U2_N16876332 0 U2_N16876299 0 1
X_U2_U19         PRE_LS1_ON U2_N16865502 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
G_U2_ABMII3         U2_VMOK_5CP U2_GATE1 VALUE { IF(V(U2_HS1_ON)>0.5,
+  IF(V(U2_GATE1) <1.62, 10m, V(U2_SRHSON)), 0)    }
X_U2_U25         PRE_HS2_ON U2_N17002222 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U2_M4         U2_N16965416 U2_GATE4 GND DMG4800LSD
X_U2_U41         GND U2_GATE4 d_dj
X_U2_M3         U2_N16965318 U2_GATE3 U2_N16876299 DMG4800LSD
E_U2_E1         U2_TA_RDSON 0 TABLE { V(U2_N16966203, 0) } 
+ ( (-40,19.6m)(0,28m)(25,34.5m)(50,42m)(85,54.3m)(100,60.1m)(125,70.7m) )
X_U2_S1    U2_RHIZ_OUTX GND OUT1 GND MOS_U2_S1 
E_U2_E13         U2_N16912369 0 U2_GATE3 OUT2 1
V_U2_V3         U2_VGATE_VTH 0 1.62
R_U2_R6         U2_N16955628 U2_LSFET2_ON  10  
X_U2_U43         U2_N16911201 U2_VGATE_VTH U2_N17024961 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U2_U35         U2_N16865450 U2_GATE1 d_dj
X_U2_H2    U2_N16876299 OUT2 ISNS2 0 MOS_U2_H2 
E_U2_ABM68         U2_N16939127 0 VALUE { IF( V(U2_BT1_3P4US) > 0.5,V(ISNS1),
+  0)    }
X_U2_M2         U2_N16965286 U2_GATE2 GND DMG4800LSD
X_U2_U7         U2_GATE1 U2_VMOK_5CP d_dj
X_U2_U37         GND U2_GATE2 d_dj
E_U2_ABM55         VISENSE 0 VALUE { V(ISNS1)+V(ISNS2)    }
G_U2_ABMII7         U2_V5V U2_GATE2 VALUE { IF(V(U2_LS1_ON)>0.5, IF(V(U2_GATE2)
+  <1.62, 10m, V(U2_SRLSON)), 0)    }
X_U2_S3    U2_RHIZ_OUTX GND U2_GATE1 GND MOS_U2_S3 
E_U2_E14         U2_N16912418 0 U2_GATE4 GND 1
G_U2_UTP2_ABM2I1         0 U2_UTP2_N15518617 VALUE { IF(V(U2_N16865502) > 0.5,
+  V(U2_UTP2_TPD),0)    }
X_U2_UTP2_U2         U2_N16865502 U2_UTP2_N15518711 U2_LS1_OFF AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U2_UTP2_C1         U2_UTP2_N15518617 0  1n IC=0 
X_U2_UTP2_U7         U2_UTP2_N15518617 U2_UTP2_N15518559 d_dj
V_U2_UTP2_V2         U2_UTP2_N15518559 0 1.2
E_U2_UTP2_E4         U2_UTP2_TPD 0 TABLE { V(SR_LVL, 0) } 
+ ( (1,5m)(2,5m)(3,2.5m)(4,5m)(5,3m)(6,3m) )
V_U2_UTP2_V1         U2_UTP2_N15518759 0 1
X_U2_UTP2_U3         U2_UTP2_N15518617 U2_UTP2_N15518759 U2_UTP2_N15518711
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U2_UTP2_S1    U2_N16865502 0 U2_UTP2_N15518617 0 PROP_LS1_OFF_U2_UTP2_S1 
X_U2_U42         SLEEP_OK STANDBY_OK U2_N16923680 OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U2_U_R4         U2_N16876299 U2_N16965416 U2_TA_RDSON 0 VCR PARAMS:  RREF=1
E_U2_E8         U2_N16865450 0 U2_N16865430 0 1
X_U2_U3         U2_N16910164 U2_VGATE_VTH U2_N17024909 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
C_U2_C6         0 U2_LSFET2_ON  1n IC=0  
R_U2_R8         U2_N16923680 U2_RHIZ_OUTX  10  
X_U2_U24         PRE_LS2_ON U2_N17002098 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U2_UPD3_E4         U2_UPD3_TPD 0 TABLE { V(SR_LVL, 0) } 
+ ( (1,1.1m)(2,1m)(3,1.5m)(4,1m)(5,1m)(6,1m) )
X_U2_UPD3_U7         U2_UPD3_N15514251 U2_UPD3_N15516668 d_dj
V_U2_UPD3_V1         U2_UPD3_N15514347 0 1
V_U2_UPD3_V2         U2_UPD3_N15516668 0 1.2
C_U2_UPD3_C1         U2_UPD3_N15514251 0  1n IC=0 
G_U2_UPD3_ABM2I1         0 U2_UPD3_N15514251 VALUE { IF(V(PRE_HS2_ON) > 0.5,
+  V(U2_UPD3_TPD),0)    }
X_U2_UPD3_S1    PRE_HS2_ON 0 U2_UPD3_N15514251 0 PROP_HS1_ON_U2_UPD3_S1 
X_U2_UPD3_U3         U2_UPD3_N15514251 U2_UPD3_N15514347 U2_UPD3_N15514359
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U2_UPD3_U2         PRE_HS2_ON U2_UPD3_N15514359 U2_N17035030 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2_U_R2         U2_N16865430 U2_N16965286 U2_TA_RDSON 0 VCR PARAMS:  RREF=1
X_U2_H1    U2_N16865430 OUT1 ISNS1 0 MOS_U2_H1 
X_U2_U20         PRE_HS1_ON U2_N16865286 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U2_R1         U2_HS1_ON U2_BT1_3P4US  4.9k  
G_U2_UDTH8_ABM2I1         0 U2_UDTH8_N15523150 VALUE { IF(V(U2_HSFET2_ON) <
+  0.5, V(U2_UDTH8_TDEAD),0)    }
X_U2_UDTH8_U2         U2_N17035104 U2_UDTH8_N15523262 U2_LS2_ON AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
V_U2_UDTH8_V2         U2_UDTH8_N15523128 0 2
C_U2_UDTH8_C1         U2_UDTH8_N15523150 0  1n IC=0 
X_U2_UDTH8_U7         U2_UDTH8_N15523150 U2_UDTH8_N15523128 d_dj
E_U2_UDTH8_E4         U2_UDTH8_TDEAD 0 TABLE { V(SR_LVL, 0) } 
+ ( (1, 5m)(2,5m)(3,5m)(4,5m)(6,5m) )
V_U2_UDTH8_V1         U2_UDTH8_N15523338 0 1
X_U2_UDTH8_U3         U2_UDTH8_N15523150 U2_UDTH8_N15523338 U2_UDTH8_N15523262
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U2_UDTH8_S1    U2_HSFET2_ON 0 U2_UDTH8_N15523150 0 DTIME_LS2_U2_UDTH8_S1 
G_U2_ABMII12         U2_GATE3 U2_N16876332 VALUE { IF(V(U2_HS2_OFF)>0.5,
+  V(U2_SRHSOFF),0)    }
X_U2_UTP1_U2         U2_N16865286 U2_UTP1_N15519611 U2_HS1_OFF AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U2_UTP1_U7         U2_UTP1_N15519517 U2_UTP1_N15519457 d_dj
V_U2_UTP1_V2         U2_UTP1_N15519457 0 1.2
X_U2_UTP1_U3         U2_UTP1_N15519517 U2_UTP1_N15519659 U2_UTP1_N15519611
+  COMP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U2_UTP1_S1    U2_N16865286 0 U2_UTP1_N15519517 0 PROP_HS1_OFF_U2_UTP1_S1 
C_U2_UTP1_C1         U2_UTP1_N15519517 0  1n IC=0 
G_U2_UTP1_ABM2I1         0 U2_UTP1_N15519517 VALUE { IF(V(U2_N16865286) > 0.5,
+  V(U2_UTP1_TPD),0)    }
E_U2_UTP1_E4         U2_UTP1_TPD 0 TABLE { V(SR_LVL, 0) } 
+ ( (1,10m)(2,1m)(3,10m)(4,10m)(5,10m)(6,10m) )
V_U2_UTP1_V1         U2_UTP1_N15519659 0 1
E_U2_E12         U2_N16911201 0 U2_GATE2 GND 1
E_U2_ABM1         U2_N16966203 0 VALUE { {Temp_Amb}    }
X_U2_U45         U2_N16912418 U2_VGATE_VTH U2_N16955628 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U2_U33         IPROPI U2_V5V d_dj
R_U2_R2         U2_HS2_ON U2_BT2_3P4US  4.9k  
R_U2_R4         U2_N17024961 U2_LSFET1_ON  10  
.ENDS DRV8243HDGQQ1_TRANS
*$
.subckt FAULTS_U3_S1 1 2 3 4  
S_U3_S1         3 4 1 2 _U3_S1
RS_U3_S1         1 2 1G
.MODEL         _U3_S1 VSWITCH Roff=1E9 Ron=60 Voff=0.8 Von=0.2
.ends FAULTS_U3_S1
*$
.subckt FAULTS_U3_S_ROLP_PU1 1 2 3 4  
S_U3_S_ROLP_PU1         3 4 1 2 _U3_S_ROLP_PU1
RS_U3_S_ROLP_PU1         1 2 1G
.MODEL         _U3_S_ROLP_PU1 VSWITCH Roff=1G Ron=1k Voff=0.2 Von=0.8
.ends FAULTS_U3_S_ROLP_PU1
*$
.subckt FAULTS_U3_S_ROLP_PD2 1 2 3 4  
S_U3_S_ROLP_PD2         3 4 1 2 _U3_S_ROLP_PD2
RS_U3_S_ROLP_PD2         1 2 1G
.MODEL         _U3_S_ROLP_PD2 VSWITCH Roff=1G Ron=1k Voff=0.2 Von=0.8
.ends FAULTS_U3_S_ROLP_PD2
*$
.subckt FAULTS_U3_S2 1 2 3 4  
S_U3_S2         3 4 1 2 _U3_S2
RS_U3_S2         1 2 1G
.MODEL         _U3_S2 VSWITCH Roff=1G Ron=1 Voff=0.8 Von=0.2
.ends FAULTS_U3_S2
*$
.subckt FAULTS_U3_S_ROLP_PU2 1 2 3 4  
S_U3_S_ROLP_PU2         3 4 1 2 _U3_S_ROLP_PU2
RS_U3_S_ROLP_PU2         1 2 1G
.MODEL         _U3_S_ROLP_PU2 VSWITCH Roff=1G Ron=1k Voff=0.2 Von=0.8
.ends FAULTS_U3_S_ROLP_PU2
*$
.subckt FAULTS_U3_S7 1 2 3 4  
S_U3_S7         3 4 1 2 _U3_S7
RS_U3_S7         1 2 1G
.MODEL         _U3_S7 VSWITCH Roff=1G Ron=1 Voff=0.2 Von=0.8
.ends FAULTS_U3_S7
*$
.subckt FAULTS_U3_S6 1 2 3 4  
S_U3_S6         3 4 1 2 _U3_S6
RS_U3_S6         1 2 1G
.MODEL         _U3_S6 VSWITCH Roff=1G Ron=1 Voff=0.2 Von=0.8
.ends FAULTS_U3_S6
*$
.subckt FAULTS_U3_S3 1 2 3 4  
S_U3_S3         3 4 1 2 _U3_S3
RS_U3_S3         1 2 1G
.MODEL         _U3_S3 VSWITCH Roff=1G Ron=100m Voff=0.2 Von=0.8
.ends FAULTS_U3_S3
*$
.subckt FAULTS_U3_S4 1 2 3 4  
S_U3_S4         3 4 1 2 _U3_S4
RS_U3_S4         1 2 1G
.MODEL         _U3_S4 VSWITCH Roff=1G Ron=1 Voff=0.2 Von=0.8
.ends FAULTS_U3_S4
*$
.subckt FAULTS_U3_S_ROLP_PD1 1 2 3 4  
S_U3_S_ROLP_PD1         3 4 1 2 _U3_S_ROLP_PD1
RS_U3_S_ROLP_PD1         1 2 1G
.MODEL         _U3_S_ROLP_PD1 VSWITCH Roff=1G Ron=1k Voff=0.2 Von=0.8
.ends FAULTS_U3_S_ROLP_PD1
*$
.subckt PROP_LS1_ON_U2_UPD2_S1 1 2 3 4  
S_U2_UPD2_S1         3 4 1 2 _U2_UPD2_S1
RS_U2_UPD2_S1         1 2 1G
.MODEL         _U2_UPD2_S1 VSWITCH Roff=1G Ron=1 Voff=0.8 Von=0.2
.ends PROP_LS1_ON_U2_UPD2_S1
*$
.subckt PROP_LS1_OFF_U2_UTP4_S1 1 2 3 4  
S_U2_UTP4_S1         3 4 1 2 _U2_UTP4_S1
RS_U2_UTP4_S1         1 2 1G
.MODEL         _U2_UTP4_S1 VSWITCH Roff=1G Ron=1 Voff=0.8 Von=0.2
.ends PROP_LS1_OFF_U2_UTP4_S1
*$
.subckt DTIME_LS1_U2_UDTH101_S1 1 2 3 4  
S_U2_UDTH101_S1         3 4 1 2 _U2_UDTH101_S1
RS_U2_UDTH101_S1         1 2 1G
.MODEL         _U2_UDTH101_S1 VSWITCH Roff=1G Ron=1 Voff=0.2 Von=0.8
.ends DTIME_LS1_U2_UDTH101_S1
*$
.subckt DTIME_HS2_U2_UDTH9_S1 1 2 3 4  
S_U2_UDTH9_S1         3 4 1 2 _U2_UDTH9_S1
RS_U2_UDTH9_S1         1 2 1G
.MODEL         _U2_UDTH9_S1 VSWITCH Roff=1G Ron=1 Voff=0.2 Von=0.8
.ends DTIME_HS2_U2_UDTH9_S1
*$
.subckt PROP_HS1_ON_U2_UPD1_S1 1 2 3 4  
S_U2_UPD1_S1         3 4 1 2 _U2_UPD1_S1
RS_U2_UPD1_S1         1 2 1G
.MODEL         _U2_UPD1_S1 VSWITCH Roff=1G Ron=1 Voff=0.8 Von=0.2
.ends PROP_HS1_ON_U2_UPD1_S1
*$
.subckt TSDwOTP_U2_U1_S2 1 2 3 4  
S_U2_U1_S2         3 4 1 2 _U2_U1_S2
RS_U2_U1_S2         1 2 1G
.MODEL         _U2_U1_S2 VSWITCH Roff=1G Ron=100m Voff=0.2 Von=0.8
.ends TSDwOTP_U2_U1_S2
*$
.subckt MOS_U2_S2 1 2 3 4  
S_U2_S2         3 4 1 2 _U2_S2
RS_U2_S2         1 2 1G
.MODEL         _U2_S2 VSWITCH Roff=10G Ron=5k Voff=0.2 Von=0.8
.ends MOS_U2_S2
*$
.subckt PROP_LS1_ON_U2_UPD4_S1 1 2 3 4  
S_U2_UPD4_S1         3 4 1 2 _U2_UPD4_S1
RS_U2_UPD4_S1         1 2 1G
.MODEL         _U2_UPD4_S1 VSWITCH Roff=1G Ron=1 Voff=0.8 Von=0.2
.ends PROP_LS1_ON_U2_UPD4_S1
*$
.subckt DTIME_HS1_U2_UDTH100_S1 1 2 3 4  
S_U2_UDTH100_S1         3 4 1 2 _U2_UDTH100_S1
RS_U2_UDTH100_S1         1 2 1G
.MODEL         _U2_UDTH100_S1 VSWITCH Roff=1G Ron=1 Voff=0.2 Von=0.8
.ends DTIME_HS1_U2_UDTH100_S1
*$
.subckt PROP_HS1_OFF_U2_UTP3_S1 1 2 3 4  
S_U2_UTP3_S1         3 4 1 2 _U2_UTP3_S1
RS_U2_UTP3_S1         1 2 1G
.MODEL         _U2_UTP3_S1 VSWITCH Roff=1G Ron=1 Voff=0.8 Von=0.2
.ends PROP_HS1_OFF_U2_UTP3_S1
*$
.subckt MOS_U2_S4 1 2 3 4  
S_U2_S4         3 4 1 2 _U2_S4
RS_U2_S4         1 2 1G
.MODEL         _U2_S4 VSWITCH Roff=10G Ron=5k Voff=0.2 Von=0.8
.ends MOS_U2_S4
*$
.subckt MOS_U2_S1 1 2 3 4  
S_U2_S1         3 4 1 2 _U2_S1
RS_U2_S1         1 2 1G
.MODEL         _U2_S1 VSWITCH Roff=10G Ron=5k Voff=0.2 Von=0.8
.ends MOS_U2_S1
*$
.subckt MOS_U2_H2 1 2 3 4  
H_U2_H2         3 4 VH_U2_H2 1
VH_U2_H2         1 2 0V
.ends MOS_U2_H2
*$
.subckt MOS_U2_S3 1 2 3 4  
S_U2_S3         3 4 1 2 _U2_S3
RS_U2_S3         1 2 1G
.MODEL         _U2_S3 VSWITCH Roff=10G Ron=5k Voff=0.2 Von=0.8
.ends MOS_U2_S3
*$
.subckt PROP_LS1_OFF_U2_UTP2_S1 1 2 3 4  
S_U2_UTP2_S1         3 4 1 2 _U2_UTP2_S1
RS_U2_UTP2_S1         1 2 1G
.MODEL         _U2_UTP2_S1 VSWITCH Roff=1G Ron=1 Voff=0.8 Von=0.2
.ends PROP_LS1_OFF_U2_UTP2_S1
*$
.subckt PROP_HS1_ON_U2_UPD3_S1 1 2 3 4  
S_U2_UPD3_S1         3 4 1 2 _U2_UPD3_S1
RS_U2_UPD3_S1         1 2 1G
.MODEL         _U2_UPD3_S1 VSWITCH Roff=1G Ron=1 Voff=0.8 Von=0.2
.ends PROP_HS1_ON_U2_UPD3_S1
*$
.subckt MOS_U2_H1 1 2 3 4  
H_U2_H1         3 4 VH_U2_H1 1
VH_U2_H1         1 2 0V
.ends MOS_U2_H1
*$
.subckt DTIME_LS2_U2_UDTH8_S1 1 2 3 4  
S_U2_UDTH8_S1         3 4 1 2 _U2_UDTH8_S1
RS_U2_UDTH8_S1         1 2 1G
.MODEL         _U2_UDTH8_S1 VSWITCH Roff=1G Ron=1 Voff=0.2 Von=0.8
.ends DTIME_LS2_U2_UDTH8_S1
*$
.subckt PROP_HS1_OFF_U2_UTP1_S1 1 2 3 4  
S_U2_UTP1_S1         3 4 1 2 _U2_UTP1_S1
RS_U2_UTP1_S1         1 2 1G
.MODEL         _U2_UTP1_S1 VSWITCH Roff=1G Ron=1 Voff=0.8 Von=0.2
.ends PROP_HS1_OFF_U2_UTP1_S1
*$
.subckt D_DJ 1 2
d1 1 2 dd
.model dd d (IS=1E-15 N=0.01 tt=10p)
.ends D_DJ 
*$
.SUBCKT ONE_SHOT IN OUT PARAMS: T=100
S_S1 MEAS 0 RESET2 0 S1
E_ABM1 CH 0 VALUE { IF( V(IN)>0.5 | V(OUT)>0.5,1,0) }
R_R2 RESET2 RESET 0.1
E_ABM3 OUT 0 VALUE { IF( V(MEAS)<0.5 & V(CH)>0.5,1,0) }
R_R1 MEAS CH 1
C_C2 0 RESET2 {T*1.4427}
C_C1 0 MEAS {T*1.4427}
E_ABM2 RESET 0 VALUE { IF(V(CH)<0.5,1,0) }
.MODEL S1 VSWITCH (ROFF=1E+009 RON=1 VOFF=0.25 VON=0.75)
.ENDS ONE_SHOT
*$
.SUBCKT NOR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR3_BASIC_GEN
*$
.SUBCKT NAND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND2_BASIC_GEN
*$
.SUBCKT NAND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NAND3_BASIC_GEN
*$
.SUBCKT NOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR2_BASIC_GEN
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 5n
RINP1 INP1 0 100K
.ENDS COMPHYS_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR3_BASIC_GEN
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.44}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$
.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS INV_DELAY_BASIC_GEN
*$
.SUBCKT AND4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH} &
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND4_BASIC_GEN
*$
.SUBCKT OR4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR4_BASIC_GEN
*$
.SUBCKT SRLATCH_RHP S R Q QB PARAMS: VDD=5 VSS=0 VTHRESH=2.5 
R_R6   N15991368 0  1G  
R_R3   N15991362 N15991368  1  
E_ABM4   QB 0 VALUE { IF(V(N15991368) > {VTHRESH}, {VSS},{VDD}) }
E_ABM5   N15991362 0 VALUE { IF( V(R)> {VTHRESH}, {VSS},
+ IF(V(S)> {VTHRESH},{VDD}, V(Q))) }
E_ABM3  Q 0 VALUE { IF(V(N15991368) > {VTHRESH}, {VDD}, {VSS}) }
C_C3    N15991368 0  1n IC=0 
.ENDS SRLATCH_RHP
*$
.SUBCKT MUX2_BASIC_GEN A B S Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(S) > {VTHRESH},  
+ V(B),V(A))}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS MUX2_BASIC_GEN
*$
.SUBCKT DFFR_RHP D CLK R S Q QB
+ PARAMS: VDD=1 VSS=0 VTH=0.5
R_R1         N12121580 MAST  1 
E_ABM3         Q 0 VALUE { IF(V(SLAV) > {VTH}, {VDD}, {VSS})  }
R_R2         N12121598 SLAV  1 
R_R5         MAST 0  1G  
C_C2         SLAV 0  1n   
E_ABM2         N12121586 0 VALUE {IF(V(CLK) > {VTH}, {VSS}, {VDD}) }
R_R4         R 0  1E9  
E_ABM1         N12121580 0 VALUE { IF( V(R) > {VTH}, {VSS}, IF(V(S) > {VTH}, {VDD},
+  IF(V(CLK) > {VTH}, V(MAST), V(D))))    }
E_ABM5         N12121598 0 VALUE { IF(V(R) > {VTH}, {VSS}, IF(V(S) > {VTH}, {VDD},
+  IF(V(N12121586) > {VTH}, V(SLAV), V(MAST)))) }
R_R6         SLAV 0  1G  
E_ABM4         QB 0 VALUE { IF(V(SLAV) > {VTH}, {VSS}, {VDD})  }
R_R3         S 0  1E9  
C_C1         MAST 0  1n IC=0  
.ENDS DFFR_RHP
*$
.SUBCKT LDCR IN OUT
+ PARAMs:  L=1u DCR=0.01 IC=0
L	IN 1  {L} IC={IC}
RDCR	1 OUT {DCR}
.ENDS LDCR
*$
.SUBCKT DMG4800LSD  D G S
M1   1  G  3  3  NMOS L=0.5u W=290m M=1
RD   D  1  0.1m
RS   S  3  0.1m
CGS  G  3  10p 
CGD  G  1  40p 
DSD  3 D  DSUB
.MODEL NMOS NMOS (LEVEL=1 U0=400 VMAX=40k VTO=1.62 TOX=60n)
.MODEL DSUB D (IS=70n N=2 RS=1m BV=40 CJO=4p VJ=0.950 M=0.920)
.ENDS DMG4800LSD
*$
.SUBCKT VCR 1 2 3 4 PARAMS: RREF=1
RIN 3 4 1G
R_REF 5 0 {RREF}
FCOPY 0 5 VSNS 1
EOUT 1 6 POLY(2) 3 4 5 0 0 0 0 0 1
VSNS 6 2 0
.ENDS VCR
*$
